# A SOFTWARE TOOL FOR PROGRAMMABLE LOGIC

### **GENERAL DESCRIPTION**

ABEL™ is a complete logic-design software tool for programmable logic. ABEL combines a natural, high-level design language with logic reduction, simulation, and error checking in an integrated package to help a logic designer throughout the design process.

Natural Language

The ABEL design language lets you describe logic with Boolean equations, truth tables, or state diagrams, or with any combination of these. Meaningful names can be assigned to signals, signals can be grouped into sets, and macros can be used to simplify logic descriptions—all making your logic design easy to read and understand. ABEL is a natural language for designers.



**Powerful Processing** 

ABEL also provides a processor that converts logic designs described with the design language into programmer load files used to program devices. The ABEL processor features a powerful logic reduction algorithm, extensive syntax and logic error checking, and simulation of designs before a part is ever programmed. The power of ABEL helps you use fewer and smaller programmable devices and virtually eliminates frustrating errors.

#### **FEATURES**

#### ABEL, The Design Processor

- Written in the C programming language for maximum portability and speed
- PRESTO logic reduction reduces the number of product terms required so designs fit into smaller devices
- Simulation uses test vectors to test designs before devices are programmed
- Automatic generation of design documentation
- Extensive error checking indicates what the errors are and where they occur

## ABEL, The Design Language

- Boolean Equations. Logical, arithmetic, and relational operators can be used to write simple or complex Boolean equations. Equations are automatically converted to a sum-of-products form.
- State Diagrams. State machines can be described directly with ABEL state diagrams.
   State transitions are defined with IF-THEN-ELSE, CASE, and GOTO statements:

Syntax: IF (condition) THEN state\_x ELSE state\_y;

CASE condition\_1 : state\_y ; condition\_2 : state\_z ;

GOTO state\_x;

 Truth Tables. Logic functions can be described with truth tables that specify input to output relationships for both combinational and registered outputs.

Syntax: inputs -> combinational :> registered outputs outputs

 Test Vectors. Test vectors specify the desired operation of a design so that it can be simulated. Required outputs are listed for specific inputs in a truth table like form.

Syntax: test inputs -> required outputs;

- Directives. Directives can be written into the logic design that include other files, help to create complex test vectors, and control output listings.
- Set Operations. Signals can be grouped into sets and operated on as units. Sets can be used in Boolean equations, state diagrams, truth tables, and test vectors.
- Preprocessor. Macros can be defined to substitute text and arguments into a logic description. Combined with directives, macros are powerful tools for test vector generation.

#### **Programmer Compatibility** LOGIC DEVICES SUPPORTED BY ABEL ABEL produces output for Data I/O's 20-PIN PAL® 24-PIN PAL IFL Programmable Logic Development System PROM LARGER PALS (PLDS) or for any logic programmer supporting 82\$100 10H8 6L16 32x8 32R16 the following data transfer formats: 82\$103 10L8 8L14 256x4 JEDEC 7 PALs®, IFL's 10P8 12H10 82\$105 256x8 Motorola Exorciser 12H6 12L10 82\$151 512x4 **PROMs** Intel Intellec 8/MDS 12P10 12L6 82\$153 512x8 12P6 14H8 82S155 1024x4 System Requirements 14H4 14L8 82\$157 1024x8 14P8 82\$159 14L4 2048x4 ABEL operates on the following systems with the 14P4 16H6 82\$161 2048x8 stated minimum requirements. 16C1 16L6 82\$167 4096x4 16CP1 16P6 4096x8 IBM® PC and Compatibles 16H2 18H4 VMSTM-DOS or PC-DOS® operating system 16L2 18L4 1 double-sided, double density floppy disk 16H8 18P4 drive (2 recommended) 16L8 19L8 128k RAM (192k suggested) 16P2 19L8L Distributed on 5.25" DSDD floppy disks 16P8 19R4 16HD8 19R4L VAXTM 19R6 16LD8 MS<sup>™</sup> 3.0 or later operating system. Distributed 19R6L 16R4 on ANSI-format, 1600 BPI magnetic tape. 19R8 16R6 UNIX™ Berkeley 4.2 BSD operating systems. 16R8 19R8L Distributed on TAR-format, 1600 BPI 20C1 16RP4 20CP1 magnetic tape. 16RP6 20H2 16RP8 **VALID**<sup>TM</sup> 18P8 20L2 20L8 E10P8 SCALDsystems<sup>™</sup> I, II, and IV E12P8 20L10 SCALDstar<sup>™</sup> UNIX release 7.0. Distributed on E14P4 20P2 TAR-format, 1600 BPI 1/2" magnetic tape. 20P8E E16P2 EP300 20R4 20R6 20R8 20RS4 20RS8 20RS10 20\$10 20X4 20X8 TMABEL is a trademark of Data I/O Corporation. 20X10 BM is a registered trademark of International Business Machines. TMMS-DOS is a trademark of Microsoft Corporation. 22V10 TMVAX and VMS are trademarks of Digital Equipment Corporation. PL839 TMUNIX is a trademark of AT&T Technologies, Inc.

For more information about ABEL or to order a \$10 ABEL tutorial, consult your Data I/O sales representative.

PAL is a registered trademark of Monolithic Memories, Inc.

TMVALID, SCALDsystem, and SCALDstar are trademarks of Valid Logic Systems, Inc.



All specifications subject to change without notice. For additional information, contact your Data I/O sales representative.

DATA I/O Corporation 10525 Willows Road N.E., P.O. Box 97046 Redmond, WA 98073-9746 U.S.A. (206) 881-6444/Telex 15-2167

DATA I/O Europe Vondelstraat 50-52 1054 GE Amsterdam The Netherlands (20) 186855/Telex 16616 DATIO NL

DATA I/O Germany Bahnhofstrasse 3, D-6453 Seligenstadt, West Germany (6182) 3088/Telex 4184962 DATA D

DATA I/O Japan Ginza Orient Building 6F, 8-9-13, Ginza Chuo-ku Tokyo 104 Japan (03) 574-0211/Telex 2522685 DATAIO J