## **Technical Manual**

**Hardware Z-100 Series Computers** 

593-0038-04 CONSISTS OF

MANUAL 595-2918-04

FLYSHEET 597-2792-04 MAIN BOARD SCHEMATIC

TAB SET (VOL. I) 597-3437

VIDEO LOGIC SCHEMATIC

TAB SET (VOL. II) 597-3438

VIDEO DEFLECTION SCHEMATIC

585-0020-01

SCHEMATIC ENVELOPES 597-2918-02

FLOPPY CONTROLLER SCHEMATIC 585-0021-02

TM-100



# This Document was scanned and contributed by:

Barry A. Watzman

## **Video Logic Board**

Description 4.2
User Options and Jumpers 4.3
Theory of Operation 4.5
Programming Data
Circuit Description 4.48
Troubleshooting
Replacement Parts List 4.70
Semiconductor Identification 4.72
Circuit Board X-Ray View 4.106
Interconnect Pin Definitions 4.107
Schematic (Inside Envelope at rear of manual)

#### DESCRIPTION


The video logic board produces video signals for an internal (in the All-In-One model) or external (Low-Profile model) video monitor. (An external monitor is also used with the All-In-One model for color displays.)

Signals available include composite monochrome video, composite sync, horizontal sync, vertical sync, and three planes of noncomposite video for use with RGB type color monitors.

The normal display format is 25 rows of 80 characters, with each character consisting of an 8 wide by 9 high character cell. However, as the video board uses bit-mapped pixel display technology, character cell boundaries are arbitrary and the display may be more generally thought of as a 640  $\times$  225 pixel graphics display. Also, the video board may be programmed for nonstandard alternate formats, including interlaced displays of up to 640  $\times$  525 pixels or multipage displays. Some nonstandard formats will require 64K video memory chips.

THIS PART MAY NOT BE IN ALL UNITS. CONTRAST CCW CCW U311 BIT MAPPED RCB 14 030982 Is 85-2668-1 14 J322 16 J32 1 RP301 16 J32 U325 **J305 J306** 334 #J304 U345 J301 3 1303 1 C34S **J**302 U343 U351 LOW 16 32K J307 - 324 R325) P3Ø4 P3Ø5 40 42 39 41

PICTORIAL 4-1 Video Logic Circuit Board



PICTORIAL 4-2 Video Display

CON

## USER OPTIONS AND JUMPERS

Refer to Pictorial 4-1 as you read the following information.

#### **Circuit Board Jumpers**

The video logic circuit board jumpers perform the following functions:

- J301 Selects the polarity of the vertical sync signal for the internal monitor. Putting the jumper on the "-" marked side selects negative polarity. This is its normal position.
- J302 Selects the polarity of the horizontal sync signal for an external RGB monitor. Placing the jumper on the "+" marked side selects positive polarity. H is the normal position.
- J303 Selects either composite sync or vertical sync for the external RGB monitor. Placing the jumper on the "V" marked side selects vertical sync. This is the normal position.
- J304 Selects the polarity of the synchronization signal selected by J303. V/C is the normal position.
- J305 & J306 These jumpers select color or black and white video. For color, both jumpers must be on the side marked "RGB." For monochrome, both jumpers must be on the side marked "G." When you are using color, all three RAM banks are enabled and must have RAMs installed. For monochrome, only the green bank is used.

## USER OPTIONS AND JUMPERS

- J307 This jumper allows for different types of RAM to be used.
  - If the jumper is placed on the side marked "LOW 32K", lower 32K type RAM chips are selected.
  - 2. If the jumper is placed on the side marked "64K", 64K type RAM chips are selected.
  - 3. If no jumper is installed, upper-type 32K RAM chips are selected.

#### **Black Level Control**

This control (R307) should be set initially at the 1 o'clock position, as shown, and then adjust (if necessary) for a desired display. You do not need to readjust this control if you are using a monitor that has its own black level control.

#### Contrast Control

Set this control (R301, not installed on all units) fully counterclockwise.

## **General Theory**

The video logic board signals produce 25 lines of characters on the display screen with 80 characters per line. The board also controls the display colors or gray scales, depending on whether a color or monochrome display is used, and it contains the light pen circuitry.

NOTE: In the following description, the 25 character lines are numbered 0 through 24 and the 80 characters per line are numbered 0 through 79.

#### **Matrix Scheme**

Pictorial 4-2 (Fold-out from Page 4.2) shows the 225 horizontal **scan** lines, produced by the video deflection circuits, that make up the video display on the screen. These 225 scan lines are logically grouped so that every nine scan lines function together to produce one **character** line. (See the inset drawing.) The result of this grouping is 25 character lines on the screen (225/9 = 25).

Each of the 25 character lines can display 80 characters. As shown in the inset drawing, each character is made up of 72 dots (called pixels) from an  $8 \times 9$  pixel matrix ( $8 \times 9 = 72$ ). The character that is displayed depends on which pixels are turned on. In the inset drawing, the proper pixels are turned on to display the number 7.

Each pixel has an address in memory and can be turned on individually. Font tables, which define the shape of each character, are contained in the ROM and are down-loaded into system RAM during the boot sequence. Each character in the font consists of nine 8-bit bytes of data (8  $\times$  9 = 72 bits). Therefore, by changing a character's font data bytes, a character can be redefined to any one of 2 to the 72nd power character shapes.

The present font is arranged as shown in the ASCII chart in the "Programming Data" section of this Manual (Page 10.31).

## **General Theory**

After a keyboard key is pressed ("7", for example) and software determines that it is time to display the character, the main microprocessor obtains the nine bytes of data that define the character's shape from the "7" entry in the font table and places these nine data bytes in proper locations in video memory. [The memory locations to modify are a function of which character row (0-24) and column (0-79) the "7" is to appear at.] Then, when the display scan lines are refreshed by reading the contents of video memory, the character will be properly displayed on the screen along with any other characters that have been entered.

#### **Color Display**

To produce color, a separate memory plane (array) of video RAM is used for each of the three main colors: red, green, and blue. All the bytes of video RAM that describe a particular color are organized sequentially in 64K (or possibly 32K) byte pages of RAM. The pixel seen on the screen is essentially composed of three superimposed pixels, one in each color plane. Since each of the three color pixels may be on or off, eight different colors are possible. The colors and how they are generated is as follows:

- 0 That color pixel is off
- 1 That color pixel is on

Green	Red	Blue	
0	0 0	0	<ul><li>Black, no pixels on</li><li>Blue</li></ul>
0	1	0	- Red
0	1	1	<ul><li>Magenta</li></ul>
1	0	0	- Green
1	0	1	- Cyan
1	1	0	<ul><li>Yellow</li></ul>
1	1	1	- White

## **General Theory**

If you only want monochrome, you need only one of the three memory planes. Green is used because the green gun is set for greatest intensity for proper color displays.

If a monochrome display is used with the three memory planes, eight levels of intensity (brightness) can be produced, which corresponds to the above colors. White is the most intense, and black is the least intense.

#### **Light Pen**

The light pen is a light detector rather than a light generator. When the pen is turned on and held against the screen, it produces a pulse when the first pixel within its scope is turned on. When this pulse is generated, the present byte address is saved and decoded, and the precise pixel location is remembered.

## **Detailed Theory**

When software determines that it is time to display a character, the main processor (8088) obtains nine bytes of data that define the character's shape from the font table and places the bytes in proper locations in video memory (VRAM). Then, when the display scan lines are refreshed by reading out of video memory, the character will be properly displayed on the screen.


The following pages describe, in detail, how the above video logic functions are performed. The description will first discuss a simple character - generator based video system and then build into the more complex bit-mapped system used in the Z-100 family of Computers.

#### **Basic Video System**


Refer to Pictorial 4-3. The Pictorial shows a basic video system for a 25-character line display that has 9 scan lines per character line and 80 characters per character line.

The microprocessor places a byte of data in the 2K  $\times$  8 character RAM for each character on the screen (80  $\times$  25 = 2000). Each data byte represents one of the 128 characters in the character generator ROM, where each of the 128 characters is itself defined by nine data bytes.

The CRT controller (CRT-C) systematically interrogates the character RAM with its 11-bit character counter. It selects character after character until all 80 characters in the row have been selected. During this time, the CRT-C 4-bit scan line counter has selected the first scan line. As each of the 80 characters in RAM is selected, its 7-bit code selects the proper character in the character generator ROM. That character's top byte (part of the first scan line) is shifted out to the video deflection circuits and displayed on the screen. The CRT-C selects these 80 characters and the first scan line is displayed.



PICTORIAL 4-3
Simple System Block Diagram



PICTORIAL 4-4
Add Memory And Counters

## **Detailed Theory**

Then the CRT-C selects these same 80 characters again and again, as the 4-bit scan line counter selects one scan line after another until all nine scan lines of the first character row are displayed. Then the 4-bit scan line counter starts over and the 11-bit character counter selects the next character row in memory. This continues until all the character rows have been selected and the screen is fully displayed.

If reverse video has been selected, then the complement of each bit is sent to the video generation circuits.

## **Detailed Theory**

## Conversion From Character-Based To Pixel-Based Display

Refer to Pictorial 4-4 (Fold-out from Page 4.8). If we combine the 4-bit scan line address with the 12-bit video refresh address, then a 16-bit address is produced as shown. Also, if we increase the RAM size to 32 kilobytes, we have enough memory to store not only every character ( $80 \times 25 = 2000$  bytes), but all nine bytes of every character ( $80 \times 25 \times 9 = 18000$  bytes).

When a program prints a character, all nine bytes of the character's font pattern are looked up in memory and stored in the  $32K \times 8$  video RAM. Color is achieved by superimposing two other  $32K \times 8$  RAM "pages." These three pages of RAM are used for the red, green, and blue colors. If 64K RAMs are used, the contents of two screens can be placed in memory. As shown, each section of RAM has its own shift register.

Notice that the microprocessor is now connected directly to video RAM. This is so it can write data into the RAM, read data out of the RAM, and select various RAM options that are discussed later.

## **Actual Theory**

The following paragraphs describe the actual video operation of the Z-100 family of Computers. As shown in Pictorial 4-5, the video logic board consists of:

- A CRT controller.
- A video RAM mapping module.
- Three video RAM planes (arrays).
- Light pen circuitry.

The video RAM mapping module receives addresses from the 8088 microprocessor and changes these addresses into actual video RAM addresses. The address change is done to simplify software.

As shown in Pictorial 4-6, one of the sections of CPU address memory that is not used is "Area B." The RAM mapping module changes the CPU addresses into a more compact sequence such that only the "Displayed Area" data of Pictorial 4-6 is placed in video RAM and the nondisplayed area, "Area B," is ignored.

In Pictorial 4-5, video information is shifted out of video RAM and sent to the video deflection circuits or monitor while the CRT-C sends the sync and timing signals. These RAM signals consist of the data to be displayed on the screen and the sync and timing signals that are necessary to start new scan lines.

The video RAM planes consists of 32 or 64 kilobytes of RAM. The RAM holds one or two screens (with 64K parts) of data that is shifted out and displayed on the screen.

## **Actual Theory**

### **CRT-C (CRT Controller)**

The screen is updated 60 times per second (when set for 60 Hz), with data (characters) from video RAM. During a sweep of the display beam, the CRT-C generates video RAM address VRAMA2 (see Pictorial 4-5) and reads a byte representing eight pixels. Once these pixels are displayed, the CRT-C automatically advances to the next byte that describes the next group of eight pixels. This process continues until the scan line is completed.


Each byte of video RAM represents eight pixels on the display. Three superimposed bytes are required to fully specify a color pixel. However, for now, consider each pixel to be simply monochrome.

The video RAM address (VRAMA2) is a 16-bit address. Bits 0 through 3, called R3–R0, make up the scan line counter and bits 4 through 15, the memory refresh address MA11–MA0, select the bytes that make up the scan line when the screen is refreshed.

The organization of these scan lines and memory refresh lines, as seen by the CRT-C controller, is crucial to understanding the memory organization. They are organized as follows:

MA11 MA0 R3-R0
----------------

This 16-bit address is presented directly to the video RAM. The CRT-C increments the memory refresh address (MA11-MA0) from the first character address of the line to the last character address of the line for the first scan line. The scan line address, R3-R0, is then incremented. The memory refresh address is then incremented once again from that same first character address to the final character address for the second scan line. This is repeated until all nine scan lines for the character line have been displayed.



C/D \*CONTROL/DATA LINES D DATA LINES


f(x) =FUNCTION OF (X)
VRAMA =VIDEO RAM ADDRESS

#### **PICTORIAL 4-5** Video Block Diagram

		CPU ADDRE	SS SPACE	(HEX)		
0	COL 0			COL 79		C O L 127
LINE 0 LINE 1 LINE 2 :	0 80 100 :	DISPLAY	ED AREA	4F CF 14F :	50 D0 150 :	7F FF 17F :
					AREA	1 B 1
		NON-DIS ARE				
		C O L 47	C O L 48			
LINE 400	C800	C82F	C830	C84F	C850	C87F :
: LINE 415	: : CF80	: CFAF	: CFBO	: CFCF	: CFD0	: CFFF
LINE 416	D000		J	:	:	:
:	'			:	:	:
		ARE	A 'A'			
: LINE 510	: FF00			: FF4F	: FF50	: FF7F
LINE 511	FF80 4K	·		FFCF	FFD0	FFFF

#### NOTES:

- The boundry between the displayed and the non-displayed areas varies in address depending on the screen mode (9 lines per character, 16 line graphics, etc.).
- In a system with 32K RAM's installed, areas 'A' and 'B' wrap back into the displayed 32K space.
- 3. In a system with 64K RAM's installed, areas 'A' and 'B' are addressed by setting the address latch to 80H (assuming the start address is 80).



PICTORIAL 4-6 Video Memory Layout

## **Actual Theory**

Once all the scan lines for the character line have been sequenced through, the base address for the memory refresh address (MA11-MA0) is advanced to the first character of the next line. This process is repeated until all lines have been displayed on the screen, at which time vertical retrace takes place. After retrace, the memory refresh address is reinitialized to its start address, and the process repeats.

The CRT-C is programmed for nine scan lines per character, 80 characters per line, and 25 character lines per screen. The addresses shown in Pictorial 4-7 are generated by the CRT-C for each given group of eight pixels (byte of video RAM).

		lst Char <u>Colum</u>	2nd Char <u>Column</u>	3rd Char Column	80th Char Column
1st Char, 1st Char, 1st Char, 1st Char, 1st Char, 1st Char, 1st Char, 1st Char, 2nd Char,	2nd Pixel 3rd Pixel 4th Pixel 5th Pixel 6th Pixel 7th Pixel 8th Pixel 9th Pixel	Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 Row 7 Row 8	16 17 18 19 20 21 22 23 24 1296 1297 1298	32. 33. 34. 35. 36. 37. 38. 39. 40.	
3rd Char,	lst Pixel	1288 Row 2560		•••••	
25th Char,	lst Pixel	Row 30720	30736	• • • • • • • • • • • • • • • • • • • •	31984
25th Char,	9th Pixel	Row 30728	30744	••••••	31992
Ist charac	ter	0*16 0*16+ 0*16+ 0*16+ 0*16+ 0*16+ 0*16+ 0*16+ 0*16+	1 1°16+1 2 1°16+2 3 1°16+3 4 1°16+4 5 1°16+5 6 1°16+6 7 1°16+7	2°16+2 2°16+3 2°16+4 2°16+5 2°16+6	

PICTORIAL 4-7 CRT-C Memory Addressing

## **Actual Theory**

In general (assuming the start address is 0), the address of byte "c", scan line "s", and row "r" would be:

$$r \times 80 + c \times 16 + s$$

row r,  $0 \le r \le 24$ scanline s,  $0 \le s \le 8$ character c.  $0 \le c \le 79$ 

One way to scroll the text on this bit-mapped video system would be to move the bytes from one location to another. By moving each byte to the address 128 bytes lower than itself, the entire screen would be effectively scrolled one scan line. (The last scan line should be zeroed to avoid displaying incorrectly initialized memory.) However, this method is not used because of insufficient microprocessor speed and screen ripple.

Scrolling is achieved by adding 1280 bytes  $(80\times16)$  to the start address. The CRT-C begins refreshing the screen from what would normally be the second character line, but displays those characters on the first character line. If the CRT-C parameters have not been changed, an additional line will be displayed at the bottom of the screen as scrolling occurs. Normally, the bottom line is zeroed by the microprocessor during vertical retrace before the start address is advanced. This keeps uninitialized data from being displayed.

Because the start register is modified during vertical retrace, no characters are displayed at this time, which avoids a momentarily jumbled screen generated from a partially updated start address. To provide vertical synchronization, a video board interrupt is generated.

## **Actual Theory**

### **Video RAM Mapping Module**

TOTAL

SCAN

LINES

0


399

DISPLAYED

SCAN

LINES

As shown in Pictorial 4-2, the rows are numbered 0 through 24 and the characters, or columns, are numbered 0 through 79. The 225 horizontal scan lines are numbered 0 through 224, and the 640 columns of pixels are numbered 0 through 639. See Pictorial 4-8. Consequently, each byte (which specifies eight pixels) is numbered horizontally 0 through 79.



Pictorial 4-8
Scan Line And Pixel Numbering

Using the physical addresses shown in Pictorials 4-7 and 4-8 would make programming difficult. Therefore, to simplify things, the video RAM mapping module remaps the video RAM as seen by the 8088 so that pixel addresses are constant without regard to scrolling, and appears in the following chart.


	BYTES	
Row 0:	0,1,2	79
Row 1:	128,129,130	79 + 128
Row 2:	0+(2*128),1+(2*128),2+(2*128),	79 + (2*128)
Row N:	0 + (N*128),1 + (N*128),2 + (N*128),	79+(N*128)
Row 391:	0 + (391*128),1 + (391*128),2 + (391*128),	79 + (391*128)
Row 392:	0 + (392*128),1 + (391*128),2 + (392*128),	79 + (392*128)

## **Actual Theory**

Notice that there are "holes" in the addressing map. These holes correspond to the characters 80 - 127 of each row. Since these are illegal character numbers for each row and will not be displayed, you should avoid these addresses. Using them may inadvertantly modify pixels of VRAM which you do not intend to modify. Also, notice that whole lines, 9 through 15, 25 through 31, etc., are not displayed. The last displayed line number is 392 (decimal). These nondisplayed line addresses may be used.

The video RAM mapping module reorganizes the video RAM addresses. It first shifts the X coordinate (horizontal byte index) lines left by four bits. This effectively multiplies the X value by 16. In Pictorial 4-9, the X coordinate is shown split into two pieces to emphasize that both parts are subsequently treated differently. Since the number of bytes per line is 80, the low 4 bits of X range from 0 to 15 five times. Because 80 is a multiple of 16 (5  $\times$  16 = 80), they do so evenly. The high 3 bits of the X coordinate range from 0 through 4 for each line of bytes.

Referring back to Pictorial 4-7, we see that consecutive bytes along the scan line of video RAM are consecutive multiples of 16 plus the scan line within the character index. By shifting the low order 4 bits of the Y coordinate (vertical coordinate, that is the scan line) into the low order 4 bits of the output address just vacated by shifting X ieft, we effectively add in the "scan line counter" component of the video RAM address as generated by the CRT-C.



PICTORIAL 4-9 Video RAM Mapping Module

## **Actual Theory**

Remembering that X is less than 80, you see that the high address byte does not "sequence" nicely. As sequential horizontal byte addresses are generated for each scan line, the values being generated for the high byte of the address (before they enter the mapping ROM) are:

X' Y'	Α	ROM(A)
0 0 0 0 0:0 0 0	0,0 00H	0,0 0,0
0 0 0 0 0:0 0 1	0,1 01H	01H 0,1
0 0 0 0 0:0 1 0	0,2 02H	02H 0,2
0 0 0 0 0:0 1 1	0,3 03H	03H 0,3
0 0 0 0 0:1 0 0	0,4 04H	04H 0,4
0 0 0 0 1:0 0 0	1,0 08H	05H 0,5
0 0 0 0 1:0 0 1	1,1 09H	06H 0,6
0 0 0 0 1:0 1 0	1,2 0AH	07H 0,7
0 0 0 0 1:0 1 1	1,3 0BH	08H 1,0
0 0 0 0 1:1 0 0	1,4 0CH	09H 1,1
0 0 0 1 0:0 0 0	2,0 10H	ı 0AH 1,2
0 0 0 1 0:0 0 1	2,1 11H	! 0BH 1,3
0 0 0 1 0:0 1 0	2,2 12H	0CH 1,4
0 0 0 1 0:0 1 1	2,3 13H	0DH 1,5
0 0 0 1 0:1 0 0	2,4 14H	0EH 1,6
0 0 0 1 1:0 0 0	3,0 18H	OFH 1,7

The mapping ROM converts one steadily increasing sequence of addresses into a more compact sequence of similar increasing addresses. The mapping ROM takes the data value presented at its input address and outputs the 8-bit value found that corresponds to this internal address. In this way, the "holes" in the logical address space are removed.

## **Actual Theory**


Several mapping samples are shown below.

Y (row index)						
X (column index)						
İ		VRAMA1 address				
		1	F(VRAMA1)			
0	0	0000H	0000H			
0	1	0001H	0010H			
0	2	0002H	0020H			
0	79	004FH	04F0H			
1	0	H0800	0001H			
1	1	0081H	0011H			
1	2	0082H	0021H			
4	0	0200H	0004H			
15	0	0780H	000FH			
15	79	07CFH	04FFH			
16	0	0800H	0500H			

The above table shows the address **output** based on the value input. It also shows that once all the legal input addresses have been assigned to their corresponding sequential output addresses, the remainder of the physical, or CRT-C RAM, addresses are assigned sequentially to the logical holes. Since 50H is the first illegal value for the byte of the logical address, it is assigned the address of the first illegal CRT-C address (based on the assumption of 512 lines of 80 bytes). Note that these addresses are assigned sequentially in columns 5-7 and D-F much as the logicals are assigned in columns 0-4 and 8-C.

## **Actual Theory**

The full address generated out of the mapping ROM reorganizes the conventional notation into the desired CRT-C address. The 8-bit adder is used in scrolling the screen by advancing the start address. Once the start address is advanced, the data representing the line on the screen is in a different physical address. It is in the place where the old representation for character line 2 was (since it, in fact, is the old representation for character line 2). It is important to understand that data itself does not move. For this reason, the last line on the screen may be in what now is "scrambled" memory. Refer to Pictorials 4-6 and 4-9 and consider the following:



Once the start address is advanced, the new boundaries are as follows:



The data the represents the last line is in a scrambled data area. For this reason, the adder was added to translate the physical addresses.

## **Actual Theory**

By translating the physical address, it is possible to move the mapping function along so that it operates on consecutive "lines" of RAM. The use of this adder is analagous to that of a magnifying glass. The magnifying glass makes a small portion of text easier to read by enlarging the print. The video RAM mapping module has, up to this point, made video RAM easier to address. To reference data outside the area of the magnifying glass, it is simply moved to the new data area. Once the screen image has been "effectively" moved, as is essentially done when the start address of the CRT-C is advanced, the mapping function must be moved.

When the adder is correctly initialized and maintained, the bytes representing line 25 are always in the same **logical** address. This frees the software routines from maintaining a pointer and indexing into the screen data based on the start address. All references to a particular line of data are fixed with respect to the 8088. Furthermore, since the video RAM mapping module is between the 8088 and video RAM, its operation/maintenance do not affect screen refresh in any way. It must only be maintained for easy references to the CRT-C RAM from the CPU.

Pictorial 4-9 shows an 8-bit adder. This adder has been discussed as though it were a full 16-bit adder. In concept, it is. An 8-bit adder is sufficient, however, because the value to be added to this address will always be a multiple of  $80^{\circ}$   $16 = 5^{\circ}16^{\circ}16 = 5^{\circ}256$ . In the implementation, adding  $n^{\circ}(5^{\circ}256)$  to the address is equivalent to adding  $n^{\circ}5$  to the high order byte of the address because multiplication by 256 is equivalent to shifting left by eight bits. This does assume that the start address will also be a multiple of  $80^{\circ}16$ . If the start address is initialized to 0, subsequent scrolling operations can maintain it as a multiple of  $16^{\circ}80$ .

The bits inside each byte of video RAM are mapped to pixels as follows:



## **Actual Theory**

This means that the value of the byte to turn on the following "x" marked pixel would be one.

#### X000000X

Similarily, 85 (55 hex) would turn on the following pixels:

#### 0X0X0X0X

To display the pixel in the upper left-hand corner of the screen, 128 (80 hex) would be stored in address 0 of video RAM. The displayed byte would look like:

X0000000

## **Actual Theory**

#### Video RAM

Each of the three video planes reside in a distinct 8088 64K byte segment. The green plane is at address E0000H, the red plane is at address D0000H, and the blue plane is at address C0000H. In a monochrome system, the green plane is used because video conventions dictate that this plane be of highest intensity. This provides sufficient intensity levels on the monitor without the sensitivity levels being overadjusted.

The planes are organized in decreasing order of relative intensity, with the highest - green - at the top of the available memory space. (The plane addressed at F0000H is reserved for ROM.)

With a monochrome monitor, eight levels of intensity are available with all the video RAM installed. Each level of intensity corresponds to one of the possible colors previously mentioned; white is brightest and black is darkest, no pixels on. Green is 59% of full luminescence, red is 30% of full luminescence, and blue is 11% of full luminescence. In the generation of intensity levels, the luminescence levels add algebraically so that magenta, being composed of red and blue, is 41% of full luminence.

Because each intensity level corresponds to a color, intensity levels and colors are identical from a software point of view; color produces intensity levels and intensity levels produces color.

Normally, all three video RAM planes are used to update the screen. However, three bits have been provided to disable the displaying of individual video RAM planes. The displaying of one, two, or all three of the planes can be disabled.

## **Actual Theory**

Another bit totally disengages **all** planes of video RAM from the CPU. When disengaged, the CPU can neither write to nor read from VRAM. This makes sure that VRAM does not conflict with the boot ROM. Note that though the RAM may be disengaged from the CPU, any enabled planes will be displayed on the monitor. Also, when video RAM is enabled and accessed, the "PHANTOM" line is asserted on the S-100 bus.

The remaining bits associated with the video RAM are all designed to optimize various software functions. The first of these is the "plane write" bits. These allow you to access and modify multiple planes of RAM simultaneously.

There is one write bit for each of the three VRAM planes - red, green, and blue. When all of the bits are set high, writing to any of these planes affects only that plane. However, if the write-green bit is set to zero, any writes to the red or blue planes will be made to the green plane also. But, if only the green plane is written to, only the green plane will be changed. Also, the write bits have no effect on the read operations of any plane.

Write bits can be used to produce colored characters on a black background. Just set the write bits to the appropriate combinations for the desired color and write the character to one of the planes. Note, however, that the pixel patterns of the planes must be identical or this mode may not be used.

Write bits can also clear a screen. If you set all the write bits to zero (active low), all the video planes can be zero'ed at once. Setting the planes to a selected background color requires at most two passes. The first pass might zero all planes, and the second one would write all "ones" to the planes that make up the background color. For example, to set the monitor background color to magenta, set write-green and write-red to zero. Then clear the blue plane by zeroing all the bytes. Next, clear the write-red bit to zero and set write-blue and write-green to one. Writing all "ones" to the blue plane will write these same patterns to the red plane.

## **Actual Theory**

There are two other bits that control screen functions. These two bits may be used to clear the screen without explicitly modifying each byte of the plane with a memory modification generated by the 8088. These bits do not work in conjunction with the write bits and, in fact, override them. They also override the VRAM enable bit, the FLASH bit, and the three plane enable bits. While the clear screen bit is set, each bit of each byte of video RAM addressed by the CRT controller is set to zero or one, depending on the value of the screen's set polarity bit. All planes are quickly modified by this mode and should be used carefully.

#### **Light Pen**

#### **General Theory**

The light pen is actually a light detector. It detects light and provides a pulse compatible with the logic used in the Computer. If this pulse is used to latch the position where the light pen hit occurred, the software can modify the corresponding memory location and produce the desired results.

The CRT controller (CRT-C) used in the Z-100 has the provision only to store the character number (relative position of the character where the light pen hit occurred with respect to the top left-hand corner of the screen). External circuitry is provided on the video board to also store the scan line number of the character and the pixel position within that line (byte). Thus, the light pen circuitry is capable of resolving a single pixel within the array of  $640 \times 225$ , or  $640 \times 450$  pixels when in the interlace mode. This assumes, of course, that the light pen used is sensitive enough.

## **Actual Theory**

#### **Technical Description**

Most light pens, in addition to providing a pulse from a detector, also provide a switch. U134-B (LS14, pins 3 & 4, located on the main circuit board) buffers the switch input and feeds it to U114 pin 8 (PA6 – bit 6 of port A of 68A21). Software can poll this input and detect whether the switch is closed or open, and proceed accordingly.

Light pen connector J4 has three more pins in addition to the switch mentioned above. Two pins are for power; ground and Vcc (+5V). The remaining pin is for the pulse output from the light pen. U134-C(LS14, pins 5 & 6) buffers this signal.

Most pens produce a negative-going pulse. Therefore, inverter U134, pin 6, is used to provide the necessary positive-going pulse \_\_\_\_\_. An additional inverter is provided (U134, D) in case the pen generates a positive-going pulse. J103 is a 3-pin jumper which selects the positive- or negative-going pulses.

The positive-going pulse is fed to the clock input of U131 pin 3 (74ALS74). The CLR input of that flip-flop (pin 1) is driven by U114 pin 9 (PA7 – bit 7 of port A). If this bit is cleared to zero, the flip-flop will stay cleared and the Q output will not generate the LTPNSTB (light pen strobe) signal.

Assume that this bit is set to one (1). Since the data input of the flip-flop (pin 2) is tied to +5 volts through a resistor (marked HI1 in the schematic), the flip-flop is ready to be clocked. When a positive-going pulse is fed to the clock input, the Q output will be set (logic high); so the LTPNSTB signal will make a positive transition  $\_\_$ . Subsequent light pulses will not affect the output until the software clears the flip-flop by toggling its clear input.

## **Actual Theory**

The LTPNSTB signal is applied to video logic board U362 pin 12, the D input of a 74ALS74 flip-flop. This is synchronized by video clock signals and the final output is taken from U356 pin 9 (the Q output of the flip-flop). The signal is then applied to U330 pin 3 (CRT-C – LPSTB input). When a positive transition occurs on this input, the CRT-C latches the value of MA0-MA13 in the internal registers. (Refer to the Device Data Sheet for HD 68A45 for more details.) This, in essence, is how the CRT-C stores the character position.

The scan line value and a pixel position within a given byte are still needed. U356 pin 5 synchronizes LTPNSTB with video DOT CLK to generate PENSTBD (pen strobe delayed), which is fed to U315 – 74LS374 – an octal flip-flop. Four of its inputs are RA0-RA3. Hence, on the occurrence of PENSTBD, these four bits will be clocked into U315, which can be read out by software. (The information is available on the most significant nibble, D4-D7.) U324 is a counter configured as a "DOWN COUNTER". It's outputs, D0T0-2, are also fed into octal register U315. Hence, the signal PENSTBD will clock these three bits also. Therefore, U315 will provide the scan line number as well as pixel position within a given byte.

#### **Software Considerations**

For the following discussions, you should first read the description of the mapping of the video memory from the CPU and CRT-C points of view presented earlier in this section.

Once the light pen hit has occurred, the problem is how to find the pixel position on the screen and how to find the corresponding memory location. Refer to the Device Data Sheet for the 68A45 for reading the internal registers. First, read the high and low bytes of the LIGHT PEN ADDRESS REGISTERS (R16 and R17). Then read the START ADDRESS high

## **Actual Theory**


& low bytes (R12 & R13), and subtract the latter from the former.

For example, if you get 01ED<sub>H</sub> for the LIGHT PEN and 0140<sub>H</sub> for the START ADDRESSES, then:

Character position = 
$$01ED_H$$
  
 $-0140_H$   
 $0AD_H$ 

 $0 {\rm AD_H}$  (173 decimal) is the character position. A correction factor needs to be applied and we will discuss it later. Since the CRT-C is programmed for 80 characters per row, dividing the character position by 80, the quotient and remainder will tell us the row and the character number within that row where the light pen hit occurred.

$$\frac{\text{Example:}}{50_{\text{H}}} \qquad \frac{173}{80}$$
 
$$02_{\text{H}} = \text{QUOTIENT} = 2$$
 
$$0D_{\text{H}} = \text{REMAINDER} = 13$$




This means the light pen hit occurred on row 2 (3rd row) and character number 13 decimal (0D<sub>H</sub>, 14th character).

Now, by reading the light pen port, one can get the scan line number  $(D_4 - D_7)$ . Let us assume that the value is 6. Now all there is left is to find the corresponding memory location.


### THEORY OF OPERATION

## **Actual Theory**

Recall that the 16-bit memory value for VRAM is organized as follows:



In this example, CHAR  $\# = 0D_H$ SCAN LINE  $\# = 06_H$ ROW  $\# = 02_H$ 



This translates into memory location 130D<sub>H</sub>

Within the byte addressed by 130D<sub>H</sub> the pixel position can be obtained byreading the light pen port bits 0-2.

The above computation assumed that no correction was involved. Recall that we mentioned earlier that a correction is needed to be done on the number we get by subtracting START ADDR from LIGHT PEN ADDR. This is due to the fact that a definite amount of delay is involved in the monitor, light pen, and video circuitry; which is approximately 2 to 5 character times. Therefore, we need to find out for a given system what this correction factor is and then subtract this number from the calculated value. Proceed with the computation of the memory address only after you make this correction. (For example, we might have gotten the character position value as  $0B2_H$  and apply a correction of 5. Then:

$$0B2_{H} - 05_{H} = 0AD_{H}$$

## **Port Addresses**

The information in this section concerns the video logic circuit board only and is for the experienced programmer. Programming information for the entire system is contained in "Programming Data" toward the end of this Manual.

The following chart lists the port addresses for devices that are located on the video logic circuit board. A more complete list can be found in the "Programming Data" section in the rear of this Manual.

Device Name	Port Address			
6845 CRT-C -6845 CRT-C	DD DC	Register R0 – R17 Address register		
Video 68A21 Video 68A21 Video 68A21 Video 68A21	DB DA D9 D8	Control port B Address latch Control port A I/O port		

# Modifying the Video Control Register

NOTE: It is assumed that the CRT-C (68A45) and the CRT I/O control port (68A21) have been correctly initialized.

The I/O port address for this control port is D8 hex.


The upper four bits (D7 – D4) control the CPU access of video memory (VRAM). The lower four bits (D3 – D0) have nothing to do with VRAM access, but instead control what is displayed on the screen. That is, they control the data coming out of the VRAM that is applied to the pixel control logic. It should be emphasized that the most significant nibble and least significant nibble of the control port D8 (hex) have **no** mutual interaction; control of CPU access of VRAM is independent of control of video display.

All bits are active low; zero "0" is TRUE and one "1" is FALSE.

# Modifying the Video Control Register

The memory map of the three planes is as follows. Addresses are in hex.

Green: 0E0000 -- OEFFFF = 64K Red: 0D0000 -- ODFFFF = 64K Blue: 0C0000 -- OCFFFF = 64K



CPU ACCESS CONTROL (D7-D4) VIDEO DISPLAY CONTROL (D3-D0)

- D7 0- VRAM is ENABLED. This is the normal operating mode.
  - 1 VRAM is TURNED OFF. The VRAM cannot be accessed at all when turned off.

# Modifying the Video Control Register

The next three bits control "simultaneous write" capability.

- D6 0- When data is written into any color (R, G, or B VRAM), the same data is also written into blue VRAM.
  - 1 Data can be written into blue VRAM only if the blue plane is accessed.

D5 & D4 -Similarly controls the green and red VRAM.

#### Port D8 Video Display Control Bits (D3-D0)

The following chart shows how the video display control bits (D3-D0) of port D8 can control the screen display.

D3	D2	D1	D0		
FLASH	EN BLU	EN GRN	EN REC	5	
0	0	0	0	_	The screen appears white no matter what VRAM contains.
0	0	0	1	_	The screen appears cyan no matter what VRAM contains.
0	0	1	0	_	The screen appears magenta no matter what
0	0	1	1	_	VRAM contains. The screen appears blue no matter what VRAM
0	1	0	0	_	contains.  The screen appears yellow no matter what
0	1	0	1	_	VRAM contains.  The screen appears green no matter what
0	1	1	0	_	VRAM contains.  The screen appears red no matter what VRAM contains.

# Modifying the Video Control Register

		'	'	<ul> <li>The screen is blanked (black).</li> </ul>
1	0	0	0	<ul> <li>All planes are enabled.</li> </ul>
1	0	0	1	<ul><li>VRAM data appears.</li><li>Blue and green planes are enabled. VRAM data</li></ul>
1	0	1	0	<ul> <li>appears.</li> <li>Blue and red planes are enabled. VRAM data appears</li> </ul>
1	0	1	1	pears.  — Blue plane is enabled.  VRAM data appears.
1	1	0	0	Green and red planes are enabled. VRAM data appears.
1	1	0	1	Green plane is enabled.  VRAM data appears.
1	1	1	0	<ul> <li>Red plane is enabled.</li> </ul>
1	1	1	1	<ul><li>VRAM data appears.</li><li>The screen is blanked.</li></ul>

# Modifying the Video Control Register

The following are examples of how the screen can be controlled by data bits D3-D0.

#### Example 1:

D3	D2	D1	D0	
	ĒŃ	ĒN	EN	
FLASH	BLU	GRN	RED	
0	1	0	1	 D3 is 0, so the flash bit is turned on and VRAM data is masked. Those planes enabled will appear.  D0 & D2 = 1 so the red and blue planes are turned off. D1 = 0 so the green plane is enabled and the screen is green.

#### Example 2:

# Modifying the Video Control Register

Actual VRAM data will appear on the screen with the green plane disabled. "Green plane disabled" means that there will be no green pixel turned on. The actual data contained in the green plane's VRAM (0E0000 – 0EFFFF) is unaffected.

The normal operating mode is as follows. All the planes are enabled and the flash bit is turned off.

D3	D2	D1	D0
FLASH		EN GRN	
1	0	0	0

#### Port D8 CPU Access Control Bits (D7-D4)

Bit D7 is the VRAM ENABLE bit. It is like a master switch. When D7 = 1: VRAM is turned off; D6-D4 have no effect on VRAM access; and the CPU will not be able to read from or write to any plane, red, green, or blue.

When D7 = 0, video RAM is enabled. This is the normal operating mode. Bits D6-D4 control simultaneous write capability. Obviously, the processor can read only one plane at a time, so these bits control only write accesses to VRAM and have no effect on read cycles.

When D6 = 0, it enables simultaneous write to blue VRAM when any color VRAM is written into. If the CPU writes to red VRAM or green VRAM (or blue VRAM), blue VRAM is also written into. Note that D6 has no control over other colors. When D6 = 1, this feature is turned off for blue VRAM.

# Modifying the Video Control Register

In a similar manner, D5 controls green and D4 controls red VRAM.

#### Example 1:

Suppose that the CPU wants to write 5D (hex) to location 0E68C0 (hex). The CPU, while trying to write to one plane (green), will simultaneously modify two corresponding memory locations in two color planes (red and green).

- Location 0E68C0 is in the green VRAM. Therefore, no matter what bits D6-D4 are, green VRAM location 0E68C0 will be modified to 5D.
- 2. D6 = 1. Therefore, the blue VRAM is not affected.
- 3. D5 = 0. The CPU is writing to the green VRAM and so its WRITE GREEN bit has no effect.
- 4. D4 = 0. The WRITE RED bit has been turned on. Therefore, even though the processor is writing to only the **green** plane, red is also written into. The red plane occupies the address range 0D0000 0DFFFF, so data 5D will be written into location 0D68C0 also.

# Modifying the Video Control Register

#### Example 2:

Assume that all three planes of VRAM have been cleared (00). Then suppose we want to write OFF (hex) (a solid line \_\_\_\_\_) on the screen to location 0000 in magenta (red and blue).

#### To do this:

- Make sure that D7 of port D8 = 0. This enables VRAM.
   (This is the default status.)
- 2. Enable one of the desired plane's write bit, say red. Then D6 = 1, D5 = 1, and D4 = 0.
- 3. Write to the corresponding location in the other (blue) plane, since blue is in the "C page." Write FF (hex) to location 0C0000 (hex).

The above three steps produce the desired results, but a slightly better scheme avoids the work of keeping track of colors. That is to turn on the bits of the planes we want. So, to do this, perform the second and third steps as follows:

- 2. Enable the desired plane's write bits. D6=0, D5=1, D4=0.
- 3. Write FF (hex) to either location 0C0000 (hex) or location 0D0000 (hex).

For alphanumeric applications, like terminal emulation, etc., where the main emphasis would be writing characters in white, the mode would be D7 = 0, D6 = 0, D5 = 0, D4 = 0.

# Modifying the Video Control Register

Typically, all three planes would be displayed. So the I/O port would read:

D8 0 0 0 0 1 0 0 0 0 port D8 (hex) = > 08 (hex) ---- alphanumeric mode.

For some graphic applications, where you do not want to write to more than one plane at a time, the value would be

0 1 1 1 0 0 0 = = > 78 (hex.) port D8 (hex) = = > 78 (hex) ---- graphic mode.

These are examples only and are not intended to identify two different modes, graphic and alphanumeric.

## Modifying the CRT-C Register

The CRT-C (CRT Controller) has an address register AR [port address DC (hex)] and registers R0-R17 [port address DD (hex)].


The Address register is a pointer register. It points to one of the 18 registers R0-R17. For example, if you want to access register R12, first write 0C (hex, 12 decimal) into port DC (hex), and then access port DD (hex).

The start address register is 14 bits wide. R12 is the high byte of this register (bits D7 and D6 -- don't care), and R13 is the low byte. R12 and R13 are read/write registers.

Example: Read the low byte of the start address register.

MOV AL, 00DH OUT 0DCH, AL IN AL, 0DDH

In the mapping scheme used in the Z-100 video, an address latch has to be initialized correctly to correspond to the CRT-C's start address register. This address latch is at port DA (hex). In order for the mapping scheme to work, the least significant four bits of the start address register must be zero and bits D4-D11 should match the contents of the address latch.



# Modifying the CRT-C Register

Under normal operating conditions, this will be the case. When in doubt, you should initialize the latch to meet these conditions.

#### Example:

MOV AL, OOCH LOAD OUT ODCH, AL START ADDRESS ; HIGH BYTE AL, ODDH IN ; IN AH MOV AH, AL MOV AL, OODH ; LOAD ; LOW BYTE ODCH, AL OUT AL, ODDH ; IN AL IN

MOV CL, 4 SHIFT COUNT

; AL NOW CONTAINS LATCH VALUE AX. CL SHR

OUT ODAH, AL ; INITIALIZE THE LATCH

#### How to Turn Pixels On and Off

Refer to the "Theory of Operation" on Page 4.5 for a detailed description of how the video section works.

The most significant bit (MSB) of any given byte will be seen on the screen as the left-most pixel and the least significant (LSB) as the right-most pixel. In the following example, 1's indicate turned-on pixels.

1 1 0 0 0 0 0 <= = SCREEN Example: 1 1 0 0 0 0 0 <= = VRAM

Since it is straightforward to define the location of a pixel within a given byte, the problem to be solved is to locate the byte in the video memory.

# Modifying the CRT-C Register

The screen is organized as 640 (decimal) pixels [or 80 (decimal) bytes] horizontally across the screen. To the CPU (or system logical address space), the top left-most byte is always at 0000. (These definitions apply to all planes.) The byte addresses increase from left to right on any given scan line. The line address increases from top to bottom in a given frame. The least significant seven bits define the byte position in a given line, with 00 being the left-most. The most significant nine bits define the line address, with 000 being the top-most line.

A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

VRAM ADDR ESS

A6-A0 — Byte address A15-A7 — Line address

(The following values are in hex.)

	Byte 0	Byte 1	Byte 2	 Byte 4F
LN 0 LN 1 LN 2 LN 3 LN 4 LN 5 LN 6	0000 0080 0100 0180 0200 0280 0300	0001 0081 0101	0002 0082 0102	 004F 00CF 014F
LN 7 LN 8	0380 0400			
LN 9 LN A LN B LN C LN D LN E LN F	0480 0500 0580 0600 0680 0700 0780			
LN 10 LN 11	0800 0880	0801 0881	0802 0882	 084F 08CF

## Modifying the CRT-C Register

At the right-hand side of the screen, past the 80th location, there are "holes" in the logical address space. [See Pictorial 4-2, fold-out from Page 4.2.] You must **not** attempt to use these locations, especially while 32K RAMs are used. For example: never try to write to location 0E0150 (hex) — green plane, line 2, byte 50 (hex).

Depending on whether the CRT-C is programmed for nine scan lines or 16 scan lines per character row, there will or will not be "holes" for entire lines in the CPU's logical address space. — Holes refer to locations that do not appear. The actual screen will be continuous. For example, when the CRT-C is programmed for 9 scan lines, line 10 (hex) will appear immediately below line 8 (hex).

For terminal emulation applications, where 25 rows of characters need to be displayed, nine scan lines per row are programmed. This is because hardware scrolling is easily done by changing the start address register in the CRT-C, and of course changing the address latch accordingly. On the other hand, where a lot of address computations are involved in some graphics applications, it may be advantageous to disregard the convenience of scrolling and instead choose the continuity in the line numbers (without "holes").

# Modifying the CRT-C Register

#### Example 1:

The CRT-C has been programmed for nine scan lines per character row, the CPU writes F0 (hex) to location 0C693F (hex), and 0C (hex) points to the blue plane.

Problem: Figure out the location of 693F (hex) and what is displayed there.

Split 693F (hex) into 9 and 7 bits:

693F (hex) 
$$= > 0110 \quad 1001 \quad 0011 \quad 1111 \\ = > 0 \quad 1101 \quad 0010 \quad 011 \quad 1111 \\ = > 0D2 \quad (hex) \quad + 3F \quad (hex)$$

3F (hex) denotes the position of the byte across the screen from the left, which is the X coordinate. Therefore, the 693F (hex) location will correspond to the 64th (decimal) byte from the left. In Y coordinate 0D2 (hex), 0D refers to the character row number and 2 refers to the scan line number within the character row. Since the CRT-C has been programmed for nine lines per row of characters, the location will correspond to  $13 \times 9 + 2 = 119$  (decimal).

Data byte F0 (hex) (1 1 1 1 0 0 0 0, turning on the left four pixels) will appear on the 120th line from the top, and 64 bytes from the left, assuming that the proper plane has been enabled.

#### Example 2:

Problem: Access the screen at a location 37 bytes from the left and on the 126th line from the top.

37 bytes from the left translates into byte address 24 (hex). The 126th line means that the intended byte appears on (126/9) the fourteenth row and the ninth line in that row. So, the address of the line is 0D8 (hex). Remember that the top row is row 0.

# Modifying the CRT-C Register

Therefore, the VRAM location is 0D8 (hex) + 24 (hex) = > 6C24 (hex)9 bits 7 bits

#### Example 3:

Problem: Where on the screen is location 35E3 (hex)?

Divide 35E3 (hex) into its X and Y coordinates.

$$35E3 (hex) = > 06B (hex) + 63 (hex)$$

The X coordinate 63 (hex) falls into the "hole" region of 50 (hex) – 7F (hex). This is prohibited and such an operation should not be attempted.

#### Example 4:

Problem: Where on the screen is location 1727 (hex)?

$$1727 (hex) = > 02E (hex) + 27 (hex)$$
  
Y X

The X coordinate is the twenty-eighth byte, and the Y coordinate is the third row and the fifteenth line in that row. Since the CRT-C will display only 9 scan lines, line E (hex), the 15th line will not appear on the screen. If you have a use for these VRAM locations, with scan line addresses 9 (hex) through F (hex), access to these locations is permitted. Remember that only the X coordinate cannot be in the range 50 (hex) through 7F (hex).

When the CRT-C is programmed for 16 scan lines, similar calculations can be made, but now there are **no non-displayable** VRAM locations ("holes" for scan lines 9 through F). Still, the X coordinate restriction **does** apply.

## Clearing the Screen

The "clear screen" feature allows you to initialize all the viewable VRAM locations to either 00 (hex) or FF (hex).

The CRT I/O control port (68A21) has two control ports, A and B. Bit 3 of each port serves a special purpose. Bit 3 of control port A, address D9 (hex), is the CLRSCRN bit and it is active low. (It is 1 by default.) Bit 3 of control port B, address DB (hex), is the SET bit.

When CLRSCRN is inactive (1), the SET bit has no effect and normal video operations take place. When CLRSCRN is programmed to "0", the SET bit decides whether the VRAM is initialized to 00 (hex) if SET = 0, or to FF (hex) if SET = 1.

Be careful when you use the CLRSCRN feature. This bit operates independent of all other bits discussed so far. It operates whether or not VRAM is enabled, whether or not multiple write capability is invoked, and whether or not FLASH or any planes are enabled. Activating clear screen can wipe out **all** red, green, and blue VRAM locations.

Ports D9 (hex) and DB (hex), control ports A and B, are readable. Therefore, whenever you want to modify the CLRSCRN or SET bits, you should first read those ports, modify bit 3, and then write it back.

Notice that even though these bits have complete control over VRAM contents, they still do not affect the video display control bits. For example, assume all three planes were disabled to start with. Now, activating the CLRSCRN feature with SET = 1 will not make the screen white. The VRAM locations would have been changed to FF (hex).

The CLRSCRN feature was included because CPU accesses of VRAM are inherently slow (because of arbitration between the CRT-C and the CPU for VRAM access, and the CRT-C has higher priority), and to clear the screen would mean writing to about 20K bytes of memory. The CLRSCRN feature will clear the screen in 1 frame time, or 16.7 millisecnds for 60 Hz operation.

# Clearing the Screen

#### Example 1:

Clear the screen.

- 1. Read port D8 (hex) and save the status.
- Initialize CRT control port D8 (hex) to 0F (hex). This will instantaneously blank the screen, since all three planes are disabled.
- 3. Write a zero into bit 3 of port DB (hex). This will make SET = 0. (Recall that you have to do the READ, modify, and WRITE sequence.)

```
IN AL, ODBH
AND AL, OF7H
OUT ODBH, AL
```

- Write a zero into bit 3 of port D9 (hex). This will activate CLRSCRN.
- 5. Wait for 16.7 milliseconds (in the 50 Hz mode, this wait is 20 milliseconds). Do it in either of two ways:
  - A. Use the timer integrated circuit in your system.
  - B. Use the vertical sync pulse. If you have seen two consecutive VSYNC pluses, you know that 16.7 mS have elapsed.
- 6. Turn off the CLRSCRN bit. (Write a "1" to bit 3, port D9 (hex).
- 7. Restore the status to video control port D8 (hex).

# Clearing the Screen

#### Example 2:

Set the screen.

- 1. Read port D8 (hex) and save the status.
- 2. Turn on the FLASH bit and those planes which were originally enabled.

IN AL, 0D8H AND AL, 0F7H OUT 0D8H, AL

This will instantaneously set the color of the screen to the planes enabled.

- 3. Write a "1" into bit 3 of port DB (hex). This will make SET = "1".
- 4. Write a "0" into bit 3 of port D9 (hex). This will make CLRSCRN = 0.
- 5. Wait for 16.7 mS (or 20 mS). (See the above example.)
- 6. Turn off the clear screen bit.
- 7. Restore the original status to video control port D8 (hex).

Remember: The clear screen feature wipes out all displayable locations, plus some more, on all three VRAM banks.

# Video Logic Circuit Board

#### **Video Processing Circuits**

#### Cathode Ray Tube Controller (CRT-C)

The CRT-C, U330, fetches the characters to be displayed and provides horizontal and vertical timing. It also keeps track of the affected character if the light-pen circuits are used.

Briefly, here's what each line does. See the 6845 IC data sheet for more information.

<u>POC</u> Power-on clear, from the S-100 bus. Sets all registers to their initial conditions on power-up or reset.

<u>6845CS</u> Chip-selects the CRT–C for accessing the internal registers.

<u>ECLK</u> Latches the data into or out from the registers on its trailing edge.

BA0 Helps select a specific register inside the CRT-C.

<u>OUT</u> When low, writes data into the selected register. Otherwise, reads data from it.

<u>DIO0-DIO7</u> Data bus used by the CPU to access the CRTC registers.

CLK Provides character-clock timing to the CRT-C.

HSYNC Horizontal sync pulse.

VSYNC Vertical sync pulse.

<u>CURSOR</u> Provides an indication where the next character will be printed.

<u>DISEN</u> Disables the display during horizontal and vertical retrace.

## Video Logic Circuit Board

MA0-MA11 Memory address lines. Point to the current character line, and the character in that line.

<u>RA0-RA3</u> Row address lines. Points to the current scan line in the current character line.

#### Writing to a CRT-C Register

To select a specific CRT-C register (R0-R17), the CPU must first program the address register (AR). For example, to write to R12, the CPU outputs 0CH to port 0DCH. This places the number 12 into AR. The CPU then outputs the data it wants to write to port 0DDH, which is loaded into register 12. Here's how it happens.

The CPU outputs the number 12 (0CH) to port 0DCH. This is coupled through U338 to the data lines of the CRT-C. At this time, 6845CS at VIOSEL (U369) asserts the chip-select line at pin 25 of the CRT-C. Since the port address is 0DCH, line BA0 = 0; thus accessing the AR.

When ECLK goes low, the data (0CH) on the bus lines is loaded into the address register. AR now points to register 12.

The CPU now outputs the byte it wants to write into port 0DDH and line 6845CS is again asserted. Since the port address is 0DDH, line BA0 = 1, telling the CRT-C to route the data to the register pointed to by AR. When ECLK goes low, this data is loaded into register 12.

#### Reading Data From The CRT-C

The procedure is the same as writing data, except that U331 is selected instead of U338. This is done by DBIN from the S-100 bus and by 4521CS from U366 pin 14.

## Video Logic Circuit Board

#### **How the CRT-C Addresses RAM**

As mentioned before, the CRT-C is normally programmed to emulate the H19 video terminal. That is, the display will contain 25 lines, 80 characters per line, and nine scan lines (rows) per character line.

MA0-MA11 points to the character location within a character line, and also points to the current character line. They do this by incrementing the base address by ten after every ten scan lines. RA0-RA3 counts the number of scan lines. After one scan line is complete (MA0-MA11 count to 79), RA0-RA3 reset to 0 and MA0-MA11 reset to their base address. The count begins again. This procedure continues until nine scan lines are processed. RA0-RA3 again returns to zero, but MA0-MA11 increment their base address by ten to point to the next character line.

For each address, a byte is read from video RAM (VRAM) and shifted serially out to the video amplifier with the horizontal and vertical sync pulses. The scan rate is such that each address row appears beneath the previous one so that the serial dots form characters on the screen. Once the last character row is processed, both RAO-RA3 and MAO-MA11 reset to zero, vertical retrace takes place, and the process repeats.

Incidentally, at vertical retrace a sync pulse is sent through U366 (lower left on the schematic) to interrupt the CPU. This permits the CPU to access the CRT-C registers (for example, to scroll the display) without interferring with the display.

The address lines reach memory by passing through a set of multiplexers. RA0-RA3 connects to multiplexer U357 while MA0-MA11 connects to U363, U358, and U359. These ICs allow coupling the CRT-C address lines to VRAM, or the CPU address lines to VRAM.

# Video Logic Circuit Board

When line VIDRAMSEL is low, the multiplexers pass the CRT-C address bus to the VRAM address bus. RA0-RA11 is the lower 4 bits, DA0-DA3; and MA0-MA11 are bits DA4-DA15. This causes the address line to increment by 16 for every scanned character. See Pictorial 4-10. This shows the on-screen character location and its relative address (decimal) as seen by the CRT-C.

				lst Char <u>Column</u>	2nd Char Column	3rd Char Column	80th Char Column
lst Char,				-	16	32	. 1 2 6 4
lst Char,	2 n d	Pixel	Row	1	17	33	
lst Char,					18	34	
Ist Char,	4th	Pixel	Row	3	19	35	. 1267
lst Char,	5th	Pixel	Row	4	20	36	1268
lst Char,	6th	Pixel	Row	5	21	37	1269
lst Char,				6	22	38	1270
lst Char,				7	23	39	1271
lst Char,				8	24	40,	
2nd Char,	lst	Pixel	Row	1280	1296		
				1281	1297		
				1282	1298		
				1288	1304		
				2560		• • • • • • • • • • • • • • • • • • • •	
				2 7 0 0		• • • • • • • • • • • • • • • • • • • •	3824
25th Char,	lst	Pixel	Row	30720	30736		31984
25th Char,	9th	Pixel	Row	30728	30744		31992

Pictorial 4-10
Relative Memory Locations

# Video Logic Circuit Board

Lines DA0-DA15 connect to address multiplexer U360 and U373. This circuit splits the address for RAS and CAS timing. RAS timing occurs when ADMUX is high, coupling the following lines to the outputs:

VA7 VA6 VA5 VA4 VA3 VA2 VA1 VA0
--- --- --- --- --- --DA9 DA8 DA7 DA6 DA5 DA4 DA1 DA2

CAS timing occurs when ADMUX goes low, causing:

VA7 VA6 VA5 VA4 VA3 VA2 VA1 VA0
--- --- --- --- --- --DA15 DA14 DA13 DA12 DA11 DA10 DA0 DA3

The address lines at VA0 and VA1 are arranged so the RAM ICs can get refreshed during a normal CRT-C scan in both the non-interlace and interlace modes. This results in a reduction of components in the video circuits.

Jumper J307 permits the use of 64K RAMs or 32K RAMs. To use 64K RAMs, connect the jumper from DA15 to U373-11. To use 32K RAMs located in the upper half of the 64K address space, remove the jumper. To use 32K RAMs in the lower half of the 64K address space, connect the jumper from U373-11 to ground. Note that if the computer uses 32K RAMs, they all must be located in either the upper 32K of each 64K bank or all in the lower 32K--they can't be mixed. See the H/Z-100 Memory Map (Pictorial 4-11) located on Page 4.55.

## Video Logic Circuit Board

#### **Converting RAM Data to Video**

There are two sets of data lines at the video memory. One is an 8-bit bus, BD0-BD7, used by the CPU to write to RAM; and three 8-bit output buses, one for each color.

The output buses go to the CPU through U339, U310, and U316. Only one of these ICs will be selected to place the data on BDI0-BDI7. This, in turn couples through U223 to the CPU. This will be covered in more detail later.

The three output buses also couple to the video processing circuits through U332, U302, and U311. Here's how the data is processed.

When the CRT-C has control of RAM (which is most of the time, since it has priority), the VRAM is in the read mode. This is due to a logic zero on VIDRAMSEL (U377 pin 4) and CLRSCRN (U366 pin 3). When the addressed data settles, VIDSTRB from U376 pin 17 asserts to latch and RGB data into U332, U302, and U311. (Note: If this is a minimum system - green only – U332 and U311 outputs will remain a steady state.)

Next, the load shift register line from U320 pin 6 goes low to latch the RGB data into the parallel-to-serial converters, U325, U301, and U303. This line pulses at the character clock rate.

The dot clock at pin 6 of these ICs then shifts the data out through pin 13. This takes place at eight times the character clock rate, or 14.112 MHz, which is the rate of the dot clock. While the video information is being shifted out, VIDSTRB is loading the next byte into D latches. When the last dot is shifted out of the parallel-in/serial-out converter, the bytes in the D latches are loaded in and the cycle repeats.

The three serial dot lines connect to RIN, GIN, and BIN of U337, the VIDATTR PAL. Other inputs to U337 include the FLASH line and three enable lines at pins 1, 2, and 3.

# Video Logic Circuit Board

When they are asserted, the enable lines from the PIA (U345) gate their respective dot video color to the outputs at pins 14, 15, and 16.

When the FLASH line – also from the PIA – is asserted, the output lines selected by the enable lines will go high, saturating that color onto the screen and masking any video data on that line.

For example, if ENBL-G were the only asserted enable line, then dot video would only be present on GOUT. Asserting the FLASH line would cause GOUT to go to logic one, causing the screen to appear solid green.

Two other lines enter U337; the display enable and the cursor signal. The display enable (DISEN) goes low to blank the video data during horizontal and vertical retrace. It comes from pin 18 of the CRT-C and is delayed by two character clocks through the hex D flip-flop. This delay is used to match the timing of DISEN to the video signal delayed by the parallel-in/serial-out converters. If DISEN wasn't delayed, retrace blanking will occur two clock cycles early, blanking the last two character positions.

The cursor signal enters pin 6 to generate a cursor at ROUT, GOUT, and BOUT. It comes from pin 19 of the CRT-C and goes through the hex D flip-flop to be delayed by two character clocks. This two-character delay places the cursor to the right of the last displayed character.

The horizontal and vertical sync pulses also come from the CRT-C and are clocked through the D flip-flop. These signals, however, bypass U337 and connect to U329, another hex D flip-flop. The RGB lines enter this flip-flop at pins 11, 13, and 14. All five signals are clocked out by the dot clock entering at pin 9. The purpose of this flip-flop is to correct for any propagation delays in the various signal paths.

## Video Logic Circuit Board

#### Video Output

#### **Color Output**

The 3 RGB lines from U329 connect to U307. This buffer provides red, green, and blue video pulses to P303. Logic 1 equals color on; 0 is black level.

The horizontal and vertical sync pulses connect to U320, pins 12 and 9. These signals then pass through the drivers at U322 to P303. P303 connects through a mating cable to an RGB color monitor. Jumpers J302 and J304 allow selecting the polarity of the sync signals, while J303 allows sending composite sync to U320 pin 9 by connecting it to U355 pin 11.

#### **Monochrome Output**

RDOTA, GDOTA, and BDOTA also connect to U323, a 3-to-8-line demultiplexer. J306 and J305 connect one color to each input at pins 1, 2, and 3. If this is a minimum system (green only), pins 1 and 2 are jumpered to pin 3.

U323 decodes the three inputs to assert only one output at Q0-Q7. This signal connects to U309 and is clocked through by the dot clock. The mnemonics on the output lines indicate the color represented by the combination of the three inputs. These outputs couple through the inverters to the resistive weighting network.

This network converts the associated line to a specific voltage level before applying it to the emitter followers at Q302 and Q301. This network forms a monochrome gray scale by controlling the current through the emitter followers.

For example, if RDOTA, GDOTA, and BDOTA were all asserted, U309 pin 19 would go high, driving U308 pin 8 low. This gives the highest resistance in the lower part of the voltage divider, causing the most positive voltage at the output and giving maximum brightness.

# Video Logic Circuit Board

If none of the RGB lines were asserted U309 pin 2 would go high to place U322 pin 6 at logic zero. This lowers Q301's emitter voltage to the black level.

Composite sync from U355 pin 11 provides horizontal and vertical sync pulses at the blacker-than-black level.

The composite video output of P301 connects to the video input of the internal or external monochrome monitor.

## Video Logic Circuit Board

#### **CPU-Video Communications**

#### Overview

The CPU can communicate with the video board through several I/O ports, or by read/writing the video RAM. It uses the I/O ports to access the CRT-C, the PIA, and the light pen circuits. It can read/write the video RAM to set up the character font or draw high-density graphics.

#### **Video I/O Circuits**

Video I/O addresses are decoded by VIOSEL, U369, a 256  $\times$  4 PROM. This IC is selected by the appropriate address on BA0-BA7 and the  $\overline{\text{IO}}$  line from the E-clock logic. The outputs are:

6845CS Selects the CRT-C programming as described earlier.

CRTIOCS (A) Chip-selects the PIA at U345, and (B) provides one input to the OR gate, U372/U366. The other input to this OR gate is 6845CS; the output is 4521CS. This line chip-selects U331 when the CPU is reading data from the CRT-C or from the PIA.

<u>LPNCS</u> Chip-selects the light-pen counter circuits at U315 if the CPU is processing a light-pen interrupt request. See the discussion on the light-pen circuits.

VIDBSEL Asserts when pins 12, 13, or 10 asserts. This line goes to U372 pin 13 and is NANDed with DBIN at U366 pin 13. The result is RDBFRENBL at P304 pin 57; this enables the read buffer, U223, when one of the VIOSEL lines is asserted.

# Video Logic Circuit Board

Another video I/O circuit is the PIA at U345. This is used for address decoding, controlling the display, and performing some VRAM operations.

The CPU selects the PIA at ECLK time (pin 25) by asserting CRTIOCS at pin 23. BA0 and BA1 select the register to be accessed while OUT determines if data is to be read from or written to that register. For this PIA, all I/O lines are programmed to be outputs. Here's what they do:

 $\overline{\text{ENBL-R}}$ ,  $-\overline{\text{G}}$ ,  $-\overline{\text{B}}$ , &  $\overline{\text{FLASH}}$  Enables the selected video line without affecting RAM. FLASH causes the selected line to appear as a solid color. See "Converting RAM Data to Video" (Page 4.53) for more information.

WRT-R, WRT-G, WRT-B Provides a simultaneous write function. When the CPU writes to one color of VRAM, either or both of the other colors may be written into by activating (0) the appropriate line(s) [WRT-R, WRT-G, WRT-B].

CRTRAM ENBL Chip-selects VRAMSEL, U371 pin 4, which selects the red, green, or blue banks when the CRT reads the VRAM.

<u>LA8-LA15</u> Goes to the memory mapping module to decode the selected video memory location.

<u>CLRSCRN</u> Goes to the video memory circuits to provide a quick means to clear the screen.


# Video Logic Circuit Board

#### **Memory Select Circuits**

The memory select circuits are centered around U371, VRAM-SEL, a 256  $\times$  4 PROM. This IC is used when the CPU wants to access the red, green, or blue memory banks. VRAMSEL is selected when CRTRAM ENABLE is asserted at the PIA. Also, MEMR or  $\overline{WO}$  is gated through U377 (near VRAMSEL) for further chip-selecting. The OUT line at U377 pin 2 ensures that U371 will not activate on an OUT port operation.

The outputs assert depending on what location in the video memory map is selected. (See Pictorial 4-11.)

RSEL = 0D0000H-0DFFFFH GSEL = 0E0000H-0EFFFFH BSEL = 0C0000H-0CFFFFH



## Video Logic Circuit Board

Video logic boards can have either 32K or 64K parts installed. Current software, however, requires only 32K parts.

CRTRAMSEL asserts whenever pin 11, 10, or 9 asserts. This connects to U372 pin 12 in the lower left corner of the schematic. It is combined with VIDBDSEL and DBIN to assert RDBFR ENBL. This line enables U223 during a memory read operation.

CRTRAMSEL is double-inverted at U366 pin 5 to form CRTRAMSEL1 at P305 pin 61. This line asserts PHANTOM\* at U194 pin 4 on MB2. If an S-100 memory card is occupying the same memory space as VRAM, PHANTOM\* prevents the CPU from writing to the S-100 memory when it is accessing video RAM. This permits you to install read/write memory in the same address space as VRAM without them interferring with each other.

CRTRAMSEL also goes to U372 pin 3, VIDRAMRDY, through an inverter. If the CRT-C is busy processing a video signal, it will not let the CPU access the RAM circuits. U372 pin 2 is also high, causing VIDRAMRDY to go low. This drives RDY low at U194 pin 12, putting the CPU into a wait state. The CPU will hold CRTRAMSEL asserted until the CRT-C gives the CPU control of the video circuits.

Finally, CRTRAMSEL goes to U379 pin 11, part of the CPU/ video arbitration circuits. These circuits synchronize the video circuits to the CPU circuits and determine when the CPU can access the video RAM. See the previous paragraph and the description of the control and timing circuits.

## Video Logic Circuit Board

#### **Read Data Buffers**

The CPU reads the addressed data through either U339, U310, or U316. When the CPU reads VRAM, the memory places data on the inputs of these latches. To read a particular bank, the CPU asserts RSEL, GSEL, or BSEL. For example, to read the data in the green video memory bank, the CPU addresses the desired video memory section (to be explained shortly) and asserts GSEL at U371 pin 10. This signal connects to U351 pin 9. When DBIN from the S-100 bus asserts, U351 pin 8 goes low to couple the data in U310's latches to the BDI bus. In turn, this data couples through U223 to S-100 lines DI0-DI7 before coupling to the CPU.

#### **Memory Mapping Module**

The memory mapping module consists of U370, U364, and U365. It translates the CPU address range into the address range used by the CRT-C. The CRT-C sees the VRAM in the range of 0-64K, while the CPU sees the memory in the range of 768K to 960K.

To convert the CRT address range to 0-64K, the CPU latches a bit pattern into LA8-LA15. The CPU then requests access of the video RAM by asserting VIDRAMSEL, the desired color bank (RSEL, BSEL, GSEL), and the appropriate address lines on the inputs of U370.

U370 decodes the address and feeds it to the adders at U364 and U365. These ICs add the decoded address to LA8-LA15 and place the result onto the B inputs of U358 and U359. The rest of the CPU address is present on the B inputs of U357 and U363.

When the CRT-C is finished accessing the display, it brings VIDRAMSEL low at U377 pin 4 (lower left corner of schematic). This couples the B inputs of the multiplexer ICs onto address lines DA0-DA15. The correct VRAM location can now be read or written.

## Video Logic Circuit Board

#### Video RAM

#### Overview

The video RAMs are 32K or  $64K \times 1$ -bit dynamic RAMs. The RAMs are arranged into three banks, 64K apart; one bank for each of the primary colors. In a minimum system, only the green bank will contain memory. The CPU can read/write RAM, while the CRT-C can only read.

#### **CPU Write**

The CPU writes to RAM through U346; it places data onto the bus and asserts WE of each chip through U374 pin 11. This comes from BMWRT and VIDRAMSEL at U355 pin 5 and U351 pin 4.

The RAS portion of the address is present on VA0-VA7.

U350 gates the RAS line through U375 pin 11, U375 pin 8, and U374 pin 8 for the selected bank.

Next, the CAS address is placed on VA0-VA7 and the CAS line asserts U375 pin 3, U375 pin 6, and U374 pin 6. Only the bank(s) previously selected by RAS will be affected.

Data present at the inputs of U346 are coupled into the appropriate memory location(s) in the video RAM.

#### **CPU Read**

When the CPU reads from RAM, it asserts R-SEL, G-SEL, or B-SEL to select the appropriate color bank. The RAS and CAS lines operate as before. The address data is placed on the DOUT lines of the selected banks and read by the CPU as explained previously.

# Video Logic Circuit Board

#### **CRT-C Read**

The CRT-C reads all three banks at the same time; the enable lines at U337 select which banks are to be displayed as explained previously. When the CRT-C has control, VIDRAM-SEL is low and couples to pins 13, 5, and 11 of U350. This forces pins 12, 6, and 8 of U350 to logic 1.

When RAS occurs, the address on VA0-VA7 is latched into all three banks. Next, CAS asserts and also addresses all three banks. The data from each bank is placed onto the appropriate bus and sent to the parallel/serial conversion circuits.


#### **Clear Screen Function**

The clear screen function allows the CPU to quickly clear the screen. Instead of directly writing to memory, which is time-consuming, the CPU uses the fast scanning feature of the CRT-C. Here's how.

The CPU asserts the CLRSCRN line at the PIA; it also clears or sets the SET line. These lines connect to the PAL at U346; CLRSCRN disconnects the PAL from the data on its input, while SET places all ones or zeros on the output lines, depending on the logic level at pin 11. (If the level is logic one, the screen will be painted white instead of blanked.)

CLRSCRN also connects to U355 pin 4 and U351 pin 5 to force the WE line low on all RAMs. During this time, the CRT-C has control of the bus. Since the CRT-C scans all memory locations, each bank will be filled with ones or zeros, depending on the level on SET. The CRT is quickly blanked or flashes white.

# Video Logic Circuit Board



#### Video Logic Circuit Board

#### **Timing and Video Arbitration**

#### **Timing**

Refer to the Schematic Diagram and Pictorial 4-12 as you read the following materials.

The 14.112 MHz crystal-controlled oscillator at U368 provides the basic timing for the video circuits. This signal couples through U344 pin 11 to provide dot clock and couples through U344 pin 6 for inverted dot clock. This method was used instead of series-connected inverters to ensure that the two clock signals are exactly 180-degrees out of phase.

DOTCLK drives U336 and U343; these ICs are wired as a ring counter to derive Q0-Q70 shown in the adjacent waveforms. U367, driven by DOTCLK, uses some of these outputs to generate the odd-numbered waveforms from Q05 to Q65. These signals connect to the VIDRAM PAL at U376.

U376 uses the Q signals to generate VIDSTRB, ADMUX, RAS, and CAS. VIDSTRB clocks addressed data into the latches prior to parallel-to-serial conversion as described previously. ADMUX multiplexes the 16-bit address bus onto an 8-bit address bus in time with RAS and CAS. ADMUX is low during RAS and high during CAS.

The CRT-C has control of the video circuits for 2/3 of any timing cycle. This ensures fast display refresh while the remaining 1/3 allows the CPU to rapidly update the display memory.

The CRT-C's portion of the cycle begins on the negative transition of Q0. This is indicated by the two RAS waveforms marked "CRT-C" on the Video Board Timing waveforms. Video arbitration circuits (to be explained presently) ensure that the CRT-C always has control during these two RAS cycles.

### Video Logic Circuit Board

The third RAS cycle of the video timing cycle is reserved for the CPU. If the CPU doesn't attempt to read or write memory, RAS will not assert during the time marked "CPU." If the CPU does attempt to read or write memory RAS will assert and the memory access can take place. Note that during CPU RAS time, VIDSTRB (U376 pin 17) does not pulse. This prevents the addressed memory location from being latched into U332, U302, and U311; keeping unwanted noise off the display.

If the CPU attempts to access video memory during the CRT-C portion of the cycle, the arbitration circuits places a logic zero on P305 pin 62. This logic zero couples to the CPUs READY line which puts the CPU into a wait state. The CPU ceases activity until the "CPU" RAS cycle begins. At this time, P305 pin 62 goes high to activate the CPU.

Obviously, the CPU processing time will slow down if it performs a lot of reading and writing to video RAM. However, the video arbitration circuits do not slow down the CPU for non-video operations (such as I/O and system memory accesses). As long as the CPU isn't accessing the video circuits, P305 pin 62 remains high and the CPU operates at full speed.

Now for a closer look at the video arbitration circuits.

#### Video Arbitration

The video arbitration circuits determine if the CPU is requesting access to the video RAM. If the CRT-C is not using the RAM, it gives control to the CPU. However, the CRT-C always has priority.

As mentioned previously, the CPU requests control of the VRAM by asserting RSEL, GSEL, or BSEL at U371. This asserts CRTRAMSEL which couples through U372 pin 3 to put the CPU into a wait state after the CPU finishes the 2nd processor cycle.

### Video Logic Circuit Board

CRTRAMSEL also goes to U379 pin 11 to set up the bus arbitration circuits for a read/write request from the CPU. If the operation is a CPU write, then U379 pin 3 goes high. If the operation is a CPU read, then MEMR is clocked into U378 pin 5 when STVAL\*SYNC asserts. In turn, U378 pin 5 couples the logic one to U379 pin 2.

At this time, U361 pin 8 is latched to logic one which is coupled to U372 pin 2. U372 pin 1 is also logic one due to the asserted CRTRAMSEL line at U366 pin 4. U372 pin 3 holds the CPU in a wait state as described previously. Because of this, pins 11 and 12 of U379 remain at logic zero. The resulting logic 1 at U379 pin 13 is the CPU request signal which couples to pin 2 of U361.

When the CRT-C has completed processing the video circuits, Q15 at U361 pin 3 goes high. This latches U361 pin 6 to logic zero and, because U361 pin 9 is also zero, drives the VIDRAMSEL line at U377 pin 4 to logic one. VIDRAMSEL connects to the control inputs of the CPU/CRT-C address multiplexers to couple the CPU address lines to the video memory circuits.

If the CPU is writing memory, data from the S-100 bus is present on lines BD00-BD07. BMWRT writes this data into memory. If the CPU is reading memory, the address memory location places the data onto U339, U310, or U316; depending on the RGB select lines going into memory.

When line Q65 goes high, the logic one at U361 pin 5 is latched into U361 pin 9. This latches the data on the inputs of U339, U310, and U316 onto their outputs; if memory read. The status of the gate at the input of each octal latch will determine which latch will be coupled to the bus.

## Video Logic Circuit Board

At the same time, U361 pin 8 goes low to bring VIDRAMRDY high. The CPU leaves the wait state and finishes processing the instruction. CRTRAMSEL goes high to drive U379 pin 13 low. Since VIDRAMSEL is also low, U355 pin 3 goes to logic zero to clear U361.

The CRT-C again has control of the video board.

#### **Light Pen Circuits**

The light pen strobe enters U362 pin 12 from U116 pin 9 (see the parallel port description for more detail). The DOTCLK signal toggles LTPNSTB through U362 pin 9 to U356 pin 5. Next, the clock signal at U356 pin 11 latches the LTPNSTB signal onto U356 pin 9. This positive-going signal latches the refresh address into the CRT-C's light pen register. See the CRT-C IC data sheets.

Also, the output of U356 pin 5, PENSTBD, goes to U315 pin 11. U315 is an octal latch that is loaded by the CRT-C row address lines, RA0-RA3, and the 4-bit down-counter, U324.

At the time of PENSTBD, RA0-RA3 point to the row that was active when the light pen strobe occurred; U324 points to the dot position.

As explained in the parallel port description, when LTPNSTB asserts, the parallel port sends an interrupt to the CPU. From here, it is up to the user's program to process the interrupt.

If the CPU is programmed to respond to a light-pen interrupt, it will read the data stored in the CRT-C light-pen register and the data stored U315 to find the exact pixel location. The CPU reads the CRT-C as described earlier; it reads U315 by asserting LTPNCS from the VIOSEL PROM and DBIN from the S-100 bus. From here, the CPU can compute the video memory location and access the bit in that memory location to be processed.

#### **TROUBLESHOOTING**

Use the following chart for help in identifying the source of problems. The chart lists conditions and possible causes for specific problems. If you cannot resolve the problem, refer to the warranty and service information supplied with your Computer.

You may wish to service some problems yourself. In the following chart, if a particular part is mentioned, check that part and other components that are associated with it. Remember to locate and correct the cause when components are damaged, or the problem could reoccur.

Refer to the "Circuit Board X-Ray View" for the physical location of parts on the circuit boards.

CONDITON	POSSIBLE CAUSE		
Monitor blank	<ol> <li>Not plugged in.</li> <li>Not turned on.</li> <li>Cables P304 or P305 not connected properly.</li> <li>Power supply.</li> </ol>		
Vertical roll	Jumper 301 in wrong position.		
Horizontal tear	Jumper 302 in wrong position.		
Random dots	Jumper 307 in wrong position.		
Dark screen	Adjust R307 (Black Level control).		
Vertical lines filling the entire usable video screen.	One or more Z-219-1 video RAM ICs installed backwards.		

# REPLACEMENT PARTS LIST

# Video Logic Circuit Board

CIRCUIT HEATH Comp. No. Part No.

Description

#### **Resistors**

All resistors are 1/4-watt, 5%, unless specified otherwise.

R301	10-1204	1000 $\Omega$ control
		(may not be in all units)
RP301	9-99	1000 $\Omega$ resistor pack
RP302	9-128	10 k $\Omega$ resistor pack
R303	6-102-12	1000 Ω
RP303	9-124	4700 $\Omega$ resistor pack
R304	6-470-12	47 $\Omega$
RP304	9-124	4700 $\Omega$ resistor pack
R305	6-102-12	1000 Ω
RP305	9-93	33 $\Omega$ resistor pack
R306	6-270-12	27 $\Omega$
RP306	9-93	33 $\Omega$ resistor pack
R307	10-1191	100 $\Omega$ control
RP307	9-99	1000 $\Omega$ resistor pack
R308	6-621-12	$620 \Omega$
R309	6-221-12	220 $\Omega$
R310	6-111-12	110 Ω
R311	6-330-12	33 $\Omega$
R312	6-470-12	47 Ω
R313	6-270-12	$27 \Omega$
R314	6-390-12	$39 \Omega$
R315	6-620-12	62 Ω
R316	6-650-12	$27 \Omega$
R317	6-102-12	1000 $\Omega$
R318	6-102-12	1000 Ω
R319	6-103-12	10 kΩ
R320	6-103-12	10 kΩ
R321	6-102-12	1000 $\Omega$
R322	6-472-12	4700 $\Omega$
R325	6-102-12	1000 Ω

#### REPLACEMENT PARTS LIST

## Video Logic Circuit Board

CIRCUIT HEATH DESCRIPTION Comp. No. Part No.

#### **Capacitors**

C301-C302	21-746	180 pF ceramic
C303	21-762	.1 μF ceramic
C304	25-820	10 μF electrolytic
C305-C307	21-762	.1 μF ceramic
C308	25-820	10 μF electrolytic
C309-C335	21-762	.1 μF ceramic
C336	25-820	10 μF electrolytic
C337-C363	21-762	.1 μF ceramic
C364	25-883	47 μF electrolytic
C365	21-762	.1 μF ceramic
C366-C368	21-746	180 pF ceramic

#### **Miscellaneous**

L301 475-15 1.22 µH ferrite bead L302-L304 235-229 35 mH coil U368 150-134 14.112 MHz crystal oscillator

#### **Semiconductors**

See the "Semiconductor Identification Chart."

### **Component Number Index**

This section is divided into four parts. The "Component Number Index" relates circuit component numbers to Heath Part Numbers. The "Part Number Index" relates part numbers to manufacturers' part numbers, as well as providing lead configuration drawings for each part. The remaining two parts are "PAL Equations" and "ROM Codes" for the PALs and ROMs on the video logic circuit board.

CIRCUIT COMPONENT NUMBER	HEATH PART NUMBER
Q301	417-118
Q302	417-118
U301	443-892
U302	443-805
U303	443-892
U304	443-1106*
U305	443-1106*
U306	443-1106*
U307	443-791
U308	443-967
U309	443-805
U310	443-837
U311	443-837
U312	443-1106*
U313	443-1106*
U314	443-1106*
U315	443-863
U316	443-837
U317	443-1106*
U318	443-1106*
U319	443-1106*
U320	443-891
U321	443-879
U322	443-967
U323	443-804
U324	443-1054
U325	443-892
U326	443-1106*
U327	443-1106*
U328	443-1106*
U329	443-1053
U330	443-1013
U331	443-1058
U332	443-805
U333	443-1106*
U334	443-1106*
U335	443-1106*

These IC's may be 443-1106 32K imes 1 RAM ICs or 443-970 64K imes 1 RAM ICs.

# **Component Number Index**

U336       443-983         U337       443-115         U338       443-1058         U339       443-837         U340       443-1106*         U341       443-1106*         U342       443-1106*         U343       443-983         U344       443-915         U345       443-1014         U346       444-133         U347       443-1106*         U348       443-1106*         U350       443-797         U351       443-875         U352       443-1106*         U353       443-1106*         U354       443-1106*         U355       443-1106*         U356       443-1051         U357       443-799         U358       443-799         U360       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-1053         U369       443-103         U370       443-127	CIRCUIT COMPONENT NUMBER	HEATH PART NUMBER
U337	11336	443-983
U338		
U339		
U340		443-837
U341       443-1106*         U342       443-1106*         U343       443-983         U344       443-915         U345       443-1014         U346       444-133         U347       443-1106*         U348       443-1106*         U350       443-797         U351       443-875         U352       443-1106*         U353       443-1106*         U354       443-1106*         U355       443-875         U356       443-1051         U357       443-799         U358       443-799         U360       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-1053         U369       443-103		443-1106*
U342 443-1106* U343 443-983 U344 443-915 U345 443-1014 U346 444-133 U347 443-1106* U348 443-1106* U349 443-1106* U350 443-797 U351 443-875 U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U358 443-799 U359 443-799 U360 443-1051 U362 443-1051 U363 443-799 U364 443-855 U366 443-754 U367 443-1053 U369 443-1053		443-1106*
U344 443-915 U345 443-1014 U346 444-133 U347 443-1106* U348 443-1106* U349 443-1106* U350 443-797 U351 443-875 U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U362 443-1051 U363 443-799 U364 443-855 U366 443-754 U367 443-1053 U369 443-1053	U342	443-1106*
U345 443-1014 U346 444-133 U347 443-1106* U348 443-1106* U349 443-1106* U350 443-797 U351 443-875 U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053	U343	443-983
U346       444-133         U347       443-1106*         U348       443-1106*         U349       443-797         U351       443-875         U352       443-1106*         U353       443-1106*         U354       443-1106*         U355       443-875         U356       443-1051         U357       443-799         U358       443-799         U360       443-1057         U361       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-103	U344	443-915
U347       443-1106*         U348       443-1106*         U349       443-1106*         U350       443-797         U351       443-875         U352       443-1106*         U353       443-1106*         U355       443-875         U356       443-1051         U357       443-799         U358       443-799         U359       443-1057         U361       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-103	U345	443-1014
U348       443-1106*         U349       443-1106*         U350       443-797         U351       443-875         U352       443-1106*         U353       443-1106*         U354       443-1106*         U355       443-875         U356       443-1051         U357       443-799         U358       443-799         U360       443-1057         U361       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-103	U346	
U349 443-1106* U350 443-797 U351 443-875 U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103	U347	
U350 443-797 U351 443-875 U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103	= = : =	
U351       443-875         U352       443-1106*         U353       443-1106*         U354       443-1106*         U355       443-875         U356       443-1051         U357       443-799         U358       443-799         U360       443-1057         U361       443-1051         U362       443-1051         U363       443-799         U364       443-855         U365       443-855         U366       443-754         U367       443-103		-
U352 443-1106* U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U353 443-1106* U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-103		
U354 443-1106* U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U355 443-875 U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		· · · -
U356 443-1051 U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103	= 1 1	
U357 443-799 U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U358 443-799 U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U359 443-799 U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U360 443-1057 U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U361 443-1051 U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U362 443-1051 U363 443-799 U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		
U364 443-855 U365 443-855 U366 443-754 U367 443-1053 U369 443-103		443-1051
U365 443-855 U366 443-754 U367 443-1053 U369 443-103	U363	443-799
U366 443-754 U367 443-1053 U369 443-103	U364	443-855
U367 443-1053 U369 443-103	U365	443-855
U369 443-103	U366	443-754
	U367	
U370 443-127	U369	
	<del>+</del> - · -	
U371 443-102		
U372 443-1049		
U373 443-1057		
U374 443-1049		
U375 443-1049 U376 444-114		
U376 444-114 U377 443-1048		
U377 443-1046 U378 443-1051		
U379 443-1045		

### **Part Number Index**

This index shows a lead configuration detail (basing diagram) of each semicoductor part number.

#### **Transistors**

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
417-118	2N3393	NPN	ECB EB

#### **Integrated Circuits**

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-754	74LS240	Tri-state octal buffer	Vcc 2\overline{G} 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
443-791	74LS244	Tri-state buffer driver	VCC 2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 177 16 15 14 13 12 11 11 1

(cont'd)

## Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-797	74LS10	Triple 3-input NAND	Vcc 1C 1Y 3C 3B 3A 3Y 8
443-799	74LS157	Quad 2-line-to-1-line Multipliers	VCC STROBE 4A 4B 4Y 3A 3B 3Y 16 15 14 13 12 11 10 9
443-804	74LS259	8-bit latch	OUTPUTS  VCC CLEAR ABLE IN Q7 Q6 Q5 Q4  16 15 14 13 12 11 10 9  A CLEAR G D  B C Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7  LATCH SEL OUTPUTS  OUTPUTS  OUTPUTS

### Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-805	74LS273	Octal D flip-flop	Vcc 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLOCK 20 19 18 17 16 15 14 13 12 11  Q D Q D Q D Q D Q D Q D Q D Q Q Q Q Q
443-837	74LS373	Octal D latch	Vcc 8Q 8D 7D 7Q 6Q 6D 5D 5Q G G G G G G G G G G G G G G G G G G
443-855	74LS283	Adder	Vcc 83 A3 \( \Sigma 3 \) A4 \( \B4 \) \( \Sigma 4 \) B4 \( \Sigma 4 \) B3 \( \A3 \) \( \Sigma 3 \) A4 \( \B4 \) B4 \( \Sigma 4 \) B1 \( \Sigma 6 \) B2 \( \A2 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B2 \( \A2 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B2 \( \A2 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \A3 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B2 \( \A2 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \A3 \) \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \Sigma 1 \) A1 \( \B1 \) B1 \( \Color \sigma 6 \) B3 \( \Sigma 1 \) B1 \( \Sigma 1 \)
443-863	74LS374	Octal D flip-flop	Vcc 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLOCK 20 19 18 17 16 15 14 13 12 11  OC CK OF OE

(cont'd)

# Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-875	74LS32	Quad 2 input OR	Vcc 4B 4A 4Y 3B 3A 3Y  D C  A B B A A A A A A A A A A A A A A A A
443-879	74LS174	Hex D flip-flop	Vcc 6Q 6D 5D 50 4D 4Q CLOCK  16 15 14 13 12 11 10 9  CLEAR CLEAR CLEAR CLEAR CLEAR CLEAR  CLEAR 1Q 1D 2D 2Q 3D 3Q GND
443-891	74LS86	Quad 2-input Exclusive- OR	VCc 48 4A 4Y 38 3A 3Y 12 11 10 9 8 1
443-892	74LS166	Parallel In Serial Out Shift Register	PARALLEL INPUTS

(cont'd)

### Part Number Index

#### **Integrated Circuits (cont'd)**

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-915	74S86	Quad 2-input Exclusive-OR	Vcc 4B 4A 4Y 3B 3A 3Y 12 11 10 9 8 1
443-967	7406	Hex inverter	V <sub>CC</sub> 6A 6Y 5A 5Y 4A 4Y 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
443-983	74S175	Quad D flip-flop	VCC 4Q
443-1013	68A45	CRT controller	CURSOR MA12 145 145 145 145 145 145 145 145 145 145

(cont'd)

## Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-1014	68A21	PIA	S
443-1045	74ALS02	Quad 2-input NOR	V <sub>CC</sub> 4Y 4B 4A 3Y 3B 3A 12 11 10 9 8
443-1048	74ALS28	Quad buffer NOR	1 2 3 4 5 6 7 1Y 1A 1B 2Y 2A 2B GND
443-1049	74ALS37	NAND buffer	Vcc 4B 4A 4Y 3B 3A 3Y 11 10 9 8 8
443-1051	74ALS74	Dual D flip-flop	VCC 2 CLR 2D 2CK 2PR 2Q 2Q 14 13 12 11 10 9 8

# Part Number Index

#### **Integrated Circuits (cont'd)**

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-1053	74S174	Hex D flip-flop	VCC 6Q 6D 5D 5O 4D 4Q CLOCK  16 15 14 13 12 11 10 9  CK CLEAR CLEAR CLEAR  CLEAR CLEAR CLEAR  CL
443-1054	74LS169	Up down counter	RIPPLE OUTPUTS  CARRY QA QB QC QD T LOAD  16 15 14 13 12 11 10 9  RIPPLE QA QB QC QD T LOAD  CARRY OUTPUT LOAD  CARRY QA QB QC QD T LOAD  CARRY QA QB QC QD T LOAD  CARRY QA QB QC QD T LOAD  CARRY OUTPUT LOAD  UP/DOWN LOAD  CK A B C D P  DATA INPUTS P
443-1057	74\$241	Octal buffer	VCC 26 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 17 16 15 14 13 12 11 17 16 15 14 13 12 11 17 16 15 14 13 12 11 17 16 15 14 13 12 11 17 17 17 17 17 17 17 17 17 17 17 17
443-1058	74LS541	Octal buffer	V <sub>CC</sub> Ḡ2 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 20 19 18 17 16 15 14 13 12 11  1 2 3 4 5 6 7 8 9 10  Ḡ1 A1 A2 A3 A4 A5 A6 A7 A8 GND

(cont'd)

### Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
443-1106	MCM66330	RAM32k × 1	V <sub>SS</sub> GAS Q A6 A3 A4 A5 A7 16 15 14 13 12 11 10 9
443-970	MCM6665	RAM 64K ×1	N/C D W RAS A0 A2 A1 V <sub>CC</sub>
444-102	Available only from Zenith Data Systems or Heath Company	Video memory decoder	V <sub>CC</sub> A7 CS2 CS1 00 01 02 03 16 15 14 13 12 11 10 9
444-103	Available only from Zenith Data Systems or Heath Company	Video I/O decoder	1 2 3 4 5 6 7 8 A6 A5 A4 A3 A0 A1 A2 GND
444-114	PAL or HAL14L4 Available only from Zenith Data Systems or Heath Company	Video control	20 19 18 17 16 15 14 13 12 11 AND GATE ARRAY 1 2 3 4 5 6 7 8 9 10
444-115	PAL or HAL14H4 Available only from Zenith Data Systems or Heath Company	RAM control	20 19 18 17 16 15 14 13 12 11 AND GATE ARRAY

(cont'd)


## Part Number Index

#### Integrated Circuits (cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION
444-127	Available only PROM from Zenith Data Systems or Heath Company 18S22	PROM	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
444-133	Available only from Zenith Data Systems or Heath Company HAL10H8 or PAL	Video clear screen	20 19 18 17 16 15 14 13 12 11 AND GATE ARRAY 1 2 3 4 5 6 7 8 9 10

### **PAL Equations**

#### 444-114/Video Ram Controller




#### **LOGIC EQUATIONS**

RAS =  $\overline{Q30}^*Q55 + Q05^*\overline{Q30} + Q0^*Q60 + Q25^*\overline{Q70}^*\overline{VIDRAMSEL}$ CAS =  $\overline{Q40}^*Q65 + Q15^*\overline{Q40} + Q70^*Q10 + Q0^*\overline{Q30}^*\overline{VIDRAMSEL}$ ADMUX =  $\overline{Q05}^*Q30 + \overline{Q60}^*\overline{Q05} + Q35^*Q60^*\overline{VIDRAMSEL}$ VIDSTRB =  $\overline{Q15}^*Q35 + Q0^*\overline{Q10}$ 

### **PAL** Equations

#### 444-115/Video Attribute Controller



#### **LOGIC EQUATIONS**

ROUT = DISEN\*ENBLR\*FLASH + DISEN\*ENBLR\*CURSOR\*RIN

+ DISEN\*ENBLR\*CURSOR\*RIN

GOUT = DISEN\*ENBLG\*FLASH + DISEN\*ENBLG\*CURSOR\*/GIN

+ DISEN\*ENBLG\*CURSOR\*GIN


ROUT = DISEN\*ENBLB\*FLASH + DISEN\*ENBLB\*CURSOR\*BIN

+ DISEN\*ENBLB\*CURSOR\*BIN

### **PAL Equations**

#### 444-133/CLRSCRN

# Data Buffer for Video RAM with Clear Screen and Set Screen Functions



#### LOGIC EQUATIONS

#### **ROM Codes**

```
title
                                                     VRAMSEL video ram select prom for the Z-100
                                            ZDS part no.:
                                                               444-102
                                            release date:
                                   ;
                                                               5/21/82
                                                               82s129
                                                     prom:
                                                                        (256x4)
                                                 checksum:
                                                               0eef
 000C
                                   red en
                                            equ
                                                     0ch
 0006
                                   blu en
                                            equ
                                                     06h
 000A
                                   grn en
                                                     0ah
                                            equ
00001
                                                     cseg
                                                              0
                                                     org
0000'
         OF
                                            db
                                                     Ofh
0001'
         0F
                                            db
                                                     Ofh
00021
         OF
                                            db
                                                     Ofh
00031
         OF
                                            db
                                                     Ofh
00041
         OF
                                            db
                                                     Ofh
0005'
         OF
                                            db
                                                     Ofh
00061
         0F
                                            db
                                                     Ofh
0007'
         OF
                                            db
                                                     Ofh
00081
         OF
                                            db
                                                     Ofh
0009'
         OF
                                            db
                                                     Ofh
000A'
         0F
                                            db
                                                     Ofh
000B'
         OF
                                            db
                                                     Ofh
000C'
         06
                                                     blu_en
                                            db
000D'
         OC
                                            db
                                                     red en
000E'
         OA
                                            db
                                                     grn en
000F'
         OF
                                            db
                                                     Ofh
00101
         OF
                                            db
                                                     Ofh
00111
         OF
                                           db
                                                     Ofh
00121
         OF
                                           đb
                                                    Ofh
0013'
         OF
                                           db
                                                    Ofh
00141
         0F
                                           db
                                                    Ofh
0015'
         OF
                                           db
                                                    Ofh
00161
         OF
                                           db
                                                    Ofh
00171
         OF
                                           db
                                                    Ofh
00181
         OF
                                           db
                                                    Ofh
00191
         OF
                                           db
                                                    Ofh
001A'
         0F
                                           db
                                                    Ofh
001B'
         OF
                                           db
                                                    Ofh
001C'
         OF
                                           db
                                                    Ofh
001D'
         OF
                                           db
                                                    Ofh
001E'
         OF
                                           db
                                                    Ofh
001F'
         OF
```

db

Ofh

### **ROM Codes**

0020'	OF	db	Ofh
00211	OF	db	Ofh
00221	OF	db	Ofh
0023'	OF	db	Ofh
00241	OF	db	Ofh
0025'	OF	db	Ofh
0026'	OF	db	Ofh
0027	OF	db	Ofh
0027	OF	db	0fh
	0F	db	Ofh
0029'		db	Ofh
002A'	OF	db	0fh
002B'	OF	db	0fh
002C'	OF		
002D'	OF	db	0fh
002E'	OF	db 	Ofh
002F'	OF	db	Ofh
00301	OF	db	Ofh
0031'	OF	db	Ofh
0032'	OF	db	Ofh
0033'	OF	db	Ofh
00341	OF	db	Ofh
0035'	OF	db	Ofh
00361	OF	db	Ofh
00371	OF	db	Ofh
00381	OF	db	Ofh
0039'	OF	db	Ofh
003A'	OF	db	Ofh
003B'	OF	db	Ofh
003C'	OF	db	Ofh
003D'	OF	đb	Ofh
003E'	OF	db	Ofh
003F'	OF	db	Ofh
0040'	OF	db	Ofh
00411	OF	db	Ofh
00421	OF	db	Ofh
00431	OF	db	Ofh
00441	OF	db	Ofh
0045'	OF	db	Ofh
0046	OF	db	Ofh
0047	OF	db	Ofh
	OF	db	0fh
00481		db	0fh
00491	0F		Ofh
004A'	OF	db	
004B'	OF	db db	Ofh Ofh
004C'	OF		
004D'	OF	db	Ofh

## **ROM Codes**

004E 1	OF	db	Ofh
004F'	OF	db	Ofh
00501	OF	db	Ofh
0051'	OF	đb	Ofh
0052'	OF	db	Ofh
00531	OF	db	Ofh
00541	OF	db	Ofh
0055'	OF	db	Ofh
0056'	OF	db	Ofh
0057	OF	db	0fh
00581	OF	db	Ofh
0059'	OF	db	Ofh
005A'	OF	db	Ofh
005B'	OF	db	Ofh
005C'	OF	db	Ofh
005D'	OF	db	Ofh
005E'	OF	·db	Ofh
005F'	OF	db	Ofh
0060'	OF	đb	Ofh
0061'	OF	db	Ofh
00621	OF	đb	Ofh
0063'	OF	db	Ofh
00641	OF	db	Ofh
0065'	OF	db	Ofh
0066'	OF	db	Ofh
0067'	OF	db	Ofh
00681	OF	db	Ofh
0069'	OF	đb	Ofh
006A'	OF	db	Ofh
006B'	OF	db	Ofh
006C'	OF	db	Ofh
006D'	OF	db	Ofh
006E'	OF	db	Ofh
006F'	OF	db	Ofh
0070'	OF	db	Ofh
0071'	OF	db	Ofh
0072'	OF	db	Ofh
0073'	OF	db	Ofh
0074	OF	db	Ofh
0075	OF	db	Ofh
0076'	OF	db	Ofh
0077'	OF	db	Ofh
0078'	OF	db	Ofh
0079'	OF	db	Ofh
007A'	OF	db	Ofh
007B'	OF	db	Ofh

### **ROM Codes**

007C'	OF	db	Ofh
007D'	OF	db	Ofh
007E'	OF	db	0fh
007F '	OF	db	Ofh
00801	OF	db	Ofh
0081'	OF	db	0fh
00821	OF	db	Ofh
00831	OF	db	Ofh
00841	OF	db	0fh
0085'	OF	db	Ofh
00861	OF	db	Ofh
0087'	OF	db	Ofh
00881	OF	db	Ofh
00891	OF	db	Ofh
008A'	OF	đb	Ofh
008B'	OF	db	Ofh
00801	OF	db	Ofh
008D'	OF	db	Ofh
008E'	OF	db ·	Ofh
008F'	OF	db	Ofh
0090'	OF	db	0fh
0091'	OF	db	0 <b>f</b> h
00921	OF	db	Ofh
0093'	OF	db	0fh
00941	OF	db	Ofh
0095'	OF	db	Ofh
00961	OF	db	0fh
00971	OF	db	Ofh
00981	OF	db	Ofh
0099'	OF	db	Ofh
009A'	OF	db	Ofh
009B'	OF	db	Ofh
009C1	OF	db	Ofh
009D'	OF	db	Ofh
009E'	OF	db	Ofh
009F'	OF	db	Ofh
00A0 1	OF	db	Ofh
00A1'	OF	db	Ofh
00A2'	OF	db	Ofh
00A3'	OF	db	0fh
00A4'	OF	db	0fh
00A5'	OF	db	Ofh
00A6'	OF	db	0fh
00A7'	OF	db	Ofh
00A81	OF	db	Ofh
00A9'	OF	db	Ofh

Ofh 0fh Ofh 0fh Ofh 0fh 0fh Ofh 0fh Ofh 
### **ROM Codes**

OOAA	OF	db
OOAB'	OF	db
OOAC'	OF	db
OOAD'	OF	db
OOAE'	OF	db
OOAF'	OF	db
00B0 1	OF	db
00B1'	OF	db
00B2'	OF	db
00B3'	OF	db
00B41	OF	db
00B5'	OF	db
00B6'	OF	db
00B7'	OF	db
00B8'	OF	db
00B9'	OF	db
OOBA'	OF	db
00BB'	OF	db
00BC'	OF	db
00BD'	OF	db
OOBE'	OF	db
00BF'	OF	db
00C0'	OF	db
00C1'	OF	db
00021	OF	đb
00031	OF	đb
00C4'	OF	db
00C51	OF	db
0006'	OF	db
00C7'	OF	db
00081	OF	db
0009'	OF	db
OOCA	OF	đb
00CB'	OF	db
00CC'	OF	db
00CD'	OF	db
00CE'	OF	db
OOCF'	OF	db
00D0'	OF	db
00D1'	OF	db
00D2'	OF	db
00D3'	OF	db
00D4'	OF	db
00D5'	OF	db
00D6'	OF	db
00D7'	OF	db

### **ROM Codes**

00D8'	OF	db	Ofh
00D9'	OF	db	0fh
OODA'	OF	db	0fh
00DB'	OF	db	Ofh
00DC'	OF	db	Ofh
OODD'	OF	db	Ofh
OODE'	OF	db	Ofh
OODF'	OF	db	Ofh
00E0'	OF	db	Ofh
00E11	OF	db	Ofh
00E2'	OF	db	Ofh
00E3'	OF	db	0fh
00E41	OF	db	0fh
00E5'	OF	db	Ofh
00E6'	OF	db	Ofh
00E7'	OF	db	Ofh
00E8'	OF	db	Ofh
00E9'	OF	db	Ofh
00EA'	OF	db	Ofh
00EB'	OF	db	0fh
00EC'	OF	db	0fh
OOED'	OF	db	0fh
00EE'	OF	db	0fh
00EF '	OF	db	0fh
00F0'	OF	db	Ofh
00F1'	OF	db	Ofh
00F2'	OF	db	0fh
00F3'	OF	db	0fh
00F4'	OF	db	0fh
00F5'	OF	db	0fh
00F6'	OF	db	0fh
00F7'	OF	db	0fh
00F8'	0F	db db	0fh 0fh
00F9'	OF OF	db	0fh
OOFA'	OF		0fh
OOFB'	OF	db	
OOFC'	OF	db db	0fh 0fh
OOFD' OOFE'	OF OF	db	01 n 0fh
	0F	db	0fh
OOFF'	UF	end	OIN
		end	

### **ROM Codes**

VRAMSEL video ram select prom for the Z-100

Macros:

Symbols:

BLU\_EN 0006 GRN\_EN 000A RED\_EN 000C

No Fatal error(s)

### **ROM Codes**

					title	VIOSEL	- video	i/o	select	prom
				;;;	releas	rt no.: e date: prom: ecksum:	444-103 5/21/82 82s129 0eba			
0	000'				cseg org	0				
0	005 006 003			sel6821 sel6845 lightpe	equ	0101b 0110b 0011b				
000000000000000000000000000000000000000	000' 001' 002' 003' 004' 005' 006' 007' 008' 009'	OF OF OF OF OF OF OF			db	00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh				
000000000000000000000000000000000000000	000B' 000C' 000D' 000E' 000F' 0010'	OF OF OF OF OF	•		db db db db db db	00fh 00fh 00fh 00fh 00fh 00fh 00fh				
	0013' 0014' 0015' 0016' 0017' 0018'	OF OF OF OF OF			db db db db db db	00fh 00fh 00fh 00fh 00fh 00fh				
0	001A' 001B' 001C' 001D' 001E'	OF OF OF			db db db db	00fh 00fh 00fh 00fh 00fh				

db

00fh

001F'

### **ROM Codes**

VIOSEL - video i/o select prom

00201	OF	
00211	OF	
00221	OF	
0023'	0F	
0023	0F	
0025'	0F	
00261	OF	
00271	OF	
00281	OF	
00291	OF	
002A'	OF	
002B'	OF	
002C'	OF	
002D'	OF	
002E'	OF	
002F'	OF	
0030'	OF	
0031'	OF	
00321	OF	
00331	OF	
00341	OF	
0035'	OF	
0036'	OF	
00371	OF	
00381	OF	
00391	OF	
003A'	OF	
003B'	OF	
003C1	OF	
003D'	OF	
003E'	OF	
003F'	OF	
00401	OF	
00411	OF	
00421	OF	
00431	OF	
0044'	0F	
0045'	0F	
0046'	OF	
0047'	OF	
0047	OF	
00491	OF	
0049'		
	0F	
004B'	0F	
00401	0F	
004D'	OF	

db 00fh db 00fh db 00fh 00fh db db 00fh 00fh đЪ 00fh db 00fh db 00fh db db 00fh 00fh db 00fh db 00fh db db 00fh đb 00fh db 00fh db 00fh db 00fh

### **ROM Codes**

#### VIOSEL - video i/o select prom

004E'	OF		d
004F'	OF		d
0050'	OF		d
0051'	OF		d
00521	OF		d
0053'	OF		d
00541	OF		d
0055'	0F		c
00561	0F		d
00571	OF		d
00581	OF		c
0059'	OF		d
0054'	OF		
005B'	OF		d
005C'	OF		d
0050'	OF		
005E'	OF		d
005E'	OF		
0060'	OF		C
00611	OF		
00621	OF		C
00631	OF		(
0064			(
	OF		(
0065	OF		C
0066'	OF		C
0067'	OF		C
00681	OF		C
0069'	OF		c
006A'	OF		(
006B'	OF		C
006C1	OF		C
006D'	OF		
006E'	OF		C
006F'	OF		C
0070'	OF		C
0071'	OF		
0072'	OF		C
0073	OF		C
0074'	OF		C
0075'	OF		
0076'	OF		
0077'	OF		(
0078'	OF		C
0079'	OF		C
007A'	OF		C
007B'	OF		C

db	00 <b>f</b> h
db	00fh
db	00fh
db	00 <b>f</b> h
db	00fh
db	00fh
db	00fh
db	00fh
db	00 <b>f</b> h
db	00fh
dЬ	00fh
db	00fh

00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh00fh00fh00fh 00fh 00fh 00fh 00fh 00fh00fh 00fh 00fh 00fh OOfh OOfh 00fh 00fh 00fh 00fh 00fh00fh00fh00fh 00fh 00fh 00fh 00fh 00fh 00fh OOfh 00fh 00fh 00fh 00fh

### **ROM Codes**

VIOSEL - video i/o select prom

007C'	OF	db
007D'	OF	db
007E'	OF	db
007F'	OF	db
0080'	OF	db
0081'	OF	db
00821	OF	db
00831	OF	db
0084'	OF	db
0085'	OF	db
0086'	OF	db
0087'	OF	db
0088'	OF	db
00891	OF	db
008A'	OF	db
008B'	OF	db
008C'	OF	db
008D'	OF	db
008E'	OF	db
008F'	OF	db
0090'	OF	db
0091'	OF	db
0092'	OF	db
0093'	OF	db
00941	OF	db
0095'	OF	db
00961	OF	db
0097'	OF	db
00981	OF	db
00991	OF	db
009A'	OF	db
009B1	OF	db
009C'	OF	đЪ
009D'	OF	db
009E'	OF	db
009F'	OF	db
00A0 '	OF	db
00A1'	OF	db
00A2'	OF	db
00A3'	OF	db
00A4'	OF	db
00A5'	OF	db
00A6'	OF	db
00A7'	OF	db
00A8'	OF	db
00A9'	OF	db

#### **ROM Codes**

VIOSEL - video i/o select prom

OOAA'	OF	db
OOAB'		db
	OF	
OOAC'	OF	db
OOAD'	OF	db
OOAE'	OF	db
		db
OOAF'	OF	
00B0'	OF	db
00B1'	OF	db
00B2'	OF	db
		db
00B3'	OF	
00B4 '	OF	db
00B5'	OF	db
00B6'	OF	db
00B7'	OF	db
00B81	OF	db
00B9'	OF	db
00BA'	OF	db
00BB'	OF	db
OOBC'	OF	db
00BD'	OF	db
OOBE'	OF	db
00BF'	OF	db
00001	OF	db
00C1'	OF	db
00C2'	OF	db
0003'	OF	db
00C41	OF	db
00C5'	OF	đb
0006'	OF	db
00C7'	OF	db
		db
0008'	OF	
00091	OF	db
00CA'	OF	db
00CB'	OF	db
00CC'	OF	db
OOCD'	OF	db
OOCE'	OF	db
00CF'	OF	db
00D0'	OF	db
00D1'	OF	db
00D2'	OF	db
00D2	OF	db
_		
00D4'	OF	db
00D5'	OF	db
00D6'	OF	db
00D7'	OF	db
1000	01	ub

00fh 00fh 00fh 00fh 00fh 00fh00fh 00fh 00fh 00fh 00fh 00fh 00fh 00fh OOfh 00fh 00fh00fh 00fh00fh 00fh OOfh 00fh OOfh 00fh 00fh 00fh 00fh OOfh 00fh 00fh00fh00fh00fh 00fh 00fh

### **ROM Codes**

VIOSEL - video i/o select prom

00D8*	05		
00D0	05		
OOD9	05		
OODB'	05		
OODC 1	06		
OODC'	06		
OODE'	03		
OODE	0F		
00E0	OF		
00E0			
00E1	OF OF		
00E2'	0F		
00E3	0F		
00E5'	0F		
00E5	OF		
00E7'	0F		
00E7	OF		
00E9'	0F		
OOEA'	0F		
OOEB'	OF		
OOEC'	0F		
OOEC'	OF		
OOED'	OF		
OOEF'	OF		
00F0'	OF		
00F1'	OF		
00F2'	OF		
00F3'	OF		
00F4'	OF		
00F5'	OF		
00F6'	OF		
00F7'	OF		
00F8'	OF		
00F9'	OF		
OOFA'	OF		
00FB'	OF		
OOFC'	OF		
OOFD'	OF		
OOFE'	OF		
00FF'	OF		
01001	OF		
01011	OF		

db se16821 se16821 db db se16821 db se16821 db se16845 db sel6845 db lightpen dЪ 00fhdb 00fh 00fh db 00**f**h db db 00fh 00fh db db 00fhđЬ 00fhdb 00fh 00fh db db 00fh00fhdb 00fh db đb 00fh db 00fh db 00fh db 00fh db 00fh 00fh db 00fh db 00fh đЪ db 00fh 00fh db dЪ 00fh db 00fh đb 00fh db OOfh end

#### **ROM Codes**

VIOSEL - video i/o select prom

Macros:

Symbols:

LIGHTP 0003 SEL682 0005 SEL684 0006

No Fatal error(s)

```
title
                                              VRMM Video Ram Mapping Module
                                     cseg
                                             16
                                     .radix
                                              0
                                     org
                                     ZDS part number.: 444-127
                                         release date: 5/21/82
                                                   prom: TBP18s22 (256*8)
                                              checksum: 7f80
0:
001
        00
                                     db
                                              00
                                     db
                                              01
01'
        01
                                     db
                                              02
021
        02
                                              03
031
        03
                                     db
                                              04
041
        04
                                     db
05'
        ΑO
                                     db
                                              ΑO
061
                                     db
        A 1
                                              A1
071
        A2
                                     db
                                              A2
081
                                              05
        05
                                     db
                                              06
09'
        06
                                     db
OA 1
        07
                                     db
                                              07
0B '
        80
                                     đЪ
                                              08
0C 1
        09
                                     db
                                              09
                                              A3
OD '
        A3
                                     db
OE 1
        A4
                                     db
                                              A4
OF '
        A5
                                     db
                                              A5
10:
10'
        OA
                                     db
                                              OA
11'
                                     db
                                              OB
        OB
12'
                                     db
                                              OC
        0C
13'
                                     db
                                              OD
        OD
141
        ΟE
                                     db
                                              0E
15'
        A6
                                     db
                                              A6
16'
        Α7
                                     db
                                              A7
17'
        A8
                                     db
                                              8A
181
        OF
                                     db
                                              OF
191
        10
                                     db
                                              10
1A 1
        11
                                     db
                                              11
1B'
        12
                                     db
                                              12
1C'
        13
                                     db
                                              13
1D'
        Α9
                                     db
                                              Α9
1E '
        AA
                                     đЪ
                                              AA
1F '
        AB
                                     db
                                              AB
20:
201
        14
                                     db
                                              14
211
        15
                                     db
                                              15
221
        16
                                     db
                                              16
231
        17
                                     db
                                              17
241
        18
                                               18
```

25' 26' 27' 28' 29' 2A' 2B' 2C' 2D' 2E' 2F'	AC AD AE 19 1A 1B 1C 1D AF BO B1	db	AC AD AE 19 1A 1B 1C 1D AF BO B1
_30: 30' 31' 32' 33' 34' 35' 36' 37' 38' 39' 3A' 3B' 3C' 3D' 3E' 3F'	1E 1F 20 21 22 B2 B3 B4 23 24 25 26 27 B5 B6 B7	db d	1E 1F 20 21 22 B2 B3 B4 23 24 25 26 27 B5 B6 B7
40: 40; 41; 43; 44; 45; 46; 47; 48; 49; 48; 40; 4E; 4F;	28 29 2A 2B 2C B8 B9 BA 2D 2E 2F 30 31 BB BC BD	db d	28 29 2A 2B 2C B8 B9 2D 2E 2F 30 31 BB BC BD
_50: 50' 51' 52'	32 33 34	db db db	32 33 34

53' 55' 55' 56' 57' 58' 59' 58' 50' 5E' 5F'	35 36 BE BF CO 37 38 39 3A 3B C1 C2 C3	db	35 36 BE BF CO 37 38 39 3A 3B C1 C2 C3
60: 60' 61' 62' 63' 66' 66' 66' 68' 68' 66' 6B' 6C' 6B' 6E'	3C 3D 3E 3F 40 C4 C5 C6 41 42 43 44 45 C7 C8 C9	db	3C 3D 3E 3F 40 C4 C5 C6 41 42 43 44 45 C7 C8
_70: 70' 71' 72' 73' 74' 75' 76' 77' 78' 79' 7A' 7B' 7C' 7E' 7F'	46 47 48 49 40 40 40 40 40 40 40 40 40 40 40 40 40	db	46 47 48 40 40 40 40 40 40 40 40 40 40 40 40 40
_80;	50	db	50

81' 82' 83' 84' 85' 86' 87' 88' 89' 8A' 8B' 8C' 8D' 8E' 8F'	51 52 53 54 DO D1 D2 55 56 57 58 59 D3 D4	db	51 52 53 54 D0 D1 D2 55 57 58 59 D4 D5
_90: 90' 91' 92' 93' 95' 96' 97' 98' 98' 9B' 9C' 9F'	5A 5B 5C 5D 5E D6 D7 D8 5F 60 61 62 63 D9 DA	db	5A 5B 5C 5D 5E D6 D7 D8 5F 60 61 62 63 D9 DA DB
_AO: AO' A1' A2' A3' A4' A5' A6' A7' A8' A9' AA' AB' AC' AC' AF'	64 65 66 67 68 DC DD DE 69 6A 6B 6C 6D DF EO E1	db d	64 65 66 67 68 DC DD DE 69 6B 6C 6D DF EO E1


_B0: B0' B1' B2' B3' B4' B5' B6' B7' B8' B9' BA' BB' BC' BD' BE'	6E 6F 70 71 72 E2 E3 E4 73 74 75 76 77 E5 E6 E7		db	6E 6F 70 71 72 E3 E4 75 76 77 E6 E7
_CO: _CO' C1' C2' C3' C4' C5' C6' C7' C8' C9' CA' CB' CC' CF'	78 79 7A 7B 7C E8 E9 EA 7D 7E 7F 80 81 EB EC ED		db d	78 79 7A 7B 7C E8 E9 EA 7D 7E 7F 80 81 EB EC ED
_D0: D0' D1' D2' D3' D4' D5' D6' D7' D8' D9' DA' DB' DC' DD' DE'	82 83 84 85 86 EE FO 87 88 89 8A 8B F1 F2 F3		db	82 83 84 85 86 EE F0 87 88 88 F1 F2 F3

EO:			
EO'	8C	db	8C
E1'	8D	db	8D
E2'	8E	db	8E
E3'	8F	db	8F
E4'	90	db	90
E5'	F4	db	F4
E6'	F5	db	F5
E7 '	F6	db	F6
E8'	91	db	91
E9 †	92	db	92
EA	93	db	93
EB'	94	db	94
EC'	95	db	95
ED'	F7	db	F7
EE'	F8	db	F8
EF '	F9	db	F9
FO:			
_F0'	96	db	96
F1'	97	db	97
F2'	98	db	98
F3'	99	db	99
F4'	9A	db	9A
F5'	FA	db	FA
F6'	FB	db	FB
F7'	FC	db	FC
F8'	9B	db	9B
F9'	9C	db	9C
FA'	9D	db	9D
FB'	9E	db	9E
FC'	9F	db	9F
FD'	FD	db	FD
FE'	FE	db	FE
FF'	FF	db	FF


### CIRCUIT BOARD X-RAY VIEW

NOTE: To find the PART NUMBER of a component for the purpose of ordering a replacement part:

- A. Find the circuit component number (R303, C304, etc.) on the X-Ray View.
- B. Locate the same number in the "Circuit Component Number" column of the "Replacement Parts List."
- C. Adjacent to the circuit component number, you will find the PART NUMBER and DESCRIPTION which must be supplied when you order a replacement part.



VIDEO LOGIC CIRCUIT BOARD
Shown from the component side
Component side shown in red, bottom side
gray.



DGIC CIRCUIT BOARD on the component side. own in red, bottom side shown in gray.

### INTERCONNECT PIN DEFINITIONS

The following statements briefly define the video logic circuit board connecting pins.

BA0-BA23

Buffered address lines.

BDI0-BDI7

Buffered data input lines.

BDO0-BDO7

Buffered data output lines.

**BMWRT** 

Buffered memory write signal.

**DBIN** 

Control signal that requests data on the

data input bus.

**ECLK** 

Enable clock signal for the 6845 and the

6821.

GND

Provides common ground for the system.

**GSEL** 

Green video RAM select signal.

ĪŌ

Selects the input or output function.

**LTPNSTB** 

Light pen strobe signal.

MEMR

Memory read status signal.

OUT

Status signal indicating an output data

transfer.

OUT

Status signal indicating an output data

transfer.

POC

Power on clear.

RDBFRENBL

Read buffer enable signal.

### INTERCONNECT PIN DEFINITIONS

RESET Reset signal that resets the Computer to

its power-on status.

STVAL•SYNC Status valid signal ANDed with the sync

signal.

VIDRAMRDY Video RAM ready. Causes the CPU to

wait if the CPU attempts to access video RAM while the CRT-C is addressing video

RAM.

WO Write status signal.

WR Write control signal.

Some other important video signals are:

BDOTA Blue dot (pixel) data signals.

BLUD0-BLUD7 Blue data output bus from video RAM.

BLUE Blue video signal.

BSEL Blue video RAM select signal.

CAS Column address strobe.

CLRSCRN Clear screen signal.

CRTRAMSEL Video RAM select. Indicates that the CPU

wants to access VRAM.

DOTCLK Controls the timing of the entire video logic

board.

GDOTA Green dot (pixel) data signal.

GRND0-GRND7 Green data output bus from video RAM.

GREEN Green video signals.

### INTERCONNECT PIN DEFINITIONS

HI + 5 volts through pullup resistor.

HI1 + 5 volts through pullup resistor.

HI2 + 5 volts through pullup resistor.

HI3 + 5 volts through pullup resistor.

HSYNC Horizontal sync signal.

RAS Row address stobe signal.

RDOTA Red dot (pixel) data signals.

RED Red video signals.

REDD0-REDD7 Red data output bus from video RAM.

RSEL Red video RAM select signal.

VA0-VA7 VRAM address lines.

VERT Vertical sync signal.

VIDRAMSEL Video RAM select signal. Indicates CPU

has accessed VRAM.

VSYNC Vertical sync signal.

VSYNC/CSYNC Vertical sync or composite sync signal. Is

selected by jumper.

WRTB Write blue, enables simultaneous write to

blue plane.

WRTG Write green, enables simultaneous write

to green plane.

WRTR Write red, enables simultaneous write to

red plane.

# **Video Deflection Board**

Circuit Description 5.2
Troubleshooting 5.4
Recalibration 5.5
Replacement Parts List 5.8
Circuit Board X-Ray Views 5.11
Schematic (Inside Envelope at rear of manual)

#### CIRCUIT DESCRIPTION

The video deflection board is only used in the all-in-one models of the Z-100 family of computers. It converts TTL signals coming from the video logic board to the voltages necessary to drive the CRT. The board contains the vertical circuits, horizontal circuits, video amplifier, and the high-voltage power supply.

Refer to the Schematic Diagram as you read the following paragraphs.

#### **Vertical Circuits**

The vertical sync signal couples through capacitor C301 to synchronize the vertical oscillator, transistors Q301 and Q302. The oscillator output is from the emitter of Q301, where the signal is shaped by C303 to help produce a linear sweep.

The oscillator signal is coupled to the base of differential amplifier Q303. Its base acts as the inverting input and its emitter as the noninverting input. The output of the amplifier feeds back to its emitter to ensure good linearity, and the RC network between R312 and R317 set the gain and frequency response of the stage.

The output of Q303 drives the vertical driver and amplifier Q304 through Q307. This stage develops the sweep current through the vertical deflection yoke at TX202A. Q308 ensures a fast vertical retrace.

#### **Horizontal Circuits**

The horizontal sync pulse couples through C101 and is applied to Q104. Q104 amplifies the signal and passes it on to the timer, IC101. Here, the signal is shaped and retimed, and applied to horizontal driver Q102. Q102 couples the signal to Q103 through TX101. R127 and C114 shape the signal while R128 dampens any ringing that may occur. The collector current of Q103 couples through the flyback transformer, the width coil, and the linearity coil to drive the horizontal deflection yoke at TX202B.

### CIRCUIT DESCRIPTION

#### **High Voltage Power Supply**

The flyback transformer, TX102, uses the signal coming from Q103 to generate the acceleration voltage for the CRT. This voltage is rectified before it leaves the transformer. The secondary of TX102 also develops focus, blanking, and bias voltages for the CRT through C121, CR106, and CR108.

Also, the secondary of T102 develops bias voltages for the horizontal circuits (+12 volts) and the video amplifier (+70 volts).

#### **Video Amplifier**

The video amplifier is a cascode amplifier consisting of Q401 and Q402. This circuit has high gain, low noise, and low input and output capacitances.

The video signal enters at the base of Q402. A positive voltage at this point is white information. Q401 and Q402 conduct to make the CRT cathode more negative.

Resistor R412 in the emitter circuit of Q402 sets the overall stage gain, while C403, R413, and L401 set the frequency response.

#### **Power Supply**

Power for the video deflection board is a single 12-volt source from the main power supply.


### TROUBLESHOOTING

Use the following chart for help in identifying the source of problems. The chart lists conditions and possible causes for specific problems. If you cannot resolve the problem, refer to the warranty and service information supplied with your Computer.


If you have electronics service skill, you may wish to service some problems yourself. In the following chart, if a particular part is mentioned, check that part and other components that are associated with it. Remember to locate and correct the cause when components are damaged, or the problem could reoccur.

Refer to the "Circuit Board X-Ray Views" for the physical location of parts on the circuit boards.

CONDITION	POSSIBLE CAUSE
No high voltage.	<ol> <li>Q102, Q103, or associated circuitry.</li> <li>Connector not plugged into vertical deflection board.</li> <li>No + 12 volts to deflection board.</li> <li>TX102.</li> </ol>
No horizontal sync.	<ol> <li>IC101.</li> <li>Q104.</li> <li>No timing pulse at base of Q104 (from main board).</li> </ol>
No vertical deflection.	<ol> <li>Q301, Q302, or Q303.</li> <li>Q304, Q306, Q307, or associated circuitry.</li> <li>Deflection yoke.</li> </ol>
No vertical sync.	Q302 and associated circuitry.     No sync signal from main board.
High voltage present, but no video.	No video signal from main board.     Q401, Q402, and associated circuitry.     Brightness control turned down.
No focus.	1. TX102, R148. 2. High voltage is too low.
Raster (lighted area) is not centered.	Yoke tabs not adjusted properly.



# PICTORIAL 5-1 Calibration Control Locat



PICTORIAL 5-1
bration Control Locations

### RECALIBRATION

Boot the demo disk supplied with your Computer and utilize the rectangle surrounding the menu for the following procedures.

Refer to Pictorial 5-1 for the following steps.

NOTE: In the following adjustments, the controls called for will be on the video deflection circuit board unless stated otherwise. All controls on the circuit board may be accessed from the left side of the computer through holes in the printed circuit board and shield.

WARNING: High voltage is present on the back of the CRT and on the video deflection circuit board. As you make adjustments to these areas, use insulated or non metallic tools.

Adjust the BRITE control clockwise until you see the background raster. Then turn the control counterclockwise until the background raster just disappears.

If your Computer has the color memory option, load ZBASIC (or use the Demo Disk) and then enter the following program before proceeding to the next step.

Enter the program exactly as shown:

#### COLOR BAR PROGRAM

```
100 CLS

110 COL(1) = 1:COL(2) = 4:COL(3) = 5:COL(4) = 2:COL(5) = 3:COL(6) = 6:COL(7) = 7

120 X = 1

130 Y = 80

140 LINE(0,0) - (640,215),7,B

150 FOR I = 0 TO 7

160 LINE (X,1) - (Y,214),COL(I),BF

170 X = X + 80

180 Y = Y + 80

190 NEXT I

200 END
```

### RECALIBRATION

For these adjustments, if you have the color memory option, run the program you have just entered. If you do not have the color memory option, simply follow the instructions in the following steps.

Adjust the rear panel control labeled J14 until the display is at a comfortable brightness level. If you are using the color bar program, and have color RAM installed, you should adjust this control until you can see the eight-step gray scale (black being the first step). Do not make the display too bright as the screen phosphors may be damaged by too much brightness and create 'burns'.

If you have been using the color bar program, return to the demo disk main menu for the following steps.

If necessary, loosen the indicated screw and rotate the deflection yoke until the edges of the display are vertical and horizontal. Then, retighten the screw.

Adjust the centering rings on the deflection voke to the

position that best centers the rectangle on the screen.
Adjust the FOCUS control until the characters are as sharp as possible (this may be at one end of the range).
Adjust the WIDTH coil so the sides of the rectangle are 7/8" to 1-1/8" from the edge at the vertical center (on each side) of the CRT mask. If necessary, recenter the rectangle with the centering rings and check the dimensions again.
Adjust the VERTICAL SIZE control so the top and bottom of the rectangle are 1/2" (plus or minus 1/8") from the edge of the CRT mask. (If necessary, first temporarily remove the metal rail from the cabinet shell.) Then, if necessary, recenter the rectangle.
Recheck the dimensions in the preceding two steps and repeat the steps if necessary.

### **RECALIBRATION**

Locate the one area of the four edges of the display that is the least straight. Adjust the foam magnet on the post that protrudes from the yoke at the position which is closest to this location until the display edge is as straight as possible.

Repeat these adjustments as necessary all around the yoke at any of the eight locations which require straightening. The closer the magnets are to the CRT, the greater the effect they will have.

Repeat any of the above adjustments as necessary for an optimum display.

### REPLACEMENT PARTS LIST

CIRCUIT HEATH Comp. No. Part No.

Description

#### **Resistors**

All resistors are 1/4-watt, 5%, unless specified otherwise.

R101	6-102-12	1000 Ω
R103	6-102-12	1000 Ω
R106	6-223-12	22 kΩ
R107	6-102-12	1000 $\Omega$
R109	6-472-12	4700 $\Omega$ , 2%
R112	6-103	10 kΩ, 1/2-watt, 2%
R116	6-102-12	1000 Ω
RX122	234-282	22 $\Omega$ , failsafe
RX124	1-55-12	10 $\Omega$ , 1/2-watt, failsafe
R127	6-181-12	180 Ω
R128	6-820-12	82 <b>Ω</b>
RX129	234-283	100 $\Omega$ , failsafe
R131	6-681-12	$680\Omega$
R132	6-153-12	15 kΩ
R137	6-103-12	10 kΩ
R138	6-103-12	10 k $\Omega$ , 10%
R139	234-288	100 kΩ control
R142	6-222	2200 $\Omega$ , 1/2-watt, 10%
R144	6-274	270 k $\Omega$ , 1/2-watt, 10%
R146	6-103-12	10 k $\Omega$ , 1/2-watt, 10%
R147	6-683-12	$68 \mathrm{k}\Omega$ , $10\%$
R148	234-287	$2 M\Omega$ control
R149	6-274	270 kΩ, 1/2-watt, 10%
R151	6-473-12	47 kΩ
R301	6-562-12	5600 $\Omega$
R302	6-223-12	$22 \mathrm{k}\Omega$
R303	6-204-12	200 kΩ
R304	6-470-12	47 $\Omega$
R306	6-273-12	$27  \mathrm{k}\Omega$
R307	6-682-12	$\Omega$ 0086
R308	6-273-12	$27 \mathrm{k}\Omega$
R309	6-225-12	$2.2 \mathrm{M}\Omega$
R311	6-115-12	1.5 M $\Omega$
R312	234-289	250 kΩ control
R313	6-101-12	100 Ω
R314	6-123-12	12 kΩ
R316	6-273-12	27 kΩ
R317	6-222-12	$2200\Omega$
R318	6-101-12	100 Ω
R319	6-473	47 k $\Omega$ , 1/2-watt
R321	6-222-12	2200 Ω
R322	6-222-12	2200 Ω
RX323	234-281	3.3 $\Omega$ , failsafe
R324	6-221	220 $\Omega$ , failsafe
R326	6-750-12	75 Ω
R327	6-332-12	3300 Ω
R328	6-391-12	390 Ω

### REPLACEMENT PARTS LIST

### Resistors (Cont'd.)

DOOO	0.004.40	***
R329	6-681-12	$680 \Omega$
R331	6-279-12	$2.7 \Omega, 5\%$
RX333	234-282	22 $\Omega$ , failsafe
R337	6-101-12	100 $\Omega$
R402	1-50-2	820 $\Omega$ , 2-watt
R403	6-102-12	1000 $\Omega$
R404	6-102-12	1000 $\Omega$
R406	6-470-12	$47 \Omega$ , $10\%$
R407	6-331	330, 1/2-watt, 10%
R409	6-470-12	$47 \Omega$
R412	6-470-12	$47 \Omega$ , $10\%$
R413	6-220-12	$22 \Omega$ , $10\%$
R414	6-153-12	15 kΩ
R416	234-282	22 $\Omega$ , failsafe

### **Capacitors**

C101	234-285	150 pF
C106	27-161	.01 μF
C107	27-105	.0068 μF
C109	25-928	33 μF
C112	27-161	.01 μF
C114	27-128	.022 μF
CX116	27-27	.022 μF
CX117	234-284	10 μF
C118	27-128	.022 μF
C119	21-43	.001 μF
C121	21-43	.001 μF
C122	25-928	33 µF
C123	25-942	220 μF
C124	25-942	220 μF
C126	27-161	.01 μF
C127	27-161	.01 μF
C128	21-43	.001 μF
C129	21-43	.001 μF
C301	234-286	1500 pF
C302	234-285	150 pF
C303	27-77	.1 μF
C304	25-928	33 µF
C307	25-917	10 μF
C308	25-900	1 μF
C309	25-900	1 μF
C311	25-917	10 μF
C312	25-884	47 μF
C313	25-917	10 μF
C314	27-128	.022 μF
C316	25-905	470 μF
C317	25-942	220 µF
C401	25-912	3.3 µF
C402	25-917	10 μF
C403	234-285	150 pF

### REPLACEMENT PARTS LIST

CIRCUIT	HEATH	Description
Comp. No.	Part No.	

#### **Inductors**

L101	234-259	Width coil
L102	234-260	Linearity coil

### **Transformers**

TX101	234-261	Horizontal drive
TX102	234-262	Horizontal sweep

#### **Diodes**


CR102	57-27
CR104	234-264
CR106	234-263
CR107	57-27
CR109	234-265
CR111	234-263
CR112	234-267
CR301	234-266
CR302	57-27
CR303	57-27
CR304	234-267
CR401	234-267

#### **Transistors**

Q102	234-270	Horizontal driver
Q103	234-276	Horizontal output
Q104	234-275	Sync amplifier
Q301	234-275	Vertical oscillator I
Q302	234-274	Vertical oscillator II
Q303	234-274	Differential amplifier
Q304	234-270	Vertical driver
Q306	234-272	Vertical output II
Q307	234-271	Vertical output I
Q308	234-270	Vertical retrace
Q401	234-273	Video output
Q402	234-290	Video driver

### **Integrated Circuit**


U101 234-269 Timer




### **CIRCUIT BOARD X-RAY VIEWS**

NOTE: To find the PART NUMBER of a component for the purpose of ordering a replacement part:

- A. Find the circuit component number (R303, C304, etc.) on the X-Ray View.
- B. Locate the same number in the "Circuit Component Number" column of the "Replacement Parts List."
- C. Adjacent to the circuit component number, you will find the PART NUMBER and DESCRIPTION which must be supplied when you order a replacement part.



**VIDEO DEFLECTION BOARD (KIT VERSION)** 



**VIDEO DEFLECTION BOARD (WIRED VERSION)** 

# **Floppy Disk Controller**

Description
User Options
Programming Data 6.7
Theory of Operation 6.21
Detailed Circuit Description 6.23
Troubleshooting 6.32
Calibration
Replacement Parts List 6.38
Semiconductor Identification 6.39
Circuit Board X-Ray View 6.49
Interconnect Pin and Signal Definitions 6.50
Schematic (Inside Envelope at rear of manual)

### **DESCRIPTION**

The Floppy Disk Controller Card is located in the S-100 card cage in the back of the Z-100 Computer, where it operates as a slave unit on the bus.


The Card has the following features:

- A user-selectable port address.
- An IEEE 696 S-100 bus compatible interface.
- Up to four 5.25" drives and four 8" drives may be used.
   (Current software supports only two drives of each type.)
- Single- or double- density, single- or double-sided formats.
- Clock rates up to 5 MHz.
- Stepping rates from 3 to 30 ms.
- Independently adjustable 5" and 8" drive precompensation.
- A phase-locked loop data separator.
- The write signal for the drives is held inactive when the supply voltage drops. (However, due to variations in disk drives, write-protection of disks is not guaranteed when disks are left in the drives during power up or power down.)

#### **Card Clock Speed**

The Floppy Disk Controller Card is supplied already configured to operate in a Z-100 Family Computer. If the Card will ever be used in a non-standard configuration, then the clock speed jumper may have to be changed as follows:

- If you will be using the Disk Controller with a CPU that operates faster than 3 MHz, no changes are required. The Card is ready for operation.
- If you will be using the Disk Controller with a CPU that operates a 3 MHz or slower, cut the indicated foil on the bottom side of the circuit board at J1 as shown in Pictorial 6-1. Then cut and install a 1" bare wire. Solder the wire ends to the foils.




Pictorial 6-1 Clock Speed Selection

### **USER OPTIONS**

#### **VI Lines**

The Vectored Interrupt lines (VI) are properly configured to operate in a Z-100 Family Computer; no interrupt jumpers are necessary. However, if you use the Controller Card in a non-standard configuration, configure VI lines 0 through 7, as required, by installing the necessary jumper wires. The data request line (DRQ) from the 1797 is connected to holes J3 through J10, while the 1797's interrupt request line (IRQ) is connected to holes 0 through 7. The center row of holes are connected to the S-100 interrupt lines VI0 through VI7, which corresponds to the 0 through 7 numbering of the IRQ holes. Connect the selected option to the proper center hole. See the following example.

Example: A jumper wire soldered from the center hole to J4 selects a data request interrupt on S-100 interrupt line VI1, while a jumper wire soldered from the center hole to 1 selects an interrupt request on S-100 interrupt line VI1. You may connect both interrupt lines to the same center hole if you desire to generate an interrupt on either DRQ **or** IRQ. See Pictorial 6-2.



Pictorial 6-2
Selecting Vector Interrupts

### **USER OPTIONS**

#### **Port Address Selection**

As shown in Pictorial 6-3, the port address is selected by sections 3 through 7 of switch DS1. Switch section 7 selects the most significant bit. Z-100 Family Computers use port address B0 hex as shown.

Switch sections 0 and 1 are used to control bits 3 and 4 (with 0 = least significant bit) of the status port, which can be read at I/O address BASE + 5. Zenith software currently uses switch section 0 for 48/96 tpi drive selection. The remaining #2 switch position is not used.

SWITCH SECTION	DESCRIPTION	ZENITH COMPUTERS (With 5-1/4", 48 TPI Drives)
7 6 5 4 3 2 1	PORT ADDRESS (MSB)  " " " (LSB)  Undefined  Status port bit 4  Status port bit 3	0 1 8 4 B 4 B 1 0 DS1

Pictorial 6-3
Port Address Selection

### **USER OPTIONS**

### **Other Options**

Other jumpers may be required if you change to different type disk drives and recalibration ever becomes necessary. See the "Calibration" section of this Manual for the use of those jumpers.

### PROGRAMMING DATA

This section contains reference tables and data for the programmer who wishes to write software for his Floppy Disk Controller. These tables should be used in conjunction with the 1797 disk controller data sheet (in the rear of this Manual) for complete programming information. Also, several example program segments are given at the end of this section.

#### I/O Port Assignments

The following chart lists the I/O Port Addresses of the Floppy Disk Controller Card, while the DIP Switch Definitions chart in Pictorial 6-4 (on Page 6.8) shows how to set the base address of the Card.

#### I/O Ports

I/O ADDRESS (BINARY)	PORT DESIGNATION
BASE + 0	1797 Status register (read-only)
BASE + 0	1797 Command register (write-only)
BASE + 1	1797 Track register
BASE + 2	1797 Sector register
BASE + 3	1797 Data register
BASE + 4	Control latch (write-only)
BASE + 5	Status port (read-only)

NOTE: "BASE" represents the address bits selected on the Floppy Controller's DIP switch.

### PROGRAMMING DATA

SWITCH SECTION	DESCRIPTION	ZENITH COMPUTERS (With 5-1/4", 48 TPI Drives)
7 6 5 4 3 2 1	PORT ADDRESS (MSB)  " " " " (LSB)  Undefined  Status port bit 4  Status port bit 3	0 1 B B O DS1

Pictorial 6-4
DIP Switch Definitions

#### **Port Bit Definitions**

The definitions of the individual bits written to the 1797 ports listed above are given in the 1797 data sheet in the rear of this Manual.

The control latch bit definitions are given in the following chart. Status port bit definitions are given in the "Status Port Bit Definitions" chart.

## **Control Latch Bit Definitions**

BIT NO.	SIGNAL NAME	FUNCTION
0,1	DSA,DSB	00 = Select drive 1 01 = Select drive 2 10 = Select drive 3 11 = Select drive 4
2	8"/5"	0 = Select 5.25" 1 = Select 8"
3	DSEN	0 = Deselect all drives 1 = Select drive specified by bits 0, 1, and 2
4	PRECOMP	
	5.25" DDEN	0 = Precomp on* 1 = Precomp off
	8" DDEN	0 = Precomp all tracks 1 = Precomp tracks 44-76
		I ation is disabled in single- ensity.)
5	5"FASTEP	0 = 1797 operates as specified by bit 2 1 = 1797 operates in 8" mode even for 5" drives
6	WAITEN	0 = Wait state disable 1 = Wait state enable
7	SDEN	0 = Double-density 1 = Singe-density

<sup>\*</sup> Write precompensation is under software control. Heath/Zenith software precompensates tracks 23 and greater.

## **Status Port Bit Definitions**

BIT NO.	SIGNAL NAME	FUNCTION
0	INTRQ	0 = No interrupt request 1 = Interrupt request from 1797
1	MOTORON (5")	0 = Delay not active running 1 = Delay active
2	DON'T CARE	Not defined
3*	96TPI	Set by section 0 of DIP switch on Floppy Disk Controller Card
4	DON'T CARE	Set by section 1 of DIP switch on Floppy Disk Controller Card.
5	DON'T CARE	Not defined
6	TWOSIDED	0 = 8" Diskette not two-sided 1 = 8" Diskette two-sided
7	DRQ	0 = Not ready for data transfer 1 = Ready for data transfer

<sup>\* 0 = 5.25&</sup>quot; drives are 48 tpi

<sup>1 = 5.25&</sup>quot; drives are 96 tpi

## **Precompensation Options**

The following chart lists the signal and jumper requirements to implement the desired write precompensation options for each type of diskette format.

### **Signal and Jumper Requirements**

TYPE OF DRIVE	NO TRACKS	ALL TRACKS	TRACKS>43
8" Double-Density	N/A	PRECOMP = 0 J0 = X	PRECOMP = 1 J0 = X
5.25", 48 tpi,	PRECOMP = 1	PRECOMP = 0	N/A
Double-Density	J0 = X	J0 = X	
5.25", 96 tpi,	PRECOMP = 1	PRECOMP = 0	PRECOMP = 1
Double-Density	J0 = INSTALLED	J0 = X	J0 = OUT

NOTE: PRECOMP is bit 4 of the control latch, X is a "Don't Care," and precompensation is automatically disabled in single-density operation. J0 is a jumper option on the board that is normally not installed (out).

#### **Track Formats**

The recommended track formats for 5.25" drives are:

Single-Density: Ten 256-byte sectors per track Double-Density: Eight 512-byte sectors per track

The recommended track formats for 8" drives are:

Single-Density: Twenty-six 128-byte sectors per track
Double-Density: Twenty-six 256-byte sectors per track
Extended Density: Eight 1024-byte sectors per track
(Z-DOS)

(We recommend that track 0, side 0 of a double-density 8" diskette be recorded in single-density in compliance with the IBM double-density format.)

Zenith software conventions currently use the Card's DIP switch section 0 (status port bit 3) to specify 5.25'' drive's **track** density (0 = 48 tpi, 1 = 96 tpi).

## **Interleaving Factors**

The Card can read physically contiguous sectors, and sector interleaving is not required with standard Heath/Zenith systems. Custom applications may require interleaving. It is also possible to implement other formats with 128-, 256-, 512-, or 1024- byte sector sizes in custom applications.

## **Drive Interface Connectors**

## 5-1/4" Drive Connector (P2)

NOTE: All signals are active low at the connectors.

PIN No.		DESCRIPTION
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	(NC)	GND Active read filter GND TD use control GND Drive select 3 GND Index/sector GND Drive select 0 GND Drive select 1 GND Drive select 2 GND Motor on GND Direction select GND Step GND Composite write data GND Write gate GND Track 0 GND Write protected GND Composite read data GND Side one select GND Side one select GND
34	(NC)	Disk change

<sup>(</sup>NC) -- No Connection. These pins are not used by the Controller Card.

## **Drive Interface Connectors**

## 8" Drive Connector (P1)

NOTE: All signals are active low at the connector.

PIN No.	DESCRIPTION	PIN No.	
1	GND	26	Drive select 0
2	Head current switch/	27	GND
	active read filter	28	Drive select 1
3	GND	29	GND
4	(NC)Not assigned	30	Drive select 2
5	GND	31	GND
6	(NC)Not assigned	32	Drive select 3
7	GND	33	GND
8	(NC)Not assigned	34	Direction select
9	GND	35	GND
10	Two-sided	36	Step
11	GND	37	GND
12	(NC) Disk change	38	Composite write data
13	GND	39	GND
14	Side one select	40	Write gate
15	GND	41	GND
16	(NC) In use control	42	Track 0
17	GND	43	GND
18	Head load	44	Write protected
19	GND	45	GND
20	Index	46	Composite read data
21	GND STATE OF THE S	47	GND
22	Drive ready 49 50	48	(NC) Separated read data
23	GND	49	GND
24	(NC)Sector	50	(NC) Separated read clock
25	GND f		
	P1 CONNECTOR		

(NC) -- No Connection. These pins are not used by the Controller Card.

### **S-100 BUS CONNECTOR**

PIN No.	SIGNAL	PIN No.		PI	
			<u> </u>	No.	<u> </u>
1	+8 volts	35	DO1/Data Out 1	69	(NC)RFU
2	+16 volts	36	DO0/Data Out 0	70	GND
3	(NC)XRDY	37	(NC)A10	71	(NC)RFU
4	VIO*	38	DO4/Data Out 4	72	RDY
5	VI1*	39	DO5/Data Out 5	73	(NC)INT*
6	VI2*	40	DO6/Data Out 6	74	(NC)HOLD*
7	VI3*	41	DI2/Data In 2	75	RESET*
8	VI4*	42	DI3/Data In 3	76	pSYNC
9	VI5*	43	DI7/Data In 7	77	pWR*
10	VI6*	44	(NC)sM1	78	pDBIN
11	VI7*	45	SOUT	79	A0
12	(NC)NMI*	46	sINP	80	A1
13	(NC)PWRFAIL*	47	(NC)sMEMR	81	A2
14	(NC)DMA3*	48	(NC)sHLTA	82	A6
15	(NC)A18	49	(NC)Clock	83	A7
16	(NC)A16	50	GND	84	(NC)A8
17	(NC)A17	51	+8 volts	85	(NC)A13
18	(NC)SDSB*	52	(NC) - 16 volts	86	(NC)A14
19	(NC)CDSB*	53	GND	87	(NC)A11
20	GND	54	(NC)Slave CLR*	88	DO2/Data Out 2
21	(NC) (8088/8085)	55	(NC)DMA0*	89	DO3/Data Out 3
22	(NC)ADSB*	56	(NC)DMA1*	90	DO7/Data Out 7
23	(NC)DODSB*	57	(NC)DMA2*	91	DI4/Data In 4
24	Φ	58	(NC)sXTRQ*	92	DI5/Data In 5
25	pSTVAL*	59	(NC)A19	93	DI6/Data In 6
26	(NC)pHLDA	60	(NC)SIXTN*	94	DI1/Data In 7
27	(NC)RFU	61	(NC)A20	95	DI0/Data In 0
28	(NC)RFU	62	(NC)A21	96	(NC)sINTA
29	A5	63	(NC)A22	97	(NC)sWO*
30	A4	64	(NC)A23	98	(NC)ERROR*
31	A3	65	(NC)NDEF	99	(NC)POC*
32	(NC)A15	66	(NC)NDEF	100	GND
33	(NC)A12	67	(NC)PHANTOM*		
34	(NC)A9	68	(NC)MWRT		

00B0 =

00B0 =

00B0 =

00B1 =

00B2 =

00B3 =

00B4 =

00B5 =

## PROGRAMMING DATA

FDAS

EQU

## **Sample Programs**

; SHOWN HERE ARE EXAMPLES OF THE TYPE OF ASSEMBLY LANGUAGE CODE : REQUIRED FOR COMMON OPERATIONS WITH THE H/Z-207 DISK CONTROLLER. ; IN ALL CASES, IT IS ASSUMED THAT THE DRIVE, DENSITY AND PRECOMP ; HAVE BEEN SELECTED AND THAT WAIT STATES ARE ENABLED PRIOR TO ANY ; ATTEMPT TO READ/WRITE/SEEK A PARTICULAR DRIVE THROUGH A WRITE OF ; THE APPROPRIATE DATA TO THE H/Z-207 CONTROL PORT (FDCON).

; INPUT ONLY AUX STATUS PORT


; H/Z-207 I/O PORTS BASE EQU ;BASE CONTROLLER PORT ;1797 COMMAND PORT FDCMD EQU BASE ;1797 STATUS PORT **FDSTA** EQU BASE EQU FDTRK BASE+1 ;1797 TRACK REGISTER **FDSEC** EQU BASE+2 ;1797 SECTOR REGISTER FDDAT EQU BASE+3 ;1797 DATA REGISTER **FDCON** EQU BASE+4 ;OUTPUT ONLY CONTROL PORT

BIT DEFINITIONS FOR FDCON


BASE+5

	; BIT DEFIN	ITIONS FOR FDCON	
	;		
0003 =	CONDS EQU	03Н	;DRIVE SELECT BITS
0004 =	CONDS8 EQU	04Н	;8"/5" DRIVE SELECT
0008 =	CONDSEN EQU	08н	;O = DESELECT ALL DRIVES
0010 =	CONPC EQU	10H	;WRITE PRECOMP BIT
			; 5", O=PRECOMP ON, 1=OFF, ALL TRKS
			; 8", 0=ON, 1=OFF, TKS 0-43 ONLY
			; 8" TKS > 43 ARE ALWAYS ON.
0020 =	CON5FS EQU	20H	;0=NORMAL, 1 USES 8" 1797 CLOCK FOR 5" DRIVES
0040 =	CONWE EQU	40Н	; 1=WAIT STATES ENABLED FOR DRQ/IRQ
0080 =	CONSD EQU	80н	;DENSITY SELECT, O=DBL (MFM), 1=SGL (FM)
	;		
	; BIT DEFIN	IITIONS FOR FDAS	

0001 =**ASIRQ** EQU 01H ; IRQ LINE FROM 1797 0002 = ASMO EQU 02H ; MOTOR ON LINE (FOR 5" DRIVES) 0008 = ASDS1 EQU 08H ;DIP SWITCH INPUT, SECTION O 0010 = ASDS2 EQU 10H ;DIP SWITCH INPUT, SECTION 1 0040 = AS2S EQU 40H ; DOUBLE SIDED SIGNAL FROM 8" DRIVES



**S100-BUS CONNECTION** 



**BLOCK DIAGRAM** 

0080 =	ASDRQ EQU	80Н	;DRQ LINE FROM 1797
	; MISC EQUATES		
0100 =	; SECSIZ EQU	256	;ASSUMED SECTOR SIZE FOR THE EXAMPLES
	; DATA AREAS		
1000	ORG	1000H	:ASSUMED DATA AREA FOR EXAMPLES
1000	BUFF DS	256	BUFFER
1100	SECT DS	1	ASSUMED LOCATION OF SECTOR TO READ/WRITE
1101	TRK DS	1	•
	;		
0000	ORG	0	
	PAGE		

#### Read a Sector

#### : READ A SECTOR

; IT IS ASSUMED THAT THE FLOPPY DISK HEAD HAS BEEN POSITIONED
; OVER THE DESIRED TRACK OF THE FLOPPY DISK PREVIOUSLY AND THAT
; THE TRACK NUMBER IS IN THE 1797 TRACK REGISTER (SEE THE "SEEK DESIRED
; TRACK" EXAMPLE PAGE 6.18). THE SECTOR TO BE READ IS TO BE PLACED
; INTO A BUFFER CALLED BUFF. THE SECTOR SIZE MUST MATCH THE SECTOR
; SIZE AS INDICATED BY THE BYTE WRITTEN INTO THE SECTOR HEADER WHEN THE DISK
; WAS FORMATTED. IN THIS EXAMPLE, THE READ COMMAND IS HARD-CODED AS
; 88H, WHICH IS A SINGLE SECTOR READ WITH NO HEAD LOAD DELAY ON SIDE
; ZERO USING IBM COMPATIBLE SECTOR LENGTH FIELDS. VARIOUS BITS IN THE
; READ COMMAND ALTER THESE PARAMETERS — SEE THE 1797 DATA SHEETS. IN
; TYPICAL APPLICATIONS, IT WILL BE NECESSARY TO "COMPUTE" THE READ
; COMMAND AS PART OF THE READ SECTOR CODE, PARTICULARLY WITH RESPECT
; TO THE HEAD LOAD DELAY AND SIDE SELECT BITS.

; CAUTION MUST BE USED WHEN APPLYING THE CODE BELOW TO DOUBLE-DENSITY; 8" DISKS WITH SLOW CPU'S. THE LOOP USED TO READ A SECTOR REQUIRES; APPROX 45 CLOCK CYCLES. ONLY ABOUT 12 MICROSECONDS PER BYTE ARE; AVAILABLE WITH 8" DOUBLE-DENSITY DISKS. THIS CODE WILL WORK WITH; FAST PROCESSORS, BUT TROUBLE WILL ARISE IF AN ATTEMPT IS MADE TO USE; THIS WITH A SLOW CPU (FOR EXAMPLE, TO GET 40 CLOCK CYCLES FROM A 2MHZ; 8080 TAKES 20 MICROSECONDS, WHICH IS MORE THAN THE 12 MICROSECONDS; AVAILABLE). FOR SECTOR SIZES OF 256 BYTES OR LESS, THE TEST FOR END; OF SECTOR MAY BE SHORTENED. ALTERNATELY, THE TEST MAY BE OMITTED AND; AN IRQ INTERRUPT USED TO SIGNAL END OF SECTOR. ON Z-80 AND 8088 PROCESSORS; THE PROCESS MAY ALSO BE SHORTENED BY USING BLOCK I/O AND LOOP INSTRUCTIONS.

```
0000 3A0011
                READ:
                        LDA
                                SECT
                                                  :GET SECTOR TO READ
                                                  ;WRITE SECTOR TO 1797 SECTOR REGISTER
0003 D3B2
                        OUT
                                FDSEC
0005 210010
                                                 ; POINT TO DATA BUFFER TO BE FILLED
                        LXI
                                H.BUFF
0008 110001
                        LXI
                                D,SECSIZ
                                                  :SECTOR SIZE IN D,E
000B 3E88
                        MVI
                                A,88H
                                                  :READ SECTOR COMMAND (SEE ABOVE)
000D D3B0
                                                  ;LOAD IT INTO 1797 COMMAND REGISTER
                        OUT
                                FDCMD
000F DBB3
                RLOOP:
                                                  ; READ DATA (A WAIT IS GENERATED UNTIL DRQ)
                                FDDAT
                        IN
0011 77
                        MOV
                                M,A
                                                  ;PLACE IN MEMORY
0012 23
                        INX
                                Н
                                                 ;INCREMENT POINTER
                                                  ; DECREMENT BYTE COUNT
0013 1B
                        DCX
0014 7B
                        MOV
                                A.E
                                                 :TEST FOR COUNT=0
0015 B2
                        ORA
                                D
0016 C20F00
                        JNZ
                                 RLOOP
                                                 :CONTINUE TO END OF SECTOR
0019 DBB5
                RLOOP1: IN
                                FDAS
                                                 ; READ AUX STATUS
001B E601
                        ANI
                                 1
                                                 ;WAIT FOR IRQ
001D CA1900
                        JΖ
                                RLOOP 1
                                                 ;NO IRQ YET
0020 DBB0
               RLOOP2: IN
                                FDSTA
                                                 ; READ STATUS
0022 47
                        MOV
                                B,A
                                                  ;SAVE STATUS
                        ANI
0023 E601
                                 1
                                                  ;WAIT FOR NOT BUSY
0025 C22000
                        JNZ
                                RLOOP2
                                                  ;1797 STILL BUSY
0028 78
                        MOV
                                A.B
                                                  ; RESTORE STATUS TO A
```

; AT THE CONCLUSION OF THE OPERATION, THE ACCUMULATOR CONTAINS THE 1797; STATUS BYTE WHICH MAY BE MASKED AND TESTED TO DETERMINE WHETHER OR NOT; ANY ERRORS WERE ENCOUNTERED (SEE THE 1797 DATA SHEET). IN THE EVENT OF; AN ERROR DURING THE SECTOR READ, IRQ WILL BE CONTINUOUSLY SET (IT IS CLEARED; BY READING FDSTA), WHICH WILL PREVENT THE GENERATION OF WAIT STATES. IN; THIS CASE THE BUFFER WILL CONTAIN GARBAGE WITH THE STATUS BYTE INDICATING; THE REASON FOR THE READ FAILURE.

PAGE

#### Write a Sector

#### : WRITE A SECTOR

; THE SECTOR WRITE OPERATION IS SIMILAR TO THE READ OPERATION DESCRIBED; PREVIOUSLY. IN THE EXAMPLE BELOW, THE WRITE COMMAND IS HARD CODED AS; OA8H. AS BEFORE, VARIOUS BITS IN THIS COMMAND CONTROL THE WRITE OPERATION; PARAMETERS AS DESCRIBED IN THE 1797 DATA SHEET, AND IN PRACTICE IT WILL; BE NECESSARY TO DETERMINE SOME OF THE BITS DYNAMICALLY. THE OTHER; COMMENTS MADE FOR THE READ COMMAND ALSO APPLY.

; NOTE THAT FORMATTING A TRACK IS ACCOMPLISHED BY USING THE WRITE TRACK
; COMMAND INSTEAD OF THE WRITE SECTOR COMMAND AND WRITING FROM AN EXTREMELY
; LARGE BUFFER WHICH CONTAINS HEADERS, SYNC BYTES, ETC AS WELL AS THE DATA
; FILL CHARACTERS FOR EACH SECTOR ON THE TRACK. THE CODE IS ESSENTIALLY
; THE SAME AS THAT SHOWN BELOW FOR THE WRITE SECTOR COMMAND, EXCEPT THAT
; A TRACK BYTE COUNT IS USED INSTEAD OF A SECTOR SIZE COUNT..

		,			
0029	3A0011	WRITE:	LDA	SECT	;GET SECTOR TO WRITE
002C	D3B2		OUT	FDSEC	;WRITE SECTOR TO 1797 SECTOR REGISTER
002E	210010		LXI	H,BUFF	; POINT TO DATA BUFFER TO WRITE
0031	110001		LXI	D,SECSIZ	;SECTOR SIZE IN D,E
0034	3EA8		MVI	A,OA8H	;WRITE SECTOR COMMAND (SEE ABOVE)
0036	D3B0		OUT	FDCMD	;LOAD IT INTO 1797 COMMAND REGISTER
0038	7E	WLOOP:	MOV	A,M	;GET DATA
0039	D3B3		OUT	FDDAT	;WRITE DATA (A WAIT IS GENERATED UNTIL DRQ)
003B	23		INX	H	; INCREMENT POINTER
003C	1B		DCX	D	; DECREMENT BYTE COUNT
003D	7B		MOV	A,E	;TEST FOR COUNT=0
003E	B2		ORA	D	
003F	C23800		JNZ	WLOOP	; CONTINUE TO END OF SECTOR
0042	DBB5	WLOOP1:	IN	FDAS	; READ AUX STATUS
0044	E601		ANI	1	;WAIT FOR IRQ
0046	CA4200		JZ	WLOOP1	;NO IRQ YET
0049	DBB0	WLOOP2:	IN	FDSTA	; READ STATUS
004B	47		MOV	B,A	;SAVE STATUS
004C	E601		ANI	1	;WAIT FOR NOT BUSY
004E	C24900		JNZ	WLOOP2	:1797 STILL BUSY
0051	78		MOV	A,B	RESTORE STATUS TO A
0052	DBBO		IN	FDSTA	;READ 1797 STATUS

; AT THE CONCLUSION OF THE OPERATION, THE ACCUMULATOR CONTAINS THE 1797; STATUS BYTE WHICH MAY BE MASKED AND TESTED TO DETERMINE WHETHER OR NOT; ANY ERRORS WERE ENCOUNTERED (SEE THE 1797 DATA SHEET). IN THE EVENT OF; AN ERROR DURING THE SECTOR WRITE, IRQ WILL BE CONTINUOUSLY SET (IT IS CLEARED; BY READING FDSTA), WHICH WILL PREVENT THE GENERATION OF WAIT STATES. IN; THIS CASE THE DISK FORMAT WILL NOT BE DAMAGED, ALTHOUGH THE EXACT; CONSEQUENCES WILL DEPEND ON THE TYPE OF ERROR CONDITION WHICH OCCURED.

**PAGE** 

#### Seek a Track

SEEK A TRACK

THE SEEK OPERATION (MOVING THE HEAD) IS ACCOMPLISHED BY LOADING THE DESIRED TRACK INTO THE DATA REGISTER AND ISSUING THE SEEK COMMAND. IN EXECUTING THE SEEK COMMAND, THE 1797 IS ASSUMED TO HAVE THE TRACK NUMBER OF THE TRACK OVER WHICH THE HEAD IS CURRENTLY POSITIONED IN THE TRACK REGISTER. IF THIS IS NOT THE CASE, THE TRACK REGISTER MAY BE LOADED BY WRITING THE CURRENT TRACK TO IT AT ANY TIME. THE TRACK MAY BE DETERMINED EITHER BY DOING A READ ADDRESS COMMAND OR BY ISSUING A RESTORE COMMAND, WHICH BRINGS THE HEAD TO TRACK ZERO AND LOADS ZERO INTO THE TRACK REGISTER.

; AS WAS THE CASE FOR THE READ AND WRITE COMMANDS, THE SEEK COMMAND IS HARD; CODED IN THIS EXAMPLE TO A 11H. VARIOUS BITS IN THE COMMAND CONTROL; THE PARAMETERS OF THE SEEK (INCLUDING THE TRACK-TO-TRACK SEEK TIMING),; AND MAY HAVE TO BE ALTERED IN SPECIFIC APPLICATIONS. IT SHOULD BE; NOTED THAT SOME DRIVES MAY "SCRIBBLE" ON DISKETTES (WITH UNDESIRABLE; RESULTS) UNLESS THE SOFTWARE INSURES THAT A SEEK IS NOT PERFORMED UNTIL; SOME SPECIFIED NUMBER OF MILLISECONDS FOLLOWING THE END OF A WRITE OPERATION.

```
0054 3A0111
                                                   GET TRACK TO MOVE HEAD TO
                SEEK:
                        LDA
                                 TRK
0057 D3B3
                        OUT
                                 FDDAT
                                                   ;WRITE TRACK TO 1797 DATA REGISTER
0059 3E11
                        MVI
                                                   ;SEEK COMMAND
                                 A.11H
005B D3B0
                        OUT
                                 FDCMD
                                                   ; ISSUE COMMAND TO 1797
005D DBB5
                SLOOP1: IN
                                 FDAS
                                                   ; READ AUX STATUS
005F E601
                                                   ;WAIT FOR IRQ
                         ANI
                                 1
0061 CA5D00
                                 SLOOP1
                         JΖ
                                                   :NO IRQ YET
0064 DBB0
                SLOOP2: IN
                                 FDSTA
                                                   ; READ STATUS
0066 47
                        MOV
                                 B,A
                                                   ;SAVE STATUS
0067 E601
                         ANT
                                 1
                                                   ; WAIT FOR NOT BUSY
0069 C26400
                         JNZ
                                 SLOOP2
                                                   ;1797 STILL BUSY
006C 78
                        MOV
                                                   ; RESTORE STATUS TO A
```

; AT THE CONCLUSION OF THE OPERATION, THE ACCUMULATOR CONTAINS THE 1797 ; STATUS BYTE WHICH MAY BE MASKED AND TESTED TO DETERMINE WHETHER OR NOT ; ANY ERRORS WERE ENCOUNTERED (SEE THE 1797 DATA SHEET).

006D

END 0

## THEORY OF OPERATION

Refer to the Block Diagram (Fold-out from Page 6.16), as you read the following description.

The Block Diagram of the Floppy Disk Controller Card consists of seven parts: the bus interface, the status port, the control latch, the 1797 floppy disk controller, the data separation and write precompensation circuitry, and the two drive interfaces.

#### **Bus Interface**

The bus interface meets the proposed IEEE 696 standard for an S-100 bus. The bus interface is made up of a connector, two octal bus buffers, an octal tri-state latch, an address comparator, and some miscellaneous enabling circuitry.

#### **Status Port**

The status port is a read-only device that tells the CPU the status of the disk drives and the controller. Definitions of the status port bits are listed in the detailed circuit description.

## THEORY OF OPERATION

#### **Control Latch**

The control latch accepts commands to the disk drives such as DRIVE SELECT, 5" FASTEP, and others that have to do with the selection and mode of the drives. Definitions of the control bits are listed in the detailed circuit description.

#### 1797 Controller

The 1797 controls the placement of information on the diskette. That is, the movement of the drive head, the formation of written data, and the separation of the read data is controlled by the 1797.

## **Data Separation and Precomp**

The data separation and write precompensation circuitry separate data from the clock signal during read operations and precompensate data during double-density write operations.

#### **Drive Interfaces**

The 8" and 5.25" drive interfaces include buffers and filter circuitry.

Before you read the rest of this section, you should review the data sheets for the 1797, 1691, and 2143 integrated circuits in Appendix D. Then refer to the schematic drawing while you read the following information.

#### S-100 Bus Interface

The S-100 bus interface is compatible with any IEEE 696 S-100 bus. (The bus signal lines are defined in the rear of this Section.)

#### Data In

Data in to the bus (output from the Card) travels through signal lines 91-95 and signal lines 41-43 on the bus interface connector. These pins are used in read operations from the status latch or from the 1797 controller. The data is buffered from the Card's internal data bus to the S-100 bus by means of U36, a 74LS244 buffer.

#### **Data Out**

Data out from the bus (into the Card) travels through pins 35, 36, 38, 39, 40, 88, 89, and 90 on the bus interface connector. This data is latched by tri-state latch U35. The latch is used because data on an S-100 bus is not held long enough for the 1797 to receive properly. The tri-state latch holds the data on the Card's internal data bus so that the 1797 can read it. Valid data is latched in U35 on every write cycle. The latch is enabled through pin 1 when the ALE (Address Latch Enable) signal latches an asserted sOUT (Status Out) signal via U20.

#### **Address Lines**

The address lines from the bus enter the Card through pins 29-31 and 79-83 of the bus interface. They are buffered by the 74LS244 IC, U34.

#### **Control Lines**

The control lines from the S-100 bus enter the board through pins 24, 25, 45, 46, and 75-78 of the bus interface. These lines are buffered by U33.

#### **Vector Interrupt Lines**

The vector interrupt lines from the bus leave the Card through pins 4 through 11 of the bus interface. They may be driven by U32.

## **Ready Line**

The ready line, RDY, exits through 72 of the bus interface. The line is driven by U32.

## **Power Up**

On power up, the CPU sends a RESET signal to the Floppy Disk Controller Card. This places the 1797 controller, the control latch, the write precompensation control, and the U26 flipflops in a known state before operation of the Card is attempted.

The reset state for the 1797 is a 03H in the command register, a 01H in the sector register, a 0 in the Not Ready bit (bit 7) of the status register, and a restore command execution. The reset state of the control latch makes all outputs of the latch equal to 0. For the phase lock loop control, the reset state makes the phase four (phi 4) input equal to 0.

Next, the U26 Q outputs are set to 1, which sends an RDY (ready) signal to the CPU and which provides part of the qualification needed for Read and Write enabling through AND gate D of U27.

Also on power up, the WG (write gate) output from the 1797 to the 5.25" and 8" drives is kept high by Q2 and Q3 until the supply voltage is at or above 4 volts at R25. When the supply reaches 4 volts, Q2 and Q3 are biased near their operating region and will conduct when WG is made active at the 1797. This circuitry is designed to prevent accidental writing on diskettes if they are left in the drives when the power is turned on or off. However, diskettes should still not be left in the drives when the power is switched on or off because there is no guarantee that the drives will not accidentally write onto a diskette, without regard to the state of the write gate line.

#### **Read and Write Functions**

Reading and writing with the Floppy Disk Controller Card involves transferring three types of information: data which can be read or written, status signals, and control signals. Status signals can only be read and control signals can only be written.

#### Read Status Latch (U31)

Assume that a status signal needs to be read. There are two sources of status information for the S-100 bus, the status port and the status register in the 1797. To read the status port, the following happens. The Card is selected by the CPU, which does this by placing the address of the Card on address lines A0-A7. Address lines A3-A7 are checked by the address comparator U29 for the proper address. (The proper address is defined by the user by setting DIP switch DS1.) If the address is proper, U29's EOUT signal is activated on U29's pin 19.

The EOUT signal is gated in U28, NOR gate D, with signal I/O. If signal I/O is low, indicating that the sINP (input) signal or sOUT (status output) signal from the CPU is also present, the simultaneous assertion of EOUT and I/O signals are passed to U20B, a flip-flop whose Q and  $\overline{Q}$  outputs are asserted when the Address Latch Enable (ALE) signal clocks its pins 3 and 11.

The Q output of U20B is ANDed in U27, NAND gate C, with pDBIN, the S-100 data input control signal at pin 78 of the bus interface. The output at pin 8 of U27 becomes low, indicating that the Floppy Disk Controller Card is being read by the CPU, and activates the enable 1 line of the status latch, U31.

The status latch still can not be read until the status port select line (STPS) is asserted at pin 15 of U31. The enable line is activated by U17, the I/O address decoder.

The I/O address decoder activates STPS by decoding address line A0, A1, and A2. If A0 and A1 are low and A2 is high, and if BDSEL or card select is active, the U31's Y1 line is made active. U31 then outputs its status word to the Card's internal data bus, where it is buffered by U36 to the S-100 bus.

## Read Status Register of 1797 (U22)

Assume now that the 1797's status register is to be read. The procedure is the same as the above, except that address lines A0, A1, and A2 are low. Because the address bits A0-A2 are different, the I/O address decoder (U17) does not enable the status latch (U31). Instead, the status register of the 1797 is selected and read onto the data bus.

### Write Control Latch (U30)

The control latch is written at the falling edge of CLEN, which is the simultaneous assertion of pWR and the Y0 output of the I/O address decoder. The pWR signal comes directly from the CPU, and the Y0 signal occurs when A0, A1, and A2 are high, low, and high, respectively. The Y0 and pWR signals are ANDed by U21, gate B. When both Y0 and pWR are active, gate B produces an active low clock, whose trailing edge activates U30.

The control latch receives the control byte from the internal data bus. The control byte is cleared in U30 by a RESET signal from the CPU.

When the WAITEN bit in the control latch is active, a wait state is initiated on the next read or write of the data register. This puts the CPU in a wait state (negates the RDY signal on the S-100 Bus) until DRQ is generated by the disk controller. Upon DRQ becoming active, an additional delay is needed to fulfill the access time requirements of the 1797 Controller IC. The access delay and synchronization to the S-100 bus are both accomplished by counting system clocks. An onboard jumper selects whether three system clocks are counted (for systems with clocks up to 3 MHz) or two system clocks are counted (for systems with clocks up to 5 MHz).

At the completion of the access delay, the wait state is cleared, RDY is asserted, and the CPU completes the read or write of the data register in the 1797. A RESET or an INTRQ signal also clears the wait state, so that the CPU does not hang up after an error during a disk access.

## Write Command Register in 1797 (U22)

The command register in the 1797 can be written when A0, A1, and A2 are all low. The FDWR signal is made active when both FDEN and pWR are active low. The signal pWR comes directly from the CPU, while FDEN is a composite signal made up of the FDSEL signal and the signal that starts the access of the 1797 controller at the end of the wait state.

## **Data Read/Write Operations**

WRITE OPERATIONS. The Card is enabled by the proper address and by pWR. After the proper control words are sent to select the power drive, address lines A0 and A1 are made high and A2 is made low, connecting the data register of the 1797 to the internal data bus. As long as A0 and A1 are high and A2 and FDWR are low, the data from the S-100 bus will go to the 1797 data register and be sifted out serially with clock pulses inserted between bits on pin 31, and WD line. The track and sector registers of the 1797 hold the location where the data is written on the diskette.

READ OPERATIONS. A read operation requires the board to be enabled as described earlier. All steps taken to enable the status port are taken except that the I/O address decoder does not enable the status latch because the address provided by the CPU is not correct for a status read from the latch. Instead, the address lines cause the 1797 to dump the bits in its data register onto the Floppy Disk Controller Card's internal data bus, which connects to the U36 buffer and the S-100 bus.

The 1797 fills its data register from the data shift register, which fills serially from the processed RAWDATA data stream. (RAWREAD data processing is discussed in "Data Separation and Precompensation" on Page 6.30.)

## **RDY Delay**

U19 is a quad flip flop that acts as a delay line for the DRQ signal from the 1797 to the RDY line to the CPU at pin 72 of the S-100 bus interface. The input at D1, pin 4 of U19 is output at Q1 after one clock cycle. Q1 is tied to D2 and is output to Q2 after another clock cycle. Q2 is also tied to U25, gate A, and D3. From gate A, the D2 signal presets flip flop U26, part A. Flip flop U26 qualifies the FDSEL signal to enable read/write operations in anticipation of the RDY line being made active.

From D3 of U19, the DRQ signal is output to Q3, which is connected to D4 and to jumper J1, post G. Post G is connected to post F in 3-MHz operations, which do not need additional delay of the DRQ signal. Instead, the output of Q4, which contains the DRQ signal delayed by three to four clock cycles, is connected to jumper J1, post E. For most 6-MHz operation, J1 is connected between post E and post F. For the Z-100 series of Computers, the Computer's internal timing requires that the 6-MHz jumper be used.

#### **Data Shaping**

Data pulses to the drive are reshaped by U16, a one-shot multivibrator, to 400 ns. Raw data from the drive is reshaped to 250 ns.

### **Data Separation and Precompensation**

Data separation and precompensation are performed primarily by U1, U3, U5, U4, U16, and U22. Almost all of these two functions are internal to these IC's. Therefore, an understanding of the functions requires a careful study of the IC's data sheets.

The only control a user has over the precompensation functions is in the amount of precompensation involved. You can exercise this control by adjusting R3 and R4.

### Interrupts

There are two interrupts that the Floppy Disk Controller Card can generate: the interrupt request (INTRQ) and the data request (DRQ). Both of these interrupts originate from the 1797. The INTRQ signal is sent to indicate a command completion or an error. The DRQ signal is sent to indicate that data will be accepted in response to a disk read or write command.

The interrupts can be detected two ways, as either a vectored interrupt on any of the bus interface pins from 4 to 11, or as a bit set in the status port, U31, which can then be polled by the CPU.

The INTRQ signal also pulls the bus out of an error-caused wait state by making the pin 5 Q output of U26, part A, high.

#### **Drive Interfaces**

There are two drive interfaces: one for the 8" drives and one for the 5.25" drives.

#### 8" Drive Interface

The 8" drive interface, which is designed for use with a standard 50-pin Shugart-compatable (SA801 or SA851) disk drive, connects to the drives cable through P1. All output signals to the drives are buffered through U8 and U10 except WG and HEADLOAD. The WG signal is sent through transistor Q2, as described in "Power Up" on Page 6.24. The HEADLOAD signal is inverted by the U7 NOR gate C before being transmitted to the drives.

All input signals except READY and TWOSIDED are buffered through U9, part A, when part A is enabled by a high on the 8"/5" line. The READY signal is inverted by U6 NAND gate B, while the TWOSIDED signal is inverted by U6 NAND gate D.

#### 5.25" Drive Interface

The 5.25" drive interface connects to the drive cable through the P2. All output signals to the drives are buffered through U11 and U10 except WG and MOTOR. The WG signal is sent through Q3, while MOTOR is sent through U7 gate B, a NOR gate that conducts when either the MOTOR or the MOTOR ON DELAY signal is active. (The MOTOR ON DELAY signal keeps the motor running on a drive after the drive access operation is completed, under the assumption that the first access will be followed shortly by another access. This saves the time it would take for the drive motor to come to speed after it has been selected and before it can be accessed.)

All input signals are buffered through U9, part B, when part B is enabled by the 8"/5" line.

# **TROUBLESHOOTING**

In case of improper operation, check the following items:

- Is a diskette installed in the drive?
- Are all of the cables connected properly at each end?
- Are the jumpers on the Disk Controller Card connected properly?
- Is the Disk Controller Card seated properly in the socket?

If the answer to all of the above questions is yes, and the Card still does not work properly, then you should call:

Your local Zenith Data Systems Dealer;

or

 The nearest Authorized Zenith Data Systems Service Center (check the list accompanying this product or look in the yellow pages under "Data Processing Equipment");

or

The nearest Heathkit Customer Center;

or

 Zenith Data Systems, Customer Service Assistance, at (312) 671-7550. IMPORTANT: Be prepared to furnish the following information. It will be helpful in diagnosing and repairing your unit.

- A. The problem you are having.
- B. The name and model of your computer system.
- C. The system configuration.
- D. Any additional information that will help describe your system.

## **Troubleshooting Chart**

If you want to service your Card yourself instead of sending it to Zenith or Heath for servicing, check the chart below for possible causes to the problems your Card may be having.

PROBLEM	POSSIBLE CAUSE
Drive access light does not turn on when diskette is booted.	Check for proper connections of floppy cable inside Computer.     Check for correct placement of Disk Controller in bus connector.     Be sure DIP switch on Disk Controller is set at the correct address.     Check positions of P1 and P2 on the Disk Controller.     Be sure drive 1 is jumpered for drive 1 selection.     Verify a properly configured and compatible disk drive.
All diskette access lights turn on and remain on.	Drive cable is connected with marked edge on the wrong side.     Drives configured incorrectly.
Two drives turn on when a boot operation is selected.	Two drives have their selection jumpers programmed the same.
Computer will not accept boot command, returns to hand prompt, or starts to boot but does not return to hand prompt without reset.	<ol> <li>Be sure diskette is bootable.</li> <li>Be sure diskette is installed in selected drive before boot command is given.</li> <li>Be sure DIP siwtch on Disk Controller is set at the correct address.</li> <li>Be sure drive 1 is jumpered for drive 1 selection.</li> <li>Be sure DIP switch bits 0 and 1 are selected for the type of drive being used.</li> </ol>

## **CALIBRATION**

If you have an assembled Disk Controller Card, it has been calibrated at the factory to operate properly with Zenith Data Systems (ZDS) and Heath disk drives. Therefore, if you are using ZDS/Heath Equipment, you probably will not need to recalibrate your assembled Controller Card. However, if your Card is accidentally uncalibrated, or if you are not using ZDS/Heath equipment, follow the procedures below.


## **Equipment Needed**

You will need the following equipment to most precisely calibrate your Disk Controller Card:

- A digital voltmeter (DVM) with at least a four-digit readout.
- A 10 MHz bandwidth, calibrated, laboratory-quality oscilloscope with a sweep speed of 50 ns./division and a vertical deflection of 2 V/division, and a low capacitance (X10) probe.
- A frequency counter capable of six-digit accuracy at 4 MHz.
- A blank 8" diskette (or a 5.25" diskette if you are using only 5.25" drives in your system).

## **Precompensation Calibration**

Usually, two values of precompensation are needed: one for 5.25 " drives and one for 8" drives. Accordingly, there are two precompensation adjustment screws on the Disk Controller Card. Potentionmeter R4 is used to set the higher value of precompensation, and potentionmeter R3 is used to set the lower value of precompensation. Pictorial 6-5 (Fold-out from Page 6.34), shows the locations of these two potentionmeters.



PICTORIAL 6-5
Calibration Locations

## **CALIBRATION**

Jumper J2 selects whether the 5.25" or the 8" drive will receive the lower value of precompensation. Pictorial 6-5 shows the location of J2 on the Card.

#### Perform the calibration as follows:

- Turn the Computer off and remove the Disk Controller Card.
- 2. Turn R3 fully counterclockwise and R4 fully clockwise.
- Insert the Disk Controller into the S-100 bus and turn the power on. Allow the Computer to warm up for five minutes.
- 4. Attach the oscilloscope's probe to CP3 and the probe's ground clip to GND. See Pictorial 6-5.
- 5. Determine the values of write precompensation that the 5.25" and 8" drives need (the manufacturers of the drives should supply this information with their product). If the value of precompensation is higher for the 5.25" drives, or if you only have 5.25" drives, go to Step 9. If the value of precompensation is higher for the 8" drives, or if you have only 8" drives, go to Step 6. All Heath/Zenith floppy drives require 120 ns of write precompensation.
- Format a blank 8" diskette in any of the 8" drives by running the FORMAT program provided on your operating system diskette.
- 7. While FORMAT is running, turn R3 to adjust the pulse width displayed on the oscilloscope to the value of write precompensation needed by your 8" drives. If you do not have 5.25" drives, you have completed the precompensation calibration; proceed to "Data Separator Calibration". If you do have 5.25" drives, continue with the next step.

## **CALIBRATION**

- 8. Format the 5.25" diskette. While FORMAT is running, turn R4 to adjust the pulse width displayed on the oscilloscope to the value of write precompensation needed by your 5.25" drives. Proceed now to Step 15.
- 9. If you have both 5.25" and 8" drives, perform the next step. If you have 5.25" drives only, go to Step 11.
- 10. Cut the foil on the circuit board that connects the middle hole of J2 to the "8<5" hole, the location of which is shown in Pictorial 6-5.
- 11. Format a blank 5.25" diskette in any of the 5.25" drives by running the FORMAT program provided on your operating system diskette.
- 12. While FORMAT is running, turn R3 to adjust the pulse width displayed on the oscilloscope to the value of write precompensation needed by your 5.25" drives. If you do not have 8" drives, you have completed the precompensation calibration; proceed to "Data Separator Calibration." If you do have 8" drives, go to the next step.
- 13. Format the blank 8" diskette.
- 14. While FORMAT Is running, turn R4 to adjust the pulse width displayed on the oscilloscope to the value of write precompensation needed by your 8" drives.
- 15. Remove the oscilloscope probe.

This completes the precompensation calibration.

### **Data Separator Calibration**

Perform the calibration as follows:

- Turn the Computer on. Allow at least five minutes for the Disk Controller Card to reach operating temperature.
- Make sure the disk drives are not selected.
- 3. Set the DVM's voltage range to 2 V. Attach the common lead to GND and the positive lead to CP2.
- Adjust R2 (shown in Pictorial 6-5) for a reading of 1.400
   V.
- 5. Remove the voltmeter test leads.
- 6. Set the six-digit frequency counter to count 4 MHz.
- 7. Attach the shield lead to GND and the signal lead to CP1.
- Adjust R1 (shown in Pictorial 6-5) for a reading of 4.000 MHz.
- Repeat Steps 2 through 8 until there is no further improvement and the 1.4 V and 4 MHz readings occur simultaneously. There will be some (but not much) interaction between these adjustments.
- 10. Remove the test leads and turn the Computer off.

This completes the calibration procedure.

NOTE: Format the blank diskettes used in this procedure again before you use them for recording files.

# REPLACEMENT PARTS LIST

CIRCUIT HEATH Comp. No. Part No.

DESCRIPTION

### **Resistors**

All resistors are 1/4 W, 5%, unless specified otherwise.

R1	10-1154	10 k $\Omega$ variable, 1/2 W, 10%
RP1	9-106	10 kΩ resistor pack, 5 W
R2	10-1180	100 k $\Omega$ variable, 1/2 W, 10%
RP2	9-119	10 kΩ resistor pack, 5 W
R3	10-1137	2000 Ω variable, 3/4 W, 20%
RP3-RP4	9-120	150 $\Omega$ resistor pack
R4	10-1137	2000 Ω control
R5	6-470-12	47 Ω
R6	NOT USED	
R7	6-2540-12	$47 \mathrm{k}\Omega$ , $1\%$
R8	NOT USED	
R9	6-105-12	1 ΜΩ
R10	6-102-12	1000 Ω
R11	6-392-12	3900 Ω
R12	6-185-12	1800 $\Omega$
R13	6-2502-12	$47 \mathrm{k}\Omega$ , $1\%$
R14	NOT USED	
R15	6-7200-12	720 Ω, 1%
R16-R17	6-2502-12	25 kΩ, 1%
R18	6-124-12	120 kΩ
R19	6-2370-12	237 Ω, 1%
R20	6-105-12	1 MΩ
R21	6-392-12	3900 Ω, 1%
R22	6-1001-12	2200 Ω, 1%
R23	6-102-12	1000 $\Omega$
R24	6-124-12	120 kΩ
R24A-R24B	6-101-12	100 Ω
R25-R26	6-102-12	1000 Ω

## **Capacitors**

C1	25-197	1 μF tantalum
C2	NOT USED	
C3	29-71	.47 μF, 100 V, 1%

CIRCUIT HEATH DESCRIPTION Comp. No. Part No.

## Capacitors (cont'd)

C4-C6	25-220	10 μF tantalum
C7-C8	21-762	.1 μF ceramic
C9-C25	21-785	22 pF ceramic
C26	25-197	1 μF tantalum
C27-C28	21-762	.1 μF ceramic
C29	20-709	36 pF
C30	25-921	47 μF tantalum
C31-C34	21-762	.1 μF ceramic
C35	25-220	10 μF tantalum
C36-C37	21-762	.1 μF ceramic
C38-C39	21-746	180 pF
C40-C47	21-762	.1 μF ceramic
C48	21-197	1 μF tantalum
C49	25-220	10 μF tantalum
C50-C63	21-762	.1 μF ceramic

## **Inductors**

L1	235-229	35 μΗ
L2-L18	475-31	1.22 µ⊦
L19-L23	235-229	35 u.H

## **Crystal Oscillator**

U18 150-132 4 MHz

## **Semiconductors**

See "Semiconductor Identification"

## SEMICONDUCTOR IDENTIFICATION

This section is divided into two parts; "Component Number Index" and Part Number Index." The first section provides a cross-reference between semiconductor component numbers and their respective Part Numbers. The component numbers are listed in numerical order. The second section provides a lead configuration detail (basing diagram) for each semiconductor Part Number. The Part Numbers in the second section are also listed in numerical order.

## **Component Number Index**

This index shows the Part Number of each semiconductor.

CIRCUIT	HEATH
COMPONENT	PART
NUMBER	NUMBER
D1-D3 Q1 Q2 Q3 U1 U2 U3 U4 U5 U6 U7 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 U19	56-84 417-246 417-937 417-937 443-998 NOT USED 443-1000 443-730 443-999 443-792 443-1063 443-72 443-824 443-753 443-72 443-730 443-811 443-730 443-811 443-730 443-1040 443-1040 443-877 4 MHz oscillator 443-752

CIRCUIT	HEATH
COMPONENT	PART
NUMBER	NUMBER
U21 U22 U23 U24 U25 U26 U27 U28 U29 U30 U31 U32 U33 U34 U35 U36 PS1 PS2 PS3	443-875 443-997 443-798 443-877 443-800 443-728 443-779 443-971 443-805 443-701 443-791 443-791 443-791 443-791 443-791 443-791 443-791 443-791 443-791 442-663 442-708

# SEMICONDUCTOR IDENTIFICATION

## **Part Number Index**

This index shows a lead configuration detail (basing diagram) of each semiconductor part number.

#### **Diodes**

HEATH PART NUMBER	MAYBE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
58-84	1N4148	1 mA 75 V SILICON	IMPORTANT: THE BANDED END OF DIODES CAN BE MARKED IN A NUMBER OF WAYS.  BANDED END (CATHODE)

#### **Transistors**

HEATH PART NUMBER	MAYBE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
417-246	TIS74	FET	S G G
417-937	MPS2369	200 mA 15 V NPN SILICON	E B B C C E C C

# SEMICONDUCTOR IDENTIFICATION

## **Integrated Circuits**

HEATH PART NUMBER	MAYBE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
442-54	UA 7805	+5VREGULATOR	OR TRA
442-663	LM 78M12	+ 12 V REGULATOR	IN IN COM OUT
442-708	LM 2904	ADJUSTABLE REGULATOR	V OUT VOUT VIN
443-72	SN 7417	HEXBUFFERS	V <sub>CC</sub> 6A 6Y 5A 5Y 4A 4Y 8  F B C 7  1A 1Y 2A 2Y 3A 3Y GND

(cont'd)

#### Integrated Circuits (Cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-728	74LS00	QUAD NANDS	V <sub>CC</sub> 4B 4A 4Y 3B 3A 3Y 12 11 10 9 8 P
443-730	74LS74	DUAL D FLIP-FLOPS	Vcc 2 CLR 2D 2CK 2 PR 2Q 2 \(\bar{Q}\) 14 13 12 11 10 9 8    CLR 0   FFA \(\bar{Q}\)   CK PR 0   FFB \(\bar{Q}\)   CLR \(\bar{Q}\)   FFB \(\bar{Q}\)   CLR \(\bar{Q}\)   CLR \(\bar{Q}\)   CLR \(\bar{Q}\)   O   O   O   O   O   O   O   O   O
443-752	74LS175	QUAD D FLIP-FLOPS	V <sub>CC</sub> 4Q 4Q 4Q 4D 3D 3Q 3Q CLOCK 10 15 14 13 12 11 10 9 CLR CK D D CK CLR Q Q Q CLEAR 1Q 1Q 1D 2D 2Q 2G GND
443-753	74S240	OCTALTRI- STATE BUFFERS	Vcc 26 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1

(cont'd)

HEATH PART NUMBER	MAYBE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-779	74LS02	QUADNORS	V <sub>1 C</sub> 4Y 4B 4A 3Y 3B 3A 1D 1D 9 8 1D
443-791	74LS244	TRI-STATE BUFFER/DRIVERS	Vcc 2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1 17 16 15 14 13 12 11 1
443-792	74LS132	QUAD NANDS	V <sub>CC</sub> 4B 4A 4Y 3B 3A 3Y 11 11 10 9 8 8 C
443-798	74LS20	DUAL 4-INPUT NANDS	VCC 2D 2C NC 2B 2A 2Y B B B B B B B B B B B B B B B B B B

(cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-800	74LS27	TRIPLE 3-INPUT NORS	V <sub>CC</sub> 1C 1Y 3C 3B 3A 3Y 12 11 10 9 8 8 1
443-805	74LS273	OCTAL D FLIP-FLOPS	Vcc 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLOCK 20 19 18 17 16 15 14 13 12 11  Q D D CK CK CLEAR CLEAR CLEAR CLEAR  CLEAR CLEAR CLEAR CLEAR CLEAR  CLEAR CR CK
443-811	74LS125	QUAD TRI-STATE BUFFER	Vcc 4C 4A 4Y 3C 3A 3Y 8 B B B B B B B B B B B B B B B B B B
443-824	74LS241	TRI–STATE BUFFER/DRIVER	Vcc 26 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 17 16 15 14 13 12 11 11

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-863	74LS374	OCTAL D TRI-STATE FLIP-FLOP	Vcc 8Q 8D 7D 7Q 6Q 6D 5D 5Q 6 G 1
443-875	74LS32	QUAD 2-INPUT OR	V <sub>CC</sub> 48 4A 4Y 38 3A 3Y D C 8 8 8 4A 4Y 3B 3A 3Y D C C 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
443-877	74LS138	3-line to 8-line DECODER	DATA OUTPUTS  VCC YO Y1 Y2 Y3 Y4 Y5 Y6  16 15 14 13 12 11 10 9  YO Y1 Y2 Y3 Y4 Y5  A B C G2A G2B G1 Y7  SELECT ENABLE OUTPUT
443-900	74\$74	DUAL D FLIP-FLOP	VCC 2 CLR 2D 2CK 2PR 2Q 2Q 14 13 12 11 10 9 8

#### Integrated Circuits (Cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-971	74LS688	8-BIT COMPARATOR	V <sub>CC</sub> P-Q Q7 P7 Q6 P6 Q5 P5 Q4 P4 20 19 18 17 16 15 14 13 12 11 1
443-997	1797	FLOPPY DISK CONTROLLER	MC T
443-998	1691	FLOPPY SUPPORT LOGIC	WDOUT 9 VEOC WDOUT

(cont'd)

## **Integrated Circuits (Cont'd)**

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-999	74LS624	VOLTAGE CONTROLLED OSCILLATOR	V <sub>CC</sub> CONTROL NC NC NC V <sub>CC</sub> OUTPUT  14 13 12 11 10 9 8  FREQ CONTROL Z  RANGE C <sub>EXT</sub> EN Y  GND RANGE CX1 CX2 ENABLE Y GND OUTPUT
443-1000	2143-01	4-PHASE CLOCK GENERATOR	V C C 1PW 04PW 03PW 02PW 01PW OUT STB IN OUT 18 17 16 15 14 13 12 11 10 10 10 10 10 10 10 10 10 10 10 10
443-1039	74LS365A	HEX BUFFER	VCC G2 6A 6Y 5A 5Y 4A 4Y 9 11 10 9 11 10 10 9 11 11 10 10 10 10 10 10 10 10 10 10 10


(cont'd)

HEATH PART NUMBER	MAY BE REPLACED WITH	DESCRIPTION	LEAD CONFIGURATION (TOP VIEW)
443-1040	96LS02	MULTIVIBRATOR	VCC CX2 RX2 CD2 II TO Q2 Q2  16 15 14 13 12 11 10 9  CX1 RX1 CD1 II TO Q1 Q1 GND
443-1063	74LS33	QUAD 2-INPUT BUFFER	V <sub>CC</sub> 4Y 4B 4A 3Y 3B 3A 12 11 10 9 8 8 1 12 11 10 9 8 8 1 12 11 10 10 9 8 8 1 12 11 10 10 9 10 10 10 10 10 10 10 10 10 10 10 10 10


#### CIRCUIT BOARD X-RAY VIEW

NOTE: To find the PART NUMBER of a component for the purpose of ordering a replacement part:

- A. Find the circuit component number (R13, R14, etc.) on the X-Ray View.
- B. Locate this same number in the "Circuit Component Number" column of the "Replacement Parts List."
- C. Adjacent to the circuit component number, you will find the PART NUMBER and DESCRIPTION which must be supplied when you order a replacement part.



CIRCUIT I (Shown from the concomponent



CIRCUIT BOARD X-RAY VIEW from the component side. The foil on the component side is shown in red.)

Refer to the Schematic and pages 6.13-6.15 for pin and signal numbers.

A0-A7

Address bits.

ALE

Address latch enable. Data and address lines from the CPU have valid information.

**BDSEL** 

The H/Z-207 board is selected (enabled).

CLK

Clock signal.

CS

Chip select. When asserted, the 1797 chip

is enabled.

D0-D7

Data bits on the H/Z-207 board's internal

data bus.

DDEN

Double-density enable.

DI0-DI7

Data-in bits on the S-100 bus ("in" with

respect to the CPU, not the controller).

DIR

Direction of drive head. When high, the

drive head is stepping in. When low, the

drive head is stepping out.

DO0-DO7

Data-out bits on the S-100 bus ("out" with respect to the CPU, not the Controller).

Data request. The 1797 data register

needs data for write operations or the re-

gister has data for read operations.

DSA

DRQ

Drive select A. In combination with DSB,

addresses the drives.

DSB

Drive select B. In combination with DSA,

addresses the drives.

**EARLY** 

Write data bit early to disk drive (used for

precompensation).

HLD Head load.

HLT Head load timing. The drive head is not

engaged when this signal is low.

INDEX The index hole on the diskette has been

detected.

INTRQ Interrupt request. H/Z-207 board has input

for the CPU.

LATE Write data bit late for drive precompensa-

tion.

MR Master reset pin on the 1797 Controller

chip that sets all registers in the chip to

a known state.

pDBIN Data request on data-in bus.

pSTVAL\* Satus valid.

pSYNC New bus cycle may begin.

PD Pump down. Decreases the frequency of

the raw read data tracking clock.

PRECOMP Enables precompensation when low.

PU Pump up. Increases frequency of the raw

read data tracking clock.

pWR Valid data is on data-out bus (write bus).

RAW READ Unprocessed data from the drive.

RCLK Clock that separates data from drive data

and clock stream.

RDD Data and clock stream from the drive.

RDME Data or status signals input for the bus are

enabled.

RDY Slave board is ready. (The H/Z-207 board

is a slave board.)

RE Read enable. Enables the 1797 chip for

read operations when low.

READY The 8" disk drive is ready.

RESET Reset signal.

SIDE1 Otherwise known as side select output.

When high, side 1 is selected in the drive.

When low, side 0 is selected.

sINP Status signal signifying data input to the

bus (read cycle) may occur.

sOUT Status signal signifying data output from

the bus (write cycle) may occur.

STEP Steps the drive head one step per pulse.

STB Strobe output from the 1691.

TG43 Track greater than 43. The drive read/write

head is over or past track 43 (track of manadatory precompensation in double-densi-

ty 8" diskettes).

TK0 Track 0. The drive read/write head is over

track 0 on the diskette.

TWOSIDED The 8" drive is set for two-sided operation

with a two-sided diskette.

VFOE/WF VFO enable/write fault. When WG is as-

serted, VFOE/WF flags write faults when deasserted, terminating any write command. When WG is deasserted, VFOE/WF enables the data separator in the

1691.

VI0-VI7\* Vector interrupts.

WAIT RDY line is low (not ready).

WAITEN Wait enable. Set the RDY line low on all

accesses of the 1797 data register.

WD Write data. Contains the data to be written

onto the diskettes as well as the clock sig-

nals.

WDIN Write data into the 1691 phase lock loop

control.

WDOUT Write data out of the 1691 phase lock loop

and precompensation controller.

WG Write gate. Output to the disk drive is

valid.

WE Write enable. Enables the 1797 chip for

write operations.

WPRT Write protect. When this signal is re-

ceived, no write command can take place and the write protect bit in the status regis-

ter is set.

WRDATA Precompensated write data pulses that

have been reshaped by U16.

5DS0-5DS3 Five-inch drive select signals.

5"FASTSTEP Enables fast stepping in the 5.25" drives.

8"/5" Selects between the 8" and the 5.25"

drives.

8DS0-8DS3 Eight-inch drive select signals.

CLOCK Master clock signal.

01-04 Precompensation phase signals.

# 5-1/4" Floppy Drives

Description	7.2
Programming	7.3
Cable Connections	7.5
Operation	7.6

#### **DESCRIPTION**


The Z-207-3 5-1/4" Floppy Drive is a mass storage device that stores programs and information for your computer.

Information is stored on two sides of a 5.25-inch, oxide-coated diskette with 40 tracks per side. This drive is capable of double-density operation when it is used with a double-density controller, like the one supplied in the H/Z-100 family computers.

The recording heads are single Read/Write gap-type heads. The head carriage is positioned by a stepper motor that moves the head carriage in .02083" steps, producing 48 tracks per inch (TPI). The disk controller card in your Computer is the interface between the computer bus and the Disk Drive.

A transducer in the Drive detects the presence or absence of a notch in the diskette to insure write protection. If the notch is not detected, a signal is transmitted to the controller to indicate a read-only condition. If the notch is detected, the signal indicates a read/write condition.

The diskettes load quickly and easily through the slot in the front panel.



Pictorial 7-1
Drive Programming

<sup>\*</sup>Must be installed in hardware unit zero if only one 5-1/4"floppy drive is installed in the Computer.

#### **PROGRAMMING**

#### **Programming Plugs**


Refer to Pictorial 7-1 for the following steps.

- If this Drive is to be hardware unit 0, cut the programming plug as shown in Part A of the Pictorial.
- If this Drive is to be hardware unit 1, cut the programming plug as shown in Part B of the Pictorial.

#### Terminator IC's

Each Drive is supplied with a terminator IC installed in it. (See Pictorial 7-1.) However, each Computer system, no matter how many 5-1/4" floppy drives it has, should have only one drive with a terminator IC installed in it. This terminator IC should be located in the drive that is physically last on the flat cable. Perform the following step that pertains to your system.


- If your system has only one Drive, leave the terminator IC installed in the Drive.
- If your system has two Drives, refer to Pictorial 7-2 and remove the terminator IC from Drive X.



Pictorial 7-2
Two-Drive System Termination

# **CABLE CONNECTIONS**

Refer to Pictorial 7-3 for a view of cable connections.



Pictorial 7-3 Connecting Drive Cables

#### **OPERATION**


#### **Diskette Loading**

Refer to Pictorial 7-4, open the front panel door, and insert the diskette with the label up as shown. Then close the door.

#### **Diskette Handling**


The diskette can be easily damaged. Handle it carefully as follows:

- 1. Keep the diskette in its storage envelope whenever it is not in the Floppy Disk drive.
- 2. Keep the diskette away from magnetic fields. Magnetic fields can distort the recorded data on the diskette.
- 3. Replace damaged or worn storage envelopes.
- 4. Write on the plastic jacket only with a felt-tip pen. Do not use a lead pencil or ball-point pen.
- 5. Keep the diskette away from hot or contaminating materials.
- 6. Do not expose the diskette to sunlight.



#### **Write-Protect**

This diskette can be write protected so that it cannot be written on. To do this, cover the side notch with a tab or opaque tape. See Pictorial 7-5.



Pictorial 7-5
Write Protection

# **Power Supply**

Power Line C	onsiderations	 8.2
Specifications	***************************************	 8.3

#### POWER LINE CONSIDERATIONS

The power supply is a line-operated, voltage-fed, half-bridge, switching-type power supply. It first converts the AC line voltage to direct current and then chops this DC into a quasi-squarewave. This squarewave drives the primary of an inverter transformer. The secondary currents are converted to low voltage DC by rectifiers and filters.

The 115/230 switch (located on the rear of your Computer), is normally set at 115. This corresponds to the normal line voltage in the U.S.A. However, if you intend to use your Computer on 220 volts, reset the switch to the 230 position. (NOTE: Do not attempt to change the fuse that is inside your power supply. It is the proper value for both 115 and 230-volt operation.) Also, read and comply with the following information.

The plug on the power cord is for standard 115 VAC outlets. For 230 VAC operation in the U.S.A., replace the line cord and connector in a manner such that your power connection conforms with section 210-21 (b) of the National Electric Code, which reads, in part:

"Receptacles connected to circuits having different voltages, frequencies, or types of current (AC or DC) on the same premises shall be of such design that attachment plugs used on such circuits are not interchangeable."

When you install the new plug, make sure it is connected according to your local electrical code. Units with three-wire line cords must always have the green wire connected to chassis ground.

NOTE: The power supply section of your Computer is not considered to be field serviceable. Therefore, if it ever becomes defective, you should exchange it or return it to an authorized service center.

#### **SPECIFICATIONS**

Maximum Turn-on Surge ..... 60 amperes for 1/2 cycle.

+ 12 VDC  $\pm$  5% at 5.2 amperes maximum with

+5 VDC load at 6 amperes.

Including ripple, 0.4 amperes minimum. Ripple: 120 mV peak-to-peak maximum.

+8 VDC, +10%, -5% at 8 amperes maximum. Including ripple, 150 mA minimum. Ripple: 120 mV peak-to-peak maximum.

+ 16 VDC, + 20%, - 10% at 1 ampere maximum. Including ripple, 5 mA minimum. Ripply: 150 mV peak-to-peak maximum.

- 16 VDC, +20%, - 10% at 1 ampere maximum at 5 mA minimum.

Ripple 120 mV peak-to-peak maximum.

## **SPECIFICATIONS**

All-In-One Version Only . . . . . . . . . Additional + 12 VDC  $\pm$  5% output at 1.5 amperes maximum. Ripple: 50 mV peak-to-peak maximum.

Zenith Data Systems reserves the right to discontinue products and to change specifications at any time without incurring any obligation to incorporate new features in products previously sold.

# **Chassis, Cabinet, & Cables**

Replacement Parts List		}.2
Cables Location/Description	9.	12
Circuit Boards & Hardware	9.	17

This Replacement Parts List includes the Z-100 All-in-One model and the Z-100 Low Profile model.


- Exploded Views
- Cables
- Hardware
- Circuit Boards
- Circuit Board Parts

Refer to the Parts List that corresponds to your Computer (Low-Profile or All-In-One).

#### **All-In-One Model**


The following Key Numbers correspond to the numbers on the All-in One parts pictorials. "ns" indicates a part that is not shown.

KEY NO.	PART NO.	DESCRIPTION
1	92-761	Top cover
2	92-763	Cabinet front
3	250-512	#8 self-tapping screw
4	204-2632	Slide latch
5	258-749	Spring
6	259-1	Solder lug
7	92-762	CRT drive assembly base
8	92-759	Main base
9	134-1257	40-conductor cable
10	64-899	Keyboard
11	391-653	Nameplate
ns	261-29	Rubber foot




**ALL-IN-ONE** 


KEY NO.	PART NO.	DESCRIPTION
15	134-1247	34-conductor cable (disk drive to disk controller board)
16	200-1419	Drive chassis mounting plate
17	250-1264	6-32  imes 3/8" hex head screw
18	150-142	Disk drive (5 1/4" 48 tpi)
19	203-2129	Drive panel
20	250-1307	#6 $ imes$ 1/4" phillips head screw
21	203-2131	Dual drive escutcheon
ns	203-2141	Single drive escutcheon



KEY	PART	DESCRIPTION
NO.	NO.	
25	73-6	Grommet
26	204-2606	CRT support bracket
27	250-1264	6-32  imes 3/8" hex head screw
28	250-1318	#10 $ imes$ 1-1/2" hex head screw
29	253-98	#10 flat washer
30	234-297	CRT 12" green phosphor
	234-296	CRT 12" white phosphor
	234-295	CRT 12" amber phosphor
31	234-291	Yoke
32	203-2116	CRT support
33	173-964	Video deflection board
ns	345-1	CRT ground strap
35	250-1318	#10 $ imes$ 1-1/2" hex head screw
36	92-763	Cabinet front
34	234-292	Ground spring
37	234-268	Pincushion correction magnets




NO.	PART NO.	DESCRIPTION
40	206-1416	S-100 card cage
41	94-631	S-100 card rack
42	203-2139-1	Back panel
43	254-9	#4 lockwasher
44	252-2	Large 4-40 nut
45	134-1330	Floppy cable — 8" drive — 50 conductor
46	134-1254	Cable — RGB out
47	10-1192	Control — 500 $\Omega$
48	254-14	1/4" lockwasher
49	250-1307	#6 $ imes$ 1/4" sheet metal screws
50	252-39	1/4" × 32 nut
51	255-757	Spacer
52	462-952	Knob
53	234-201	Power supply –
		All-in-One model
	234-256	All-in-One model with
		Winchester drive
54	200-1218-1	Chassis
57	250-1307	#6 $ imes$ 1/4" sheet metal screw
58	485-44	Long plug
59	485-42	Small plug
60	485-43	Medium plug
61	485-51	Plug
ns	89-60	Line cord



#### **Low Profile Model**

The following Key Numbers correspond to the numbers on the Parts Pictorials. ns indicates part not shown.


KEY NO.	PART NO.	DESCRIPTION
1	92-758	Top cover
2	204-2605	Slide rail
ns	258-750	Spring
4	206-1456	Drive shield
6	150-142	Disk drive 5-1/4", 48 tpi
7	262-56	Threaded pin
8	250-512	#8 × 3/4" self-tapping screw
9	92-760	Drive shelf
10	203-2125	Escutcheon - dual drive
ns	203-2124	Escutcheon – single drive
11	234-200	Power supply - Low Profile
	234-257	Power supply - Lo Profile mode
		with Winchester drive
15	64-899	Keyboard
16	204-2638-1	Cable clamp
17	134-1257	40-conductor cable –
		video logic board to main
		board
ns	255-804	Large spacer to support video
		logic board
ns	261-29	Rubber foot
20	391-658	Nameplate



### REPLACEMENT PARTS LIST

NO.	PART NO.	DESCRIPTION
21	134-1254	7-conductor video RGB cable
22	134-1330	50-conductor flat cable
23	252-2	Large 4-40 nut
24	254-9	#4 lockwasher
25	94-631	Card rack
26	206-1416	Card cage
27	200-1418-1	Chassis
28		Nut
29	254-6	#6 washer
30	203-2139-1	Back panel
31	250-1307	#6 $ imes$ 1/4" sheet metal screw
32	254-14	1/4" lockwasher
34	434-107	Phono socket
38	485-42	Small plug
39	485-43	Medium plug
40	485-44	Large plug
ns	89-60	Line cord


# REPLACEMENT PARTS LIST



#### **CABLES**


PART NO.	DESCRIPTION
134-1330	50-conductor flat cable. From J16 on the rear panel to P1 on the disk controller board.
134-1257	40-conductor flat cable. From P304 and P305 on the video logic board to P104 and P106 on the main board.
134-1246	34-conductor flat cable. From J1 of each disk drive to P2 on the disk controller board.
134-1254	7-wire cable. From J9 on the rear panel to P303 on the video deflection board.
134-1265	Shielded cable from J14 on the rear panel to P301 on the video logic board.
89-60	Power line cord
89-65	Power line cord – Class B units

The following lists provide you with a description and location of the cables and connectors used in your Z-100 Low-Profile or All-In-One Computer. Part numbers for these cables are listed in the Replacement Parts List in this manual.



- A 8-wire socket (blk,wht,blu,blu,blu,yel,blk) to main board plug P101
- B 8-wire socket (blk,blk,red,red,red,blk,blk) to main board plug P102
- C 4-wire socket (red,blk,blk,wht) to the data separator card
- D 4-wire socket (red,blk,blk,org) to the disk drive. Plug P4 on your power supply may have two ferrite beads with sleeving on the red wire.
- E 4-wire socket (red,blk,blk,org) to the disk drive. Plug P5 on your power suppy may have two ferrite beads with sleeving on the red wire.
- F 4-wire socket (red,red,blk,blk) to the Winchester drive

### Video Logic Board




Pictorial 9-2 Video Logic Cables

40-conductor cable from plug P104 to the main board plug P304. Part number 134-1257.

40-conductor cable from plug P106 to the main board plug P305. Part number 134-1257.


### Keyboard



Pictorial 9-3 Keyboard Cables

20-conductor flex cable to the main board plug P105 10-conductor flex cable to the main board plug P107

#### **Video Deflection Board**



Pictorial 9-4
Video Deflection Cables

6-wire socket from the power supply and video board to the 10-pin plug on the video deflection board

2-wire socket from the horizontal yoke to the video deflection board (horiz yoke plug)

2-wire socket from the vertical yoke to the video deflection board (vert yoke plug)

### CIRCUIT BOARDS & HARDWARE

### **Circuit Boards**

PART NO.	DESCRIPTION
181-3630	Main board (8K ROM)
181-4106	Main board (16K ROM)
181-3631	Video logic board (B/W)
181-3267	Video logic board (color)
181-3763	Floppy disk controller board
234-202	Video deflection board

### Hardware

PART NO.	DESCRIPTION

#### #4 Hardware

250-1411	4-40 × 1/4" screw
250-1413	4-40 × 1/2" screw
254-9	#4 lockwasher
252-15	Small 4-40 nut
252-2	Large 4-40 nut

#### #6 Hardware

250-1422	$6-32 \times 1/4$ " flat head screw
250-1307	#6 $ imes$ 1/4" sheet metal screw
250-1325	6-32 × 1/4" pan head screw
250-1264	$6-32 \times 3/8"$ hex head screw
250-1199	#6 $ imes$ 5/8" self-tapping screw
254-6	#6 external lockwasher
254-1	#6 internal lockwasher
252-3	6-32 nut

#### **Other Hardware**

262-56 250-512 255-757	Threaded pins #8 × 3/4" self-tapping screw Small spacer
255-804	Large spacer
258-750	Spring

# **Programming Data**

Description
General Information
Devices Permitting User Programming 10.10
Port Addresses 10.11
Z-DOS Initialization Sequence 10.14
ASCII Chart
Escape Codes
Escape Codes Defined
Key Code Chart
Keypad Code Chart
Function Key Code Chart 10.60

### **DESCRIPTION**

This section of the Manual provides condensed system programming information. It is provided for the experienced programmer to help him understand the Computer System so he can develop his own software or firmware.

### 8085 Key Facts

Clock Speed:

5 MHz.

Address Space:

16 bits extended to 24.

Interrupts:

TRAP = (NMI or power failure) RST5.5, RST6.5, RST7.5 disabled. Vectored interrupts through 8259 dis-

abled by Mask.

DMA:

External devices, and processor

swap.

Reset:

Keyboard function.

#### 8088 Key Facts

Clock Speed:

5 MHz.

Address Space:

20 bits, extended to 24.

Interrupts:

NMI = (NMI or power failure).

TEST jumperable to 0 or 1.

Vectored by 8259.

DMA:

External devices, and processor

swap.

Reset:

Keyboard function.

#### **ROM Information**

Size:

4, 8, 16, or 32 kilobytes (by jumpers).

Address:

1016 – 1023K or, top 8k or every 64k or, every 8k in memory or, can be

deselected.

#### **RAM Information**

Size:

64k to 192k, in 64k increments, parity

standard.

Address:

Dependent on mapping ROM.

### Interrupt structure

Device Type:

8259A.

Number:

Master standard; slave optional.

LEVELS	MASTER
0 (Highest) 1 2 3 4	Error = Parity error or (S-100 pin 98). Processor swap interrupt. Timer (8253 Out 0 or Out 2). Slave 8259. Serial port A.
5	Serial port B.
6	Keyboard or display.
7	Printer.
LEVELS	CLAVE

LEVELS	SLAVE			
0	S-100 v	ectored	interru	ıpt 0.
1	11	**	**	1.
2	**	11	**	2.
3	11	11	**	3.
4	***	**	**	4.
5	11	**	11	5.
6	**	**	***	6.
7	11	11	11	7

#### **Processor Swapping**

The Computer contains two processors, with selection circuitry to enable the desired processor. Processor swap occurs when the presently selected processor writes to bit 7 (MSB) of the processor swap port (PSP). A 1 selects the 8088 and a 0 selects the 8085. The processor swap port is port FE.

When a processor swap occurs, the newly selected processor can restart from where it left off, or an interrupt can keep it from starting. Interrupt generation is enabled by writing a 1 to bit 1 of the PSP.

If interrupts are not masked, the currently selected processor is signalled when an interrupt is requested. If the MASK mode is selected, no interrupts will get through to the 8085 and the 8088 will service all interrupts. In the MASK mode, the 8088 is selected whenever an interrupt occurs. MASK is bit 0 (LSB) of the PSP. A 1 activates this function.

Bit	Definition
0	<ul> <li>0 = Both processors receive interrupts</li> <li>1 = Force a processor swap to 8088 if 8085 active</li> </ul>
1	<ul> <li>0 = Resume execution from previous address</li> <li>1 = Force an interrupt as newly selected processor becomes active</li> </ul>
7	0 = Select 8085 processor 1 = Select 8088 processor

#### **Memory Mapping**

Four options affect how the ROM is addressed. These options are enabled when the program writes to the memory control latch (MEMCTL). Latch bits 2 and 3 control the four options (bit 3 = MSB). The MEMCTL latch is at port FC.

The first option is used for power up. The two control bits are zero (B3=0, B2=0). In this mode, the ROM appears to be in all of address space during reads. Memory writes occur normally. The ROM code will perform a far jump (into itself), and then select another ROM addressing option.

The following chart shows which port bits control the four **ROM** configurations.

<u>BITS</u>	DEFINITION	
3,2	00 = Option 0	01 = Option 1
	10 = Option 2	11 = Option 3

Option 0, the power-up or master reset configuration, makes the code in ROM appear to be in all of memory when reads are performed. Writes, however, occur normally.

Option 1 makes the ROM code appear to be at the top of every 64 K page of memory.

Option 2 makes the ROM code appear to be at the top of the first megabyte of memory.

Option 3 disables the ROM.

When the ROM is selected, all other memory (except video RAM) is deselected to allow other memory to "share" the ROM's address space (phantom). NOTE: Be careful not to select video RAM when option 0 or 1 is enabled, and be careful when you select the video RAM when option 1 is selected.

RAM normally consists of from one to three banks of 64K bytes. This provides from 64 to 192K bytes of memory.

The RAM address configuration depends on the map control bits in MEMCTL. Bit 0 is MAPSEL0 and bit 1 is MAPSEL1.

The following chart shows which port bits control the various **RAM** configuration.

BITS	DEFINITION	
1,0	00 = Option 0	01 = Option 1
	10 = Option 2	11 = Option 3

Option 0, the power-up and master reset configuration, provides contiguous addressing; from 0 to 192K.

Option 1 swaps the RAM block from 0 to 48K with the block at 64 to 112K.

Option 2 swaps the RAM block from 0 to 48K with the block at 112 to 160K.

Option 3 swaps the RAM block from 4 to 60K with the block at 68 to 124K.

### **Parity**

Parity consists of a parity bit for each byte in RAM. This adds one, two, or three 64K-bit chips (depending on how much RAM is installed: 64K, 128K, or 192K) and the associated support circuitry.

RAM parity has two control options: ZERO\_PARITY and KILL \_PARITY. The ZERO\_PARITY option sets parity to the zero state regardless of the data pattern that was written, and forces a parity error to check the parity logic. The option is activated when the system writes a 0 to bit 4 of the Memory Control Latch (MEMCTL) port.


The KILL \_PARITY option disables the parity checking circuitry. This option is enabled when the system writes a 0 to bit 5 of the MEMCTL port. It also clears a parity error by first writing a 0 to bit 5 of the port and then a 1 to bit 5 of the port.

#### **Timer**

The 8253 timer has three channels. (See Pictorial 10-1). Each channel has an input (CLK), and an output (OUT). As shown, channels 0 and 1 are cascaded. CLK0 and CLK2 are tied to a 250 kHz (4  $\mu$ s) clock, and the CLK1 input is tied to the output of channel 0.

The two outputs that are available externally are OUT0 and OUT2. These are ORed together to produce the timer interrupt input of the 8259. A latch is provided which, when read by software, determines which of the channels caused the interrupt (TMRSTAT).

TMRSTAT must be cleared by the program after it is read. Bit 0 of TMRSTAT corresponds to OUT0, and bit 1 is OUT2. The appropriate latch is cleared by writing a 0 to that bit of TMRSTAT.



Pictorial 10-1

The 8253 data sheet is supplied in the Appendices portion of this documentation. The following chart is provided for the convenience of those who may already be familiar with the 8253 device.

<u>BIT</u>	DEFINITION				
0	<ul><li>0 = Use 16-bit binary counter</li><li>1 = Use 4-decade binary coded decimal counter</li></ul>				
1	000 = Mode 0	001 = Mode 1			
2	X10 = Mode 2*	X11 = Mode 3			
3	100 = Mode 4	101 = Mode 5			
4	00 = Counter latch	01 = Read/load least significant byte			
5	10 = Read/load most significant byte	11 = Read/load least significant byte, then most significant byte			
6	00 = Counter 0	01 = Counter 1			
7	10 = Counter 2	11 = undefined			

<sup>\*</sup>X = Don't care.

### DEVICES PERMITTING USER PROGRAMMING

Several of the major IC's in your Computer are user programmable. Please refer to the manufacturer's data sheets in the Appendices portion of this documentation for programming information. These IC's include:

8259's	Interrupt controllers
6845	CRT controller (CRT-C)
2661's	Synchronous/asynchronous data communica-
	tions controller
6821's	Parallel interface controller
8253	Timer
1797	Floppy disk controller

Also included in the Appendices is the S-100 proposed specifications, the 8085 instruction set and the IAPX 88 Book, which includes the 8088 instruction set.

### PORT ADDRESSES

The following chart lists the input/output port assignments for the H/Z-100 series computers.

<u>Device</u>	Port Address (in hexadecimal)
DIP Switch SW101	OFF
Processor Swap Port	OFE
High Address Latch	OFD
Memory Control Latch	OFC
8253 Timer Status	OFB
reserved by ZDS	0F6-0FA
8041A Keyboard Processor	0F4-0F5
8259A Master Interrupt Controller	0F2-0F3
8259A Slave Interrupt Controller	0F0-0F1
2661 Serial B (Modem Port)	0EC-0EF
2661 Serial A (Printer Port)	0E8-0EB
8253 Timer	0E4-0E7
Parallel Port (Main Board)	0E0-0E3
reserved by ZDS	0DF
Light Pen Control	0DE
6845 CRT Controller Video 68A21 Parallel Port reserved by ZDS ET-100 Trainer Parallel Input/Output ET-100 CRT Controller	0DC-0DD 0D8-0DB 0C0-0D7 0D4-0D7* 0CD-0CE*
Secondary Floppy Disk Controller	0B8-0BF
Primary Floppy Disk Controller	0B0-0B7
Primary Winchester Controller	0AE-0AF
Secondary Winchester Controller	0AC-0AD
reserved by ZDS	0A8-0AB

<sup>\*</sup> The ET-100 cannot house any S-100 cards. Therefore, future optional cards may use these addresses.

### PORT ADDRESSES

Device	Port Address (in hexadecimal)
Gateway (reserved) Network Card (NET-100) Expansion Memory Boards (Z-205) reserved by ZDS Development Port (Temporary)	0A4-0A7 0A0-0A3 098-09F 084-097 080-083
Primary Multiport Card (Z-204) Secondary Multiport Card (Z-204) reserved for non-ZDS vendors	060-07F 040-05F 000-03F

### **Memory Assignments**

<u>Device</u>	Port Address (in hexadecimal)		
MTR-100 (Monitor ROM — Firmware) reserved by ZDS Network Card (NET-100) Video RAM (Green Plane) Video RAM (Red Plane) Video RAM (Blue Plane) User RAM	0F000:0C000-0FFFF 0F000:01000-0BFFF 0F000:00000-00FFF 0E000:00000-0FFFF 0D000:00000-0FFFF 0C000:00000-0FFFF 00000:00000-0B000:0FFFF		
ET-100 Reserved Addresses (in above)	addition to those listed		
MTRET-100 (Monitor ROM — Firmware II) MTRET-100 (Monitor ROM — Firmware I)	0F000:08000-0BFFF 0F000:04000-07FFF		

Since the ET-100 trainer cannot accommodate S-100 cards, future H/Z-100 S-100 cards may utilize these memory locations.

### PORT ADDRESSES

#### **Parallel Port**

The parallel port is designed around U114 (68A21), the Peripheral Interface Adapter. The IC performs three functions: It operates as a printer port, it serves as a port for the light pen and it couples the video board vertical retrace signal to the CPU. The CPU accesses the PIA for programming or data transfer. At the same time it will chip-select the PIA by asserting the 6821CS control line from the I/O port decoder. The CPU asserts the OUT line, pin 21, when the Computer needs to write to the PIA. In all other cases, the PIA will remain in the read mode. Data transfer takes place when the CPU asserts WO for a write or DBIN for a read.

#### **Light Pen**

The light pen circuits consists of four ICs. By itself, the CPU will not respond to a signal from the light pen circuits. It requires a user-supplied program to set up interrupts, handle timing, and take care of bit locations pointed to by the light pen.

This section describes all phases of Z-DOS initialization from the time that control is passed from the system ROM until Z-DOS gives control to COMMAND.COM for standard system operation. Following the initialization description are some sample initialization programs.

Z-DOS start-up is basically a two-step process. First, the loader is loaded from sector zero of the diskette. Then, the loader loads IO.SYS from the diskette and passes control to IO.SYS. The IO.SYS:

- Loads the operating system.
- Loads COMMAND.COM.
- Passes control to COMMAND.COM.


The following sections thoroughly discuss each of these functions.

#### The Loader

The purpose of the loader is to load in IO.SYS and pass control to it. The first 512 bytes of every diskette (or full sector if sector sizes are greater than 512 bytes) is reserved for the loader. The loader resides in a known location on the diskette (the first 512 bytes) so that the system ROM can correctly locate it when the user issues the BOOT command to the ROM.


The loader is placed on the diskette by the FORMAT program. The same loader is used on each type of diskette, whether it is 8 inch or 5-1/4 inch. A small table located at offset 3 in the loader contains specific information about the type of diskette that it resides on. This disk information is placed in the loader by FORMAT just before FORMAT writes the loader onto a newly formatted diskette.

The system ROM loads in the loader at address 0:400. The contents of the instruction pointer (IP) is therefore 400, and the code segment (CS) register is 0. The other registers are assumed to contain random data. The loader assumes that the system ROM read is enough of track zero so as to have at least the first sector of the director already in RAM. This may be anywhere from 4 sectors to 17 sectors, depending on the disk format. This allows the loader to be smaller, since it does not have to read in the directory. (See Pictorial 10-2.)



Pictorial 10-2

The first thing the loader does is to relocate itself. This is because it must load IO.SYS at address 40:0. The loader relocates itself to address 400:400 and performs a long jump to this address + current IP. (See Pictorial 10-3.)



Pictorial 10-3
Relocation of Loader

Secondly, the loader sets up the registers into the 8080 memory model (CS=DS=SS=ES) and proceeds to collect information passed to it by the system ROM. This information includes boot device number, port address, and boot string. It then locates the ROM to the top of the 8088 address space.

Next, the loader locates the proper address that contains the first sector of the directory, and insures that the first named file is IO.SYS. It also determines if the diskette drive should be double stepped, which is necessary if 48 tpi media is used in a 96 tpi drive. Once IO.SYS is located, its starting sector number and size in sectors is computed, and it is then read into memory at address 40:0. Note that the loader assumes that IO.SYS file is contiguous on the diskette and is less than 16 K bytes long.

The disk layout of track 0 is:


```
Track 0
Sector 0 — Loader (512 bytes).
— FAT* #1 (Varies).
— FAT #2 (Same as FAT #1, used for backup).
— Directory (Varies, 32 bytes per entry).
— Data space to end of diskette.
```

\*FAT (File Allocation Table)

The specific disk layouts for the different diskette formats is as follows. The first number is the starting sector number, and the number in parenthesis is the size in sectors.

	<u>48 ss</u>	<u>48 ds</u>	<u>96</u>	<u>8" ss</u>	<u>8" ds</u>
Loader	0 (1)	0 (1)	0 (1)	0 (4)	0 (1)
FAT #1	1 (1)	1 (1)	1 (1)	4 (6)	1 (2)
FAT #2	2 (1)	2 (1)	2 (1)	10 (6)	3 (2)
Directory	3 (4)	3 (7)	3 (9)	16 (26)	5 (2) 5 (6)
Data	7 (313)	10 (630)	12 (1268)	42 (1960)	11 (1221)
Bytes/sector	512	512	512	128	1024

Once IO.SYS has been read into memory at address 40:0 (see Pictorial 10.4), the loader executes a far jump to IO.SYS, and the source index (SI) register points to the diskette parameter table mentioned in the discussion of FORMAT above. The only error messages issued by the loader will be "No System" if IO.SYS is not the first file on the diskette, or "I/O error" if a read error occurs while IO.SYS is being loaded. Note that the loader does not do retries on read operations.



Pictorial 10-4 Loader-IO.SYS

#### IO.SYS

IO.SYS is entered at address 40:0, with SI pointing to the disk parameter table contained in the loader (see the following table). The IO.SYS insures an 8080 memory model (CS = DS = ES = SS), and then sets its stack pointer to a memory address in the IO.SYS workspace. It then moves the loader information table into a known location in IO.SYS for future access.

#### **Loader Disk Parameter Table**

```
Near JMP.
Byte
       0 - 2
                                   Version number (should be 1).
       3
       4 - 5
                                   Sector size in bytes.
                                   Sectors per cluster.
       6
                                   Number of reserved sectors.
       7
                              =
       8 - 9
                                   Number of FATs (should be 2).
       10 - 11
                                   Number of director entries.
       12 - 13
                                   Number of sectors on the disk.
       14
                                   Log 2 of sector size.
       15
                                   Sectors per track.
                              =
       16 - 17
                                   First sector number of data area.
       18
                                   Log 2 of cluster factor.
                                   First sector of directory area.
       19 - 20
       21
                                   Flag byte.
                Bit 0
                                   1 if double-sided.
                              ===
                                   1 if fast stepped.
                    1
                              =
                    2 - 3
                                   Not used.
       22
                                   Select byte.
                Bit 0 - 1
                                   Should be zero.
                              = 1 if 8" drive.
                    2
                    3
                                  Always = 1.
                                   1 if to use precomp.
                    4
                              Not used.
                    5 - 6
                                  1 if single-density.
       23 - 24
                                   Port number of controller.
```

IO.SYS next moves the ROM work space to the IO.SYS's workspace, so that it will not conflict with other pieces of the system.

#### Then the IO.SYS performs as follows:

- The interrupt vectors are all initialized to the default interrupt handler address, the wild interrupt handler.
- 2. The new ROM data segment address, and the keyboard interrupt handler address are set into the interrupt page.
- The interrupt routine addresses for the timer, slave 8259A, serial ports A and B, keyboard/display/light pen, parallel port, and the eight slave interrupt lines from the 8259A are set into the interrupt vector page.
- 4. The keyboard, serial A and serial B, and the PIA port are initialized with mode bytes and command port clearing, along with direction information for the PIA.
- 5. The light pen is set to cause CA1 to be set, but not issue interrupts on a 0 to 1 transition, and the V sync is set to cause CA2 to be set and to cause an interrupt on 0 to 1 transitions.

- The timer is then initialized, and a test is made to insure that the timer is functioning properly.
- 7. The slave 8259A is set for level-triggered cascading, and the 8086 interrupt is set to fully nested and non-buffered. The master 8259A is also set for the same configuration. At this point, interrupts are enabled.

The configuration information (setup by CONFIGUR) is now used to initialize the Z-DOS devices PRN, AUX, and CON. The defaults for these devices are:

PRN — Serial A, 4800 baud, DCD high

AUX - Serial B, 4800 baud, DCD high

CON — System CRT

At this point the sign-on message is printed, identifying IO.SYS, and IO.SYS and loader are checked for compatible revision numbers. If this is true, IO.SYS uses the information concerning device unit and port number, passed to it by the loader, to set up its disk tables and the default drive name used by Z-DOS.


### **Z-DOS Drive Mapping**

For each 5-1/4" and 8" drive in the system, IO.SYS restores the drive head. If it sees an invalid track zero indication, it marks the drive as imaginary in the drive table. Otherwise, it issues "10 steps out" and then another restore. Once it locates all the non-existant drives, it then locates a matching existing drive, and maps the imaginary drive into that existing drive. If it finds no existing drive, it marks the imaginary drive as real, and sets the flag to indicate that the system should not allocate any imaginary drives to this drive. This is done for the user who forgets to power on his 8" drives at boot time. Note that the existance/non-existance of 51/4" drives does not affect the settings of the 8" drives, or vice versa. See the following chart.

Drives Not Located	51/4"	Phy 51/4"	Drives 8"	
A:	1	R		
B:	R	I		
A: & B:	R	R		
C:			1	R
D:			R	1
C: & D:			R	R

NOTE: I indicates that the drive is imaginary, and R indicates that the drive is real. An imaginary drive will use the first real drive of the same type for all of its I/O.


The next address for the final location for the file Z-DOS.SYS is found by adding the total size of IO.SYS and its required work areas. Then the file Z-DOS.SYS is searched for in the directory. Z-DOS.SYS must be the second name in the directory for IO.SYS to be able to locate it. Again, the Z-DOS.SYS file is assumed to be contiguous and less than 64K bytes long. During proper operation the file Z-DOS.SYS is read into memory, the DOS\_INIT routine in Z-DOS.SYS is called with pointers to the disk parameter table, and a flag tells Z-DOS to size memory. (See Pictorial 10-5.)



Pictorial 10-5 z-pos.sys

The disk parameter table defines the number of valid disk drives, as well as all the possible sector/directory/diskette capacities. DOS\_INIT uses this information to calculate disk buffers, FAT buffers, and do some preliminary memory initialization and internal table setup. DOS\_INIT is located with the file Z-DOS.SYS.

On return from DOS\_INIT, IO.SYS turns on the keyboard, and then uses the appropriate function calls to load and execute the file COMMAND.COM. Once COMMAND.COM is loaded, control is passed to it, at which point it initializes itself, prints its header, checks for AUTOEXEC.BAT, gets the date and time from the user, and prints the system prompt. Then the operating system is fully in control, and the user is ready to begin executing programs. (See Pictorial 10-6.)



Pictorial 10-6 Initialization Complete

### **Sample Programs**

NOTE: Label definitions for the following programs can be found in the Z-DOS Distribution Disk II definitions files, or in Appendix I of Volume II of the Z-DOS Manual.

```
Initialize the Keyboard
                                 : Disable keyboard until ready
        VOM
                AL, ZKEYDK
        OUT
                ZKEYBRDC, AL
BINITKEY1:
        IN
                AL, ZKEYBRDS
                                 ; Wait for command to complete
                AL, ZKEYIBF
        TEST
                BINITKEY1
        JNZ
                 AL, ZKEYCF
                                 ; Flush typeahead buffer
        MOV
                 ZKEYBRDC.AL
        OUT
                AL, ZKEYBRDD
        TN
; Save video state set up by the ROM monitor
                 AL, ZVIDEO+PIADATA; Get current video state
        IN
                 BYTE PTR VIDEO ROM, AL ; Save it
        MOV
; Initialize the Serial port A
        XOR
                 AL, AL
                                  : Turn off unit
        OUT
                 ZSERA+EPCMD, AL
        IN
                 AL, ZSERA+EPCMD ; Reset mode reg ptr
        MOV
                 AL, EPSB1+EPCL8+EPA16X; Set mode reg 1
        OUT
                 ZSERA+EPMODE, AL
        MOV
                 AL, EPMR2A+EPB960; Set mode reg 2
        OUT
                 ZSERA+EPMODE, AL
        MOV
                 AL, EPNORM+EPRTS+EPRESE+EPRXEN+EPDTR
        OUT
                 ZSERA+EPCMD, AL ; Set Command port
                 AL, ZSERA+EPDATA; Clear input
        IN
                 AL.ZSERA+EPDATA
        TN
; Initialize the Serial port B
        XOR
                                  : Turn off unit
        OUT
                 ZSERB+EPCMD.AL
        IN
                 AL, ZSERB+EPCMD : Reset mode reg ptr
        MOV
                 AL, EPSB1+EPCL8+EPA16X ; Set mode reg 1
        OUT
                 ZSERB+EPMODE, AL
                 AL, EPMR2A+EPB960; Set mode reg 2
        MOV
        OUT
                 ZSERB+EPMODE.AL
        MOV
                 AL, EPNORM+EPRTS+EPRESE+EPRXEN+EPDTR
        OUT
                 ZSERB+EPCMD, AL ; Set Command port
                 AL, ZSERB+EPDATA; Clear input
        IN
        IN
                 AL, ZSERB+EPDATA
```

```
Initialize PIA port
        MOV
                AL, PIADDAC
                                 ; Set control ports for data
        OUT
                ZPIA+PIACTLA, AL
        OUT
                ZPIA+PIACTLB, AL
        MOV
                AL,01011111B
                                 ; Load initial data value for port A
        OUT
                ZPIA+PIADATA, AL
        MOV
                                 ; Load initial data value for port B
                AL, 11111111B
        OUT
                ZPIA+PIADATB, AL
                                 ; Set control ports for direction
        XOR
                AL.AL
        OUT
                ZPIA+PIACTLA, AL
        OUT
                ZPIA+PIACTLB, AL
        MOV
                AL, 10101111B
                                 ; Set direction reg for port A
        OUT
                ZPIA+PIADDRA, AL
        MOV
                AL, 11111100B
                                 ; Set direction reg for port B
        OUT
                ZPIA+PIADDRB, AL
; Make 0->1 transitions of light pen cause CA1 to be set, but do not cause interrupt
: Make 0->1 transitions of vsync cause CA2 to be set and cause interrupts
                AL, PIADDAC+PIAC12+PIAC23; Set control port A for data
        OUT
                ZPIA+PIACTLA, AL
; Disable transitions of parallel printer to cause interrupt
                                 ; Set control port B for data
                AL. PIADDAC
        OUT
                ZPIA+PIACTLB, AL
; Clear CA1, CA2 and CB1, CB2 by reading the port and then using
; dummy I/O to drive clock on PIA (and thus cause clear to occur)
        IN
                AL, ZPIA+PIADATA; Clear CA1, CA2
        IN
                AL, ZPIA+PIADATB ; Clear CB1, CB2
                AL, ZDIPSW
        IN
                                 ; Read from a "safe" place(the dip switch)
; Turn off clear of light pen/vsync so CA1/CA2 transitions can occur
        ΤN
                AL, ZPIA+PIADATA; Get current data value
                AL, 10100000B
                               ; Turn off clear of Vsync/Light pen flipflops
        OR
        OUT
                ZPIA+PIADATA, AL; Allow vsync to cause interrupts
 Initialize the Timer
; Make sure all counter read cycles are completed
        ΙN
                AL, ZTIMER+PITCO
        IN
                AL, ZTIMER+PITCO
```

```
ΤN
                AL.ZTIMER+PITC1
        IN
                AL.ZTIMER+PITC1
                AL, ZTIMER+PITC2
        IN
                AL, ZTIMER+PITC2
        ΤN
: Init counter modes
        MOV
                AL, PITSCO+PITRLW+PITMSW
                ZTIMER+PITCW, AL; Counter 0 - square wave generator
        OUT
                AL, PITSC1+PITRLW+PITMITC
        MOV
                ZTIMER+PITCW, AL; Counter 1 - event counter
        OUT
        MOV
                AL, PITSC2+PITRLW+PITMITC
                ZTIMER+PITCW, AL; Counter 2 - intr on terminal count
        OUT
: Init counter values
        XOR
                AL.AL
                                 : Timer 1
                ZTIMER+PITC1, AL
        OUT
        OUT
                ZTIMER+PITC1, AL
        MOV
                AX, ZTIMEVAL
                                 : Timer 0
        OUT
                ZTIMER+PITCO, AL
        MOV
                AL, AH
        OUT
                ZTIMER+PITCO, AL
: Wait for first rising clock from counter 0
                AL, OFFH-ZTIMERSO
        MOV
        TUO
                ZTIMERS, AL
        XOR
                CX,CX
                                 ; Get timeout value
TIMEL:
        IN
                AL, ZTIMERS
                                 ; Get status
                                 ; Has it occured yet ?
        TEST
                AL, ZTIMERSO
        LOOPZ
                TIMEL
                                 ; No, try again
        JNZ
                BINIC1
                                 ; If clock responded, then skip
                TIMERR
                                 ; Clock never responded
        JMP
BINIC1:
; Clear any pending interrupts
        MOV
                AL, OFFH-ZTIMERSO-ZTIMERS2
        OUT
                ZTIMERS, AL
 Initialize parity generation
                AL, BIOS MCL
        VOM
                                 : Get value of memory control latch
        TEST
                AL, ZMCLPK
                                 ; Is parity checking specified ?
        JΖ
                MEMIF
                                     No. skip
        AND
                AL, NOT ZMCLPK
                               : Turn off checking(and on generation)
        OUT
                ZMCL, AL
                                 : Output value
        Set up the Z-205 boards
        VOM
                DX,Z205BA
                                 : DX = base address
```

### Z-DOS INITIALIZATION SEQUENCE

```
MOV
                CX,Z205BMC
                                 : CX = number of boards
MEMILO:
        OUT
                DX.AL
                                 ; Set it up
        LOOP
                MEMILO
        XOR
                AX.AX
                                 : Start at segment 0
MEMIL:
        MOV
                DS.AX
                                 : Set up segment regs
        MOV
                ES, AX
                                 ; Get first word
        MOV
                AX.DS:0
        MOV
                                 ; Save a copy
                BX,AX
                                 ; Bump value
        INC
                AX
        INC
                WORD PTR DS:0
                                 ; Bump memory
        CMP
                AX, WORD PTR DS:0; Are they the same?
        JNE.
                MEMIC
                                    No, skip
        MOV
                WORD PTR DS:0, BX; Restore value
        XOR
                SI,SI
                                 ; Set up regs for move
        XOR
                 DI, DI
        VOM
                 CX,08000H
                                 ; Get number of words to move
        REP MOVSW
                                 : Move words onto themselves
MEMIC:
        MOV
                 AX, DS
                                 ; Get segment
                                 ; Point to next segment, finished ?
                 AX.01000H
        ADD
        JNZ
                MEMIL
                                     No, try again
        MOV
                 AX,CS
                                 : Restore seg regs
        MOV
                 ES.AX
        MOV
                 DS, AX
MEMIF:
  Initialize the Slave 8259A interrupt controller
                 AL, ICW10P+ICW1LT+ICW1IL4
        MOV
        OUT
                 ZS8259A+ICW1,AL; Level triggered, cascaded
        MOV
                 AL, ZS8259AI
                               : Get slave base interrupt number
        OUT
                 ZS8259A+ICW2,AL ; Set interrupt base number
                 AL, ZINTSLV
        MOV
        OUT
                 ZS8259A+ICW3,AL; Set slave number
        MOV
                 AL, ICW4UPM+ICW4SFN
        OUT
                 ZS8259A+ICW4,AL; Set processor to 8088, fully nested, non buffered
        MOV
                 AL, OFFH
        OUT
                 ZS8259A+OCW1, AL; Don't allow any interrupts
  Initialize the Master 8259A interrupt controller
    (interrupts are still disabled)
        MOV
                 AL, ICW10P+ICW1LT+ICW1IL4
        OUT
                 ZM8259A+ICW1,AL; Level triggered, cascaded
        MOV
                 AL,ZM8259AI
                               : Get Master base interrupt number
                 ZM8259A+ICW2,AL; Set interrupt base number
        OUT
```

# Z-DOS INITIALIZATION SEQUENCE

VOM	AL,ICW3S3
OUT	ZM8259A+ICW3,AL; Slave is connected to line 3
VOM	AL,ICW4UPM+ICW4SFN
OUT	ZM8259A+ICW4,AL; Set processor to 8088, special fully nested, nonbuffered
MOV	AL, NOT (OCW1IMO OR OCW1IM2 OR OCW1IM4 OR OCW1IM5 OR OCW1IM6)
OUT	ZM8259A+OCW1,AL; Allow Fatal hardware, timer, serial A,
	; serial B, and keyboard/video interrupts

OCT	DEC	HEX	CHAR	KEY	CTRL	DESCRIPTION
000	0	00	NUL		@	Null, tape feed.
001	1	01	SOH		Α	Start of Heading.
002	2	02	STX		В	Start of text.
003	3	03	ETX		С	End of text.
004	4	04	EOT		D	End of transmission.
005	5	05	ENQ		Ε	Enquiry.
006	6	06	ACK		F	Acknowledge.
007	7	07	BEL		G	Rings Bell.
010	8	80	BS	BACK	Н	Backspace; also FEB,
				SPACE		Format Effector
						Backspace.
011	9	09	HT	TAB	1	Horizontal Tab.
012	10	0A	LF	LINE	J	Line Feed: advances
				FEED		cursor to next line.
013	11	0B	VT		K	Vertical tab (VTAB).
014	12	0C	FF	•••	L	Form feed to top of
						next page.
015	13	0D	CR	RETUR	N M	Carriage Return to
						beginning of line.
016	14	0E	SO	•••	Ν	Shift Out.
017	15	0F	SI		0	Shift In.
020	16	10	DLE		Р	Data link escape.
021	17	11	DC1		Q	Device control 1: turns
						transmitter on (XON).
022	18	12	DC2		R	Device control 2.
023	19	13	DC3		S	Device control 3: turns
						transmitter off (XOFF).
024	20	14	DC4		Т	Device control 4.
025	21	15	NAK		U	Negative acknowledge:
						also ERR (error).
026	22	16	SYN		V	Synchronous idle (SYNC).
027	23	17	ETB		W	End of transmission
						block.
030	24	18	CAN		X	Cancel (CANCL). Cancels
						current escape sequence.

OCT	DEC	HEX	CHAR	KEY	CTRL	DESCRIPTION
031	25	19	EM		Υ	End of medium.
032	26	1A	SUB		Z	Substitute.
033	27	1B	ESC	ESC		Escape.
034	28	1C	FS			File separator.
035	29	1D	GS		]	Group separator.
036	30	1E	RS	•••	^	Record separator.
037	31	1F	US	•••	-	Unit separator.
040	32	20	SP			Space (Spacebar).
041	33	21	!	!		Exclamation point.
042	34	22	"	11		Quotation mark.
043	35	23	#	#	•••	Number sign.
044	36	24	\$	\$	•••	Dollar sign.
045	37	25	%	%	•••	Percent sign.
046	38	26	&	&	•••	Ampersand.
047	39	27	,	,	•••	Acute accent or
						apostrophe.
050	40	28	(	(		Open parenthesis.
051	41	29	)	)	•••	Close parenthesis.
052	42	2A	*	*		Asterisk.
053	43	2B	+	+	•••	Plus sign.
054	44 45	2C	,	1	•••	Comma.
055	45	2D	-	-	•••	Hyphen or minus sign.
056 057	46	2E 2F			•••	Period.
060	47	30	/ O	/	•••	Slash.
061	49	31	1	0 1	•••	Number 0.
062	50	32	2	2	•••	Number 1. Number 2.
063	51	33	3	3	•••	Number 3.
064	52	34	4	4	•••	Number 4.
065	53	35	5	5	•••	Number 5.
066	54	36	6	6	•••	Number 6.
067	55	37	7	7	•••	Number 7.
070	56	38	8	8	•••	Number 8.
070	57	39	9	9	•••	Number 9.
071	58	3A	9		•••	Colon.
072	59	3B	;	;	•••	Semicolon.
073	60	3C	,	, <	•••	Less than.
0/4	00	30		_	• • • •	Loss IIIaII.

<u>OCT</u>	DEC	HEX	CHAR	KEY	CTRL DESCRIPTION	SYMBOL
075	61	3D	=	=	Equal sign.	
076	62	3E	>	>	Greater than.	
077	63	3F	?	?	Question mark.	
100	64	40	@	<u>@</u>	At sign.	
101	65	41	Α	Α	Letter A.	
102	66	42	В	В	Letter B.	
103	67	43	С	С	Letter C.	
104	68	44	D	D	Letter D.	
105	69	45	Ε	E	Letter E.	
106	70	46	F	F	Letter F.	
107	71	47	G	G	Letter G.	
110	72	48	Н	Н	Letter H.	
111	73	49	I	1	Letter I.	
112	74	4A	J	J	Letter J.	
113	75	4B	K	K	Letter K.	
114	76	4C	L	L	Letter L.	
115	77	4D	M	М	Letter M.	
116	78	4E	Ν	Ν	Letter N.	
117	79	4F	0	0	Letter O.	
120	80	50	Р	Р	Letter P.	
121	81	51	Q	Q	Letter Q.	
122	82	52	R	R	Letter R.	
123	83	53	S	S	Letter S.	
124	84	54	T	Т	Letter T.	
125	85	55	U	U	Letter U.	
126	86	56	V	V	Letter V.	
127	87	57	W	W	Letter W.	
130	88	58	X	X	Letter X.	
131	89	59	Υ	Υ	Letter Y.	
132	90	5A	Z	Z	Letter Z.	
133	91	5B	[	[	Open brackets.	
134	92	5C			Reverse slash.	
135	93	5D	]	]	Close brackets.	()
136	94	5E	^	^	Up arrow/caret.	(

OCT	DEC	HEX	CHAR	KEY	CTRL	DESCRIPTION	SYMBOL
137	95	5F	-	_		Underscore.	() (******* ( ****** ( ****** ( ***** ( ***** ( **** ( ***) ( **) ( *)
140	96	60	`			Grave accent.	() (
141	97	61	а	a		Letter a.	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
142	98	62	b	b		Letter b.	( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** )
143	99	63	С	С		Letter c.	() ( ) ( ) ( ) ( ) ( ** ) ( ** ) ( ** ) ( ** )
144	100	64	d	d		Letter d.	( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( ** ) ( * ) ( * ) (     )
145	101	65	е	е		Letter e.	() ( ## ) ( ## ) ( ## ) ( ## ) ( ## ) ( ####) ( ) ( ) ( )

OCT	DEC	HEX	CHAR	KEY	CTRL	DESCRIPTION	SYMBOL
146	102	66	f	f		Letterf.	() (
147	103	67	g	g		Letter g.	() (
150	104	68	h	h		Letter h.	(
151	105	69	i	i		Letteri.	(* * * * ) ( * * * * ) ( * * * * *) ( * * * * *) ( * * * * *) ( * * * * *) ( * * * * *) ( * * * * *) ( * * * * *) ( * * * * *)
152	106	6A	j	j		Letter j.	(#### ) (#### ) (#### ) (#### ) (##########
153	107	6B	k	k		Letter k.	( ) ( # ) ( # # # ) ( ### ) ( ### ) ( ### ) (
154	108	6C	ı	i		Letter I.	() ( ) ( ) ( ) ( ****) ( ****) ( ****) ( ****)

OCT	DEC	HEX	CHAR	KEY	CTRL	DESCRIPTION	SYMBOL
155	109	6D	m	m		Letter m.	(
156	110	6E	n	n		Letter n.	(
157	111	6F	0	0		Letter o.	(
160	112	70	р	p		Letter p.	() (******** (******* (******* (******* (******
161	113	71	q	q		Letter q.	( ####) ( ####) ( ####) ( ####) ( ####) ( ####) ( ####) ( ####) ( ####) ( ####) ( ####)
162	114	72	r	r		Letter r.	(*********) (******) (*****) (*****) (****) (****) (***) (***) (***)
163	115	73	s	s		Letter s.	( ) ( ) ( ) ( *********) ( ** ) ( ** ) ( ** )

OCT	DEC	HEX	CHAR	KEY	CTR	L DESCRIPTION	SYMBOL
164	116	74	t	t		Letter t.	(
165	117	75	u	u		Letter u.	(
166	118	76	v	v		Letter v.	(
167	119	77	w	w		Letter w.	() (\$ \$) (\$\$ \$) (\$\$ \$\$ (\$\$ (
170	120	78	x	x		Letter x.	() ( #\$) ( #\$) ( #\$) ( #\$) ( #\$ ) ( #\$ ) ( #\$ ) ( #\$ )
171	121	79	у	у		Letter y.	() (# ) (## ) (## ) (## ) (## ) (## ) (## ) (## ) (## ) (## ) (## ) (## )
172	122	7 <b>A</b>	z	z		Letter z.	() (*************) (

OCT	DEC H	EX CHAR	KEY	CTRI	DESCRIPTION	SYMBOL
173	123 78	3 {	{		Left brace.	() (
174	124 70	P	!		Vertical bar (broken)	(
175	125 7[	O }	}		Right brace.	() ( ##) ( ##) ( ##) ( ##) ( ##) ( ##) ( ##) ( ##) ( ##)
176	126 78	≣ ~	~		Tilde.	() (
177 200- 377	127 7I 128-80 255 FI	)-	DELETE		Normal characters unassigned.	Graphic characters supplied by operating system software

## **Cursor Functions**

ESC A	Cursor up
ESC B	Cursor down
ESC C	Cursor right
ESC D	Cursor left
ESC H	Cursor home
ESC I	Reverse index
ESC Y	Direct cursor addressing
ESC j	Save cursor position
ESC n	Cursor position report
ESC k	Set cursor to previously saved position

## **Erasing and Editing**

ESC E	Clear display and home cursor
ESC J	Erase to end of page
ESC K	Erase to end of line
ESC L	Insert line
ESC M	Delete line
ESC N	Delete character
ESC O	Exit insert character mode
ESC@	Enter insert character mode
ESC b	Erase to beginning of display
ESC I	Erase entire line
ESC o	Erase to beginning of line

## **Modes of Operation**

ESC F	Enter graphics mode
ESC G	Exit graphics mode
ESC =	Enter alternate keypad mode
ESC >	Exit alternate keypad mode
ESC p	Enter reverse video mode
ESC q	Exit reverse video mode
ESC t	Enter keypad shifted mode
ESC u	Exit keypad shifted mode

### ESC x Ps Set modes

### Where Ps equals:

1	=	Enable 25th line
2	=	No key click
4	=	Block cursor
5	=	Cursor off
6	=	Keypad shifted
7	=	Enter alternate keypad mode
8	=	Auto line feed on receipt of CR
9	=	Auto CR of receipt of line feed

= Disable keyboard auto repeat
 ? = Enable key expansion
 @ = Enable event driven

Nonblinking cursor

(key up/down) mode

### ESC y Ps Reset modes

### Where Ps equals:

1 = Disable 25th line 2 = Enable key click 4 = Underscore cursor

5 = Cursor on

6 = Keypad unshifted

7 = Exit alternate keypad mode

8 = No auto line feed

9 = No auto CR

; = Blinking cursor

< = Enable keyboard auto repeat

? = Disable key expansion

@ = Disable event driven

(key up/down) mode

ESC z Reset to power-up configuration

### **Additional Functions**

ESC Z	Identify as VT52 (ESC/K)					
ESC#	Transmit page					
ESC]	Transmit 25th line					
ESC ^	Transmit current line					
ESC _	Transmit character at cursor					
ESC i 0	Zenith Identify Terminal Type					
ESC m fore back (ASCII digit to specify color)						

### Where fore and back equal:

0 Black 1 Blue 2 Red =3 Magenta 4 Green 5 Cyan 6 Yellow ==

7 = White

ESC {	Keyboard enable
ESC}	Keyboard disable
ESC v	Wrap-around at end of line
ESC w	Discard at end of line
ESC c	Key Click

The Computer will transmit the following sequences, but it will not respond to them if they are received by the Computer.

ESC J	Function Key F0
ESC S	Function Key F1
ESCT	Function Key F2
ESC U	Function Key F3
ESC V	Function Key F4
ESC W	Function Key F5
ESC P	Function Key F6
ESC Q	Function Key F7
ESC R	Function Key F8
ESC 0I	Function Key F9
ESC 0J	Function Key F10
ESC 0K	Function Key F11
ESC 0L	Function Key F12

#### **Cursor Functions**

#### ESC A Cursor Up

Moves the cursor up one line. If the cursor reaches the top line, it remains there, and no scrolling occurs.

#### ESC B Cursor Down

Moves the cursor down one line without changing columns. The cursor will not move past the bottom (24th) line and no scrolling will take place. Use Direct Cursor Addressing to move the cursor to line 25 — when line 25 is active.

#### **ESC C** Cursor Right

Moves the cursor one character position to the right. If the cursor is at the right end of the line, it will remain there.

#### ESC D Cursor Left

Moves the cursor one character position to the left (back-spaces). If the cursor is at the start (left end) of a line, it will remain there.

#### ESC H Cursor Home

Moves the cursor to the first character position on the first line (home).

#### **ESCI** Reverse Index

Moves the cursor to the same horizontal position on the preceding line. If the cursor is on the top line, a scroll down is performed.

#### **ESC Y** Direct Cursor Addressing

Moves the cursor to a position on the screen by entering the escape code, the ASCII character which represents the line number, and the ASCII character which represents the column number.

The first line and the left column are both 32<sub>10</sub> (the smallest value of the printing characters) and increase from there. Since the lines are numbered from 1 to 25 (from top to bottom) and the columns from 1 to 80 (from left to right), you must add the proper line and column numbers to 31<sub>10</sub>. Then convert these decimal numbers to their equivalent ASCII characters and enter them in the following order:

ESC Y line # (ASCII character) column # (ASCII character)

If the line number entered is too high, the cursor will not move. If the column number is too high, the cursor will move to the end of the line.

This is the only way to move the cursor to the 25th line, but the 25th line must first be enabled.

#### ESC | Save Cursor Position

The present cursor position is saved so the cursor can be returned here later when given the Set Cursor to Previously Saved Position command.

### **ESC n** Cursor Position Report

The Terminal reports the cursor position in the form of ESC Y line# column#.

**ESC k** Set Cursor To Previously Saved Position Returns the cursor to the position where it was when it received the Save Cursor Position command.

## **Erasing And Editing**

#### ESC E Clear Display And Home Cursor

Erases the entire screen, fills the screen with spaces, and places the cursor in the home position.

### ESC J Erase To End Of Page

Erases all the information from the cursor (including the cursor position) to the end of the page.

#### ESC K Erase To End Of Line

Erases from the cursor (including the cursor position) to the end of the line.

#### ESC L Insert Line

Inserts a new blank line by moving the line that the cursor is on, and all following lines, down one line. Then the cursor is moved to the beginning of the new blank line.

#### ESC M Delete Line

Deletes the contents of the line that the cursor is on, places the cursor at the beginning of the line, moves all the following lines up one line, and adds a blank line at line 24.

#### **ESC N** Delete Character

Deletes the character at the cursor position and shifts any existing text that is to the right of the cursor one character position to the left.

### ESC O Exit Insert Character Mode

Exits from the insert character mode.

### ESC @ Enter Insert Character Mode

Lets you insert characters or words into text already displayed on the screen. As you type in new characters, existing text to the right of the cursor shifts to the right. As each new character is inserted, the character at the end of the line is lost.

### **ESC b** Erase To Beginning Of Display

Erases from the start of the screen to the cursor, and includes the cursor position.

#### **ESCI** Erase Entire Line

Erases all of the line, including the cursor position.

### ESC o Erase To Beginning Of Line

Erases from the beginning of the line to the cursor, and includes the cursor position.

## **Modes Of Operation**

### ESC F Enter Graphics Mode

Enters the graphics mode to display any of the 33 special symbols (26 lower-case keys and seven other keys) that correspond to the graphic symbols.

### ESC G Exits Graphics Mode

Exits the graphics mode and returns to the display of normal characters.

### **ESC** = Enter Alternate Keypad Mode

Enters the alternate keypad mode, which will then allow the keypad keys to transmit the following escape codes instead of the normal ones.

<u>KEY</u>	ESCAPE CODE
•	<b>5</b> 00 0
0	ESC?p
1	ESC?q
2	ESC?r
3	ESC?s
4	ESC?t
5	ESC?u
6	ESC?v
7	ESC?w
8	ESC?x
9	ESC?y
•	ESC?n
ENTER	ESC?M
_	ESC?m

These special escape codes are user defined and must be recognized by your software.

ESC > Exit Alternate Keypad Mode

Exits the alternate keypad mode and returns to the transmission of normal character codes.

ESC p Enter Reverse Video Mode

Enters the reverse video mode so that characters are displayed as black characters on a white background.

**ESC q** Exit Reverse Video Mode Exits the reverse video mode.

ESC t Enter Keypad Shifted Mode

Inverts the normal and shifted functions of the keypad. Now, if you hold down the SHIFT key, you will get a normally unshifted character.

**ESC u** Exit Keypad Shifted Mode Exits the keypad shifted mode.

### Configuration

#### ESC x Ps Set Modes

Sets the following modes, where Ps equals:

- 1 = enable 25th line
- 2 = no key click
- 4 = block cursor
- 5 = cursor off
- 6 = keypad shifted
- 7 = enter alternate keypad mode
- 8 = auto line feed on receipt of CR
- 9 = auto CR on receipt of line feed
- ; = nonblinking cursor
- < = disable keyboard auto repeat
- ? = enable key expansion
- @ = enable event driven (key up/down) mode

### ESC y Ps Reset Modes

Resets special modes, where Ps equals:

- 1 = disable 25th line
- 2 = enable key click
- 4 = underscore cursor
- 5 = cursor on
- 6 = keypad unshifted
- 7 = exit alternate keypad mode
- 8 = no auto line feed
- 9 = no auto CR
- ; = blinking cursor
- <= enable keyboard auto repeat
- ? = disable key expansion
- @ = disable event driven (key up/down) mode

### **Additional Functions**

### ESC z Reset To Power-Up Configuration

Nullifies all previously set escape modes and returns to the power-up configuration.

#### ESC Z Identify As VT52 (ESC 1 K)

The Computer responds to the interrogation with ESC/K to indicate that it can perform as VT52.

### ESC # Transmit Page

Transmits lines 1 through 24. (The computer requires a special routine to use this feature.)

#### ESC ] Transmit 25th Line

Transmits the 25th line. (The computer requires a special routine to use this feature.)

#### ESC ^ Transmit Current Line

Transmits the line that the cursor is currently located on. (The computer requires a special routine to use this feature.)

#### ESC \_ Transmit Character At Cursor

Transmits the character that the cursor is presently located at. (The computer requires a special routine to use this feature.)

#### **ESC i 0** Zenith Identify Terminal Type

Interrogates the terminal for identification. A Z-100 family computer will respond with:

#### ESC i E Nn

Where Nn equals:

1 = one bank of VRAM

3 =three banks of VRAM

A = 32 k byte VRAM parts

B = 64 k byte VRAM parts

#### ESC m Fore Back

Specifies colors for foreground and background of display, where fore and back equal:

- 0 = black
- 1 = blue
- 2 = red
- 3 = magenta
- 4 = green
- 5 = cyan
- 6 = yellow
- 7 = white

### ESC { Keyboard Enable

Enables the keyboard after it was inhibited by an Keyboard Disabled command.

### ESC } Keyboard Disable

Inhibits the output of the keyboard.

#### ESC v Wrap-Around At End Of Line

The 81st character on a line is automatically placed in the first character position on the next line. The page scrolls up if necessary.

#### ESC w Discard At End Of Line

After the 80th character in a line, the characters overprint. Therefore, only the last character received will be displayed in position 80.

ESC J Function Key F0

Transmits a unique escape code to perform a user-defined function. The computer will not respond to this code if it is received.

**ESC S** Function Key F1 Same as above.

**ESC T** Function Key F2 Same as above.

**ESC U** Function Key F3 Same as above.

**ESC V** Function Key F4 Same as above.

**ESC W** Function Key F5 Same as above.

**ESC P** Function Key F6 Same as above.

**ESC Q** Function Key F7 Same as above.

**ESC R** Function Key F8 Same as above.

**ESC 0I** Function Key F9 Same as above.

**ESC 0J** Function Key F10 Same as above.

**ESC 0K** Function Key F11 Same as above.

**ESC 0L** Function Key F12 Same as above.

After a key is detected as being down, the keyboard encoder places a byte on its data bus which represents only the depressed key. The codes for some of the keys depend on the state of the "modifier" keys — SHIFT (right or left), CTRL (control), and CAPS LOCK. Some keys are not affected by any of the modifiers, such as the DELETE key. Its code (7F) is always the same, such as the DELETE key. It's code (7F) is always the same, regardless of the modifier key's positions. Other keys are affected by all of the modifiers, such as the "A" key.

In the following table, an "NC" under a modifier indicates that no code is generated for that key.

The CAPS LOCK column has a Y (yes) or N (no) to indicate if the CAPS LOCK key affects the output code or not. The CAPS LOCK key functions as a SHIFT key, but only for the alphabet keys.

Each key has a code for when it is pushed down. However, in its event-driven mode (key up/down mode), each key also has a different code for when it starts back up again. These are listed as Down Codes and Up Codes. (The "up code" equals the "down code" plus 80 hex.)

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
)	30	29	30	29	N	5B	DB
!	31	21	31	21	N	57	D7
@ 2	32	40	32	00	N	56	D6
# 3	33	23	33	23	N	55	D5
\$ 4	34	24	34	24	N	54	D4

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
% 5	35	25	35	25	N	53	D3
^ 6	36	5E	36	1E	N	52	D2
& 7	37	26	37	26	N	51	D1
* 8	38	2A	38	2A	N	50	D0
( 9	39	28	39	28	N	5A	DA
Α	61	41	01	01	Υ	07	87
В	62	42	02	02	Υ	13	93
С	63	43	03	03	Y	15	95
D	64	44	04	04	Y	05	85
E	65	45	05	05	Y	0D	8D
F	66	46	06	06	Y	04	84
G	67	47	07	07	Y	03	83
н	68	48	08	08	Y	02	82
ı	69	49	09	09	Υ	08	88
J	6A	4A	0A	0A	Υ	01	81
К	6B	4B	0B	0B	Y	00	80
L	6C	4C	0C	0C	Υ	10	90

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
М	6D	4D	0D	0D	Υ	11	91
N	6E	4E	0E	0E	Υ	12	92
0	6F	4F	0F	0F	Y	19	99
Р	70	50	10	10	Υ	1A	9A
Q	71	51	11	11	Υ	0F	8F
R	72	52	12	12	Υ	0C	8C
S	73	53	13	13	Y	06	86
Т	74	54	14	14	Υ	0B	8B
U	75	55	15	15	Y	09	89
V	76	56	16	16	Y	14	94
W	77	57	17	17	Υ	0E	8E
Х	78	58	18	18	Υ	16	96
Υ	79	59	19	19	Υ	0A	8A
Z	7A	5A	1A	1A	Υ	17	97
BACKSPACE	08	08	08	08	N	5F	DF
TAB	09	09	09	09	N	4E	CE
LINE FEED	0A	0A	0A	0A	N	44	C4
RETURN	0D	0D	0D	0D	N	4C	CC

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
ESC	1B	1B	1B	1B	N	4F	CF
SPACE	20	20	20	20	N	45	C5
,	27	22	27	22	N	48	C8
< ,	2C	3C	2C	3C	N	4D	CD
	2D	5F	2D	1F	N	5C	DC
>	2E	3E	2E	3E	N	4A	CA
?	2F	3F	2F	3F	N	4B	СВ
;	3B	ЗА	3B	ЗА	N	49	C9
+	3D	2B	3D	2B	N	5D	DD
_ [	5B	7B	1B	7B	N	59	D9
- \	5C	7C	1C	7C	N	43	СЗ
}	5D	7D	1D	7D	N	58	D8
~ `	60	7E	60	7E	N	5E	DE

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
DELETE	7F	7F	7F	7F	N	42	C2
ENTER	8D	CD	8D	CD	N	38	B8
HELP	95	D5	95	C5	N	46	C6
F0	96	D6	96	D6	N	27	<b>A</b> 7
F1	97	D7	97	D7	N	26	A6
F2	98	D8	98	D8	N	25	A5
F3	99	D9	99	D9	N	24	A4
F4	9A	DA	9A	DA	N	23	А3
F5	9B	DB	9B	DB	N	22	A2
F6	9C	DC	9C	DC	N	21	A1
F7	9D	DD	9D	DD	N	20	A0
F8	9E	DE	9E	DE	N	29	A9
F9	9F	DF	9F	DF	N	2A	AA
F10	A0	E0	A0	E0	N	2B	AB
F11	A1	E1	<b>A</b> 1	E1	N	2C	AC
F12	A2	E2	A2	E2	N	2D	AD

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
D CHR I CHR	А3	E3	<b>A</b> 3	E3	N	2E	AE
D LINE I LINE	A4	E4	A4	E4	N	2F	AF
(up arrow)	<b>A</b> 5	E5	A5	E5	N	3B	ВВ
(down arrow)	A6	E6	A6	E6	N	зА	ВА
(right arrow)	A7	E7	A7	<b>E</b> 7	N	33	В3
(left arrow)	A8	E8	A8	E8	N	3F	BF
HOME	A9	E9	A9	E9	N	37	B7
BREAK	AA	EA	AA	EA	N	47	C7
- (keypad)	AD	ED	AD	ED	N	39	В9
(keypad)	AE	EE	AE	EE	N	40	C0
0 (keypad)	В0	F0	В0	F0	N	41	C1
1 (keypad)	B1	F1	B1	F1	N	34	B4
2 (keypad)	B2	F2	B2	F2	N	3C	ВС
3 (keypad)	ВЗ	F3	B3	F3	N	30	В0
4 (keypad)	B4	F4	B4	F4	N	35	B5
5 (keypad)	B5	F5	B5	F5	N	3D	BD
6 (keypad)	B6	F6	В6	F6	N	31	B1

Key	Not Shifted	Shifted	Control	Control Shift	Caps Lock (Yes/No)	Down Code	Up Code
7 (keypad)	B7	<b>F</b> 7	B7	F7	N	36	B6
8 (keypad)	B8	F8	B8	F8	N	3E	BE
9 (keypad)	B9	F9	B9	F9	N	32	B2
FAST REPEAT	NC	NC	NC	NC	N	60	E0
CAPS LOCK	NC	NC	NC	NC	N	61	E1
SHIFT (right)	NC	NC	NC	NC	N	62	E2
CTRL	NC	NC	NC	NC	N	63	E3
SHIFT (left)	NC	NC	NC	NC	N	64	E4
RESET	NC	NC	(NC) Resets Computer	(NC) Resets Computer	N	NC	NC

## **Keypad Codes (key expansion enabled)**

	MODES			
Key(s) Pressed:	Normal Unshifted	Normal Shifted	Alternate Unshifted	Alternate Shifted
ENTER  - 0 1 2 3 4 5 6 7 8 9 SHIFT - SHIFT - SHIFT 1 SHIFT 2 SHIFT 3 SHIFT 5 SHIFT 5 SHIFT 5 SHIFT 5 SHIFT 7 SHIFT 8 SHIFT 9	ENTER  - 0 1 2 3 4 5 6 7 8 9 ENTER - 0 ESC L ESC B ESC M ESC D ESC H ESC C * ESC @/ESC O ESC A ESC N	ENTER  O ESC L ESC B ESC M ESC D ESC H ESC C * ESC @/ESC O ESC A ESC N ENTER  O 1 2 3 4 5 6 7 8 9	ESC?M ESC?n ESC?m ESC?p ESC?q ESC?r ESC?s ESC?t ESC?u ESC?v ESC?v ESC?x ESC?y ENTER  - 0 ESCL ESCB ESCM ESCD ESCC * ESC @/ESC O ESC A ESC N	ENTER  O ESC L ESC B ESC M ESC D ESC H ESC C * ESC @/ESC O ESC A ESC ?M ESC ?n ESC ?n ESC ?r ESC ?r ESC ?r ESC ?r ESC ?v

<sup>\*</sup> Toggles between codes

# FUNCTION KEY CODE CHART

## Function Key Codes (key expansion enabled)

Key	Unshifted	Shifted
F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 ICHR DELLINE INSLINE  → HOME BREAK HELP	ESC J ESC S ESC T ESC U ESC V ESC W ESC P ESC Q ESC R ESC 0 I ESC 0 J ESC 0 L *ESC 0 L *ESC @/ESC 0 — — — — — — — — — — — — — — — — — — —	ESC E ESC 1 A ESC 1 B ESC 1 C ESC 1 D ESC 1 E ESC 1 G ESC 1 H ESC 1 I ESC 1 J ESC 1 L ESC 1 L ESC N ESC M ESC M ESC M ESC B ESC C ESC D ESC H ESC   ESC

<sup>\*</sup> Toggles between codes

## Index

#### A Chassis, 9.1 Chassis, cabinet, & cables, 9.1 Address/Data circuits, 2.65 Cable location/description, 9.12 Address latches, 2.66 Circuit boards, & hardware, 9.17 Data latches, 2.67 Replacement Parts List, 9.2 Extended addressing, 2.69 All-In-One, 9.2 General, 2.65 Low profile, 9.8 Circuit descriptions, Address Multiplexer, 2.50 Main board, 2.23 ASCII chart, 10.30 Video deflection board, 5.2 Video logic board, 4.48 Color display, 4.6 В Color output, 4.55 Composite, 4.56 **BDOTA**, 4.55 Configuration, 10.48 Block Diagrams, Contrast control, 4.4 CPU block diagram, 2.19 CPU read, 4.62 Interrupt block diagram, 2.21 CPU write, 4.62 I/O block diagram, 2.22 CRT-C, 4.8 Keyboard block diagram, 2.22 CRT-C read, 4.63 Memory block diagram, 2.20 CRT-C registered, 4.40 Cursor functions, 10.42 Black Level Control, 4.4 Brite control, 5.5 D C Differential amplifier, 5.2 DIP switch port (FF), 2.8 Cabinet, 9.1 DIP switch S-101, 2.3 Cabinet top, 1.5 DIP switch select circuits, 2.40 Cables, 9.1 DS1 floppy disk controller board, 6.5 Cascode amplifier, 5.3 DS1 floppy disk controller board, 6.8

Disassembly, 1.5	Floppy disk controller, 6.1
Display/Front panel assembly, 1.5	Address lines, 6.24
Keyboard, 1.6	Assembly language code, 6.16
Keyboard shell, 1.6	Bus interface, 6.21
Power supply, 1.7	Calibration, 6.35
S-100 card cage, 1.7	Card clock speed, 6.3
Video logic circuit board, 1.8	Circuit description, 6.23
Main board, 1.9	Control latch, 6.22
Disk controller board, 1.4	Control latch bit definitions, 6.9
Drive interface connectors, 6.13	Control lines, 6.24
Dynamic memory, 2.48	Controller, 6.21
Address multiplexer, 2.50	Data in, 6.23
Dynamic RAM, 2.49	Data out, 6.23
General, 2.48	Data precompensation, 6.30
Memory circuit waveforms, 2.53	Data read, 6.28
Memory map decoder, 2.51	Data separation, 6.21, 6.30
	Data separator calibration, 6.37
	Data write, 6.28
E	Description, 6.2
	Drive interface, 6.21, 6.30
E-clock, 2.81	Drive interface connectors, 6.13
Editing, 10.45	DS1, 6.5, 6.8
Encoder output codes, 3.12	Interconnect pins, 6.50
Erasing, 10.45	Interleaving, 6.12
Escape codes, 10.38	I/O port assignments, 6.7
Escape codes defined, 10.42	Port bit definitions, 6.8
Event-driven mode, 3.2	Port address selection, 6.5
Exploded view — All-In-One, 9.3	Power up, 6.24
Exploded view — Low profile, 9.9	Precompensation, 6.21
Extended addressing, 2.68	Precompensation options, 6.11
	RDY delay, 6.29
_	Read status latch, 6.26
F	Read status register (1797), 6.27
F	Ready line, 6.24
Flash, 4.24, 4.58	Replacement Parts List, 6.38
Floppy disk controller card, 1.5	S-100 bus connector, 6.15

S-100 bus interface, 6.23 Semiconductor identification, 6.39	ı		
Signal definitions, 6.50	Initialization sequence, 10.14		
Status port, 6.21	Interconnect pin definitions,		
Status port bit definitions, 6.10	Main board, 2.137		
Theory of operation, 6.21	Keyboard, 2.139		
Track formats, 6.11	Light pen, 2.139		
Troubleshooting, 6.32	Parallel port, 2.138		
Vector interrupt lines, 6.4, 6.24	RS-232, 2.137		
Write command register (1797), 6.28	S-100 bus, 2.137		
Write control latch, 6.27	Video logic board, 2.141		
X-Ray View, 6.49	Video logic board, 4.109		
Floppy drives 5 1/4", 7.1	Power Supply connectors, 2.144		
Cable connections, 7.5	Interleaving, 6.12		
Description, 7.2	Interrupt 8259A (F0-F3), 2.15		
Diskette handling, 7.6	Interrupt circuitry, 2.69		
Diskette loading, 7.6	General, 2.69		
Operation, 7.6	Interrupt routine, 2.74		
Programming, 7.3	Maskable interrupt sequence, 2.70		
Programming plugs, 7.4	Nonmaskable interrupt sequence, 2.73		
Terminator IC's, 7.4	Trommadadio interrupt dequerios, 2.70		
Write-protect, 7.7	I/O circuitry, 2.82		
Flyback transformer, 5.2	I/O port decoder, 2.90		
riyback transformer, 3.2	General, 2.82		
	Parallel port, 2.86		
G	Printer port, 2.87		
<b>u</b>	Light pen port, 2.88		
GDOTA, 4.55	Serial port A, 2.82		
GDOTA, 4.30	Serial port B, 2.85		
	Video interrupt port, 2.89		
н			
••	IO.SYS, 10.18		
Handshake, 2.84, 2.87	, , , , , , , , , , , , , , , , , , , ,		
High address latch (FD), 2.10			
Horizontal sync, 5.2	J		
, ,			
	Jumpers — floppy disk controller, 6.3, 6.4		
	Jumpers — main board, 2.4		
	Jumpers — video logic board, 4.3		

K	Jumpers, 2.4			
	Keyboard, 2.75			
Keyboard, 2.75	Keyboard encoder, 2.23, 3.1			
Encoder, 3.1	Auto repeat, 3.3			
Encoder output codes, 3.12	Command summary, 3.6			
Functions, 3.2	Event-driven mode, 3.3			
General, 2.75	FIFO, 3.3			
Layout, 3.19	I/O protocol, 3.4			
Matrix, 3.11	Key click, 3.3			
8041 pin-out, 2.75	Power configuration, 3.3			
Theory of Operation, 3.8	Programming specification, 3.4			
Troubleshooting, 3.10	Map selection, 2.61			
Key code chart, 10.52	Memory, 2.20			
	Memory control latch, 2.48			
	Memory control latch port (FC), 2.11			
L	Memory map, 4.59			
	Microprocessor 8085, 2.23			
Light pen, 4.7, 10.13	General, 2.23			
Light pen port, 2.17, 2.88	Pin-out description, 2.23			
Loader, 10.13	Timing, 2.26			
	Microprocessor 8088, 2.28			
	General, 2.28			
M	Pin-out description, 2.29			
	Timing, 2.32			
Main board, 1.4	Microprocessor status code, 2.43			
Address/Data circuits, 2.65	Parity circuits, 2.59			
Block diagram — CPU, 2.19	Processor swap port, 2.33			
Block diagram — interrupt, 2.21	Auto swap, 2.37			
Block diagram — I/O, 2.22	General, 2.33			
Block diagram — keyboard, 2.22	Swap interrupt, 2.38			
Block diagram — memory, 2.20	Swap timing, 2.34			
Circuit Description, 2.23	Refresh circuits, 2.55			
Description, 2.2	Reset circuits, 2.39			
DIP switch S101, 2.3	Keyboard reset, 2.40			
DIP switch select circuits, 2.40	Power-up reset, 2.39			
E-clock, 2.78	Replacement Parts List, 2.92			
I/O circuitry, 2.23, 2.83	Semiconductor Identification, 295			
Interconnect pin definitions, 2.137	S-100 bus control output circuits, 2.45			
Interrupt circuitry, 2.69	S-100 bus status, 2.41			
Interrupts 8259A, 2.21	System monitor ROM, 2.63			
	Theory of Operation, 2.18			

Timer, 2.78	Programming Information, 2.6		
Wait timing, 2.44	DIP switch port (FF), 2.8		
X-Ray Views, 2.137	High address latch (FD), 2.10		
Master 8259A, 2.15	Interrupt 8259A (F0-F3), 2.15		
Memory circuit waveforms, 2.53	Light pen port, 2.17		
Memory mapping, 10.6	Memory control latch port (FC), 2.11		
Modes of operation, 10.46	Parallel port 68A21 (E0-E3), 2.16		
Monochrome, 4.7, 4.22	Port addresses, 2.6		
Monochrome output, 4.55	Port bit definitions, 2.7		
• '	Printer parallel port, 2.17		
	Processor swap port (FE), 2.9		
P	Timer 8253 bit definitions, 2.14		
	Timer 8253 status port (FB), 2.13		
Parallel port, 10.13			
Parallel printer port, 2.17			
Parity, 2.12, 10.7	R		
Parity circuits — main board, 2.59			
Phantom line, 2.52, 2.64, 4.23	RDOTA, 4.55		
Pixel, 4.5, 4.40	Recalibration — video deflection board, 5.5		
Polling, 3.5	Refresh circuits, — main board, 2.55		
Port addresses, 2.6, 10.11	Refresh clock, 2.55		
Port D8, 4.32	Relative memory locations, 4.51		
Power supply, 5.3	Replacement Parts List,		
Power supply, 8.1	Floppy disk controller board, 6.38		
Specifications, 8.3	Main board, 2.92		
Processor swap port (FE), 2.9	Video deflection board, 5.8		
Programming data, 10.1	Video logic board, 4.70		
General information, 10.3			
8085, 10.3			
8088, 10.3	S		
Floppy disk controller, 6.7			
Interrupt structure, 10.4	Semiconductor Identification		
Memory mapping, 10.6	Floppy disk controller board, 6.39		
Parity, 10.7	Main board, 2.95		
Processor swapping, 10.5	Video logic board, 4.72		
RAM, 10.3			
ROM, 10.3	S-100 bus status circuits, 2.41		
Timer, 10.8	S-100 control output circuits, 2.45		

Slave 8259A, 2.15	Video logic board, 1.4, 4.1
Specifications,	Black level control, 4.4
Power supply, 8.3	Circuit Description, 4.48
System monitor ROM, 2.63	CPU-video communications, 4.57
Addressing, 2.63	Light pen circuits, 4.68
Phantom line, 2.64	Relative memory locations, 4.51
	Timing, 4.65
	Video arbitration, 4.66
Т	Video output, 4.55
	Video processing circuits, 4.48
Theory of Operation — main board, 2.18	Replacement Parts List, 4.70
Timer, 2.78	Semiconductor identification, 4.72
Timer status port (FB), 2.13	Troubleshooting, 4.69
Troubleshooting,	X-Ray Views, 4.109
Floppy disk controller board, 6.32	Color display, 4.6
Video logic board, 4.69	Contrast control, 4.4
Video deflection board, 5.4	Conversion from character based
	to pixel based display, 4.11
	CRT-C, 4.12
U	Description, 4.2
	Interconnect pin definitions, 4.109
UPI — 8041A, 2.75	Jumpers, 4.3
	Light pen, 4.7
	Light pen, 4.24
	Software considerations, 4.26
V	Matrix scheme, 4.5
	Programming data, 4.29
Vertical control register, 4.30	Clearing the screen, 4.45
Vertical size, 5.6	CRT-C register, 4.39
Video deflection board, 5.1	Port addresses, 4.29
Circuit Description, 5.2	Video control register, 4.30
High voltage power supply, 5.3	
Horizontal circuits, 5.2	Read data buffers, 4.61
Power supply, 5.3	Theory of Operation, 4.5
Vertical circuits, 5.2	Video RAM mapping module, 4.15
Video amplifier, 5.3	Video RAM, 4.22
Recalibration, 5.5	Video system, 4.8
Replacement parts list, 5.8	
Troubleshooting, 5.4	
X-Ray Views, 5.11	

### W

Wait state, 2.44 Wait control, 5.6 Width control, 2.44

### X

X-Ray views, Floppy disk controller board, 6.49 Main board, 2.136 Video deflection board, 5.11 Video logic board, 4.106

### Z

Z-DOS drive mapping, 10.21 Z-DOS initialization sequence, 10.14