# 4200-Series <br> VS/OIS Workstation 

## Models:

4230
4205

Customer Engineering

PREFACE

This microfiche dccument is the Standard Maintenance (STD) Manual for the Wang 4230 and 4205 Workstations. It is organized in accordance with the approved STD outline established at the Field/Home Office Publications meetings conducted on September 14 th and 15 th, 1982. The scope of this manual reflects the type of maintenance philosophy selected for this product (swap unit, printed circuit assembly, chip level or any combination thereof).

The purpose of this manual is to provide the Wang-trained Customer Engineer (CE) with instructions to operate, troubleshoot and repair the Wang 4230 and 4205 Workstations. It will be updated on a regular schedule.

Third Edition (August 1984)

This edition of the $4230 / 4205$ Workstation STD manual obsoletes document number 729-1339-A. The material in this document may only be used for the purpose stated in the Preface. Updates and/or changes to this document will be published as Product Update Bulletins (PUBs) or subsequent editions.

This document is the property of Wang Laboratories, Inc. All information contained herein is considered company proprietary, and its use is restricted solely for the purpose of assisting the Wang-trained $C E$ in servicing this Wang product. Reproduction of all or any part of this document is prohibited without the prior written consent of Wang Laboratories, Inc.
© Copyright WANG Labs., Inc. 1984

TABLE OF CONTENTS

| CHAPTER 1 | INTRODUCTION | Page |
| :---: | :---: | :---: |
| 1.1 | Scope and Purpose of Manual | 1-1 |
| 1.2 | Applicable Documentation | 1-2 |
| 1.2.1 | Publications | 1-2 |
| 1.2.2 | Diagnostics | 1-3 |
| 1.3 | Description | 1-4 |
| 1.3 .1 | Video Monitor | 1-5 |
| 1.3.2 | Keyboard | 1-7 |
| 1.3.3 | Electronics Base | 1-10 |
| 1.3.3.1 | 4230 Electronics Base | 1-11 |
| 1.3.3.2 | 4205 Electronics Base | 1-13 |
| 1.4 .2 | 4205 Workstation System Applications | 1-15 |
| 1.5 | Specifications | 1-16 |
| 1.6 | Operating System Support | 1-17 |
| 1.7 | Options | 1-18 |
| 1.7 .1 | 4230 Telecommunications | 1-18 |
| 1.7.2 | Monitor Arm | 1-18 |
| 1.7.3 | 4230/05 Arabic | 1-19 |
| CHAPTER 2 | THEORY |  |
| 2.1 | Monitor | 2-1 |
| 2.2 | Keyboard | 2-5 |
| 2.2 .1 | Keyboard. Overview | 2-5 |
| 2.2.2 | Keyboard Theory of Operation | 2-10 |
| 2.3 | 4230/4205 Electronics Base | 2-16 |
| 2.3.1 | 210-8287 CPU PCA | 2-17 |
| 2.3.1.1 | Z-80 Central Processor Unit (CPU) | 2-18 |
| 2.3.1.1 | Z-80 Central Processor Unit (CPU) | 2-19 |

TABLE OF CONTENTS (Cont'd)

| CHAPTER 2 | THEORY (Cont'd) | Page |
| :---: | :---: | :---: |
| 2.3.1.2 | CPU Interrupts | 2-19 |
| 2.3.1.3 | Main Memory | 2-20 |
| 2.3.1.4 | Main Memory Parity Checking | 2-21 |
| 2.3.1.5 | Address Assignments and Page Select | 2-22 |
| 2.3.1.5 | Address Assignments and Page Selecl | 2-23 |
| 2.3.1.5 | Address Assignments and Page Select | 2-24 |
| 2.3.1.5 | Address Assignments and Page Select | 2-25 |
| 2.3.1.5 | Address Assignments and Page Select | 2-26 |
| 2.3.1.7 | I/O Decoders | 2-27 |
| 2.3.1.8 | Data Link | 2-29 |
| 2.3.1.8.1 | Data Link Commands | 2-30 |
| 2.3.1.8.2 | Data Link Receive Functions | 2-34 |
| 2.3.1.8.2 | Data Link Receive Functions | 2-35 |
| 2.3.1.8.3 | Data Link Transmit Functions | 2-36 |
| 2.3.1.8.4 | Line Turn-Around | 2-37 |
| 2.3.1.8.5 | Direct Memory Access (DMA) and Z-80 | 2-37 |
| 2.3.1.8.5 | Direct Memory Access (DMA) and Z-80 | 2-38 |
| 2.3.1.8.5 | Direct Memory Access (DMA) and Z-80 | 2-39 |
| 2.3.1.8.6 | Data Link Functions and Function | 2-39 |
| 2.3.1.8.6 | Data Link Functions and Function | 2-40 |
| 2.3.1.8.6 | Data Link Functions and Function | 2-41 |
| 2.3.1.9 | Serial Keyboard Interface | 2-42 |
| 2.3.1.9.1 | 8031 Program Storage and Retrieval | 2-42 |
| 2.3.1.9.1 | 8031 Program Storage and Retrieval | 2-43 |
| 2.3.1.9.3 | Receiving Keystrokes | 2-44 |
| 2.3.1.9.4 | Transmitting Commands | 2-45 |
| 2.3.1.9.5 | Beep and Click Functions | 2-46 |
| 2.3.1.10 | CRT RAM, Character Generation and CRT | 2-46 |
| 2.3.1.10.1 | Character RAM | 2-46 |
| 2.3.1.10 | CRT RAM, Character Generation and CRT | 2-47 |
| 2.3.1.10 | CRT RAM, Character Generation and CRT | 2-48 |

TABLE OF CONTENTS (Cont'd)
CHAPTER 2 THEORY (Cont'd)

Page
2-49
2.3.1.10 CRT RAM, Character Generation and CRT
2.3.1.10.2 Dot Matrix Display ..... 2-49
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-50
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-51
2.3.1.10.3 Font RAM ..... 2-51
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-52
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-53
2.3.1.10.4 Character Serialization ..... 2-53
2.3.1.10.5 Attribute RAM ..... 2-53
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-54
2.3.1.10.6 Video Modification Logic and Video ..... 2-54
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-55
2.3.1.10.6 Video Modification Logic and Video ..... 2-55
2.3.1.10.7 CRT Timing Control Logic ..... 2-55
2.3.1.10.8 Read/Write Control for Character, Attribute and Font RAM ..... 2-55
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-56
2.3.1.10.8 Read/Write Control for Character, ..... 2-56
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-57
2.3.1.10.10 Horizontal and Vertical Scrolling ..... 2-57
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-58
2.3.1.10.10 Horizontal and Vertical Scrolling ..... 2-58
2.4.1 Functional Theory ..... 2-61
2.4.1.1 8251A USART ..... 2-62
2.4.1.2 Data Input/Output ..... 2-62
2.4.1.3 "In"/"Out" Decoding ..... 2-63
2.4.1.4 USART Limitations ..... 2-67
2.4.2 Modem Interface ..... 2-77
2.4.3 RS-232-C Loopback Connector ..... 2-78
2.5 Arabic Workstation ..... 2-80

TABLE OF CONTENTS (Cont'd)
CHAPTER 3 OPERATION Page
3.1 Controls and Indicators ..... 3-1
3.2 Keyboard ..... 3-2
3.3 Initial Control Settings ..... 3-8
3.4 Initial Turn-On Procedure ..... 3-8
3.5 Special Operating Features ..... 3-9
3.6Telecommunications Operation3-11
3.7 Normal Shut-Down Procedure ..... 3-12
3.8 Emergency Shut-Down Procedure ..... 3-12
CHAPTER 4 INSTALLATION
4.1 Installation Site Check ..... 4-1
4.1 .1 Environmental ..... 4-1
4.1.1.1 Temperature Considerations ..... 4-1
4.1.1.2 Humidity Considerations ..... 4-2
4.1.1.3 Cleanliness Considerations ..... 4-3
4.1 .2 Electrical Service Considerations ..... 4-4
4.1 .3 Equipment Positioning ..... 4-5
4.2 Unpacking and Inspection ..... 4-6
4.2 .1 Inspection Upon Arrival ..... 4-6
4.2.2 Unpacking ..... 4-6
4.2.2.1 Unpacking the Monitor ..... 4-7
4.2.2.2 Unpacking the Keyboard ..... 4-8
4.2.2.3 Unpacking the Electronics Base ..... 4-9
4.3 4230/05 WS Installation Procedures ..... 4-10
4.3 .1 Switch Settings ..... 4-10
4.3.1.1 Internal Switches ..... 4-10
4.3.1.2 115V/230V Power Supply Switch ..... 4-11

TABLE OF CONTENTS (Cont'd)

| CHAPT 2 | Cont'd) | Page |
| :---: | :---: | :---: |
| 4.3.2 | System Interconnections | 4-14 |
| 4.3.2.1 | Workstation to Host CPU Cable | 4-14 |
| 4.3.2.2 | Connecting the WS to the Fost CPU | 4-15 |
| 4.3.2.3 | 4230 Telecommunications Installation | 4-16 |
| 4.3.2.3.1 | Telecommunications Cabling | 4-18 |
| 4.3.3 | Monitor Arm Option | 4-19 |
| 4.3.4 | Workstation Interconnecting Cables | 4-20 |
| 4.3.5 | Interconnecting Monitor, KB, Base | 4-21 |
| 4.4 | Post-Installation Checks | 4-25 |
| 4.4 .1 | System Software Compatability | 4-25 |
| 4.4.2 | Sysgen Considerations (VS SYSTEMS ONLY) | 4-26 |
| 4.4 .3 | Workstation Turn-On | 4-26 |
| 4.5 | 4230/05 Power-Up Diagnostics | 4-28 |
| 4.5.1 | Description | 4-28 |
| 4.5.2 | Revision History and Ordering Information | 4-28 |
| 4.5.3 | Tests In the Program | 4-29 |
| 4.5 .4 | Operating Instructions | 4-29 |
| 4.5.4.1 | Normal Power-Up | 4-30 |
| 4.5.4.2 | Skip BIT | 4-31 |
| 4.5.4.3 | Loop on BIT | 4-31 |
| 4.5.4.4 | Video Test Patterns | 4-32 |
| 4.5.4.5 | External Loopback (4230 Only) | 4-34 |
| 4.5.4.6 | Refresh Test (4205 Only) | 4-36 |
| 4.5.4.7 | Keyboard Test | 4-37 |
| 4.5.4.8 | Summary of Operator-Invoked BIT | 4-39 |
| 4.5.4.9 | Burn-In Mode | 4-40 |
| 4.5 .5 | Keyboard LED Displays | 4-44 |
| 4.5 .6 | CRT Display Screen Standards | 4-45 |
| 4.5.6.1 | ID Field | 4-45 |
| 4.5.6.2 | Error Messages for Errors Detected During BIT | 4-46 |

TABLE OF CONTENTS (Cont'd)

| CHAPTER 4 | (Cont'd) | Page |
| :---: | :---: | :---: |
| 4.5.6.2 | Error Messages for Errors Detected | 4-47 |
| 4.5.6.3 | Examples of CRT Displays | 4-47 |
| 4.5.6.4 | Memory Parity Errors Detected On-Line | 4-48 |
| CHAPTER 5 | MAINTENANCE |  |
| 5.1 | Required Tools, Test Equipment and Accessories | 5-1 |
| 5.2 | Preventive Maintenance | 5-1 |
| 5.2 .1 | Semi-Annually (Quarterly in an Industrial Environment) or During an Unscheduled Trouble Call | 5-2 |
| 5.2.1.1 | Cleaning | 5-2 |
| 5.2.1.2 | Checks and Adjustments | 5-2 |
| 5.2.1 | Semi-Annually (Quarterly in an Industrial Environment) | 5-3 |
| 5.2.1.3 | Diagnostics | 5-3 |
| 5.2.2 | Annually (Semi-Annually in an Industrial Environment) | 5-3 |
| 5.3 | Corrective Maintenance | 5-4 |
| 5.3.1 | Voltage Checks | 5-4 |
| 5.3.2 | Monitor Alignment | 5-4 |
| 5.3.1 | Voltage Checks | 5-4 |
| 5.3.2 | Monitor Alignment Using Software Support | 5-6 |
| 5.3.3. | Monitor Alignment Using BIT Support | 5-7 |
| 5.3.3.1 | 8244 PCA | 5-7 |
| 5.3.3.2 | 8344 PCA | 5-15 |
| 5.3 .4 | Monitor Alignment Using DTOS Support | 5-23 |
| 5.3.4.1 | 8244 PCA | 5-23 |
| 5.3.4.2 | 8344 PCA | 5-33 |

TABLE OF CONTENTS (Cont'd)
CHAPTER 5 (Cont'd) Page
5.4 Electronics Base Removal/Reinstallation ..... 5-43
5.4 .1 Electronics Base Cover ..... 5-43
5.4 .2 Power Supply ..... 5-47
5.4 .3 Printed Circuit Assemblies (PCAs) ..... 5-51
5.5 Monitor Removal/Reinstallation Procedures ..... 5-56
5.5.1 Removing the Monitor Cover ..... 5-56
5.5.2 CRT Anode Discharge Procedure ..... 5-60
5.5 .3 Monitor PCA ..... 5-61
5.6 Keyboard Removal/Reinstallation ..... 5-62
5.7 Switch Settings ..... 5-64
5.7 .1 PCA Switch Settings ..... 5-64
5.7.1.1 TC Switch Settings ..... 5-67
5.7 .2 Keyboard Switch Settings ..... 5-69
CHAPTER 6 SCHEMATICS
6.1 Schematic Diagrams ..... 6-1
CHAPTER 7 ILLUSTRATED PARTS BREAKDOWN
7.1 List of Illustrated Parts Breakdowns ..... 7-1
7.2 Corporate End Item (CEI) Numbers ..... 7-1
CHAPTER 8 TROUBLESHOOTING
8.1 General Troubleshooting Checks ..... 8-1
8.2 Telecommunications Troubleshooting ..... 8-6
8.3 Monitor Quick Checks ..... 8-9
8.4 Pin Assignments of Rear Panel Connectors ..... 8-10
8.5 Switching Power Supply Overcurrent Trip ..... 8-12

| Figure | Title | Page |
| :---: | :---: | :---: |
| 1-1 | 4230/05 Workstation | 1-1 |
| 1-2 | Monitor | 1-5 |
| 1-3 | Low-Profile Serial Keyboard | 1-7 |
| 1-4 | Electronics Base | 1-10 |
| 2-1 | Monitor PCA Block Diagram | 2-2 |
| 2-2 | Keycode Assignments | 2-7 |
| 2-3 | Low-Profile Serial | 2-10 |
| 2-4 | 4230/4205 Workstation | 2-16 |
| 2-5 | 4230/4205 Workstation Memory Page | 2-23 |
| 2-6 | 4230/4205 Workstation Memory | 2-24 |
| 2-7 | Data Link Device and Support Logic | 2-29 |
| 2-8 | 4230/4205 WS Keyboard Interface | 2-42 |
| 2-9 | CRT RAM Addressing and | 2-48 |
| 2-10 | 4230/4205 WS Character Matrix | 2-50 |
| 2-11 | 4230 TC Local Configuration | 2-59 |
| 2-12 | Remote TC Configuration | 2-60 |
| 2-13 | 210-8298 Telecommunication PCA | 2-61 |
| 2-14 | Loopback Connector Jumper Diagram | 2-78 |
| 3-1 | Controls and Indicators | 3-2 |
| 4-1 | Unpacking the Monitor | 4-7 |
| 4-2 | Unpacking the Keyboard | 4-8 |
| 4-3 | Unpacking the Electronics Base | 4-9 |
| 4-4 | 4230/4205 WS Interconnections | 4-12 |
| 4-5a | 4230/05 BIT Video Test Patterns | 4-32 |
| 4-5b | 4230/05 BIT Video Test Patterns | 4-33 |
| 4-6 | Burn-In Mode Jumpers, J5 and J6 | 4-40 |
| 5-1 | Power Supply Checks | 5-5 |
| 5-2 | 8244 PCA Video Alignment | 5-9 |


| Figure | Title | Page |
| :---: | :---: | :---: |
| 5-4 | Video Display Pattern of B.I.T | 5-10 |
| 5-5a | Pincushioning and Barreling Distortion | 5-12 |
| 5-5b | Pincushioning and Barreling Correction | 5-13 |
| 5-3 | 8344 PCA Video Alignment | 5-17 |
| 5-6 | VS and OIS DTOS Grid Display Pattern | 5-24 |
| 5-7 | Removing the Electronics Base Cover | 5-44 |
| 5-8 | Removing the Power Supply | 5-48 |
| 5-9 | Removing the PCAs | 5-52 |
| 5-10 | Removing the Monitor Cover | 5-56 |
| 5-11 | Removing the Keyboard Cover | 5-62 |
| 5-12 | 210-8287 PCA Switch Settings (4230) | 5-65 |
| 5-13 | 210-8287-1 PCA SW. Settings (4205) | 5-66 |
| 5-14 | 210-8287 Switch Settings for TC | 5-67 |
| 5-15 | 210-8298 PCA Switch Setting | 5-68 |
| 5-16 | Keyboard Switch Settings | 5-69 |
| 7-1 | Electronics Base Assembly | 7-3 |
| 7-2 | Keyboard Assembly | 7-5 |
| 7-3 | Monitor Assembly | 7-7 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 1 of 4) | 8-2 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 2 of 4) | 8-3 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 3 of 4) | 8-4 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 4 of 4) | 8-5 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 1 of 3) | 8-6 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 2 of 3) | 8-7 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 3 of 3) | 8-8 |
| 8-3 | PWR, VIDEO and KB Connector | 8-10 |
| 8-4 | RS-232C Connector Pin Assignments | 8-11 |

## LIST OF TABLES

Table Title Page
1-1 Related Publications ..... 1-2
1-2 Diagnostics ..... 1-3
1-3 Specifications ..... 1-16
2-1 Block Memory Decoding ..... 2-25
2-2 4230/4205 Workstation I/O Commands ..... 2-28
4-1 Universal Serial KB Hex (XY) Codes ..... 4-38
5-1 Universal Keyboard Options ..... 5-71
7-1 Electronics Base Assembly ..... 7-2
7-2 Keyboard Assembly ..... 7-4
7-3 Monitor Assembly (279-0541) ..... 7-6

## WARNING

Do not open the switching Power Supply under any circumstance. Extremely dangerous voltage and current levels (in excess of 300 volts and unlimited current) are present within the Power Supply. Do not attempt to repair the switching Power Supply; it is tield replaceable only. After powering the unit down and disconnecting the ac power plug from the wall outlet, allow one minute before removing the Power Supply to provide adequate time for any residual voltage to drain through the bleeder resistors.


| CHAPTER 1. | INTRODUCTION | Page |
| :---: | :---: | :---: |
| 1.1 | Scope and Purpose of Manual | 1-1 |
| 1.2 | Applicable Documentation | 1-2 |
| 1.2 .1 | Publications | 1-2 |
| 1.2.2 | Diagnostics | 1-3 |
| 1.3 | Description | 1-4 |
| 1.3.1 | Video Monitor | 1-5 |
| 1.3.2 | Keyboard | 1-7 |
| 1.3.3 | Electronics Base | 1-10 |
| 1.3.3.1 | 4230 Electronics Base | 1-11 |
| 1.3.3.2 | 4205 Electronics Base | 1-13 |
| 1.4.2 | 4205 Workstation System Applications | 1-15 |
| 1.5 | Specifications | 1-16 |
| 1.6 | Operating System Support | 1-17 |
| 1.7 | Options | 1-18 |
| 1.7 .1 | 4230 Telecommunications | 1-18 |
| 1.7 .2 | Monitor Arm | 1-18 |
| 1.7 .3 | 4230/05 Arabic | 1-19 |
| LIST OF ILLUSTRATIONS |  |  |
| Figure | Title | Page |
| 1-1 | 4230/05 Workstation | 1-1 |
| 1-2 | Monitor | 1-5 |
| 1-3 | Low-Profile Serial Keyboard | 1-7 |
| 1-4 | Electronics Base | 1-10 |
| LIST OF TABLES |  |  |
| Table | Title | Page |
| 1-1 | Related Publications | 1-2 |
| 1-2 | Diagnostics | 1-3 |
| 1-3 | Specifications | 1-16 |

## CHAPTER 1

## INTRODUCTION

### 1.1 SCOPE AND PURPOSE OF MANUAL

This manual contains installation, operation and maintenance information for the 4230 VS/OIS Workstation and the 4205 VS Workstation. (Refer to Figure 1-1.) These workstations are supported in the field on a board/unit-swap basis. Maintenance tasks, functional theory and parts replacement in this manual are detailed to that same level. Collectively, these workstations are referred to as the 4230/05 Workstations throughout this manual.


### 1.2 APPLICABLE DOCUMENTATION <br> 1.2.1 PUBLICATIONS

Publications relating to the 4230/05 Workstations and their installation, operation and use on VS/OIS systems are listed in Table l-1. Ordering addresses for publications appear below.

Address For Wang User Manuals<br>(Prefix 700-, 800-):<br>WANG LABORATORIES, Inc.<br>Information Resources (M/S 5511)<br>c/o Crder Entry Dept.<br>51 Middlesex Street<br>No. Chelms ford, MA 01863

Table 1-1. Related Publications

| PUBLICATION | ORDER NUMBER |
| :--- | :--- |
| VS-100 Maintenance Manual | $729-0871-A$ |
| VS 95 Maintenance Manual | $729-1224$ |
| Vs 25/45 Maintenance Manual | $729-1032-\mathrm{A}$ |
| VS Input/Output Processor Manual | $729-0824$ |
| 22V17 WS/Printer/AWS I/O Processor PSN | $729-0932$ |
| Site Planning Guide | $700-5978$ |
| VS System Administrative Reference (0/S Release 6.X) | $800-1144-01$ |
| VS Operating System Release 6.X Software Bulletin | $800-3111$ |
| OIS Operator's Guide | $700-5739 \mathrm{~A}$ |
| OIS Operator's Reference Guide | $700-5740 \mathrm{~B}$ |
| CE Documentation Control \& Processing Catalog/Index | $729-0000-\mathrm{B}$ |
| Corporate Literature Catalog | $700-7647$ |

### 1.2 APPLICABLE DOCUMENTATION (continued) <br> 1.2.2 DIAGNOSTICS

The 4230/05 Workstations contain Built-In Test (BIT) diagnostic PROMs for use in isolating malfunctions to the defective assembly or board. In addition, on-line diagnostics are also available in the VS and OIS diagnostic test operating systems (DTOS). Table 1-2 lists the part numbers and current revisions of the BIT PROMs along with the documentation part numbers for those packages.

Table 1-2. Diagnostics

| 4230 BIT PROM Diagnostics |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PKG. P/N DOC. P/N | $\begin{aligned} & \text { DOC. REV. } \\ & 9370 \end{aligned}$ | S/W P/N 702-0270 | $\begin{aligned} & \text { S/W REV } \\ & 5370 \end{aligned}$ | PROM P/N 378-8046 |
| 4205 BIT PROM Diagnostics |  |  |  |  |
| $\begin{array}{ll} \text { PKG. P/N } & \text { DOC. P/N } \\ 195-2838-3 & 760-1219 \end{array}$ | $\begin{aligned} & \text { DOC. REV. } \\ & \text { 93BO } \end{aligned}$ | $\begin{aligned} & \text { S/W P/N } \\ & 702-0279 \end{aligned}$ | $\begin{aligned} & \text { S/W REV } \\ & \text { 53B0 } \end{aligned}$ | $\begin{aligned} & \text { PROM P/N } \\ & 378-8051 \end{aligned}$ |

Abbreviations used in above table:
Phg. $\mathrm{P} / \mathrm{N}=$ package part number
Doc. $\mathrm{P} / \mathrm{N}=$ documentation part number
Doc. Rev. = documentation revision
$\mathrm{S} / \mathrm{W} \mathrm{P} / \mathrm{N}=$ software part number
S/W Rev = software revision
PROM P/N = PROM part number.

### 1.3 DESCRIPTION

The 4230/05 Workstations are modular, easy to service workstations offered by Wang for VS and OIS customers. The 4230 is a multi-system unit capable of operation on either VS or OIS systems, while the 4205 is offered for use on VS systems only. Specific applications of these workstations are discussed in section 1.4.

The workstations are $\mathrm{Z}-80$ based and modular in design, comprising three basic components which operate together to provide the workstation functions. The modular approach allows greatly simplified methods of service to be employed in the field, as well as supporting the ergonomic design principles typical of Wang equipment. Note that this is the same Monitor currently used with the Wang Professional Computer.

### 1.3 DESCRIPTION (continued)

1.3.1 VIDEO MONITOR

Figure 1-2 shows the Monitor used with the 4230/05 Workstations. The unit provides an 80 column by 25 row, 12 -inch diagonal green-on-black viewing screen, with the cathode-ray tube (CRT) and associated electronics housed in a two-piece enclosure. Altogether, the self-contained Monitor sits atop a pedestal attached by means of a ball-joint fit-ting. This allows the Monitor, and hence the viewing screen, to be tilted to suit the oper-ator. The pedestal fits into a depression in the cover of the Electronics Base.

Brightness and contrast controls are placed in the upper left corner of the unit, with the brightness control on top and the contrast con-


Figure 1-2. Monitor

### 1.3 DESCRIPTION (continued) <br> 1.3.1 VIDEO MONITOR (continued)

Internally, the Monitor uses one of two printed circuit assemblies (PCAs) to process and display incoming video and synchronization signals. The Monitor has no internal power supply of its own, but relies on a +12 Vdc input from the Electronics Base.

A dual cable connects the Monitor to the Electronics Base, with one of the cables connecting power between the units and the other carrying the video and synchronization signals. The dual cable is terminated on both ends with a molded 3-pin DIN connector for the power cable and a molded 8-pin DIN connector for the video cable. The cables connect to the Monitor on its underside, through two access holes in the cover. The DIN sockets are mounted directly to the internal

1.3 DESCRIPTION (continued)
1.3.2 KEYBOARD

The $4230 / 05$ Workstations use the low-profile, universal serial Keyboard in use in other current Wang products, including the Wang Professional Computer. Refer to Figure 1-3. An Arabic version of the universal serial Keyboard is used with the 4230/05 Arabic Workstations. It is identical to the the keyboard shown in figure 1-3; the only difference being Arabic keycaps instead of Qwerty: US Standard.

The low-profile serial Keyboard is a separate, detachable unit containing 101 keys and a programmable speaker.


B-01556-FY84-13

Figure 1-3. Low-Profile Serial Keyboard
1.3
1.3 .2

The Keyboard offers 16 program function keys, a HELP key, four cursor control keys (north arrow, south arrow, east arrow, and west arrow), as well as a calculator-style key pad. Standard word processing edit keys are also supported (e.g., INSERT, DELETE, MOVE, COPY).

The Keyboard attaches to the Electronics Base through a coil-cord emanating from the right rear corner of the Keyboard, and terminated in a 4-pin DIN connector. The Keyboard is thus free to be moved according to the operator's preference.

An additional feature of this Keyboard is a series of six light-emitting diode (LED) indicators. Five of these are placed above the section of typewriter keys, and one is built into the LOCK key.


### 1.3 DESCRIPTION (continued) <br> 1.3.2 KEYBOARD (continued)

These LEDs are used to display information relative to the Built-In Test (BIT) diagnostics. (Refer to Chapter 4 of this manual for details.) The LED in the LOCK key is also used $t$ indicate, during normal operation, that either the the caps-lock or shiftlock feature is active. Caps-lock, normally used in a DP environment, and shift-lock, normally found in an office automation environment, is selected by workstation microcode.

Communication between the Keyboard and the Electronics Base is in serial format at $62.5 k$ baud. The Keyboard itself is microprocessor based, using an 8031 CPU with PROM-based microcode.

1.3 DESCRIPTION (continued)
1.3.3 ELECTRONICS BASE

The Electronics Base houses the main logic PCAs associated with the $4230 / 05$ Workstations, along with an 80 -Watt Harris switching Power Supply. Refer to Figure 1-4.

The Power Supply is field replaceable only, and is not intended to be serviced in the field. The unit supplies +5 Vdc and $\pm 12$ Vdc potentials to the operating circuitry of the workstation, and incorporates a built-in ventilating fan, ac line fuse, ac power cord connector, $115 \mathrm{~V} / 230 \mathrm{~V}$ switch and ac power on/off (1/0) switch in one easy-to-replace package.


Figure 1-4. Electronics Base
1.3 DESCRIPTION (continued)
1.3 .3

The unit is mechanically fastened to the base with only two screws. The base itself and the enclosed Pover Supply are identical in both models of the workstation. The PCA loading of the base differentiates one model from the other.

### 1.3.3.1 4230 Electronics Base

The standard 4230 Electronics Base with no options houses one CPU PCA, 210-8287, which carries out all logic functions of the workstation. An optional Telecommunications PCA, 210-8298, is also available for the 4230 Workstation. Applications details of the 4230 Workstation are given in section 1.4 .

The front edge of the PCAs are secured in capture slots in the front of the base, and the connector headers at the rear of the PCAs interlock with each other and the edge of the base bottom and cover. The PCAs are spaced in the center by a support/spacer rod which fits between the PCAs, seated against the upper and lower parts of the base. The rod also provides support for the physical weight of the Monitor which is placed atop the Electronics Base.

### 1.3.3 ELECTRONICS BASE (continued)

1.3.3.1 4230 Electronics Base (continued)

The 8287 CPU PCA contains three LSI (large scale integration) devices and their support logic, thus providing all logic required for workstation operation on a single board. The LSI devices are a Z-80 CPU, an 8031 microprocessor for the serial keyboard interface and a WL-2001 device which provides all the functions of a standard Wang 928 data link in a single LSI device.

Support logic for these main LSI devices includes 64k bytes of main memory with parity, a 4 k PROM containing the Built-In Test (BIT) power-up diagnostic, and CRT RAM including 4 k of character RAM, $4 k$ of attribute RAM and $8 k$ of font RAM. Another 4 k PROM stores the operating program for the 8031 microprocessor.

Workstation operating software (microcode) is downline loaded from the system host CPU and stored in main memory. The unit features softwareloadable fonts which are also downline loaded from the system host. The connector header mounted on the rear of the CPU PCA contains the DATA LINK BNC/TNC connectors for cable connection to the host.

### 1.3.3 ELECTRONICS BASE (continued)

1.3.3.2 4205 Electronics Base

The 4205 Workstation Electronics Base is essentially the same as the 4230 , with minor changes to the CPU PCA. The 4205 uses a 210-8287-1 CPU PCA which provides only 32 k of main memory and 4 k of font memory. As a result of the reduced main and font memory, the 4205 Workstation supports fewer functions than the full-feature 4230 unit. Applications details are in section 1.4 .

1.4 SYSTEM APPLICATIONS (Continued)
1.4.1 4230 WORKSTATION APPLICATIONS (Continued)

The 4230 operates as a full-functioning 64 k workstation when connected to OIS and Alliance systems. All advanced word processing and most optional software packages can be used with the 4230 including: WP Plus, BASIC, spelling verifier, $C P / M^{R}$ and Microsoft's Mulliplan. On the VS, the 4230 can be used for data processing applications, VS/IIS word processing and VS/ Alliance. In addition, the 4230 can operate as the system console workstation (workstation zero) on all VS systems. The 4230 does not support scientific typing, archiving, proportional spacing, CHARTER graphics or audio.

In the VS 50/60/80, 4230 Workstations communicate with the host CPU via a 22 V 17 extended serial IOP designed for use with serial devices such as workstations and printers. In the VS 90/100, the appropriate serial IOP is the 22 V 27 . In OIS systems, the 4230 connects directly to the host CPU.

[^0]1.4 SYSTEM APPLICATIONS (Continued)
1.4.2 4205 WORKSTATION SYSTEM APPLICATIONS

The 4205 has limited main memory (32k) and font memory (4k) and thus supports data processing functions on VS systems only. In the VS 50/60/80, 4205 Workstations communicate with the host CPU via a 22 V 17 extended serial IOP designed for use with serial devices such as workstations and printers. In the VS 90/100, the appropriate serial IOP is the 22 V 27 .

### 1.5 SPECIFICATIONS

Specifications for the 4230/05 Workstations are given in Table 1-3.

Table l-3. Specifications


### 1.6 OPERATING SYSTEM SUPPORT

Operating system support for the 4230/05 Workstations is listed below.
$4230 / 4205$ 4230 ONLY

VS 5.01.73
VS 5.03.90
VS 6.11.02
VS 6.20.00

OIS 8.3
ALLIANCE 4.J
VS ALLIANCE 1.0
1.7 OPTIONS
1.7.1 4230 TELECOMMUNICATIONS

The TC PCA 210-8298 provides an RS-232C interface for connection to a modem, thus allowing the 4230 to be used for Telecommunications. Emulations supported with the 4230 TC Workstation are TTY/2741, 2780, 3780 and WPS. Telecommunication with vS systems is not supported by the 4230 TC Workstation. UJ Kit \#UJ-1282, P/N 206-1282 allows the 4230 to be upgraded with TC.

### 1.7.2 MONITOR ARM

A Monitor arm option, similar to the one used with the Wang Professional Computer, is available for the 4230/05 Workstations. The arm allows more efficient use of work space by enabling the user to swing and tilt the Monitor over and away from the work area. An eight-foot Monitor to Electronics Base cable, included with this option, allows the Electronics Base to be placed conveniently away from the desk surface. Order number for the Monitor arm option is 4200AC-001. The Monitor arm option is customer-installable and an installation guide, document part number 700-8695, is packed with the unit.

> 1.7
> 1.7 .3 $\frac{\text { OPTIONS (Cont'd) }}{4230 / 05 \text { ARABIC }}$

The Arabic (Middle Eastern) Workstations (Models 4230-OA-ME/4205-VS-ME) are 4230/4205 Workstations capable of supporting all existing features and options with modifications to enable easy implementation of middle eastern languages. These languages require right-to-left orientation (as opposed to English left-to-right), which would mean a substantial software effort, without hardware assist.

The hardware has been modified to allow software to treat the document as left-to-right (English), but the display will be in the correct right-to-left (Middle Eastern) orientation. The scan is software selectable to either left-to-right or right-to-left orientation but not both. Although improved software is planned, this hardware change is necessary to provide a workstation compatable with and as a replacement for the 2246S-ME.

The PCA complement consists of a 210-8287-3 PCA with Reverse Scan and a 210-8244 Monitor PCA.

CHAPTER 2 THEORY Page
2.1 Monitor ..... 2-1
2.2 Keyboard ..... 2-5
2.2.1 Keyboard Overview ..... 2-5
2.2.2 Keyboard Theory of Operation ..... 2-10
2.3 4230/4205 Electronics Base ..... 2-16
2.3.1 210-8287 CPU PCA ..... 2-17
2.3.1.1 Z-80 Central Processor Unit (CPU) ..... 2-18
2.3.1.1 Z-80 Central Processor Unit (CPU) ..... 2-19
2.3.1.2 CPU Interrupts ..... 2-19
2.3.1.3 Main Memory ..... 2-20
2.3.1.4 Main Memory Parity Checking ..... 2-21
2.3.1.5 Address Assignments and Page Select ..... 2-22
2.3.1.5 Address Assignments and Page Select ..... 2-23
2.3.1.5 Address Assignments and Page Select ..... 2-24
2.3.1.5 Address Assignments and Page Select ..... 2-25
2.3.1.5 Address Assignments and Page Select ..... 2-26
2.3.1.7 I/O Decoders ..... 2-27
2.3.1.8 Data Link ..... 2-29
2.3.1.8.1 Data Link Commands ..... 2-30
2.3.1.8.2 Data Link Receive Functions ..... 2-34
2.3.1.8.2 Data Link Receive Functions ..... 2-35
2.3.1.8.3 Data Link Transmit Functions ..... 2-36
2.3.1.8.4 Line Turn-Around ..... 2-37
2.3.1.8.5 Direct Memory Access (DMA) and Z-80 ..... 2-37
2.3.1.8.5 Direct Memory Access (DMA) and Z-80 ..... 2-38
2.3.1.8.5 Direct Memory Access (DMA) and Z-80 ..... 2-39
2.3.1.8.6 Data Link Functions and Function ..... 2-39
2.3.1.8.6 Data Link Functions and Function ..... 2-40
2.3.1.8.6 Data Link Functions and Function ..... 2-41
2.3.1.9 Serial Keyboard Interface ..... 2-42
CHAPTER 2 THEORY (Cont'd) ..... Page
2.3.1.9.1 8031 Program Storage and Retrieval ..... 2-42
2.3.1.9.1 8031 Program Storage and Retrieval ..... 2-43
2.3.1.9.3 Receiving Keystrokes ..... 2-44
2.3.1.9.4 Transmitting Commands ..... 2-45
2.3.1.9.5 Beep and Click Functions ..... 2-46
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-46
2.3.1.10.1 Character RAM ..... 2-46
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-47
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-48
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-49
2.3.1.10.2 Dot Matrix Display ..... 2-49
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-50
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-51
2.3.1.10.3 Font RAM ..... 2-51
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-52
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-53
2.3.1.10.i Character Serialization ..... 2-53
2.3.1.10.5 Attribute RAM ..... 2-53
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-54
2.3.1.10.6 Video Modification Lcgic and Video ..... 2-54
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-55
2.3.1.10.6 Video Modification Logic and Video ..... 2-55
2.3.1.10.7 CRT Timing Control Logic ..... 2-55
2.3.1.10.8 Read/Write Control for Character, Attribute and Font RAM ..... 2-55
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-56
2.3.1.10.8 Read/Write Control for Character, ..... 2-56
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-57
2.3.1.10.10 Horizontal and Vertical Scrolling ..... 2-57
2.3.1.10 CRT RAM, Character Generation and CRT ..... 2-58
2.3.1.10.10 Horizontal and Vertical Scrolling ..... 2-58
2.4.1 FUNCTIONAL THEORY ..... 2-61

| CHAPTER 2 | THEORY (Cont'd) | Page |
| :---: | :---: | :---: |
| 2.4.1.1 | 8251A USART | 2-62 |
| 2.4.1.2 | Data Input/Output | 2-62 |
| 2.4.1.3 | "In'/'Out" Decoding | 2-63 |
| 2.4.1.4 | USART Limitations | 2-67 |
| 2.4.2 | MODEM INTERFACE | 2-77 |
| 2.4 .3 | RS-232-C LOOPBACK CONNECTOR | 2-78 |
| 2.5 | ARABIC WORKSTATION | 2-80 |
| LIST OF ILLUSTRATIONS |  |  |
| Figure | Title | Page |
| 2-1 | Monitor PCA Block Diagram | 2-2 |
| 2-2 | Keycode Assignments | 2-7 |
| 2-3 | Low-Profile Serial | 2-10 |
| 2-4 | 4230/4205 Workstation | 2-16 |
| 2-5 | 4230/4205 Workstation Memory Page | 2-23 |
| 2-6 | 4230/4205 Workstation Memory | 2-24 |
| 2-7. | Data Link Device and Support Logic | 2-29 |
| 2-8 | 4230/4205 WS Keyboard Interface | 2-42 |
| 2-9 | CRT RAM Addressing and | 2-48 |
| 2-10 | 4230/4205 WS Character Matrix | 2-50 |
| 2-11 | 4230 TC Local Configuration | 2-59 |
| 2-12 | Remote TC Configuration | 2-60 |
| 2-13 | 210-8298 Telecommunication PCA | 2-61 |
| 2-14 | Loopback Connector Jumper Diagram | 2-78 |

## LIST OF TABLES

| Table | Title | Page |
| :--- | :--- | :--- |
| $2-1$ | Block Memory Decoding | $2-25$ |
| $2-2$ | $4230 / 4205$ Workstation I/O Commands | $2-28$ |

This chapter contains block level theory of operation discussions for the subassemblies of the 4230/05 Workstations. The equipment is covered in the subsections of this chapter as listed below.

Section 2.1 Monitor
Section 2.2 Keyboard
Section 2.3 Electronics Base
Section 2.44230 TC Option
Section 2.5 4230/05 Arabic WS

### 2.1 MONITOR

The Monitor unit (figure 2-1) contains a 12 -inch green-on-black CRT with a Monitor PCA to process video and synchronization signals. The CRT screen has a capacity of 25 lines with 80 characters per line for a total of 2000 characters displayed.

The Monitor PCA receives +12 Vdc from the switching power supply in the Electronics Base via one lead of the Monitor power cable assembly. The +12 Vdc directly supplies the higher current horizontal deflection circuitry and the CRT filament. A series regulator is used to derive a +5 Vdc supply from the +12 Vdc input for the logic devices on the Monitor PCA.

Input signals to the Monitor PCA include VIDEO, HSYNC, VSYNC and INTEN which are generated in the Electronics Base of the particular model Workstation. These signals are applied to the Monitor PCA via the eight-pin monitor video cable, buffered and then presented to the appropriate circuits on the PCA.

### 2.1 MONITOR (Continued)



Figure 2-1. Monitor PCA Block Diegram

### 2.1 MONITOR (Continued)

The VIDEO input is applied to a common-emitter stage in the video amplifier and inverter which provides amplification and inversion of the incoming video signal. The amplified and inverted video drives the cathode of the 12-inch (diagonal) CRT. A special portion of the video amplifier and inverter receives the INTEN signal, which is used to intensify or highlight selected characters on the CRT screen. The INTEN signal causes the CRT cathode voltage to decrease, causing an increase in intensity for the instant that the INTEN sig- nal is present. The front-panel contrast control adjusts the extent to which the circuit reacts to the INTEN signal.

The horizontal sync (HSYNC) input is applied to the horizontal sync and deflection circuitry, comprising a horizontal processor device followed by a driver and, finally, the horizontal output amplifier. The horizontal phase and horizontal hold adjustments are inputs to the horizontal sync and deflection device and provide for a phase and frequency-stable horizontal deflection ramp to be fed to the output stage.

The horizontal output transistor feeds the horizontal deflection coils of the yoke with a saw-tooth-type deflection waveform. The current in the yoke windings develops an electro-magnetic field for deflecting the CRT electron beam in the horizontal direction. Adjustments for horizontal width and horizontal linearity form part of the total horizontal deflection coil load.

### 2.1 MONITOR (Continued)

At horizontal retrace (flyback), the current field in the horizontal deflection coils of the yoke collapses and the resultant energy is stepped up by the flyback transformer. On the secondary side of the flyback transformer are separate windings which feed diode rectifiers and associated voltage divider circuits. Anode operating potential, focus (G4), G1 and G2 voltages are all derived from these rectifier and voltage divider circuits.

The vertical sync (VSYNC) input is applied to the vertical sync and deflection circuitry. Vertical processing is performed wholly by a vertical processor device which develops the final vertical sawtooth waveform that drives the vertical deflection coils of the yoke. Vertical hold, vertical size and vertical linearity adjustments are all inputs to the vertical sync and deflection device.

### 2.2 KEYBOARD

This section provides an overview of Keyboard operations as well as a functional block diagram level of theory discussion.

### 2.2.1 KEYBOARD OVERVIEW

The detached Keyboard contains a dedicated 8031 microprocessor that accepts commands from the Z-80 in the Electronics Base while sending both Keyboard status data and keystroke data back to the $\mathrm{Z}-80$. This communication occurs between the serial I/O port of the 8031 in the Keyboard and another 8031 located in the Electronics Base. The Keyboard communicates in a full-duplex mode.

Pressing a key causes the Keyboard to send a 7-bit keystroke code to the Z-80 in the Electronics Base. Every key has its own unique keystroke code, which is arbitrary and bears no relationship to any of the various character codes. In addition to the keystroke codes produced when they are pressed, the left and right SHIFT keys also generate different codes, called release codes, when they are released.

The release code for any key is identical to its keystroke code, but with high-order bit 7 set (i.e., keystroke code plus '80'). Special Keyboard commands establish release codes for up to five other designated keys or, alternately, for all of the keys on the Keyboard.

### 2.2 KEYBOARD (Continued) <br> 2.2.1 KEYBOARD OVERVIEW (Continued)

The LOCK and SHIFT keys have transmittable codes that allow maximum flexibilty at the host system. The LOCK key has an LED (bit 0) for a visual indication that the key is engaged. The host system decodes the LOCK key transmittal code and returns a code back to the Keyboard through the 8031 to light the LOCK LED.

The left and right SHIFT keys have make and break codes in the Keyboard default scheme. When either SHIFT key is depressed, it will transmit its own $X / Y$ code (make code). When the SHIFT key is released, a break code will be transmitted. When a shift condition is sensed, the host system will append an ' 80 ' bit to all keys until it sees the break code for the shift key.

Any key on the Keyboard is a potential repeat key. If the Keyboard is programmed to generate a release code for a particular key, the $\mathrm{Z}-80$ in the Electronics Base can assume that the key remains down (or pressed) between the time it receives the keystroke code and the time it receives the corresponding release code. Therefore, when a program that is monitoring the Keyboard recognizes a pressed key in this way, it can decide whether the key will repeat, and at what rate.
2.2 KEYBOARD (Continued)
2.2.1 KEYBOARD OVERVIEW (Continued)

Figure 2-2 shows keystroke code assignments for the standard Keyboard. There are some possible keystroke codes and their corresponding release codes that are not produced by any key.


Figure 2-2. Keycode Assignments

### 2.2 KEYBOARD (Continued) <br> 2.2.1 KEYBOARD OVERVIEW (Continued)

One of these, code 'O1', is used as a query response byte, which is always followed by one or more status bytes. When the $\mathrm{Z}-80$ makes an inquiry by sending one of the query control byte sequences, it continues accepting Keyboard input until it receives the '01' query response byte and then accepts the appropriate number of status bytes before resuming normal Keyboard input.

A 4-conductor cable fitted with a 4-pin DIN connector carries power and interface signals between the Keyboard interface and the detached Keyboard. The Keyboard connector and 4-pin DIN connector signals are shown below.

| CONNECTOR <br> PIN NO. | DIN PLUG <br> PIN NO. | SIGNAL |
| :---: | :---: | :---: | :---: |

LED control commands are used to turn on individual LEDs as well as turn on and turn off all LEDs. The Keyboard LEDs are used to indicate diagnostic errors. The LED status command allows the host system to read the LED status at any time. The Keyboard is initialized with all LEDs off.

### 2.2 KEYBOARD (Continued)

2.2.1 KEYBOARD OVERVIEW (Continued)

N-key rollover exists between all encoded keys on the Keyboard. Therefore, when a key is depressed while other keys are held down, the Keyboard will be able to output the latest keycode. Two 8-bit switchbanks on the Keyboard identify the particular Keyboard configuration.

The Keyboard interface in the Electronics Base is designed around an 8031 microprocessor with a full duplex serial port UART operating at 62.5 k baud. On power-up or system reset, hardware initializes the 8031 to transmit and receive serial protocol that consists of one start bit (cleared to zero), an 8-bit data word (least significant bit first), and two stop bits (set to one), without parity.

### 2.2 KEYBOARD (Continued)

2.2.2 KEYBOARD THEORY OF OPERATION

Refer to Figure 2-3 for the following discussion.


Figure 2-3. Low-Profile Serial
Keyboard Block Diagram

### 2.2 KEYBOARD (Continued) <br> 2.2.2 KEYBOARD THEORY OF OPERATION (Continued)

The 8031 device is a single-component 8-bit microprocessor that contains 128 x 8 -bit internal RAM memory, an internal oscillator and timing circuit for data synchronization, and a full duplex serial port UART. The 8031 device requires one supply voltage ( +5 volts) for operation. Keyboard data is either sent or received across the full-duplex Keyboard interface.

A 4 MHz crystal-generated clock is used for the synchronization of the 8031 to the various other components located on the board. This clock is necessary since only power and data are transmitted from the Electronics Base.

The 8031 uses its port zero lines as both the data and the address bus in a multiplexed bus scheme. Lines D0 - D7 identify the shared bus. Signal ALE (address latch enable) enables the address latch when the bus is in the address mode, thus storing an address in the latch. The address latch addresses the EPROM while signal PSEN (program store enable) enables the EPKOM to read the instruction at that address onto the bus, which is now in the data mode. The EPROM stores the operational routines for the 8031.

### 2.2 KEYBOARD (Continued)

2.2.2 KEYBOARD THEORY OF OPERATION (Continued)

At power-up, the reset circuit sets the 8031 program counter to zero and the 8031 starts executing its initialization code from the EPROM. The initialization routine performs the following tasks:

1. Configure internal UART to 62.5 k baud
2. Configure line protocol (1 start bit, 8 data bits, 2 stop bits)
3. Load zeros to sound generator
4. Clear LEDs
5. Set up two internal timers

After initialization, the 8031 starts its $X$ axis scan routine, continuously polling port 1 for an input from the $X / Y$ matrix. The Keyboard keys are laid out in a $16 \mathrm{x} 8 \mathrm{X} / \mathrm{Y}$ matrix for a total of 128 possible configurations. Not all possible configurations are used. The 8031 supplies three scan lines (A8, A9, A10) to the two 3-to-8 decoders. The three scan lines count in binary from zero to 7 for each of the two decoders, thus causing a strobe to occur sequentially from $X_{0}$ to $\mathrm{X}_{15}$.

The $Y$ lines in the matrix are the return lines to the 908 device. When a key is pressed, the capacitive reactance is sensed by the 908 device and the device translates the sense to a TTL level for the 8031. Upon receipt of the input from the 908, the 8031 reads the 908 input again to confirm the original read.

### 2.2 KEYBOARD (Continued)

2.2.2 KEYBOARD THEORY OF OPERATION (Continued)

The 8031 now looks in an internal table for the keycode that matches the $Y$ location from the 908 device and the $X$ location from the 3-to-8 decoders.

The keycode is then sent to the 8031 's internal UART where it is serialized. A start bit and two stop bits are added and the serial stream is transmitted to the Electronics Base. After transmission of the last bit in the stream, the 8031 UART generates an internal interrupt which causes the 8031 to resume its $X$ axis scanning routine.

The $X$ portion of the $X / Y$ matrix also serves to read the settings of the two on-board switchbanks. One side of each switch is connected to one of the X lines. Each X line is normally pulled up to 5 V . The other side of each switch is connected to one common transistor. When an $X$ line is strobed (brought low) and its switch is closed, the strobe is coupled through the switch to the transistor and the transistor changes state.

This pulse is applied to the 8031 as an interrupt at P3.2, and the 8031 registers the switch closure in an internal register dedicated to holding the switch settings. When an $X$ line is strobed (brought low) and its switch is open, the transistor is unaffected and no interrupt occurs.

### 2.2 KEYBOARD (Continued) <br> 2.2.2 KEYBOARD THEORY OF OPERATION (Continued)

The switch setting scan routine occurs after each $\mathrm{X} / \mathrm{Y}$ matrix read routine. The switch settings can be read from the 8031's internal register anytime the Z-80 in the Elec- tronics Base issues a query command.

Communication from the $\mathrm{Z}-80$ in the Electronics Base to the 8031 in the Keyboard occurs as follows. The command to the Keyboard is received by the 8031's internal UART, the start and stop bits are stripped and the command is looked up in a table in the 8031. The starting address of the routine associated with that command is put on the address bus, and the 8031 executes code from the EPROM to satisfy the particular routine.

The six LEDs located on the Keyboard PCB are under the control of the $\mathrm{Z}-80 \mathrm{CPU}$ in the Electronics Base. The Z-80 CPU sends LED data serially to the 8031 in the Keyboard. The 8031 strips the start and stop bits and converts the serial data to parallel data. The LED data is then placed on port zero lines P0.0 - P0.7 and latched in the tri-state LED latch. The 8031 enables the LED latch, thus driving the LEDs with the data from the $\mathrm{Z}-80$ in the Electronics Base. Any low output from the LED latch will illuminate the associated LED.

A programmable sound generator device provides the Keyboard with its beep and click sounds.

### 2.2 KEYBOARD (Continued)

2.2.2 KEYBOARD THEORY OF OPERATION (Continued)

Upon receipt of a beep or click command from the Z-80 in the Electronics Base, the associated routine is called from the EPROM.

The 8031 receives the appropriate data for the sound generator from the EPROM. This includes the data required to load the sound generator's attenuation and frequency registers to produce the desired sound. The data is latched from the data bus and then applied to the sound generator. A common operational amplifier is used to drive the speaker.

### 2.3 4230/4205 ELECTRONICS BASE

The standard $4230 / 4205$ Electronics Base with no options houses one PCA which carries out all logic functions of the workstation. This PCA is referred to as the 4230 Workstation Electronics PCA, part number 210-8287, or the 4205 Workstation Electronics PCA, part number 210-8287-1. These PCAs are referred to in this section simply as the 8287 PCA. The information contained in this section is applicable to both the 4230 and the 4205 Workstation Electronics PCA except where specifically noted.

Figure 2-4 is a functional representation of the single PCA workstation.


Figure 2-4. 4230/4205 Workstation
2.3 4230/4205 ELECTRONICS BASE (Continued)
2.3.1 210-8287 CPU PCA

The 8287 CPU PCA contains three LSI (large scale integration) devices and their support logic, thus providing all logic required for workstation operation on a single board. The LSI devices are a Z-80 CPU, an 8031 microprocessor for the serial keyboard interface and a WL-2001 device which provides all the functions of a standard Wang 928 data link in a single LSI device.

Support logic for these main LSI devices includes 64 k bytes of main memory with parity, a 4 k PROM containing the Built-In Test (BIT) power-up diagnostic, and CRT RAM including 4 k of character RAM, 4 k of attribute RAM and 8 k of font RAM. (The 4205 has only 4 K of font RAM.) Another 4 k PROM stores the operating program for the 8031 microprocessor.

The connector header mounted on the rear of the PCA contains the DATA LINK BNC/TNC connectors for cable connection to the host CPU as well as the connectors for the Monitor and Keyboard.

### 2.3.1.1 Z-80 Central Processor Unit (CPU)

Bus operations are controlled by the $\mathrm{Z}-80 \mathrm{~A}$ CPU. The CPU receives sequential instructions from main memory over the data bus. It assigns device access and tasks based on these instructions and communicates with workstation logic through the data, address, and control buses.

### 2.3.1 210-8287 CPU PCA (Continued) <br> 2.3.1.1 Z-80 Central Processor Unit (CPU) (Continued)

CPU signals are sequenced according to both its internal instruction set and instructions received from main memory over the data bus. The CPU requires a single, +5 Vdc supply and employs a 4 MHz clock as its time base.

Bidirectional data flow is accomplished by an 8-bit, tri-state data bus. The CPU transmits address information over a 16-bit, tri-state address bus. A reset line initializes the CPU and the six control-output lines. The six con-trol-output lines are:

M1, CPU Fetch Cycle: This line is active during the first cycle (fetch cycle) of each instruc-tion-request cycle, and during the special interrupt cycles.

MREQ, Memory Request: Active when the address bus holds a valid address for a memory read or write operation.

IORQ, Input/Output Request: Active when the luwer half of the address bus holds a valid I/O address for an $I / O$ read or write operation. Also becomes active for the interrupt acknowledge cycle.

RD, Read: When active, indicates that the CPU will input data while performing a memory-access or I/O instruction.
2.3.1 210-8287 CPU PCA (Continued)
2.3.1.1 Z-80 Central Processor Unit (CPU) (Continued)

WR, Write: When active, indicates that the CPU will output data while performing a memory-access or $I / 0$ instruction.

RFSH, Refresh: During an M1 (memory period 1) cycle, the CPU outputs an address for memory refresh. RFSH confirms the active presence of that address.

In addition to the control-output lines, there are three CPU input control lines. These lines are:

BUSRQ, Bus Request: An outside device can request bus access by asserting this signal. BUSRQ input causes the CPU to switch its address, data, and status lines into a high-impedance state to accommodate the outside device.

BUSAK, Bus Acknowledge: Becomes active to indicate that the CPU has complied with a BUSRQ.

WAIT: An outside device can request the CPU to extend the current memory access or I/O cycle by asserting this signal. The CPU waits as long as the signal remains asserted.

### 2.3.1.2 CPU Interrupts

The workstation employs $\mathrm{Z}-80$ interrupt mode 0 . In this mode, the CPU receives its next instruction from the interrupting device.

### 2.3.1 210-8287 CPU PCA (Continued) <br> 2.3.1.2 CPU Interrupts (Continued)

The workstation employs $\mathrm{Z}-80$ interrupt mode 0 . In this mode, the CPU receives its next instruction from the interrupting device. In the 4230/4205 Workstation, interrupts are received from the 8031 processor used for the Keyboard interface. The interrupt notifies the CPU that a keystroke has been received and is ready for processing.

Two interrupt inputs to the CPU are provided, maskable (INT) and nonmaskable (NMI). Keystroke interrupts are of the maskable type, while a non-maskable interrupt (unconditional entrance to the program) occurs only for a detected memory parity error.

### 2.3.1.3 Main Memory

Main memory consists of $64 k$ bytes of dynamic RAM with one bit of parity for each byte of memory. Physically, memory is implemented with nine $64 \mathrm{k} x$ l-bit devices. Main RAM can be accessed by both the CPU and the data link. (The data link is a DMA path.) The DRAM controller is responsible for generating row address strobe (RAS) and column address strobe (CAS) logic to address main memory. RAS and CAS lines enable 16-bit addresses to be processed in 8-bit, half-address form, permitting 16 -bit main memory addresses to dynamic RAM devices with only eight address input pins.
2.3.1 210-8287 CPU PCA (Continued)
2.3.1.3 Main Memory (Continued)

RAS/CAS logic transfers high and low-order address bits through the same device pins at different times.

RAS/CAS cycles are required any time main memory is addressed. Main memory is addressed during these aperations: CPU instruction fetch/refresh cycle, CPU data read, CPU data write and DMA transfer

### 2.3.1.4 Main Memory Parity Checking

Memory parity logic is one of two parity generation/detection circuits. The other circuit is part of the Data Link. Memory parity logic generates and then tests for even parity on all data transfers leaving or entering the CPU through the data bus. During a CPU write, each parity bit is calculated and stored in main memory.

The parity line is checked on each CPU read. If a memory parity error is detected, the diagnostic PROM is enabled and the CPU receives a non-maskable interrupt which causes it to jump to location '0066'. At that location in PROM is the main memory parity error routine which causes the contents of the CRT screen to be underlined, thus informing the operator of the error.

### 2.3.1 210-8287 CPU PCA (Continued) <br> 2.3.1.4 Main Memory Parity Checking (Continued)

The underlining condition can be cleared only through a Z-80 RESET. In the 4230/4205, a RESET can be accomplished by cycling ac power to the workstation or, in some cases, by the host CPU.

Following workstation reset (restart), the diagnostic built-in test (BIT) runs and the usual power-up checks ensue. If the memory parity error was a soft error, the workstation will pass the BIT and be ready for operation again. During diagnostics, the parity detection circuitry itself is tested by forcing bad parity to be written and then reading back the same data location.

### 2.3.1.5 Address Assignments and Page Select Logic

The Z-80 CPU, with its 16 address lines, is capable of addressing up to 65,536 (64k) different memory locations. Many of the programs available on a host VS/OIS CPU require the full 64 k of main memory within the 4230 workstation in order to run. Nevertheless, character, attribute and font memories comprise another large segment of memory that must be addressed as directed by CRT controlling routines within the workstation.
To overcome the limit placed upon the number of available addresses by the 16 -bit address bus, a method of memory address assignments called page selection is used in the $4230 / 4205$ Workstation.

```
2.3.1 210-8287 CPU PCA (Continued)
2.3.1.5 Address Assignments and Page Select
    Logic (Continued)
```

Page selection allows the same addresses to be assigned to more than one physical memory device. Thus, while both the main and CRT memories see the address lines from the CPU, only the memory that is enabled at the time responds to the current address on the bus.

Figure 2-5 is a simplified representation of the hardware used to implement the page select scheme. The central element in the page select hardware is the block memory decode PAL (programmable array of logic). The PAL is programmed to output the appropriate memory anables for the combination of inputs it receives. In the 4205, this PAL is programmed to inhibit main RAM addresses abc'e 32k.


Figure 2-5. 4230/4205 Workstation Memory Page Select Logic

### 2.3.1 210-8287 CPU PCA (Continued)

2.3.1.5 Address Assignments and Page Select

## Logic (Continued)

The available addresses are assigned differently for each of three pages available to the CPU for selection. The three pages and their ad- dress assignments are shown in Figure 2-6.



PAGE 1
MP1. MPO $=0.1$


PAGE 2
$M P 1 . M P O=1.0$

NOTES:

1. 4205 WORKSTATION MAIN MEMORY ADDRESSES ARE LIMITED TO 32K.
2.3.1 210-8.287 CPU PCA (Continued)
2.3.1.5 Address Assignments and Page Select Logic (Continued)

The inputs to the PAL are listed below with a description of their function in the page selection scheme. Table 2-1 shows how the different inputs combine to decode blocks of memory addresses.

Table 2-1 Block Memory Decoding

| CONDITIONS REQUIRED |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEM. ADDRESSED | EPROM | MP1 | MP0 | 128CS | ADDRESS | A15 | A14 | A13 | Al2 | Al1 | A10-A0 |
| EPRCM | 1 | x | x | x | OK4K | 0 | 0 | 0 | 0 | x | x |
| CHARACTER RAM | x | 0 | 0 | x | 56K-64K | 1 | 1 | 1 | x | x | x |
| ATTRIBUTE RAM | x | 0 | 0 | x | 48K-56K | 1 | 1 | 0 | x | x | x |
| LOWER FONT RAM | x | 1 | 0 | 0 | 48K-52K | 1 | 1 | 0 | 0 | x | x |
| LOWER FONT RAM | x | 1 | 0 | 1 | 48K-50K | 1 | 1 | 0 | 0 | 0 | x |
| UPPER FONT RAM | x | 1 | 0 | 0 | 52K-56K | , | 1 | 0 | 1 | $x$ | x |
| UPPER FONT RAM | x | 1 | 0 | 1 | 52K-54K | 1 | 1 | 0 | 1 | 0 | x |
| MAIN RAM | 0 | x | x | x | OK4K |  | 0 | 0 |  | x | x |
| MAIN RAM | x | x | x | x | 4K8K |  | 0 |  |  | x | x |
| MAIN RAM | x | x | x | x | $8 \mathrm{~K}-16 \mathrm{~K}$ | 0 | 0 | 1 | $x$ | x | x |
| MAIN RAM | x | x | x | x | 16K-32K | 0 | 1 | x | x | x | x |
| MAIN RAM | x | x | x | x | $32 \mathrm{~K}-48 \mathrm{~K}$ |  | 0 | x | x | x | x |
| MAIN RAM | x | x | 1 | x | 48K-64K |  | 1 | x | x | x | x |

## Notes:

1. $\mathbf{x}=$ don't care
2. Main RAM addresses above $32 k$ are inhibited in the 4205 Workstation.
3. The 4205 has only 4 k of font memory versus 8 k in the 4230.

### 2.3.1 210-8287 CPU PCA (Continued) <br> 2.3.1.5 Address Assignments and Page Select Logic (Continued)

MPO, MP1: The Z-80 CPU selects the appropriate page configuration (page $0,1,2$ ) required for any operation by writing to the page register. Command OUT ' 05 ' clocks page select data off the data bus ( $\mathrm{BD} 0, \mathrm{BD} 1$ ) and into the page register. The resultant lines MPO and MP1 (MP = memory page) are used as inputs to the memory select PAL.

PROM: An active PROM bit disables the lower 4 k of workstation main memory and enables the 4 k diagnostic PROM. All write cycles to the lower 4 k of memory addresses are inhibited. All read cycles are called from the PROM regardless of what page is indicated by the page register. 128CS: An active 128 character set bit inhibits all memory cycles to the upper $2 k$ of the lower and the upper font memory. The font memory can contain two 256 character sets, requiring the total 4 k lower font memory and 4 k upper font memory. If a 128 character set is selected, however, this bit is used to prevent memory accesses outside of the selected character set.

BA11 - BA15: Address bits BA11 - BA15 determine which 4 k block within the current page is to be accessed.

The memory request signal (BMREQ) and the eight-bit refresh generator signal (ERAG) from the $\mathrm{Z}-80$ are also applied to the PAL for synchronizing its memory enable outputs.

### 2.3.1 210-8287 CPU PCA (Continued)

2.3.1.6 Programmable Read-Only Memory (PROM)

At power-up, the CPU executes code from the diagnostic PROM which is selected by the block memory decode logic. Sequential testing of different groups of logic is performed to verify the integrity of the workstation. During this phase, the data link is disabled. Upon successful completion of the tests, PROM is deselected and the data link is enabled. At this point, conventional data link downloading commences as though the workstation had just been powered-up.

### 2.3.1.7 I/O Decoders

The $\mathrm{z}-80$ uses IN and OUT instructions to transfer data to and from input/ output devices. The $\mathrm{Z}-80$ design allows for 256 discrete $\mathrm{I} / \mathrm{O}$ ports to be assigned using the eight least significant bits of the address bus (A0 - A7). An active IORQ from the CPU indicates that a valid I/O address is present on the lower half of the address bus. The I/O decc ers decode these address lines to provide single chip enable lines for each I/O address.
2.3.1 210-8287 CPU PCA (Continued)
2.3.1.7 I/O Decoders (Continued)

The I/O port assignments for the $4230 / 4205$ workstation are shown in Table 2-2.

Table 2-2 4230/4205 Workstation Input/Output Commands

| COMMAND | DESCRIPTION |
| :---: | :---: |
| OUT00 | Sounds Keyboard Clicker |
| OUT01 | Sounds Keyboard Speaker |
| OUT02 | Loads data into start column register |
| OUT05 | Loads data into page register |
| OUT06 | Selects primary character set |
| OUT07 | Selects secondary character set |
| OUT09 | Selects normal or reverse video |
| OUT0E | Diagnostic use |
| OUT10 | TC Loopback Enable/Disable (4230 TC only) |
| OUT11 | Sets TC baud rate ( 4230 TC only) |
| OUT12 | Clears key pending interrupt (4230 TC only) |
| OUT13 | Clears 10 msec interrupt (4230 TC only) |
| OUT14 | Selects TC clock mode and sets/clears secondary RTS (4230 TC only) |
| OUT15 | lrites data to USART ( 4230 TC only) |
| OUT16 | Disables TC interrupts ( 4230 TC only) |
| OUT17 | Enables TC interrupts ( 4230 TC only) |
| OUT20 | Selects 256 or 128 character set |
| OUT21 | Selects/deselects Arabic mode |
| OUT25 | Writes commands to Keyboard |
| OUT35 | Writes coummand or control information to USART ( 4230 TC only) |
| INOO | Reads serial Keyboard keystroke data |
| IN02 | Reads TC status register (4230 TC only) |
| INO3 | ```Reads interrupt status register (4230 TC only)``` |
| IN04 | Reads installation status switches (4230 TC only) |
| IN07 | Reads device type switch |
| IN08 | Reads device type switch |
| IN15 IN35 | Reads data from USART (4230 TC only) |
| IN35 | Reads status from USART (4230 TC only) |

2.3.1 210-8287 CPU PCA (Continued)
2.3.1.8 Data Link

The $4230 / 4205$ Workstation employs a recently introduced LSI device, the WL-2001, to carry out the standard Wang 928 data link functions.

The data link permits workstation memory to be loaded or read by the host CPU. The host CPU can write new memory instructions into workstation memory; it can also record (archive) information entered by the workstation onto a common disk. The workstation CPU is disabled when the host CPU uses the Data Link. During this time, the data link device provides bus synchronization and timing for direct memory access (DMA) read/write operations into and out of workstation main memory. DMA logic does not support CRT memory transfers.

The data link (Figure 2-7) permits the host CPU to transfer data at high speed between its main memory (or disk) and main memory in its peripheral subsystems.


Figure 2-7. Data Link Device and Support Logic

### 2.3.1.8 Data Link (Continued)

In particular, the host CPU uses this link to load programs into workstations, store documents produced at workstations, and to feed high-speed printers. Each workstation is connected to the host CPU separately, through a radial bus structure. All transmissions are controlled by the host CPU.

Data is transferred directly between memories using a DMA path through the data link. Data transfer is carried out in a serial, asynchronous, byte-oriented format using a half-duplex line. The transmission line itself is a balanced pair of coaxial cables operating at 4 M baud. The actual data transfer rate is approximately 260 k bytes per second.

### 2.3.1.8.1 Data Link Commands

Data link commands are received over the serial data link and processed by the WL-2001 device, thus carrying out the functions commanded by the host CPU. Six Data Link commands permit the host CPU to:

- Check Slave STATUS and ID
- Initiate Slave Operation (RESTART)
- Load Slave Memory (WRITE - 2 commands)
- Store Slave Data (READ - 2 commands)


### 2.3.1.8.1 Data Link Commands (Continued) <br> STATUS and ID Commands

STATUS and ID commands send Slave status and ID to the host CPU on command. The STATUS read is the method a host CPU uses to interrogate a slave. Upon receipt of this command, the WL-2001 reads the external status register to obtain this information. Eight bits of information are transmitted from the slave as shown and described below:


Not Ready: A high level indicates to the host CPU that the slave is not running.

Receive Error: A high level indicates to the host CPU that the slave has detected either a line parity error or line framing error (non-contiguous bytes in a message stream) during a transmission from the host CPU to the slave.

### 2.3.1.8.1 Data Link Commands (Continued)

Main Parity Error: A high level indicates the slave has detected a parity error in its own memory. In on-line applications, this bit would not be seen because the data link would be disabled, an NMI would occur and the CPU would read its memory parity routine from the diagnostic PROM.

Device Type: defines the type of slave on the data link.

## RESTART Command

The RESTART command causes the WL-2001 to activate a signal (DLCL, data link clear) which can be used to reset the slave CPU. While this signal is not used in the 4230/4205 Workstation, the RESTART command is used to generate a data link restart command via the data link function lines. These lines, in turn, are decoded and a RESTART signal is applied to the power-up reset logic, thus causing a power-up reset of the workstation.

## WRITE and READ Commands

WRITE and READ commands may each transfer either 1 byte or 256 bytes. A one-byte command transfers a single DMA cycle. A 256-byte command transfers a single page of data (1 page $=256$ bytes).

### 2.3.1.8.1 Data Link Commands (Continued)

In response to any of the following commands, the WL-2001 device gains control of the $Z-80$ data, address and control lines via built-in DMA controls (see section 2.3.1.8.5).

1-Byte Read: This instruction is followed by two bytes indicating the address to be read from the slave's main memory. Address information is transferred to the slave (workstation) in half-address form, in order to accommodate 16-bit addresses on the 8 -bit data link data bus. The WL-2001, upon latching the address, requests control of the $\mathrm{Z}-80$ bus and then reads the appropriate memory location. This data is transmitted to the host CPU along the serial data link.

1-Byte Write: This instruction is similar to the l-byte read (above), but the address is followed by a single byte of data. The data is stored in a WL-2001 internal register until memory access has been granted. The byte of data is then written into workstation main memory and the data link device returns to its receive state.

256-Byte Write: This instruction is followed by a starting address and then 256 bytes of data to be written sequentially into workstation main memory.

256-Byte Read: This instruction is followed by a starting address for a sequential memory transfer of 256 bytes of data from workstation main memory to the host CPU.

### 2.3.1.8.2 Data Link Receive Functions

The WL-2001 device receives commands and data via the balanced serial data link line from the host CPU. Data is first applied to a line re- ceiver and then sent to the WL-2001 on the data link receive (DLR) 1ine.

After power-up of the $4230 / 4205$ Workstation, the WL-2001 idles in its receive mode, monitoring the data link receive input of the device. This means it is waiting for a command from the host CPU, which is indicated by the start bit of the ll-bit line protocol used in the data link. In total, the ll-bit stream looks as shown below.


The WL-2001 internal clock rate allows four clock cycles for each bit time. When it senses an active line (high) for two consecutive samples, a start bit is assumed to have been received and the device synchronizes itself internally so that the following data bits are sampled near their center. After the appropriate number of clock cycles have occurred for the ll-bit stream, the internal start bit detector is reset, thus allowing for variations in the transmission data rate on a byte-by-byte basis.

### 2.3.1.8.2 Data Link Receive Functions (Continued)

The sampled data bits are serially loaded into an 8 -bit shift register inside the WL-2001. Together, the internal start bit detector and shift register function as an asynchronous receiver/transmitter to convert serial data to parallel data for use by the WL-2001 device. The received byte of data is either transferred to the internal instruction decoder or to an external register such as the low or high byte address register, or the data bus transceiver.

Internally, the WL-2001 checks received data for line parity and for framing errors. Parity is checked by calculating the parity bit for the data byte as it was received and comparing it to the parity bit sent with the data byte. If the two parity bits are not the same, the receive error (RE) line is activated.

Framing errors are gaps in the data stream. After a valid multiple byte instruction is received and the WL-2001 is expecting additional data bytes from the host CPU, a framing error will be indicated by the start bit detector being active for more than six clock samples, or 1.5 bit times. The receive error (RE) line is activated to indicate framing errors.

### 2.3.1.8.3 Data Link Transmit Functions

Data transmission from the $\mathrm{WL}-2001$ to the host CPU is controlled by two lines, data link transmit enable (DLXEN) and data link transmit (DLT). When a transmission from the slave (workstation) to the host CPU is required, DLXEN is asserted while DLT is deactivated for a minimum of one byte time. During this one byte time, the appropriate external register is accessed (either status or data) and the data to be transmitted is loaded into the WL-2001.

The DLT line is then forced active for one bit time, thus forming the start bit of the line protocol for the host CPU. The WL-2001 internal shift register is loaded with the data to be transmitted and it is shifted serially to the DLT line, MSB first. After the 8 -bit stream is shifted out, parity is appended and then a stop bit is sent. The parity bit sent to the host CPU is the main memory parity bit stored with that particular byte of data in the case of workstation main memory reads. Parity for all other data bytes is calculated within the WL-2001 and appended as the data is shifted out onto the line. If subsequent bytes of data are to be transmitted to the host CPU, they are loaded into the WL-2001 while the previous byte is being shifted out.

### 2.3.1.8.4 Line Turn-Around

Line turn-around control is also provided by the WL-2001 device, with two internal registers provided to set line turn-around delays. Line turn-around control ensures that the WL-2001 is ready to receive commands from the host CPU and also introduces a preset delay between transmit and receive operations on the half-duplex line. The delay allows the line to quiet between transmit and receive operations.

The interval from the reception of the last instruction or address byte from the host CPU to the beginning of a transmission to the host CPU is referred to as turn-around-time 1. Conversely, after the last byte has been transmitted to the host CPU, the interval until the start bit detector is reenabled is called turn-around-time 2. In the 4230/4205 Workstation, these turn-around times are preset to 8 and 7 microseconds respectively.

### 2.3.1.8.5 Direct Memory Access (DMA) and Z-80 Bus Arbitration

The WL-2001 provides a complete complement of control signals for direct memory accesses. All host CPU accesses to workstation main memory are DMA paths through the WL-2001 device. In addition, the device uses another set of control lines to allow any other devices to directly access workstation main memory. This additional DMA provision is referred to as a DMA2 operation.

### 2.3.1.8.5 Direct Memory Access (DMA) and Z-80 Bus Arbitration

In the 4230 Workstation, DMA2 accesses are used to support data transfers to and from the option PCA.

When either the host CPU or a DMA2 device requests a main memory access, the WL-2001 device generates a bus request signal which is forwarded to the $\mathrm{Z}-80$ (slave) CPU. This signals the slave CPU that a DMA request is pending, and that it should give up control of its buses within 3.5 microseconds. The timing constraint ensures that the data and address buses will be free as soon as the incoming data byte airives, since the WL-2001 provides no data buffering.

When the $\mathrm{Z}-80 \mathrm{CPU}$ has placed its buses in the nigh impedance state, the WL-2001 is signaled with a bus acknowledge signal. When the WL-2001 senses bus acknowledge, and at the end of each DMA cycle, the device arbitrates between all bus requests to determine which request will be granced. The following priorities are observed:

1. Any memory operation in progress
2. Data link (host CPU) requests
3. DMA2 requests
4. Slave CPU operations

The WL-2001 provides the required memory interface signals during DMA operations including memory request and memory write (an inactive memory write indicates a read operation).

# 2.3.1.8.5 Direct Memory Access (DMA) and Z-80 Bus Arbitration 

An additional signal, data valid, is used to signal the WL-2001 that valid data exists on the data bus or that write data has been latched. The data valid signal is generated in the DRAM control logic and applied to the WL-2001. Timing is such that, when the data valid line is active, the memory refresh function can be carried out (RAS-only memory cycle). Thus, in-between direct memory accesses, the DRAM is refreshed.

The DMA2 controls provide a means for devices other than the hiost or slave CPU to access workstation main memory. These controls are used in the 4230 Workstation to support data transfers to and from the option PCA. DMA2 accesses are single byte reads or writes only. The device requesting the DMA2 must provide a valid ridress (and data, in the case of a memory write) on the Z-80 (slave) data bus. DMA2 requests are granted only if no host CPU DMA requests are pending.

### 2.3.1.8.6 Data Link Functions and Function Decoding

A multiplexing scheme is used to transfer data in and out of the WL-2001 device. Data transfers occur over the 8-bit bidirectional data link data bus, DLD0 - DLD7. A ninth line is used to transfer the main memory parity bit when reading from workstation main memory.

### 2.3.1.8 Data Link (Continued)

$$
\begin{array}{ll}
\text { 2.3.1.8.6 } & \text { Data Link Functions and Function } \\
& \text { Decoding (Continued) }
\end{array}
$$

The data link data bus is connected to four registers, each serving to latch data from or drive data onto the bus. These registers are the status register, the data bus bidirectional transceiver, the high-byte address register and the low-byte address register.

The function and direction of the data on the data link data bus is under control of the data link function decode lines, DLFA - DLFD, providing up to 16 possible decoded commands. In the 4230/4205, three of these lines are decoded to provide six different commands used to control the four registers connected to the data link data bus. These commands are shown below.

## DLFD DLFC DLFB DLFA FUNCTION

| 0 | 0 | 1 | 0 | Latch Address High |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | Latch Address Low |
| 0 | 0 | 0 | 1 | Enable Write |
| 0 | 1 | 0 | 1 | Enable Read |
| 0 | 1 | 0 | 0 | Status Read |
| 0 | 1 | 1 | 1 | Data Link Restart |

The first five of these lines are represented on the diagram in Figure $2-7$ as control lines, acting as enables for the associated registers. The data. bus transceiver requires both an enable and a direction control line. The sixth command is data link restart which is sent to the power-up reset logic.

### 2.3.1.8 Data Link (Continued)

2.3.1.8.6 $\quad$\begin{tabular}{l}
Data Link Functions and Function <br>

$\quad$| Decoding (Continued) |
| :--- |

\end{tabular}

Upon decoding a data link restart, the 4230/4205 Workstation is forced into a power-up restart cycle, as if the unit had just been turned on.

### 2.3.1 210-8287 CPU PCA (Continued)

### 2.3.1.9 Serial Keyboard Interface

The serial keyboard interface to the $\mathrm{Z}-80$ CPU uses an 8031 microprocessor, the same microprocessor used in the Keyboard itself. The 8031 device is a single-component, 8 -bit microprocessor that contains $128 \times 8$-bit internal RAM, an internal oscillator and timing circuit for data synchronization, and a full duplex serial port UART. The 8031 device requires one supply voltage (+5 volts) for operation. A 4 MHz crystal-generated clock is used for synchronization. Keyboard data is either sent or received across the full-duplex Keyboard interface. (Refer to Figure 2-8.)

### 2.3.1.9.1 8031 Program Storage and Retrieval

The 8031 uses its port zero lines as both the data and the address bus in a multiplexed bus scheme. Lines PO.0 - P0.7 in Figure 2-8 identify the shared bus. Signal ALE (address latch enable) enables the address latch when the bus is in the address mode, thus storing an address in the latch.

### 2.3.1.9 Serial Keyboard Interface (Continued)

2.3.1.9.1 8031 Program Storage and Retrieval
(Continued)

The address latch addresses the EPROM, along with additional address lines A8 - All from port 2 1ines P2.0 - P2.3. Signal PSEN (program store enable) enables the EPROM to output the instruction at that address onto the bus, which is now in the data mode. The EPROM stores the operational routines for the 8031.


Figure 2-8. 4230/4205 WS Keyboard Interface

### 2.3.1.9 Serial Keyboard Interface (Continued) 2.3.1.9.2 Initialization (Continued)

At power-up, the 8031 is reset, thus setting the internal program counter to zero. The 8031 then starts executing its initialization code from the EPROM. The initialization routine configures the internal UART to $62.5 k$ baud and sets line protocol to 1 start bit, 8 data bits and 2 stop bits. This matches the line protocol configured in the serial Keyboard.

### 2.3.1.9.3 Receiving Keystrokes

Upon receipt of a keystroke from the serial Keyboard (SDI, serial data in), the 8031 loads a restart instruction ('C7') into the keystroke register. Since the $C P U$ is set for mode zero interrupts, the interrupting device must provide the CPU with the next instruction. This next instruction for the CPU is the restart instruction stored in the keystroke register.

After the restart instruction is loaded, a keystroke interrupt is issued by the 8031 to the Z-80 CPU. The CPU, in response to the keystroke interrupt, generates an interrupt acknowledge (INTACK) which reads the restart instruction from the keystroke register onto the data bus. The restart instruction loads the program counter in the CPU with the location of the keystroke servicing routine.

### 2.3.1.9 Serial Keyboard Interface (Continued)

 2.3.1.9.3 Receiving Keystrokes (Continued)During the time that the CPU is jumping to the keystroke routine, the 8031 loads the received keycode into the keystroke register. The CPU issues an IN ' 00 ' as part of the keystroke routine, which reads the keystroke onto the data bus for use by the CPU.

### 2.3.1.9.4 Transmitting Commands

The CPU can issue one-byte commands to the Keyboard via the 8031 interface, using the OUT '25' instruction. These commands are used for switching the Keyboard LEDs and a variety of other purposes detailed in the section on Keyboard theory of operation.

The one-byte command is loaded into the command register with the OUT '25' instruction. OUT '25' is also used as an interrupt for the 8031 to inform it of the pending command to be transmitted. The 8031 reads the command register onto its data bus using the write signal (P3.3), performs a parallel-to-serial conversion via its internal UART, appends the required start and stop bits and transmits the command to the Keyboard (SDO, serial data out).

### 2.3.1.9 Serial Keyboard Interface (Continued)

2.3.1.9.5 Beep and Click Functions

The Keyboard responds to every keystroke, legal or not in any particular software program, with either a beep or a click. Since these are high-usage, repetitive functions, the required routines to send beep and click commands to the Keyboard are stored in the 8031's EPROM. Instructions OUT 'OO' and OUT 'O1' call the click and beep routines (respectively) from the EPROM, causing the the associated keyboard commands to be transmitted to the Keyboard.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display

A simplified representation of the CRT character generation and display circuits is shown in the block diagram of Figure $2-4$ as four blocks, CRT timing control, CRT RAM address multiplexers, CRT RAM and video serialization. These blocks are expanded and shown in more detail in Figure 2-9, the CRT RAM addressing and character generation block diagram. Figure 2-9 is discussed in detail in the sections that follow.

### 2.3.1.10.1 Character RAM

The amount of RAM allocated for character storage is 4 k bytes, or sufficient to store 25 rows of 160 characters or columns. ( $25 \times 160=4000$.) The CRT displays only 80 of these character columns at any time.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued)

2.3.1.10.1 Character RAM (Continued)

The remainder of the characters in memory can be displayed by exercising the horizontal scrolling capability of the workstation. The Z-80 CPU must enable page zero of its address assignments to access character RAM. Page zero allocates 8 k of addresses for character memory, from 56 to 64 k , though only 4 k is used. In the 4205 , character memory is limited to 96 characters per line.

The CPU addresses are multiplexed with the row and column addresses generated in the CRT timing control logic. The resulting address allows the CPU to select the three most significant bits of the address. When addressing character memory, it selects a starting address of 56 k to coincide with the address assignments for character memory. The row and column addresses select which location in the next 4 k of memory space will be used to store a particular character. The result of address multiplexing for the character RAM is shown below.

Z-80 Address $\quad|\mathrm{Al5}| \mathrm{Al4}|\mathrm{Al3}| \mathrm{Al2}|\mathrm{Al1}| \mathrm{Al0}|\mathrm{~A} 09| \mathrm{A} 08 \mid$


Selects 56 k address range $\qquad$ , $\qquad$

Addresses rows 0 - 24

notes
14205 WORKSTATION USABLE CHARACTER AND
ATTRIBUTE RAM IS LIMITED TO
APPROXIMATELYHALF THAT SHOWN
( 98 CHARACTERS PER LINE ONLY)
96 CHARACTERS PER LINE ONLY
4205 WOAKSTATION FONT RAM
IS $4 \mathrm{~K} \times 12$
2.3.1.10 $\frac{\text { CRT RAM, Character Generation and CRT }}{\text { Display (Continued) }}$
2.3.1.10.1 Character RAM (Continued)


Character RAM is loaded by the CPU via the $\mathrm{Z}-80$ bidirectional data bus, allowing the CPU to load an ASCII character code into each 8-bit location in character memory. These ASCII codes are used to generate font addresses in the font address multiplexer. The codes are transferred over lines CDO - CD7. Read/write control for character RAM is generated in the read/write control logic.

### 2.3.1.10.2 Dot Matrix Display

Characters are formed on the CRT screen by a 16-1ine by 12 -pixel matrix. ("Pixel" is short for "picture element" and is the smallest division of the CRT screen that can be displayed.)

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued) <br> 2.3.1.10.2 Dot Matrix Display (Continued)

The CRT displays only 12 lines of 10 pixels per character as shown in Figure 2-10. Alphanumeric and special characters are created by illuminating a specific pattern of pixels within the matrix associated with each character position. A horizontal group of matrices form a character row. Twenty-five rows can be displayed on the CRT screen. Eighty character columns can be displayed in each character row.


Figure 2-10. 4230/4205 WS Character Matrix


In order to display a character stored in character memory, a corresponding pixel pattern must be available for each character. This is the function of font memory. Within font RAM, a pixel pattern is stored for each character available in the workstation's character set.

The 4230 Workstation provides sufficient font RAM to store a 512 character set. Considering a total of 192 pixels per character ( $12 \times 16=192$ ), 512 characters would require 512 : $192=98,304$ memory locations to store a character set of this size. Font RAM in the 4230 Workstation is $8 \mathrm{k} x$ 12, or $8192 \times 12=98,304$, and thus large enough to accommodate the 512 character set. The Z-80 CPU must enable page 2 of its address assignments to access font RAM. Page 2 allocates 8 k of addresses for font memory. (The 4205 Workstation, with its 256 character set, uses a 4 k x 12 font memory, one half the size of the 4230.)

The four lines of pixels within font memory that are not normally displayed (lines 12 to 15) are loaded with logic 0 . These four blanked lines of pixels are used for superscript or subscript characters. When a superscript character is displayed, a value of two is added to the CRT line counter value. This causes the font data for scan line 2 to be presented to the CRT circuitry when scan line 0 is normally displayed, and so on for the entire character. The result is that font data for scan lines 2 through 13 are displayed for the current charscter.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued) <br> 2.3.1.10.3 Font RAM(Continued)

A subscript character is displayed in a similar manner. A value of fourteen is added to the CRT line counter value. This causes font data for scan lines 14,15 and 0 through 9 to be displayed for the current character. The vertical positions for the underline and cursor are fixed.

The pixel patterns stored in font RAM are loaded via the microcode sent to the workstation at its initial program load (IPL). This approach allows fonts to be changed for different applications.

Font data for each character is received over the 8-bit $\mathrm{Z}-80$ data bus which allows only eight pixels to be loaded at a time. The remaining four pixels are loaded with another byte from the Z-80. For this reason, font memory is divided into lower and upper portions. Lower font memory stores pixels 0 through 7, while upper font memory stores pixels 8 through 11. In the lis30, lower font memory occupies address space 48 k to 52 k while upper font memory occupies address space 52 k to 56 k . In the 4205, only half of these addresses are used. Use of the Z-80 data bus for loading font RAM is illustrated in the next frame.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued)

2.3.1.10.3 Font RAM (Continued)

Z-80 Data |BD7|BD6|BD5|BD4| BD3 | BD2 | BD1| BD0|
Pixe1 $|7| 6|5| 4|3(11)| 2(10)|1(9)| 0(8) \mid$

Font RAM addresses are generated by multiplexing the character data from character RAM, line addresses from the line address multiplexer and CPU addresses from the Z-80 address bus. The Z-80 address controls the four most significant bits of the font address and uses these to select an address range starting at 48 k or 52 k for either lower or upper font RAM. Character data lines CDO - CD7 select which pixel pattern is to read out of font RAM. Line addresses select which of the sixteen lines within the pixel pattern is to be read out of font RAM. The result of address multiplexing for font RAM is shown below. Read/write control for font RAM is generated in the read/write control logic.


# 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued) <br> 2.3.1.10.3 Font RAM (Continued) 



Z-80 Address |A11|A10|A09|A08|A07|A06|A05|A04|
Font Address $|C D 7| C D 6|C D 5| C D 4|C D 3| C D 2|C D 1| C D 0 \mid$


Selects Pixel Pattern $\qquad$


### 2.3.1.10.4 Character Serialization

A 10 -bit shift register is used to transform the parallel font data to a serial stream of data that can be used by the CRT. Font data is received from font RAM over lines FDO - FD9, serialized and then sent to the video modification logic.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued)

2.3.1.10.5 Attribute RAM

Attribute memory stores information that controls how characters appear on the CRT, whether they are underlined, blinking, highlighted or in some other condition. Since these attributes can be different for each character, attribute RAM contains one byte of data for each byte of character RAM. The Z-80 CPU must enable page zero of its address assignments to access attribute RAM. Page zero allocates 8 k of addresses for attribute memory, from 48 to 56 k , though only 4 k is used.

The description of character memory addressing in section 2.3.1.10.1 is the same for attribute RAM. Refer there for a complete description. Read/ write control for attribute RAM is generated in the read/write control logic. Data format for the attribute memory is shown below.


$$
\begin{array}{ll}
\text { 2.3.1.10.6 } & \text { Video Modification Logic and Video } \\
& \text { Line Driver }
\end{array}
$$

All character-related data is finally merged in the video modification logic. This circuit receives serialized character data from the 10 -bit shift register, synchronization signals from the CRT timing control logic and attribute data from attribute RAM. The incoming pixel stream is modified according to the attribute data for that character.

# 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued) <br> 2.3.1.10.6 Video Modification Logic and Video Line Driver (Continued) 

These three conditions are black (off), normal intensity, or high intensity. These two bit-streams are joined by the horizontal and vertical synchronization signals and all four of the signals are then driven by a differential line driver to the CRT.

### 2.3.1.10.7 CRT Timing Control Logic

The CRT timing control logic controls the horizontal and vertical beam position for the CRT via its synchronization signal outputs. It also generates row/column addresses for character and attribute RAM and line addresses for font RAM. These addresses are generated in synchronism with the CRT horizontal and vertical sync signals, thereby causing the line of pixels corresponding to the current CRT beam position to be driven to the Monitor.
2.3.1.10.8 Read/Write Control for Character, Attribute and Font RAM

The character, attribute, and font RAMs are shared by the CPU and the CRT timing logic. The CPU generates the image in memory and the CRT timing logic displays the image on the CRT.

2.3.1.10 $\quad$\begin{tabular}{l}
CRT RAM, Character Generation and CRT <br>
2.3.1.10.8

 

Display (Continued) <br>
Read/Write Control for Character, <br>
Attribute and Font RAM (Continued)
\end{tabular}

The read/write control timing originates from a 19.2 MHz crystal oscillator which provides the time base for the read/write logic.

The CRT logic has the highest priority when accessing character, attribute or font memory. If the CPU needs to access any of these memories, it must wait until the CRT logic operation is complete. The transfer to or from the CPU is then given 260 ns to take place. A temporary storage register holds the data during a read operation since the CPU is too slow to read the memory without causing flicker in the display. This interleaving ensures that the CRT display will remain flicker-free by allowing the CRT logic to access the character, attribute, and font memories immediately when new data is required.

### 2.3.1.10.9 Character Set Control (4230 Only)

There are two 256 character sets which occupy the same address space ( 48 k to 56 k ) in font memory. The selection of the primary or secondary character set is controlled by an OUT '06' or OUT '07' command.

### 2.3.1.10 CRT RAM, Character Ceneration and CRT Display (Continued) <br> 2.3.1.10.9 Character Set Control (4230 Only) (Continued)

The selection of a character set can also be controlled on a character by character basis. Attribute bit three selects the extended character set when it is active. When the primary character set is selected, the secondary character set becomes the extended character set. If the secondary character set is selected, the primary character set becomes the extended character set. By utilizing attribute bit three, both the primary and secondary character sets can be used as a single 512 character set.

The software may instruct the hardware to appear as though there are two 128 character sets by executing an OUT ' $20^{\prime}$ command. The hardware will inhibit all font memory accesses outside of the two 128 character sets. In this mode a maximum of 256 characters may be accessed.

### 2.3.1.10.10 Horizontal and Vertical Scrolling

Vertical scrolling of information on the CR'T is controlled by software. The character and attribute data is read one screen location at a time and rewritten to the screen location one row above its original position. This is repeated until the entire screen has been vertically scrolled upward by one row.

### 2.3.1.10 CRT RAM, Character Generation and CRT Display (Continued) <br> 2.3.1.10.10 Horizontal and Vertical Scrolling (Continued)

Horizontal scrolling is controlled by hardware. A start column value is loaded into a start column register by an OUT ' 02 ' command. The start column value can range from 0 to 80 (decimal) inclusive. The CRT will display the first character corresponding to the start column value on the left edge. The next 79 characters will follow from left to right. For example, if the start column value is 29, the 29th to the 108th character will be displayed on each line. Rows 0,23 and 24 will always display characters zero to 79, that is, they cannot be horizontally scrolled. In the 4205 Workstation, a maximum of 96 characters per line can be displayed and thus horizontal scrolling will only be effective to display the remaining 16 characters not already displayed on the 80 character screen.

Telecommunications is supported on the 4230 64K workstation by utilizing the Z 80 microprocessor and TC functions on PCA 210-8298. This optional board is loaded above the 210-8287 in the 4230 Electronics Base. The workstation can support a variety of asynchronous and synchronous communication protocols when loaded with the appropriate microcode. A typical 4230 TC local configuration is shown in Figure 2-11.

4230 Workstation


```
2.4 4230 TELECOMMUNICATIONS (Optional)
    (Continued)
```

The 64 k 4230 workstation is connected to a modem by an RS-232-C cable running between the modem and the workstation modem connector. If the modem is supplied by the telephone company, they are responsible for the modem connection (figure 2-12).

B.01427.FY84.3

### 2.4 4230 TELECOMMUNICATIONS (Optional) (Continued) <br> 2.4.1 FUNCTIONAL THEORY

Telecommunications logic resides on the 210-8298 PCA. The major logic functions are:
o USART (Conversion)
o Data I put/Output
o Decoders
o Modem Interface


Figure 2-13. 210-8298 Telecommunication PCA

# 2.4.1 FUNCTIONAL THEORY (Continued) <br> 2.4.1.1 8251A USART 

THE
8251A
USART
(Universal Synchronous/Asynchronous Receiver/Transmitter) is programmed by the CPU to operate using 2780, 3780, WPS, TTY, or 2741 protocols. When the desired protocol has been selected, the CPU sends a set of control words to the USART that program Baud Rate, Character Length, Number of Stop Bits, Synchronous or Asynchronous Operation, and Even, Odd, Off, Mark, Space, and Parity. The USART then accepts data characters from the CPU in parallel format and converts them into a continuous serial data stream for transmission. It can simultaneously receive serial data streams via the modem and converts them into parallel data characters for the CPU.

Internal device timing for the USART is provided by a 2.45 MHz clock circuit. Transmit clock and receive clock are derived from this clock circuit.

### 2.4.1.2 Data Input/Output

During a transmit operation, data is received from the CPU in a parallel format via a bi-directional driver. The bi-directional driver is controlled by the Z80A CPU which enables/disables the driver as well as selects the direction of the data flow. The data (D7-D0) is gated into the USART where it is converted into serial stream format, gated to the transmit driver and sent to the 25-pin RS-232-C connector interface.

```
2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.2 Data Input/Output (Continued)
```

During a receive operation, data is received by the RS-232 receive circuitry in a serial stream format and gated into the USART where it is converted into a parallel format. The data is then sent through the bi-directional driver and presented to Z80A CPU via the data bus.
2.4.1.3 "In"/"Out" Decoding

The 280A CPU uses "IN" and "OUT" command instructions to send or receive control or status information to and from the TC PCA. These instructions are described individually in the following sections. When setting control bits and reading status bits, a logical $O N$ condition is represented by a " 1 " bit, and a logical OFF condition is represented by a " 0 " bit.
2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

IN'02' Read Modem Status Signals
The IN'02' instruction interrogates the status of the various signal lines of the RS-232-C connector. This command returns the connector status in the following format:


IN'03' Read Interrupt Status

The IN'03' instruction interrogates the interrupt status register. The interrupt status register is read by the Z80A CPU to determine what caused the interrupt. The source of the interrupt must be determined prior to an interrupt service routine being performed.


### 2.4.1 FUNCTIONAL THEORY (Continued)

2.4.1.3 "In"/"Out" Decoding (Continued)

IN'04' Read Telecommunications Port ID Switch

Located on the Telecommunication is a 5-bank switch denoted SW1. When set, this switch indicates the Telecommunications address. The switch is read by the Master unit (via the Z80A) with an IN'04' instruction. The date pattern read is related to the switch positions of SWl. The switch positions read is in the following format:


## IN'15' Input Received Character from USART

A received character is input from the USART by the Input Received Character instruction. This clears the receiver ready condition and the interrupt condition which it causes. If a transmission character of fewer than 8 bits is being used, the character to be transmitted is right adjusted in the byte input into the accumulator. This command returns the interrupt status in the following format:

2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

IN'35' Read USART Status

The IN'35' instruction is used to read the USART status register. This command returns the USART status in the following format:

2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

OUT ' 10 ' Internal Loopback

The Internal Loopback instruction enables/disables the loopback function. This instruction is used by the Built-In-Test (B.I.T.) to verify correct operation of the TC Option board. An OUT '10' instruction with data of '01' (bit DO set) enables the loopback test. An OUT'10' instruction with data of '00' disables loopback. This OUT instruction (when DO is set to 1) requires a loopback connector be used on the RS-232-C Connector. Refer to paragraph 2.4.4 for loopback connector description. The command and data format is as follows:


## OUT'12' Clear Keyboard Interrupt

The OUT'12' instruction clears the Key pending interrupt. The data byte supplied with the instruction is irrelevant.

```
2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)
```


## OUT' $13^{\prime}$ Clear 10 msecond Interrupt

The OUT'13' instruction clears the 10 msecond (millisecond) interrupt. The data byte supplied with the instruction is irrelevant.

## OUT'11' Set Internal Clock Rate

The OUT'll' instruction is used to set the baud rate of the USART. For asynchronous communications, the USART Baud Rate Factor must also be set by a USART mode instruction. The table below list the possible baud rates and the associated data bit pattern.

| Baud Rate | OUT '11' DATA <br> Aysnc Mode | OUT '11' <br> DATA <br> Sync Mode | USART <br> Baud Rate Factor |
| :---: | :---: | :---: | :---: |
| 50 | '40' |  | 1 |
| 75 | '80' |  | 1 |
| 100 | 'AO' |  | 1 |
| 110 | 'A9' |  | 1 |
| 134.5 | 'B9' |  | 1 |
| 150 | 'CO' |  | 1 |
| 200 | 'DO' |  | 1 |
| 300 | 'EO' |  | 1 |
| 600 | 'FO' |  | 1 |
| 1200 | 'F8' |  | 1 |
| 2400 | 'FO' | '01' | 0 |
| 4800 | 'F8' | '80' | 0 |
| 9600 | 'FC' | ' C0' | 0 |

Note: When the on-board clock is used to provide a synchronous clock signal, the Baud Rate Select Code is different from that used for asynchronous clock signal.
2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

OUT'14' Set Secondary Request to Send and Clock Mode

The OUT'14' instruction is used to select BISYNC or ASYNC clock mode. This instruction is also used to set and clear the Secondary Request to Send signal. The modem control signal Secondary Request to Send (SRS, bit D4) and the Select Asynchronous Clock/Select Bisync Clock bit (bit DO) are set at power up. The command and data format is as follows:


Select Async/Bisync Mode
Set to $1=$ Bisync Mode Set to $0=$ Async Mode

## OUT'16' Disable Telecommunications Interrupts

An OUT'16' instruction disables the 10 msecond, transmitter, receiver, and Key pending interrupts. All the telecommunications interrupts are disabled after power-on or a datalink restart. No data is required with this instruction.

# 2.4.1 FUNCTIONAL THEORY (Continued) <br> 2.4.1.3 "In"/"Out" Decoding (Continued) 

## OUT'17' Enable Telecommunications Interrupts

An OUT'17' enables the interrupts after the interrupts have been disabled and after a interrupt service routine has been successfully serviced. No data is required with this instruction.

OUT'15' Output Character to USART for Transmission

The OUT'15' instruction is used to write a character into the USART's transmit register. This clears the transmitter ready condition and the interrupt condition which it causes. If a transmission character of fewer than 8 bits is being used, the character to be transmitted is assumed to be right adjusted in the byte output from the accumulator.

## OUT' $35^{\prime}$ Set USART Mode/Command Data

The OUT' $35^{\prime}$ instruction is used to send mode, command, and sync information to the USART. The interpretation of the byte of data output by the SET USART Mode/Command instruction is determined by the state of the USART. Following a reset of the USART, which can be caused by either a power-on condition or a bit in the Command Word, the first byte output by this instruction is interpreted as a Mode instruction.
2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

If the Mode instruction selects asynchronous mode, all bytes subsequently output by the instruction (unless they specify an internal reset) are Command Words. If the Mode instruction selects synchronous mode, the next one or two bytes, as determined by the Mode instruction, output by the instruction define the synchronization pattern. All subsequently bytes output by the instruction are command words. The mode instructions for asynchronous and synchronous modes are as follows:

Asynchronous Mode


Number of Stop Bits (D7 and D6)

| S2 | S1 | M |
| :--- | :--- | :--- |
| 0 | 0 | Invalid |
| 0 | 1 | 1 Stop Bit |
| 1 | 0 | 1.5 Stop Bits |
| 1 | 1 | 2 Stop Bit |.

2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

Even Parity Generation/Checker (D5)
D5 $=1$ denotes Even Parity, D5 $=0$ denotes
Odd Parity

Parity Enable (D4)
D4 = 1 denotes parity enabled, $\mathrm{D} 4=0$ denotes parity disabled

Character Length (D3 and D2)

| D3 | D2 | Length |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 5 | Bits |
| 0 | 1 | 6 | Bits |
| 1 | 0 | 7 | Bits |
| 1 | 1 | 8 | Bits |

Baud Rate Factor (D1 and D2)

| D1 | D0 | Factor |
| :---: | :---: | :---: |
| 0 | 0 | Sync Mode |
| 0 | 1 | 1 Time |
| 1 | 0 | 16 Times |
| 1 | 1 | 64 Times |

## Synichronous Mode


2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

Single Character Sync (D7)
D7 = 1 denotes single sync character,
D7 = 0 denotes double sync character

Even Parity Generation/Checker (D5)
D5 = 1 denotes Even Parity, D5 = 0 denotes

Odd Parity
PEN (D4) must be set

Parity Enable (D4)
D4 = 1 denotes parity enabled, $\mathrm{D} 4=0$ denotes parity disabled

Character Length (D3 and D2)
D3 | D2 | Length
$0|0| 5$ Bits
$0|1| 6$ Bits
$1|0| 7$ Bits
$1|1| 8$ Bits

Baud Rate Factor (D1 and D2)

| D1 | D0 | Factor |
| :---: | :--- | :--- |
| 0 | 0 | Sync Mode |

2.4.1 FUNCTIONAL THEORY (Continued)
2.4.1.3 "In"/"Out" Decoding (Continued)

Synchronous Command


Enter Hunt Mode (D7) when set (applicable to synchronous only)
Internal Reset USART (D6) when set
Request to Send Modem Signal (D5) when set (Note: forces RST pin low)
Error Reset (D4) when set, resets Framing, Overrun, and Parity Error Status
Send Break Character (D3) when set, Break character latched until cleared
Receive Enable (D2) when set, Receive disabled when D2 = 0
Data Terminal Ready (D1) when set (Note DTR pin is forced low)

Transmit Enable (DO) when set, Transmit disabled when DO $=0$

### 2.4.1 FUNCTIONAL THEORY (Continued) <br> 2.4.1.4 USART Limitations

The USART chip has several limitations which must be observed. These are:
o The status of the USART will not be valid until 28 clock periods from an event affecting the status ( 11.4 microseconds).

- The TXRDY pin will not be valid for 8 clock cycles after last transmission ( 3.25 microseconds).
o The RXRDY pin will not be valid for up to 24 clocks after the last received character. (9.77 microseconds).

Note: The main USART clock is independent of the system clock and has a fixed frequency of 2.4576 MHz .

| 2.4 | $\frac{4230 \text { TELECOMMUNICATIONS (Optional) }}{\text { (Continued) }}$ |
| :--- | :--- |
| 2.4 .2 MODEM INTERFACE |  |

The workstation contains a 25-pin EIA RS-232-C connector located on the rear panel of the 4230 workstation. Pin designations are shown below.

| Pin | EIA | Source | Signal Description |
| :---: | :---: | :---: | :---: |
| 1 * | AA | --- | Protective Ground |
| 2 * | BA | TC PCA | Transmitted Data |
| 3 * | BB | Modem | Received Data |
| 4 * | CA | TC PCA | Request to Send |
| 5 * | CB | Modem | Clear to Send |
| 6 * | CC | modem | Data Set Ready |
| 7 * | AB | --- | Signal Ground |
| 8 * | CF | Modem | Received Line Signal Detector |
| 9 | -- | --- | (Reserved for Data set Testing) |
| 10 | -- | --- | (Reserved for Data Set Testing) |
| 11 * | SCA | TC PCA | Secondary Request to Send |
| 12 * | SCF | Modem | Secondary Received Line Signal Detector |
| 13 | SCB | Modem | Secondary Clear to Send |
| 14 | SBA | --- | Secondary Transmitted Data |
| 15 * | DB | Modem | Transmit Signal Element Timing |
| 16 | SBB | Modem | Secondary Received Data |
| 17 * | D | Modem | Receiver Signal Element Timing |
| 18 | -- | --- | Unassigned |
| 19 * | SCA | TC PCA | Secondary Request to Send |
| 20 * | CD | TC PCA | Data Terminal Ready |
| 21 | $\underbrace{G}$ | Modem | Signal Quality Detector |
| 22 | CE | Modem | Ring Indicator |
| 23 | CHCI | Modem | Data Signal Rate Selector |
| 24 | DI | --- | Transmit Signal Element Timing |
| 25 | -- | --- | Unassigned |

* Denotes signals used by the TC workstation
$2.4 \frac{4230 \text { TELECOMMUNICATIONS }}{\text { (Continued) }}$ (Optional)
2.4.3 RS -232-C LOOPBACK CONNECTOR

An RS -232-C Loopback connector (part number 420-1040) is required for loopback testing of the 4230 TC PCA. This connector should be installed on the RS 232 port prior to running the loopback diagnostics.

If the loopback connector is not available, use a RS-232 blank connector (part number 350-1030) and jumper the pins as shown in figure 2-14.

8.01427-FY84.4
(Note: loopback connector is viewed head on.)

Figure 2-14. Loopback Connector Jumper Diagram

### 2.5 ARABIC WORKS'ATION

The theory of operation for the Arabic (Middle Eastern) Workstations is very similar to that of the $4230 / 4205$ Workstations found in chapter 2 of this 4205/4230 Product Maintenance Manual; however, the Arabic mode will function only if a 210-8287-3 Workstation PCA has been installed in the workstation.

When software issues the proper command, circuity on the 210-8287-3 PCA presents all characters to be displayed on the CRT in reverse order. The software instructs the workstation to go into an Arabic mode by issuing an OUT ' 21 ' command. If the command is issued with a HEX value of ' 01 ', the horizontal order of all characters on the CRT to be reversed (right-to-left). If the OUT21 command is issued with a HEX value of ' 00 ', the horizontal order of all characters on the CRT is normal (left-to-right).

The start column value functions in exactly the same way as in the non-Arabic mode. If a start coll n value of 29 is loaded into the start column register, the 108 th to the 29 th character will be displayed left to right on the CRT.


TABLE OF CONTENTS
CHAPTER 3 OPERATION Page
3.1 Controls and Indicators ..... 3-1
3.2 Keyboard ..... 3-2
3.3 Initial Control Settings ..... 3-8
3.4 Initial Turn-On Procedure ..... 3-8
3.5 Special Operating Features ..... 3-9
3.6 Telecommunications Operation ..... 3-11
3.7 Normal Shut-Down Procedure ..... 3-12
3.8 Emergency Shut-Down Procedure ..... 3-12
LIST OF ILLUSTRATIONS
Figure Title Page
3-1 Controls and Indicators ..... 3-2

## CHAPTER 3

## OPERATION

This chapter provides information pertaining to the $4230 / 05$ Workstation operator controls and indicators, initial control settings, initial turn-on procedures, and normal and emergency shut-down procedures.

### 3.1 CONTROLS AND INDICATORS

The controls and indicators of the $4230 / 05$ Workstations are shown in Figure 3-1 and discussed separately below. The Keyboard is discussed separately in section 3.3 .
-1/0 (On/Off) Switch - Turns ac input power to the workstation on (1) or off (0).
-Brightness Control - The Brightness control sets the brightness of all displayed characters, affecting normal and highlighted characters equally.
-Contrast Control - The Contrast control sets the brightness of highlighted characters only.

### 3.2 KEYBOARD

The workstation is equipped with the low profile, serial keyboard currently used in other Wang products (refer to Figure 3-1).

The Keyboard features the conventional typewriter format, cursor control and editing keys, and special function keys. The special function keys are those normally associated with Wang WP systems (INDENT, FORMAT, SRCH, COMMAND, etc.) and those normally associated with data processing systems (Program Function nn keys). Additionally, the Keyboard is equipped with a numeric keypad at the extreme right. An Arabic Keyboard is also available for use with the $4230 / 05$ Arabic Workstation.


Figure 3-1. Controls and Indicators

### 3.2 KEYBOARD (Continued)

The following paragraphs describe the actions associated with each group of keys. For convenience of discussion, the keyboard has been divided into four zones as shown in the figure below.

Zone 1 - Typewriter Keyboard: Similar to a standard typewriter, this zone contains the alphanumeric characters, the special purpose characters such as @ \# $\$ \notin$ and the arithmetic operators ( + - $/=$ ). Also included are the TAB, GL, RETURN and SHIFT keys which perform the following WP functions:


### 3.2 KEYBOARD (Continued)

-TAB sets the format line zone and advances the cursor through successive zones on the screen to facilitate table creation.
-GL (glossary) is a useful function in Word Processing whereby repeatedly used text may be created once, stored on disk and retrieved again with two keystrokes, GL followed by the glossary number.
-RETURN terminates the present text line and repositions the cursor at the beginning of the next line.


### 3.2 KEYBOARD (Continued)

Zone 2 - Cursor Control and Editing Keys: This zone contains editing keys (INSERT and DELETE), location keys (NEXT SCRN and PREV SCRN), and cursor control keys which control movement of the cursor in the indicated direction, up, down, right, left and home (top left corner of screen).

Zone 3 - Numeric Keypad: The keys in the numeric zone allow rapid entry of numeric characters, grouped here for convenience. Digits can be entered by using the numeric keys in either the numeric or the alphanumeric zone. In addition to the standard ten numeric keys are arithmetic operator keys (,,$+- x$, divide-by) and PRINT, ERASE, RETURN and decimal point (.) keys used in some data processing applications.


### 3.2 KEYBOARD (Continued)

Zone 4 - Special Function Keys: Across the top of the Keyboard are 16 Special Function keys. These keys provide the special Word Processing functions which simplify document creation and revision. For example, the CENTER key automatically centers a line of text, the MOVE key allows any amount of consecutive text to be moved within a document, and the REPLC key allows a character-defined sequence to be replaced with another within a document. For data processing, these keys can call any of 32 special Program Functions (PF1 through PF32). The LOCK key acts either as a caps-lock feature in a data processing environment or as a shift-lock feature in an office automation environment.


### 3.2 KEYBOARD (Continued)

The caps-lock feature allows letters to be capitalized but does not cause the numeric/symbolic characters to be upshifted. When the LOCK key is pressed, an LED built into the key is illuminated. Pressing either SHIFT key unshifts the keyboard and extinguishes the LED. The Keyboard allows characters to be underlined and all displayable characters can be made to repeat. A "2ND" key is present which allows special operating features of the workstation to be exercised. Refer to section 3.6 for a description of these features.

Located across the function strip on the Keyboard are five LEDs. These LEDs are software programmable and are used to display diagnostic error codes when the Built-In Test (BIT) is running.


### 3.3 INITIAL CONTROL SETTINGS

The only initial setting that requires attention is the external $115 \mathrm{~V} / 230 \mathrm{~V}$ Power Supply switch detailed in Chapter 4 (Installation) of this manual.

### 3.4 INITIAL TURN-ON PROCEDURE

Prior to turning on the workstation, ensure that all packing materials (tape, plastic wrap, etc.) are removed from the unit. Inspect the unit to ensure that all cables are properly attached and verify the ac input voltage switch setting as described in Chapter 4.

The following procedure is recommended for initial system turn-on:

Set the $1 / 0$ switch on the front of the Electronics Base to the 1 (on) position. When power is first applied the following actions will ensue:
-The workstation's internal fan starts
-A short beep sounds
-The BIT begins to run
-the Keyboard LEDs flash on and off in accordance with the BIT
3.4 INITIAL TURN-ON PROCEDURE (Continued)
-The monitor begins to display various test patterns, although this may not be visible if the CRT has not warmed up sufficiently. Refer to Chapter 4 for details on the particular model's BIT.

After successful completion of the BIT, the host CPU will execute the IPL (Initial Program Load) sequence. When the IPL is completed, the Monitor will display the LOGON screen in VS systems, or the DOS menu in OIS systems (4230 only). If the unit is not on line, the ID field message of the BIT will appear on the first line of the CRT.

### 3.5 SPECIAL OPERATING FEATURES

4200-Series Workstations in Data Processing mode employ the "2ND" key to call up special operating features unique to each model. These features are secondary functions of other keys on the Keyboard. The features applicable to the 4230/05 Workstation are described below.
-2ND, PF5 (FORMAT) - Places the workstation in the setup mode for setting the audio prompt and clicker volume, and selecting/deselecting the type-ahead feature. Pressing PF16 clears the setup mode. Operation of the $4230 / 4205$ setup mode is described below.

### 3.5 SPECIAL OPERATING FEATURES (Continued)

The setup mode is entered by pressing in sequence, 2ND, PF5 (FORMAT). The CRT screen will produce a one line reverse video field at the bottom of the workstation display, with symbols indicating the setup options shown below.


One of the function symbols will be highlighted with a special setup mode cursor; this cursor can be moved over any one of the options by using the cursor east/west keys. Placing the cursor over an option selects that option to be modified, either in volume for the audio prompt and clicker, or on/off as with the type-ahead feature. The option is modified with the cursor north/south keys.

To adjust/select any of the setup options, proceed as follows:

1. Enter the setup mode by pressing in sequence 2ND, PF5 (FORMAT). (This can be done anytime after the workstation microcode has been down-loaded from the host CPU.)
2. Using the cursor east/west keys, move the setup cursor over the option to be adjusted/selected.

### 3.5 SPECIAL OPERATING FEATURES (Continued)

3. Use i.he cursor north/south keys to adjust/select the option. For audio prompt and clicker volume, pressing the north key steps the volume to the next higher level. Pressing the south key lowers the volume to the next lower level. For the type-ahead feature, pressing the north key enables the option, pressing the south key disables the option.
4. Press PF16 to return to the previous display. A description of the type-ahead option follows.

Type-ahead - The type-ahead feature allows the user to enter data from the keyboard while, at the same time, executing data $I / O$ to and from the host CPU. For the user familiar with the next screens, this eliminates a wait for the screens to change.

### 3.6 TELECOMMUNICATIONS OPERATION

Telecommuncations operation for the 4230 Workstation is standard, as described in PSN 729-0689: TC Software Utility Option.

### 3.7 NORMAL SHUT-DOWN PROCEDURE

Before turning off the workstation on VS systems, be sure to LOGOFF (PF16). On OIS systems, return to the DOS menu. Turn off the workstation by setting the $1 / 0$ power switch to the 0 (off) posinion.

### 3.8 EMERGENCY SHUT-DOWN PROCEDURE

In case of an emergency situation when the normal shut-down procedure cannot be used, proceed as follows:

1. Set the $1 / 0$ (on/off) switch to the 0 (off) position.
2. Remove the ac power plug from the outlet.


| CHAPTER 4 | INS TALLATION | Page |
| :---: | :---: | :---: |
| 4.1 | Installation Site Check | 4-1 |
| 4.1 .1 | Environmental | 4-1 |
| 4.1.1.1 | Temperature Considerations | 4-1 |
| 4.1.1.2 | Humidity Considerations | 4-2 |
| 4.1.1.3 | Cleanliness Considerations | 4-3 |
| 4.1 .2 | Electrical Service Considerations | 4-4 |
| 4.1 .3 | Equipment Positioning | 4-5 |
| 4.2 | Unpacking and Inspection | 4-6 |
| 4.2.1 | Inspection Upon Arrival | 4-6 |
| 4.2 .2 | Unpacking | 4-6 |
| 4.2.2.1 | Unpacking the Monitor | 4-7 |
| 4.2.2.2 | Unpacking the Keyboard | 4-8 |
| 4.2.2.3 | Unpacking the Electronics Base | 4-9 |
| 4.3 | 4230/05 WS Installation Procedures | 4-10 |
| 4.3.1 | Switch Settings | 4-10 |
| 4.3.1.1 | Internal Switches | 4-10 |
| 4.3.1.2 | 115V/230V Power Supply Switch | 4-11 |
| 4.3.2 | System Intercounections | 4-14 |
| 4.3.2.1 | Workstation to Host CPU Cable | 4-14 |
| 4.3.2.2 | Connecting the WS to the Host CPU | 4-15 |
| 4.3.2.3 | 4230 Telecommunications Installation | 4-16 |
| 4.3.2.3.1 | Telecommunications Cabling | 4-18 |
| 4.3 .3 | Monotor Arm Option | 4-19 |
| 4.3.4 | Workstation Interconnecting Cables | 4-20 |
| 4.3 .5 | Interconnecting Monitor, KB, Base | 4-21 |
| 4.4 | Post-Installation Checks | 4-25 |
| 4.4 .1 | System Software Compatability | 4-25 |
| 4.4.2 | Sysgen Considerations (VS SYSTEMS ONLY) | 4-26 |
| 4.4 .3 | Workstation Turn-On | 4-26 |
| 4.5 | 4230/05 Power-Up Diagnostics | 4-28 |


| CHAPTER 4 | INSTALLATION (Cont'd) | Page |
| :---: | :---: | :---: |
| 4.5 .1 | Description | 4-28 |
| 4.5.2 | Revision History and Ordering Information | 4-28 |
| 4.5 .3 | Tests In the Program | 4-29 |
| 4.5 .4 | Operating Instructions | 4-29 |
| 4.5.4.1 | Normal Power-Up | 4-30 |
| 4.5.4.2 | Skip BIT | 4-31 |
| 4.5.4.3 | Loop on BIT | 4-31 |
| 4.5.4.4 | Video Test Patterns | 4-32 |
| 4.5.4.5 | External Loopback (4230 Only) | 4-34 |
| 4.5.4.6 | Refresh Test (4205 Only) | 4-36 |
| 4.5.4.7 | Keyboard Test | 4-37 |
| 4.5.4.8 | Summary of Operator-Invoked BIT | 4-39 |
| 4.5.4.9 | Burn-In Mode | 4-40 |
| 4.5 .5 | Keyboard LED Displays | 4-44 |
| 4.5 .6 | CRT Display Screen Standards | 4-45 |
| 4.5.6.1 | ID Field | 4-45 |
| 4.5.6.2 | Error Messages for Errors Detected During BIT | 4-46 |
| 4.5.6.2 | Error Messages for Errors Detected | 4-47 |
| 4.5.6.3 | Examples of CRT Displays | 4-47 |
| 4.5.6.4 | Memory Parity Errors Detected On-Line | 4-48 |
|  | LIST OF ILLUSTRATIONS |  |
| Figure | Title | Page |
| 4-1 | Unpacking the Monitor | 4-7 |
| 4-2 | Unpacking the Keyboard | 4-8 |
| 4-3 | Unpacking the Electronics Base | 4-9 |
| 4-4 | 4230/4205 WS Interconnections | 4-12 |
| 4-5a | 4230/05 BIT Video Test Patterns | 4-32 |
| 4-5b | 4230/05 BIT Video Test Patterns | 4-33 |
| 4-6 | Burn-In Mode Jumpers, J5 and J6 | 4-40 |

## LIST OF TABLES

| Table | Title | Page |
| :--- | :--- | :--- |
| $4-1$ | Universal Serial KB Hex (XY) Codes | $4-38$ |

CHAPTER 4

## INSTALLATION

This chapter contains information required to properly install the 4230/05 Workstations. The 4230/0b Workstations are shipped with their internal switches preset for proper operation. This eliminates the need to disassemble units of the workstation during the installation process. Hence, the switch setting information usually found in this chapter will be found in Chapter 5, Maintenance, for these workstations.

### 4.1 INSTALLATION SITE CHECK

### 4.1.1 ENVIRONMENTAL

The environment in which the workstations operate can greatly affect their performance. Considerations of temperature, humidity and cleanliness are discussed below.

### 4.1.1.1 Temperature Considerations

The recommended operating temperature range for the workstations is from $60^{\circ} \mathrm{F}$ to $80^{\circ} \mathrm{F} \quad\left(15^{\circ} \mathrm{C}\right.$ to $27^{\circ} \mathrm{C}$ ), but a range from $50^{\circ} \mathrm{F}$ to $90^{\circ} \mathrm{F}$ ( $10^{\circ} \mathrm{C}$ to $32^{\circ} \mathrm{C}$ ) is allowable. Since nearly all locations are heated, low outside temperatures are usually not a problem. High temperatures can be a problem, however, in locations that do not have air conditioning. If the system is used where temperatures exceed the maximum specified, component failure rates may increase, resulting in costly downtime.

### 4.1.1 ENVIRONMENTAL (Continued) <br> 4.1.1.1 Temperature Considerations (Continued)

If an air conditioning unit is already installed or if one is to be installed, such equipment must be powered on a power line separate from the one connecting to the workstation. If separate power is not used, data errors can occur when the air conditioner is in use.

Air conditioning also removes moisture and dust from the air by lowering the humidity. Lower humidity levels along with static build-up from carpets and synthetic clothing can impart a static electrical charge on operating personnel. When the operator comes in contact with the unit, the resultant static discharge can cause unit failures.

### 4.1.1.2 Humidity Considerations

The recommended relative-humidity range is from $35 \%$ to $65 \%$. Humidifiers or dehumidifiers should be installed to increase or decrease the humidity as required. If carpeting is to be installed, be sure it is a non-static rariety. If carpeting already exists which is not of the non-static type, it will either have to be treated with a non-static spray or an electrically conductive mat must be installed to prevent a static charge build-up. Carpets treated with non-static spray should be thoroughly cleaned before the first treatment.
4.1.1 ENVIRONMENTAL (Continued)
4.1.1.2 Humidity Considerations (Continued)

If an electrically conductive mat is used, it should be installed under the unit's operating area and must be properly connected to an earth ground.

### 4.1.1.3 Cleanliness Considerations

Dust can accumulate within the workstations since they contain no air filters. Dirt and grease form a film that prevents proper heat dissipation from components and can also create a leakage path for signals. To prevent this type of failure, all air conditioning, heating and ventilating units should have air filters installed; these filters should be cleaned or replaced regularly.
4.1 INSTALLATION SITE CHECK (Continued)
4.1.2 ELECTRICAL SERVICE CONSIDERATIONS

The workstations are designed to operate domestically with a $115 \mathrm{~V}, 60 \mathrm{~Hz}$ power source, or internationally with a $230 \mathrm{~V}, 50 \mathrm{~Hz}$ power source. The source outlet should not be electrically connected to other equipment capable of generating voltage fluctuations on the power line (such as paper shredders, electrical stamp machines/staplers, coffee makers, etc.) The workstation is outfitted with a three-wire power cord, designed for connection to a standard grounded outlet (NEMA 5-15IG receptacle).
4.1 INSTALLATION SITE CHECK (Continued)
4.1.3 EQUIPMENT POSITIONING

Equipment positioning is limited only by the following cable lengths:
-A maximum of 2000 feet from the 4230/05 Workstation to the host CPU.
-A maximum of 50 feet from the 4230 TC Workstation to its modem if it is remote from the OIS Master.
-A maximum of 50 feet from the 4230 TC Workstation to the OIS Master if it is connected locally via a null modem.

Other than the above considerations, no special requirements apply with respect to positioning the workstations except for common-sense considerations of operator convenience and non-interference with traffic flow.

### 4.2 UNPACKING AND INSPECTION <br> 4.2.1 INSPECTION UPON ARRIVAL

When the equipment arrives, immediately locate the packing slip and note the work order number. Verify the equipment model and serial number as listed on the packing slip.

Before opening the container, inspect it carefully for signs of damage (crushed edges, puncture holes, tears, etc.) If damage is noted, promptly file a claim with the carrier and notify the factory:

WLI DISTRIBUTION CENTER
Department \#90
Quality Assurance Department
Tewksbury, MA 01876

State the nature and extent of damage and make arrangements for replacement equipment, if necessary. Be certain to include the following information:

WORK ORDER \# $\qquad$
CUSTOMER NAME $\qquad$ CUSTOMER \# $\qquad$
MODEL \# $\qquad$
SERIAL \# $\qquad$

### 4.2.2 UNPACKING

The 4230/05 Workstations come packaged in three containers, one for the 12 -inch Monitor, one for the Keyboard and one for the Electronics Base.

### 4.2.2 UNPACKING (Continued)

4.2.2.1 Unpacking the Monitor

Figure 4-1 shows the method used to pack the Monitor. Use the following procedure to unpack it. Save all packing material until the unit has been found to perform satisfactorily.

1. Carefully cut the tape sealing the top of the shipping container, being careful not to penetrate so deeply as to contact the contents. Open the shipping container.
2. Remove the fitted packing cushions.
3. Lift the Monitor out of the shipping container and remove the plastic wrapping.


### 4.2.2 UNPACKING (Continued)

4.2.2.2 Unpacking the Keyboard

Figure 4-2 shows the method used to pack the Keyboard. Use the following procedure to unpack it. Save all packing material until the unit has been found to function satisfactorily.

1. Carefully cut the tape sealing the end of the shipping container, being careful not to penetrate so deeply as to contact the contents. Open the shipping container.
2. Slide the Keyboard out of the shipping container and remove the plastic wrapping.


Figure 4-2. Unpacking the Keyboard
4.2.2 UNPACKING (Continued)
4.2.2.3 Unpacking the Electronics Base

Figure 4-3 shows the method used to pack the Electronics Base. Use the following procedure to unpack it. Save all packing material until the unit has been found to function satisfactorily.

1. Carefully cut the tape sealing the top of the shipping container, being careful not to penetrate so deeply as to contact the contents. Open the shipping container.
2. Lift the Electronics Base out of the shipping container along with its fitted packing cushions and the cable bag (taped to the Electronics Base wrapping).
3. Remove the fitted packing cushions and plastic wrapping from around the Electronics Base.


Figure 4-3. Unpacking the Electronics Base

### 4.3 4230/05 WORKSTATION INSTALLATION PROCEDURES

The following subsections detail the installation procedures for the 4230/05 Workstations:

Section 4.3.1
Section 4.3.2
Section 4.3.3
Section 4.3.4

Switch Settings
System Interconnections
Monitor Arm Option
WS Interconnections

### 4.3.1 SWITCH SETTINGS

4.3.1.1 Internal Switches

The $4230 / 05$ Workstations are shipped with all internal switches preset for proper operation. This eliminates the need to disassemble the Electronics Base unit and Keyboard at installation in order to access the internal switches. Switch settings are given in section 5.7 in Chapter 5 and are for reference only, as may be required when setting up a replacemert or optional PCA or Keyboard.
4.3.1 SWITCH SETTINGS (Continued)
4.3.1.2 115V/230V Power Supply Switch

The setting of the $115 \mathrm{~V} / 230 \mathrm{~V}$ Power Supply switch is required to ensure that the Power Supply is set for the ac voltage in use at the installation site. This is an easily accessible switch on the rear of the Electronics Base and is considered below.

## CAUTION

Applying power to the workstation with an incorrectly set Power Supply switch will damage the switching Power Supply. Warning stickers will be found placed over the $1 / 0$ switch on the front of the Electronics Base and over the power cord receptacle on the rear of the Electronics Base to alert installation personnel to check the Power Supply switch setting before applying power to the unit.

### 4.3.1 SWITCH SETTINGS (Continued)

4.3.1.2 $115 \mathrm{~V} / 230 \mathrm{~V}$ PS Switch (Continued)

The workstation, powered from a single power supply in the Electronics Base, can be used with domestic power of 115 Vac at 60 Hz , or internationally with power of 230 Vac at 50 Hz . Switching between the two types of power is accomplished by means of a single switch accessible on the rear of the Electronics Base (refer to Figure 4-4). Proceed as follows:

1. Slide the $115 \mathrm{~V} / 230 \mathrm{~V}$ switch either up or down so that the power at the installation site is readable on the switch, either 115 V or 230 V .


Note: RS232-C connector is available only on 4230 workstations.
2. Remove the warning sticker over the power cord receptacle on the rear of the Electronics Base unit.
3. Remove the warning sticker over the $1 / 0$ (on/off) switch on the front of the Electronics Base.


Note: RS232-C connector is available only on
4230 workstations.

### 4.3.2 SYSTEM INTERCONNECTIONS

### 4.3.2.1 Workstation to Host CPU Cable

The standard interconrecting cable supplied for connecting the workstation to the host CPU is a 25-foot, dual coaxial cable with a BNC/TNC connector pair at each end. The standard cable, part number 220-0148, is packed with the Electronics Base.

The distance between the workstation and the host CPU can be extended from the standard 25 feet to 2000 feet by using optional dual coaxial cables available under the following part numbers: (Refer to Customer Site Planning Guide, 700-5978.)

LENGTH (FT.) PART NUMBER

| 50 | $120-2300-1$ |
| :--- | :---: |
| 100 | $120-2300-2$ |
| 150 | $120-2300-3$ |
| - | - |
| - | - |
| 2000 | $120-2300-40$ |

4.3.2 SYSTEM INTERCONNECTIONS (Continued) 4.3.2.2 Connecting the WS to the Host CPU

In VS systems, connect a dual coaxial cable from the DATA LINK connectors on the rear of the Electronics Base, to the serial IOP dual BNC/TNC connector panel of the host CPU. In WP/OIS systems ( 4230 only), the dual coaxial cable connects directly to the host CPU (OIS Master). These connections are a BNC/TNC pair and can only be connected BNC to BNC, TNC to TNC. The length of this cable is not to exceed 2000 feet.


Note: RS232-C connector is available only on 4230 workstations.

### 4.3.2 SYSTEM INTERCONNECTIONS (Continued)

4.3.2.3 4230 Teiecommunications Installation

If the workstation has been ordered with the telecommunications (TC) option, a 210-8298 PCA will have been installed and tested at the factory.

For field installation of the 4230 TC option:
o connect the TC cable between the TC connector on the rear of the workstation and to the appropriate modem (figure 4-4).
o set the TC option switches on the 210-8287 PCA (section 5.7.1.1).


Note: RS232-C connector is available only on 4230 workstations.
4.3.2 SYSTEM INTERCONNECTIONS (Continued)
4.3.2.3 4230 TC Installation(Continued)
o set the switch on the 210-8298 PCA (section 5.7.1.1).

- ensure that the proper software has been loaded into the system.


Note: RS232-C connector is available only on 4230 workstations.

```
4.3.2.3 4230 TC Installation (Continued)
4.3.2.3.1 Telecommunications Cabling
```

Modem Cable

25-conductor cable with 25-pin RS-232-C male connectors on each end for connection of the workstation to a modem.

Direct Connection Jumper
(Null Modem) - When connecting the workstation to another computer or terminal device in physical proximity to the workstation, this jumper renders the use of modems unnecessary. A normal modem cable may be used between the workstation and the computer/terminal/word processor.
4.3 4230/05 WS INSTALLATION (Continued)
4.3.3 MONITOR ARM OPTION

The Monitor arm option installation guide, document part number 700-8695, is packed with the option. Note that an 8-foot Monitor-to-Electronics Base cable is supplied as part of that option and is used instead of the shorter 2-foot cable supplied with the workstation as standard equipment. The option is customer-installable.


Note: RS232-C connector is available only on 4230 workstations.
4.3 4230/05 WS PROCEDURES (Continued)
4.3.4 Workstation Interconnecting Cables

The cables required to interconnect the Monitor, Keyboard and Electronics Base are supplied with the workstation. Information regarding these cables is given below.

CABLE DESCRIPTION
Elec. Base-to-Monitor Cable, Monitor Power: 3-Pin DIN Monitor Video: 8-Pin DIN

Keyboard-to-Electronics Base, 4-Pin DIN one end, hard-wired internally to Keyboard, coiled

Electronics Base-to-AC Power, 3-Prong male one end, $3-$ Prong female other end

PACKED WITH LENGTH

Electronics
Base 2 Feet 421-0003

1 Foot, Retracted 220-0305

Electronics
Base 6 feet
420-2025

```
4.3 4230/05 WS INSTALLATION (Continued)
4.3.5 INTERCONNECTING MONITOR, KB, BASE
```

1. Insert the Keyboard 4-pin DIN plug into the KYBD connector on the rear of the Electronics Base .
2. Place the Monitor on its top and locate the power and video connectors on its underside. These connectors are identified by symbols as shown in below.


Note: RS232-C connector is available only on 4230 workstations.

### 4.3 4230/05 WS INSTALLATION (Continued) <br> 4.3.5 INTERCONNECTING MON., KB, BASE (Cont'd)

NOTE

In the following steps, make certain that the cable connectors are fully seated by pushing them in to the full extent of their travel.
3. Insert the Monitor video 8-pin DIN plug into the video connector on the underside of the Monitor.
4. Insert the Monitor power 3-pin DIN plug into the power connector on the underside of the


Note: RS232-C connector is available only on 4230 workstations.
4.3 4230/05 WS INSTALLATION (Continued)
4.3.5 INTERCONNECTING MONITOR, KB, BASE (Cont'd)
5. Place the Monitor platform in the depression in the top of the Electronics Base, cables toward the rear of the Electronics Base.
6. Insert the Monitor video 8-pin DIN plug into the VIDEO connector on the rear of the Electronics Base.


Note: RS232-C connector is available only on 4230 workstations.
4.3 4230/05 WS INSTALLATION (Continued)
4.3.5 INTERCONNECTING MONITOR, KB, BASE (Cont'd)
7. Insert the Monitor power 3-pin DIN plug into the PWR CRT connector on the rear of the Electronics Base.
8. Plug the female end of the power cord into its receptacle on the rear of the Electronics Base. Secure with two screws. Do not overtighten. Plug the ac power cord into a suitable outlet.


| $* x$ | CABLE <br> LENGTH |
| :---: | :---: |
| 2 | $12 '$ |
| 3 | $25 '$ |
| 4 | $50^{\prime}$ |

Note: RS232-C connector is available only on 4230 workstations.

The table below defines the minimum release levels of VS, OIS and Alliance operating systems which support the $4230 / 05$ Workstations. In addition, for VS systems, the microcode file name and revision is also given for each microcode file. Information given in this manual is compatible with the workstation microcode given below.

| MODEL | $\begin{aligned} & \text { VS } \\ & \text { uCODE } \end{aligned}$ |  |  | OIS | ALLIANCE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0/S | FILE NAME | VERSION | 0/S | 0/S | VS |
| 4230 | 06.20 .00 | @MC4230@ | 06.00 .00 | 8.3 | 4.J | 1.0 |
| 4205 | 06.11 .02 | @MC4205 | 06.00 .00 |  |  |  |

### 4.4 POST-INSTALLATION CHECKS <br> 4.4.2 SYSGEN CONSIDERATIONS (VS SYSTEMS ONLY)

The 4230/05 Workstations can be entered on the serial IOP screen of the GENEDIT menu by their model numbers. In other words, enter 4230 for the 4230 Workstation and enter 4205 for the 4205 Workstation.

### 4.4.3 WORKSTATION TURN-ON

To initially turn on the $4230 / 05$ Workstation, simply press 1 (on) on the $1 / 0$ (on/off) switch on the front panel of the Electronics Base. When power is applied the following actions ensue:

- The workstation's internal fan starts
- A short beep sounds
- The BIT (Built-In Test) begins to run
- the Keyboard LEDs will flash on and off
- The monitor will begin to display various test patterns, although this may not be visible if the CRT has not warmed up sufficiently. Refer to section 4.5 or 4.6 for details on the 4230 or 4205 BIT respectively.

After successful completion of the BIT, the host CPU will execute the IPL (Initial Program Load) sequence. When the IPL is completed, the Monitor will display the LOGON/DOS screen.
4.4 POST-INSTALLATION CHECKS (Continued)
4.4.3 WORKSTATION TURN-ON (Concinued)

If the LOGON/DOS screen does not appear, adjust the Brightness and Contrast controls at the upper left edge of the Monitor front panel (Figure 3-1).

NOTE

If the LOGON/DOS screen does not appear, refer to Chapter 8 of this manual for troubleshooting procedures.

After the LOGON/DOS screen has been obtained, the unit can be turned over to the customer.

```
4.5 4230/05 POWER UP DIAGNOSTICS
4.5.1 DESCRIPTION
```

The 4230/05 Workstation BIT program resides in a 4 k PROM at location L 38 on the 8287 PCA. The BIT can be used for fault isolation to the board or subassembly level.

The BIT runs certain tests automatically each time the workstation is powered on (section 4.5.4.1), and error messages resulting from failed tests are displayed on the Monitor CRT (section 4.5.6). Test status and results can also be determined by the state of the Keyboard LEDs (section 4.5.5). Additionally, a diagnostic LED on the 8287 PCA indicates the state of the diagnostic testing, whether in progress, passed or failed (section 4.5.7).

In addition to the tests that run automatically at each power-up, other modes are included which are selected by entering the appropriate keystrokes after power-up of the workstation (sections 4.5.4.2 through 4:5.4.7).

### 4.5.2 REVISION HISTORY AND ORDERING INFORMATION

|  | 4230 | 4205 |
| :---: | :---: | :---: |
| Release Date: | Jan. 03, 1984 | Jan. 26, 1984 |
| Package Part Number: | 195-2697-3 | 195-2838-3 |
| Documentation Revision: | $93 \mathrm{C4}$ | 93C5 |
| Documentation Part Number: | 760-1206A | 760-1219A |
| Software Revision: | 53C4 | 53C5 |
| Software Part Number: | 702-0270A | 702-0279A |
| PROM Part Number: | 378-8046R1 | 378-8051R1 |

```
4.5 `4230/05 POWER UP DIAGNOST'ICS (Continued)
4.5.3 TESTS IN THE PROGRAM
```

The tests provided in the BIT are listed below. Note that the data link is not tested by the BIT.

| NO. | NAME OF TEST |
| :--- | :--- |
| 2 | PROM Checksum |
| 3 | Parity generating |
| 4 | Main memory |
| 5 | Memory select |
| 6 | Char. and attribute RAM |
| 7 | Font memory |
| $8 *$ | Secondary font memory |
| 9 | Memory refresh |
| A* $^{*}$ | TC |
| B | Keyboard |
| C | Keyboard strike |
| D* | TC loopback |
| E | Video Display Pattern |

Diagnostic PROM
Parity generation and detection
Main memory
Memory select logic
CRT RAM
Font RAM
Secondary font RAM
Main memory refresh logic
Tests for presence of TC PCA
Tests for presence of Keyboard
Keyboard
TC drivers
Visual display test of video circuits; attributes exercised. In 4230, scrolling exercised.

### 4.5.4 OPERATING INSTRUCTIONS

The following sections describe the currently supported modes of the $4230 / 05$ Workstation BIT and how to implement them.

When power is initially applied to the unit, it will idle for two seconds waiting for the CANCEL key to be pressed. If CANCEL is not pressed within two seconds of power-up, normal power-up mode will be entered (section 4.5.4.1).

### 4.5 4230/05 POWER UP DIAGNOSTICS (Continued) <br> 4.5.4 OPERATING INSTRUCTIONS (Continued)

If CANCEL is pressed within two seconds of power-up, the operator will have an additional two seconds to press a key associated with one of the other modes (sections 4.5.4.2 through 4.5.4.7), thus entering that mode. If an additional key is not pressed to select one of the other BIT modes, normal power-up mode will be entered.

### 4.5.4.1 Normal Power-Up

The normal power-up sequence performs tests 2 through B as listed in section 4.5.3, essentially testing all circuitry visible to the CPU. If an error is found, testing stops and an error indication is given on the CRT (section 4.5.6) and on the Keyboard (section 4.5.5), and IPL is inhibited. If the unit is good, the host CPU will down-load workstation microcode and the LOGON/DOS screen will appear.
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.2 Skip BIT

This mode allows the unit to be used if it has a non-fatal hardware fault. No testing is performed, and the host processor can IPL the unit. To skip the BIT:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press INDENT. The LOGON/ DOS screen will appear.

### 4.5.4.3 Loop on BIT

This provision allows the normal power-up test to repeat indefinitely, as long as no errors are detected. No loop count is provided.

To loop on the BIT:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press PAGE.

If an error is found, testing stops and an error indication is given on the CRT (section 4.5.6) and on the Keyboard (section 4.5.5). To cancel the test, shut unit off ( $1 / 0$ switch to 0 ).
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.4 Video Test Patterns

This mode presents a pattern on the Monitor's CRT screen for verifying that the video controller logic in the Electronics Base is functional. Eight lines of numeric characters are displayed, numbered 0-7, with the exception of line three which is not numbered. Video attributes such as blink, reverse video, underline and double underline are exercised on some of the lines. In the 4230, line three displays a diagonal bar with and without underline. In the 4205, line three is blank. In the 4230, scroll right and scroll left are also exercised (Figure 4-5a).


B-01593-FY84-22

```
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.4 Video Test Patterns (Continued)
```

An alternate pattern accessible in this mode provides a large $X$ painted on the screen with a perimeter outline of the $6 \times 8$-inch area in which video is displayed. (Refer to Figure 4-5b.) This perimeter outline can be used for some Monitor adjustements as noted in Chapter 5. .

During the video pattern display, no internal testing is performed. The display must be viewed for proper display of the test patterns.


B-01593-FY84-23
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.4 Video Test Patterns (Continued)

To display the BIT video patterns:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press CENTER.
3. If desired, press any key except CANCEL to switch between the test patterns and the large X with perimeter outline.
4. If desired, press CANCEL to return to the beginning of the normal power-up test sequence.
5. If desired, press SHIFT/CANCEL to release the workstation to the operating system for IPL.
4.5.4.5 Externa1 Loopback (4230 Only)

This mode tests the telecommunications (TC) circuitry on the 8298 TC board, thus allowing TC faults to be isolated between the workstation and external TC equipment.

### 4.5.4 OPERATING INSTRUCTIONS (Continued)

### 4.5.4.5 External Loopback (4230 Only) (Cont'd)

The test requires a standard RS-232 loopback connector (WLI P/N 420-1040) to be connected to the RS-232 connector on the rear panel of the Electronics Base unit. Once the test is initiated, it continuously loops and the pass count is displayed on the second line of the CRT in hexadecimal notation. If an error is found, testing stops and an error indication is given on the CRT (section 4.5.6), and the Keyboard LEDs display the failed test number (section 4.5.5). Additionally, the pass count freezes, displaying the number of times the test was run before the error occured.

To run the external loopback test:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press FORMAT.
3. If desired, press CANCEL to return to the beginning of the normal power-up test sequence.
4. If desired, press SHIFT/CANCEL to release the workstation to the operating system for IPL.
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.6 Refresh Test (4205 Only)

This mode tests the memory refresh circuits of the 8287 PCA. The test writes a 55 pattern in memory, waits 15 seconds and then reads memory to check memory intergrity. Once the test is initiated, it continuously loops and the pass count is displayed on the second line of the CRT in hexadecimal notation. If an error is found, testing stops and an error indication is given on the CRT (section 4.5.6), and the Keyboard LEDs display the failed test number (section 4.5.5). Additionally, the pass count freezes, displaying the number of times the test was run before the error occurred. To run the refresh test:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press DECTAB.

To cancel the test, shut unit off (l/0 switch to $0)$.

### 4.5.4 OPERATING INSTRUCTIONS (Continued) <br> 4.5.4.7 Keyboard Test

Selection of this test clears the CRT for display of the hexadecimal keycode of any key the operator presses. The test displays the keycode exactly as it is received. To run the Keyboard test:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.
2. Within two seconds after pressing CANCEL, press SEARCH.
3. Press any key and compare the CRT display with the hexadecimal code assigned to that key as shown in Table 4-1 (Next Frame).
4. If desired, press SHIFT/CANCEL to return to the beginning of the normal power-up test sequence.

### 4.5.4 OPERATING INSTRUCTIONS (Continued) <br> 4.5.4.7 Keyboard Test

Table 4-1. Universal Serial KB Hex (XY) Codes

| CODE COMMENT | CODE | COMMENT | CODE | COMMENT | CODE COMMENT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 20 | Int'1 |  | 5 (P) | 60 | Unuseable |
| 01 Query Response | 21 | Int'1 |  | 4 (P) | 61 | Prev. |
| 02 . 02 | 22 | Int'l |  | - (P) | 62 | Insert |
| 03 | 23 | Int'1 | 43 | + (P) | 63 | Multiply (P) |
| 04 | 24 | Control | 44 | Return | 64 | - |
| 05 | 25 | 2nd | 45 |  | 65 | 0 |
| 06 | 26 | Home | 46 | ; | 66 | 9 |
| 07 | 27 | Unuseable | 47 | L | 67 | 8 |
| 08 | 28 | S Cursor | 48 | K | 68 | 7 |
| 09 | 29 | N Cursor | 49 | J | 69 | 6 |
| 0A | 2A | . | 4A | H | 6A | 5 |
| OB | 2B | Backspace | 4B | G | 6B | 4 |
| OC | 2C | Space bar | 4 C | F | 6C | 3 |
| OD | 2D | W Cursor | 4D | D | 6D | 2 |
| OE | 2E | E Cursor | 4E | S | 6 E | 1 |
| OF | 2F | - | 4F | A | 6F | Tab |
| 103 (P) |  | 2 (P) | 50 | 7 (P) | 70 | Blank Key |
| 11 Go to | 31 | 1 (P) | 51 | Next | 71 | Sub/super |
| 12 Cancel | 32 | Unuseable | 52 | Delete | 72 | Command |
| 13 Unuseable | 33 | Period (P) | 53 | Execute | 73 | Move |
| 14 Unuseable | 34 | O (P) | 54 | Glossary | 74 | Copy |
| 158 (P) | 35 | Right Shift | 55 | ] | 75 | Replace |
| 169 (P) |  | (not visible) | 56 | P | 76 | Search |
| 176 (P) | 36 | Help | 57 | 0 | 77 | Stop |
| 18 Divide (P) | 37 | / | 58 | I | 78 | Note |
| 19 Print | 38 |  | 59 | U | 79 | Merge |
| 1 A Erase | 39 | M | 5A | Y | 7 A | Format |
| 1B Left Shift | 3A | N |  | T | 7 B | Dec Tab |
| (not visible) | 3B | B | 5 C | R | 7 C | Center |
| 1C Return (P) | 3C | V | 5 D | E | 7 D | Page |
| 1D Int'l | 3D | C | 5E | W | 7 F | Indent |
| 1E Lock (not visible) <br> 1F Back Tab | $\begin{aligned} & 3 E \\ & 3 F \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{Z} \end{aligned}$ |  | Q | 7 F | Unused |

NOTES:
Keys marked "Unuseable" are in defined locations.

The codes 00 to $0 F$ are reserved for control functions.
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.7 Keyboard Test

These codes cannot be sent by pressing a key on the keyboard.

Codes marked "Int'1" are reserved for the International keyboard and exist only on the universal expanded keyboard.

The keyboard defaults to having the left and right shift keys generate make and break codes. The break code will be the $x / y$ value of the depressed key OR-ed with an 80 bit.

Keys designated (P) are keypad keys.
4.5.4.8 $\frac{\text { Summary of Operator-Invoked BIT }}{\text { Functions }}$

Function
Press
Remarks

Skip BIT CANCEL, INDENT
Loop on BIT CANCEL, PAGE
Video Pattern CANCEL, CENTER
External Loopback CANCEL, FORMAT 4230 Only
Refresh
CANCEL, DECTAB
4205 On1y
Keyboard CANCEL, SEARCH
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.9 Burn-In Mode

This mode causes the the normal power-up sequence to be repeated indefinitely, as long as no errors occur. In addition, the Keyboard controller is tested. A loop count is displayed on the second line of the CRT display in hexadecimal notation.

To activate the burn-in mode in the 4230 Workstation (Refer to Figure 4-6):

1. Remove the jumper link from JP5 and connect it to JP6.
2. Power on the workstation.


JUMPER CONFIGURATION 210-8287

| J | IN | OUT |
| :---: | :---: | :---: |
| JP1 | $\mathbf{x}$ |  |
| JP2 | $\mathbf{x}$ |  |
| JP3 <br> JP4 | $\cdots$ DOES NOT EXIST |  |
| JP5 | $\mathbf{x}$ |  |
| JP6 |  | $\mathbf{x}$ |
| JP7 | $\mathbf{x}$ | $\mathbf{x}$ |
| JP8 | $\mathbf{x}$ |  |

Figure 4-6. Burn-In Mode Jumpers, J5 and J6
4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.9 Burn-In Mode (Continued)

If an error is found, testing stops and an error indication is given on the CRT (section 4.5.6) and on the Keyboard (section 4.5.5). To cancel the burn-in mode, power off the workstation and reinstall the jumper link on JP5.

To activate the burn-in mode in the 4205 Workstation:

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL.


JUMPER CONFIGURATION 210-8287

| J | IN | OUT |
| :---: | :---: | :---: |
| JP1 | X |  |
| JP2 | X |  |
| JP3 | .-.- DOES NOT EXIST -.-. |  |
| JP4 |  | X |
| JP5 | X |  |
| JP6 |  | X |
| JP7 | X |  |
| JP8 | X |  |

4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.9 Burn-In Mode (Continued)
2. Within two seconds after pressing CANCEL, press PAGE.
3. Remove the jumper link from JP5 and connect it to JP6. Note that if the jumper link is connected to JP6 before powering on the unit, the burn-in test will exit after one pass.


JUMPER CONFIGURATION 210-8287

| J | IN | OUT |
| :---: | :---: | :---: |
| JP1 | X |  |
| JP2 | X |  |
| JP3 | .--- DOES NOT EXIST -..- |  |
| JP4 JP5 | X | X |
| JP6 | $x$ | X |
| JP7 | $\mathbf{x}$ |  |
| JP8 | X |  |

4.5.4 OPERATING INSTRUCTIONS (Continued)
4.5.4.9 Burn-In Mode (Continued)
If an error is found, testing stops and an
error indication is given on the CRT (section
4.5 .6 ) and on the Keyboard (section 4.5.5). To
cancel the burn-in mode, power off the
workstation and reinstall the jumper link on JP5.

### 4.5 4230/05 POWER UP DIAGNOSTICS (Continued) 4.5.5 KEYBOARD LED DISPLAYS

The Keyboard contains light-emitting diodes (LEDs) used by the BIT program for displaying BIT testing status. Five of these LEDs are between the program function/edit key row and the top key row of the standard typewriter keys. A sixth LED is built into the shift LOCK key.

Referring to the diagram below, the four right-most LEDs along the top of the Keyboard display, in binary, the number of the test being run. (The burn-in mode is excepted from this description. See section 4.5.4.9.) The right-most LED is the LSB while the LED fourth from the right is the MSB in the binary numbering scheme. The test numbers are listed in section 4.5.3.

The table on the next frame outlines how the LEDs are used to convey the current status of the BIT program.

4.5 4230/05 POWER UP DIAGNOSTICS (Continued)
4.5.5 KEYBOARD LED DISPLAYS (Continued)

BIT PROGRAM STATUS
Initial 2-second delay after turn-on (waiting for CANCEL to be pressed):

Next 2-seconci delay after CANCEL is pressed (as above):

During testing in any mode:

Error detected in any test:

LED ACTIVITY
LSB LED 1it

Left-most LED lit

LEDs display test number in binary, lsb \& msb per diagram above, see section 4.5 .3 for test numbers

LEDs display failed test number as above, LOCK LED blinks at approx. 1-2/second rate

All tests completed without error:

LEDs extinguished
4.5.6 CRT DISPLAY SCREEN STANDARDS
4.5.6.1 ID Field

Before testing starts and immediately following any test that modifies the screen, the BIT will clear the screen and display the ID field. The ID field will be displayed on the top line of the screen and has the following format:

R5370 07 xx 08 xx
" $R$ " indicates that this is the revision line, and that the digits following are the revision number of the BIT.

5370
is the 4-digit revision number of the BIT (4230 shown).

```
4.5.6 CRT DISPLAY SCREEN STANDARDS (Continued)
4.5.6.1 ID Field (Continued)
07 xx 08 xx
07 and 08 are the two DIP switches readable by
software on the 8287 PCA and xx are the values
read. "07 xx" is switch 1, "08 xx" is switch 2.
```


### 4.5.6.2 Error Messages for Errors Detected During BIT

When an error is detected during a BIT test, the screen will be cleared, the ID field displayed and the error message displayed with the format shown below. Once a failure has been detected and an error message displayed, pressing SHIFT/HELP will return the workstation to the beginning of the normal power-up test sequence.

ERR xx BOARD bb cc dd ee hhll
"ERR" indicates an error has occurred and that the information on the rest of the line is error information.
$x x$ BOARD
xx is the last two digits of the PC board number most likely to have caused the error. $x x$ is "KE" if the keyboard is indicated as the failed item.
4.5.6 CRT DISPLAY SCREEN STANDARDS (Continued)
4.5.6.2 Error Messages for Errors Detected

During BIT (Continued)
bb cc dd ee hhll
the contents of the $Z 80 \mathrm{~B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$ and HL registers, respectively. 'ee' represents error code where the first digit of the code is the test number failed (also shown on the Keyboard LEDs) and the second is the error number in the particular test.
4.5.6.3 Examples of CRT Displays

NOTE

CRT displays shown below are typical of the 4230 Workstation. 4205 displays are structured the same but will display the ID field information in accordance with the 4205 BIT revision, IN07 and INO8 values.

$$
\begin{array}{lllll}
\mathrm{R} & 5370 & 07 & 4 \mathrm{C} & 08 \\
58
\end{array}
$$

Typical ID field showing revision of the BIT PROM, switch setting 4C for INO7 and 58 for INO8.
$\begin{array}{lllll}R \quad 5370 & 074 C & 08 & 58\end{array}$
ERR KE BOARD 00 00 00 B3 0000
Typical BIT error message showing a failure of test B, the keyboard test, and indicating a failure of the Keyboard.
4.5.6 CRT DISPLAY SCREEN STANDARDS (Continued)
4.5.6.3 Examples of CRT Displays (Continued)

4.5.6.4 Memory Parity Errors Detected On-Line

The workstation also checks memory parity during online operation. If a memory parity error is detected, control is passed to the BIT which preserves (freezes) the contents of the screen. This is immediately evidenced by the cursor which stops flashing. Additionally, the LOCK LED on the Keyboard blinks at approximately a 1 - 2 per second rate.
4.5 4230/05 POWER UP DIAGNOSTICS (Continued)
4.5.7 DIAGNOSTIC LED

The diagnostic LED gives a visual indication of the status of the BIT, whether in progress, passed or failed. The LED can be viewed through the ventilation slots in the Electronics Base bottom, on the left side toward the front of the unit. The code is as follows:

LED Blinking = BIT is in progress
LED Off = BIT was passed
LED On = BIT was failed

CHAPTER 5 MAINTENANCE Page
5.1 Required Tools, Test Equipment and Accessories ..... 5-1
5.2 Preventive Maintenance ..... 5-15.2.1 Semi-Annually (Quarterly in an IndustrialEnvironment) or During an UnscheduledTrouble Call5-2
5.2.1.1 Cleaning ..... 5-2
5.2.1.2 Checks and Adjustments ..... 5-2
5.2.1 Semi-Annually (Quarterly in an Industrial Environment) ..... 5-3
5.2.1.3 Diagnostics ..... 5-3
5.2.2 Annually (Semi-Annually in an Industrial Environment) ..... 5-3
5.3 Corrective Maintenance ..... 5-4
5.3.1 Voltage Checks ..... 5-4
5.3.2 Monitor Alignment ..... 5-4
5.3.1 Voltage Checks ..... 5-4
5.3.2 Monitor Alignment, Description of Software Support ..... 5-6
5.3.3. Monitor Alignment Using BIT Support ..... 5-7
5.3.3.1 8244 PCA ..... 5-7
5.3.3.2 8344 PCA ..... 5-15
5.3.4 Monitor Alignment Using DTOS Support ..... 5-23
5.3.4.1 8244 PCA ..... 5-23
5.3.4.2 8344 PCA ..... 5-33
5.4 Electronics Base Removal/Reinstallation Procedures ..... 5-43
5.4.1 Electronics Base Cover ..... 5-43
5.4.2 Power Supply ..... 5-47
5.4.3 Printed Circuit Assemblies (PCAs) ..... 5-51

CHAPTER 5 MAINTENANCE Page
5.5 Monitor Removal/Reinstallation Procedures 5-56
5.5.1 Removing the Monitor Cover 5-56
5.5.2 CRT Anode Discharge Procedure 5-60
5.5.3 Monitor PCA 5-61
$\begin{array}{lll}5.6 & \text { Keyboard Removal/Reinstallation } & \\ & \text { Procedures } & 5-62\end{array}$
5.7 Switch Settings 5-64
5.7.1 PCA Switch Settings 5-64
5.7.1.1 TC Switch Settings 5-67
5.7.2 Keyboard Switch Settings 5-69

LIST OF ILLUSTRATIONS

| Figure | Title | Page |
| :---: | :---: | :---: |
| 5-1 | Power Supply Checks | 5-5 |
| 5-2 | 8244 PCA Video Alignment | 5-9 |
| 5-4 | Video Display Pattern of B.I.T. | 5-10 |
| 5-5a | Pincushioning and Barreling Distortion | 5-12 |
| 5-5b | Pin ushioning and Barreling Correction | 5-13 |
| 5-3 | 8344 PCA Video Alignment | 5-17 |
| 5-6 | VS and OIS DTOS Grid Display Pattern | 5-24 |
| 5-7 | Removing the Electronics Base Cover | 5-44 |
| 5-8 | Removing the Power Supply | 5-48 |
| 5-9 | Removing the PCAs | 5-52 |
| 5-10 | Removing the Monitor Cover | 5-56 |
| 5-11 | Removing the Keyboard Cover | 5-62 |
| 5-12 | 210-8287 PCA Switch Settings (4230) | 5-65 |
| 5-13 | 210-8287-1 PCA SW. Settings (4205) | 5-66 |
| 5-14 | 210-8287 Switch Settings for TC | 5-67 |
| 5-15 | 210-8298 PCA Switch Setting | 5-68 |
| 5-16 | Keyboard Switch Settings | 5-69 |

## LIST OF TABLES

Table Title Page
5-1 Universal Keyboard Options ..... 5-71

## CHAPTER 5

## PREVENTIVE AND CORRECTIVE MAINTENANCE

This chapter contains routine maintenance procedures required to align and adjust the 4230/05 Workstation for best performance (section 5.3). Removal and reinstallation procedures are also included (sections 5.4, 5.5 and 5.6). Section 5.7 details the switch settings for the 210-8287 PCA, 210-8298 PCA and the Keyboard. Please note that throughout this section, reference to the 8287 PCA also includes the -1 version of the PCA used in the 4205 Workstation and the -3 version used in the Arabic workstation.

### 5.1 REQUIRED TOOLS, TEST EQUIPMENT AND ACCESSORIES

The following items are required to carry out the preventive and corrective maintenance activities described in this chapter or elsewhere in this manual.

DESCRIPTION
PART NUMBER

| Wang CE Tool Kit | $726-9401$ |
| :--- | ---: |
| Digital Multimeter | N/A |
| RS-232C Loopback Connector | $420-1040$ |

### 5.2 PREVENTIVE MAINTENANCE

Preventive Maintenance should be performed on a regular basis to help prevent workstation equipment failures. The suggested plan for regular preventive maintenance follows.

### 5.2 PREVENTIVE MAINTENANCE (Continued)

# 5.2.1 SEMI-ANNUALLY (QUARTERLY IN AN INDUSTRIAL ENVIRONMENT) OR DURING AN UNSCHEDULED TROUBLE CALL 

### 5.2.1.1 Cleaning

Remove power from the workstation and clean as follows:

1. Dust keyboard with a soft-bristled brush.
2. Clean the CRT screen, using a good quality glass cleaner and a soft, lint-free cloth.
3. Wipe exterior of workstation components, using a damp, lint-free cloth.
4. Vacuum dust from the ventilating slots in the Monitor cover and the Electronics Base cover, and from around the fan at the rear of the Electronics Base.

### 5.2.1.2 Checks and Adjustments

Apply power to the workstation and proceed as follows:

1. Check the workstation power supply voltages, as described in section 5.3.1.
2. Check for proper character display. Perform the Monitor Alignment Procedure (seciion 5.3.2), if required.

### 5.2.1 SEMI-ANNUALLY (QUARTERLY IN AN INDUSTRIAL ENVIRONMENT) OR DURING AN UNSCHEDULED TROUBLE CALL (Continued)

### 5.2.1.3 Diagnostics

The Built-In Test (BIT) diagnostics run automatically and a routine check of the workstation internal functions is accomplished each time the unit is powered up. No additional diagnostic tests are routinely required.
5.2.2 ANNUALLY (SEMI-ANNUALLY IN AN INDUSTRIAL ENVIRONMENT)

Check all cables and connectors for proper seating. Loose or damaged connectors should be repaired or replaced.

### 5.3 CORRECTIVE MAINTENANCE

T'his section contains adjustment and alignment procedures requi ed in the units of the 4230/05 Workstation. The tools, test equipment and accessories required for these procedures are listed in section 5.1 . To access the components as directed in the procedures, refer to the removal/reinstallation procedures in sections 5.4, 5.5 or 5.6. Adjustment/alignment procedures included in this section are listed below.

## SECTION <br> PROCEDURE

5.3.1 Voltage Checks
5.3.2 Monitor Alignment

### 5.3.1 VOLTAGE CHECKS

The $4230 / 05$ Workstation is powered by a single switching power supply in the Electronics Base unit which supplies +5 and $\pm 12$ Vdc to the workstation components. A series-regulator device on the 8287 board derives a -5 Vdc supply from the -12 Vdc power supply output.

To check the internal power supplies, proceed as follows:

## NOTE

There are no adjustments to be performed in the field in the switching Power Supply. If the voltage outputs are not within tolerance, replace the power supply.

### 5.3 CORRECTIVE MAINTENANCE (Continued) <br> 5.3.1 VOLTAGE CHECKS (Continued)

Referring to Figure 5-1 and the table below, measure the following voltages on the 8287 PCA, grounding your meter to J5-6 on that board.

| DC | MONITORING | ACCEPTABLE |
| :---: | :---: | :---: |
| VOLTAGE | TEST POINT | RANGE |
| +5 Vdc | J5-3 | +4.9 through +5.1 Vdc |
| +12 Vdc | J5-1 | +11.8 through +12.2 Vdc |
| -12 Vdc | J5-8 | -11.4 through -12.6 Vdc |

Check the -5 Vdc supply at VR1-2 as shown in Figure 5-1. The allowable range of this supply is -4.9 through -5.1 Vdc.


Figure 5-1. Power Supply Checks

### 5.3 CORRECTIVE MAINTENANCE (Continued)

5.3.2 MONITOR ALIGNMENT, DESCRIPTION OF SOFTWARE SUPPORT

The Monitor alignment can be carried out using either the Built-In Test (BIT) video pattern or with the on-line VS or OIS diagnostic test operating system (DTOS) series of test patterns. Monitor alignment with the BIT pattern allows for all adjustments except horizontal and vertical linearity. Alternatively, the DTOS, with its available grid and circle patterns, allows for the linearity to be set precisely and visually checked. Monitor alignment using BIT support is given in section 5.3.3 while section 5.3.4 details the Monitor alignment using DTOS support.

### 5.3.3 MONITOR ALIGNMENT USING BIT SUPPORT

The following alignment of the $4230 / 05$ Monitor is carried out with the support of the video pattern in the Built-In Test. Please note that the procedure below does not cover the Monitor's linearity adjustments and that a complete alignment can be obtained with the support of the VS or OIS DTOS package, as detailed in section

### 5.3.3. MONITOR ALIGNMENT USING BIT SUPPORT

 5.3.3.1 8244 PCA
## Pre-Alignment Conditions:

- Remove cover from Monitor (section 5.5).
- Connect dual cable between Monitor and Electronics Base.


## WARNING

High voltage is present in the vicinity of the Monitor PCA. Most adjustments will be made from the non-component side of the PCA through labeled access holes. Exercise extreme caution in making these adjustments to prevent coming in contact with dangerous voltages.
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL. Within two seconds after pressing CANCEL, press CENTER. Then, press any key except CANCEL to display the pattern shown below.
2. Allow approximately five minutes warm-up time for the Monitor to stabilize.
3. Adjust the Monitor Brightness control to adequately display the video alignment pattern. Do not adjust Brightness so high as to cause display of the raster or cause blooming.
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
4. Adjust vertical hold control R 45 to the center of its stable range.
5. Adjust horizontal hold control R26 to the center of its stable range.
6. Adjust focus control R6 for the sharpest overall display pattern.


Figure 5-2. 8244 PCA Video Alignment
Test Points and Adjustments
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
7. Adjust vertical size control R36 so that the display pattern is $6 \pm 1 / 8$ inches ( $15.2 \mathrm{~cm} \pm$ 3 mm ) high. See Figure 5-4. Use a standard or metric scale.


B-01593-FY84-28
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
8. Adjust horizontal width coil $\mathrm{Z2}$ so that the display pattern is $8 \pm 1 / 8$ inches $(20.3 \mathrm{~cm} \pm$ 3 mm ) wide. Use a standard or metric scale.
9. Adjust the Brightness control to display the raster, but not so high as to cause blooming. Adjust horizontal phase control R28 to center the display pattern in the raster.
10. Adjust the two tabs on the rear cover of the deflection yoke around the CR'T neck one at a time to center the raster on the face of the CRT.

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
11. Using a non-metalic straight-edge (plastic ruler, envelope, etc.) for comparison, check each perimeter line of the video display pattern for pincushioning or barreling distortion (Figure 5-5a). The lines should be straight to within $\pm 1 / 16$ inch ( 1.5 mm ).


Figure 5-5a. Pincushioning and Barreling,
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
12. If either type of distortion exceeds $\pm 1 / 16$ inch ( 1.5 mm ), adjustment of the magnets mounted on the posts around the perimeter of the deflection yoke is required (Figure 5-5b). Rotate the magnet closest to the area of greatest distortion to make the correction.

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.1 8244 PCA (Continued)
13. If correction is not possible with the magnets mounted around the yoke, magnets can be added as required to correct the distortion. This generally involves replacing an existing magnet with one of a higher gauss value. The magnets, their color-coding and part numbers are listed below.

COLOR CODE
VALUE

Gauss 11
320-0126
Green
Gauss 15
320-0128
Blue
White
Gauss 20
320-0127

If the above procedure does not bring the Monitor into tolerance, replacement is recommended. If the Monitor can be aligned satisfactorily, power off the workstation and reassemble the Monitor.
5.3.3. MONITOR ALIGNMENT USING BIT SUPPORT
5.3.3.2 8344 PCA

Pre-Alignment Conditions:

- Remove cover from Monitor (section 5.5).
- Connect dual cable between Monitor and Electronics Base.


## WARNING

High voltage is present in the vicinity of the Monitor PCA. Most adjustments will be made from the non-component side of the PCA through labeled access holes. Exercise extreme caution in making these adjustments to prevent coming in contact with dangerous voltages.
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued)

1. Power on the unit, wait for the LED adjacent to the CANCEL key to light and immediately press CANCEL. Within two seconds after pressing CANCEL, press CENTER. Then, press any key except CANCEL to display the pattern shown below.
2. Allow approximately five minutes warm-up time for the Monitor to stabilize.
3. Adjust the Monitor Brightness control to adequately display the video alignment pattern. Do not adjust Brightness so high as to cause display of the raster or cause blooming.
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued) (Figure 5-3)
4. Adjust vertical hold control R6 to the center of its stable range.
5. Adjust horizontal hold control R1 to the center of its stable range.
6. Adjust focus control R6 for the sharpest overall display pattern.


Figure 5-3. 8344 PCA Video Alignment
Test Points and Adjustments
5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued)
7. Adjust vertical size control R 7 so that the display pattern is $6 \pm 1 / 8$ inches ( $15.2 \mathrm{~cm} \pm$ 3 mm ) high. Use a standard or metric scale.

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued)
8. Adjust horizontal width coil Zl so that the display pattern is $8 \pm 1 / 8$ inches $(20.3 \mathrm{~cm} \pm$ 3 mm ) wide. Use a standard or metric scale.
9. Adjust the Brightness control to display the raster, but not so high as to cause blooming. Adjust horizontal phase control R26 to center the display pattern in the raster.
10. Adjust the two tabs on the rear cover of the deflection yoke around the CRT neck one at a time to center the raster on the face of the CRT.

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd) 5.3.3.2 8344 PCA (Continued)
11. Using a non-metalic straight-edge (plastic ruler, envelope, etc.) for comparison, check each perimeter line of the video display pattern for pincushioning or barreling distortion. The lines should be straight to within $\pm 1 / 16$ inch ( 1.5 mm ).

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued)
12. If either type of distortion exceeds $\pm 1 / 16$ inch ( 1.5 mm ), adjustment of the magnets mounted on the posts around the perimeter of the deflection yoke is required . Rotate the magnet closest to the area cf. greatest distortion to make the correction.

5.3.3. MONITOR ALIGNMENT/BIT SUPPORT (Cont'd)
5.3.3.2 8344 PCA (Continued)
13. If correction is not possible with the magnets mounted around the yoke, magnets can be added as required to correct the distortion. This generally involves replacing an existing magnet with one of a higher gauss value. The magnets, their color-coding and part numbers are listed below.

| COLOR CODE | VALUE | PART NUMBER |
| :---: | :---: | :---: |
| Green | Gauss 11 | 320-0126 |
| Blue | Gauss 15 | 320-0128 |
| White | Gauss 20 | 320-0127 |
| If the abov into toler the Monitor off the wor | edure doe replaceme be aligne on and rea | bring the Mo recommended. sfactorily, le the Monito |

5.3.4 MONITOR ALIGNMENT USING DTOS SUPPORT
5.3.4.1 8244 PCA

The following alignment of the 4230/05 Monitor is carried out with the support of the video patterns in the VS or OIS DTOS package.

## Pre-Alignment Conditions:

- Remove cover from Monitor (section 5.5).
- Connect dual cable between Monitor and Electronics Base.
- Set workstation $1 / 0$ switch to 1 (on). Allow approximately five minutes warm-up time for the Monitor to stabilize.

WARNING

High voltage is present in the vicinity of the Monitor PCA. Most adjustments will be made from the noncomponent side of the PCA through labeled access holes. Exercise extreme caution in making these adjustments to prevent coming in contact with dangerous voltages.

1. Select the Monitor alignment routine resident in the DTOS package. This routine contains four different patterns for use in aligning the Monitor, Only two patterns, the grid pattern and the circle pattern, will be used in the following procedure.
5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.1 8244 PGA
2. Select the grid alignment pattern (Figure 5-6) for display on the workstation Monitor.


Figure 5-6. VS and OIS DTOS Grid Display Pattern
3. Adjust the Monitor brightness control to adequately display the grid alignment pattern. Do not adjust brightness so high as to cause display of the raster or cause blooming.
5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.1 8244 PCA
4. Adjust vertical hold control R 45 to the center of its stable range.
5. Adjust horizontal hold control R26 to the center of its stable range.
6. Adjust focus control R6 for the sharpest overall display pattern.
7. Adjust vertical size control R36 so that the display pattern is $6 \pm 1 / 8$ inches $(15.2 \mathrm{~cm} \pm$ 3 mm ) high. Use a standard or metric scale.


### 5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.1 8244 PCA

8. Adjust vertical linearity control R19 so that the squares at the top of the display are the same vertical size as the squares at the bottom of the display. This adjustment may affect the vertical height adjustment. Repeat step 7 if required.
9. Adjust horizontal width coil $\mathrm{Z2}$ so that the display pattern is $8 \pm 1 / 8$ inches ( $20.3 \mathrm{~cm} \pm$ 3 mm ) wide. Use a standard or metric scale.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.1 8244 PCA
10. Adjust horizontal linearity coil Zl so that the squares at the left of the display are the same horizontal size as the squares at the right of the display. This adjustment may affect the horizontal width adjustment. Repeat step 9 if required.
11. Select the circle alignment pattern in the Monitor alignment routine in the VS DTOS package. A visual check of the circles displayed should reveal no noticeable distortion, i.e., no egg-shaped or oblong forms. Repeat steps 7 through 11 if necessary.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Conținued)
5.3.4.1 8244 PCA
12. With the circle alignment pattern still selected, adjust the Brightness control to display the raster, but not so high as to cause blooming. Adjust horizontal phase control R28 completely counterclockwise.
13. Adjust horizontal hold control R26 clockwise so that the video pattern overlaps at the left edge of the display, and touches the left edge of the two left-most circles.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.1 8244 PCA
14. Adjust horizontal phase control R28 to center the display pattern in the raster. Return to the grid pattern and proceed with the next step.
15. Adjust the two tabs on the rear cover of the deflection yoke around the CRT neck one at a time to center the raster on the face of the CRT.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.1 8244 PCA
16. Using a non-metalic straight-edge (plastic ruler, envelope, etc.) for comparison, check each perimeter line of the video display pattern for pincushioning or barreling distortion. The lines should be straight to within $\pm 1 / 16$ inch ( 1.5 mm ).

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.1 8244 PCA
17. If either type of distortion exceeds $\pm 1 / 16$ inch ( 1.5 mm ), adjustment of the magnets mounted on the posts around the perimeter of the deflection yoke is required. Rotate the magnet closest to the area of greatest distortion to make the correction.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.1 8244 PCA
18. If correction is not possible with the magnets mounted around the yoke, magnets can be added as required to correct the distortion. This generally involves replacing an existing magnet with one of a higher gauss value. The magnets, their color-coding and part numbers are listed below.

COLOR CODE VALUE PART NUMBER

Green Gauss 11 320-0126
Blue
White
Gauss 15
320-0128
Gauss 20
320-0127

If the above procedure does not bring the Monitor into tolerance, replacement is recommended. If the Monitor can be aligned satisfactorily, power off the workstation and reassemble the Monitor.
5.3.4 MONITOR ALIGNMENT USING DTOS SUPPORT
5.3.4.2 8344 PCA

The following alignment of the $4230 / 05$ Monitor is carried out with the support of the video patterns in the VS or OIS DTOS package.

## Pre-Alignment Conditions:

- Remove cover from Monitor (section 5.5).
- Connect dual cable between Monitor and Electronics Base.
- Set workstation $1 / 0$ switch to 1 (on). Allow approximately five minutes warm-up time for the Monitor to stabilize.


## WARNING

High voltage is present in the vicinity of the Monitor PCA. Most adjustments will be made from the noncomponent side of the PCA through labeled access holes. Exercise extreme caution in making these adjustments to prevent coming in contact with dangerous voltages.

1. Select the Monitor alignment routine resident in the DTOS package. This routine contains four different patterns for use in aligning the Monitor. Only two patterns, the grid pattern and the circle pattern, will be used in the following procedure.
5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.2 8344 PCA
2. Select the grid alignment pattern for display on the workstation Monitor.

3. Adjust the Monitor brightness control to adequately display the grid alignment pattern. Do not adjust brightness so high as to cause display of the raster or cause blooming.
5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.2 8344 PCA
4. Adjust vertical hold control R6 to the center of its stable range.
5. Adjust horizontal hold control R1 to the conter of its stable range.
6. Adjust focus control. R61 for the sharpest overall display pattern.
7. Adjust vertical size control $R 7$ so that the display pattern is $6 \pm 1 / 8$ inches $(15.2 \mathrm{~cm} \pm$ 3 mm ) high. Use a standard or metric scale.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.2 8344 PCA
8. Adjust vertical linearity control R5 so that the squares at the top of the display are the same vertical size as the squares at the bottom of the display. This adjustment may affect the vertical height adjustment. Repeat step 7 if required.
9. Adjust horizontal width coil $\mathrm{Z1}$ so that the display pattern is $8 \pm 1 / 8$ inches $(20.3 \mathrm{~cm} \pm$ 3 mm ) wide. Use a standard or metric scale.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.2 8344 PCA
10. Adjust horizontal linearity coil Z 2 so that the squares at the left of the display are the same horizontal size as the squares at the right of the display. This adjustment may affect the horizontal width adjustment. Repeat step 9 if required.
11. Select the circle alignment pattern in the Monitor alignment routine in the VS DTOS package. A visual check of the circles displayed should reveal no noticeable distortion, i.e., no egg-shaped or oblong forms. Repeat steps 7 through 11 if necessary.
Z1 HORIZONTAL WIDTH

## R28 HORIZONTAL

 PHASE CONTROL
5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.2 8344 PCA
12. With the circle alignment pattern still selected, adjust the Brightness control to display the raster, but not so high as to cause blooming. Adjust horizontal phase control R26 completely counterclockwise.
13. Adjust horizontal hold control R1 clockwise so that the video pattern overlaps at the left edge of the display, and touches the lこft edge of the two left-most circles.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.2 8344 PCA
14. Adjust horizontal phase control R26 to center the display pattern in the raster. Return to the grid pattern and proceed with the next step.
15. Adjust the two tabs on the rear cover of the deflection yoke around the CRT neck one at a time to center the raster on the face of the CRT.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.2 8344 PCA
16. Using a non-metalic straight-edge (plastic ruler, envelope, etc.) for comparison, check each perimeter line of the video display pattern for pincushioning or barreling distortion. The lines should be straight to within $\pm 1 / 16$ inch ( 1.5 mm ).

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued) 5.3.4.2 8344 PCA
17. If either type of distortion exceeds $\pm 1 / 16$ inch ( 1.5 mm ), adjustment of the magnets mounted on the posts around the perimeter of the deflection yoke is required. Rotate the magnet closest to the area of greatest distortion to make the correction.

5.3.4 MONITOR ALIGNMENT/DTOS SUPPORT (Continued)
5.3.4.2 8344 PCA
18. If correction is not possible with the magnets mounted around the yoke, magnets can be added as required to correct the distortion. This generally involves replacing an existing magnet with one of a higher gauss value. The magnets, their color-coding and part numbers are listed below.

| COLOR CODE | VALUE | PART NUMB |
| :---: | :---: | :---: |
| Green | Gauss 11 | 320-0126 |
| Blue | Gauss 15 | 320-0128 |
| White | Gauss 20 | 320-0127 |

If the above procedure does not bring the Monitor into tolerance, replacement is recommended. If the Monitor can be aligned satisfactorily, power off the workstation and reassemble the Monitor.

### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION PROCEDURES

This section contains instructions regarding the removal and reinstallation of the major components of the Electronics Base. Before attempting any of these procedures, make the following preparations:

- Set the workstation $1 / 0$ switch to 0 (off) and remove the ac power cord from the ac outlet.
- Disconnect the Monitor and Keyboard from the Electronics Base and move them out of the working area.
- Disconnect the dual coaxial cable from the DATA LINK connectors on the rear of the Electronics Base.


### 5.4.1 ELECTRONICS BASE COVER

Two types of base covers are presently in the field. Early units have covers equipped with a Velcro ${ }^{R}$ patch affixed to their front right corner. This patch interlocks with a mating patch of Velcro on the top of the Power Supply. Later units have covers with extensions that reach down into the base to interlock with the ventilation slots in each corner. The following procedure addresses both cover designs.

### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION PROCEDURES (Continued) <br> 5.4.1 ELECTRONICS BASE COVER (Continued)

1. Referring to Figure 5-7, lift two decorative hole plugs out of the Electronics Base top cover and completely loosen, but do not remove, two phillips screws located in the screw wells under the hole plugs.


Figure 5-7. Removing the Electronics Base Cover

NOTE

In models with two boards, the connector headers on the rear of the boards which form the rear panel of the workstation interlock with each other and the cover and base parts of the Electronics Base unit. In the next step, be certain to separate the cover from the PCAs by holding the PCA connector headers in position when lifting the cover off.

### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION

## PROCEDURES (Continued)

5.4.1 ELECTRONICS BASE COVER (Continued)
2. On later units, use a small coin or flat-bladed screwdriver to disengage the cover extensions from the ventilation slots in each corner of the base. Push the interlocking tabs inward while pulling the corner away from the base.

3. Lift the cover off of the Electronics Base. On early units the front right corner of the cover is secured to the top of the Power Supply internally by a patch of Velcro and will offer some resistance when removing the cover.

R

> Velcro is a registered trademark of Velcro Industries, N.V.

### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION <br> PROCEDURES (Continued) <br> 5.4.1 ELECTRONICS BASE COVER (Continued)

To reinstall the Electronics Base cover, reverse the above procedure giving special attention to the following items:

- Check around the perimeter of the Electronics Base cover to make sure that the cover interlocks properly with the base, the PCA connector headers or blank filler plate at the rear and the insert around the Power Supply $1 / 0$ switch.
- On later units, ensure that the cover extensions are interlocked in the ventilating slots in each corner of the base.
- Do not over-tighten the cover screws when reinstalling the Electronics Base cover. Tighten the screws until they are just snug.
- After the cover is installed and the screws are secured, press down on the front right corner of the cover to interlock the Velcro patch (early units).


### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION <br> PROCEDURES (Continued)

5.4.2 POWER SUPPLY

## WARNING

Do not open the switching Power Supply under any circumstance. Extremely dangerous voltage and current levels (in excess of 300 volts and unlimited current) are present within the Power Supply. Do not attempt to repair the switching Power Supply; it is field replaceable only. After powering the unit down and disconnecting the ac power plug from the wall outlet, allow one minute before removing the Power Supply to provide adequate time for any residual voltage to drain through the bleeder resistors.

1. Remove the Electronics Base cover per section 5.4.1.
5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION

## PROCEDURES (Continued)

5.4.2 POWER SUPPLY (Continued)
2. Referring to Figure 5-8, remove two screws securing the Power Supply to the Electronics Base, and lift the Power Supply out to the extent of its connecting harness.


Figure 5-8. Removing the Power Supply

```
5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION
    PROCEDURES (Continued)
5.4.冗2 POWER SUPPLY (Continued)
```

3. Unylug the Power Supply harness from the 8287 boand and, if used in the 4230 , the 8298 board and remove the Power Supply.

To reinstall the Power Supply, reverse the removal procedure giving special attention to the following items:

## CAUTION

Reconnect the Power Supply plug with the yellow wire to the pin closest to the front of the workstation. Ensure that the molex connectors mate with the pins on the PCAs correctly. Shifting the connectors to the left or right could seriously damage the PCAs.

- If the Power Supply is being replaced, transfer the ac power cord from the original unit to the replacement. If the replacement Power Supply does not have a Velcro patch attached on the top front of its cover, install one (early units). The part number for this patch is 458-3309.
- Replacement power supplies will also need to have the insert around the $1 / 0$ switch installed. This is a snap-in type plastic insert which, in most cases, will not be able to be removed from the original unit without damage. Order an extra insert for each replacement power supply.


### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION <br> PROCEDURES (Continued) <br> 5.4.2 POWER SUPPLY (Continued)

- Do not over-tighten the Power Supply screws when reinstalling the Power Supply. Tighten the screws until they are just snug.
5.4.3 PRINTED CIRCUIT ASSEMBLIES (PCAs)

Please note that the following procedure addresses all models of the 4200-Series Workstations, both one and two-board models. The 4205 uses a single board only while the 4230 can have two boards if the TC option is present.
5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION

PROCEDURES (Continued)
5.4.3 PRINTED CIRCUIT ASSEMBLIES (PCAs)

1. Remove the Electronics Base cover per section 5.4.1.
2. Remove the switching Power Supply per section 5.4.2.

### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION PROCEDURES (Continued) <br> 5.4.3 PRINTED CIRCUIT ASSEMBLIES (Continued)

3. For a single board model, lift out the filler panel (Figure 5-9) resting on top of the bottom PCA connector header. Proceed to step 5. For two board models, press the locking arms on both sides of the $I / O$ ribbon cable connector outward to disengage the cable from the connector on the top PCA. Disconnect the cable from the connector. Proceed to step 4.

5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION

## PROCEDURES (Continued)

5.4.3 PRINTED CIRCUIT ASSEMBLIES (Continued)
4. Lift up the rear edge of the top PCA and move it rearward to disengage it from its capture slots in the front of the base.

## CAUTION

Do not misplace the center supp.srt/spacer. It serves the specific purpose of providing mechanical support for the Monitor placed atop the Electronics Base as well as maintaining proper spacing of the PCAs within the Base.


## 5.4

## ELECTRONICS BASE REMOVAL/REINSTALLATION

 PROCEDURES (Continued)5.4.3 PRINTED CIRCUIT ASSEMBLIES (Continued)
5. Remove the center support/PCA spacer from its center hole in the bottom PCA. Retain the support/spacer for reinstallation.
6. For two board models, press the locking arms on both sides of the $I / O$ ribbon cable connector outward to disengage the cable from the connector on the bottom PCA. Disconnect the cable from the connector.


### 5.4 ELECTRONICS BASE REMOVAL/REINSTALLATION PROCEDURES (Continued) <br> 5.4.3 PRINTED CIRCUIT ASSEMBLIES (Continued)

7. Lift up the rear edge of the bottom PCA and move it rearward to disengage it from its capture slots in the front of the base.

To reinstall the PCAs, reverse the removal procedure, giving special attention to the reinstallation of the center support/spacer.


### 5.5 MONITOR REMOVAL/REINSTALLATION PROCEDURES

This section contains instructions regarding the removal and reinstallation of the major components of the Monitor. Before attempting any of these procedures, make the following preparations:

- Set the workstation $1 / 0$ switch to 0 (off).
- Disconnect the Monitor dual interconnection cable from the underside of the Monitor, and move the Monitor to a suitable work area.


### 5.5.1 REMOVING THE MONITOR COVER

1. Turn the monitor upside down, resting it on its top. Remove the two screws that hold the cover to the faceplate (Figure 5-10). Stand the monitor up on its pedestal.


B-01556-FY84-76
Figure 5-10. Removing the Monitor Cover
5.5 MONITOR REMOVAL/REINSTALLATION (Continued)
5.5.1 REMOVING THE MONITOR COVER (Continued)

## CAUTION

Do not twist the screwdriver while performing the monitor cover removal in the next step, or else the cover will be damaged.
2. Locate the two spring locking tabs on the top of the Monitor along the seam where the cover meets the faceplate.
3. Using a small, flat-blade screwdriver, push the right-hand spring tab down through its slot to free the cover on the right side.

REMOVE 2


RELEASE 2 SPRING TABS

5.5 MONITOR REMOVAL/REINSTALLATION (Continued)
5.5.1 REMOVING THE MONITOR COVER (Continued)
4. Holding the right side of the cover free, push the left-hand spring tab down through its slot to free the cover on the left side.
5. Remove the cover by pulling it straight back, clearing the neck of the CRT.


B-01556-FY84-76
5.5 MONITOR REMOVAL/REINSTALLATION (Continued)
5.5.1 REMOVING THE MONITOR COVER (Continued)

## WARNING

Before proceeding with any further removal/reinstallation work inside the Monitor, perform the CRT Anode Discharge Procedure in section 5.5.2.

To reinstall the cover, reverse the removal procedure, with the exception of steps 2,3 and 4. Simply slide the cover back in place, pressing it gently against the face plate, causing the spring tabs to lock in place.
5.5 MONITOR REMOVAL/REINSTALLATION (Continued)
5.5.2 CRT ANODE DISCHARGE PROCEDURE

Even with power removed, the Monitor cathode ray tube (CRT) can hold a charge of several thousand volts. To eliminate the risk of acciduntal CRT discharge which can result in serious injury, discharge the CRT anode as follows:

1. Attach one end of a length of insulated wire to the metal shaft of a plastic-handled, heavy-duty screwdriver.
2. Attach the other end of the wire to chassis ground.
3. Using a non-conductive tool such as a plastic alignment tool, carefully raise the edge of the rubber anode cap high enough to insert the screwdriver.
4. Taking care not to touch the metal shaft of the screwdriver or any metal part of the workstation, discharge the CRT anode by touching the anode clip with the grounded screwdriver.
5. After discharging the CRT, remove the grounding wire and reseat the rubber anode cap.
5.5 MONITOR REMOVAL/REINSTALLATION (Continued)
5.5.3 MONITOR PCA
6. Remove the cover per section 5.5.1.
7. Remove the Brightness and Contrast control knobs located on the front upper left of the Monitor by pulling them straight out.
8. Unplug the CRT cable connector from J1 located at the rear of the Monitor PCA.
9. Disconnect the FASTON clip from the retaining screw ground lug located at the top left side near the Brightness and Contrast potentiometers.
10. Disconnect the CRT socket connector.
11. Disconnect the high-voltage anode connector from the CRT.
12. Using a flat-bladed screwdriver with a long shaft, unscrew the Monitor PCA holding screw securing the PCA to the faceplate.
13. Remove the Monitor PCA.

To reinstall the Monitor PCA, reverse the removal procedure.

### 5.6 KEYBOARD REMOVAL/REINSTALLATION PROCEDURES

The only removal/reinstallation procedure for the Keyboard is for its cover. The procedure is presented below.

1. Disconnect the Keyboard cable from its connector on the rear of the Electronics Base.
2. Referring to Figure 5-11, turn the Keyboard top down on a suitable work surface and remove two screws on the bottom.


### 5.6 KEYBOARD REMOVAL/REINSTALLATION (Continued)

3. Holding the top and bottom halves of the Keyboard together, turn the unit face up and place on the work surface.
4. Lift the top cover off of the Keyboard, being careful to retain the two circular collars around each of the screw holes.

To reinstall the Keyboard cover, reverse the removal procedure being sure that the circular collars around the Keyboard screw holes are in place.


### 5.7 SWITCH SETTINGS

The $4230 / 05$ Workstations are shipped with all internal switches preset for proper operation. This eliminates the need to disassemble the Electronics Base unit and Keyboard at installation in order to access the internal switches. The switch settings given in sections 5.7 .1 and 5.7.2 are for reference only, as may be required when setting up a replacement 8287 , 8287-1 or 8287-3 board, a new Keyboard or installing an option board.

### 5.7.1 PCA SWITCH SETTINGS

The 210-8287, 210-8287-1 and 210-8287-3 boards each contain two switchbanks which must be set to define the type of workstation for the host system. These switches are SW2 and SW1 which are read during instructions IN07 and IN08 respectively. The required switch settings for the 8287 PCA (4230), 8287-1 PCA (4205) and the 8287-3 PCA (4230/05 Arabic) are shown on the next two frames.

### 5.7 SWITCH SETTINGS (Continued)

5.7.1 PCA SWITCH SETTINGS (Continued)

8287 PCA-4230 W.S. / 8287-3 PCA-4230 ARABIC W.S.:


Figure 5-12. 210-8287 PCA Switch Settings (4230)

### 5.7 SWITCH SETTINGS (Continued)

5.7.1 PCA SWITCH SETTINGS (Continued)

8287-1 PCA - 4205 W.S. (OR) 8287-3 PCA - 4205
ARABIC W.S.:


Figure 5-13. 210-8287-1 PCA SW. Settings (4205)

### 5.7.1 PCA SWITCH SETTINGS (Continued)

### 5.7.1.1 TC Switch Settings

To allow proper operation of the TC option on the 4230 workstation, SW 1 on PCA 210-8287 must be selected as shown in Figure 5-14.


Figure 5-14. 210-8287 Switch Settings for TC

### 5.7.1 PCA SWITCH SETTINGS (Continued)

5.7.1.1 TC Switch Settings

In addition, SW1 on 210-8298 must be set as shown in Figure 5-15.


Figure 5-15. 210-8298 PCA Switch Setting
5.7 SWITCH SETTINGS (Continued)
5.7.2 KEYBOARD SWITCH SETTINGS

The universal, low profile keyboard (figure 5-16) used with the 4230/05 Workstation contains two 8-bit DIP switches totaling 16 bits in length. Each universal keyboard is assigned a 15-bit number (bits 0 - 14) that uniquely identifies it. Models of the Keyboard which are available in expanded format are indicated in the table. The expanded universal keyboard of a particular language is defined by setting the most significant bit (bit 15).

5.7 SWITCH SETTINGS (Continued)
5.7.2 KEYBOARD SWITCH SETTINGS

For example, switches SWl/SW2 must be set to hex 0000, that is, all switches set to the off position for use as a Qwerty: US Standard keyboard.


### 5.7 SWITCH SETTINGS (Continued)

5.7.2 KEYBOARD SWITCH SETTINGS

Set switches SW1/SW2 for other language options in accordance with Table 5-1.

Table 5-1. Universal Keyboard Options

| KEYBOARD SY | SYMBOL | SWITCH | BINARY | SWITCH |
| :---: | :---: | :---: | :---: | :---: |
| Qwerty:US Standard |  | 0000 | 00000000 | 00000000 |
| Azerty | AZ | 0001 | 00000000 | 00000001 |
| Canadian English | CE | 0002 | 00000000 | 00000010 |
| Canadian French | CA | 0003 | 00000000 | 00000011 |
| German (Exp) | EGE | 8004 | 10000000 | 00000100 |
| Spanish Latin | SL | 0005 | 00000000 | 00000101 |
| Swedish (Exp) | ESW | 8006 | 10000000 | 00000110 |
| Swiss French | SF | 0007 | 00000000 | 00000111 |
| Swiss French (Exp) | ) ESF | 8007 | 10000000 | 00000111 |
| Swiss German | SG | 0008 | 00000000 | 00001000 |
| Swiss German (EXP) | ) ESG | 8008 | 10000000 | 00001000 |
| United Kingdom | UK | 0009 | 00000000 | 00001001 |
| Danish | DA | 000A | 00000000 | 00001010 |
| Danish (Exp) | EDA | 800A | 10000000 | 00001010 |
| Dutch (Exp) | ENL | 800 B | 10000000 | 00001011 |
| Finnish (Exp) | EFI | 800C | 10000000 | 00001100 |
| Flemish | FL | 000D | 00000000 | 00001101 |
| Italian | IT | 000E | 00000000 | 00001110 |
| Norwegian (Exp) | ENO | 800F | 10000000 | 00001111 |
| South African | SE | 0010 | 00000000 | 00010000 |
| Spanish/Catalan | SP | 0011 | 00000000 | 00010001 |
| Fnnsh./Cyrl1.(EXP) | ) EFC | 8012 | 10000000 | 00010010 |
| Greek | GR | 0013 | 00000000 | 00010011 |
| Portuguese (Exp) | EPO | 8014 | 10000000 | 00010100 |
| Arabic (Exp) | EAR | 8015 | 10000000 | 00010101 |
| Cyrillic (Exp) | ECY | 8017 | 10000000 | 00010111 |
| Icelandic (Exp) | EIC | 801 C | 10000000 | 00011100 |
| Turkish (Exp) | ETU | 8023 | 10000000 | 00100011 |
| World Lang. | WL | 0028 | 00000000 | 00101000 |
| Katakana | KA | 002C | 00000000 | 00101100 |
| Azerty/English | AE | 002D | 00000000 | 00101101 |
| Dvorak | DV | 002E | 00000000 | 00101110 |

## CHAPTER

$\square$


THE SCHEMATCS, MEEN AVAILABLE, ARE ON THE LAST FICHE IN THIS SET.


| Section | Title | Page |
| :---: | :---: | :---: |
| CHAPTER 7 | ILLUSTRATED PARTS BREAKDOWN |  |
| 7.1 | List of Illustrated Parts Breakdowns | 7-1 |
| 7.2 | Corporate End Item (CEI) Numbers | 7-1 |
| LIST OF ILLUSTRATIONS |  |  |
| Figure | Title | Page |
| 7-1 | Electronics Base Assembly | 7-3 |
| 7-2 | Keyboard Assembly | 7-5 |
| 7-3 | Monitor Assembly | 7-7 |
| LIST OF TABLES |  |  |
| Table | Title | Page |
| 7-1 | Electronics Base Assembly | 7-2 |
| 7-2 | Keyboard Assembly | 7-4 |
| 7-3 | Monitor Assembly (279-0541) | 7-6 |

## CHAPTER 7

## ILLUSTRATED PARTS BREAKDOWN

This chapter contains illustrated parts breakdowns (IPBs) for the 4230/05 Workstation. The illustrations identify the part numbers of subassemblies referred to throughout the manual in the various maintenance procedures. Some subassemblies are further broken down to identify piece parts for replacement purposes as may be necessary.

### 7.1 LIST OF ILLUSTRATED PARTS BREAKDOWNS

| TITLE | FIGURE | TABLE |  |
| :--- | :--- | :--- | :--- |
|  |  |  | $7-1$ |
| Electronics Base Assembly | $7-1$ | $7-2$ | $7-2$ |
| Monitor Assembly | $7-3$ | $7-3$ |  |

### 7.2 CORPORATE END ITEM (CEI) NUMBERS

Corporate end item part numbers for the major units comprising the 4230/05 Workstation are listed below and should be used when ordering complete assemblies for replacement in the field.

DESCRIPTION

4230 Electronics Base Assembly
4205 Electronics Base Assembly
4200-Series Monitor Assembly 4200-Series Keyboard Assembly

187-7237
PART NUMBER

177-7265
279-0541*
279-2042*
279-2044* (Ex)
(*) Denotes an RSL item.

Table 7-1. Electronics Base Assembly
(Refer to Figure 7-1)

| LOCATION | DESCRIPTION | PART NUMBER |
| :---: | :---: | :---: |
| 1 | Decorative Hole Plugs | 655-0293 |
| 2 | Screw, \#8-32 x 3/8, PH PHIL | 650-4135 |
| 3 | Top Cover | 450-0917-XB |
| 4 | Screw, \#8-32 x 2, PH PHIL | 650-4643 |
| 5 | I/O Interconnect Cable | 220-3282* |
| 6 | 4230 Workstation TC PCA | 210-8298-A* |
|  | Filler Panel (4205 \& $4230 \mathrm{w} / \mathrm{o}$ TC) | 451-3678 |
| 7 | 4230 Workstation Electronics PCA | 210-8287-A* |
|  | 4205 Workstation Electronics PCA | 210-8287-1* |
| 8 | Center Support, PCA Spacer | 449-0674* |
| 9 | Screw, AC Power Cord Mounting | Part of Item 10 |
| 10 | AC Power Cord (w/screws item 9) | 420-2025 |
| 11 | Screw, \#8-32 x 1/4, PH PHIL | 650-4080 |
| 12 | Washer (used with item 11) |  |
| 13 | Switching Power Supply | 725-2749-11* |
| 14 | Switch Insert | 449-0676-XC* |
| 15 | Base Bottom | 450-0916-XC |
| 16 | Foot, Self-Adhesive | 655-0286 |

(*) Denotes an RSL item.


Figure 7-1. Electronics Base Assembly

## Table 7-2. Keyboard Assembly (Refer to Figure 7-2)

| LOCATION | $\frac{\text { DESCRIPTION }}{\text { UNI/KBD-US }} \text { (United States) }$ | $\frac{\text { PART NUMBER }}{279-2042-U S}$ |
| :---: | :---: | :---: |
|  | UNI/KBD-UK (United Kingdom) | 279-2042-UK* |
|  | UNI/KBD-SL (Span.-Latin American) | 279-2042-SL* |
|  | UNI/KBD-AZ (AZERTY) | 279-2042-AZ* |
|  | UNI/KBD-GE (German Expanded) | 279-2044-GE* |
|  | (Arabic Expanded) | ** |
| 1 | Function Strip | 615-2059 |
| 2 | Cover, Top (Non-Expanded) | 449-0608 |
|  | Cover, Top (Expanded) | 449-0611 |
| 3 | Screw, 8-32 x 3/8 PAN HD PHIL | 650-4120 |
|  | Locknut (use with item 3) | 652-0029 |
| 4 | Keyboard, Universal (US) | 725-2738-US |
|  | Keyboard, Universal (UK) | 725-2738-UK |
|  | Keyboard, Universal (SL) | 725-2738-SL |
|  | Keyboard, Universal (AZ) | 725-2738-AZ |
|  | Keyboard, Universal Exp. (GE) | 725-2739-GE |
| 5 | Cable Assembly | 220-0305 |
| 6 | Base, Keyboard | 449-0607 |
| 7 | Foot, Self Adhesive | 655-0286 |
|  | Foot, Self Adhesive | 655-0291 |
| 8 | Screw, 8-32 X 1/2 Pan Hd Phil | 650-4160 |
| 9 | Speaker, Round 2-in., 8 Ohm | 320-0306 |

(**) The Arabic keyboard consists of the Expanded German keyboard (P/N 279-2044-GE) and the Arabic Key Top Kit (P/N 200-4102-ME).


Figure 7-2. Keyboard Assembly

Table 7-3. Monitor Assembly (279-0541)
(Refer to Figure 7-3)

| LOCATION | DESCRIPTION | PART NUMBER |
| :---: | :---: | :---: |
| 1 | Cover, Monitor | 449-0630 |
| 2 | Fastener, \#8-32 U-Type | 651-0268 |
| 3 | Screw, 10-32 X 1/2 Truss Hd Phil | 650-6160 |
| 4 | Terminal Lug, Spade | 654-0125 |
| 5 | Grounding Cable Assembly <br> (requires item 30 for installation) | 220-1964 |
| 6 | Yoke Assy (Less Magnets) | 270-3289 |
|  | Magnet, 11 Gauss | 320-0126 |
|  | Magnet, 20 Gauss | 320-0127 |
|  | Magnet, 15 Gauss | 320-0128 |
| 7 | Tube, C/R 12-in. (Less Yoke Assy) | 340-0111 |
| 8 | Standoff, 3/8 Hex X 1-5/8-in. Long | 462-0610 |
| 9 | Washer | 653-6000 |
| 10 | Bezel, Monitor | 449-0631 |
| 11 | Screw, 8-32 X 3/8 Phil Hd Flt | 650-4121 |
| 12 | Screw, 1/4-28 X 1-3/4 Hex | 650-9077 |
| 13 | Bello:r, Sleeve | 449-0635 |
| $\geq 4$ | Collar, Ball Joint | 449-0626 |
| 15 | Ball Joint | 478-0805 |
| 16 | Base, Monitor | 449-0627 |
| 17 | Cap Spring | 449-0625 |
| 18 | Stop Nut, 1/4-28 | 652-0064 |
| 19 | Screw, 6-32 X 1/2 Pan Hd Phil | 650-3160 |
| 20 | Foot, 5/8 X 1/8 Self-Adhesive | 655-0286 |
| 21 | Knob, | 449-0596 |
| 22 | Holder, PCB Upper | 449-0629 |
| 23 | Holder, PCB Lower | 449-0628 |
| 24 | Washer | 653-4001 |
| 25 | Screw, 8 X l/2 Self Tap Pan Hd Phil | 651-0032 |
| 26 | Bracket (included with item 29) | 451-4985 |
| 27 | Wire and Lug Assy <br> (included with item 29) | 220-1263 |
| 28 | Cable Assy, I/O | 421-0002* |
| 29 | PCA, Monitor (early units) | 21( 3244* |
|  | PCA, Monitor (later units) | 210-8344* |
| 30 | Clip, Spring | 452-2737 |
| 31 | Washer | 653-6006 |
| 32 | Spring (included With item 5) | 465-1637 |
| (*) Denotes an RSL item. |  |  |



Figure 7-3. Monitor Assembly


| Section | Title | Page |
| :---: | :---: | :---: |
| CHAPTER 8 | TROUBLESHOOTING |  |
| 8.1 | General Troubleshooting Checks | 8-1 |
| 8.2 | Telecommunications Troubleshooting | 8-6 |
| 8.3 | Monitor Quick Checks | 8-9 |
| 8.4 | Pin Assignments of Rear Panel Connectors | 8-10 |
| 8.5 | Switching Power Supply Overcurrent Trip | 8-12 |
|  | LIST OF ILLUSTRATIONS |  |
| Figure | Title | Page |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 1 of 4) | 8-2 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 2 of 4) | 8-3 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 3 of 4) | 8-4 |
| 8-1 | 4230/05 WS TS Flowchart (Sheet 4 of 4) | 8-5 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 1 of 3) | 8-6 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 2 of 3) | 8-7 |
| 8-2 | 4230 WS TC TS Flowchart (Sheet 3 of 3) | 8-8 |
| 8-3 | PWR, VIDEO and KB Connector | 8-10 |
| 8-4 | RS-232C Connector Pin Assignments | 8-11 |

## CHAPTER 8

## TROUBLESHOOTING

Figure 8-1 is a troubleshooting flowchart for the single-board 4230 Workstation without TC, the single-board 4205 Workstation and the 4230/05 Arabic workstations. Figure 8-2 is the TC troubleshooting flowchart. Use the flowcharts to isolate a field replaceable unit relating to an observed symptom.

During the course of investigation, alignments or other procedures may be referred to as a means of verification or isolation. Following the flowchart through on these points will prevent replacement of field replaceable units where they only require alignment or some other adjustment.

Remember, no procedure can list every problem that could occur in even a very simple device. Use the troubleshooting flowchart as a guide in the systematic investigation, diagnosis and repair of failures in the $4230 / 05$ Workstation.

### 8.1 GENERAL TROUBLESHOOTING CHECKS

Before proceeding with the more in-depth troubleshooting outlined in other sections of this chapter, make a careful visual inspection of the workstation and check the items listed below.

- Is the ac power cord securely plugged into its power outlet?
- Are the VIDEO, PWR, and KYBD cables between the Monitor, Keyboard and Electronics Base securely connected to their respective connectors?


### 8.1 GENERAL TROUBLESHOOTING CHECKS (Continued)

Is the DATA LINK dual-coaxial cable from the workstation to the host CPU securely connected at both units?


Figure 8-1. 4230/05 WS Troubleshooting Flowchart
(Sheet 1 of 4)


Figure 8-1. 4230/05 WS Troubleshooting Flowchart (Sheet 2 of 4)


Figure 8-1. 4230/05 WS Troubleshooting Flowchart (Sheet 3 of 4)

### 8.1 GENERAL TROUBLESHOOTING CHECKS (Continued)



Figure 8-1. 4230/05 WS Troubleshooting Flowchart

### 8.2 TELECOMMUNICATIONS TROUBLESHOOTING

The troubleshooting flowchart provided on the next three pages is intended to aid in the systematic investigation, diagnosis, and repair of the 4230 Telecommunications option.


Figure 8-2. 4230 WS TC Troubleshooting Flowchart (Sheet 1 of 3 )

### 8.2 TELECOMMUNICATIONS TROUBLESHOOTING (Continued)



Figure 8-2. 4230 WS TC Troubleshooting Flowchart
(Sheet 2 of 3 )


Figure 8-2. 4230 WS TC Troubleshooting Flowchart (Sheet 3 of 3 )

### 8.3 MONITOR QUICK CHECKS

The VS or OIS diagnostic test operating system (DTOS) contains two video display patterns which are useful for quick evaluation of the Monitor's performance. These are the inverse video display and the circular alignment pattern.

## Inverse Video Display Pattern

Select the inverse video display pattern of the DTOS Monitor alignment routine. All pixels on the CRT will be active (lit) except for those which display the words 'INVERSE VIDEO.' This display is useful in determining the condition of the high voltage circuits of the Monitor. Typical symptoms which may be observed with this full display are given below.

- Blooming: Indicates possible failure of high voltage circuitry to maintain adequate current for full illumination of CRT phosphors.
- Noise or Breakup: Indicates possible high voltage arcing or other source of interference.


## Circular Alignment Pattern

Select the circular alignment pattern of the DTOS Monitor alignment routine. Five circles of equal size will be displayed on the CRT. The circles are a good visual check of the linearity of the CRT display. If the circles are out of round or egg-shaped, the Monitor is in need of alignment. Refer to the alignment procedure in Chapter 5 of this manual.

### 8.4 PIN ASSIGNMENTS OF REAR PANEL CONNECTORS

Figures 8-2 and 8-3 illustrate some of the key rear panel connectors of the Electronics Base, each of their pins and the signals associated with those pins.


CONNECTORS VIEWED FROM REAR OF ELECTRONICS BASE.

Figure 8-2. PWR, VIDEO and KB Connector

| PIN | EIA | CCITT | SIGNAL DESCRIPTION | SOURCE |
| :---: | :---: | :---: | :---: | :---: |
| 1 | AA | 101 | Protective Ground |  |
| 2 | BA | 103 | Transmitted Data | DTE |
| 3 | BB | 104 | Received Data | DCE |
| 4 | CA | 105 | Request to Send | DTE |
| 5 | CB | 106 | Clear to Send | DCE |
| 6 | CC | 107 | Data Set Ready | DCE |
| 7 | AB | 102 | Signal Ground |  |
| 8 | CF | 109 | Carrier Detect | DCE |
| 9 | -- | --- | Reserved for Data Set testing |  |
| 10 | -- | --- | Reserved for Data Set testing |  |
| 11 | SCA | 120 | Secondary Request to Send | SCA |
| 12 | SCF | 122 | Secondary Carrier Detect | DCE |
| 13 | SCB | 121 | Secondary Clear to Send | DCE |
| 14 | SBA | 118 | Secondary Transmitted Data | DTE |
| 15 | DB | 115 | Transmit Clock | DCE |
| 16 | SBB | 119 | Secondary Received Data | DCE |
| 17 | DD | 115 | Receive Clock | DCE |
| 18 |  |  | Not Assigned |  |
| 19 | SCA | 120 | Secondary Request to Send | DTE |
| 20 | CD | 108.2 | Data Terminal Ready | DTE |
| 21 | CG | 110 | Signal Quality Detector | DCE |
| 22 | CE | 125 | Ring Indicator | DCE |
| 23 | $\mathrm{CH} / \mathrm{CI}$ | 111/112 | Data Signaling Rate Selector | DTE/DCE |
| 24 | DA | 113 | Transmit Clock | DTE |
| 25 |  |  | Unassigned |  |

Figure 8-3. RS-232C Connector Pin Assignments

### 8.5 SWITCHING POWER SUPPLY OVERCURRENT TRIP

The switching power supply senses overcurrent conditions in the workstation and responds by shutting itself down momentarily and then recycling itself back on. If the overcurrent condition still exists, the cycle is repeated. The result is a distinctive, repetitive clicking sound which emanates from the power supply in the event of a hard short in the workstation.

In the event of a condition such as this, check for shorts across the +5 and $\pm 12 \mathrm{Vdc}$ lines in the workstation. Also, be sure that the power supply plug has been connected properly to the workstation PCAs. The yellow wire on the molex connector from the power supply must be connected to the PCA connector pin closest to the front of the workstation.

CHAPTER 6 SCHEMATICS Page
6.1 Schematic Diagrams ..... 6-1

### 6.1 SCHEMATIC DIAGRAMS

Schematic diagrams for the component parts of the 4230/05 Workstations are included in this chapter of the manual. The schematics reflect the latest revisions at the time of printing.

The following is a list of the schematics contained in this chapter, the titles, drawing numbers and revisions at time of printing.

| TITLE | DWG. NO. | REV. | COMMENTS |
| :--- | :--- | :--- | :--- |
| Monitor PCA | $210-8244$ | 11 | Common, Early Units |
| WS Electronics PCA | $210-8287$ | 4 | Common |
| Arabic WS Elec. PCA | $210-8287-3$ | 0 | Common |
| Monitor PCA | $210-8344$ | 2 | Common, Later Units |
| Keyboard PCA | $725-2786$ | 1 | Common |
| TC PCA | $210-8298$ | 0 | Optional |















Wang machatorics. inc.

$\qquad$
 sutef .op ........pere: $M$ :........................................................................................................................................................................:




Wang tagoratorits. inc.
Sher or
nace


|  |  | or | OAR | Apacore or | Ont |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | c |  | Emar |  |
| Tria | moot No. |  |  | F6 EMCR |  |
|  |  | TITE <br> 4230 TC BOARD |  |  |  |
| finls |  | see chart | D | 8298 | 1 |
|  |  | - | , 12 | סumma |  |8.5"

$$
11 "
$$


＂ $\operatorname{Ll}$
wang tacopatonits．inc．
（atch pants lisp ce＂e
Snerizor


## 

$\qquad$
 $\qquad$



 ：．омения．．．．．．．．．．．．．．．：



 sm！．．．．？．．．．．．．．．．．．．．． ． 11


| ${ }^{2}$ | 318－10969\％ | 6：000 | Ris frxicitix |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {a }}$ | 310－2017： | 12000000 |  |
|  |  |  |  |
| － | ${ }^{130-20989} 810$ | 3130．000 |  |
| S21 |  |  | ${ }_{\text {ate }}$ |
| ${ }^{2851}$ |  |  |  |
| ， | ［130－10929： | ${ }^{1.2020}$ |  |
| 839 | 边 | 2， | ${ }_{\text {des }}$ |
| 84 |  |  |  |
| 8010 | ［170－10972 | S：0x | Res fixio $1 / 4.4{ }^{\text {Sx }}$ |
| ${ }_{819}^{819}$－ 230 |  | ${ }_{2}{ }^{2}$ |  |
| \％ |  | － |  |
| ${ }^{214}$ |  |  |  |
| ${ }_{\text {ais }} 8$ | 130－60909\％ |  |  |
| ， |  |  | ${ }^{\text {mis }}$ |
| ${ }^{284}$ |  | cos | ${ }^{2}$ |
| ${ }^{817} 9$ |  |  | ${ }^{2055}$ |
| ${ }_{83}{ }^{23}$ |  |  |  |
| 82 |  |  | 边 |
| 822 | 312－1027 | 33,000 |  |
| 888 | \％31－012， | 10．5000 | ${ }_{\text {dits }}$ |
| ${ }_{811}$ |  | ${ }_{2}^{2} 50$ |  |
|  | 136－0099－ | 1.0000 | Dot ec mic futio smer |

$\qquad$
 $\qquad$ MEET．．．Of．．．．．．．．．．EE．：


$\qquad$ ．．．

|  |  | 日r | Date | APPROVED Br | OATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OWN |  | Encr |  |
|  |  | CHK |  | MENGR |  |
| materine | MOOEL No． |  |  | MFGG ENGR |  |
|  | ¢rienciuis secifications | Monitor board |  |  |  |
| FINISH |  | 210－8344 | C | 8344 | 7 |




[^0]:    $\mathrm{R}_{\mathrm{CP} / \mathrm{M}}$ is a registered trademark of Digital Research, Inc.

