## VARIAN 620/L-100

## MAINTENANCE MANUAL

## Specifications Subject to Change Without Notice

## 98 A 9905151

MARCH 1973

This manual contains hardware maintenance information for the Varian Data machines 620/L-100 computer system. The manual is intended to be used in conjunction with the 620-100 Reference Handbook (document number 98 A 9905003 ) and the 620. Test Programs Manual (98 A 9952 060). The reference handbook contains information on overall system capabilities and a comprehensive description of the 620/L software. The test programs manual describes the various test programs that are available for testing and maintaining the 620/L-100 computer system.

This manual is divided into chapters. Chapter I contains computer specifications and documentation.

Installation information found in chapter II consists of system layout, physical descriptions, interconnection information, and system interrupt priority data.

Chapter III provides operations information including preliminary operating procedures and control panel operation information.

Chapters IV and V contain a functional description, and theory of operation and maintenance information for the central processing unit (CPU) and memory.

Chapter VI describes the direct memory access and interrupt circuits, and consists of functional descriptions, interface data, theory of operation, and maintenance information.

The theory of operation and maintenance information for the power supply are present in chapter VII.

## FOREWORD

Chapter VIII contains a description of the signal mnemonics found in the 620/L-100 logic diagrams.

Timing waveforms for various instructions and operations executed by the computer are in chapter IX.

Chapter X describes the multiply/divide and extended addressing feature.
Volume 2 of this manual is assembled at the time of computer shipment to reflect a particular system configuration. It consists of engineering documents such as assembly and installation drawings, logic diagrarns, and wire lists.

## TABLE OF CONTENTS

## CHAPTER 1 INTRODUCTION

SECTION 1 Specifications ..... | 1
SECTION 2 Technical Manuals ..... 16
CHAPTER II
INSTALLATION
SECTION 1 System Layout and Planning ..... II- 1
1.1 Computer Chassis ..... II-1
1.2 Power and Environmental Requirements ..... II 1
1.3 Space Requirements ..... II-2
SECTION 2 Physical Description ..... II-3
2.1 Mainframe ..... II-3
2.2 Expansion Chassis .....  $11-7$
2.3 Power Supply ..... II-11
SECTION 3 System Interconnection ..... 11.13
3.1 Memory Expansion Interconnection ..... 11 .13
3.2 I/O Expansion Interconnection ..... II-13
3.3 Power Supply Interconnection ..... II-13
3.4 Teletype Interconnection ..... II. 13
3.5 Cable Pin Assignments ..... II. 16
SECTION 4 System Interrupt Priority ..... II-21
4.1 General ..... II-21
4.2 Interconnection ..... $11 \cdot 21$

## CONTENTS

## CHAPTER III OPERATION

SECTION 1 Control Panel Operation ..... III-1
1.1 General ..... III-1
1.2 Power Switch ..... III-1
1.3 STEP Switch and Indicator ..... III-1
1.4 RUN Switch and Indicator ..... III-1
1.5 REGISTER Switches ..... III-3
1.6 BIT RESET Switch ..... III-3
1.7 Register Entry Switches and Display Indicators ..... III-3
1.8 REPEAT Switch ..... III. 4
1.9 SENSE Switches ..... III-4
1.10 -SYSTEM RESET Switch ..... III. 4
1.11 OVFL Indicator ..... III. 4
SECTION 2 Manual Operations ..... III-5
2.1 General ..... III-5
2.2 Loading Words Into Memory ..... III-5
2.3 Displaying Contents of a Memory Cell ..... III-5
2.4 Manual Program Execution. ..... III-6
2.5 Instruction Repeat ..... III-6
2.6 Loading Words Into Sequential Memory Cells ..... 111.6
2.7 Displaying the Contents of Sequential Memory Cells ..... ||I. 6
SECTION 3 Preliminary Operating Frocedures ..... IIII-7
3.1 General ..... IIII-7
3.2 Power On Routine ..... 111 .7
3.3 Bootstrap Loader Routine ..... IIII-7
3.4 Binary Load/Dump (BLD II) ..... III. 9

## CHAPTER IV CENTRAL PROCESSING UNIT

SECTION 1 Functional Description ..... IV-1
1.1 General ..... IV. 1
1.2 Design Features ..... IV-1
1.3 Functional Elements ..... IV 2
1.4 Programmed I/O Operations ..... IV. 4
SECTION 2 THEORY OF OPERATION ..... IV-30
2.1 General ..... IV-30
2.2 Timing and Control ..... IV-30
2.3 Decoding Logic ..... IV-36
2.4 Arithmetic and Logic Section ..... IV. 39
2.5 Registers ..... IV-40
2.6 Memory Interface ..... IV-46
2.7 Typical Operating Sequences ..... IV-47
2.8 Automatic Memory Enable/Disable Circuit. ..... IV. 52
SECTION 3 MAINTENANCE ..... IV. 53
3.1 General ..... IV. 53
3.2 Test Equipment ..... IV. 53
3.3 Test Programs ..... IV-54
3.4 Troubleshooting Using Control Panel ..... IV. 55
3.5 Circuit Card Troubleshooting ..... IV. 57
3.6 General Troubleshooting Techniques ..... IV. 57
3.7 General Troubleshooting Procedures ..... IV-59

## CONTENTS

## CHAPTER V <br> MEMORY

SECTION 1 FUNCTIONAL DESCRIPTION ..... V-1
1.1 General ..... V-1
1.2 Full Cycle ..... V-1
1.3 Half Cycle ..... V. 2
1.4 Magnetic Core Operation ..... V-2
1.5 Memory Circuit Cards ..... V-2
1.6 Memory Stack Cards ..... V-4
1.7 Driver/Sink Switch Card ..... V. 7
1.8 Sense/Inhibit Card ..... V. 8
1.9 Memory Timing Control Card ..... V-9
1.10 Memory Buffer Card ..... V-9
1.11 Memory Interface Operation ..... V. 11
1.12 Wrap-Around Addressing ..... V. 11
1.13 Loader Protection ..... V-14
SECTION 2 THEORY OF OPERATION ..... V. 16
2.1 General ..... V. 16
2.2 Timing Control Circuits ..... V. 16
2.3 Driver/Sink Switch Timing ..... V-19
2.4 Address Multiplexers and Decoders ..... V-21
2.5 Driver/Sink Switches ..... V-27
2.6 Current Source Circuits ..... V. 30
2.7 Sense/Inhibit Timing ..... V. 31
2.8 Sense/Inhibit Data Loop Operation ..... V. 32
SECTION 3 MAINTENANCE ..... V-34
3.1 General ..... V-34
3.2 Preventive Maintenance ..... V. 34
3.3 Corrective Maintenance ..... V-35

## CHAPTER VI DIRECT MEMORY ACCESS AND INTFRPI;DT

SECTION 1 FUNCTIONAL DESCRIPTION ..... Vi
1.1 General ..... VI. 1
1.2 Traps ..... VI 2
1.3 Interrupts ..... VI. 4
1.4 Data Output Gating ..... VI 4
1.5 Uninterruptable Sequences ..... VI.
SECTION 2 INTERFACE DATA ..... VI. 10
2.1 General. ..... VI-10
2.2 I/O Interface ..... VI 10
2.3 Trap-Out and Trap-In Sequences ..... VI-11
2.4 Interrupt Sequences ..... VI 14
2.5 CPU Interface Signals ..... VI. 14
SECTION 3 THEORY OF OPERATION ..... VI 18
3.1 General. ..... VI 18
3.2 Interrupt/Trap Detection ..... VI 18
3.3 Interrupt/Trap Sequencer ..... VI 18
3.4 Data Output Gating ..... VI 26
3.5 Mnemonics ..... VI 26
SECTION 4 MAINTENANCE ..... Vi 31
4.1 General. ..... VI 31
4.2 Trap-Out Test ..... VI 31
4.3 Trap-In Test. ..... VI. 32
4.4 Interrupt Test ..... VI 34

## CONTENTS

CHAPTER VIIPOWER SUPPLY
SECTION 1 THEORY OF OPERATION ..... VII-1
1.1 General ..... VII-1
1.2 Specifications ..... VII. 1
1.3 Major Assemblies ..... VII. 3
1.4 Input Circuit. ..... VII. 4
1.5 Rectifier and Filter Circuits ..... VII. 7
1.6 Regulator Circuits ..... VII. 7
SECTION 2 MAINTENANCE ..... VII-14
2.1 Preventive Maintenance ..... VII-14
2.2 Corrective Maintenance ..... VII-15
CHAPTER VIII
IANEMONICS
CHAPTER IX WAVEFORMS
CHAPTER X
MULTIPLY/DIVIDE AND EXTENDED ADDRESSING
SECTION 1 INTRODUCTION ..... X-- 1
1.1 Functional Description ..... $x-1$
1.2 Specifications. ..... $X-5$
SECTION 2 OPERATION ..... X-7
2.1 Instructions ..... X-7
2.2 . Multiplication/Division Procedures ..... $x-8$
2.3 Multiplication/Division Examples ..... $x-10$
SECTION 3 THEORY OF OPERATION ..... $x-11$
3.1 General ..... $x-11$
3.2 Multiplication ..... $x-11$
3.3 Division ..... $x-14$
3.4 Extended Addressing ..... $x-17$
3.5 Mnemonics ..... $x-18$
SECTION 4 MAINTENANCE ..... X-22
4.1 General ..... $x-22$
4.2 Multiplication Problems ..... X-22
4.3 Division Problems ..... X-24
APPENDIX A620/L-100 NUMBER SYSTEM

APPENDIX B POWERS OF TWO

APPENDIX C OCTAL/DECIMAL INTEGER CONVERSIONS

APPENDIX D OCTAL/DECIMAL FRACTION CONVERSIONS

APPENDIX E
ALPHABETIC INDEX OF 620/L-100 INSTRUCTIONS

APPENDIX F
TYPE INDEX OF 620/L-100 INSTRUCTIONS

APPENDIX G
620 RESERVED INSTRUCTIONS

APPENDIX H
StANDARD CHARACTER CODES

## CONTENTS

## LIST OF ILLUSTRATIONS

II. 1 Mainframe With Open Panel ..... III. 3
II. 2 Mainframe Connector Panel ..... 11.4
11.3 Mainframe Circuit Card Installation ..... 111.5
11.4 Expansion Chassis Connector Panel ..... III-8
II 5 Power Supply Top Panel ..... II-12
11.6 Power Supply Bottom Panel ..... II-12
11.7 Memory Expansion Interconnection ..... II-14
11.8 1/O Expansion Interconnection ..... II-15
11.9 Typical System Interrupt Priority Connectors ..... II. 22
III-1 620/L-100 Computer Control Panel ..... III-2
IV-1 620/L-100 CPU Block Diagram ..... IV. 3
IV-2 Typical E Bus Line Configuration ..... IV. 6
IV. 3 Typical Control Signal From the CPU to the Controller ..... IV-8
IV-4 Typical Control Signal to the CPU From the Controller ..... IV-10
IV-5 External Control Timing ..... IV. 12
IV. 6 Typical Peripheral Controller Logic: EXC Instruction ..... IV-13
IV. 7 Sense Response Timing ..... IV-14
IV. 8 Typical Peripheral Controller Logic: SEN Instruction ..... IV-15
IV. 9 Data Transfer In Timing ..... IV-18
IV.10 Typical Peripheral Contriller Logic: Input Data Transfer ..... IV-19
IV-11 Data Transfer Out Timing ..... IV-21
IV-12 Typical Peripheral Controller Logic: Output Data Transfer ..... IV-22
IV-13 Clock and Phase Timing ..... IV-31
IV. 14 Example of a Modified Clock Sequence ..... IV 35
IV-15 Register Change Instruc tion Format ..... IV-45
IV-16 Sequence for Operand Aiccess from Memory ..... IV-48
IV. 17 Sequence for Operand Storage in Memory ..... IV-50
IV-18 Sequence for Indirect Operand Access ..... IV-51
IV-19 General Troubleshooting Steps ..... IV. 58

## List of lllustrations (continued)

V.1. Three-Core-by-Three-Core Matrix ..... V. 3
V. 2 620/L. 100 Memory Block Diagram ..... V. 5
V-3 4K Core Mat ..... V-6
V-4 Memory Control Lines ..... V. 6
V-5 Sense/Inhibit Data Loop for Bit 15 ..... V. 8
V. 6 Nominal Timing Control Waveforms ..... V. 10
V. 7 Full-Cycle Interface Waveforms ..... V-12
V. 8 Half-Cycle Interface Waveforms ..... V. 13
V-9 Delay Line Timing ..... V. 17
V-10 Half-Cycle Timing Waveforms ..... V-18
V.11 Read/Write Waveforms ..... V-18
V. 12 Read Multiplexing for Octal 45 ..... V-22
V. 13 Write Multplexing for Octal 45 ..... V-23
V-14 Decoder Logic Diagram and Pin Assignments ..... V-24
V-15 Read Decoding of Octal Address 2345 ..... V-25
V-16 Write Decoding of Octal Address 2345 ..... V-26
V-17 Sense/Inhibit Timing Waveforms ..... V-31
V-18 Test Point Waveforms on Timing and Control Card ..... V. 36
V. 19 Memory Timing Control Card Waveforms ..... V. 37
V-20 Sense/Inhibit Card Waveforms ..... V-38
V-21 Driver Sink Switch Card Waveforms ..... V-39
VI-1 DMA/I Functional Block Diagram ..... VI-2
VI-2 Trap-Out Timing Sequence. ..... VI. 3
VI. 3 Trap-In Timing Sequence ..... VI. 5
VI-4 Interrupt Timing Sequence ..... VI-6
VI. 5 Trap-Out Data Path ..... VI-7
VI.6 Trap-Out Timing ..... VI- 12
VI. 7 Trap-In Timing ..... VI. 13
VI-8 . Interrupt Timing ..... VI. 15
VI-9 Interrupt Flow Diagram ..... VI-19
VI-10 Interrupt Timing Diagram ..... VI- 20
VI-11 Trap Flow Diagram ..... VI- 22
VI-12 Trap Timing Diagram ..... VI- 23

## CONTENTS

List of Illustrations (continued)
VII. 1 Power Supply Major Assemblies ..... VIII-5
VII-2 Simplified Input Circuit Schematic ..... VIII. 6
VII. 3 Rectifier and Filter Circuits ..... $V \| I-8$
VII. 4 +12 -Volt Regulator Schematic ..... VII- 10
VII. 5 IC Voltage Regulator Block Diagram ..... VII-11
VII-6 Overcurrent Characteristics for the +12 -Volt Regulator ..... VII-12
VII. 7 Overcurrent Characteristics for the 5 -Volt Regulator ..... VII-13
VII. 8 +5 -Volt Overvoltage Protection Circuit ..... VII. 13
IX-1 Start Sequence Timing ..... $.1 \times-4$
|X. 2 Step Sequence Timing ..... IX-5
IX-3 Manual Halt Sequence Timing ..... $.1 \times-7$
IX-4 Program Halt Sequence Timing ..... IX-8
IX. 5 Operand Addressing (Direct) Timing .....  $\times$ X-9
IX. 6 Index and Relative Adcressing Timing ..... IX-10
IX. 7 Indirect Addressing Timing ..... IX-11
IX.8 Indirect Addressing, Double-Word Instruction Timing ..... IX-12
IX. 9 No Operation Timing. ..... IX. 13
|X• 10 Register Change (Transfer) Timing ..... IX-14
|X. 11 Register Change (Increment) Timing ..... IX-15
IX. 12 Register Change (Complement) Timing ..... IX-16
IX. 13 Register Change (Decrement) Timing ..... IX-17
IX. 14 Set/Reset Overflow Timing ..... IX-18
|X.15 Shift Single Register Tiining ..... IX-19
IX. 16 Shift Double Register Timing ..... IX-20
IX. 17 Load A (B, X) Register Timing ..... IX-21
IX. 18 Store A (B, X) Register Timing ..... IX-22
IX. 19 Increment and Replace Timing ..... $.1 \times-23$
IX-20 Add to A Register Timing ..... IX-24
IX. 21 Subtract From A Register Timing ..... IX-25
IX. 22 Inclusive-OR to A Register Timing ..... IX-26

## List of Illustrations icontinued,

IX-23 Exclusive-OR to A Register Timing ..... $1 \times-27$
IX-24 AND to A Register Timing ..... 1X. 28
IX-25 Jump, Juinf-and-Mark or Execute Condition Not Met Timing ..... $1 \times-29$
IX-26 Jump Condition Met Timing ..... $1 \times 30$
IX-27 Jump-and-Mark Condition Met Timing ..... $1 \times 31$
IX-28 Execute Instruction Timing ..... $1 \times-33$
IX-29 Immediate Instruction Timing ..... $1 \times \cdot 34$
IX-30 External Control Timing ..... IX-35
IX-31 Sense (With Response) Timing ..... IX-36
IX-32 Sense (No Response) Timing ..... IX-38
IX. 33 Input to (A, B) Register Timing ..... $1 \times 40$
IX. 34 Input to Memory Timing ..... IX. 42
IX-35 Output from A, B Register Timing ..... IX-44
IX-36 Output from Memory Timing ..... IX-45
$X-1$ M/D Functions ..... $X-2$
$x-2$ Flow Chart for Division Correction ..... X-4
X-3 Word Format for Extended Addressing ..... $X-5$
X-4 Flow Diagram of the Multiplication Instruction. ..... $X-12$
$x-5$ Timing Diagram for Multiplication. ..... $x-13$
X-6 Flow Diagram of the Division Instruction. ..... $x-15$
X-7 Timing Diagram for Division. ..... $x-16$

## CONTENTS

## LIST OF TABLES

$1 \cdot 1$ 620/L-100 Computer Specifications ..... I-1
II. 1 Mainframe Card Slot Assignments ..... 11.6
11.2 Memory Expansion Hardware ..... 11.9
11.3 Expansion Memory Card Slot Assignments ..... II-10
II. 4 Memory Expansion Cable Pin Assignments ..... II-16
11.5 I/O Expansion Cable Pin Assignments ..... II-18
11.6 DC Power Cable Pin Assignments ..... II. 19
11.7 33 ASR Teletype Cable Pin Assignments ..... II. 20
11.8 35 ASR and 35 KSR Teletype Cable Pin Assignments ..... II-20
IV-1 E Bus and I/O Control Signals ..... IV. 24
IV-2 E Bus Signals ..... IV. 26
IV.3 Standard Device Addre:ss Codes ..... IV- 28
IV-4 Timing Signals ..... IV. 32
IV. 5 Op Code Classes ..... IV. 36
IV. 6 Op Code Sets ..... IV. 37
IV.7 Op Code Groups ..... IV. 37
IV. 8 $M$ Field Decoding ..... IV-38
IV.9 Transfer Control Function Codes ..... IV. 45
IV. 10 Required Test Equipment ..... IV. 54
IV. 11 MAINTAIN II Test Programs ..... IV. 54
V-1 Wrap-Around Addressing Connections ..... V. 14
V. 2 Loader Protection Jumper Connections ..... V-15
VI-1 DMA Signals from the CPU ..... VI- 16
VI-2 DMA Signals to the CPU ..... VI. 16
VI. 3 Mnemonic List ..... VI- 26
VI. 4 Pin Assignments and Logic Levels for I/O Lines ..... VI.32
VI. 5 Memory Address and Data for Grounded EBXX.I Lines ..... VI.33
VII-1 Power Supply Specifications ..... VII-1
VII. 2 Mainframe Connector Fiesistance Checks ..... VII-16
VII 3 Power Supply Resistance Checks ..... VII. 17
X-1 M/D Specifications ..... $x-5$
X-2 Multiply/Divide and Extended Addressing Instructions ..... $. x-7$
X-3 Mnemonic Definitions ..... $x-18$

## CHAPTER I <br> INTRODUCTION

## SECTION 1 SPECIFICATIONS

Specifications for the 620/L-100 computer are listed in table I-1.
Table I-1. 620/L-100 Computer Specifications

| Parameter | Description |
| :---: | :---: |
| Type | A system computer, general-purpose, digital, designed for on-line data system requirements |
| Memory | Magnetic core, 16 bits, 950 nanoseconds full cycle, 425 nanoseconds access time, 4,096 words minimum, expandable to 32,768 words |
| Arithmetic | Parallel, binary, fixed point, two's complement |
| Word Length | 16 bits |
| Speed (Fetch and Execute) | Add or Subtract 1.9 microseconds |
|  | Multiply $\quad 9.5$ microseconds |
|  | Divide $\quad 9.5$ to 13.2 microseconds |
|  | Register change 0.95 microsecond |
|  | 1/O from A or B |
|  | Register 1.9 microseconds |
|  | 1/O from Memory $\quad 2.85$ microseconds |
| Addressing Modes | Direct, to 2,048 words |
|  | Relative to P Register, to 512 words |
|  | Indexed with $X$ or $B$ Register (does not add to execution time) |
|  | Multi-level indirect |
|  | Immediate |
|  | Extended |

## CHAPTER I INTRODUCTION

Table 1-1. 620/L-100 Computer Specifications (continued)

| Parameter | Description |
| :---: | :---: |
| Instruction Types | Single <br> Double word Generic Micro-command |
| Instruction | Over 100 standard commands, plus more than 128 macro-instructions |
| Operation Registers | A Register: 16-bit register used as the high-order accumulator and for I/O transfers |
|  | B Register: 16-bit register used as the low-order accumulatar, index register, and for 1/O transfers |
|  | X Register: 16-bit index register |
|  | P Register: 16-bit program counter |
|  | U Register: 16-bit instruction register |
| Auxiliary Registers | L Register: 15-bit memory address register |
|  | W Register: 16-bit memory data register |
|  | S Register: 5-bit shift register |
|  | R Register: 16-bit operand register |
| Logic and Signals | Integrated circuits, 4.211-MHz clock. Internal logic levels: 0 volt is false (ZERO), +5 volts is true (ONE). Memory data logic levels: 0 volt is true (ONE), +5 volts is false (ZERO). I/O bus logic levels: +3 volts is false (ZERO), 0 volts is true (ONE) |

CHAPTER I INTRODUCTION

Table I-1. 620/L-100 Computer Specifications (continued)

Parameter

## Software

| Control Panel | Register entry switches and display indicators for <br> all operation registers; three sense switches; <br> instruction repeat, single step, run, system reset, <br> disable, and power on/off switches |
| :--- | :--- |
| Input/Output | Programmed 1/O operations include external control, <br> program sense, input data transfer, and output data <br> transfer. Direct memory access facility provides <br> automatic data transfer (382,720 words maximum per <br> second) between memory and peripherals. I/O inter- <br> rupts allow computer options to interrupt the CPU |
| Computer Options | 620/L-05 Memory Protection <br> $620 /$ L-15 Loader Protection |

## Description

Register entry switches and display indicators for all operation registers; three sense switches; instruction repeat, single step, run, system reset, disable, and power on/off switches

Programmed I/O operations include external control, program sense, input data transfer, and output data transfer. Direct memory access facility provides automatic data transfer ( 382,720 words maximum per second) between memory and peripherals. I/O interrupts allow computer options to interrupt the CPU

620/L-05 Memory Protection 620/L-15 Loader Protection

SYMBOLIC ASSEMBLER:
Modular two-pass symbolic assembler operating in the basic 4,096-word memory, includes 17 basic pseudo-operations; the 8,192-word memory version includes over 30 pseudo-operations

FORTRAN:
Modular. one-pass compiler; subset of ANSI FORTRAN for 8,192-word memory

CHAPTER I

Table I-1. 620/L-100 Computer Specifications (continued)
Parameter
Description

AID:
Program analysis package that assists programmers in operating the machine and debugging other programs, includes basic operational executive subroutines

DIAGNOSTICS:
Software package that provides fast off-line verification of computer and peripheral operation and assists in isolating and correcting suspected faults

SUBROUTINES:
Complete library of basic mathematical, fixed- and floating-point, single- and double-precision, number conversion and peripheral communication subroutines plus provisions for adding applicationoriented routines

MOS:
The master operating system (MOS) provides for automatic batch processing that includes a minimum 8 K core

BASIC:
BASIC is an easy-to use programming language for business and scientific applications, permitting an inexperienced operator to program the system with only a few hours training

RPG IV (optional):
The report program generator (RPG IV) system, a hardware/software package, produces reports, financial statements, sales records, and other commerical documents in tabular form

## CHAPTER : INTRODUCTION

Table I-1. 620/L-100 Computer Specifications (́continued)

## Parameter

Dimensions

Weight

Input Voltage

Input Current

Temperature Operating Storage

Humidity
Operating Storage

Vibration

Shock

The mainframe and expansion chassis are 10.5 inches $(26.6 \mathrm{~cm})$ high, 13 inches ( 32.9 cm ) deep, and 19 inches ( 48.1 cm ) wide. The power supply is 10.5 inches ( 26.6 cm ) high 7.5 inches ( 18.9 cm ) deep. and 17.75 inches ( 44.9 cm ) wide

The mainframe and expansion chassis each weigh approximately 35 pounds (without circuit cards); the power supply weighs approximately 36 pounds

105 to 125 V ac or 210 to 250 V ac at 50 or 60 Hz (For compatibility with the Teletype, frequency must be either 50 or $60(+1 / 2,0) \mathrm{Hz}$.)

The power supply requires 5 amperes of ac current at 115 volts, and 3 amperes at 230 volts

0 to 50 degrees $C$
20 to 70 degrees $C$

To 90 percent without condensation
To 95 percent without condensation
3 to 10 Hz at lg force or 0.25 double amplitude, whichever is less. Exponentially raised frequency from 3 to 10 Hz and back to 3 Hz over a 10 -minute period, three complete cycles. This specification applies for all three principal axes

4 g for 5 to 11 milliseconds, essentially sine shock waveform (all three principal axes, both directions in each axes)

## CHAPTER I

INTRODUCTION

## SECTION 2 <br> TECHNICAL MANUALS

To ensure full utilization of the $620, \mathrm{~L}$ - 100 computer, technical manuals (including this manual) are provided with each computer. The applicable manuals and corresponding part numbers are listed below.

| Title | Document No. |
| :---: | :--- |
| 620-100 Reference Handbook | 98 A 9905003 |
| 620/L-100 Maintenance Manual | 98 A 9905151 |
| 620 Test Programs Manual | 98 A 9952061 |
| 620/L-100 Teletype Controller <br> Manual | 98 A 9905160 |

Information for the computer options and peripheral controller options is provided in the corresponding 620/i option manuals with addendum sheets indicating minor differences for the 620/L-100 computer system. In addition, manufacturers' technical manuals for peripheral devices such as Teletypes and magnetic tape units are also provided.

CHAPTER II INSTALLATION

## SECTION 1 <br> SYSTEM LAYOUT AND PLANNING

### 1.1 COMPUTER CHASSIS

There are two types of chassis in the 620/L-100: the mainframe chassis and the expansion chassis.

### 1.1.1 Mainframe

The mainframe contains the basic computer hardware: the CPU, memory, and control panel. Mainframe memory size can be either 8,192 words ( 8 K ) or 4,096 words ( 4 K ). The mainframe can also accommodate the internal computer options and various peripheral controllers.

### 1.1.2 Expansion Chassis

Three versions of the expansion chassis are available for additional memory, peripheral controllers, or a combination of both. A single expansion chassis can accommodate up to 24 K of memory, or up to 22 peripheral controller cards. For further 1/O expansion, more than one 1/O expansion chassis can be installed in a single computer system.

### 1.2 POWER AND ENVIRONMENTAL REQUIREMENTS

One power supply provides power for the CPU, 32K of memory, and all the internal options. A second power supply is normally required when peripheral controller cards are added.

The power supplies are contained in individual chassis. They connect to a standard 115 volt, $60-\mathrm{Hz}$ power source. Also available, for European installations, are power supplies for use with 230 -volt, $50-\mathrm{Hz}$ sources. Power regulation is not required under normal commercial power conditions. With maximum loads, the power supply draws approximately 5 amperes of ac line current.

## CHAPTER II

INSTALLATION

Ambient temperature at the installation site can vary between $\mathcal{C}$ and 50 degrees $C$ wilh no adverse effects on computer operations. To extend the life expectancy of the computer, however, it is recommended that ambient temperature be maintained between 15 and 30 degrees C .

Relative humidity can be up to 90 percent (without condensation).

### 1.3 SPACE REQUIREMENTS

The mainframe, expansion chassis, and power supply are contained in individual cabinets suitable for rack-mounted or table-top installation. For equipment-rack installation, the power supply is normally mounted in a hinged, swing-down chassis at the rear of the mainframe or expansion chassis. The power supply should be mounted to provide easy access to adjustment controls, test points, and power switch (see installation drawing $93 D 0275$ in volume 2).

Both the mainframe and expansion chassis are 10.5 inches ( 26.6 cm ) high, 13 inches ( 23 cm ) deep, and 19 inches ( 48.1 cm ) wide. The power supply is 6.0 inches ( 15.2 cm ) high, 10.2 inches ( 26 cm ) deep, and 17.75 inches ( 45 cm ) wide. The standard 33 ASR TTY unit with stand is approximately 33 inches ( 83.5 cm ) high, 19 inches ( 48.1 cm ) deep, and 22 inches ( 55.7 cm ) wide.

The memory expansion chassis must be located directly above or below the mainframe. An expansion chassis containing only peripheral controllers; however, does not have to be located directly adjacent to the mainframe as 1/O expansion cables are available in various lengths up to 20 feet $(6 \mathrm{~m})$. The dc power cable connecting the power supply to the mainframe (or expansion chassis) is 6 feet ( 1.8 m ) in length.

## SECTION 2 <br> PHYSICAL DESCRIPTION

### 2.1 MAINFRAME

The mainframe (part number 01P1035) contains a control panel, a connector panel, and card slots for CPU, memory, internal options, and various peripheral controller cards. A fan is located underneath the left portion of the mainframe (viewed from the front) to provide cooling for the electronic components. All wiring for the circuit cards is contained on a wiring plane located behind the control panel.

### 2.1.1 Control Panel

The molded plastic control panel contains all controls and indicators necessary to operate the computer. The printed circuit display card (part number* 44P0515) mounted behind the panel contains lamps, switches, and associated circuitry for the control indicators. The lamps can be replaced without soldering. As illustrated in figure II-1, the display card connects to the CPU via two flat cables that connect to J27 and J28 on the mainframe backplane.

* The words part number will not precede the number in the remaining text.

The control panel is hinged to the front of the mainframe. To unlatch the panel, push the pushbutton fastener on the left side. The control panel can then be opened to expose the mainframe wiring.

### 2.1.2 Connector Panel

The connector panel (figure II-2) is located at the rear of the mainframe and contains power connector J30 and Teletype connector J31. An optional I/O feature consists of an internal I/O harness assembly (53P0571) that is wired between slot 26 and an optional I/O connector J32. This feature allows the user to connect his own equipment directly to the 620/L I/O lines. Additional connectors can be added to the connector panel for special user requirements.

## CHAPTER II INSTALLATION



VTII-1377
Figure II.1. Nlainframe With Open Panel


VIII-1152
Figure II-2. Mainframe Connector Panel

### 2.1.3 Circuit Cards

The mainframe contains 26 card slots to accommodate circuit cards and circuit-card connectors for expansion cables (refer to figure II-3). Card slot assignments are listed in table II-1.

Except for the memory stack card, the cards are $7 \cdot 3 / 4$-by-12-inches (19.7 $\times 30.3 \mathrm{~cm}$ ), each containing a 122 -pin connector for mounting into the mainframe/backplane connectors. The cards are installed through the rear of the mainframe with the component side on the left (except for the memory stack card for which the component side is on the right). Card slot 18 is normally not wired; however, it can be used for special options (such as memory protection) or peripheral controllers that require an additional slot.

The connectors at both ends of the memory expansion cable consist of printed circuit cards. One circuit card connector plugs into slot 1 of the mainframe, the other into slot 2 of the expansion chassis. The same type of cable is used for 1/O expansion. The 1/O expansion cable plugs into slot 26 of the mainframe and slot 13 of the right half of the expansion chassis (viewed from the front).

## Table II-1. Mainframe Card Slot Assignments

| Card Slot | Part No. | Card Name |
| :---: | :---: | :--- |
| $1^{*}$ | $\ldots$ | Memory expansion connector <br> and memory stack |
| 2 |  | Sense/inhibit |
| 3 | $44 P 0506$ | Driver/sink switch |
| $4^{*}$ | 44 P 0578 | Memory stack |
| 5 | $\ldots$ | Sense/inhibit |
| 6 | $44 P 0506$ | Memory timing control |
| 7 | $44 P 0599$ | Register |
| 8 | $44 P 0592$ | Register |
| 9 | $44 P 0592$ | Register |



## CHAPTER II INSTALLATION

Table II-1. Mainframe Card Slot Assignments (continued)

| Card Slot | Part No. | Card Name |
| :---: | :---: | :---: |
| 10 | 44P0595 | Processor control 1 |
| 11 | 44P0596 | Processor control 2 |
| 12 | 44P0597 | Processor control 3 |
| 13 | 44 P 0593 | Processor control 4 |
| 14 | 44P0594 | Multiply/divide and extended addressing |
| 15 | 44P0598 | Direct memory access and interrupt |
| 16 | 44 P 0237 | Automatic memory enable/ disable, or optional power failure/restart and realtime clock |
| 17 | 44P0013 | Teletype controller |
| 18 | ... | Not wired |
| 19-25 | ... | Peripheral controllers |
| 26 | ... | 1/O expansion connector |

* The memory stack card occupies this card slot space but does not plug into the slot connector; it plugs into a right-angle connector mounted on the sense inhibit card.


### 2.2 EXPANSION CHASSIS

The expansion chassis contains a front panel, a connector panel, and card slots for memory and/or peripheral controller cards. Fans are installed in the bottom of the expansion chassis to provide cooling for the memory cards; one fan for the first 8 K memory, and an additional fan if the chassis contains 16 K or 24 K . No fans are provided in an expansion chassis containing only peripheral controllers.

## CHAPTER II INSTALLATION

The card-slot numbers in the expansion chassis are divided inte two sets of 13. Wher viewed from the rear, the numbers run 1 through 13 from right to left. The circuit cards are installed in the expansion chassis in the same manner as in the mainframe (refer to section 2.1.3).

### 2.2.1 Front Panel

The front panel is blank and mounted on hinges. To unlatch the front panel, press the pushbutton fastener on the left side. "he panel can then be opened to expose the chassis wiring.

### 2.2.2 Connector Panel

The connector panel (figure II.4) is located at the rear of the expansion chassis and contains power connector J 30 which routes power to the expansion memories and peripheral controllers. An optional I/O feature consists of an internal 1/O harness assembly (53P0571) that is wired to the optional I/O connector J32 This feature allows the user to connect his own equipment directly to the 620/L-100 I/O lines. Additional connectors can be added to the connector panel for special user requirements.

### 2.2.3 Memory Expansion

Memory is expanded with 8 K or 4 K slave memory modules which are installed in the expansion chassis. An 8 K slave module is the same as the 8 K master module (in the mainframe) except that it has no timing and control circuit card (44P0599). A 4 K slave module is the same as an 8 K slave module except it has only one sense/inhibit card (44P0599) and one stack card. A mernory buffer card (44P0521) is required for a memory size larger then 8 K .

Computer systems with memory sizes of $12 \mathrm{~K}, 16 \mathrm{~K}, 20 \mathrm{~K}$, or 24 K require an expansion chassis that contains left-half memory-expansion wiring (01P1312). Computer systems with memory sizes of 28 K and 32 K require that the expansion chassis also contain righthalf memory-expansion wiring (01P1314). Table II-2 lists the hardware required in the mainframe and expansion chassis for the various memory sizes. Table II.3 lists the card slot assignments for the expansion chassis memory cards.

## Table II-2. Memory Expansion Hardware

|  | Mainframe |  |  | Expansion Chassis |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hardware | 4K | 8K | 12K | 16K | 20K | 24K | 28K | 32K |
| 4K data module, 01C1065* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timing card, 44P0599 | 1 |  |  |  |  |  |  |  |
| Driver/sink card, 44P0578 | 1 |  | 1 |  | 1 |  | 1 |  |
| Buffer card, 44P0521** |  |  | 1 |  |  |  |  |  |
| Expansion cable, 53P0547\%* |  |  | 1 |  |  |  |  |  |
| Left-half memory expansion, 01P1312** |  |  | 1 |  |  |  |  |  |
| Right-half memory expansion, 01P1314*** |  |  |  |  |  |  | 1 |  |

: A 4K data module consists of one sense inhibit card and one stack card.
** Part of Memory Backplane Option-LH (01P1311)
*: : Part of Memory Backplane Option-RH (01P1313)

## CHAPTER II INSTALLATION

Table II-3. Expansion Memory Card Slot Assignment


* The memory stack card occupies this card slot space but does not plug into the slot connector; it plugs into a right-angle connector mounted on the sense inhibit card.


### 2.2.4 I/O Expansion

An expansion chassis equipped with right-half $1 / 0$ wiring ( $01 \mathrm{Al116)}$ can be used to provide 12 controller card slots. If additional space is required, the chassis can also be equipped with left-half I/O wiring (O1A1117) to provide an additional ten controller card slots.

The standard computer contains drivers and receivers to accommodate ten peripheral controllers. For additional drivers and receivers, a $1 / 0$ buffer card (44P0254) is available and is normally installed in slot 18 of the mainframe. The last card slot must contain an $1 / O$ termination shoe (44P0530) which consists of 150 -ohm resistors connected to +3 volts.

## $2.3 \quad$ POWER SUPPLY

The power supply provides power for the CPU, 32K of memory, and all internal options. The power supply is contained in a standard rack-mountable chassis, normally installed behind or near the mainframe or expansion chassis. A fan at one end of the power supply provides cooling for the electronic components.

The top panel of the power supply (figure II-5) contains test points and adjustment controls for the $+5,-5,+12$, and $\cdot 12$ voltages. The bottom panel of the power supply (figure 11 -6) contains the on-off switch, the ac power cord, and the terminal board that connects to the dc power cable (53P0569). The terminal board pin assignments are as follows:

| Pin | Function |
| :---: | :--- |
| 1 | $115 V$ fan |
| 2 | 115 V fan |
| 3 | AC return |
| 4 | AC out |
| 5 | Relay coil |
| 6 | Relay Return |
| 7 | $+12 V$ |
| 8 | Common |

## CHAPTER II INSTALLATION

| Pin | Function |
| :---: | :--- |
| 9 | Common |
| 10 | $-12 V$ |
| 11 | $+5 V$ |
| 12 | $+5 V$ |
| 13 | $-5 V$ |
| 14 | Data guard |



Figure II-4. Expansion Chassis Connector Panel

## CHAPTER II INSTALLATION



Figure II-5. Power Supply Top Panel


Figure II-6. Power Supply Bottom Panel

## SECTION 3 <br> SYSTEM INTERCONNECTION

### 3.1 MEMORY EXPANSION INTERCONNECTION

As illustrated in figure II. 7 the memory expansion chassis is connected to the mainframe by a short flat cable with a 122 -pin card connector at both ends. The cable (53P0547) plugs into card slot 1 of the mainfrarne and card slot 2 of the expansion chassis. Only one memory expansion chassis is required in each system, and it must be located directly above or below the mainframe.

### 3.2 I/O EXPANSION INTERCONNECTION

The I/O expansion chassis is connected to the mainframe by the type of cable (53P0547) used in memory expansion (refer to figure II-8). However, the cable used for I/O expansion is available in various lengths up to 20 feet ( 6 m ). The cable plugs into card slot 26 of the mainframe and slot 13 of the expansion chassis. An I/O termination shoe card (44P0530) is installed in the last card slot of the expansion chassis.

### 3.3 POWER SUPPLY INTERCONNECTION

The power supply is connected to the mainframe and expansion chassis by a dc power cable (53P0569) as illustrated in figures II-7 and II-8. The power cable is 34 inches long and connects J 30 on the rear of the mainframe or expansion chassis to the terminal board on the power supply. When one power supply provides power for both the mainframe and an expansion chassis (as in the two illustrations), two power cables are connected to the terminal board of the power supply.

### 3.4 TELETYPE INTERCOONNECTION

The Teletype cable (53P0016) is normally 20 feet ( 6 m ) long and connects J31 on the rear of the mainframe to the Teletype unit.

For the model 33 ASR, the cable connects to an S connector labled 2 in the Teletype unit. The S connector location is at the right rear, top row, second connector from the right.


VTII-II56
Figure II-7. Memory Expansion Interconnection

## CHAPTER II

 INSTALLATION

VTI1-1157
Figure (II-8. I/0 Expansion Interconnection

## CHAPTER II INSTALLATION

For models 35 ASR and 35 KSR, the cable is wired directly to a power terminal block in the Teletype unit. The terminal block is located at the right lower rear of the cabinet behind the Teletype print mechanism.

### 3.5 CABLE PIN ASSIGNMENTS

Tables II. 4 through II. 8 list pin assignments for the following system interconnection cables:
a. Memory expansion
b. 1/O expansion
c. DC power
d. 33 ASR Teletype
e. 35 ASR and 35 KSR Teletypes

Table II-4. Memory Expansion Cable Pin Assignments

| Pin | Signal | Pin | Signal | Pin | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GRD | 21 | GRD | 41 | GRD |
| 2 | ... | 22 | L09X + | 42 | W03X - |
| 3 | GRD | 23 | GRD | 43 | GRD |
| 4 | L00X + | 24 | L10X + | 44 | W04X - |
| 5 | GRD | 25 | GRD | 45 | GRD |
| 6 | L01X + | 26 | L11X + | 46 | W05X - |
| 7 | GRD | 27 | GRD | 47 | GRD |
| 8 | L02X + | 28 | L12X + | 48 | W06X - |
| 9 | GRD | 29 | GRD | 49 | GRD |
| 10 | L03X + | 30 | L13X + | 50 | W07X - |
| 11 | GRD | 31 | GRD | 51 | GRD |
| 12 | L04X + | 32 | L14X + | 52 | ... |
| 13 | GRD | 33 | GRD | 53 | GRD |
| 14 | L05X + | 34 | ... | 54 | ... |
| 15 | GRD | 35 | GRD | 55 | GRD |
| 16 | L06X + | 36 | W00x - | 56 | SASX - |
| 17 | GRD | 37 | GRD | 57 | GRD |
| 18 | L07X + | 38 | W01X - | 58 | RXXX - |
| 19 | GRD | 39 | GRD | 59 | GRD |
| 20 | L08X + | 40 | W02X - | 60 | WRTX + |

CHAPTER II INSTALLATION

Table II-4. Memory Expansion Cable Pin Assignment (continued)

| Pin | Signal | Pin | Signal | Pin | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 61 | GRD | 82 | W13X - | 103 | GRD |
| 62 |  | 83 | GRD | 104 | RSTM - |
| 63 | GRD | 84 | W14X - | 105 | GRD |
| 64 | SSL1 - | 85 | GRD | 106 | ... |
| 65 | GRD | $86^{\circ}$ | W15X - | 107 | GRD |
| 66 | SSL2 - | 87 | GRD | 108 | ... |
| 67 | GRD | 88 | MSCE + | 109 | GRD |
| 68 | SSL3- | 89 | GRD | 110 | INHE-1 |
| 69 | GRD | 90 | MSPX + | 111 | GRD |
| 70 | SSL4 - | 91 | GRD | 112 | INHE - 0 |
| 71 | GRD | 92 | WSTX - | 113 | GRD |
| 72 | W08X - | 93 | GRD | 114 | $\cdots$ |
| 73 | GRD | 94 | RWT1 - | 115 | GRD |
| 74 | W09X - | 95 | GRD | 116 | --- |
| 75 | GRD | 96 | FCYX + | 117 | GRD |
| 76 | W10X - | 97 | GRD | 118 | ... |
| 77 | GRD | 98 | TCRX - | 119 | GRD |
| 78 | W11X - | 99 | GRD | 120 | ... |
| 79 | GRD | 100 | RWT2 - | 121 | GRD |
| 80 | W12X - | 101. | GRD | 122 | GRD |
| 81 | GRD | 102 | $\cdots$ |  |  |

## Table II-5. I/O Expansion Cable Pin Assignment

| Pin | Signal | Pin | Signal | Pin | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GRD | 24 | RT06 -- | 47 | IUJX - 1 |
| 2 | EB00-1 | 25 | ... | 48 | GRD |
| 3 | RT01 - | 26 | RT07 - | 49 | TRQX - B |
| 4 | EB01-1 | 27 | FRYX - 1 | 50 | TROX - B |
| 5 | RT02 - | 28 | RT08 - | 51 | RT15 - |
| 6 | EB02-1 | 29 | DRYX - 1 | 52 | BCDX - B |
| 7 | RT03 - | 30 | RT09 - | 53 | RT16 - |
| 8 | EB03-1 | 31 | SERX - I | 54 | CDCX - B |
| 9 | RT04 - | 32 | RT10 - | 55 | RT17 - |
| 10 | EB04-1 | 33 | TPIX - 1 | 56 | DCEX - B |
| 11 | EB05-1 | 34 | RT11 - | 57 | RT18 - |
| 12 | EB06-1 | 35 | TPOX - 1 | 58 | TAKX - B |
| 13 | EB07-1 | 36 | RT12- | 59 | RT19 - |
| 14 | EB08 - 1 | 37 | ... | 60 | DESX - B |
| 15 | EB09-1 | 38 | RT13- | 61.73 | ... |
| 16 | EB10-1 | 39 | ... | 74 | DAG5 |
| 17 | EB11-1 | 40 | RT14 - | 75.99 | ... |
| 18 | EB12-1 | 41 | ... | 100 | GRD |
| 19 | EB13-1 | 42 | ... | 101-115 | ... |
| 20 | EB14-1 | 43 | SYRT - 1 | 116 | $+3 \mathrm{Vdc}$ |
| 21 | EB15-1 | 44 | IUAX - I | 117.121 | $\ldots$ |
| 22 | RT05 - | 45 | IUCX - 1 | 122 | GRD |
| 23 | ... | 46 | IURX - 1 |  |  |

## CHAPTER II INSTALLATION

Table II-6. DC Power Cable Pin Assignment

| Pin | Signal | Pin | Signal | Pin | Signal |
| :---: | :---: | :---: | :--- | :---: | :---: |
| 1 | $\ldots$ | 7 | Relay coil | 13 | -12 V |
| 2 | $\ldots$ | 8 | AC return | 14 | +5 V |
| 3 | AC out | 9 | $\ldots$ | 15 | -5 V |
| 4 | Relay return | 10 | Data guard | 16 | Comnnon |
| 5 | 115 V fan | 11 | $\ldots$ | 17 | Common |
| 6 | 115 V fan | 12 | +12 V |  |  |

Table II.7. 33 ASF Teletype Cable Pin Assignment

| J31 <br> End | Teletype <br> End (P2) | Controller <br> Pin | Signal |
| :---: | :---: | :---: | :--- |
| 1 | 9 | 113 | Return |
| 2 | 6 | 112 | Receive |
| 3 | 8 | 114 | Send |

Table II-8. 35 ASR and $\mathbf{3 5}$ KSR Teletype Cable Pin Assignment

| J31 <br> End | Teletype <br> TB End | Controller <br> Pin | Signal |
| :---: | :---: | :---: | :--- |
| 1 | 4 | 113 | Return |
| 2 | 5 | 112 | Receive |
| 3 | 7 | 114 | Send |

## SECTION 4 <br> SYSTEM INTERRUPT PRIORITY

### 4.1 GENERAL

System interrupt priority is established by the connecting of various computer devices in a priority chain. Devices that can be included in the priority chain are: power failure/ restarts (PF/R), memory protection (MP), real-time clock (RTC), priority interrupt module (PIM), and buffer interlace controller (BIC). Peripheral controllers do not generate interrupt requests; this function is performed with the PIM.

Normally, the priority assignments are wired at the factory before the equipment is delivered; however, a description is presented in this section for the user who wishes to augment or change his system. The interrupt priority assignment is unique for each computer system and specific information concerning each system is included as part of the installation instructions delivered with the equipment.

### 4.2 INTERCONNECTION

Interconnection of devices located in the same chassis is accomplished by connecting the priority-out signal (PRNX-I) of the first priority device to the priority-in signal (PRMX-I) of the next lower-priority device. This process continues until all subsequent priorities within the chassis are assigned. The priority-in signal of the first-priority device is connected to ground.

To establish a priority chain for devices in separate chassis, four priority lines are available in the I/O expansion cable and are wired into the computer as required. The designation and cable pin assignments of the priority lines are as follows:

| Signal | I/O Cable Pin |
| :--- | :---: |
| PR1X -1 | 37 |
| PR2X -1 | 39 |
| PR3X -1 | 41 |
| PR4X -1 | 42 |

## CHAPTER II

## INSTALLATION

Figure 11.9 illustrates typical interrupt priority connections for a computer system containing the PF/R, RTC, and PIM in the mainframe, and two BICs in an expansion chassis.


CHAPTER III OPERATION

## SECTION 1 CONTROL PANEL OPERATION

### 1.1 GENERAL

This section describes the operation of the $620 / L \cdot 100$ control panel switches and indicators (refer to figure III-1).

### 1.2 POWER SWITCH

The power switch is a key-operated switch controlling the application of ac line voltage to the computer power supply. In the OFF position, no ac line voltage is applied to the computer power supply. In the PWR ON position, ac line voltage is applied to the computer power supply which in turn applies dc power to the computer. In the CONSOLE DISABLE position, dc power is applied to the computer; however, all control panel switches are disabled except the power switch itself. Pressing any other switch while the power switch is in CONSOLE DISABLE has no affect. The control panel indicator lights are functional when the power switch is in either the PWR ON or CONSOLE DISABLE position.

The key can be removed from the power switch in any of the three positions. To turn off the computer, place the power switch in the PWR ON position, press the STEP switch. then turn the power switch to OFF.

### 1.3 STEP SWITCH AND INDICATOR

The STEP switch is a momentary, spring.loaded switch. Pressing it when the computer is in run mode causes the computer to halt after execution of the current instruction. Pressing the STEP switch when the computer is halted executes the instruction in the $U$ register.

When the STEP switch is activated, the STEP indicator lights. The STEP indicator goes out when the RUN switch is activated.

### 1.4 RUN SWITCH AND INDICATOR

The RUN switch is a momentary, spring-loaded switch. Pressing it starts the program at the location specified by the $P$ register, after execution of the instruction in the $U$ register.

When the RUN switch is activated, the RUN indicator lights. The RUN indicator goes out when the STEP switch is activated.

### 1.5 REGISTER SWITCHES

The REGISTER switches consist of five toggle switches used to select one of five registers ( $\mathrm{X}, \mathrm{B}, \mathrm{A}, \mathrm{U}$, and P ) for display or entry. A register is selected by pressing down on the appropriate REGISTER SWITCH. Only one register can be selected at a time; selection of two or more registers simultaneously disables the selection logic and the register display.

### 1.6 BIT RESET SWITCH

The BIT RESET switch is a momentary, spring-loaded switch. Pressing it when the computer is in step mode causes all bits of the selected register to be reset and all the register display indicators to go out.

### 1.7 REGISTER ENTRY SWITCHES AND DISPLAY INDICATORS

The 16 indicators across the top of the control panel display the contents of a selected register. Data are entered into registers on the corresponding register entry switches located under the indicators. The indicators and switches are read from left to right, bits 15 to 0 . An illuminated indicator shows that that bit contains a one. For negative data, the sign bit (bit 15) is a one. The indicators and switches are divided into groups of three for ease in reading octal configurations.

### 1.7.1 Register Display

To display the contents of a register, press the STEP switch and press down the REGISTER switch for the desired register. The display indicators light when the register bits are set to one. To remove the display, pull up on the REGISTER switch.

### 1.7.2 Data Or Instruction Entry

To enter data or instructions in a register:
a. Display the contents of the selected register (section 1.7.1).
b. Clear the register by pressing the BIT RESET switch.

# c. Enter ones by pressing the register entry switches corresponding to the bits to be set. For each switch pressed, the associated indicator lights. The register bits are reset by pressing the BIT RESET switch. 

### 1.8 REPEAT SWITCH

The REPEAT switch is a toggle switch that permits manual repetition of an instruction in the $U$ register. With the REPEAT switch in the down position, depressing the STEP switch executes an instruction and advances the P register; however, the contents of the $U$ register are left unchanged. The RE.PEAT switch is disabled when the computer is in run mode.

### 1.9 SENSE SWITCHES

SENSE switches 1 , 2, and 3 (S24, S25, S26) are toggle switches which are activated when placed in the down position. When the computer is operating in either run or step mode, the SENSE switches allow the operator to modify the program and cause the computer to perform special functions. Statements can be included in a program to test the condition of these switches and to vary program execution based on the switch settings. The three SENSE switches produce a logical AND function with bits 6 through 8 of the jump, jump and mark, or execute instruction word; consequently, they can provide various logical branches that are selected from the control console. The SENSE switches permit manual program control whenever SENSE switch jump, jump and mark, or execute instructions (JSS1, JSS2, JSS3, JS1M, JS2M, JS3M, XS1, XS2, and XS3) are performed. The indicated jump and execute operations are performed only if the corresponding SENSE switch is activated.

### 1.10 SYSTEM RESET SWITCH

The SYSTEM RESET switch is a momentary, spring•loaded switch used to initialize and halt the computer and its peripherals. This switch does not clear the registers.

### 1.11 OVFL INDICATOR

The OVFL indicator lights whenever an overflow condition exists.

## SECTION 2 MANUAL OPERATIONS

### 2.1 GENERAL

With the computer in step mode, data or instructions can be manually transferred to or from memory, or stored programs can be manually executed.

Note that the $U$ register contains the instruction being executed, while the $P$ register points to the address of the instruction.

Refer to the 620-100 Reference Handbook (98 A 9905 003) for octal codes of the $620 / \mathrm{L}$ instructions.

### 2.2 LOADING WORDS INTO MEMORY

To load instruction or data words into memory, enter the desired word into the $A, B$, or $X$ register. Enter the appropriate store instruction (STA, STB, or STX) with the desired operand address in the $U$ register. Then press the STEP switch to execute the store operation.

Direct addressing is used if the specified address is located within the first 2.048 (9 through 2,047) memory locations; for memory addresses of 2,048 and above, relative addressing is used.

### 2.3 DISPLAYING CONTENTS OF A MEMORY CELL

To display the contents of any memory cell in the $A, B$, or $X$ register, enter the appropriate load instruction (LDA, LDB, or LDX) with the proper memory address into the $U$ register. Then press the STEP switch to load the selected word into that register. By pressing the appropriate REGISTER switch, the contents of the selected register are displayed on the register display indicators.

## CHAPTER III <br> OPERATION

### 2.4 MANUAL PROGRAM EXECUTION

To manually execute a program stored in memory, enter the starting address of the program into the $P$ register. Clear the $U$ register and press the STEP switch; this loads the first instruction of the program into the $U$ register. By pressing the STEP switch again, the instruction is executed. Pressing the STEP switch repeatedly allows the program to be stepped through one instruction at a time. All operations such as multilevel indirect addressing are performed for each instruction as the STEP switch is activated.

### 2.5 INSTRUCTION REF'EAT

In step mode, the $U$ register contains the next instruction to be executed when the STEP switch is activated. The $P$ register contains the address of the next instruction to be transferred to the $U$ register after the current instruction is executed. In some cases, it is desirable to manually execute an instruction several times. When the STEP switch is pressed with the REPEAT switch activated, $U$ register loading is inhibited although the instruction counter is advanced each time. This mode is particularly useful for loading words into sequential memory addresses or for displaying the contents of sequential memory addresses.

### 2.6 LOADING WORDS INTO SEQUENTIAL MEMORY CELLS

To load a group of sequential memory cells, enter the appropriate store instruction (STA, STB, or STX) into the instruction register with the relative addressing mode* in the M field and the base address in the A fied. Repeated operation of the STEP switch will store the contents of the $A, B$, or $X$ register into sequential memory locations. The word loaded can be changed on each step by entering the desired value into the operation register ( $A$, $B$, or $X$ ) for each step.

### 2.7 DISPLAYING SEQUENTIAL MEMORY CELL CONTENTS

To display the contents of a group of sequential memory cells, enter the appropriate load instruction (LDA, LDB, or LDX) in the $U$ register in the relative addressing mode*, with the base address in the $P$ register, and the $A$ field of the $U$ register equal to zero. The contents of the sequential locations are displayed in the selected operation register each time the STEP switch is activated.

[^0]
## SECTION 3 PRELIMINARY OPERATING PROCEDURES

### 3.1 GENERAL

This section provides preliminary operating procedures to place the computer system in a ready-to-use condition. These procedures consist of the power on, bootstrap loader, and binary load/dump routines. The bootstrap loader and binary load/dump routines must be used when a cold start is required; i.e., when the specific contents of memory are unknown to the operator.

### 3.2 POWER ON ROUTINE

To perform the power on routine:
a. Turn the power switch key to the PWR ON position.
b. Press the SYSTEM RESET switch to initialize the computer control circuits.
c. Clear all registers by momentarily placing each REGISTER switch in the down position and pressing the BIT RESET switch each time.

### 3.3 BOOTSTRAP LOADER ROUTINE

After the power on procedure is complete, the bootstrap loader routine is performed. This routine consists of manually loading several instruction codes into designated memory addresses. To load the bootstrap loader routine:
a. Load instruction 054000 (store A relative to P ) in the U register.
b. Place the REPEAT switch in the down position.
c. Load the starting memory address ( 007756 ) of the bootstrap loader routine into the P register.

## CHAPTER III OPERATION

d. Manually load the instruction codes of the bootstrap loader routine into the $A$ register. As each instruction is loaded, press the STEP switch. This causes the computer to load the $A$ register contents into the address specified by the $P$ register, which is incremented by one after each instruction is loaded.

Bootstrap loader routine instructions (BLD II) are:

|  | Paper Tape <br> Reader Code | TTY Code | Mnemomic |
| :--- | :--- | :--- | :--- |
| 007756 | 102637 | 102601 | CIB |
| 007757 | 004011 | 004011 | ASLB |
| 007760 | 004041 | 004041 | LRLB |
| 007761 | 004446 | 004446 | LLRL |
| 007762 | 001020 | 001020 | JBZ |
| 007763 | 007772 | 007772 | Memory address |
| 007764 | 055000 | 055000 | STA |
| 007765 | 001010 | 001010 | JAZ |
| 007766 | $007000 *$ | $007000^{*}$ | Memory address |
| 007767 | 005144 | 005144 | IXR |
| 007770 | 005101 | 005101 | INCR |
| 007771 | 100537 | 102601 | CIB |
| 007772 | 101537 | 101201 | SEN |
| 007773 | 007756 | 007756 | Memory address |
| 007774 | 001000 | 001000 | JMP |
| 007775 | 007772 | 007772 | Memory address |

* Data to be 07600 for use with Maintain II.

To determine that the bootstrap loader is correctly loaded, perform the following:
a. Initialize the computer by pressing the SYSTEM RESET switch.
b. Clear all registers by momentarily placing each REGISTER switch in the down position and pressing the BIT RESET switch each time.
c. Load instruction 014000 (load A relative to $P$ ) into the $U$ register.
d. Load the starting memory address (007756) in the $P$ register, keeping the REPEAT switch in the down position.
e. Select the A register and press the STEP switch. The contents of each memory address are displayed sequentially each time the STEP switch is pressed.
f. If an error is found, reload the erroneous instruction codes into memory.

## NOTE

The P register error message is always the error address plus one.

### 3.4 BINARY LOAD/DUMP (BLD II)

The binary load/dump program (BLD II) allows the user to load object programs from a high-speed paper tape reader or a Teletype paper-tape reader, or to punch the binary contents of memory on paper tape in a reloadable format.

BLD II (part number 92A1007-001) is on paper tape in two sections: a binary load section and a binary dump section. The binary load section is in a special format to allow loading of a program tape via the bootstrap loader routine. After the binary load section is placed in memory, control transfers to it and it then loads the binary dump section. The binary dump section allows a program stored in memory to be punched on paper tape in standard binary format.

### 3.4.1 Location of BLD II

Once loaded into memory, BLD II relocates itself into the upper part of the highest 4 K memory module unless the operator specifies a different 4 K memory module.

Initially, BLD II occupies addresses 07000 to 07755 . By residing in these locations, it does not interfere with the bootstrap loader occupying addresses 07756 to 07776 . Immediately after loading, BLD II relocates to occupy addresses $0 \times 7000$ through $0 \times 7755 . \times$ denotes the 4 K memory module in which BLD II relocated as follows:

## CHAPTER III

## OPERATION

| $\mathbf{x}=$ | Memory Module |
| :--- | ---: |
| 0 | 4 K |
| 1 | 8 K |
| 2 | 12 K |
| 3 | 16 K |
| 4 | 20 K |
| 5 | 24 K |
| 6 | 28 K |
| 7 | 32 K |

Entry to BLD II to read object tapes is always 0x7600, and entry to punch object tapes is $0 \times 7404$.

### 3.4.2 Options Prior To Loading

The operator has four options prior to loading the BLD II tape.
a. No SENSE switches set: The program accepts input from the devices specified in the entered bootstrap routine and stores the program in the highest 4 K memory module. After reading the program in, the computer halts with the $P$ register set to the entry address ( $0 \times 7600$ ) and the $\mathrm{A}, \mathrm{B}$, and X registers cleared.
b. SENSE switch 1 set: This allows the operator to select any 4 K memory module in which the program is to operate. After reading the program in, the computer halts with the P register set to 07013 . The operator must enter in the A register a number ( 0 through 7) specifying the memory module in which the program is to reside. By pressing RUN, the operator initiates the relocation and the computer halts as in item a above.
c. SENSE switch 2 set: This adjusts the loader to accept high-speed paper tape reader input and adjusts the dump routine for TTY punch output.
d. SENSE switch 3 set: This allows the operator to splice an object program to the BLD II program tape, load the BLD II program and the object program and execute the object program vithout further intervention.

### 3.4.3 Object Program Loading Options

BLD II establishes the input reader (TTY or high-speed paper tape) and the output punch devices by interrogating the bootstrap loader. For this reason, BLD II is adjusted to accept object program tapes from only the reader specified by the bootstrap routine.

However, setting SENSE switch 2 prior to loading BLD II adjusts the program for high speed paper tape reader input and TTY punch output regardless of the bootstrap-routinespecified I/O devices.

### 3.4.4 Punching Tapes of Memory Contents

To punch a tape from memory to the high-speed paper tape punch, SENSE switch 2 must not be set when BLD II is entered. To punch a tape from memory to the TTY punch, SENSE switch 2 must be set when BLD II is entered. The operator can specify that tapes be punched in binary format to load using the binary loader, or punch the binary loader in bootstrap-loadable format.

To punch a tape in binary format:
a. Set the $P$ register to $0 \times 7404$.
b. Set the A register to the address of the first word to be punched.
c. Set the B register to the address of the last word to be punched.
d. Set the X register to the execution address.

To punch the BLD II in a bootstrap-loadable format, set the $P$ register to $0 \times 7400$.

### 3.4.5 Loading BLD II

a. Enter the bootstrap Icader.
b. Clear the $U$ register.
c. Set the P register to 00777 C .
d. Set the $X$ register to 007000 .
e. Set SENSE switches, if required (section 3.4.2).
f. Turn on the paper tape reader (for the 33 ASR or 35 TTY, turn control knob to LOCAL and press the CRTL, D, T, and Q keys, then place control knob to LINE).
g. Position the BLD II tape in reader with the first data frame after the eight-level punches under the high-speed reader head or with the first character under the reading station of the TTY reader (place the TTY reader control switch to STOP).
h. Press RUN switch. Load is complete when the computer changes to step mode. For TTY, place reader control switch to RUN (START).
i. If SENSE switch 1 is set (section 3.4.2), reset SENSE switch 1 and clear the $A$ register.
j. Enter in the A register the appropriate octal value to relocate BLD II, if applicable. Press RUN.
k. The computer will halt in step mode with the $P$ register containing $0 \times 7600$ unless SENSE switch 3 was set. With SENSE switch 3 set, the computer will load and execute the object program.
I. Remove the BLD II program tape and reset SENSE switch 2, if applicable.

### 3.4.6 Loading The Object Program Tape

Object program tapes can be loaded immediately after BLD II because the $P$ register is set to the load starting address ( $0 \times 7600$ ). For all subsequent loadings, assure that $P$ is set to $0 \times 7600$.

### 3.4.6.1 VERIFICATION

To ensure that an object tape contains no errors before loading into core memory, BLD II has an option that performs only check-sum error-checking. To use this option:
a. Turn on the reader and position the object tape in the reader.
b. Enter 0100000 in the A register. Set the P register to $0 \times 7600$.
c. Clear the U register.
d. Press RUN.
e. Verification with no errors is indicated by the computer halting with:
$P$ register $=0 \times 7600$
A register $=100000$
$B$ register $=000000$
X register $=$ execution address
f. Verification with a check-sum error is indicated by the computer halting with:
$P$ register $=0 \times 7600$
A register $=100000$
$B$ register $=177777$
$X$ register $=$ load address of last correct address read.

## CHAPTER III OPERATION

g. To retry the check-sum error record, reposition the object program tape at the previous visual aid and press RUN. If a check-sum error is read again, check each character in the record. An error has been made in punching or the tape may be slightly torn.

### 3.4.6.2 LOAD PROGRAM AND HALT

To load the object program and halt:
a. Turn on the reader and position the object tape in the reader.
b. Clear the $A, X$, and $U$ registers.
c. Set the $P$ register to $0 \times 7600$.
d. Press RUN.
e. Correct loading will be indicated by:
$P$ register $=0 \times 7600$
A register $=000000$
B Register $=000000$
$X$ register $=$ program execution address
f. A check-sum error is indicated by the same conditions as in section 3.4.6.1, step f.

### 3.4.6.3 LOAD AND EXECUTE FROGRAM

Programs can be loaded and executec using the steps in section 3.4.6.2 except, in step b, set the A register to 000001 (any positive number).

### 3.4.7 Punching Program Tapes

With BLD II loaded and the paper tape punch on, areas of memory can be punched in object-tape-loadable format.
a. Set the A register to the beginning address of the area to be punched.
b. Set the B register to the last address to be punched.
c. Set the $X$ register to the address of the next instruction to be executed; or, if noncontiguous memory areas are to be punched, set the $X$ register to 1 (177777).
d. Set the P register to $0 \times 7404$.
e. Clear the $U$ register.
f. Press SYSTEM RESET and RUN.
g. Tape will be punched and the computer halts with registers unaltered. If additional areas are to be punched, perform steps a through fabove, eitering the new areas in the $A$ and $B$ registers. Prior to punching the last area, set the $X$ register to the execution address.

## CHAPTER IV

CENTRAL PROCESSING UNIT

## SECTION 1 <br> FUNCTIONAL DESCRIPTION

### 1.1 GENERAL

The circuits of the CPU are contained on eight circuit cards consisting of three register cards, four processor control cards, and the AMED circuit card. The names and part numbers of these circuit cards are:

| Register cards (3) | 44 P 0592 |
| :--- | :--- |
| Processor control 1 | 44 P 0595 |
| Processor control 2 | 44 P 0596 |
| Processor control 3 | 44 P 0597 |
| Processor control 4 | 44 P 0593 |
| AMED | 44 P 0237 |

### 1.2 DESIGN FEATURES

The CPU incorporates two design features which provide wiring simplicity and simplified troubleshooting operations: the " bit-slice" design concept in the structural organization of the gating and storage elements, and the transmission bus technique for data transfers.

### 1.2.1 Bit Slice

Each of the three register cards (44P0592) contains circuits for six bits of all registers (except the L and S registers). Circuits for bits 0 through 5 are on card (44P0592) in mainframe card slot 7, bits 6 through 11 are in card slot 8, and bits 12 through 15 are in card slot 9 . The last two bits in card slot 9 are not wired to the mainframe backplane. The (44P0592) cards are, therefore, interchangeable which simplifies troubleshooting operations by allowing a malfunctioning bit slice to be isolated without regard to the failure of a specific functional area.

## CHAPTER IV

CENTRAL PROCESSING UNIT

### 1.2.2 Transmission Bus

A transmission bus technique is emplayed throughout the CPU. The term bus, as used in this manual, refers to any group of parallel signal paths. This may be any part or combination of the following:
a. Circuit paths on a printed circuit board (or group of boards) which carry the same parallel bits of data words or related control signals.
b. An entire wire harness assembly (or a group of wires in such an assembly) which carries parallel bits of data words or related control signals.
c. An entire cable (or a group of wires in a cable) which carries parallel bits of data words or related control signals.
d. A group of jumper wires or patch cords which carry parallel bits of data words or related control signals.

### 1.3 FUNCTIONAL ELENIENTS

A block diagram of the CPU is preserited in figure IV-1. The CPU contains the following functional elements.
a. Timing and control
b. Arithmetic/logic
c. Operation registers
d. Controls and indicators
e. Input/output


CHAPTER IV
CENTRAL PROCESSING UNIT

## CHAPTER IV CENTRAL PROCESSING UNIT

### 1.3.1 Timing and Control

The timing and control section provides timing for all computer functions, and buffers and decodes program instructions to coordinate timing and control sequences.

### 1.3.2 Arithmetic/Logic Se:ction

The arithmetic/logic section contains the circuitry required for data manipulation under supervision of the timing and control section.

### 1.3.3 Operation Register Section

The operation register section includes the $\mathrm{A}, \mathrm{B}, \mathrm{X}$, and P registers. All operation registers are full-length. The $A, B$, and $X$ registers are directly accessible to the computer programmer, while the contents of the P register are available to the programmer through instructions which modify the program sequence (basically, jumps). The $A$ and $B$ registers comprise the computer accumulator, the $X$ register serves as an indexing register for operand addresses, and the P register holds the address of the next instruction to be executed. The $P$ register is incremented before the present instruction is executed. The $A$ regisier is the accumulator, storing the results of logical and addition/subtraction operations. During multiplication and division, the A register forms the upper half of the accumulator storing the most significant half of the double-length product in multiplication and the remainder in division. The B register forms the lower half of the accumulator, storing the least significant half of the double-length product in multiplication and the quotient in division. Both the A and B registers may be used for input/output transfers under prograin control. The B register may also be used for indexed address modifications, if desired. Using the B or X register for address modifications adds no time to instruction execution.

### 1.3.4 Controls and Indicators

The control panel circuits and indicators with their associated circuits are contained on the display card (44P0515). The contents of the operation registers and instruction register can be routed from the $C$ bus and displayed on the control panel. Conversely, data signals from the control panel register-entry switches can be loaded into a selected operation register via the A and C buses.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

### 1.4 PROGRAMMED I/O OPERATIONS

The computer communicates with peripheral devices on a 16 -bit parallel word $1: 0$ bus. Each information transfer occurs under the control of a stored program. Information exchanges with peripheral devices are synchronized by peripheral controllers; a controller can control one or more similar peripheral devices. Each controller and the device(s) it controls comprise a peripheral device option.

Four types of I/O operations can be performed under program control:
a. External Control. An external control code is transmitted under program control from the computer to a peripheral controller.
b. Program Sense. The status of a selected peripheral controller sense line is interrogated by the computer under program control.
c. Single-Word Input Transfer. A single word of data is transferred under program control from a peripheral controller to the A register, B register, or any location in memory.
d. Single-Word Output Transfer. A single word of data is transferred under program control to a peripheral controller from the A register, B register, or any location in memory.

### 1.4.1 I/O Bus Signal Interface

The computer can communicate directly with all peripheral devices under program control. The computer initiates operation of a peripheral device by transmitting an external control code and a proper device address to the selected controller via the 10 bus. The computer first determines when a device is ready to send or receive information by interrogating its associated sense line. The device is then requested to place a word of data on the I/O bus during a computer input transfer or to accept a word of data placed on the bus by the computer during an output transfer.

The standard I/O bus consists of the E bus and five I/O control lines: FRYX-I, DRYX.I. SERX-I, IUAX-I, and SYRT-I.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

### 1.4.1.1 E BUS (EBOO-I THROUGH EB17-1)

The E bus is a 16 -bit, parallel, bidirectional I/O channel used to transmit control codes, device addresses, and data from the computer to the peripheral devices. In turn, the bus is used by the options to transmit data to the computer. Ten drivers and ten receivers may be connected to each line. An E bus signal is logically true when it is at OV dc and logically false when it is at +3 V dc. A typical E bus configuration is shown in figure IV-2

### 1.4.1.2 FRYX-I

Signal FRYX-I is generated by the cornputer to indicate that the computer has placed a device address and a control code on the $E$ bus. Each peripheral controller examines the device address, and upon the true-to-false transition of FRYX-I, the addressed device responds to the control code. FRYX-I is logically true at 0 V dc and logically false at +3 V dc. Ten receivers may be connected to the line. A typical FRYX.I line configuration is shown in figure IV.3.

### 1.4.1.3 DRYX-I

Signal DRYX.I is generated by the computer. During an output data transfer, DRYX'I indicales that the compuler has placed data on the E bus and that the peripheral device previously addressed should strobe the data into its input buffer. During an input data transfer, DRYX.I indicates that the computer has accepted the data placed on the E bus by the peripheral device, and that, following the true-to-false transition of DRYX.I, the device should remove the data. DRYX 11 is logically true at 0 V dc and logically false at +3 V dc. Ten receivers may be connected to the line. A typical DRYX-I line configuration is shown in figure IV-3.

### 1.4.1.4 IUAX-I

Signal IUAX.I is generated by the computer to acknowledge that either a DMA access or interrupt operation is in progress. Each peripheral device controller uses IUAX.I to inhibit normal device address decoding. In a basic I/O interface, without the DMA option, IUAX-I is held false ( $+3 \mathrm{~V} d \mathrm{~d}$ ). Ten receivers may be connected to the line. A typical IUAX.I line configuration is shown in figure IV-3.


Figure IV-2. Typical E Bus Line Configuration

## CHAPTER IV

## CENTRAL PROCESSING UNIT


*IUCX-I AND IUJX-I ARE USED WITH THE DMA/I CIRCUITS

Figure IV.3. Typical Control Signal From the CPU to the Controller

### 1.4.1.5 SYRT-I

Signal SYRT-I is used to initialize each peripheral device controller connected to the 1/O bus. SYRT-I becomes true when the SYSTEM RESET switch on the control panel is pressed. SYRT-I is logically true at $O \mathrm{~V} \mathrm{dc}$ and logically false at +3 V dc. Ten receivers may be connected to the line. A typical SYRT-! line configuration is shown in figure IV.3.

### 1.4.1.6 SERX-I

During the execution of a program Sense (SEN) instruction, the computer places a function code and a device address on the E bus. The addressed controller is instructed to indicate the status of the specific device condition identified by the function code. If the specified condition is true, the controller responds by setting the SERX-I line true. If the condition is false, SERX.I is left false. SERX-I is logically true at OV dc and logically false at +3 V dc. Ten drivers may be connected to the line. A typical SERX-I line configuration is shown in figure IV-4.

### 1.4.2 I/O Instructions

The basic computer provides four types of I/O instructions for program control of peripheral devices connected to the I/O bus:
a. External control
b. Program sense
c. Single-word input transfer
d. Single-word output transfer

Table IV-1 summarizes E bus and control signals used during these instructions. The E bus signals used for the execution of each command are shown in table IV-2. These tables appear at the end of this section. The following paragraphs describe the operations associated with each instruction type and the manner in which the I/O bus signals are used.

## CHAPTER IV

 CENTRAL PROCESSING UNIT

* TPIX-I, TPOX-I, AND IURX-I ARE USED WITH DMA'I CIRCUITS

Figure IV.4. Typical Control Signal to the CPU From the Controllers

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

### 1.4.2.1 EXTERNAL CONTROL

The External Control (EXC) instruction is used to initiate a specific mode of operation in a peripheral device. An example is the use of an EXC instruction to cause a magnetic tape transport to advance the tape one record. The EXC instruction word format is shown below, where YY contains the device address and X contains the function code.


EXC causes the function codes and device address portions of the instruction word to be placed on the E bus. EXC I/O timing is shown in figure IV-5. Signal lines EB00-I through EB05.I indicate the device address; EB06.I through EB08-I indicate the function code. EBIII is held true, indicating that an EXC function is being performed. The device controller decodes the binary function code, and, following the true-to-false transition of FRYX-I, initiates the specified mode of operation in the addressed device. During the execution of EXC, no data are exchanged between the computer and the device controller and no response signal is expected from the controller.

When additional function codes are required, the extended EXC instruction (instruction code 104) can be used. This command is identical to the normal EXC instruction (instruction code 100) in timing and function, but it is identified by EB15-I instead of EB11-I as shown in tables IV-1 and IV-2.

Figure IV. 6 shows typical implementation of the logic required in a peripheral controller to receive, decode, and perform an EXC instruction.

### 1.4.2.2 PROGRAM SENSE

The program Sense (SEN) instruction is used to test the status of a specific device condition, and, if a true condition is detected, execute a program jump. If a false condition is detected, the next instruction in sequence is executed. An example of SEN instruction usage is a test to determine if a magnetic tape transport is rewinding.

## CHAPTER IV

## CENTRAL PROCESSING UNIT



Figure IV-5. External Control Timing


VTII.0377
Figure IV-6. Typical Peripheral Controller Logic: EXC Instruction

## CHAPTER IV CENTRAL PROCESSING UNIT

The SEN instruction format is shown below, where YY contains the device address and X contains the function code which defines the specific condition to be tested.


The SEN instruction causes the function code and device address portions of the instruction word to be placed on the E bus. The SEN I/O timing is shown in figure IV-7. Signal lines EB00-I through EB05-I indicate the device address. EB12.I is held true to indicate that a SEN instruction is in progress.

Figure IV- 8 shows typical implementation of the logic required in a peripheral controller to receive, decode, and respond to a SEN instruction. Note that the device address (usually ANDed with IUAX-1) can be used directly to enable the sense line response (SERX-I). EB12-I need not be used to enable SERXII, since the computer samples the SERX.I line only when a SEN instruction is executed.

### 1.4.2.3 SINGLE-WORD INPUT TRANSFER

Five instructions provide a single-word input transfer:
a. Input to A register (INA)*
b. Input to B register (INB)*
c. Input to memory (IME)
d. Clear and input to A register (CIA)
e. Clear and input to $B$ register (CIB)

* Inclusive-OR of the data lines and the specified register contents.

$T_{0}$ is the start of the execute phase of the sense instruction.
Logic levels: true $=O V d c$,
false $=+3 V d c$.
= time when signal is settling.
* SERX-I is normally on at $\mathrm{T}_{270}$; it must be on by $\mathrm{T}_{410}$.

Figure IV-7. Sense Response Timing

```
CHAPTER IV
CENTRAL PROCESSING UNIT
```



Figure IV-8. Typical Peripheral Controller Logic: SEN Instruction

The instruction word format for INA, INB, CIA, and CIB is shown below, where YY contains the device address and $X$ defines each individual instruction.

The instruction word format for IME includes a second word that specifies the input data word destination.

```
15
------10----- ----2------0--------------------------
0 ----------------DATA ADDRESS-------------------------
```

Execution of any one of the five single-word input transfer instructions produces the same sequence of operations on the I/O bus. Consequently, in responding to the bus signals, a peripheral device controller makes no distinction between the input transfer instructions.

Execution of an input transfer instruction is a two-phase operation. The first phase selects the peripheral device controller that will participate in the second-phase data transfer. The transfer timing is shown in figure IV.9. The first phase is initiated by the computer, which places the device address on E bus lines EB00.I through EB05-I. EB13-I is held true during this phase to indicate that an input transfer instruction is in progress. Since the $E$ bus is time-shared, a flip-flop in the peripheral controller for the selected device is set to indicate that the controller was selected and that data are to be transferred to the computer. This flip-flop, Data Transfer In (DTIX + ), is set at the true-to-false transition (trailing edge) of FRYX-I (if the controller controls more than one device, an additional flip-flop for each device is required to identify the selected device). As the computer removes the device address and control code information, the selected controller uses DTIX + to enable the input data onto the E bus. The controller must enable data from the selected device onto the bus no later than 480 nanoseconds after the trailing edge of FRYX-I to strobe the input data. The controller uses the trailing edge of DRYX-I to reset DTIX + ; thus removing the input data from the E bus.

## CHAPTER IV

## CENTRAL PROCESSING UNIT

When the computer is transferring $1 / O$ data under program control, the transfers must be synchronized with the communicating peripheral controller. This synchronization is accomplished by sampling the state of the controller for a ready condition by issuing SEN prior to the data transfer instruction.

Figure IV-10 shows typical implementation of the logic required in a peripheral controller to perform an input data transfer.

### 1.4.2.4 SINGLE.WORD OUTPUT TRANSFER

There are three single-word output instructions:
a. Output from A register (OAR)
b. Output from B register (OBR)
c. Output from memory (OME)

The instruction word format for OAR and OBR is shown below, where YY contains the device address and $X$ distinguishes between the two instructions.

| 15 | 14 | 13 | 12 | 1 | 1 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This instruction word format for OME includes a second word that specifies the output data word source location.



$T_{0}$ is the start of the execute phase of the data transfer in instruction.
Logic levels: true $=0 \mathrm{Vdc}$,

$$
\text { false }=+3 V \mathrm{dc} .
$$

$=$ time when signal is settling.

* $\mathrm{EB}(\mathrm{n})-\mathrm{I}$ (input data) must be off by $\mathrm{T}_{1600}$

Figure IV-9. Data Transfer-In Timing


## CHAPTER IV <br> CENTRAL PROCESSING UNIT

The sequence of signals placed on the $1 / 0$ bus is the same for each of the three output instructions, and the participating peripheral controller makes no distinction between the output instructions.

The execution of an output instruction is a two phase operation similar to that described for an input instruction. The first phase selects the peripheral device which will participate in the second-phase data transfer. The transfer timing is shown in figure IV 11. The first phase is initiated by the computer, which places the device address on $E$ bus lines EB00-I through EB05-I. EB14-I is held true during this phase to indicate that an output transfer instruction is being executed. A flip flop, Data Transfer Out (DTOX + ), in the controller for the selected device is set at the trailing edge of FRYX-I (if the controller controls more than one device, an additional flip-flop for each device is required to identify the selected device). Following FRYX-I, the computer removes the device address and control code, and places the output data on the E bus lines. DTOX + is used by the controller to gate the contents of the $E$ bus into an input buffer at the trailing edge of DRYX-I. The trailing edge of DRYX-I is also used to reset DTOX + .

When the computer is transferring I/O data under program control, the transfers must be synchronized with the communicating peripheral controller. This synchronization is accomplished by sampling the state of the controller for a ready condition by issuing a SEN instruction prior to the data transfer instruction.

Figure IV- 12 shows typical implementation of the logic required in a peripheral controller to perform an output data transfer.

### 1.4.3 Device Address Codes

Device address codes have been assigned to the standard peripheral devices, as shown in table IV.3. All device address codes are in the range 00 to 77. Each peripheral device belongs to a class, according to its function; each class is assigned a block of codes, and specific code assignments are given to devices in that class.

## CHAPTER IV

 CENTRAL PROCESSING UNIT

Figure IV-11. Data Transfer-Out Timing


CHAPTER IV
CENTRAL PROCESSING UNIT


Table IV-1. E Bus and I/O Control Signals (continued)


[^1]
## CHAPTER IV

CENTRAL PROCESSING UNIT

Table IV-2. E Bus Signals

| Signal | EXC | SEN | INE | IAR | IBR | OME | OAR | OBR | EXC2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EB15-I | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| EB14-1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| EB13-1 | 0 | 0 | 1. | 1 | 1 | 0 | 0 | 0 | 0 |
| EB12-I | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| EB11-I | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| EB10.1 |  |  |  |  |  |  |  |  |  |
| EB09-I | Unused |  |  |  |  |  |  |  |  |
| EB08.1 | Unused |  | 0 | * | * | 0 | Unused |  |  |
| EB07-I | Function code |  | 0 | 0 | 1 | 0 | 0 | 1 | Function code |
| EB06.I | Function code |  | 0 | 1 | 0 | 0 | 1 | 0 | Function code |
| $\begin{aligned} & \text { EB05-I to } \\ & \text { EB01-1 } \end{aligned}$ | Device Address (00.63) |  |  |  |  |  |  |  |  |

* If EB08-I is true, the selected register in the computer is cleared before input. If EB08-I is false, the selected register is not cleared. The result after input is the logical-OR of the original register and the input signals.


## NOTE

Bits EB06.I through EB08.I are ignored by the I/O controller during data transfers.

## Table IV-3. Standard Device Address Codes

| Octal Class Codes | Assigned <br> Octal <br> Addresses | Peripheral or Internal Options |
| :---: | :---: | :---: |
| 00.07 | 01.07 | Teletype controller (620.06 through -08) |
| 10.17 | $\begin{aligned} & 10-13 \\ & 14 \end{aligned}$ | Magnetic tape controller ( $620-30,-31$ ) Fixed-head rotating memory (620-38, -42 through -49 |
|  | $\begin{aligned} & 15 \\ & 16,17 \end{aligned}$ | Movable-head rotating memory (620.40, .41) <br> Movable-head rotating memory (620-39) (620-37) |
| 20-27 | $\begin{aligned} & 20,21 \\ & 22,23 \\ & 24,25 \\ & 26,27 \end{aligned}$ | First buffer interlace controller (620-20) Second buffer interlace controller Third buffer interlace controller Fourth buffer interlace controller |
| 30.37 | $\begin{aligned} & 30 \\ & 31 \\ & 32 \\ & 33 \\ & 34 \\ & 35,36 \\ & 37 \end{aligned}$ | Card reader (620-25) <br> Card punch (620-27) <br> Digital plotter (620-72) <br> Electrostatic plotter <br> Second paper tape system <br> Line printer (620-77) <br> First paper tape system (620-50 through 55) |
| 40.47 | $\begin{aligned} & 40 \cdot 43,46 \\ & 44 \\ & 45 \\ & 47 \end{aligned}$ | Priority interrupt module (620-16) <br> All PIM enable/disable <br> Memory protection (620.05) (620/L-05) <br> Real-time clock (620-13) (620/i 1-13) |

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

| Octal <br> Class <br> Codes | Assigned <br> Octal <br> Addresses | Peripheral or Internal Options |
| :---: | :---: | :---: |
| 50.57 | 50-53 | Special application |
|  | 54-57 | Analog system (620-850/870) |
| 60.67 | 60.67 | Digital I/O (620-81), Buffered I/O (620-80) |
| 70-77 | 70.73 | Communications controller (620.60, .61, .65, -66, .68) |
|  | 74.77 | Relay 1/O (620-83) |

# CHAPTER IV <br> CENTRAL PROCESSING UNIT 

## SECTION 2 THEORY OF OPERATION

### 2.1 GENERAL

The theory of operation for the CPU is divided into the following sections: timing and control logic, decoding logic, arithmetic and logical section, registers, memory interface, and typical operating sequences. Logic diagrams of the CPU circuit cards should be referred to during the theory of operation; the document numbers for the logic diagrams are:

| Part Number | Logic Diagram |
| :---: | :---: |
| 44 P 0592 | $91 D 0356$ |
| 44 P 0508 | $91 D 0359$ |
| 44 P 0596 | $91 D 0360$ |
| 44 P 0597 | $91 D 0361$ |
| 44 P 0593 | $91 D 0357$ |

### 2.2 TIMING AND CONTROL

All operations performed by the CPU are controlled by the timing logic generated in the timing and control section. Basic timing signals are derived from a master clock circuit located on processor control card 4 (44P0593). The master clock is generated by a crystalcontrolled oscillator operating at a frequency of 4.211 MHz which is counted down and passed through a pulse-width-adjustable one-shot to produce a continuous train of pulses typically 56 nanoseconds wide and spaced 450 nanoseconds apart. This output(MCLX + ) generates the various clock signals shown in figure IV-13.

The CPU has a basic machine cycle of 950 nanoseconds. A full memory cycle (read/ restore or clear/write) is performed within this period, except for special cases described in subsequent sections. All operations performed by the computer are accomplished in some multiple of the master clock timing cycle. During execution of various instructions, up to four suboperations can be performed during the basic machine cycle of 950 nanoseconds.


Functions performed by the CPU are divided into two basic phases:
a. Execute phase, the operation upon words read from memory or the storing of words into memory.
b. Address phase, the transfer of instructions or operand addresses into memory.

These phases are related to the basic clocks as described in table IV-4. Timing of the basic clocks and the two basic phases can be determined by referring to figure IV-13.

Table IV-4. Timing Signals

| Signal | Description |
| :---: | :---: |
| Master Clock (MCLX + ) | Basic 4.211-MHz crystal-controlled timing signal for the entire system. |
| Phase Clock (PHCX + ) | 2.105. MHz timing signal derived from, and in phase with, the master clock. This clock is used to time the address and execute phases. |
| Execute Phase $(E P H X+)$ | Timing signal synchronous with the read or clear half cycle of memory. This signal is used to time all transfers of data to and from memory, and the execution of instructions. |
| Address Phase (EPHX - ) | Timing signal synchronous with the restore or write half cycle of memory. This signal is used to time all transfers of instruction and operand addresses to memory. |
| Clock. 1 ' $(C L 1 X+)$ | Timing signal used to initiate a memory cycle and all operations synchronous with the start of a memory cycle. |

## CHAPTER IV

CENTRAL PROCESSING UNIT

## Table IV-4. Timing Signals (continued)

## Signal

Clock 2
(CL2X + )

## Description

Timing signal used to initiate all operations synchronous with the start of a memory write or restore half cycle.

### 2.2.1 Sequence Control

The basic clocks generated from the master clock are used to time three operating sequences: instruction cycle, address cycle, and operand cycle. All operations performed by the computer are timed by one or more of these sequences.

### 2.2.1.1 INSTRUCTION CYCLE (ICYX + )

During this cycle, the next instruction to be executed is read from memory and transferred to the instruction register ( $U$ register) in the control section. The instruction cycle period is equal to a complete memory cycle ( 950 nanoseconds) and consists of two phases: instruction execute (IEPX + ) and instruction address (IAPX + ). These phases are synchronous with the execute and basic address phases (EPHX + and EPHX-), respectively. During the first half of the instruction cycle, the execute phase, which is an operation specified by a previous instruction word, is performed (e.g., add, load operation register, etc.). although this phase is normally 475 nanoseconds, it may be extended by a clock modifier. Such phase timing modification is explained in section 2.2.2.

### 2.2.1.2 ADDRESS CYCLE (ACYX+)

The 950 -nanosecond address cycle is synchronous with the basic memory cycle. When a single-word instruction indirectly addresses an operand, the instruction specifies the location of an address word in the memory. The same is true for double-word instructions where the second word is an address (e.g., jump instructions). This address word can contain the location of the operand, or another indirect address.

During the first half of the address cycle, the address word is read from memory and transferred to the R register. During the second half, bit 15 is examined to determine whether the next word accessed will be another indirect address or an operand. Several address cycles can be performed between instruction and operand cycles.

During the instruction address phase, the location of a word in memory (if specified by the current instruction in the U register) is generated and transferred to the memory L register. Generation of the address can involve modification of a basic address contained in the instruction (e.g., indexing, relative addressing, etc.).

### 2.2.1.3 OPERAND CYCLE (OCYX + )

This 950 -nanosecond cycle follows the instruction cycle, unless the final operand is indirectly addressed, in which case, the operand cycle follows the address cycle. After the previous two cycles have determined that the data referenced in the current instruction is an operand and not an indirect address, the operand is either read from memory and stored in the R register or is transferred from the computer to the W register and stored in the memory.

### 2.2.2 Clock Modifiers

The execute or address phase can be modified by certain program instructions or by signals received from devices external to the computer. The conditions under which the clocks are modified are:
a. Shift. During shifting operations with words contained in the A or B ragister, $\mathrm{EPHX}+$ is extended by the number of master clock periods (237.5 nanoseconds) equal to the specified number of shifts.
b. Interrupt. When an external interrupt is received, EPHX. is extended 475 nanoseconds to accommodate delays in receiving the interrupt address from the external device.
c. Trap. When a buffer interlace controller (BIC) requests a transfer to or from memory, EPHX- is extended 1.66 microseconds to permit the execution of the full trap sequence (routing of address and data from the external device).
d. Halt. On a halt instruction, clocks CL1X + and CL2X + are inhibited, preventing further computer operations until the STEP or RUN switch is pressed.

## CHAPTER IV CENTRAL PROCESSING UNIT

Modification of the execute phase of an instruclion is illustrated in figure IV-14 This modified sequence is typical of a shift instruction. At time TO, the instruction is accessed from memory. starting at time.T950, the instruction is executed; however, the normal 237.5-nanosecond execute phase is extended 237.5 nanoseconds for each shift (four, in this illustration). Note that clocks CL1X + and CL2X + are inhibited during the extended execution period. In a similar manner. the address phase is extended when required by the conditions defined above.

### 2.3 DECODING LOGIC

Words stored in the $U$ register must be decoded to determine program processing requirements. This decoding procedure is accomplished on processor control cards 2 and 3 (44P0596 and 44P0597). Outputs are used to enable arithmetic and logical operations, memory access, and I/O circuits according to results of the decoding operation.

The 16 bits of an instruction word are divided into three fields: op code field (bits 12 . 15), $M$ field (bits 09.11), and A field (bits 00-08). Each of these fields contains information which directs the various computer processes.

### 2.3.1 Op Code Field Decoding

Information contained in the op code field is decoded in three functional categories: class, set, and group.

Class decoding separates instructions into the following classes:
a. Single-word addressing instiuctions
b. $1 / \mathrm{O}$ instructions
c. Other (includes single-word nonaddressing and double-word)

CENTRAL PROCESSING UNIT

## CHAPTER IV CENTRAL PROCESSING UNIT

Table IV- 5 lists the op codes, signal names derived by decoding these codes, and class descriptions.

| Code (Bits 12-15) | Signal Name | Description <br> 01.07 |
| :---: | :---: | :--- |
| 00 | K1XX + | All single-word addressing in. <br> structions |
| $00 X X+$ | Single-word nonaddressing and <br> double-word instructions. |  |
| 10 | $K 3 X X+$ | All I/O instructions. |

Set decoding divides the single-word addressing instructions into subcategories: load, store, and arithmetic and logic. Table IV-6 lists these sets, the signal name derived from decoding, and set descriptions.

Table IV.6. Op Code Sets

Code (Bits 12-15)
00.03
04.07
$11-15$
$16 \cdot 17$

Signal Name
H1XX +

H2XX +

H3XX +
H4XX +

Description
Instruction cycle execute phase of all load instructions.

Operand cycle execute phase of all store instructions and INR.

Instruction cycle execute phase of all arithmetic and logic instructions (except INR).

Group decoding is structured to gate various computer operations according to the desired function. Table IV. 7 lists these groups, signal names derived from decoding, and instruction types. One of these groups is true for all single-word addressing instructions.

Table II-7. Op Code Groups

Code (Bits 12-15)
$01,05,11,15$
$02,06,12,16$
$03,07,13,17$

04, 14

Signal Name Instruction Type
G1XX +

G2XX +

G3XX +

G4XX +

LDA, STA, ORA, ANA

LDB, STB, ADD, MUL(*)

LDX, STX, ERA, DIV(*)

INR, SUB

### 2.3.2 M Field Decoding

The $M$ field (bits 09.11) of the instruction word is decoded to determine the addressing mode for class K1 (single-word addressing instructions) and the instruction type for all other instructions. Note that class K 3 contains all $1 / \mathrm{O}$ instructions and the M 'ield specifies a subtype. Address modes or instructions determined by decoding the $M$ field are listed in table IV-8, arranged by op code class.

Table IV-8. M Field Decoding
Class M Field Code Signal Name Address Mode or Instruction Type
$K 1(K 1 X X+) \quad 0 \cdot 3$
$\operatorname{ACOX}+$ to Direct address
$\mathrm{AC} 3 \mathrm{X}+$
AC4 $X+\quad$ Relative Address
AC5X $+\quad$ Index $X$
AC6X $+\quad$ Index B
AC7X $+\quad$ Indirect address

## CHAPTER IV

CENTRAL PROCESSING UNIT


### 2.3.3 A Field Decoding

For single-word addressing instructions, the A field is decoded to provide:
a. An effective address, or
b. A number, which when cornbined with the contents of the $B, X$, or $P$ register, provides an effective address.

For single-word nonaddressing instructions, the A field specifies additional details for the instruction type determined by the $M$ field. See tables 2, 3, and 4 in appendix $G$ for types of additional instructions determined by the A field.

For double-word addressing instructions, the $A$ field determines conditions to be mett if the instruction is to be executed. Tables 5, 6, 7, and 8 in appendix $G$ list the $A$ field content for these conditions.

For extended addressing optional double-word instructions, bits 0.2 of the A field determine the address mode. Octal codes for this bit group are the same as the $M$ field for single-word addressing instructions. Bits 3 through 8 contain the same octal codes specified in table IV-7 for op code groups for single-word addressing instructions. Note that for this set of codes, the most significant digit is never greater than one; consequently, bits 7 and 8 are always zero.

Double-word nonaddressing instructions are the immediate type and are identical with the extended addressing optional instructions described above, except that bits 0.2 always contain zero. The A field is used in I/O instructions to specify the logical unit number (bits $6-8$ ) and device address (bits 0.5 ). See table 9 in appendix $G$ for details of this assignment.

### 2.4 ARITHMETIC AND LOGICAL SECTION

The arithmetic and logical section consists of the $R$ register, $R$ register gates, arithmetic bus (A bus), adder, logic gates, and $S$ register. Physically, all of these circuits except the $S$ register are located on the three register cards (44P0592), six bits per card. The S or shift register is located on processor control card 4 (44P0593).

The R register receives operands or addresses from memory via the W register and holds these words during execution of an arithmetic or logical instruction. The R register gates enable either the set or reset output of the R register or the output of the U register onto the G bus, depending on whether an operand (or address) stored in the R register or the A field of the instruction word stored in the $U$ register is to be used. The $G$ bus provides this data to the adder in the case of arithmetic operations, or through a set of logic gates to the C bus, depending on the operation in progress. An additional input to the adder is from the $S$ bus carrying data from the operation registers. The adder can provide the logical product of the contents of the R register and one of the operation registers, if required by the program instruction being executed. S register outputs are provided to the logic gates, allowing shifting of the data either right or left as specified.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

The A bus is an intermediate bus used for arithmetic output to the $C$ bus or for external data input to the logic gates and operation registers. It also provides an alternate path for transferring memory words to the C bus. Outputs from the adder and from the logic gates are provided to the C bus.

### 2.5 REGISTERS

The CPU contains nine registers. Each register bears a letter reference designation to facilitate identification: $U, R, A, B, X, P, S, L$, and $W$.

### 2.5.1 U Register

The $U$ register is the instruction register in the control section of the CPU. It is a full-word register, 16 bits long, and is physically located on circuit card 44P0592. (44P0592 contains six bits each of all registers except the $S$ and $L$ register. The three cards are interchangeable.) The $U$ register is clocked by SETU + from pin 31 of circuit card 44P0597, which occurs at the leading edge of IEPX + . The bits of the $U$ register are set or reset by the corresponding output bits from the W register.

This register receives each instruction from memory through the $W$ bus and holds the instruction during its execution. The control fields of the instruction word are routed to the decoding and timing logic where the codes determine the required timing and control signals. The address field from the U register, used for various addressing operations, is routed to the arithmetic/logic section of the CPU.

### 2.5.1.1 TRANSFER FROM MEMORY TO U REGISTER

During the instruction cycle, the instruction word located by the address in the L register is read out to the $W$ register and transferred to the $U$ register through the $W$ bus.

### 2.5.1.2 TRANSFER FROM THE U REGISTER TO MEMORY

For many instructions requiring an operand, the address of the operand is contained in the instruction word held in the $U$ register. This operand address is transferred to the $L$ register through gates in the arithmetic/logic section and the $C$ bus. The address from the $U$ register can be modified during transfer to the $L$ register as follows:
a. Direct address. No modification; bits $0-10$ are transferred from the $U$ register (SLU1 and SLU2 true) to the L register directly; addresses the operand in the first 2,048 memory addresses.
b. Relative address. The effective operand address transferred to the $L$ register is formed by adding bits 0.8 (SLUl true) from the $U$ register to the contents of the $P$ register. Addition is performed by selecting the contents of the $P$ and $U$ registers and bringing them into arithmetic logic. This permits addressing any word up to 512 addresses ahead of the current program address.
c. Index address. The effective operand address transferred to the $L$ register is formed by adding bits 0.8 from the $U$ register (SLU1 true) to the contents of either the $X$ or the $B$ register.
d. Indirect address. Same transfer as direct address except the word read from memory will be the address of an operand instead of the operand.

### 2.5.2 $\quad$ R Register

The $R$ register is the operand register in the arithmetic/logic section of the CPU. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The $R$ register is clocked by SETR + (pin 2 of circuit card 44P0597) at clock $2(C L 2 X+$ ) time. The bits of the $R$ register are set or reset by the corresponding outputs from the $W$ register.

The $R$ register receives data words read from memory through the $W$ bus and holds these words during execution of an arithmetic or logical instruction.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

Operands are stored in the $R$ register while an arithmetic or logical operation is being performed. For indirect addressing and for instructions with an operand address stored in the memory address following the instruction word, the operand address is read from memory into the $W$ register and then Iransferred to the $R$ register. The operand address is then routed to the $L$ register throuigh gates in the arithmetic/logic section and the $C$ bus. I/O transfers bypass the R register. This allows momentary halting of the multiply and divide operations while the $1 / 0$ transfer proceeds, without disturbing the multiplier held in the R register.

### 2.5.3 A Register

The A or accumulator register is one of the four operation registers. For multiplication operations, it forms the high-order half of the accumulator. It is a full-word register, 16 bits long, and is located on circuit card 44P0592.

The A register is clocked by SETA + (pin 56 of card 44P0597) which occurs during program data in, load $A$ register, shift, and certain register change instructions, and during the instruction cycle execute phase of all arithmetic and logical instructions. The bits of the $A$ register are set or reset by the corresponding bits of the input words from the $E, A$, and $C$ buses.

The register accumulates the results of logical and addition/subtraction operations, the most significant half of the double-length product in multiplication, and the remainder in division. It can also be used for 1/O transfers under program control.

Input words can be transferred directly to the $A$ register through the $E, A$, and $C$ buses. These transfers are always controlled by an instruction. Output words can be transferred from the $A$ register to the I/O cable through the $S, A$, and $C$ buses. These transfers are controlled by an instruction which selects the $A$ register onto the $S$ bus.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

### 2.5.4 B Register

The B register is the low-order half of the accumulator. It is one of the four operation registers. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The B register is clocked by SETB + (pin 38 of card 44P0597) which occurs during program data in, load $B$ register, shift, and certain register change instructions. The bits of the $B$ register are set or reset by the corresponding bits of the input words from the $A$ and $C$ buses.

This register accumulates the least significant half of the double-length product in multiplication and the quotient in division. It can also be used for I/O transfers under program control and as a second hardware index register.

Information transfer to and from the B register is accomplished in the same way as described for the A register.

### 2.5.5 $X$ Register

The $X$ or index register is one of the four operation registers. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The $X$ register is clocked by SETX + ( pin 11 of 44P0597) which occurs during load $X$ register and certain register change instructions. The bits of the $X$ register are set or reset by the corresponding bits of the input words from the $A$ and $C$ buses.

This register permits indexing operand addresses without adding time to the execution of indexed instructions by holding the value which modifies a base address contained in an instruction.

### 2.5.6 $\quad P$ Register

The operation P register is the program instruction counter. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The P register is clocked by SETP + (pin 12 of card 44P0597) which occurs during the instruction cycle execute phase of $1 / 0$, execute jump immediate, single-word nonaddressing, and double-word instructions. SETP + also occurs during mark and fetch instructions and execute jump or sense conditions. The bits of the P register are set or reset by the corresponding bits of the input words from the $E, A$, and $C$ buses.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

This register holds the address of the current instruction +1 and is incremented before each new instruction is fetched. The $P$ register contents can be modified directly by a word received from the memory during a jump instruction.

Before the next instruction cycle begins, the address of the next instruction is transferred from the $P$ register to the $L$ register. The contents of the $P$ register are transferred through the $S$ bus to arithmetic/logic. Arithmetic/logic increments the address with the arithmetic gates and transfers the incremented count to the $C$ bus. The incremented count is then restored to the $P$ register and to the $L$ register. At this time, the $L$ register contains the address of the next instruction word to be fetched from memory and the $P$ register holds the updated address.

### 2.5.7 S Register

The $S$ register is the shift counter in the arithmetic/logic section of the central processor. It is a five-bit register and is physically located on card 44P0593. The S register is reset by reset shift register ( $\mathrm{RSHX}+$ ) from pin 29 on circuit board module 44P0596. The S register is set by shift control pulses derived from the $U$ register.

This register controls the length of shift instructions in combination with the $U$ register.

### 2.5.8 L Register

The $L$ register is the memory word location register in the memory section of the CPU. It is a full-word register, 16 bits long, and is located on circuit card 44P0595. The L register is clocked by SETL + (pin 29 of card 44P0593) which occurs on every clock 1 (CL1X + ) except during increment memory ard replace. The $L$ register is set by the $C B O 0+$ through CB15 + bits from the C bus.

This register contains the address of the word to be accessed in memory during either a clear/write or read/restore cycle.

Input data from the $E$ bus can be routed directly to memory through the $A, C$, and $W$ buses. Data transfer must be preceded by an address transfer instruction to load the memory address into the $L$ register. When the transfer is under the control of an instruction, the memory address will be generated as a normal operand address. Output words can be transferred directly from memory to the I/O cable through the A, C, and W buses, but a storage address must first be transferred to the $L$ register by an address tranfer instruction or from the peripheral device.

### 2.5.9 W Register

The W register is a word register which holds data words for transmission to memory and stores data words transmitted to the CPU from the memory. It is a full-word register, 16 bits long, and is located on card 44P0592. The W register is clocked by SETW + (pin 26 of card 44P0593) which occurs during the operand cycle execute phase of all store-type instructions and during the operand cycle of a program data in instruction. The bits of the W register are set or reset by the corresponding bits of the C bus. They are also collector-set independent of the SETW + clock by the true bits from memory on the W bus during a memory read/restore cycle.

### 2.5.10 Register Change Instructions

The contents of an operation register may replace or modify the contents of that or another register. The process of incrementing and restoring the contents of the $P$ register has been described in section 2.5 .6 . The contents of the $A, B$, and $X$ registers may be transferred, incremented, complemented, decremented, or shifted. All these operations involve selecting the register onto the $S$ bus, processing in the arithmetic/logic section. and transferring the new data through the $C$ bus to the proper registers. Shifting is also performed in this transfer path. The contents of the selected register are shifted left or right as they are gated from the control and arithmetic logic to the A bus. Note that this transfer path is involved in all register change instructions. The register change instruction format is shown in figure IV-15.

The op code field equals 00 and $M$ field equals 5 for this type of instruction. The $A$ field enables the register change operation to be microprogrammed by arbitrary selection of source, destination, and type of transfer. The types of transfer, designated by the control function in bits 6.8, are summarized in table IV.9.

The normal operation involves designating one source and one or more destinations (note that if no source is designated, the selected destinations will be cleared). If more than

## CHAPTER IV CENTRAL PROCESSING UNIT

one source is designated, the result will involve the logical-OR of the sources; complementing will produce the NOR of the selected sources. This microprogrammed register change type of instruction provides 64 combinations of sources and destinations, each of which can occur in eight different ways. Thus, a total of 512 different register change operations may be executed.

# CHAPTER IV CENTRAL PROCESSING UNIT 

| Bit | 8 | 7 | 6 | Control Function |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | Transfer source, unconditional |
|  | 0 | 0 | 1 | Increment source and transfer, unconitional |
|  | 0 | 1 | 0 | Complement source and transfer, unconditional |
|  | 0 | 1 | 1 | Decrement source and transfer, unconditional |
|  | 1 | 0 | 0 | Transfer source, if overflow is set |
|  | 1 | 0 | 1 | Increment source and transfer, if overflow is set |
|  | 1 | 1 | 0 | Complement source and transfer, if overflow is set |
|  | 1 | 1 | 1 | Decrement source and transfer, if overflow is set |

## CHAPTER IV

 CENTRAL PROCESSING UNIT

VTII-0520
Figure IV-15. Register Change Instruction Format

### 2.6 MEMORY INTERFACE

The memory section consists of one to eight 4,096-word memory increments. Each memory increment has the following characteristics:
a. Full-cycle time of 950 nanoseconds.
b. Half-cycle time of 500 nanoseconds.
c. Access time of 425 nanoseconds.

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

d. Random access
e. Magnetic core, with four-wire, 3-D memory

Normal operation is full-cycle, either read/restore or clear/write. Half-cycle is used only in write operations and is required only for trap-in functions (refer to chapter VI).

The memory blocks share the L and W registers; only one memory increment at a time is cycled. The memory increments connect to the L and W buses and to four memory control lines. Each memory increment has a unique start pulse, allowing the CPU to select the memory increment to be cycled.

### 2.6.1 Memory Address

The memory is addressed through the 15 -line L bus (high level $=$ true). L-bus bits 0 through 11 are used to directly address up to 4,096 words in a memory increment. L-bus bit 12 is used to select the lower or upper 4 K stack of an 8 K memory increment. L-bus bits 13 and 14 are transferred to the memory control logic on card 44P0593 where they are decoded to determine which 8 K memory increment is to be selected.

### 2.6.2 Control and Data Lines

In addition to the memory stack select pulse, three other control lines are used in the memory. These are the read-restore/clear-write, the full/half cycle, and the data guard control lines.

The read-restore/clear-write control line enables the performance of selected operating functions of the memory.

The full/half cycle control line enables selected cycling of the operating sequence to be performed.

The data guard control line inhibits memory drive current, preventing the memory core stack from being disturbed.

Word transfer to and from the memory is accomplished through the W bus, a 16 -line (ground $=$ true) bus.

```
CHAPTER IV CENTRAL PROCESSING UNIT
```


### 2.7 TYPICAL OPERATING SEQUENCES

An understanding of the operating sequences will enable the technician to quickly understand the timing and waveforrns of each instruction sequence. These operating sequences can vary, depending on the particular instruction being executed.

The three typical operating sequences are:
a. Access operand in memory
b. Store operand in memory
c. Indirect operand access

### 2.7.1 Access Operand in Memory

The access operand in memory is the simplest and most basic operating sequence. In this sequence, a single-word directly addressed operand is read from memory. This operating sequence is used for load, logic, and arithmetic (except multiply and divide) instructions. The timing of the suboperations of this sequence is illustrated in figure IV-16.

At time 0 (in microseconds), the instruction cycle (ICYX + ) for the $n$th instruction is initiated. The $n-1$ instruction is executed (IEPX + ) while the current instruction ( $n$ ) is read from the memory. at time 475 , the $n$ instruction is transferred to the $U$ register. The instruction address phase (IAPX +) cccurs while the $n$ instruction is being restored in memory. The operand address is generated during IAPX + .

The operand cycle ( $\mathrm{OCYX}+$ ) is initiated at time 950. After the operand has been read from memory and stored in the R register, the address of the next instruction $(\mathrm{n}+1)$ is generated (normally by adding 1 to the P register) and transferred to the memory L . register. This suboperation is performed while the operand is being restored in memory. ICYX + for $n+1$ is then initiated at time 1900.

The operation to be performed upon the operand now contained in the R register occurs during the IEPX + part of the ICYX + for $n+1$. This operand operation could be an ADD instruction, such as adding the operand value to the A register and storing the result in the A register, or simply a transfer of the operand to one of the operation registers (LDA, LDB, or LDX).


CHAPTER IV
CENTRAL PROCESSING UNIT

## CHAPTER IV <br> CENTRAL PROCESSING UNIT

### 2.7.2 Store Operand in Memory

The store operand in memory (STA, STB, or STX) sequence is essentially identical to that for accessing an operand except the addressed memory cell is cleared and the operand is written into it. The timing of the suboperations of this sequence is illustrated in figure IV. 17.

The $n$th instruction is accessed and the operand address generated during ICYX + as before; execution of the $n \cdot 1$ instruction occurs during IEPX + of the $n$th cycle as indicated. However, during $\mathrm{OCYX}+$, the operand is transferred to memory while the referenced cell is being cleared. During the last half of the cycle, the operand is stored into the cell just cleared. During this time, the address for the next instruction is generated. Note that there is no execution, as such, for this type of instruction (indicated by dashed lines in figure IV-17) because the execution has already been accomplished, in effect, by the transfer and storage of the operand in memory.

### 2.7.3 Indirect Operand Access

The indirect operand access operating sequence involves indirectly accessing an operand in memory by a single-word instruction. In this case, an address cycle ( $A C Y X+$ ) is required to read the indirect address word from memory before OCYX + can be initiated. The timing of the suboperations of this sequence is illustrated in figure IV-18.

During $I C Y X+$, the $n$th instruction is read from memory and stored in the $U$ register as before. The previous instruction, $n-1$, is executed during IEPX + . During IAPX + , the location of the indirect address word is generated. This address word is read from memory and stored in the $R$ register as indicated in the timing diagram. For the case illustrated, the accessed address word contains the address of the operand (otherwise, another address cycle would be initiated to access a second address word, and so on). The operand address is transferred to the memory $L$ register during the last half of ACYX + to locate the operand read out during the succeeding OCYX + .

The generation of the address for instruction $n+1$ and the execution of the instruction are then performed as in the case for the simple operand access previously described.

### 2.8 AUTOMATIC MEMORY ENABLE/DISABLE CIRCUIT

The automatic memory enable/disable (AMED) circuit is contained on the card 44P0237. Its function is to protect the contents of the computer memory during power turn on and turn off (before initiating power off, place computer in step mode).

When power is turned on, the SEN +5 signal is supplied to the AMED circuit (refer to


CHAPTER IV
CENTRAL PROCESSING UNIT

logic diagram 95C0235). After a short delay time caused by the charging of capacitor $C$, pin 8 of ICl goes to a low logic level. This energizes relay K 1 which causes TCRX•, DAGS•, and SYRT. to go high.

When power is turned off, the SEN +5 signal is removed from the AMED circuit. After a short delay time caused by the discharge of C 1 , pin 8 of $I C 1$ goes to a high logic level. This de-energizes relay K1 which causes TCRX-, DAGS-, and SYRT- to go low.

## CHAPTER IV

## CENTRAL PROCESSING UNIT

## SECTION 3 MAINTENANCE

### 3.1 GENERAL

The time required to correct system malfunctions will depend upon the efficiency of the procedures used. Although various specified techniques may be applied, there is no real substitute for logical analysis of the problem and isolation of the cause to the level of the replaceable component. Such an analysis can be based only upon knowledge of the equipment design.

Maintenance information for peripheral devices in the computer system is contained in the manufacturer's instruction manuals supplied with the equipment.

Integrated circuit (IC) design reduces the occurrence of computer malfunctions. The power failure/restart (PF/R) option provides an orderly shutdown in case of power failure or turn-off and restarts the program when power is restored. To prevent accidental setting of control panel controls during computer operation, all switches can be disabled with the power switch.

To ensure effective maintenance of the computer:
a. Study the documentation furnished with equipment.
b. Assess system performance with adequate test equipment.
c. Implement the available maintenance aids.
d. Apply orderly and logical troubleshooting techniques.

### 3.2 TEST EQUIPMENT

Table IV- 10 lists the test equipment and tools required to maintain the CPU. These items also satisfy all maintenance requiremerits for the peripheral device controllers.

Table IV-10. Required Test Equipment

## Equipment

Oscilloscope

Multimeter Simpson, 260 or equivalent

Card extended

Card puller

Wire-wrap gun

Soldering iron

Wire stripper

Assorted hand tools

## Description

Tektronix, type 547 (or equivalent) with dual-trace plug in unit

VDM, card 44P0540

Titchener, 1731

Gardener-Denver, 14 R 2 or equivalent

39-watt pencil type

Thermo-strip type

Screwdrivers, spin-tight wrenches, long-nosed pliers, etc.

### 3.3 TEST PROGRAMS

The MAINTAIN II test program system verifies correct system operation, including internal instructions, memory, internal options, and peripherals and their controllers. Malfunctions can be isolated to a specific area of the system and corrected.

MAINTAIN II is described in detail in the 620 test programs manual (document number 98 A 9952 060). Table IV- 11 lists the Maintain II test programs.

### 3.4 TROUBLESHOOTING USING CONTROL PANEL

This section provides troubleshooting procedures for using the control panel to locate the basic problem area.

## CHAPTER IV CENTRAL PROCESSING UNIT

Table IV-1. Maintain II Test Programs

| Program | Part Number |
| :--- | :--- |
| Test executive | 91 A 0107.001 |
| Instructions Test | 92 A 0107.002 |
| Memory test | $92 \mathrm{~A} 0107-004$ |
| Teletype test | 92 A 0107.005 |
| Power failure/restart test | $92 \mathrm{~A} 0107-008$ |
| Priority interrupt module test | $92 \mathrm{~A} 0107-009$ |
| Memory protection test | 92 A 0105.002 |
| Real-time clock test | $92 \mathrm{~A} 0105-001$ |
| Buffered l/O test | 92 A 0107.010 |

a. Using the REGISTER and register entry switches on the control panel, set ones into all bit positions of the $A, B, X, P$, and $U$ registers; then reset the registers to display zeros in all bit positions by pressing the BIT RESET switch. This operation checks the basic set and reset functions for all register flip-flop circuits in the CPU, but does not check gating into these registers from the internal buses.
b. Load all ones into the A register. Store the contents of the $A$ register into memory address 0 by entering STA (050000) into the $U$ register and pressing STEP. Clear the $U$ register. Place the contents of memory address 0 back into the $A$ register by entering L.DA (010000) in the $U$ register and pressing STEP. Display the contents of the A register. The A register contents should reflect the configuration that was loaded originally. These operations check communication between the A register and memory.
c. Set the $U$ register to increment the $A$ register and place the CPU in the repeat mode by pressing REPEAT. Then
(1) Set the $A$ register to all ones except the least significant bit. Press the STEP switch twice and note results. On the second step, the A register contents should be changed to all zeros.

## CHAPTER IV CENTRAL PROCESSING UNIT

(2) Set the $U$ register to all zeros and set the $P$ register to all ones except the least significant bit. Press STEP twice and note results. On the second step, the $P$ register contents should be changed to all zeros.

This operation provides a major check of the arithmetic section of the CPU.
d. Load all ones into the $A, B$, and $X$ registers. Complement each register by using the corresponding register complement instruction (CPA, CPB, and CPX). After executing the complement instructions the contents of the $A, B$, and $X$ registers should be all zeros (one's complement of all ones). These operations check the $A, B$, and $X$ set functions and gates (SETA, SETB, and SETX) and the A, B, and $X$ select functions and gates (SELA, SELB, and SELX).
e. Load all ones into the A register. Store the contents of the A register in memory address zero ( $U=050000$ ). AND (ANA) the contents of memory address 0 with the contents of the A register $(U=150000)$. The result (should be all ones) is placed in the $A$ register. Next, exclusively-OR (ERA) the contents of memory address 0 with the contents of the $A$ register $(U=130000)$. The result (should be all zeros) is placed in the A register. Finally, OR (ORA) the contents of memory address 0 with the contents of the $A$ register $(U=110000)$. The result (should be all ones) is placed in the A register. These operations check gates in the arithmetic unit of the CPU.
f. Load bit pattern 1010101010101010 into the A register. Logically rotate the contents of the A register one bit position to the left (LRLA, $U=004241$ ). The A register contents should now be 0101010101010101 . Rotate left again: the bit pattern should now be 1010101010101010 . Logically shift the contents of the $A$ register one bit position to the right (LSRA, $U=004341$ ). The A register contents should now be 0101010101010101 . Shift right again; the bit pattern should now be 0010101010101010 . These operations check the shift gates in the arithmetic unit of the CPU.

```
CHAPTER IV
CENTRAL PROCESSING UNIT
```

g. Load all ones into the $A$ reg ster. Load highest numbered memory address into $P$ register ( $0 X 7777$ ).: Load 054000 (STA relative to $P$ register) into the $U$ register, then press STEP. The REPEAT switch must be OFF. The $U$ register contents should now be all ones. Load all zeros into the A register. Load highest numbered memory address into $P$ register (0X7777).* Load 054000 (STA relative to $P$ register) into the $U$ register, then press STEP. The REPEAT switch must be OFF. The $U$ register contents should now be all zeros. These operations check communication between the $U$ register and memory.

* $X$ represents any digit 0 through 7 depending on computer memory size. $X=0$ for $4 \mathrm{~K}, \mathrm{X}=1$ for $8 \mathrm{~K}, \mathrm{X}=2$ for $12 \mathrm{~K}, \mathrm{X}=3$ for $16 \mathrm{~K}, \mathrm{X}=4$ for $20 \mathrm{~K}, \mathrm{X}=5$ for $24 \mathrm{~K}, \mathrm{X}=6$ for $28 \mathrm{~K}, \mathrm{X}=7$ for 32 K .


## NOTE

To perform repeat operations in run mode, connect a jumper between pin 1 (ground) and pin 24 (RPCX.) of slot 12 of mainframe backplane.

### 3.5 CIRCUIT CARD TROUBLESHOOTING

Circuit cards can be made accessible for troubleshooting by installation on an extencler card 44P0540 to extend the circuit card outside the rear of the computer frame. Signal waveforms can then be monitored at the IC terminals for troubleshooting purposes.

The physical location of specific ICs can be determined by referring to the assembly drawing of the particular circuit card The pin numbers and mnemonics associated with the IC are presented in the circuit card logic diagram, and a description of the IC is provided in the cirucuit card parts list. Assembly drawings, logic diagrams, and parts lists for the basic computer are provided in chapter $X$.

### 3.6 GENERAL TROUBLESHOOTING TECHNIQUES

The general steps in troubleshooting are shown in figure IV. 19 and described in the following sections.

### 3.6.1 Define the Problem

Define the problem thoroughly. For example, if the ADD instruction does not produce the correct results, is the fault a function of the sign (plus or minus), of the carries, or of some other element. Are the operation registers being loaded properly. Use the displays, connector pins, and integrated-circuit terminals for gathering the necessary data.

### 3.6.2 Look for Obvious Solutions

Make sure that a malfunction has actually occurred. Relate problems to recent events, such as cleaning or servicing. Look for improperly set controls or test equipment and accidental disconnections of plugs, etc. Consider miscellaneous temporary failure, such as mechanical jamming of peripheral equipment.

### 3.6.3 Isolate to a Functional Area

Isolate the fault to a functional area, such as memory, control, arithmetic logic, operation register, I/O, peripheral controller, or peripheral device. The process of isolating the malfunctioning area is generally a straightforward process of eliminating areas that are operating properly.

### 3.6.4 Analyze the Area

When the fault has been isolated to a functional area, use the logic and timing diagrams. and observe circuit waveforms to isolate the problem to an individual replaceable element. Put the computer in step mode (STEP indicator on) before removing input power

## CHAPTER IV

 CENTRAL PROCESSING UNIT

Figure IV-19. General Troubleshooting Steps

### 3.6.5 Correct the Fault

Replace the faulty card or component. Before restoring power, take any necessary measures to prevent recurrence of the failure.

### 3.6.6 Restore the System to Normal Operation

When the system appears to be operating properly, return it to normal operating conditions. If circuit cards have been unseated, be sure all are properly reseated in the connectors. Set all controls and place the power switch in the PWR ON position. Finally, verify proper operation by running the test programs.

### 3.7 GENERAL TROUBLESHOOTING PROCEDURES

When it has been determined that the computer is not operating properly, the general characteristics of the failure will, in most cases, immediately indicate the faulty section of the system. A typical failure in the CPU will produce failures in a large percentage of the test programs. Memory failures of a single bit or word are rare and generally require special test procedures which may result in clearing the section of the memory involved.

If the failure is catastrophic and all instructions fail, the cause is usually in the timing, decoding, and control section.

Incorrect arithmetic operations or incorrect incrementing of the $P$ register indicates that the failure is in the arithmetic and registers section.

Memory failures may be evidenced by repeated halts or by completely random instruction sequencing.

I/O failures are restricted to I/O instructions and are associated only with the logic of the I/O device. An I/O failure can be easily diagnosed if failure occurs in I/O routines and not in internal routines.

CHAPTER V MEMORY

## SECTION 1 <br> FUNCTIONAL DESCRIPTION

### 1.1 GENERAL

The 620/L-100 memory is a parallel, random-access, three-wire/three-dimensional, magnetic core memory used to store all instructions and data. The memory can be expanded to 32,768 words ( 32 K ) in 4,096 word ( 4 K ) increments; each word contains 16 bits.

### 1.2 FULL CYCLE

During a full memory cycle, the memory performs a reading sequence followed by a writing sequence. When a word is transferred from the CPU to memory, the memory cycle is a clear/write operation. When a word is transferred from memory to the CPU, the memory cycle is a read/restore operation. Both full-cycle operations require 950 nanoseconds, and memory access time is 425 nanoseconds.

### 1.2.1 Clear/Write

A clear/write operation loads the memory. The clear portion of the operation resets the addressed cores to zero; the write sequence then loads data in the addressed cores.

During the clear sequence, the $X$ and $Y$ drive wires of an addressed word are activated (read current) to magnetize the cores to zero. Addressed cores already at zero are not changed.

During writing, the X and Y drive wires of an address word are activated (write current) to magnetize the cores to one. If a core must be zero, the associated inhibit wire generates an inhibit current that cancels $X$ drive current, preventing the core from switching. The word, with correct bit configuration, is thus loaded into memory.

### 1.2.2 Read/Restore

A read/restore operation reads information from memory. The read portion of the operation unloads the addressed word from memory; the restore immediately reloads (writes) the word in the same core location.

## CHAPTER V MEMORY

During reading, the $X$ and $Y$ drive wires of an addressed word are activated (read current) to magnetize the cores to zero. Addressed cores already at zero are not changed. If an addressed core is one, a voltage is induced in the associated sense wire when the core switches to zero. The sense voltage is then interrogated and amplified to provide a memory read bit.

During the restore sequence, the $X$ and $Y$ drive wires of an addressed word are activated (write current) to magr. . ize the cores to one. If a core must be zero, the associated inhibit wire generates an inhibiting current that cancels $X$ drive current, preventing the core from switching. The word, with correct bit configuration, is thus loaded into the same core location.

### 1.3 HALF CYCLE

The memory is also capable of performing a half-cycle operation which is required for trap-in functions (refer to chapter VI ). After the first half cycle (clear or read), the memory will stop until it receives another memory start signal to initiate the second half cycle (usually write, for trap in). The write half cycle can be initiated 475 nanoseconds (minimum) after the start of the first half cycle and is completed in 475 nanoseconds. Access tume tor the half-cycle operation is the same as in full-cycle operation.

### 1.4 MAGNETIC CORE OPERATION

The basic information storage element of the memory is the magnetic core. The core is a toroid of ferrite that can be magnetized in two discrete directions representing the presence or absence of a binary bit. The magnetization is a result of current passing through the core. Total current must reach a minimum strength before the core becomes magnetized. The direction of current flow through the core determines the direction of magnetization; the two possible directions of current flow are called read and write.

The memory uses the coincident-current technique to magnetize cores. Two perpendicular wires, $X$ drive and $Y$ drive, pass through each core. During memory operations, the current on any drive wire is approximately one-half of the current necessary to magnetize a core. Because of the orientation of the cores and wires in a plane, only the core at the intersection of two activated drive wires becomes magnetized. For simple analysis, a three-core-by-three-core matrix is shown in figure V.1. The figure indicates the total driving current received by each core when wires X2 and Y2 are activated. Only the center core is magnetized, since it is the only one that receives the full driving current, I.

## CHAPTER V

MEMORY

### 1.5 MEMORY CIRCUIT CARDS

The memory circuits are contained on five types of circuit cards:
a. The memory stack card contains a diode-decoding matrix, a 4-by-16K magnetic core array, and a sensistor. One memory stack card is required for each 4 K memory increment.
b. The driver/sink switch card (44P0578) contains 16 driver and 16 sink switch pairs, address multiplexer and decoder, driver/sink switch timing, and current source circuits. One driver/sink switch card is required for each 8 K memory increment.
c. The sense/inhibit card (44P0506) contains 16 sense amplifiers and 16 inhibit drivers. One sense/inhibit card is required for each 4 K memory increment.
d. The memory timing control card (44P0599) generates control signals for the total memory system. Only one memory timing control card is required for any size memory system.
e. A memory buffer card (44P0521) is installed in memory systems larger than 8 K to buffer L and W bus signals.

Figure V-2 illustrates the functional circuit blocks of the memory in relation to the five circuit cards.

### 1.6 MEMORY STACK CARD

The memory stack card consists of a diode-decoding matrix and a planar magnetic core array composed of sixteen 4 K mats. Each mat, which is one bit of the 16 -bit word, contains 64 rows ( $X$ lines) and 64 columns ( $Y$ lines) of magnetic cores (refer to figure V.3). Selection of one of the $64 X$ or $64 Y$ lines is implemented with two diodes per line and an 8 -by- 8 driver/sink switch matrix. The diode end of the matrix is designated the drive end and the nondiode end, the sink end (figure V-4). These drive and sink ends are driven by the driver/sink switch card circuits. There are 256 diodes for each 4 K stack.

## CHAPTER V MEMORY



Figure V.1. Three-Core-by-Three-Core Matrix


AYOWJW
＾甘ヨId甘H

## CHAPTER V

 MEMORY

NOTE: A SENSE/INHIBIT LINE, NOT SHOIVN ABOVE, ALSO PASSES THROUGH ALL CORES OF A $4 K$ MAT PARALLEL TO THE $\times$ LINES.

Figure V.3. 4K Core Mat


Figure V-4. Memory Control Lines

### 1.6.1 Control Lines

Three control lines ( $X, Y$, and sense/inhibit) pass through each magnetic core.
a. $X$ Lines. Each $X$ line passes through the same row of core in all sixteen $4 K$ mats. The current in the selected $X$ line will be one-half the current required to switch the state of a core. The direction of the current depends on whether memory is being written into or read from.
b. $Y$ Lines. Each $Y$ line passes through the same column of core in all sixteen 4 K mats. The current in the selected $Y$ line will be one-half the current required to switch the state of a core. The direction of the current depends on whether memory is being written into or read from.
c. Sense/Inhibit Lines. A sense/inhibit line passes through all cores of a 4 K mat, parallel to the $X$ lines and perpendicular to the $Y$ lines. Each mat has an individual sense/inhibit line. The sense/inhibit line senses the state of the cores. If a core is one, an induced voltage is applied to the associated sense arnplifier; if a core is zero, no voltage is induced. During reading, the sense arnplifier outputs are strobed onto the $W$ bus.

The sense/inhibit line also routes an inhibit current through an addressed core into which a zero is to be written. During write operations, half-current is applied to the selected $X$ and $Y$ lines to set the addressed cores to one. For zero cores, the inhibit current cancels the $X$ line current to prevent the addressed core from switching to one. Thus, a zero bit from the $W$ bus generates inhibiting current; a one does not.

### 1.7 DRIVER/SINK SWITCH CARD

The 16 driver and 16 sink switch pairs contained on this card provide $X$ and $Y$ drive for two 4K memory stack cards. This is accomplished by timesharing read/write driver switch pairs for the $X$ and $Y$ lines, and making the $X$ and $Y$ sink switch pairs common to both stack cards. A low address bit $12(\mathrm{~L} 12 \mathrm{X}+$ ) selects eight driver switch pairs for the lower 4 K stack ( $4 \mathrm{~K}-\mathrm{A}$ ); a high address bit 12 selects eight driver switch pairs for the upper 4 K stack ( $4 \mathrm{~K}-\mathrm{B}$ ). Address bits 0 through 5 are multiplexed with the Read/Write (RXXX - ) signal, and then decoded to select the proper driver switches for the $4 K \cdot A$ or $4 K \cdot B$ cores. Address bits 6 through 11 are decoded to select the proper sink switches which are common to both $4 \mathrm{~K} \cdot \mathrm{~A}$ and $4 \mathrm{~K}-\mathrm{B}$ cores.

## CHAPTER V MEMORY

The driver/sink switch timing provides stack select and read/write timing for the driver and sink switch circuits.

The driver/sink switch card also contains two sense-type current sources with the level adjustable by two potentiometers on the module. Two thermistors, located on the DSS, control the current level with respect to the ambient temperature to provide the optimum core drive.

### 1.8 SENSE/INHIBIT CARD

The sense/inhibit card contains 16 sense amplifiers and 16 inhibit drivers, referred to as 16 pairs. Each pair is associated with a sense inhibit line on the stack module to form one sense/inhibit loop for a single bit. A sense/inhibit data loop for bit 15 is illustrated in figure V -5.

The sense amplifier senses the state of the core by comparing the sense line voltage with a predetermined threshold voltage. The output of the sense amplifier is strobed by a sense amplifier strobe and buffered ty an open collector gate onto the $W$ bus.


VTII-1204
Figure V-5. Sense/Inhibit Data Loop for Bit 15

The inhibit drivers, controlled by inhibit timing, receive data from the $W$ bus during the write half cycle to provide inhibit current for a data bit of zero; no inhibit current is supplied for a data bit of one.

### 1.9 MEMORY TIMING CONTROL CARD

The memory timing control card accepts memory start and operational control signals from the CPU and provides all timing and control signals required to perform the memory operation. Control signals generated on this card are precisely timed by a tapped delay line (refer to figure V-6). When a memory start signal is received, a pulse is sent into the delay line and, at precise intervals along the delay line, signals are tapped off. Selected tapped signals combine with control signals to generate internal memory timing signals. During a half-cycle operation, the delay line is prohibited from initiating a second delay line start pulse to time the second half-cycle of a full-cycle memory operation. Internal memory timing signals are:
a. Sense Amplifier Strobe (SASX-).
b. $\quad X, Y$ Read Sink Switch Timing (RSTM-).
c. $\quad X, Y$ Write Sink Switch Timing and Inhibit Driver Timing (WSTX-).
d. $\quad \mathrm{X}, \mathrm{Y}$ Read and Write Driver Switch Timing (RWT1-, RWT2•).

Operational signals from the CPU include: Memory Start (MSPX + ), Full Cycle (FCYX + ), and Read/Write (WRTX + ). FCYX + controls a flip-flop on the memory timing control card which indicates whether a full-cycle or half-cycle memory operation is to be performed. WRTX + controls a gate on the memory timing control card which generates a sense strobe (SASX-) signal indicating whether a read/restore or clear/write operation is to be performed.

### 1.10 MEMORY BUFFER CARD

The memory buffer card provides memory signals with the drive current required for routing to and from all memory increments above 8 K by applying each of the signals to driver circuits. The memory signals to these driver circuits consist of the $W$ register bits (W00X through W15X-), the first 13 L register bits (L00X + through L12X + ), and the Read Sink Timing (RSTM) signal. Refer to logic diagram 91 D0297 in chapter $X$ during the following memory buffer card description.


Signals LOOX + through L12X + are routed through driver circuits to become LB00 + through LB12 + . These signals are then routed to driver/sink switch cards in the expansion memories.

WOOX- through W15X- are routed through the memory buffer card both to and from the expansion memories. During a clear/write operation, these W register bits are transferred from the CPU (cards 44P0592) and enter the memory buffer card. These signals are amplified by open-collector gates to become WB00- through WB15. These buffered signals are then routed to the sense/inhibit cards in the expansion memories.

During a read/restore operation, signals WB00 through WB15- are transferred from the expansion memories and enter the memory buffer card. These signals are then inverted and gated by the RSTM- signal through open-collector NAND gates to become the W00Xthrough W15X- which are routed to the W register in the CPU (cards 44P0592).

### 1.11 MEMORY INTERFACE OPERATION

Addresses are sent to memory via the L bus, and data are sent to or from memory by the W bus. Refer to figures V-7 and V-8 for full- and half-cycle interface waveforms.

The CPU requests access to memory by raising a memory start pulse. The memory cycle begins after a decode delay. The memory performs either a read/restore or clear/write operation depending on the level of the control line write/read (WRTX +). For the read/ restore cycle, data are available on the W bus 420 nanoseconds after the leading edge of the memory start pulse. During the time interval of 550 to 950 nanoseconds after the leading edge of the memory start pulse, data on the W bus are written into memory in the write half cycle.

The memory can perform half-cycle or full-cycle operations, depending on the level of FCYX + . For a half-cycle operation, control line FCYX + from the CPU is at a low level causing the memory to stop after the read half cycle. The memory waits for the second memory start pulse before performing the write half cycle.

### 1.12 WRAP-AROUND ADDRESSING

Wrap-around addressing is available upon request as a standard feature in the 620/L-100 memory. This feature automatically prevents the CPU from trying to address data to or from nonexistent memory locations. Without the wrap-around feature, data read out of a nonexistent memory location result in zero and data written in are lost.




## CHAPTER V MEMORY

Wrap-around addressing is implemented with jumper connections on the backplane connector of the memory timing control card (44P0599, slot 6) and the processor control 4 card (44P0593, slot 13). The jumpers connect to the memory address bits (L12X, L13X, and L14X) used in selecting a particular 4K memory increment. By grounding some or all of these memory address bits, wrap-around addressing of $4 \mathrm{~K}, 8 \mathrm{~K}$, or 16 K can be implemented. For 4 K wrap-around, all three address bits are grounded; for 8 K wriaparound, the two most significant address bits are grounded; for 16 K wrap-around, only the most significant address bit is grounded. The wrap-around jumper pin assignments for the various memory sizes are listed in table $\vee \cdot 1$.

In a computer with a 4 K memory (addresses 0 through 4,095 ) wired for 4 K wrap-around addressing, each existing memory location can be addressed by its own address plus seven corresponding addresses in nonexistent memory. That is, location 0 is addressed by $0,4,096,8,192,12,288,16,384,20,480,24,576$, and 28,672 . For 8 K wrap-around addressing, each existing memory ocation can be addressed by its own address plus three nonexistent memory addresses and, for 16 K wrap-around addressing, its own address plus one nonexistent memory address.

## Table V.1. Wrap.Around Addressing Connections

| Memory Size | Grounded Pins |
| :---: | :---: |
| 4 K | Slot 13, pin 52 (L14X + ) |
|  | Slot 13. pin $50(\mathrm{~L} 13 \mathrm{X}+$ ) |
|  | Siot 6. pin $8(1.12 \mathrm{X}+$ ) |
| 8K | Slot 13, pin 52 (L14X + ) |
|  | Slot 13. pin $50($ L13X + ) |
| 16K | Sint 13. $\mathrm{pin} 52(\mathrm{~L} 14 \mathrm{X}+$ ) |

Note Remove wire from the pins before they are grounded.

## CHAPTER V

### 1.13 LOADER PROTECTION

Loader protection is an optional feature to prevent writing into memory locations that contain the bootstrap loader and binary load/dump routines. (These memory locations can be read; however, provided there are no jump instructions included that would alter the contents.) The bootstrap loader and binary load/dump routines occupy the last 400 octal addresses of the computer memory. The first memory location occupied by these routines is $X 7400$, where $X$ represents 0 through 7 depending on the memory size of the computer system.

A toggle switch located behind the control panel in the lower left corner of the mainframe is used to enable and disable the loader protection circuit. When the switch is in the disable position, the loader protection circuit is disabled and all memory locations are available for storage. However, when the switch is in the enable position, this circuit prevents writing into the memory locations (X7400 through X7777) containing the bootstrap loader and binary load/dump routines.

The loader protection option, when enabled, may be operated in any one of the operating modes by modifying the wiring on the 620/L-100 backplane:
(1) Upon detection of an error, the write cycle is changed to a read cycle.
(2) Upon detection of an error, the write cycle is changed to a read cycle and the CPU goes to STEP.
(3) Upon detection of an error, the write cycle is changed to a read cycle and an interrupt is generated to the PIM.

The loader protection circuit is located on the memory timing and control card (refer to the lower-left portion of sheet 1, logic diagram 91D0363). Signals L08X + through L14X + are routed to the loader protection circuit. Signals L08X + through L11X + are at a high logic level for octal addresses 7400 and higher. Signals L12X + through L14X + are high when the address indicates the last 4 K increment in the memory system. $\mathrm{L} 12 \mathrm{X}+$, $\mathrm{L} 13 \mathrm{X}+$, and L14X + pass through jumpers A, B, and C (which are installed at the factory according to the computer memory size as indicated in table V-2).

With the loader protection switch in the disable position, the Loader Protection Enable (LPEX + ) signal is at a low logic level to disable the loader protection circuit. With the switch in the enable position, LPEX + is high to enable the circuit.

CHAPTER V MEMORY

### 1.13.1 Store or Increment Memory Instructions

When executing the store or increment memory instructions with the loader protection circuit enabled, the following events occur if the memory location to be stored into is in the bootstrap and binary load/dump area. The read/write instruction (WRTX + ) is forced to the low state. When the Set R Register (SETR + ) signal changes to a high state, the SQP2 signal is in a low state and causes the computer to go into a step operation by generating the stop control (SOPX + ) signal on card 44P0595.

### 1.13.2 Trap-In Operations

When executing a trap-in request with the loader protection circuit enabled, the following events occur if the memroy address provided by the trapping device is in the bootstrap and binary load/dump area. WRTX + and the Memory Start Pulse (MSPX + ) are inhibited. When the Set W Register (STW1-) signal changes to a low state, the SQP2 signal is in a low state and causes the computer to go into a step operation by generating SOPX + .

\[

\]

## SECTION 2 THEORY OF OPERATION

### 2.1 GENERAL

This section provides detailed circuit descriptions of the memory functional circuit blocks. Memory circuit card logic diagrams should be referred to during the descriptions; the document numbers are:

| Card Type | Logic Diagram |
| :--- | :---: |
| Driver/sink switch (44P0578) | $91 \mathrm{C0346}$ |
| Sense/inhibit (44P0506) | 91 D0285 |
| Memory timing control (44P0599) | 91 D0363 |

### 2.2 TIMING CONTROL CIRCUITS

The timing control circuits are located on card 44P0599 and illustrated on sheet 1 of logic diagram 9100363. The lower-left portion of sheet 1 illustrates the optional loader protection circuits (refer to section 1.13). Locations of mnemonics and circuit elements on logic diagram 91D0363 are provided in parentheses. For example, (1C8) indicates sheet 1 , zone C8.

The input to the delay line (DL1) is designated EO; the delay line output taps are designated E1 through E25. Each output tap provides a 9-nanosecond delay.

### 2.2.1 Delay Line Timing

Refer to figure V. 9 for delay line timing waveforms. When a high MSPX + pulse (1C8) is received from the CPU, signal IC11-3 goes low (MSCE + is always high). This negativegoing pulse causes the IC14 one-shot to generate a positive pulse. This positive pulse is approximately 140 nanoseconds wide as determined by R6 and C26. The trailing edge of the one-shot pulse sets the delay line input latch (IC17-8 is high) to form the leading edge of the delay line input pulse EO. When this positive transition reaches delay line tap E17, IC11-11 goes low (1C7) causing the delay line input latch circuit to reset (IC17.8 goes low). This determines the width of delay line input pulse E0 (nominally 170 nanoseconds).

## CHAPTER V

 MEMORY

VTII-1387
Figure V.9. Delay Line Timing


Figure V-10. Half-Cycle Timing Waveforms

To provide timing for the last half of a full-cycle operation, a second delay line input pulse EO is generated when delay line pulse E21 is gated with inverted delay line pulse E9 to produce a negative-going pulse at IC12-6(1C8). This negative-going pulse causes the IC14 one-shot to generate another 140 -nanosecond pulse. The trailing edge of the one-shot pulse again sets the delay line input latch to form the leading edge of the second EO pulse. This second EO pulse is then formed in the same manner as was the first.

During a half-cycle memory operation, only the delay line pulses for the first half of the memory cycle are generated. Refer to figure $V \cdot 10$ for the half-cycle timing waveforms. The low FCYX + signal (1C8) is inverted and then gated with the E2 and inverted E8 delay line pulses at $1 \mathrm{C} 10-12$ (1C6). The resulting negative-going pulse resets the full half cycle latch causing IC10-6 to go low. This low signal disables the IC12 gate (1C8) which prevents the IC14 one-shot and the delay line from producing a second positive pulse.

### 2.2.2 Read/Write Timing

Refer to figure V-11 for the read/write timing waveforms. A low TCRX. signal (1C8) produces a high signa، at IC10-6 (1C5). When a high MSPX + pulse (1C8) is received from the CPU, the signal at IC11-3 goes low (MSCE + is always high, except during power up and power down) resulting in a low signal at IC10-8 to set flip-flop IC9 (1B4). With this flip-flop set, signal $R$ is high and signal $R X X X$ - is low indicating the read (or clear) portion of the memory cycle.

Flip.flop IC9 is toggled on the trailing edge of delay line pulse E25. This produces high W and RXXX signals (1B3) indicating the write (or restore) portion of the memory cycle. The trailing edge of the second E25 pulse changes the state of flip.flop IC9 back to the set condition to begin the next memory cycle.

### 2.3 DRIVER/SINK SWITCH TIMING

The driver/sink switch timing circuits are located on card 44P0578 and illustrated on sheet 9 of logic diagram 91C0346. The timing circuits consist of gates IC1. IC7. and IC12. and the circuits associated with transistors Q 7 through Q 20 . The circuit consisting of transistors Q 1 through Q 6 is a memory data protection circuit, which disables the timing circuits during power-up and power-down conditions.

## CHAPTER V MEMORY



Figure V-11. Read/Write Waveforms

## CHAPTER V <br> MEMORY

The input signals are:
a. SSLX. Stack select signal, selects a particular 8 K memory increment. X represents a number from 1 through 4.
b. $\mathrm{L} 12 \mathrm{X}+$ Address bit 12 , selects the first or second 4 K stack of an 8 K memory increment. L12X + low selects the first 4 K stack (4K.A); L12X + high the second 4 K stack ( $4 \mathrm{~K}-\mathrm{B}$ ).
c. RWT1- and RWT2. Timing signals for the $X / Y$ read and write driver switch circuits.
d. RSTM- Timing signal for the $X$ and $Y$ read sink circuits.
e. WSTX. Timing signal for the $X$ and $Y$ write sink circuits.

The eight output signals (A, B, C, D, E, F, H, and K) provide drive currents for transformers in the driver and sink switch circuits (sheets 7 and 8 of logic diagram 91C0346). A description of each output signal follows.
a. Output A is activated (Q7 conducts) when SSLX., RWT2-, and L12X + are low. The $A$ output is routed to a group of eight positive-drive driver switches that are connected to the $X$ and $Y$ lines of a $4 \mathrm{~K}-\mathrm{A}$ stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through a $Y$ line. During the write portion, the same driver switch routes current through an $X$ line.
b. Output $B$ is activated (Q8 conducts) when SSLX-, RWT1-, and L12X + are low. The B output is routed to a group of eight negative-drive driver switches that are connected to the $X$ and $Y$ lines of a 4 K -A stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through an X line. During the write portion, the same driver switch routes current through a $Y$ line.
c. Output C is activated (Q10 conducts) when SSLX- and RWT2 are low, and $\mathrm{L} 12 \mathrm{X}+$ is high. The C output is routed to a group of eight positive-drive driver switches that are connected to the $X$ and $Y$ lines of a $4 K \cdot B$ stack. During the read portion of the memory cycle, one of these driver switches is selected to

## CHAPTER V MEMORY

route current through a $Y$ line. During the write portion, the same driver switch routes current through an $X$ line.
d. Output D is activated (Q11 conducts) when SSLX- and RWT1. are low, and $\mathrm{L} 12 \mathrm{X}+$ is high. The D output is routed to a group of eight negative-drive driver switches that are connected to the $X$ and $Y$ lines of a $4 K-B$ stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through an X line. During the write portion, the same driver switch routes current through a $Y$ line.
e. Outputs E and F are activated (Q15 and Q16 conduct) when SSLX. and RSTMare low.

The E output is routed to a group of eight sink switches that are connected to the $X$ lines of the $4 K \cdot A$ and $4 K$-B stacks. During the read portion of the memory cycle, one of these sink switches is selected to route current through a selected $X$ line of the $4 K \cdot A$ or $4 K-B$ stack.

The $F$ output is routed to a group of eight sink switches that are connected to the $Y$ lines of the $4 \mathrm{~K} \cdot \mathrm{~A}$ and $4 \mathrm{~K} \cdot \mathrm{~B}$ stacks. During the read portion of the memory cycle, one of these sink switches is selected to route current through a selected $Y$ line of the $4 K \cdot A$ or $4 K \cdot B$ slack.
f. Outputs $H$ and $K$ are activated (Q19 and Q20 conduct) when SSLX. and WSTX. are low.

The H output is routed to a group of eight sink switches that are connected to the $X$ lines of the 4 K.A and 4 K-B stacks. During the write portion of the memory cycle, one of these sink switches is selected to route current through a selected $X$ line of the $4 K \cdot A$ or $4 K \cdot B$ stack.

The $K$ output is routed to a group of eight sink switches that are connected to the $Y$ lines of the $4 K \cdot A$ and $4 K-B$ stacks. During the write portion of the memory cycle, one of these sink switches is selected to route current through a selected $Y$ line of the $4 \mathrm{~K}-\mathrm{A}$ or $4 \mathrm{~K}-\mathrm{B}$ stack.

### 2.4 ADDRESS MULTIPLEXERS AND DECODERS

The address multiplexer and decoder circuits are located on card 44P0578 and illustrated on sheets 7 and 8 of logic diagram 91C0346. The multiplexer consists of the gate circuits IC3, 4, 7, and 8. The decoder circuits are designated IC2, 5, 9, and 11.

Address bits LOOX + through LO5X + are multiplexed with read/write signal RXXX. During the read sequence of the memory cycle, RXXX. is low; during the write sequence, it is high. The output of the multiplexer consists of the complement of address bits LOOX + through LO5X + . During the read sequence, the multiplexer applies the complement of LOOX + through LO2X + to decoder circuit IC9, and the complement of L03X + through LO5X + to decoder circuit IC5. During the write sequence, the multiplexer applies the complement of LOOX + through LO2X + to decoder circuit IC5, and the complement of L03X + through L05X + to decoder circuit IC9. Figures V. 12 and V-13 illustrate the multiplexing of address bits representing an octal 45 ( 100101 ). The gates designated with an $R$ are enabled during the read sequence and, the $W$ gates, during the write sequence.

Each decoder circuit consists of a Texas Instruments SN7442N BCD-to-decimal decoder (figure V-14). One of the four inputs (pin 12) is connected to ground. Two of the ten outputs (pins 10 and 11) are not used.

Because the multiplexed codes are in complement form, the outputs of decoder circuits IC5 and IC9 are wired in the reverse order from the outputs of IC2 and IC11. Only one of the eight outputs of each decoder circuit is activated (low level) for a particular 3-bit input code. Figures V. 15 and V-16 illustrate read and write decoding for an octal address of 2345. Mnemonics for the active output of each decoder circuit are indicated.

### 2.5 DRIVER/SINK SWITCHES

The driver/sink switches are located on card 44P0578, and illustrated in block diagram form on sheets 7 and 8 of logic diagram 91C0346. On the logic diagram, the driver switches are represented by the four circuit blocks designated circuit 1 through circuit 4. Descriptions for each of the four circuit blocks are listed below.
a. Circuit 1 consists of eight positive-drive, common-anode driver switches for the 4K-A stack. The positive-drive designation indicates that the collectors of the driver switches are connected to the positive current source. The commonanode designation indicates that the emitter of each driver switch is connected to the anodes of two groups of diodes in the 4 K-A stack. One group consists of eight $X$ line diodes; the other, eight $Y$ line diodes. Circuit 1 is enabled when L12X + and RWT2. are low. During the read sequence, one of these driver

## CHAPTER V

 MEMORY

V111.1343
Tigure V 12. Read Multiplexing For Octal 45


VTII-1344
Figure V-13. Write Multiplexing For Octal 45

## CHAPTER V



VTII-1211
Figure V-14. Decoder Logic Diagram and Pin Assignment


NOTE: THE DESIGNATIONS IC2, IC5, IC9, AND ICII REFER TO LOGIC DIAGRAM 91C0346

Figure V-15. Read Decoding of Octal Address 2345

## CHAPTER V

 MEMORY

NOTE: THE DESIGNATIONS IC2, IC5, IC9, AND IC1I REFER TO LOGIC DIAGRAM 9IC0346

Figure V-16: Write Decoding of Octal Address 2345
switches is selected to route current through a $Y$ line; during the write sequence, the same driver switch routes current through an $X$ line.
b. Circuit 2 consists of eight positive-drive, common-anode driver switches for the 4K-B stack. The collectors of these driver switches are connected to the same positive current source used by circuit 1 . The emitter of each driver switch is connected to the anodes of the two groups of diodes in the 4K-B stack. Circuit 2 is enabled when L12X + is high and RWT2 is low. During the read and write sequences, the selected circuit 2 driver switch routes current through the $X$ and $Y$ lines in the same manner as the selected driver switch of circuit 1.
c. Circuit 3 consists of eight negative-drive, common-cathode driver switches for the $4 \mathrm{~K}-\mathrm{A}$ stack. The negative-drive designation indicates that the emitters of the driver switches are connected to the negative current source. The commoncathode designation indicates that the collector of each driver switch is connected to the cathodes of two groups of diodes in the 4K-A stack. One group consists of eight $X$ line diodes; the other, eight $Y$ line diodes. Circuit 3 is enabled when L12X + and RWT1- are low. During the read sequence, one of these driver switches is selected to route current through a selected $X$ line. During the write sequence, the same driver switch routes current through a $Y$ line.
d. Circuit 4 consists of eight negative-drive, common-cathode driver switches for the $4 \mathrm{~K}-\mathrm{B}$ stack. The emitters of these driver switches are connected to the same negative current source used by circuit 3. The collector of each driver switch is connected to the cathodes of the two groups of diodes in the 4K-B stack. Circuit 4 is enabled when L12X + is high and RWT1- is low. During the read and write sequences, the selected circuit 4 driver switch routes current through the $X$ and $Y$ lines in the same manner as the selected driver switch of circuit 3.

On the logic diagram, the sink switches are represented by the four circuit blocks designated circuits 5 through 8. Descriptions for each of the four circuit blocks are listed below.
a. Circuit 6 consists of eight $X$ write sink switches for the $4 K \cdot A$ or $4 K-B$ stacks. The emitters of these sink switches are connected to -12 volts. Circuit 6 is enabled when WSTX. is low to allow the selected sink switch to route write current through an $X$ line of the $4 K-A$ or $4 K-B$ stack.

## CHAPTER V MEMORY

b. Circuit 8 consists of eight $X$ read sink switches for the $4 K \cdot A$ or $4 K \cdot B$ stacks. The collectors of these sink switches are connected to +12 volts. Circuit 8 is enabled when RSTM- is low to allow the selected sink switch to route read current through an $X$ line of the $4 K \cdot A$ or $4 K-B$ stack.
c. Circuit 5 consists of eight $Y$ read sink switches for the $4 K \cdot A$ or $4 K \cdot B$ stacks. The emitters of these sink switches are connected to .12 volts. Circuit 5 is enabled when RSTM is low to allow the selected sink switch to route read current through a $Y$ line of the $4 \mathrm{~K}-\mathrm{A}$ or $4 \mathrm{~K}-\mathrm{B}$ stack.
d. Circuit 7 consists of eight $Y$ write sink switches for the $4 K-A$ or $4 K-B$ stacks. The collectors of these sink switches are connected to +12 volts. Circuit 7 is enabled when WSTX. is law to allow the selected sink switches to route write current through a $Y$ line of the $4 \mathrm{~K}-\mathrm{A}$ or $4 \mathrm{~K}-\mathrm{B}$ stack.

Address bits 0 through 12 are decoded in four groups of three bits each. L00X + through LO2X + select one of eight $X$ read/X write driver switch pairs, L03X + through L05X + slect one of eight $Y$ read $/ Y$ write driver switch pairs, L06X + through L08X + select one of eight $X$ read/ $X$ write sink switch pairs, and L09X + through L11X + select one of eight $Y$ read/ $Y$ write sink switch pairs. Through the diode-decoding matrix on the memory stack card, the eight pairs of $X Y$ driver switches and eight pairs of $X$ sink switches select one of $64 X$ drive lines. The same eight pairs of $X Y$ driver switches and 8 pairs of $Y$ sink switches select one of 64 Y drive lines. The word at the intersection of the $X$ and $Y$ drive lines is addressed.

### 2.5.1 Driver Switch Circuits

Detailed schematics of the driver switch circuits appear on sheets 3 and 4 of logic diagram 91C0346.

The circuits designated 1 and 2 have input signals consisting of:
a. Transformer drive current from the driver/sink switch timing circuits (outputs $\mathbf{A}$ or C) that is applied to one end of the transformer primaries via pin 17.
b. Decoded signals PD0 through PD7 that are applied to the other ends of the transformer primaries via pins 1 through 8.

One of the eight driver switches is activated when the transformer drive current is present at pin 17, and one of the decoded signals goes low. This allows current to flow in the transformer turning on the associated transistor. With the transistor on, the positive
current source ( $p$ in 18 ) is routed through the $Y$ line during a read sequence and the $X$ line during a write sequence. Circuit 1 is used for the $4 K-A$ stack and circuit 2 for the $4 K-B$ stack.

The circuits designated 3 and 4 have input signals consisting of:
a. Transformer drive current from the driver/sink switch timing circuits (outputs B or D) that is applied to one end of the transformer primaries via pin 17.
b. Decoded signals ND0 through ND7 that are applied to the other ends of the transformer primaries via pins 1 through 8.

One of the eight driver switches is activated in the same manner as for circuits 1 and 2 . When a transistor in circuit 3 or 4 turns on, the negative current source (pin 18 ) is routed through the $X$ line during a read sequence and the $Y$ line during a write sequence. Circuit 3 is used for the $4 K \cdot A$ stack and circuit 4 for the $4 K-B$ stack.

### 2.5.2 Sink Switch Circuits

Detailed schematics of the sink switch circuits appear on sheets 5 and 6 of logic diagram 91C0346. Like the driver switches, the input signals of the sink switches consists of transformer drive currents (at pin 17) and decoded signals (at pins 1 through 8). A particular sink switch is activated in the same manner as the driver switches. When a transistor in circuit 5 turns on, a path is provided to sink the read current of a $Y$ line in the $4 \mathrm{~K} \cdot \mathrm{~A}$ or $4 \mathrm{~K} \cdot \mathrm{~B}$ stack. When a transistor in circuit 6 turns on, a path is provided to sink the write current of an $X$ line in the $4 K \cdot A$ or $4 K \cdot B$ stack. When a transistor in circuit 7 turns on, a path is provided to sink the write current of a $Y$ line in the $4 K \cdot A$ or $4 K-B$ stack. When a transistor in circuit 8 turns on, a path is provided to sink the read current of an $X$ line in the 4 K.A or $4 K \cdot B$ stack.

### 2.6 CURRENT SOURCE CIRCUITS

The current source circuits are located on card 44P0578 and illustrated on sheet 10 of logic diagram 91C0346. The circuits consist of positive and negative current source networks and associated temperature-compensating circuits.

The positive current source network consists of resistors R37, R40, R42, and transistor Q23. A nominal current source of 380 mA is produced at point $L$ and is routed to the positive-drive driver switches. Transistors Q21 and Q22, zener diode CR7, thermistor RT1,

## CHAPTER V MEMORY

resistors R36, R41, and potentiometer R39 form a temperature compensating network which causes the driver current to vary inversely with temperature.

Except for the direction of current flow, the negative current source circuit operates in the same manner as the positive current source circuit. A nominal negative 380 mA current is produced at point $M$ and is routed to the negative-drive driver switches.

Using potentiometers R39 and R47, the positive and negative drive currents are adjusted at the factory for optimum memory operation.

### 2.7 SENSE/INHIBIT TIMING

The sense/inhibit timing circuit is located on card 44P0506. It is illustrated at the upper left of sheet 1 , logic diagram 91D0285.

The circuit is enabled when its associated 4K memory stack is selected. The mnemonic SSLX. represents one of four stack select signals (SSL1-through SSL4-) that select a particular 8K memory increment. These signals originate on the DM112 card where they are designated MSC1 + through MSC4 + . The mnemonic INHE•X represents one of two inhibit enable signals (INHE- 0 and INHE-1) that select the $4 \mathrm{~K} \cdot \mathrm{~A}$ or $4 \mathrm{~K} \cdot \mathrm{~B}$ stack of the selected 8 K increment.

The Sense Amplifier Strobe (SASX.) signal from the memory timing control card is used to produce the SAS1 and SAS2 signals. SAS1 strobes the outputs of the sense amplifiers for data bits 0 through 7; SAS2 strobes the outputs of the sense amplifiers for data bits 8 through 15 .

The Inhibit Timing (INHT-) signal originates from the memory timing control card where it is designated WSTX. INHT. is used to produce the INHT1 and INHT2 signals. INHT1 is a timing pulse for the inhibit drivers of data bits 0 through 7; INHT2 is a timing pulse for the inhibit drivers of data bits 8 through 15. Refer to figure V-17 for sense/inhibit timing waveforms.

### 2.8 SENSE/INHIBIT DATA LOOP OPERATION

The schematics and block diagrams for the sense amplifiers and inhibit drivers appear on sheets 2 and 3 of logic diagram 91D0285. The sense amplifiers and their associated networks are designated as circuits $1,2,4,5,7,8,10$, and 11; the inhibit drivers as circuits 3.6.9, and 12. Sections 2.8 .1 and 2.8.2 provide circuit descriptions of the sense/ inhibit data loop for bit 15 (refer to figure $\vee 5$ in section 1.8).

1711.1391

Figure V-17. Sense/Inhibit Timing Waveforms

### 2.8.1 Read/Restore Operation

During a read/restore operation, the sense amplifier of circuit 11 senses the state of the bit 15 core by comparing the voltage on the sense lines (S15X and S15X.) with the predetermined threshold voltage. The threshold voltage originates from the +5 volt supply and potentiometer R3 (sheet 1 of 91D0285). R3 is adjusted at the factory for a reference voltage of 3.1 volts (at pin 3 of R3). The reference voltage is applied to pin 1 of the sense amplifier resistor network where it is divided to become the threshold voltage at pin 5 (approximately 20 millivolts). The output of the sense amplifier is strobed by the sense amplifier strobe signal SAS2 and buffered by an open-collector gate (IC11) to provide a wire.OR capability.

When the bit 15 core is one, the sense amplifier generates a narrow positive pulse at pin 7 of circuit 11. This produces a low signal at IC11-8 which sets the bit 15 flip.flop of the memory data register (card 44P0592) to a low state (one state). The low signal at IC11.8 also produces a low signal at IC12.12 which prevents the bit 15 inhibit driver from turning on. Thus, during the restore sequence, the write currents on the $X$ and $Y$ lines restore the core to the original one state.

When the bit 15 core is zero, the sense amplifier output at pin 7 of circuit 11 is low. This

## CHAPTER V MEMORY

causes the signal at IC11-8 to remain at a high level, indicating that bit 15 is zero. During the restore sequence, the high signal at IC11-8 is gated with a high INHT2 signall to produce a positive pulse at IC12-12. This turns on the bit 15 inhibit pre-driver which enables the bit 15 inhibit driver to produce an inhibit current at pin 9 of circuit 12 (D15X). The inhibit current prevents the write currents on the $X$ and $Y$ lines from switching the bit 15 core to a one state.

### 2.8.2 Clear/Write Operation

During the clear/write operation, a high WRTX + signal from card 44P0593 is sent to the memory timing control card (44P0599). This prevents the memory timing control circuits from generating the sense amplifier strobe signal SASX. This disables the sense amplifier, and results in a low signal at pin 7 of circuit 11 and a high signal at IC11.8 (W15X- is zero) during the clear sequence.

During the write sequence, the state of W15X. is determined by the state of the bit 15 flip-flop in the memory data register (card 44P0592). If bit 15 is to be a one (W15X- Iow), a low signal is produced at IC12.12 10 prevent the bit 15 inhibit driver from turning on. Thus no inhibit current is generated, and the bit 15 core is set to a one state. If bit 15 is to be a zero (W15X. high), a high signal is produced at IC12-12 to turn on the bit 15 inhibit driver. The inhibit current at pin 9 of circuit 12 (D15X) prevents the write currents on the $X$ and $Y$ lines from switching the bit 15 core to a one state.

## CHAPTER V

MEMORY

## SECTION 3 <br> MAINTENANCE

### 3.1 GENERAL

This section provides preventive and corrective maintenance information for the $620 / \mathrm{L}$ memory system. Refer to the maintenance section of chapter IV for recommended test equipment and troubleshooting information.

### 3.2 PREVENTIVE MAINTENANCE

Preventive maintenance for the memory consists of inspection, cleaning, adjustments, and running the memory test program as described below.
a. Check memory circuit card connectors for proper seating.
b. Remove dust and dirt from the memory interior by applying a stream of low velocity air. Use extreme care when cleaning in the area of the core stacks.
c. Check and adjust the power supply voltages using a voltmeter accurate to within 2 percent. The voltages can be measured at the driver/sink switch card backplane connector (slot 3 of mainframe) as follows:

$$
\begin{aligned}
& -5 \mathrm{~V} \text { at } \operatorname{pin} 115 \\
& +5 \mathrm{~V} \text { at pin } 116 \\
& -12 \mathrm{~V} \text { at pin } 113 \\
& +12 \mathrm{~V} \text { at pin } 119
\end{aligned}
$$

d. Adjust potentiometer R3 on the sense/inhibit card for a 3.1-volt reference voltage at pin 3 of R3 (TPI).
e. Run the 620 memory test program (part number 92A0107-004). Refer to the 620 Test Programs Manual (98 A 9952 060) for operating instructions.

CHAPTER V MEMORY

### 3.3 CORRECTIVE MAINTENANCE

A malfunction can be isolated to a particular 4 K memory increment by running the memory test program. Fault isolation to a specific circuit card can then be accomplished by replacing cards of the malfunctioning memory increment with corresponding cards from a memory increment that operates correctly. Only one driver/sink switch card is required for an 8 K memory increment. If this card is faulty, the memory test program can detect errors in two 4 K memory increments. When the faulty memory card is found, it can be installed on an extender card 44P0540 to make it available for troubleshooting. Figure V-18 illustrates typical waveforms to be observed at test points on the memory timing control card. Figures V-19 though V-21 show photographed waveforms observed on cards 44P0599, 44P0506, and 44P0578.

## CAUTION

Never remove or install any circuit card or remove or connect any connector while power is applied to the memory.


CHAPTER V
MEMORY


NOTE: 1. FOR THE ABOVE WAVEFORMS, THE OSCILLOSCOPE SWEEP TIME IS SET TO 100 NANOSECONDS/CM
2. MSPX + IS THE MEMORY START PULSE AT PIN 90 ON CARD 44 P0599 (MAINFRAME SLOT 6). THE OSCILLOSCOPE IS SET TO 5 VOLTS/CM
3. EO IS THE INPUT PULSE TO THE DELAY LINE AT TPI ON CARD 44P0599. THE OSCILLCSCOPE IS SET TO 2 VOLTS/CM
4. R IS ONE OUTPUT OF THE READ/WRITE FLIP-FLOP AT TP2 ON CARD 44P0599. THE OSCILLOSCOPE IS SET TO 2 VOLTS/CM

Figure V-19. Memory 「iming Control Card Waveforms
4. INHTI AND INHT2 ARE THE INHIBIT TIMING SIGNALS AT TP7 AND TP2 ON CARDS 44P0506 (MAINFRAME SLOTS 2 AND 5). THE OSCILLOSCOPE IS SET TO 2 VOLTS/CM

Figure V-20. Sense/Inhibit Card Waveforms

## CHAPTER V MEMORY



NOTES:

1. FOR THE ABOVE WAVEFORMS, THE OSILLOSCOPE SWEEP TIME IS SET TO 100 NANOSECONDS/CM
2. MSPX+ IS THE MEMORY START PULSE AT PIN 90 ON CARD 44 P0599 (MAINFRAME SLOT 6). THE OSCILLOSCOPE IS SET TO 5 VOLTS/CM
3. THE CURRENT SOURCE PULSES ARE THE POSITIVE AND NEGATIVE CURRENT SOURCES ON THE CARD 44PO578. THE SIGNALS ARE CURRENT PULSES FLOWING THROUGH THE WIRES CONNECTED TO POINTS L AND M ON SHEET 10 OF LOGIC DIAGRAM $91 C 0346$. THE OSCILLOSCOPE IS SET TO 200 MILLIAMPERES/'CM

Figure V-21 Driver/Sink Switch Card Waveforms

## CHAPTER VI

## DIRECT MEMORY ACCESS AND INTERRUPT

## CHAPTER VI <br> DIRECT MEMORY ACCESS AND INTERRUPT

## SECTION 1 FUNCTIONAL DESCRIPTION

### 1.1 GENERAL

The direct memory access and interrupt circuits (DMA/I), contained on the circuit card 44P0023, allow I/O data transfers to occur under external control.

The direct memory access circuits (DMA), when used with the optional BIC, allow peripheral devices on the I/O bus to transfer data to or from computer memory while temporarily halting the processing of the stored program. The program remains halted for 1.66 microseconds or $1-3 / 4$ computer cycles. The cycle-stealing procedure does not disturb the contents of the operation registers (A, B, X, and P); thus, the program can proceed normally at the conclusion of the data transfer. This process is referred to in this manual as trapping. To preclude excessive preemption of the computer time from the stored program, one program instruction is performed between each successive trap. Data can be transferred between the computer memory and devices with this method at rates up to 382,720 words per second.

The interrupt circuits allow certain computer options (PF/R, RTC, PIM, and BIC), on a priority basis, to request the computer to execute an instruction independent of the program in progress. When two or more interrupt requests are received simultaneously, the hard-wired system priority scheme determines which option has priority. During the interrupt, the computer is directed to a memory address specified by the interrupting option and, then, executes the instruction stored in that location. Execution of any instruction stored in memory, except an I/O command, can be requested. Normally, the instruction is a jump and mark (JMPM) command, which results in the processing of an I/O subroutine.

The DMA/I consists of an interrupt/trap detect, interrupt/trap sequencer, and data output gating sections as illustrated in figure VI-1. The interrupt/trap detect section detects the presence of a trap or interrupt request, provides proper detect timing, and inhibits detection of traps or interrupts under certain conditions. The interrupt trap sequencer section controls critical CPU functions in the proper sequence to perform an interrupt, trap-in, or trap-out. The data output gating section controls the transfer of data during trap-out.

## CHAPTER VI <br> DIRECT MEMORY ACCESS AND INTERRUPT

## $1.2 \quad$ TRAPS

Traps from selected devices can be used to input a word of data directly to a selected memory address (trap-in) or to read out a word from the computer memory (trap-out); this delays the stored program for 1.66 microseconds. Data transferred in this manner does not disturb the contents of the operation registers, thus enabling the program to proceed normally at the conclusion of the transfer. Only one word of data can be transferred during each trap, and a minimum of 1.0 microsecond is required for the main program between trap sequences. Thus, the maximum data transfer rate is one word each 2.61 microseconds, or 382,720 words per seconds.

When a trap request from a device is received by the DMA, it is detected unless a specific inhibit signal is present. Figure VI. 2 shows the general timing sequence used in detecting and processing a trap-out request.

When a Trap-Out Request (TPOX-I) is detected, the first sequence flip-flop (ICLX) is set. This sets the interrupt acknowledge flip-flop, placing signal IUAX-I on the I;O bus to notify the requesting device that its request has been acknowledged. The peripheral device then places the desired memory address on the E bus, from which it is gated by the computer into the $L$ (memory address) register, via the $C$ bus. A Function Ready (FRYX-I) signal is


Figure VI-1. DNAA/I Functional Block Diagram

CHAPTER VI
DIRECT MEMORY ACCESS AND INTERRUPT


Figure VI-2. Trap-Out Timing Sequence

CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

then placed on the $E$ bus by the computer. The requesting device removes the memory address from the E bus on the trailing edge of FRYXI. A memory cycle is initiated, bringing the desired data from memory into the $W$ register, from which it is gated onto the $E$ bus, via the $A$ and $C$ buses. A Data Ready (DRYX-I) signal then gates the data from the $E$ bus into the data register of the requesting device, after which TPOX.I and IUAX.I are removed from the E bus, flip.flop ICLX is reset, and the trap sequence is ended.

Figure VI. 3 shows the timing sequence for processing a trap-in request. When a Trap-In Request (TPIX-I) is detected, flip.flop ICLX is set, and IUAX.I is generated, acknowledging the request. The device then places the desired memory address on the E bus, from which it is gated by the computer into the L. register, via the C bus. The device then removes the address from the E bus on the trailing edge of FRYX-I. The W register is cleared to receive the input data. The device places the cata on the $E$ bus, where it is gated onto the $C$ bus. The data are then gated into the $W$ register by DRYX- for storage in the memory address specified by the trap address in the L register. The signals on the I/O bus are then removed and flip-flop ICLX is reset, ending the trap-in sequence.

### 1.3 INTERRUPTS

Figure VI- 4 shows timing sequences for detecting and processing interrupts. When an Interrupt Request (IURX-1) signal from an option is received, it is detected unless a specific inhibit signal is present. Detection of the interrupt request sets flip-flop ICLX + . This immediately sets the Interrupt Acknowledge (IUAX-I) flip-flop, notifying the interrupting device that its interrupt has been acknowledged. The device then places a memory address on the E bus, from which it is gated by the computer into the $L$ register, via the C bus. A memory start clock signal is then initiated, bringing the contents of the memory address (the interrupt instruction) into the W register. During the first half of the memory cycle, the instruction that was interrupted is executed by the CPU. During the second half of the memory cycle, the interrupt instruction is transferred from the W register to the $U$ register and examined to determine whether it is a one-word or two word instruction. One-word instructions are executed at the completion of the memory cycle. If a two word instruction is indicated, the memory address from the $E$ bus is strobed onto the C bus, where it is incremented and placed in the L register. A new memory cycle is then initiated, bringing the second woro to the $U$ register. If the interrupt instruction is a JMPM, an Interrupt Jump (IUJX-I) signal is generated, inhibiting the interrupt request capability of the controllers until reenabled by the program.

CHAPTER VI
DIRECT MEMORY ACCESS AND INTERRUPT


Figure VI-3. Trap-In Timing Sequence

## CHAPTER VI

 DIRECT MEMORY ACCESS AND INTERRUPT

Figure VIA nterrupt Timing Sequence

### 1.4 DATA OUTPUT GATINGS

The data output gating section in the DMA provides sequence control signals for data being transferred from memory to an interrupting device (trap-out). The signal flow path is shown in figure VI. 5 .

The data word is transferred to the W register at the beginning of the memory cycle. TDOX + , a sequence signal generated by the DMA, gates the data word onto the A bus, and from there automatically to the C bus. It is then gated onto the E bus for transfer to the requesting device by $\mathrm{EBDX}+$. This signal is generated in the CPU as a result of EBD1-from the DMA.

### 1.5 UNINTERRUPTABLE SEQUENCES

Certain restrictions regarding the use of traps or interrupts by devices must be considered by the programmer when preparing program routines involving traps or interrupts. This section describes the conditions under which interrupt and trap requests are not recognized.

If two or more trap or interrupt requests occur on the same trailing edge of the interrupt


Figure VI-5. Trap-Out Data Path

## CHAPTER VI

## DIRECT MEMORY ACCESS AND INTERRUPT

clock (IUCX-I), the system priority scheme determines which interrupting device has the highest priority and allows only that interrupt or trap request to remain.

Interrupt or trap requests can be raised by an external device only on the trailing edge of IUCX-I. When a trap or interrupt request has been recognized, IUCX-I is held true for the remainder of the trap or interrupt operation. Thus, it is impossible for a trap or interrupt request to occur while a current trap or interrupt is in process.

### 1.5.1 Interrupt Requests

When program loops contain only uninterruptable instructions, interrupts cannot occur. Thus, when recognition of an interrupt is imperative (such as with the PF/R), at least one No Operation (NOP) instruction must be added to such loops. Two NOP instructions are required after two or more external control (EXC) instructions.

The conditions under which interrupt requests are not recognized are listed below, with the significant inhibiting term in each case given in parentheses.
a. During the operand cycle of an Increment Memory and Replace (INR) instruction (FEIX + ).
b. At the beginning of a Halt (HLT) instruction (FEIX + ).
c. During addressing cycles (including indirect addressing) that occur during jump, jump and mark, execute, or sense instruction when the jump condition is met (JCMX-).
d. During any 1/0 instruction (K3XX).
e. Until at least one interruptable instruction has occurred after an EXC instruction (FRCX.).
f. During any shift instruction [ $(\mathrm{K} 2 \mathrm{XX}+\cdot \mathrm{AC} 4 \mathrm{X}+)$ negated $]$.
g. During a shift that is a part of a multiply or divide operation (SHC3.).
h. For one cycle immediately following a shift operation during which a trap occurred (TOSX-).
i. During a manual step (SOPX.).
i. In step mode, i.e., when halted (ROHX-).
k. When a manual or programmed halt is in process (HTCX-).
I. Until run mode has been fully entered (STRX-).
m . At times other than during the timing window consisting of phase clock false and fetch instruction true (PHCX-, FEIX + ).

### 1.5.2 Trap Requests

The following are the conditions under which trap requests are not recognized, with the significant inhibiting term in each case given in parentheses at the end of each statement.
a. During the data transfer portion of any I/O instruction (FRCX-).
b. During the operand access portion of an INR instruction (IMCX-).
c. During a manual step (SOPX-).
d. When halted (EPHX + ).
e. At times other than during the timing window consisting of phase clock true and execute phase true (PHCX + , $\mathrm{EPHX}+$ ).

## SECTION 2 INTERFACE DATA

### 2.1 GENERAL

This section describes $1 / O$ interface, trap and interrupt sequences, and CPU interface signals.

### 2.2 I/O INTERFACE

The DMA/I interfaces with the devices via the $1 / O$ bus using the standard $E$ bus lines (EBXX) plus the following control lines: IUAX-I, IURX-I, TPOX-I, TPIX-I, IUCX-I, and IUJX-I. The lines are logically true at $O V$ and logically false at +3 V . A total of ten receivers or drivers can be connectecl to each control line.

### 2.2.1 Interrupt Acknowledge (IUAX-I)

This control signal is set true by the CPU to acknowledge the receipt of an interrupt, a trap-in, or a trap-out. The interruptirg or trapping device can transfer an address to the computer and receive data from or send data to the computer only when this control signal is true. IUAX-I also inhibits device address decoding in every device during the address phase of an interrupt or DMA operation. This prevents the device from interpreting the lower-order bits of a rnemory address as a device address.

### 2.2.2 Interrupt Request (IURX-I)

By setting IURX-I true, the interrupting device requests the CPU to execute an instruction. The address of this instruction is placed on the $E$ bus by the interrupting device upon receipt of IUAX-I from the computer.

### 2.2.3 Trap-out Request ('TPOX-I)

By setting TPOX-I true, the trapping device requests the CPU to transfer one word of data from memory. The address of this word is placed on the $E$ bus by the controller upon receipt of IUAX-I from the computer.

CHAPTER VI
DIRECT MEMORY ACCESS AND INTERRUPT

### 2.2.4 Trap-In Request (TPIX-I)

By setting TPIX-I true, the trapping device requests the CPU to transfer one word of daia to memory. The address of this word is placed on the E bus by the device upon receipt of IUAX-I from the computer.

### 2.2.5 Interrupt Clock (IUCX-I)

This control signal is a 0.58 MHz clock from the CPU and is disabled by IUAX.I. When IUAX-I is false, the clock is present on the IUCX-I line. When IUAX-I is true, IUCX-I is held true. The true-to-false transition of IUCX-I sets the request flip-flops (IURX-I, TPOX-I, and TPIX-I) in the respective device.

### 2.2.6 Interrupt Jump (IUJX-I)

This control signal from the CPU inhibits interrupts from PIMs that occur after a jump and mark instruction when that instruction is the result of an interrupt request. This signal becomes true 1.425 microseconds from the false-to-true transition of IUAX-I and remains true for 237.5 nanoseconds (the PIM stays inhibited and is re-enabled under program control).

### 2.3 TRAP-OUT AND TRAP-IN SEQUENCES

A controller communicating with the DMA must generate or respond to the following signals: IUAX-I, TPOX-I, TPIX-I, IUCX-I, FRYX-I, DRYX-I, and EBNX-I, plus Priority-In (PRMX-I) and Priority-Out (PRNX-I) signals. The trap-out and trap-in sequences contain three phases: request, address, and data. Refer to figures VI. 6 and VI. 7 during the description.

### 2.3.1 Request Phase

The requesting device having the highest priority generates a cycle-stealing request (sets TPOX-I or TPIX-I true) on the trailing edge of IUCX-I and waits for IUAX-I from the computer.

### 2.3.2 Address Phase

IUAX.I is received by the requesting device, thereby holding IUCX-I true. The device then places the memory address, into or from which data are to be read, on the $E$ bus and waits for the trailing edge of FRYX-I.

## CHAPTER VI

 DIRECT MEMORY ACCESS AND INTERRUPT
$T_{0}$ is the start of the output sequence.
Logic levels: true $0 \mathrm{~V} d c$, false $\quad+3 V d c$.

DThTV time when signal is settling.
TPOX-I is normally off at $T_{1440^{\circ}}$; it must be off by $T_{1600^{\circ}}$
$E B(n)-I$ (memory address) is normally on at $T_{0}$; it must be on by $T_{380^{\circ}}$ It is normally off at T ?20; it must be off by $\mathrm{T}_{920}$.

Figure VI.6. Trap-Out Timing

CHAPTER VI
DIRECT MEMORY ACCESS AND INTERRUPT

$T_{0}$ is the start of the input sequence.
Logic levels: true $=0 \mathrm{~V}$ dc,
false $=+3 \mathrm{~V} d c$.
TPIX-I is normally off at $T_{1440}$; it must be off by $T_{1600^{\circ}}$
$E B(n)-I$ (memory address) is normally on at $T_{0}$; it must be on by $T_{380^{\circ}}$. It is normally off at $\mathrm{T}_{720}$; it must be off by $\mathrm{T}_{920}$.
$\mathrm{EB}(\mathrm{n})-\mathrm{I}$ (input data) is normally on at $\mathrm{T}_{720}$; it must be on by $\mathrm{T}_{1000}$. It is normally off at $T_{1440}$; it must be off by $T_{1600}{ }^{\circ}$

Figure VI.7. Trap-In Timing

CHAPTER VI
DIRECT MEMORY ACCESS AND INTERRUPT

### 2.3.3 Data Phase

At the trailing edge of FRYX-I, the device removes the address from the $E$ bus. Data are then placed on the $E$ bus by either the computer or the requesting device. These data are gated into the device or into the computer at the trailing edge of DRYX-I. All signals are removed from the bus when IUAX-I goes false.

### 2.4 INTERRUPT SEQUENCES

A controller communicating with the interrupt circuits must generate or respond to the following signals: IUAX-I, IUCX-I, IURX-I, EBNX-I, PRMX-I, and PRNX-I. The interrupt sequence contains two phases: request and address. Refer to figure VI-8 during the description.

### 2.4.1 Request Phase

The requesting option having the highest priority generates an interrupt request (sets IURX-I true) on the trailing edge of IUCX.I. The option then waits for IUAX-I from the computer.

### 2.4.2 Address Phase

When the CPU recognizes the request, it sets IUAX-I true, thus holding IUCX-I true. Upon receipt of IUAX-I from the computer, the requesting option places the address containing the instruction to be executed on the $E$ bus. The instruction at this address can be ary except an I/O instruction. In the case of a two-word instruction, the CPU ORs a one into bit 0 of the second word, making this address an odd number. The address placed on the $E$ bus by the requesting option must be an even number. If the instruction is JMPM, the device receives IUJX-I from the computer. IUJX-I resets the master enable in every option capable of making a request (except the RTC), thereby inhibiting further interrupts from these options during the subsequent subroutine. The address phase ends when IUAX-I becomes false. All signals are removed from the bus at this time.

### 2.5 CPU INTERFACE SIGNALS

Signals from the CPU to the DMA/I are described in table VI-1. Signals from the DMA/I to the CPU are listed in table VI-2.

$T_{0}$ is the start of the input sequence.
Logic levels: true $=0 \mathrm{~V} \mathrm{dc}$, false $=+3 V \mathrm{dc}$.

IURX-1 is normally off at $T_{1680}$; it must be off by $T_{1800^{\circ}}$
EB(n)-1 is normally on at $T_{0}$; it must be on by $T_{380}$. It is normally off at $T_{1680}$; it must be off by $T_{1800}{ }^{\circ}$

IUJX-I is present for a jump and mark instruction.

Figure VI-8. Interrupt Timing

Table VI-1. DMA Signals from the CPU

| Signal | Description |
| :---: | :---: |
| ACOX + | Address code 0 |
| AC2 $\mathrm{X}+$ | Address code 2 |
| AC4X + | Address code 4 |
| CL1X + | Clock 1 |
| DRYX + | Data Ready |
| EJIX. | Execute jump instruction |
| EPHX | Execute phase instruction |
| FEIX + | Fetch instruction |
| FRCX | Function ready control |
| FRYX + | Function ready |
| HTCX | Halt control |
| IAPX + | Instruction cycle address phase |
| IMCX- | Increment memory |
| JCMX | Jump condition met |
| K1XX + | Class code 1 |
| $\underline{K} 2 \times X+$ | Class code 2 |
| K3XX + | Class code 3 (any 1/O instruction) |
| MCLX + | Master clock |
| PHCX. | Phase clock |
| ROHX + | Reset on halt |
| SHC3. | Shift control enable |
| SHFX. | Shift |
| SOPX | Stop |
| SYRT + | System reset |
| WXXX. | W register bits 00 through 17 |


| Signal | Description |
| :---: | :---: |
| ABXX | A bus bits 00 through 17 |
| CWIX. | Clear W register |
| EBD1. | $E$ bus drive |
| EBR1. | $E$ bus receive |
| EMRX + , EMRX | $E$ and $M$ bus receive |
| FCYX. | Full cycle |
| ICLX- | Inhibit clock |
| IIAX. | Increment interrupt address |
| IUAX + , IUAX. | Interrupt acknowledge |
| IUCX + | Interrupt clock |
| IUJX + | Interrupt jump |
| MIDN2 + | Multiply/divide negative |
| PHC3. | Phase clock inhibit |
| SW1X. | Set W register |
| TAIX. | Trap address in |
| TDIW. | Trap data in write |
| TOSX. | Trap on shift |
| TRSC. | Trap start clock |

## SECTION 3 <br> THEORY OF OPERATION

### 3.1 GENERAL

The theory of operation for the DMA. 1 is divided into three functional elements: interrupt/trap detection, interrupt trap sequencer, and data output gating. The DMA/I logic diagram 91D036? should be referred to during the description. Throughout the description, logic diagram locations of the mnemonics are given in parentheses. For example, TPRX. (1C1) means that TPRX- appears on sheet 1 in zone Cl of the logic diagram. The DMA/I mnemonics are described at the end of this section.

### 3.2 INTERRUPT/TRAP DETECTION

When IURX-I (1C4) is received on the I/O bus, it is inverted to form IURX + , which enables the interrupt detection logic. An interrupt will then be detecied at the first Master Clock (MCLX + ) (1C3) when Phase Clock Minus (PHCX-) (2D8) and Fetch Instruction Cycle (FEIX + ) (1D5) are both true, provided no inhibiting condition exists. When detection occurs, the first sequencer flip flop (ICLX) (1C3) is set.

When TPOX-I or TPIX-I (1C2) is received on the I/O bus, it produces TPOX + or TPIX + , which enables the trap detection $\operatorname{logi}$ : A trap will then be detected at the first MCLX + when PHCX + (2D7) and Execute Phase (EPHX + ) (1C5) are both true, provided no inhibiting condition exists. When detection occurs, flip-flop ICLX is set.

### 3.3 INTERRUPT/TRAP SEQUENCER

The interrupt/trap sequencer functions consist of three sections: interrupt, trap out, and trap in.

### 3.3.1 Interrupt

The description of the interrupt function of the interrupt/trap sequencer is presented in terms of MCLX + periods. Refer to figures VI. 9 and VI-10 for the interrupt flow diagram and the interrupt timing diagram, both of which reference the appropriate MCLX + periods.

During clock period 1; both FEIX + arid PHCX are true, IURX + is true, and no interrupt inhibits are present.


Figure VI-9. Interrupt Flow Diagram

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT



Figure VI-10. Interrupt Timing Diagram

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

On the trailing edge of MCLX + at the beginning of period 2, the Inhibit Clock (ICLX) (1C3) flip-flop is set. The Interrupt Acknowledge (IUAX) (1C6) flip-flop is immediately set by ICLX + (1C7) going true. Interrupt Clock (IUCX +) (1B4) is held true for the duration of IUAX + . ICLX $-(1 C 3)$ prevents Clock $1(C L 1 X+)(1 B 7)$ from occurring at the end of this period.

The ICLX flip-flop is reset on the trailing edge of MCLX + at the beginning of the third period. This removes the dc set from the IUAX flip.flop and prevents the IUAX (1C6) flipflop from setting. The IUAC flip-flop is not used in the interrupt sequence. Also, on the trailing edge of the third master clock pulse, Interrupt/Trap Timing flip-flop 1 (IT1X) (2D7) is set. This, in turn, causes the E and M Bus Receive (EMRX.) (1B2) signal and the Trap Address In (TAIX-) signal to go true. EMRX clears the arithmetic unit of the computer momentarily to allow the interrupt address to be received from the 1/O bus. TAIX- (2D5) generates the E Bus Receive (EBRX + ) signal, which gates the interrupt address from the I/O bus onto the C bus. TAIX. also generates SETL + , which sets the interrupt address into the $L$ register from the $C$ bus.

Function Ready (FRYX + ) goes true at the beginning of clock period 4. Neither the interrupt circuits nor the requesting option use FRYX + during an interrupt.

On the trailing edge of the master clock at the beginning of clock period 5, flip-flop IT1X is reset and flip-flop IT2X (2D6) is set. EMRX and TAIX. go false, removing EBRX + , SETL + , and FRYX + . A Memory Start Clock (MSCX + ) is also issued on the trailing edge of master clock. This pulse initiates a memory cycle to bring the instruction at the interrupt address into the W register. During the first two of the four clock periods required for the memory cycle, the interrupted instruction is executed.

At the beginning of clock period 7 , the interrupt instruction is set into the $U$ register from the W register. Also, on the trailing edge of the master clock from the previous period, the IT1X flip-flop is again set. If the interrupt instruction is a one-word instruction, it is executed on the following cycle (beginning at the end of the eighth clock period). If the instruction is a two-word instruction, the Increment Interrupt Address (IIAX.) (2C6) signal and EIRX - go true. EMRX- again clears the arithmetic unit. IIAX- causes EBRX + to again go true to gate the interrupt address onto the C bus from the I/O bus. At the same time, IIAX- ORs a one into bit 0 on the $C$ bus via the $A$ bus. By this method, the interrupt address is incremented to form the address of the second word of the two-word instruction. The address is placed in the $L$ register at the end of the eighth period by CLIX + , which results in SETL +. If the two-word instruction is a JMPM instruction. Interrupt Jump (IUJX + ) (1D6) is issued during the eighth period to inhibit the interrupt

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

request capability of the controllers. The interrupt is complete at the end of the eighth period.

### 3.3.2 Trap Out

The description of the trap-out function of the interrupt/trap sequencer is presented in terms of MCLX + periods. Refer to figures VI-11 and VI-12 for the trap flow diagram and the trap timing diagram, both of which reference the appropriate MCLX + periods.

During clock period 1. both PHCX + and EPHX + are true, Trap Request (TPRX + ) (1C1) is true, and no inhibits are present.

On the trailing edge of MCLX + at the beginning of period 2 , flip-flop ICLX is set and it remains set for the duration of the trap. ICLX + is inverted to form the Multiply/Divide Negative (MDN2 + ) (1D3) signal, which selects the arithmetic bus. It is also inverted to form ICLX. (1C2) which inhibits CL. $1 \times$ and CL2X + and holds PHCX + and EPHX + false. ICLX + going true immediately sets the IUAX flip.flop until the end of clock period 7. IUCX + is held true during this time by IUAX.

On the trailing edge of $M C L X+$ at the beginning of period 3 , flip-flop IUAC is set. This


Figure VI-11. Trap Flow Diagram


Figure VI-12. Trap Timing Diagram

## CHAPTER VI <br> DIRECT MEMORY ACCESS AND INTERRUPT

allows the IUAX flip-flop to be reset near the end of the trap sequence while the ICLX flip. flop remains set. The trailing edge of MCLX + also sets the first IT1X flip.flop. IT1X. produces Phase Clock 3 (PHC3.) (1B2). Also, with flip.flop IT2X false, IT1X produces TAIX. This, in turn, generates in EMR $\Re^{\prime}$, EBRX + , and SETL + .

EMRX clears the arithmetic unit of the computer momentarily to allow the trap address to be received from the I/O bus. EBRX + gates the trap address from the I/O bus onto the $C$ bus. SETL + then sets the address into the $L$ register from the $C$ bus. PHC3. enables PHCX + during period 4. TAIX- and the resulting signals remain true throughout periods 3 and 4.

During clock period 4, PHCX + and TAIX. combine on processor card 4 (44P0593) to form FRYX + . FRYX + is gated with MCLX + in the trap sequencer to form the Clear $W$ Register (CW1X.) (1A5) and Trap Start Clock (TRSC.) (1B4) signals. CW1X- clears the W register. TRSC- initiates a computer memory cycle. During the first two clock periods of the four required for this memory cycle, the contents at the trap address are brought out of memory and into the $W$ register. FRYX + also goes out on the I/O bus to signal the requesting device controller to remove the trap address from the E bus.

On the trailing edge of MCLX + at the beginning of clock period 5, flip-flop IT1X is reset. Thus, TAIX goes false and, as a result, EMRX., EBRX,$+ \mathrm{SETL}+$, and PHC3. go false. Also, on the trailing edge of MCLX + , the second Interrupt/Trap Timing (IT2X) flip-flop (2D6) is set. IT2X + results in EMRX., Trap Data Out (TDO1•), and E Bus Drive 1 (EBD1-) signals. EMRX- again clears the computer arithmetic section. TDO1- enables the data output logic, which gates the contents of the $W$ register onto the $C$ bus via the $A$ bus. EBD1 generates EBDX + , which gates the contents of the $C$ bus into the I/O bus. IT2X + and the resulting signals remain true until the end of period 7 .

On the trailing edge of MCLX + at clock period 6 , flip-flop ITIX is again set. IT1X, via PHC3-, enables PHCX + on processor card 4.

During clock period 7, PHCX + is true. PHCX + and EBDX + combine with timing signals on processor card 4 to form DRYX + . This signal is sent to the requesting device on the I/O bus to clock the data on the I/O E bus into the device. Note that DRYX + for trap-out is 170 rather than the normal 237.5 ranoseconds. This ensures that the trailing edge of FRYX + occurs before any data are removed from the I/O bus.

On the trailing edge of MCLX + at the beginning of clock period 8, flip.flops IUAX, IT1X, and IT2X are reset. Thus, EBD1, TDOX., EMPRX-, and EBDX + go false. IUCX + goes false as IUAX is reset. The requesting device removes TPRX $+(1 \mathrm{Cl})$ during this period
following the trailing edge of $\operatorname{DRYX}+$, which occurs before the end of period 7. The trailing edge of MCLX + at the end of period 8 resets flip-flop ICLX to end the trap out sequence.

### 3.3.3 Trap In

The description of the trap-in function of the interrupt/trap sequencer is presented in terms of MCLX + periods. The trap-in function during the first three MCLX + periods is the same as the trap-out function; therefore, this description starts with clock period 4. Refer again to figures VI-11 and VI-12 during this description.

At the start of clock period 4, PHCX + and TAIX- combine on processor card 4 to form FRYX + . FRYX + is gated with MCLX + in the trap sequencer to form CW1X- and TESC-CW1X- clears the $W$ register and TRSC- initiates a memory cycle. However, this memory cycle serves no useful function in the trap-in sequence. FRYX + also goes out on the 1/O bus to signal the requesting device controller to remove the trap address from the $E$ bus and to place the data onto the $E$ bus.

On the trailing edge of MCLX + at the beginning of clock period 5, flip-flop IT1X is reset. Thus, TAIX- goes false and, as a result, EMRX-, SETL + , and PHC3- go false. Also, on the trailing edge of MCLX + , flip-flop IT2X is set. IT2X + results in EMRX-, Trap Data in (TDI1-) (2B7), and E Bus Receive (EBR1-) (2A7) signals. EMRX- again clears the computer arithmetic section. TDI1-generates the Not Full Cycle (i.e., half cycle) (FCYX-) (1A6) signal to the memory control card and enables logic for the generation of the Trap Data In Write (TDIW + ) (1B7) and Set W Register (STW1-) (1A6) signals.

EBR1-generates EBRX + , which gates the contents of the $1 / O E$ bus onto the $C$ bus. IT2Xand the resulting signals remain true until the end of period 7 .

On the trailing edge of MCLX + at the beginning of clock period 6, flip-flop IT1X is again set. IT1X, via PHC3, enables PHCX + on processor card 4. IT1X + also sets the TDIW (1A7) latch. TDIW provides a write signal to memory during the remainder of the trap sequence.

During clock period 7, PHCX + is true. PHCX + and EBRX + combine on processior card 4 to form DRYX + . DRYX + and MCLX + are gated by TDIl in the trap sequencer to form STW1-, which transfers the data into the $W$ register from the $C$ bus. DRYX + is also gated by MCLX + to form TRSC. TRSC. initiates a clear write half cycle memory operation that stores the contents of the $W$ register in the location specified by the trap address in the $L$ register during period 8.

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

On the trailing edge of MCLX + at the beginning of period 8, flip-flops IUAX, IUCX, ITIX, and IT2X, as well as TDIW., are reset. Thus, EBR1-, TDIX., EMRX., EBRX + , and FCYX. go false. IUCX + goes false as IUAX is reset. The requesting device removes TPRX + (1C1) during this period following the trailing edge of DRYX + , which occurs at the end of period 7. The trailing edge of MCL.X -- at the end of period 8 resets flip-flop ICLX to end the trap-in sequence.

### 3.4 DATA OUTPUT GATING

The data output gating section gates the contents of the W register onto the A bus during the data output portion of a trap-out. The Bar Output (WXXX.) (3BCD8) of each W register is first inverted and then NANDed with TDOX from the sequencer logic. The NAND gate output is ORed directly to the corresponding bit of the A bus (ABXX). The data go automatically from the $A$ bus to the $C$ bus. From there, it is gated onto the 1/O bus by EBDX, which occurs as a result of a sequencer output (EBD1-) (2B7).

### 3.5 MNEMONICS

DMA/I mnemonics, with their definitions, are listed alphabetically in table VI-3.
Table VI.3. Mnemonic List

| Mnemonic | Definition |
| :--- | :--- |
| AB00 through |  |
| AB17 |  |\(\left.\quad \begin{array}{l}Arithmetic Bus Bit 0 through 17: This bus <br>

has memory data applied to it on trap-out.\end{array}\right\}\)

# Table VI-3. Mnemonic List (continued) 

| Mnemonic <br> CLIX + | Clock One: Resets trap on shift flip-flop. |
| :--- | :--- |
| DRYX + | Data Ready: Starts write cycle of trap data <br> in and acts as a set strobe for the W register <br> on trap-in operations. |
| EBR1. | E Bus Receive: Selects time when data are <br> input on trap operation. |
| EBD1. | E Bus Drive: Selects time when data are <br> output on trap operation. |
| ESIX. | Execute Jump Instruction: Decodes JMPM on <br> interrupt. |
| EMRX. | E and M Memory Bus) Receive: Clears the <br> arithmetic unit momentarily for the passing <br> of data from memory to I/O cable or I/O <br> cable to memory. |
| FCYX. | Execute Phase: Separates memory cycle into <br> execution phase and address phase; used in <br> timing trap detection. |
| FEIX + | Full Cycle (Memory): When this signal is <br> false, the memory requires two start clocks <br> for operation, first read and second read |
| or write depending upon the operator. This |  |
| signal delays the write operation on trap-in. |  |

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

Table VI-3. Mnemonic List (continued)

Mnemonic

HTCX

IAPX +

ICLX

IIAX

IMCX

IT1X

IT2X

IUAC

IUAX +

UCX +

IUJX +

Halt Control: Output of halt control flip. flop; inhibits interrupts during a halt.

Instruction Address Phase: Decodes inter rupt jump and inhibits interrupts during shift.

Inhibit Clock: Inhibits phase clock, clock 1, and clock 2 during selected portions of inter. rupt and trap. Gates set pulse to interrupt or trap acknowledge.

Increment Interrupt Address: Adds one to interrupt address when interrupting to double-word instructions.

Increment Memory Control: Inhibits trap request during increment memory operations.

Interrupt/Trap Timing 1: Provides timing for interrupt and trap operations.

Interrupt/Trap Timing 2: Provides timing for interrupt and trap operations.

Iriterrupt Acknowledge Control: Allows resetting of interrupt acknowledge prior to the resetting of inhibit clock during trap operations.

Iriterrupt Acknowledge: Provides timing for internal and external control during interrupt and trap operations.

Iriterrupt Clock: Provides external clock to control interrupt and trap request sequencing.

Interrupt Jump: An external signal gen-

Table VI-3. Mnemonic List (continued)

| Mnemonic | Definition |
| :---: | :---: |
|  | erated when the interrupt instruction is JMPM; disables the PIM. |
| IURX + | Interrupt Request: External input requesting interrupt sequence. |
| JCMX | Jump Condition Met: Inhibits interrupts during JMP. |
| KIXX + | Class 1: True for all single-word addressing instructions; decodes IIAX. |
| K2XX + | Class 2: Decodes shift instructions so that interrupt sequences can be inhibited. |
| K 3 XX + | Class 3: Decodes all 1/O instructions; prevents interrupt detection during 1/O instructions. |
| MDN2 + | Multiply Divide Negative: Selects arithmetic bus during interrupt or trap. |
| PHC3. | Phase Clock 3: Phase clock gate signal to control phase clock during trap operations. |
| PHCX | Phase Clock: Decodes interrupt jump and timing of trap operations. |
| ROHX + | Reset on Halt: Resets control flip-flops. |
| SHC3. | Shift Control Gate 3: Enables SHCX + on shift instructions to inhibit interrupt detection. |
| SHFX. | Shift: Enables shift operation on shift, multiply, and divide operations; enables trap-on shift flip-flop if a trap occurs during a shift operation. |
| SOPX. | Stop: Provides control for manual halt and step operations; inhibits interrupt during step operation. |

## CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT

Table VI.3. Mnemonic List (continued)

| Mnemonic | Definition |
| :---: | :---: |
| STRX. | Start: Provides control for manual step and run; inhibits interrupt during step operation. |
| STW1. | Set W Register: Sets the W register during a trap-in. |
| SYRT + | System Reset: Front panel switch to initialize system. |
| TAIX. | Trap Address Input: Selects time when address is input on trap or interrupt operations. |
| TDIW. | Trap Data In Write: Provides write signal to memory on second half-cycle of trap-in. |
| Tosx. | Trap On Shift: Detects and stores trap on shift, multiply, or divide; readdresses next instruction. |
| TPIX + | Trap Input: External trap input signal. |
| TPOX + | Trap Output: External trap output signal. |
| TPRX + | Trap Request: Provides trap request signal frorn TPOX and TPIX. |
| TRSC. | Trap Start Clock: Initiates memory cycles during trap-in and trapout. |
| W00X. through W17X. | Memory Word Buffer: Bits $00-17$ gate data on trap output from memory data register to A bus. |

## SECTION 4 <br> MAINTENANCE

### 4.1 GENERAL

There are no adjustable components, such as variable resistors or capacitors, on the DMA/I circuit card. This section provides simple test programs and procedures to assure satisfactory DMA/I operation. During the tests, disconnect the I/O cable from card slot 26 of the computer mainframe.

## $4.2 \quad$ TRAP.OUT TEST

The trap-out test assures that the trap-out function of the DMA is operating satisfactorily.
a. Load the following program into the indicated memory addresses.

| Memory Address | Octal Code | Description |
| :---: | :---: | :---: |
| 000 | 052525 | Bit pattern 0101010101010101 |
| 100 | 005000 | NOP |
| 101 | 005000 | NOP |
| 102 | 005000 | NOP |
| 103 | 005000 | NOP |
| 104 | 001000 | JMP to address 100 |
| 105 | 000100 |  |

b. Set the $P$ register to 000100 and start the program by pressing the RUN switch on the computer console.
c. Ground the TPOX-I signal at pin 37 of DMA/I card slot 15 . This simulates a trap out signal from a device requesting the computer to transfer one word of data from memory.

## CHAPTER VI

## DIRECT MEMORY ACCESS AND INTERRUPT

d. Sync oscilloscope to DRYX + at pin 24 of slot 13 in the computer mainframe. With the oscilloscope, check logic levels of EB00-I through EB15-I to confirm the bit pattern (0101010101010101) stored at memory address 0 . Refer to table VI. 4 for I/O connector pins and logic levels of the $E$ bus signals.
e. Halt the program and load the inverse bit pattern (1010101010101010) into memory address 0 .
f. Start program by pressing the RUN switch on the computer control panel.
g. Confirm again the logic levels of EB00-I through EB15-I, this time for the inverse bit pattern.

Table VI-4. Pin Assignments and Logic Levels for I/O Lines

| Signal | Slot 26 | 052525 Bit Pattern | 0125252 Bit Pattern |
| :---: | :---: | :---: | :---: |
| EB00.1 | 2 | 1 | 0 |
| EB01.1 | 4 | 0 | 1 |
| EB02-1 | 6 | 1 | 0 |
| EB03.1 | 8 | 0 | 1 |
| EB04-1 | 10 | 1 | 0 |
| EB05.1 | 11 | 0 | 1 |
| EB06.1 | 12 | 1 | 0 |
| EB07-1 | 13 | 0 | 1 |
| EB08-I | 14 | I | 0 |
| EB09.1 | 15 | 0 | 1 |
| EB10.1 | 16 | 1. | 0 |
| EB11.1 | 17 | 0 | 1 |
| EB12.1 | 18 | I | 0 |
| EB13-1 | 19 | 0 | 1 |
| EB14-I | 20 | a | 0. |
| EB15-1 | 21 | () | 1 |

## CHAPTER VI <br> DIRECT MEMORY ACCESS AND INTERRUPT

### 4.3 TRAP.IN TEST

The trap-in test assures that the trap-in function of the DMA is operating satisfactorily.
a. Load the following program into the indicated memory addresses.

| Memory <br> Address | Octal <br> Code | Description |
| :--- | :--- | :---: |
| 100 | 005000 | NOP |
| 101 | 005000 | NOP |
| 102 | 005000 | NOP |
| 103 | 005000 | NOP |
| 104 | 001000 | JMP |
| 105 | 000100 |  |

b. Set the $P$ register to 000100 and start the program by pressing RUN on the control panel.
c. Ground the TPIX-I signal at pin 38 of DMA/I card slot 15 . This simulates a trapin signal from a device requesting the computer to transfer one word of data to memory.
d. Ground any line of EB00-I through EB15-I (except EB06-I) on card slot 26 (refer to table VI-4). EB06-I must not be grounded because the program is stored at that address (000100).
e. Halt the program by pressing STEP. Data should have been transferred from the $E$ bus to memory. The data and memory addresses depend on the grounded EBXX-I pin. The data and memory addresses for the EBXX-I lines are listed in table VI-5.

## CHAPTER VI

 DIRECT MEMORY ACCESS AND INTERRUPT
: Do not ground EB06.I.

## CHAPTER V DIRECT MEMORY ACCESS AND INTERRUPT

## $4.4 \quad$ INTERRUPT TEST

The interrupt test assures that the interrupt circuits are operating satisfactorily.
a. Load the following program into the indicated memory addresses.

| Memory <br> Address | Octal <br> Code | Description |
| :--- | :--- | :--- |
| 000 | 001000 | JMP to address 50 |
| 001 | 000052 | Address |
| 050 | 004206 | Shift A register left six places. |
| 051 | 000000 | Halt |
| 052 | 000000 | Halt |
| 100 | 006010 | Load A register immediate. |
| 101 | 000707 | Data |
| 102 | 005000 | NOP |
| 103 | 000500 | NOP |
| 104 | 001000 | Jump to address 100. |
| 105 | 000100 | Address |

b. Clear the $\mathrm{A}, \mathrm{B}$, and X registers and set the P register to 00100 .
c. Start the program by pressing RUN.
d. Momentarily ground IURX-I at pin 46 of slot 26 . This simulates an interrupt request from an option. The program should stop and the A register should contain 070700.

## CHAPTER VII

 POWER SUPPLY
## SECTION 1 <br> THEORY OF OPERATION

### 1.1 GENERAL

The 620/L power supply (83P0035) provides all dc voltages required by the 620/L-100 computer. The regulated dc outputs of the supply are:
a. $\quad+5 \mathrm{~V}$ at 0 to 17 amperes
b. -5 V at 0 to 2 amperes
c. +12 V at 0 to 6 amperes
d. -12 V at 0 to 4 amperes

Application of dc power to the computer is controlled by the power switch on the computer control panel.

The power supply contains overcurrent protection circuits that prevent component damage in the event that one or more of the outputs is connected across a short circuit. When the short circuit is removed, the dc outputs automatically return to normal. The +5 -volt output is also protected against an overvoltage condition whereby a low impedance is placed across the load when the output rises above 6.2 volts. A circuit breaker provides protection against overloads or shorts within the power supply.

### 1.2 SPECIFICATIONS

620/L power supply specifications are listed in table VII-1.

### 1.3 MAJOR ASSEMBLIES

The major electronic assemblies of the power supply are illustrated in figure VII-1. The power supply contains three types of circuit cards:

## CHAPTER VII POWER SUPPLY

a. Regulator card (44P0528) - This card contains voltage regulator circuits for the four dc outputs.
b. Heat sink cards (44P0518) - The power supply contains four heat sink cards; each one contains two power transistors (or pass transistors) mounted on a heat sink.
c. Power supply card (44P0526) - This card contains various electronic components and card connectors J1 through J5 to accommodate the heat sink and regulator cards.

## Table VII-1. Power Supply Specifications

| Parameter | Specification |
| :---: | :---: |
| Ambient temperature range (free air, no forced air cooling) | 0 to 55 degrees C |
| Adjustable voltage range | $\pm 5$ percent |
| Dc isolation | 100 meg ohms minimum from primary to all other windings and chassis |
| Ripple | 0.05 percent maximum peak-to-peak |
| Transient response | 50 usec maximum for 50 percent change in load (note 1) |
| Input line frequency | 47 to 63 Hz single phase |
| Input line voltage | 105 to 125 V ac or 210 to 250 V ac |
| Input line current | 5 amperes ac, full load |
| Line regulation ( +12 and - 12V dc) | 10 mV maximum for 105 to 125 V ac line change at one-half of full load |
| Line regulation ( +5 and - 5 V dc) | 10 mV maximum for 105 to 125 V ac line change at one-half of full load |
| Load regulation ( +5 and -5 V dc) | 35 mV maximum for 50 percent load change at 115 V ac input (measured at power supply terminals) |
| Load regulation ( +12 and -12 V dc) | 40 mV maximum for 50 percent load change at 115 V ac input (measured at power supply terminals) |

## CHAPTER VII

POWER SUPPLY

Table VII-1. Power Supply Specifications (continued)

| Parameter | Specification |
| :---: | :---: |
| Relay turn on/off transient at output terminals | 250 V peak maximum |
| Fan output terminals | 105 to 125 V ac regardless of input AC voltage range |
| Total regulation | Regulation includes the combined effects of ripple, transient loads, dc loading from 0 to 100 percent, line voltage and frequency change, temperature, long term stability over 8 hours and all other sources |
| +5 and -5 V dc | 4 percent maximum |
| +12 and -12 V dc | 2 percent maximum |
| Power supply dissipation | 450 watts maximum |
| Overload protection | Electronic current limit with automatic recovery |
| Over-voltage limit, including overshoot ( +5 V supply only) | 5.7V dc minimum, 7.5 V dc maximum |
| Short circuit current | Voltage Short circuit current |
|  | +5 Less than 6 amperes |
|  | -5 Less than 3 amperes |
|  | +12 Less than 3 amperes |
|  | -12 Less than 2 amperes |
|  | The short circuit current shall in all cases be less than the full load current |

Table VII-1. Power Supply Specifications (continued)

Parameter

Specification

Data guard sense voltage
$15.5 \mathrm{~V} \pm 5$ percent; measured open circuit
at 105 V ac input line voltage. The source
will have a 1500 -ohm series resistor and
shall be capable of driving a minimum
external load of 1800 ohms

Note 1: Transient response is defined as the time required for the output voltage to return within the dc load regulation specification.

### 1.4 INPUT CIRCUIT

Refer to power supply schematic 95 E 0818 and the simplified input circuit schematic (figure VII-2). The ac power cable contains a black wire which is hot, a white wire which is neutral, and a green wire which is the chassis ground. Circuit breaker CB1 is connected to the black wire to provide protection against overloads or shorts within the supply. Capacitors C14 and C15 reduce input noise; and resistors R19 and R20 drain off the capacitor charge when the power cable is removed from the ac line voltage.

The ac line voltage is applied to pins 3 and 4 of terminal board TB1 enabling power relay K1 to be controlled by the power switch on the computer control panel. The hot ac line is routed through a jumper connected between pins 3 and 7 on the J 30 connector to one end of the relay coil. The neutral ac line is routed through connector J30, the computer power switch, and the power supply jumper ( $A$ to $B$ or $A$ to $C$ ), to the other end of the relay coil. The power supply jumper is connected between points $A$ and $B$ for 115 -volt operation, and between A and C for 230 -volt operation. Relay K1, an ac relay, is energized with a pulsating dc voltage provided by diode CR16. Diode CR15 allows relay current to continue flowing during the off time of CR16.

When relay K 1 is energized, ac line voltage is applied to the primary of power transformer


CHAPTER VII
POWER SUPPLY

CHAPTER VII POWER SUPPLY


NOTE: JUMPERS ARE CONNECTED FOR 115 VOLT OPERATION

Figure VII-2. Simplified Input Circuit Schematic

## CHAPTER VII POWER SUPPLY

T1. For 115 -volt operation, jumpers connect pins 1 to 3 and 2 to 4 of the transformer; this places the two primary coils in parallel. For 230 -volt operation, one jumper connects pin 2 to pin 3 of the transformer; this places the two primary coils in series, resulting in 115 volts across each.

Fan B1, which operates on 115 volts, is connected across one of the primary coils of T 1 so that it receives 115 volts regardless of the transformer jumper connections. The other primary coil of Tl is connected across pins 1 and. 2 of the terminal board to provide 115 volts for the fans in the computer. Capacitors C1 and C2 are connected across the transformer primaries to reduce the amount of radio frequency interference emanating from the supply.

### 1.5 RECTIFIER AND FILTER CIRCUITS

Refer to power supply schematic 95E0818 and the simplified schematic of figure VII.3. Power transformer T 1 , along with the rectifier and filter circuits, provides unregulated dc voltages (raw voltages) of the correct magnitude to drive the regulator circuits. Typical ac voltage values at the secondary taps of T 1 (refer to figure VII-3) are:
a. Positive and negative 12 -volt windings; 15.5 V rms
b. Positive and negative 5 -volt windings; 9.3 V rms
c. Positive 12 -volt boost winding; 7 rms with respect to the positive 12 -volt output

The boost voltage provides operating power for the +12 -volt regulator. The +12 -volt regulator provides operating power for the +5 -volt regulator which, in turn, provides power for the $-5 \cdot$ volt and -12 -volt regulators.

The rectifier and filter circuits convert the ac outputs of $T 1$ to full-wave rectified voltages containing less than 2 volts peak-to-peak ripple at full load. The filter capacitors also provide the 2 milliseconds of energy storage required after a power-down condition.

Because of the large current requirements of the +5 -volt and +12 -volt outputs, the diodes for these circuits (CR1, CR2, CR3, and CR4) are mounted on a heat sink (part number 17A0019-002.). The diodes "or the Data Guard, -5 -volt, and -12 -volt circuits (CR12, CR14, CR8, CR9, CR5, and CF:6) are located on the power supply card; the diodes for the boost voltage are on the regulator card.


## CHAPTER VII

 POWER SUPPLY
### 1.6 REGULATOR CIRCUITS

Drawing 9100318 is the schematic for the regulator circuits. A regulator circuit is provided for each of the four dc outputs.

Each regulator circuit contains a Fairchild $u$ A723C IC voltage regulator which drives the base of a transistor driver. The driver output is connected to the base of one or more pass transistors on the heat sink cards (44P0518). The +12 -volt and -12 -volt regulator circuits (IC4, Q5, and IC1, Q1) each drive two pass transistors. The +5 -volt regulator circuit (IC3 and Q3) drives three pass transistors; the -5 -volt regulator circuit (IC2 and Q2) drives one. Figure VII-4 is a schematic of the +12 volt regulator circuit and its associated pass transistors (Q1 and Q2).

A detailed block diagram of the IC yoltage regulator is illustrated in figure VII-5. The temperature-compensated reference voltage from pin 4 of the IC is coupled through an external resistor to the noninverting input at pin 3 . The voltage at pin 3 is compared with the regulator output that is fed back to the inverting input at pin 2 . The reference voltage is a stable dc voltage in the 6.8 to 7.35 range (depending on the individuai IC).

For the +5 -volt and -5 -volt regulators, the voltage at pin 3 of the $I C$ is adjusted to 5 volts witil a polentiometer. This causes the output current at pin 6 to produce a feedback voltage at pin 2 equal to the voltage at pin 3 ( 5 volts). At this time the regulator reduces its gain until the output current through the load is sufficient to develop 5 volts.

For the $+12 \cdot$ volt and $-12 \cdot$ volt regulators, the regulator output voltage (instead of the reference voltage) is adjusted with a potentiometer in the voltage divider network connected to pin 2 of the IC.

For the positive voltages $(+5$ and +12$)$, pin 5 of the $I C$ regulator is common and the outputs (emitters) of the pass transistors are the positive output voltages. For the negative voltages ( -5 and -12), pin 5 of the IC regulator is the negative output voltage and the outputs (emitters) of the pass transistors are connected to common through the emitter resistors.


Alddns yヨMOd
II^ $\exists \exists 1 d \forall H J$

## CHAPTER VII POWER SUPPLY


1711.1223

Figure VII-5. IC Voltage Regulator Block Diagram

### 1.6.1 Overcurrent Protection

Overcurrent protection circuits are included in each regulator circuit. Because the overcurrent circuits are similar, only the one for the +12 -volt regulator circuit is described (refer to figure VII.4).

The overcurrent circuit consists of the following components:
a. R15 and R17 to provide a vcltage drop proportional to output current
b. R16 and R18 to isolate tre Q1 and Q2 emitters, and sample each emitter voltage
c. R35 to provide a current path to the cathode of CR6
d. R38 to provide a current source for R16 and R18
e. CR6 to provide +3.3 volts with respect to +12 volt output
f. R36 to provide current to turn on Zener diode CR6

## g. IC4 to sense an overload condition and remove regulator control

An overcurrent conditon for the +12 -volt circuit occurs when the output current exceeds 8 amperes ( 6 amperes output current, 1 ampere to drive +5 -volt regulator, and 1 ampere safety factor). Refer to section 1.1 for the maximum current ratings of the other dc outputs. The overcurrent condition produces +0.6 volts at IC4-10 with respect to IC4.1. This causes IC4 to reduce its drive current at pin 6.

The regulator circuit has foldback-current limiting which enables the circuit to produce less current when the output is shorted than that produced with a normal load. With a normal output of +12 volts, 12.60 volts is dropped across R38 causing approximately 4.7 milliamperes to flow through it. This current, which comes from the Zener diode through R35, would otherwise flow through R16 and R18, thus adding 0.47 volt to the IR drop of R15 and R17. With the +12 -volt output shorted, the voltage across R38 is reduced to 0.6 volt so that only 0.27 milliampere flows through it. This causes the additional current to flow through R16 and R18, producing the foldback-current-limiting mode in which only 2.5 amperes of output current can flow before an overcurrent condition exists ( 0.6 volts between pins 1 and 10 of IC4). The curve for overcurrent characteristics of the +12 -volt regulator circuit is illustrated in figure VII-6. The +5 -volt and -12 -volt regulators have similar overcurrent characteristics (refer to the specifications in table VII-1 for shortcircuit currents). The -5 -volt regulator circuit does not have foldback-current characteristics, but enters instead a constant-current mode. The curve for characteristics of this constant-current mode is illustrated in figure VII.7.

### 1.6.2 Overvoltage Protection

The +5 -volt supply is protected against an overvoltage condition by an overvoltage protection circuit. The circuit senses the output voltage and, if it is greater than 6.2 volts, places a low impedance across the output load. The overvoltage circuit (figure VII-8) consists of a Zener diode and transistor circuit on the regulator card that drives an SCR mounted on the heat sink (17A0019-002).

Under normal conditions ( +5 -volt output), CR3 operates as a reverse-biased diode to provide a high impedance which keeps Q 4 off. If the output voltage ( +5 V SENSE IN) rises to 6.2 volts, CR3 goes into its avalanche mode allowing enough current ( 6 milliamperes) to flow through R23 and R24 to turn on Q4. With Q4 conducting, the voltage developed at the junction of R25 and R26 turns on the SCR circuit (Q1) which provides a low impedance between the output terminals, reducing the output voltage to approximately 0.3 volts.

## CHAPTER VII

POWER SUPPLY


1'T11-1224
Figure VII-6. Overcurrent Characteristics for the +12 -volt Regulator


Figure VII-7. Overcurrent Characteristics for the -5 -volt Regulator


VTII-1226A
Figure VII-8. +5 -Volt Overvoltage Protection Circuit

## SECTION 2

MAINTENANCE

### 2.1 PREVENTIVE MAIINTENANCE

Preventive maintenance for the power supply consists of cleaning, inspection, and checking of the test point voltages.

### 2.1.1 Cleaning

Severe accumulation of dust and dirt should be blown out of the supply interior with an air hose. Ensure that the wire screen adjacent to the fan is also clean and free of objects that might impair air flow. It is manciatory to remove any hardware (nuts, washers, etc.) that may accidentally drop into the supply. This hardware can usually be removed by tilting and shaking the supply. If the top cover is removed, be sure to remove the heat sink cards prior to shaking.

### 2.1.2 Inspection

With the supply de-energized and the top cover off, the regulator and heat sink cards can be removed for inspection. If the carcl-edge connectors are oxidized, they can be cleaned with a good quality contact cleaner. Allow the cleaner to dry before replacing the cards.

The only power supply devices that should show any wear are the power relay and the fan. The relay is filtered with a dust cover and normally does not require preventive maintenance. However, if the contacts become blackened by arcing, they can be cleaned with a good quality contact cleaner and/or a fine contact burnishing tool (remove the ac power cable before cleaning the contacts).

The fan requires no lubrication as it is lubricated for life at the factory. If fan operation tends to slow down or stall due to bearing wear, the fan should be replaced. Before replacing a fan, however, ensure that the abnormal operation is not due to some other reason such as an obstruction of the rotary blades, a disconnected fan plug, or the lack of ac voltage to the fan.

The supply must not be operated without the fan, although it can operate for up to an hour without the cover. During this type of operation, it is recommended that the supply be in a horizontal position to prevent the heat sink cards from slipping from their connectors. Before replacing the top cover, ensure that the regulator and heat sink cards are properly mated in their connectors.

The power cables should be inspected periodically to ensure that they are not under abnormal tension in any direction. Check that the cables do not become taut at any point when the supply is pivoted downward from its normal rack-mounted position.

### 2.1.3 Test Point Voltages

The four dc output voltages can be monitored and adjusted at test points and potentiometers on the regulator card. These test points and potentiometers are accessible through openings in the top cover of the supply; the reference designations are:

| Test Point | Potentiometer | Voltage |
| ---: | :---: | :---: |
| TP1 | R5 | -12 V |
| TP2 | R17 | -5 V |
| TP3 | R32 | +5 V |
| TP4 | R42 | +12 V |
| TP5 | $\ldots$ | Common |

These test points and potentiometers are illustrated on regulator card assembly drawing 44D0528, logic diagram 91D0318, and in figure 11.5 of chapter II. If the dc voltages cannot be adjusted to the proper values, refer to the corrective maintenance information that follows in section 2.2 of this chapter.

### 2.2 CORRECTIVE MAINTENANCE

Computer troubleshooting usually consists of isolating a malfunction to either the CPU, memory, or the power supply. Incorrect dc voltage readings do not always indicate a malfunctioning power supply. This condition could be a short circuit in the CPU or memory as well as a fault in the power supply.

Computer troubleshooting usually consists of isolating a malfunction to either the CPU. memory, or the power supply. Incorrect dc voltage readings do not always indicate a malfunctioning power supply. This condition could be a short circuit in the CPU or memory as well as a fault in the power supply.

### 2.2.1 Resistance Checks

Table VII- 2 lists some resistance checks that are helpful in determining whether an incorrect dc voltage is caused by the fower supply or the computer. The resistance values are approximate and can vary slightly depending on the memory size. The checks should be made with an ohm-meter at manframe connector J30 with the dc power cable disconnected. If the resistance readirigs agree with the values listed in table VII-2 the malfunction is probably in the power supply.

Table VII. 3 lists some resistance checks that are helpful in isolating a malfunction within the power supply. With the dc power cable disconnected from the mainframe, the checks should be made at cable connector Pミ0 with ac power removed from the supply. If these resistance checks are correct, the malfunction is most likely one of the following:
a. An open pass transistor on one of the heat sink cards.
b. A bad regulator on the regulator card.
c. A shorted main filter capacitor (C1, C2, C3, C5, C7, C8, C9, C11, C12, C14, or C 15 ) on the power supply card.
d. A bad rectifier (CR1, CR2, CR3, CR4, CR5, CR6, CR9, CR12, or CR14) on the power supply card.

If the resistance readings are considerably different than the values listed in table VII-3 the malfunction is most likely one of the following:
a. A bad output filter capacitor ( $\mathrm{C} 4, \mathrm{C} 6, \mathrm{C} 10$, or Cl 3 ) on the power supply card.
b. A bad safety diode (CR7, CR10, CR11, or CR13) on the power supply card.

## CHAPTER VII

 POWER SUPPLY
## Table VII-2. Mainframe Connector Resistance Checks

| Function | $J 30$ Pins | Ohms (approximate) |
| :---: | :---: | :---: |
| $+12 \mathrm{~V}$ | 12 to 17 | 150, one direction <br> 12, other direction |
| -12V | 13 to 17 | 150, one direction 500 , other direction |
| -5v | 15 to 17 | 7Q, one direction <br> 45, other direction |
| $+5 \mathrm{~V}$ | 14 to 17 | 16. one direction <br> 4, other direction |
| Data guard | 10 to 17 | Zero, power switch off 4,000, power switch on |
|  | 4 to 8 | Zero, power switch on Open, power switch off |
| 115 V jumper | -3 to 7 | Zero |

## CHAPTER VII

POWER SUPPLY

Table VII-3. Poiver Supply Resistance Checks

| Function | P30 Pins | Ohms (approximate) |
| :--- | :---: | ---: |
| +12 V | 12 to 17 | 500, one direction <br> 9, other direction |
| -12 V | 13 to 17 | 500, one direction <br> 9, other direction |
| -5 V | 15 to 17 | 1,000, one direction <br> 9, other direction |
| +5 V | 14 to 17 | 200, one direction <br> 9, other direction |

### 2.2.2 Fault Isolation

When isolating malfunctions it is important to remember that the power supply design is based on dependency operation: the +12 volt regulator depends on the boost voltage, the +5 -volt regulator depends on the +12 volts, and the -5 -volt and -12 -volt regulators depend on the +5 volts. Thus, if something happens to the +12 volt circuits, the +5 volt, -5 volt, and -12 volt circuits are affected. Furthermore, if something happens to the +5 volt circuit, the -5 -volt and -12 -volt circuits are affected.

For example, if the output voltages are

$$
\begin{aligned}
& +12 \mathrm{~V} \text { equal to }+12 \mathrm{~V} \\
& +5 \mathrm{~V} \text { equal to }+0.7 \mathrm{~V} \\
& -5 \mathrm{~V} \text { equal to }-0.2 \mathrm{~V} \\
& -12 \mathrm{~V} \text { equal to }-0.2 \mathrm{~V}
\end{aligned}
$$

and, if it has been determined that the computer is not causing the problem, the probable cause would be in the +5 -volt circuits which provide power for the -5 -volt and -12 -volt sections. In this example, the overvoltage protection circuit is the probable cause.

Possible power supply failures with probable causes are listed below.
a. If there are no dc outputs and the fan is inoperative, probable causes are:

1. No ac input voltage. Check for voltage at the ac power plug. If no voltage is present, check the power and main circuit breaker in the building. If voltage is present, ensure that the power supply circuit breaker is on, the computer power switch is on, and the dc power cable is connected to the computer.
2. Open wire or bad computer power switch. Make continuity check between pins 4 and 8 and pins 3 and 7 of mainframe connector J30 as listed in table VII-2. Check the computer power switch wiring.
3. Power relay K 1 inoperative. Remove the top cover of the power supply and observe relay action when the computer power switch is activated. If the relay actuates, check the wiring from the relay to the power transformer (the push tabs should be fully inserted). If the relay coil does not actuate, check the jumper on the power supply card. For 115 -volt operation, the jumper connects between terminals $A$ and $B$; for 230 -volt operation, between terminals $A$ and $C$. Check the relay coil for continuity; replace the relay if the coil is open.
b. If there are no dc outputs, the fan operates properly, and the Data Guard signal is present (approximately 15 volts dc ), the probable cause is in the +12 -volt circuits. Variations of this malfunction are:
4. The dc outputs are very low or zero. The probable cause is an open +12 . volt pass transistor on the heat sink card installed in J2 of the power supply card.
5. The dc output voltages are too high or zero. The probable cause is a faulty +12 -volt regulator circuit.

## CHAPTER VII POWER SUPPLY

3. High ripple or no dc outputs. One probable cause is an open rectifier (CR3 or CR4) on the heat sink (17A0019-002). For proper operation, approximately 20 volts dc should be present at the cathodes of CR3 and CR4 with respect to common. Another possible cause is a shorted rectifier (CR3 or CR4) or main filter capacitor (C12) on the power supply card. This condition should trip the power supply circuit breaker.
4. No dc outputs. The probable cause is the absence of the +12 -volt boost voltage. There should be 14 volts rms across terminals E20 and E21 of the power supply card. Ensure that the transformer push tabs are fully inserted, and check the transformer windings for continuity.
c. If there are no dc outputs except +12 -volts, the probable cause is in the +5 volt circuits. Variations of this malfunction are:
5. The $+12 \cdot$ volt output is present but the other three outputs are very low or zero. A possible cause is an open +5 -volt pass transistor on one of the heat sink cards installed in J 3 and J 4 of the power supply card.
6. The $+12 \cdot$ volt output is present but the other three outputs are 0.7 volt. A possible cause is a shorted +5 -volt pass transistor. This would activate the overvoltage protection circuit (SCR conducting).
7. The +12 volt output is present but the other three outputs are 0.7 or zero volt. A possible cause is a shorted SCR in the overvoltage protection circuit.
8. The +12 volt output is present but the other three outputs contain excessive ripple. The probable cause is one of the +5 -volt rectifiers (CR1 or CR2) on the heat sink. For proper operation, approximately 13 volts dc should be present at the cathodes of CR1 and CR2.
9. The +12 volt output is present but the other three outputs are 0.7 volt, zero volt, or ripply only. A possible cause is a bad +5 -volt regulator.
d. If all the dc outputs are present except the - 5 -volt output, the probable cause is in the $\mathbf{- 5}$-volt circuits. Variations of this malfunction are:
10. All dc outputs are present except -5 volts, which is very low or zero. The probable cause is an open -5 -volt pass transistor on the heat sink card installed in connector J4 of the power supply card.
11. All dc outputs are present except -5 volts, which is too high or zero. The probable cause is the -5 -volt regulator circuit on the regulator card.
12. All dc outputs are present but -5 volts contains excessive ripple. The probable cause is an open -5 -volt rectifier (CR8 or CR9). For proper operation, approximately +8 volts dc should be present at the cathodes of CR8 and CR9. Another probable cause is a shorted -5 -volt rectifier (CR8 or CR9) or a shorted filter capacitor (C5) on the power supply card. This condition should trip the power supply circuit breaker.
e. If all dc outputs are present except the -12 volts, the probable cause is an open-12-volt circuits. Variations of this malfunction are:
13. All dc outputs are present except -12 volts, which is very low. The probable cause is an open -12 -volt pass transistor on the heat sink card installed in connector Jl of the power supply card.
14. All dc outputs are present except -12 volts, which is too high or zero. The probable cause is a bad -12 -volt regulator circuit on the regulator card.
15. All dc outputs are present except -12 volts, which is zero or contains excessive ripple. The probable cause is an open rectifier (CR5 or CR6) on the power supply card. For proper operation, approximately +8 volts should be present at the cathodes of CR5 and CR6. Another probable cause is a shorted rectifier (CR5 or CR6) or filter capacitor (C3) on the power supply card. This condition should trip the power supply circuit breaker.

## CHAPTER VII

POWER SUPPLY
f. If all the dc outputs are present but the Data Guard voltage is not, the probable cause is in the Data Guard circuit on the power supply card. Variations of this malfunction are:

1. The Data Guard voltage has excessive $60 \cdot \mathrm{~Hz}$ ripple or is zero volts. The probable cause is an open rectifier (CR12 or CR14) on the power supply card. For proper operation, approximately 19 volts should be present at the cathodes of CR12 and CR14.
'
2. The Data Guard Voltage has excessive $120 \cdot \mathrm{~Hz}$ ripple. The probable cause is an open filter capacitor (C11) on the power supply card. For proper operation, the ripple at the junction of C11 and R12 on the power supply card should be less than 5 volts peak-to-peak.

CHAPTER VIII

## MNEMONICS

This chapter presents an alphabetized list of the menmonics that appear on the 520; L-100 logic diagrams. Descriptions and source locations are also provided. The location information is in parenthesis; it consists of the circuit card number and, when applicable. the sheet number of the logic diagram.

| Title | Part Number | Logic Diagram Number |
| :---: | :---: | :---: |
| Register card | 44 P 0592 | 9100356 |
| Processor control 1 | 44P0595 | 9100359 |
| Processor control 2 | 44P0596 | 9100360 |
| Processor control 3 | 44 P 0597 | 9100361 |
| Processor control 4 | 44 P 0593 | 91 00357 |
| DMA and Interrupt | 44P0598 | 9100362 |
| Auto Memory Enable/ Disable | 44 P 0237 | 95C0235 |
| Memory timing control | 44P0599 | 91 0363 |
| Driver/sink switch | 44P0505 | 91 00283 |
| Sense/inhibit | 44P0506 | 91 0285 |

## CHAPTER VIII

MNEMONICS

## 620/L Mnemonics

Mnemonic

AB00 to AB15
Register card

ACYX +
Processor control 2

ACOX + to AC6X + Processor control 2

ANDX + Processor control 2 inclusive-OR instructions

BISE.
Processor control 4

BISX
Processor control 4

CALX +
Register card
CANL +
Register card
CAOA to CA7A
Driver/sink switch
CAOB to CA7B *
Driver/sink switch

## Description

A Bus Bits $\mathbf{0}$ to $\mathbf{1 5}$.. Common bus where outputs of the adder, shift logic, E bus input, and console are ORed to drive the C bus (CBOO + to CB15 + )

Address Cycle .. Timing function identifying the memory cycles used to obtain an address word, i.e., jump, input and output memory, and indirect acldressing

Address; Codes 0 to 6 .. Decodes the M field ( U register bits 9-11)

AND .. Decodes the $U$ register for the AND and

Bit Store Enable .. Ground true signal to set BISX on a long shift to transfer AO or A15 to. the B register

Bit Store .. Provides storage of an A register bit for transfer to the $B$ register during long shifts and multiply or divide

Carry .. Last bit of the adder, bit 15

Carry Next to Last .. Bit 14 of the adder

Common Anode Drive A .. Signals from X write or Y read driver switches for 4 K -A cores

Common Anode Drive B .. Signals from X write or $Y$ read driver switches for 4 K-B cores

| 620/L Mnemonics (continued) |  |
| :---: | :---: |
| Mnemonic | Description |
| CA05 +Register card $\quad$ Carry Bit 5 .. Output of bit 5 to bit 6 |  |
|  |  |
| CA11 + | Carry Bit 11 .. Output of bit 11 to bit 12 |
| Register card |  |
| $\mathrm{CB} 00+\text { to } \mathrm{CB} 15+$ <br> Register card | C Bus Bits 0 to 15 .. Data bus in the computer that supplies data to the operation registers. console and outputs to the E bus |
| CBLX +Processor control 2 Last C Bus Bit .. Last bit of the C bus. CB15+ |  |
|  |  |
| CCOA to CC7A Driver/sink switch | Common Cathode Drive A .. Signals from X read or $Y$ write driver switches for 4K-A cores |
|  |  |
| CCOB to CC7B <br> Driver/sink switch | Common Cathode Drive B .. Signals from X read or $Y$ write driver switches for $4 K$.B cores |
|  |  |
| CLEI + <br> Processor control 4 | Clock Enable .. Enables the primary system clock provides synchronization with PHCX, off during HALT, and ICLX |
|  |  |
| CLRW. <br> Processor control 4 | Clear W Register .. Clears the memory data register at the start of a memory operation |
|  |  |
| CLIX + <br> Processor control 4 | Clock 1 .. Major clock function, identifies the start of a memory cycle |
| $\text { CL2X }+$ <br> Processor control 4 | Clock 2 .. Major clock function, identifies the midpoints of a memory cycle when data are available, or when data can be set into the W register |
|  |  |
| DAGS | Data Guard .- Signal from the automatic |
| AMED | memory enable/disable circuit: not used in the 620/L computer |

CHAPTER VIII MNEMONICS

| Mnemonic | Description |
| :---: | :---: |
| DIVX. <br> Processor control 4 | Divide .. Indicates the occurrence of a divide operation |
| DRYX + <br> Processor control 4 | Data Ready .. Provides data ready pulse to $1 / 0$ bus; used to gate output data in external controllers |
| DRYX-I <br> Processor control 4 | Data Ready .. Pulse on I/O line that is used in exterrial controllers to gate in data and to terminate the data phase |
| DSCX. <br> Processor control 3 | Divide Sign Check .- Result of a sign check during a divide operation |
| DXS0 to DXS7 <br> Driver/sink switch | Decoded X Sink .. Decoded signals from address bits 6,7 , and 8 |
| DYSO to DYS7 <br> Driver/sink swits.h | Decoded Y Sink .. Decoded signals from address bits 9,10 , and 11 |
| D00X to D15X Sense/inhibit | Data Outputs .. Data output signals (inhibit lines) from the 16 inhibit drivers |
| EB00.I to EB15.I Register card | E Bus Bit 0 to 15 .. Main input/output lines in the computer |
| $\mathrm{EBDX}+$ <br> Processor control 4 | E Bus Drive .. Enables the E bus drivers; outputs C: bus to E bus |
| EBRX + <br> Processor control 4 | E Bus Receive .. Enables the E bus to be ORed to the C bus |
| EIMX + <br> Processor control 2 | Execute Immediate .. Controls the transfer of U3.6 to U12.15 during an immediate instruction |
| EJIX. <br> Processor control 2 | Execute Jump Instruction -. Decodes jump. jump and mark, and execute instructions |


|  | 620/L Mnemonics (continued |
| :---: | :---: |
| Mnemonic | Description |
| EJRX + <br> Processor control 3 | Execute Jump or Register Change .. Logical-OR of ERCX and EJIX. |
| EJSX + <br> Processor control 2 | Execute Jump or Sense .. Logical-OR of EJ1X. and ES1X. |
| EMRX. <br> DMA and Interrupt | E and W Bus Receive .. Normally zero volt when trapping in or out |
| EPHX <br> Processor control 4 | Execute Phase .. Major control function separates memory cycle into execute and address phase; execute phase occurs when EPHX + is 5 volts |
| ERCX + <br> Processor control 2 | Execute Register Change .. Provides timing and selection for register change instructions |
| ESIX. <br> Processor control 2 | Execute Sense Instruction .. Decode for sense instruction |
| EXCX. <br> Processor control 1 | Execute :. Provides selection of operand cycle during execute instruction |
| EXOR + <br> Processor control 2 | Exclusive.OR .. Provides decoding of exclusive-OR, inclusive-OR, and register change complement instructions |
| FCDX. <br> Processor control 4 | First Count Detect .- Indicates that Shift counter SCOOX and SCO3X has reached a count of one |
| $\text { FCOX }+$ <br> Processor control 2 | Function Code Zero .. Denotes that the $U$ register bits 6,7 , and 8 are equal to zero |
| FCYX + <br> DMA and Interrupt | Full Cycle Command .. When high, it enables a read or clear memory sequence followed by a restore or write memory sequence |
| FEAI <br> Processor control 2 | Fetch Address .. Enable for $A C Y X+$ on all in. structions that require an address cycle |

## CHAPTER VIII

## MNEMONICS

## 620/L. Mnemonics (continued)

| Mnemonic | Description |
| :---: | :---: |
| FEIX + <br> Processor control 2 | Fetch Instruction .. Enable for ICYX |
| FEOX + <br> Processor control 2 | Fetch Operand .. Enable for OCYX |
| FRCX. <br> Processor control 4 | Function Ready Control .. Detects and controls the programmed function out sequence |
| FRYX.I <br> Processor control 4 | Function Ready Control .. Pulse used to terminate the address phase on the 1/O line |
| FRYX + <br> Processor control 4 | Function Ready .. Provides function ready to the $1 / 0$ bus |
| G1XX + to G4XX + Processor control 2 | Group Decoding 1 to 4 .. Decodes $U$ register bits 12 and 13 |
| HLTX + <br> Processor control 1 | Halt .- Controls execution (run) or nonexecution (step) modes or computer operation |
| HTCX <br> Processor control 1 | Halt Control .. Initiates halting of computer operation |
| $\mathrm{H} 1 \mathrm{XX}+$ to $\mathrm{H} 4 \mathrm{XX}+$ Processor control 2 | Set Decoding 1 to 4 .. Decodes $U$ register bits 14 and 15 |
| IAPX + <br> Processor control 2 | Instruction Address Phase .. Provides timing function for address operations; occurs during the last half of instruction cycle |
| ICLX. <br> Processor control 4 | Inhibit Clock .. Inhibits CL1X + and CL2X + during arı interrupt or trap operation |
| $I C Y X+$ <br> Processor control 2 | Instruction Cycle .. Timing function identifying memory cycles used to obtain instruction words |

Mnemonic

IEPX +
Processor control 2

IIAX
Processor control 4

IMCX.
Processor control 2

INCR +
Processor control 4

INHE-O
Memory timing cont.
INHE-1
Memory timing cont.
INHT.
Sense/inhibit

INHT]
Sense/Inhibit
INHT2
Sense/inhibit
IXYD.
Driver/sink switch

JCMX +
Processor control 1

JCN1 +
(DM109.1)

620/L Mnemonics (continued)

Instruction Execute Phase .. Provides timing function for instruction execution occurs during the first half of all instruction cycles

Increment Interrupt Address .. Adds one to the interrupt address when interrupting to double word instructions

Increment Memory Control .. Provides control of the INR instruction

Increment .. Provides increment signal to the adder adds one to data at the adder

Inhibit Enable .. Sent to sense/inhibit card of $4 \mathrm{~K} \cdot \mathrm{~A}$ stack

Inhibit Enable .. Sent to sense/inhibit card of $4 \mathrm{~K} \cdot \mathrm{~B}$ stack

Inhibit Timing . Originates on the DM286 card where it is designated WSTX.

Inhiblt Timing 1 .. Enable signal for inhibit drivers of bits 0 through 7

Inhibit Timing 2 .. Enable signal for inhibit drivers of bits 8 through 15

Not used

Jump Condition Met .. Stores detection of jump condition met on jump, jump and mark. execute, and sense instructions

Jump Condition Met, Gate 1 .. Logical-OR of all tests for jump. jump and mark, and execute condition met

## CHAPTER VIII MNEMONICS

|  | 620/L. Ninemonics (continued) |
| :---: | :---: |
| Mnemonic | Description |
| $k 1 x X+$ <br> Processor control 2 | Class 1 - Decodes $U$ register bits 12, 13, and 14 for all single-word addressable instructions |
| $\mathrm{k} 2 \mathrm{XX}+$ <br> Processor control 2 | Class 2 .. Decodes U register op code 00; selects all jump, jump and mark, execute and shift, register change, immediate, and set/reset overflow irstructions |
| $k 3 x X+$ <br> Processor control 2 | Class 3 .. Decodes and selects all I/O instructions |
| $\mathrm{K} 23 \mathrm{X}+$ <br> Processor control 2 | Class 23 .. Provides decoding for K2 or K3 instructions |
| LDPINT. <br> Memory timing cont. | Loader Protect Interrupt .- Not used |
| $\text { LSCX }+$ <br> Processor control 4 | Long Shift Control .. Provides control of Iong shift, mult tply, and divide sequences; the A register is selected when LSCX is on, and the B register when LSCX is off |
| L00X + to L15X + <br> Processor control 1 | Memory Address Register .. Contains the address of the data that memory is reading or writing |
| MCLX + | Master Clack .. Basic crystal-controlled |
| Processor control 4 | 2.2. MHz clock for the system |
| $\begin{aligned} & \text { MC2X + } \\ & \text { Processor control } 4 \end{aligned}$ | Master Clack 2 .. Controlled 2.2. MHz clock; gated off by inhibit clock (ICLX) and halt functional (HTCX. HLTX) |
| MDN2 + Processor control 2 | Multiply/Divide Not .- Selects the A bus during interrupt, trap, or divide operations |
| MRKX + <br> Processor control 2 | Mark .. Provides the timing and control function for jump and mark instructions |

620/L Mnemonics icontinued:

| Mnemonic | Description |
| :---: | :---: |
| MRSX + <br> Processor control 1 | Manual Register Select . Enable for setting registers in the manual mode |
| MSAX <br> Processor control 3 | Manual Select A Register .. Manual selection c $\dagger$ the A register from the console |
| MSBX. <br> Processor control 3 | Manual Select B Register .. Manual selection of the $B$ register from the console |
| MSCE + <br> Memory timing cont. | Memory Start Clock Enable .. This signal not used |
| $\mathrm{MSCl}+$ <br> Processor control 4 | Memory Start Clock 1 . Sent to the memory timing control card where it is designated SSL1 + : initiates a memory cycle for the first 8 K of memory |
| $\text { MSC2 }+$ <br> Processor control 4 | Memory Start Clock 2 Sent to the memory timing control card where it is designated SSL2 + ; initiates a memory cycle for the second 8K of memory |
| MSC3 + <br> Processor control 4 | Memory Start Clock 3 . Sent to the memon timing control card where it is designated SSL3 + ; mitiates a memory cycle for the third 8 K of memory |
| MSC4 + <br> Processor control 4 | Memory Start Clock 4 . Sent to the memorv timing control card where it is designited SSl.t. initiates a memory cycle for the fourth sh at memory |
| MSPI <br> Processor control 1 | Memory Start Pulse Inhibit Used in memon parity option to dis, ble the setting of the menory start pulse flip flop |

## CHAPTER VIII

 MNEMONICS|  | 620/L. Minemonics (continued) |
| :---: | :---: |
| Mnemonic | Description |
| MSPX + <br> Processor control 1 | Memory Start Pulse - Delayed clock 1 for starting memory |
| MSPX. <br> Processor control 3 | Manual Select P Register .. Manual selection of the $P$ register from the console |
| MSUX. <br> Processor control 3 | Manual Select U Register .. Ground true when selecting the $U$ register from the console |
| MSXX. <br> Processor control 3 | Manual Select X Register .: Manual selection of the $X$ register from the console |
| ND0 to ND7 <br> Driver/sink switch | Negative Drive Decoded Signals .. Decoded signals from multiplexed address bits 0 through 5 ; sent to the negative-drive driver switches |
| OCYX + <br> Processor control 2 | Operand Cycle .. Timing function identifying the memory cycles used to obtain an address word |
| $\begin{aligned} & \text { OVXX }+ \\ & \text { Processor control } 1 \end{aligned}$ | Overflow .. Detects and stores the overflow all tests for jump, jump and mark, and execute condition met |
| PDIX <br> Processor control 4 | Program Data In .. Provides the timing function for all programmed input operations |
| PDTX + <br> Processor control 4 | Program Data Transfer .- Provides the timing function for all input/output instructions |
| PD0 to PD7 <br> Driver/sink switch | Positive Drive Decoded Signals .. Decoded signals from multiplexed address bits 0 through 5; sent to the positive-drive driver switches |
| PFOX. <br> Processor control 4 | Program Function Out .- Timing function that controls the output of the function code of all 1/O instructions |

## 620/L Mnemonics (continued)

| Mnemonic | Description |
| :---: | :---: |
| PHCX. <br> Processor control 4 | Phase Clock .. Basic timing function used to control basic clock functions, such as CLIX + and CL2X + |
| REF VOLTAGE Sense/inhibit | Reference Voltage .. Provides the sense-amplifier threshold voltage |
| REPT. <br> Processor control 1 | Repeat .. Controlled by the instruction REPEAT switch on console; used to enable the setting of the RPCX flip-flop |
| $\mathrm{ROHX}+$ <br> Processor control 1 | Reset On Halt .. Reset line to control the flip. flops on halt |
| RPCX. <br> Processor control 1 | Repeat Control .. Control function which in hibits set $U$ register (SURX +) when stepping in repeat mode |
| RR15 + <br> Processor control 2 | Repeated R15 .. Monitors bit 15 of the R register |
| RSHX + <br> Processor control 2 | Reset Shift Function .. Resets the shift functions on halt and CL2 |
| RSTM. <br> Memory tirning cont. | Read Sink Timing .- Provides timing for the $X$ and $Y$ read sink switches |
| RSTX <br> Processor control 2 | Reset .. Controlled by the display register RESET switch on the console; resets the bits of any register being displayed while in step mode |
| RUNX + <br> Processor control 1 | Run .. Output of the RUN switch on the console: forms a pulse that places the computer in run mode |
| RWT1. <br> Memory timing cont. | Read/Write Timing 1 -- Timing signal for negative-drive driver switches |


|  | 620/L. Mnemonics (continued) |
| :---: | :---: |
| Mnemonic | Description |
| RWT2. <br> Memory timing cont. | Read/Write Timing 2 .. Timing signal for positive-drive driver switches |
| RXXX. <br> Memory timing cont. | Read .. This signal is low for a read or clear sequence and high for a write or restore sequence |
| SASX. <br> Memory timing cont. | Sense Arnplifier Strobe .. Sent to the sense/inhibit card to produce SAS1 and SAS2 |
| SAS1 | Sense Arnplifier Strobe 1 .. Strobe signal for the sense amplifiers of memory data bits 0 through ? |
| SAS2 | Sense Arnplifier Strobe 2 .. Strobe signal for the sense amplifiers of memory data bits 8 through 1.5 |
| $\text { SBAX }+$ <br> Processor control 2 | Sign Bit of A Register .. Stores the sign bit of the A register for jump, multiply, and divide instructions |
| SBLX + <br> Processor control 2 | Select Bus Last Bit .. Bit 15 on the S bus |
| $\begin{aligned} & \text { SCMX }+ \\ & \text { Processor control } 4 \end{aligned}$ | Shift Count Met .. Indicates that the count in the shift counter equals that in U register bits U0 to U4 |
| $\operatorname{scox}+\text { to } \operatorname{SC} 4 x+$ <br> Processor control 4 | Shift Counter, Stages 0 to 4 .. Counts the shift cycles during multiply and divide instructions |
| SELA + <br> Processor control 1 | Select A Register .. OUtput of the A REGISTER SELECT switch on the console; used to select the A register during step mode |


| 620/L Mnemonics (continued) |  |
| :---: | :---: |
| Mnemonic | Description |
| SELB + | Select B Register Uutput of the B REGISTER |
| Processor control 1 | SELECT switch on the console; used to select the B register during step mode |
| SELP + | Select P Register .- Output of the P REGISTER |
| Processor contrel 1 | SELECT switch on the console, used to select the $P$ register during step mode |
| SELU + | Select U Register -. Output of the U REGISTER |
| Processor control 1 | SELECT switch on the console; used to select the U register during step mode |
| SELX + | Select X Register -- Output of the X REGISTER |
| Processor control 1 | SELECT switch on the console; used to seleci the $X$ register during step mode |
| SERX | Sense Response - Signal returned by a peripheral |
| Processor control 1 | device to indicate the status of the device: occurs in response to a sense command |
| SETA + <br> Processor control 3 | Set A Register .- Clock used to set C bus data into the A register |
| SETB + <br> Processor control 4 | Set B Register .. Clock used to set $C$ bus data into the $B$ register |
| SETL + <br> Processor control 4 | Set L Register .- Clock used to set C bus data into the $L$ register |
| SETP + <br> Processor control 3 | Set P Register -. Clock used to set C bus data into the $P$ register |
| SETR + <br> Processor control 3 | Set R Register -- Clock used to set W bus data into the R register |
| SETU. <br> Processor control 3 | Set U Register .. Clock used to set W bus data into $U$ register |

## CHAPTER VIII MNEMONICS

|  | 620/L Mnemonics (continued) |
| :---: | :---: |
| Mnemonic | Description |
| SETW + <br> Processor control 4 | Set W Fegister .. Clock used to set C bus data into the W register |
| SETX + <br> Processor control 3 | Set X Register .. Clock used to set C bus data into the X register |
| $\text { SGAX }+$ <br> Processor control 4 | Shift Gate A .- Provides bit 0 to the shift left gates of the arithmetic unit on shift left and multiply instructions |
| $\begin{aligned} & \text { SGPV }_{+} \\ & \text {Processor control } 4 \end{aligned}$ | Shift Gate B .. Provides bit 14 to the shift right gates of the arithmetic unit on shift right and multiply instructions |
| $\operatorname{sGr} X+$ <br> Processor control 4 | Shift Gate C .. Provides bit 15 to the shift right gates of the arithmetic unit on shift right and multiply instructions |
| $\text { SGDX }+$ <br> Processor control 4 | Shift Gate D .. Provides bit 15 to the shift left gates; on the arithmetic unit on shift left and divide instructions |
| SHCX + <br> Processor control 4 | Shift Control .. Provides basic timing and control of the shift, multiply and divide instructions |
| SHFX. <br> Processor control 4 | Shift .. Enables shift operation of the shift, multiply and divide instructions |
| SHLX + <br> Processor control 4 | Shift Left .- Enables the shift left gates on shift left and divide instructions |
| SHRX + <br> Processor control 4 | Shift Right .- Enables all shift right gates for shift right and multiply instructions |
| $S \mathrm{SAB}+$ <br> Processor control 2 | Select Arithmetic Bus .. Selects output of the adder to the C bus |

620/L Mnemonics (continued)

| Mnemonic | Description |
| :---: | :---: |
| SLAX + <br> Processor control 3 | Select A Register .. Gates the A register onto the S bus |
| SLBX + <br> Processor control 3 | Select B Register .. Gates the B register onto the S bus |
| SLGB + <br> Processor control 2 | Select G Bus .. Selects the G bus into the adder |
| SLPX + <br> Processor control 3 | Select P Register .. Gates the $\mathbf{P}$ register onto the $S$ bus |
| $\text { SLP1 }+$ <br> Processor control 3 | Select P One .. Signal used to enable INCR every time $P$ is selected for normal update of $P$ on each instruction |
| $\text { SLRI }+$ <br> Processor control 3 | Select $\mathbf{R}$ inverted .. Gates the output of R in verted to the $G$ bus |
| SLRX + <br> (DM111-3) | Select R .. Gates the output of the $R$ register to the: $G$ bus |
| SLU1 + | Select U .. Selects the $U$ register onto the G bus |
| SLU2 + | SLU1 + .. Selects U0.U8 |
| SLU3 + | SLU2 + .. Selects U9.U10 |
| Processor control 3 | SLU3 + .. Selects U11.U15 |
| $\begin{aligned} & \text { SLXX }+ \\ & \text { Processor control } 3 \end{aligned}$ | Select X Register .. Gates the X register onto the S bus |
| SOP2 <br> Processor control 1 | Step Pulse .. Pulse initiated from the STEP switch on the console, allows one instruction to be performed |

Mnemonic

SOPX +
Processor control 1
SQP2.
Memory timing cont.

SRSX +
Processor control 1
SSAX +
Processor control 1

SSBX +
Processor control 1
SSLX.
Driver/sink switch
SSL1-
Memory timing cont.
SSL2.
Memory timing cont.
SSL3.
Memory timing cont.
SSL4.
Memory timing cont.
SSPX +
Processor control 1
SSUX +
Processor control 1
Processor control

Men

620/L Mnemonics (continued)

## Description

Stop .. Provides control for the manual halt and step operations

Loader Protection Step Control .. Signal from loader protection circuit; when low, it causes the computer to go into step mode

Single Register Selected .. Enables setting of MRSX when a single register is selected

Switch Select A Register .. Flip.flop set up by the A register switch on the console; used to maually select the A register

Switch Select B Register .. Manual selection of the B register from the console

Stack Select .. One of four stack select signals (SSL1-, SSL2., SSL3•, SSL4•)

Stack Select 1 .. Sent to the driver/sink switch card of the first 8 K of memory

Stack Select 2 .. Sent to the driver/sink switch card of the second 8 K of memory

Stack Select 3 .. Sent to the driver/sink switch card of the third 8 K of memory

Stack Select 4 .. Sent to the driver/sink switch card of the fourth 8 K of memory

Switch Select P Register .. Manual selection of the P register from the console

Switch Select U Register .- Manual selection of the $U$ register from the console

|  | 620/L Mnemonics (continued) |
| :---: | :---: |
| Mnemonic | Description |
| SSXX + <br> Processor control 1 | Switch Select $X$ Register .. Manual selection of the $X$ register from the console |
| STB5. <br> Processor control 3 | Set B Register .. Pulse from the multiply/divide option used to set the B register |
| STEP + <br> Processor control 1 | Step Command .. Output of the STEP switch on the console: used to initiate STEP mode |
| STP1 <br> Processor control 3 | Set P Register .. Output of set gates to select the $P$ register |
| STRX + <br> Processor control 1 | Start .- Provides control for manual step and run operations |
| $\begin{aligned} & \text { SU00 + } \\ & \text { SU15 + } \\ & \text { Register card } \end{aligned}$ | Sum 00 to 15 .. Output of the adder |
| SYRT-1 <br> Processor control 1 | System Reset .- Ground true signal in computer and on 1/O bus to reset computer and 1/O devices |
| S00X to S15X Sense/inhibit | High Sense Bits 0 to 15 .. High lines to the differential inputs of the sense amplifiers |
| S00X- to S15X. <br> Sense/inhibit | Low Sense Bits 0 to 15 .. Low lines to the differential inputs of the sense amplifiers |
| TAIX. <br> Processor control 4 | Trap Address Input .. Signal from the DMA cir cuit (DM121) that selects the time when an address is inputted during a trap or interrupt operation |
| TCRX. AMED | Timing and Control Reset .. Reset to memory timing and control circuitry |
| TDIW. <br> Processor control 4 | Trap Data In Write .. Signal from the DMA cir. cuit that initiates a write (WRTX + ) signal to the memory on the second half cycle of trap in |

## CHAPTER VIII

 MNEMONICS| Mnemonic | Description |
| :---: | :---: |
| Tosx <br> Processor control 4 | Trap On Shift .. Signal from the DMA circuit that detects and stores trap commands on shift, multiply, or divide instructions |
| TRSC <br> Processor control 1 | Trap Start Clock .. Signal from the DMA circuit that initiates a memory start pulse |
| TSHX <br> Driver/sink switch | Temperalure Sense High .. Signal from the high side of a sensistor |
| TSLX <br> Driver/sink switch | Temperakure Sense Low .. Signal from the low side of a sensistor |
| $\begin{aligned} & \text { U00X }+ \\ & \text { U15X }+ \\ & \text { Register card } \end{aligned}$ | U Register Bits 0 to 15 .. Provides storage of all instructions during the execute cycle |
| $\begin{aligned} & \text { W00X + } \\ & \text { W15X + } \\ & \text { Register card } \end{aligned}$ | Memory Data Register .. Holds data for the memory read/write instructions |
| WRTX + <br> Processor control 4 | Read/Write Command <br> a. Full cycle .. when true, enables clear/write operation of the memory; when false, enables read/restore operation |
|  | b. Half Cycle .. When true, enables a write (only) operation; when false, enables a read (only) operation |
| WSTX. <br> Memory timing cont. | Write Sirik Timing .- Timing signal for $X$ and $Y$ write sink switches |
| XSOX to XS7X Driver/sink switch | X Sink .. Signals from $X$ read or $X$ write sink switches |
| YSOX to YS7X Driver/sink switch | Y Sink .. Signals from $Y$ read or $Y$ write sink switches |

CHAPTER IX
WAVEFORMS

This chapter contains timing waveforms for various instructions and operations executed by the computer (figures IX-1 through IX-36).

Each drawing includes an identification of the instructions or operation involved. followed by waveforms of individual signals associated with the instructions or operation.

CHAPTER IX WAVEFORMS
Logic levels: True $=?+5 \mathrm{~V}$ dc
False =' 0 V dc

Time between master clock pulses $=237.5$ nsec.

Figure $\mid X-1$. Start Sequence Timing

INSTRUCTION: STEP SEQUENCE (CONT'D).
MNEMONK:(NONE)
OCTAL CODE: (NONE)
Logic levels: True $=+5 \mathrm{~V}$ de
False $=0 V d c$
Time between moster clock pulses $=237.5$ nsec.




## $\underset{i}{E}$ <br> INSTRUCTION: PROGRAM HALT SEQUENCE MNEMONIC: HLT

Logic levels: True $=+5 \mathrm{~V}$ dc
False $=0 V d c$
Time between master clock pulses $=237.5 \mathrm{nsec}$.



Logic levels: True $=+5 \mathrm{~V}$ dc
False $=0 \mathrm{~V} d c$
Time between master clock pulses $=237.5 \mathrm{nsec}$.


[^2]$0101 / 11.1$

| INSTRUCTION: INDIRECT ADDRESSING |  |
| :---: | :---: |
| MNEMONIC: LDA | LOAD A REG |
| OCTAL CODE: $017 \times X X$ | Indirect is |

$$
\begin{aligned}
\text { Logic levels: True } & =+5 \mathrm{Vdc} \\
\text { Folse } & =0 \mathrm{Vdc}
\end{aligned}
$$

Time between master clock pulses $=237.5 \mathrm{nsec}$



SWYOJヨ $\begin{aligned} & \text { XI } \forall \exists \perp d \forall H O\end{aligned}$





OCTAL COOE: 005211,005222, 005244

Logic levels: True $=+5 \mathrm{~V}$ dc
False $=0 \mathrm{~V} \mathrm{dc}$
Time between master ciock puises $=237.5$ nsec.



$\begin{aligned} \text { Logic levels: } & \text { True }\end{aligned}=+5 \mathrm{~V} d c$
Time between moster clock pulses $=237.5 \mathrm{nsec}$.




SWYOJヨニロM
XI $\forall \exists \perp d \forall H: ;$






Logic levels: True $=+5 \mathrm{~V} d c$
False $=0 \mathrm{Vdc}$
Time between master clock pulses $=237.5$ nsec :




CHAPTER IX
WAVEFORMS


Logic levels: True $=+5 \bigvee ~ d \sigma$
False $=0 \mathrm{~V} d c$
Time between master clock pulses $=237.5$ risec.



Figure IX-25. Jump, Jump-and-Nlark Or Execute Condition Not Met Timing

| ```JUMP CONDITION NOT MET, JUNPP-AND-MARK CONDITION NOT MET, EXECUTE CONDITION NOT MET MP, JMPM, XEC OCTAL CODE: 001 XXX 002XXX 003XXX``` |
| :---: |

Logic levels: True $=+5 \mathrm{~V} \mathrm{dc}$
False $=0 \mathrm{~V} d c$
Time between master clock pulses $=237.5 \mathrm{nsec}$.


Logic levels: True $=+5 \mathrm{~V}$ dc
False $=0 \mathrm{Vdc}$
Time between master ciock puises $=237.5$ nsee .

Figure IX-26. Jump Condition Met Timing


## Logic levels: True $=+5 \mathrm{~V} d c$ <br> False $=0 \mathrm{~V} d c$

Time between master clock pulses $=237.5$ nsec .


INSTRUCTION: EXECUTE INSTRUCTION MNEMONK: $X$--
OCTAL CODE: 003XXX
$27+1111$

## Logic levels: True $=+5 \mathrm{Vdc}$ <br> False $=O V d c$

Time between master clock pulses $=237.5 \mathrm{nsec}$.


INSTRUCTION: EXTERNAL CONTROL
MNEMONK: EXC
OCTAL CODE: $10 C X X X$
Logic levels: True $=+5 \mathrm{~V} \mathrm{dc}$
False $=0 \mathrm{Vdc}$
Time between master clock pulses $=237.5 \mathrm{nsec}$





SWYOJヨN甘M
XI $\forall \exists \perp d \forall H J$


CHAPTER IX
WAVEFORMS





SWHOJJAVM
XI 甘ヨIdVHO


[^3]
## CHAPTER X

MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

## SECTION 1

## INTRODUCTION

The multiply/divide and extended addressing feature (M/D) reduces the steps required to prepare a multiplication or division subroutine, and permits extended addressing to specific instructions or data located anywhere in memory.

The M/D is contained on a single circuit card that plugs into the computer mainframe (see chapter II).

Multiplication in the computer system consists of successive additions of the multiplicand with appropriate shifts to the right. Likewise, division is accomplished by successive subtractions of the divisor from the dividend with appropriate left shifts of the partial quotient. Once a program instruction to accomplish multiplication or division is implemented, the necessary steps required to complete the operation are accomplished by the M/D without further program intervention.

The extended addressing in the M/D enables addressing of the entire memory, either indexed, direct, or indirect. Doubleword instruction is used, with the effective address contained in the second word. The same instruction format is used for immediate-type instructions; however, indirect addressing is not permitted, and the second word contains an operand. When traps or interrupts are in progress, the direct memory access circuit (DMA) applies an inhibiting signal to the extended addressing circuit.

### 1.1 FUNCTIONAL DESCRIPTION

The M/D consists of three major sections (figure $X-1$ ): multiplication, division, and extended addressing.

### 1.1.1 Multiplication

In a multiplication operation, the contents of the effective memory location are multiplied by the contents of the B register, and the contents of the A register are added to the product. The resultant is placed in the $A$ and $B$ registers, with the most significant half in the $A$ register and the least significant half in the $B$ register. A sign of the resultant is placed in bit 15 of the $A$ register; bit 15 of the $B$ register is always set at zero. The largest


Figure X-1. M/D Functions
positive multiplier or multiplicand that can be contained in an operating register is 15 binary bits; the last bit contains the sign. The product of the largest positive multiplier and multiplicand is always smaller than the combined capacity of the $A$ and $B$ registers; therefore, that product will not set the overflow.

The product of the largest negative multiplier and multiplicand is one greater than the capacity of the combined $A$ and $B$ registers. In this case the overflow indicator will be set, and the combined $A$ and $B$ registers will indicate all zeros with a negative sign bit. This is the only case in which multiplication alone can cause the overflow indicator to be set.

### 1.1.2 Division

In a division operation, the dividend is contained in the combined $A$ and $B$ register, with the sign in bit 15 of the $A$ register. The sign bit of the $B$ register is not used. The divisor is contained in the effective memory location. The quotient and the sign of the quotient are placed in the $B$ register, and the remainder is placed in the A register along with the sign of the dividend. If the quotient exceeds the capacity of the $B$ register, the overflow

# CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING 

indicator will be set. Also, the following special rules apply. A software solution to these rules is provided in figure X -2.
a. If the divisor is zero, the quotient will be the complement of the high-order 15 bits of the dividend with inverted sign. The remainder will be equal to the low-order 15 bits of the dividend. The overflow will always be set.
b. If the dividend is negative and an integer multiple of the divisor, the $B$ register will indicate the quotient minus one, and the A register (the remainder) will be equal to the divisor. The sign of the remainder will equal the sign of the dividend. The following octal statements illustrate this rule.
c. $-010 / 02=-04$ and a remainder of -02
d. $-010 /-02=+04$ and a remainder of -02

### 1.1.3 Extended Addressing

Extended addressing allows addressing of all memory locations, either indexed, direct, or indirect. The second word of the double-word extended instruction contains the effective address. In direct addressing, the address of the operand is located in the second word. The operand is then one level removed from the instruction. Indirect addressing occurs when an operand is two or more levels removed from the instruction. In such cases, the address of the operand address (the indirect address) is contained in a memory location addressed by the instruction. The double-word instruction format, along with the addressing modes are shown in figure X-3.

When the indirect addressing mode is used, the second address in memory may also be a direct or an indirect address. If a loop of indirect addresses is formed, the processor will remain in the indirect mode until halted by a system reset signal. An example of the indirect addressing mode is shown below.

| 0500 | $0006 \mathrm{YY7}$ | Extended indirect |
| :--- | :--- | :--- |
| 0501 | 0.100502 | Operand address at 0502 |
| 0502 | 0.100503 | Operand address at 0503 |
| 0503 | 0.100501 | Operand address at 0501 |

## CHAPTER X

MULTIPLY/DIVIDE AND EXTENDED ADDRESSING


Figure X-2. Flow Chart for Division Correction
$\begin{array}{llllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 2 & 1\end{array}$

| 00 |  | 06 | $Y Y$ | $X$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Operand address |  |  |  |

First Word

Second Word

YY equals any single word instruction in the OP CODE.

| If $X=$ | Address Mode | Effective Address |
| :---: | :---: | :---: |
| 00 to 03 | Immediate | Second word contains operand. |
| 04 | Relative to $P$ | Contents of second word $+(P$ register +1$)$. |
| 05 | Indexed with X | Contents of second word $+X$ register. |
| 06 | Indexed with B | Contents of second word $+B$ register. |
| 07 | Direct or indirect | Contents of second word may be a direct or indirect address depending on bit 15. |

Figure X-3. Word Format for Extended Addressing

### 1.2 SPECIFICATIONS

The M/D specifications are listed in table $X$-1.
Table X-1. M/D Specifications

Parameter
Multiplication Algorithm

Description
$A+(B \cdot R)=A, B$
where $A=$ initial $A$ register content
$B=$ multiplier (in $B$ register)
$\mathrm{R}=$ multiplicand (in memory)
(continued)
X. 5

## Table X-1. M/D Specifications (continued)

| Parameter | Description |
| :---: | :---: |
|  | $\mathrm{A}, \mathrm{B}=$ product (in A and B registers; most significant half in $A$, least significant half in $B$ ) |
| Multiplication Capability | Maximum multiplier: |
|  | 32,767 or $-32,768$ |
|  | Maximum multiplicand: $32,767 \text { or }-32,768$ |
|  | Maximum product: |
|  | 1,073,741,824 |
| Division Algorithm | $A, B / R=B+A$ |
|  | where $A, B=$ dividend (in $A$ and $B$ registers; most significant half in A, least significant half in B) |
|  | $\mathrm{R}=$ divisor (in memory) |
|  | $B=$ quotient (in $B$ register) |
|  | $A=$ remainder (in A register) |
| Division Capability | Maximum divisor: |
|  | 32,767 or $-32,768$ |
|  | Maximum dividend: |
|  | 1,073,741,823 or $-1,073,741,824$ |
|  | Maximum quotient: |
|  | 32,767 or $-32,768$ |
| Extended Addressing Modes | Relative to $P$ (contents of second word plus P register plus 1 ). |
|  | Indexed with $X$ (contents of second word plus $X$ register). |
|  | Indexed with B (contents of second word plus $B$ register). |
|  | Direct (second word is direct address if bit 15 is zero). |
|  | Indirect (second word is indirect address if bit 15 is one). |

## SECTION 2

## OPERAT\|ON

This section contains the M/D instructions and also multiplication/division procedures and examples.

### 2.1 INSTRUCTIONS

The M/D instructions are listed in table $X$-2.
Table X-2. Multiply/Divide and Extended Addressing Instructions

| Mnemonic | Octal Code | Description | Machine Cycles |
| :---: | :---: | :---: | :---: |
| Multiply (one-word instruction) |  |  |  |
| MUL | $16 x x x x$ | Multiply B register by contents of effective memory address | 10 |
| Divide (one-word instruction) |  |  |  |
| DIV | 17xxxx | Divide $A$ and $B$ registers by contents of effective memory address | 10 |
| Extended Address (two-word instruction) |  |  |  |
| LDAE | 00601x | Load A register extended | 3 |
| LDBE | 00602x | Load B register extended | 3 |
| LDXE | 00603x | Load X register extended | 3 |
| STAE | 00605x | Store A register extended | 3 |

## CHAPTER X

 MULTIPLY/DIVIDE AND EXTENDED ADDRESSINGTable X-2. Multiply/Divide and Extended Addressing Instructions(continued)

| Mnemonic | Octal Code | Description | Machine <br> Cycles |
| :--- | :--- | :--- | :--- |
| STBE | $00606 x$ | Store B register extended | 3 |
| STXE | $00607 x$ | Store X register extended | 3 |
| INRE | $00604 x$ | Increment and replace ex. <br> tended | 4 |
| ADDE | $00612 x$ | Add memory to A register <br> extended | 3 |
| SUBE | $00614 x$ | Subtract memory from A reg <br> ister extended | 3 |
| MULE | $00616 x$ | Multiply B register extended | 11 |
| DIVE | $00617 x$ | Divide AB register extended | 11 |
| ORAE | $00613 x$ | Inclusive OR extended | 3 |
| ERAE | Exclusive OR extended | 3 |  |
| ANAE | AND extended | 3 |  |

1. The xs in the DIV and MUL instructions represent the effective address.
2. The $x s$ in the extended addressing instructions specifies the addressing mode (see figure 3-2).

### 2.2 MULTIPLICATION/DIVISION PROCEDURES

The following subsections provide manual procedures for performing multiplication and division operations. Section 2.3 contains examples that illustrate the operations; section 4 contains several sample problems and their solutions.

## CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

### 2.2.1 Multiplication

A multiplication operation can be performed as follows:
a. Perform power-on routine (chapter III).
b. Load the multiplier into the $B$ register.
c. Load the multiplicand into the $X$ register.
d. Load the store $X$ instruction (070000) into the $U$ register, and execute the instruction. The multiplicand is now in memory.
e. Load the multiply instruction (160000) into the $U$ register, and execute the instruction.
f. Observe the result in the $A$ and $B$ registers. The most significant bits of the product can now be observed by displaying the contents of the $A$ register; the least significant bits can be observed by displaying the contents of the $B$ register.

### 2.2.2 Division

A division operation can be performed as follows:
a. Perform power-on routine (chapter III).
b. Load the most significant bits of dividend into the A register.
c. Load the least significant bits of dividend into the B register.
d. Load the divisor into the $X$ register.
e. Load the store $X$ instruction (070000) into the $U$ register, and execute the instruction.
f. Load the divide instruction (170000) into the $U$ register, and execute the instruction,
g. Observe the result in the $A$ and $B$ registers. The quotient can now be observed by displaying the contents of the $B$ register; the remainder can be observed by displaying the contents of the A register. Note that the sign bit of the remainder is the same as the sign bit of the dividend.

## CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

### 2.3 MULTIPLICATION/DIVISION EXAMPLES

The following examples of multiplication and division are provided to illustrate the operations. The octal problem is preceded by its decimal equivalent for both examples. Negative numbers are in two's complement form. A, B, and R represent the contents of the $A$ register, $B$ register, and memory, respectively. The letter $R$ represents memory because the R register contains the contents of the effective memory address during reading and writing operations.

EXAMPLE A. Multiplication:
$(-56)(1212)=-67,372$
$(177710)(002274)=17777573340$
Before execution:
$A=000000$
After execution:
$A=177775$
$B=17: 710$
$B=073340$
$R=00 \% 274$
$R=002274$

EXAMPLE B. Division:
$-1,234 / 616=-2$ with remainder -2
$17777775456 / 001150=177776$ with remainder 177776

Before execution:
$A=17: 777$
After execution:
$A=177776$
$B=075456$
$B=177776$
$R=001150$
$R=001150$

## SECTION 3 <br> THEORY OF OPERATION

### 3.1 GENERAL

Described in the following paragraphs are the three functional divisions of the M/D: multiplication, division, and extended address. Refer to logic diagram 91D0358 in volume 2. Three-digit numbers in parentheses indicate the location of circuit elements on the logic diagram. The first number locates the sheet; the following letter and number indicate the area on that sheet. Circuit elements that are not on the M/D board are followed by their circuit board number in parentheses.

Signals resulting from the outputs of flip-flops are designated FF set signal and FF reset signal if they are high when the flip-flop is respectively set or reset.

### 3.2 MULTIPLICATION

Multiplication is accomplished by successive additions of the multiplicand appropriately shifted to the right. A flow diagram illustrating this operation is shown in figure X-4. The timing of signals generated during multiplication is shown in figure X-5.

The multiplication instruction is stored in the $U$ register (44P0592), and the address of the multiplicand is generated and placed in the $L$ register (44P0595). The next memory cycle brings the multiplicand from memory and stores it in the R register (44P0592).

The contents of the $U$ register are decoded in the M/D to form signal MPYX + high (1C4). Signals MPYX + high and RB17 + high (2D7) set flip-flop NMDX (1D3). Flip-flop NMDX stores the sign of the multiplier to provide for the correction cycle at the end of the operation.

Signals TOSX- high, FEIX + high, and H4XX + high form signal SHC3- low (3C7). Signal SHC3- sets flip-flop SHCX (44P0593). FF set signal SHCX + high with signal H4XX + high form signal UMDX- low (1C5). Signal UMDX + high generates set or reset levels (2C6) for bits $5,6,7$, and 8 of the $U$ register. Changing the contents of the $U$ register establishes control for the shift portion of the multiply operation. Signal SHCX high also sets flip-flops SHFX (44P0593) and LSXC (44P0593). The outputs of these two flip-flops allow master clock signal MC2X to increment the shift counter (44P0593).
x. 12



## CHAPTER X MULTIPLY/DIVIDE AND EXTENDED ADDRESSING



Figure X-5. Timing Diagram for Multiplication
Multiplication then proceeds by a series of addition-and-shift or shift-without-addition operations. The choice of these two types of operations depends on the state of flip-flop ADEX (2B6). During multiplication, flip-flop ADEX is controlled by the least significant bit of the B register after each shift. The contents of the A register are either increased by the addition of the multiplicand and then shifted right, or they are shifted right without addition. If no overflow results from the addition, the sign of the partial product (in the $A$ register) becomes that of the sum. If an over-flow occurs, the sign bit in the A register becomes the complement sign of the sum. The addition and/or shift of the partial product is accomplished while signal LSCX- is high. The multiplier (in the B register) is shifted right one position each time signal LSCX- is low.

When the shift counter has been incremented to 15, flip.flop LCYX (1B2) is set. At this time if FF set signal NMDX is high, the multiplicand is subtracted from the product. This is accomplished by signals SR14- low (2B4) and INCR- low (2D4).

## CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

### 3.3 DIVISION

Division is accomplished by successive subtractions of the divisor from the dividend and shifts of the partial quotient to the left. A flow diagram illustrating this operation is shown in figure $\mathrm{X}-6$. The timing of signals generated during division is shown in figure $\mathrm{X}-7$.

The divide instruction is stored in the $U$ register (44P0592), and the address of the divisor is generated and set into the $L$ register (44P0595). The next memory cycle brings the divisor from memory and stores it in the R register (44P0592).

The divisor is subtracted from the dividend if the sign of the quotient is to be positive (the divisor is added to the dividend if the sign of the quotient is to be negative). If the sign of the difference is not equal to the sigr of the A register, the divisor is removed from the adder input. This is done before the output of the adder is shifted to the left and placed in the A register. If the divisor is not added to the partial quotient (in the A register) and the quotient sign is negative, flip-flop BISX (44P0593) is set. If the divisor is added to the partial quotent and the sign is positive, flip-flop BISX is set. The content of bit 14 of the B register is placed in the least significant bit of the $A$ register. The contents of the $B$ register are then shifted left with signal BISX being shifted into the least significant bit of the B register.

The sign of the dividend is stored in flip-flop SBAX (44P0596). If FF set signal SBAX + is high, flip-flop NMDX (1D3) is set when the divisor is clocked into the R register on signal SETR + . If the quotient is to be negative, flip-flop ADOX (1B5) is set at the same time as flip.flop NMDX.

The contents of the U register are changed to establish control for the shift portion of the division operation. Bit 13, 14 and 15 of the $U$ register decode to form signal H4XX- low (1D5). Signal SHC3- low sets flip-flops SHCX, SHFX, and LSCX (44P0593). FF set signal SHCX + high with signal H4XX- low form signal UMDX- low (1C5). Signal UMDX- low generates set or reset levels (2C6) for bits 5, 6, 7, and 8 of the $U$ register. The outputs of flip-flops SHFX and LSCX control the iricrementing of the shift counter (44P0593).

Flip-flop ADEX (2B6) is also set when FF set signal LSCX- goes high. Signal LSCX- high selects the A register to the adder, and signal SLR5- low (2B4) selects the operand. Signal SLR5- low is generated by signal DIVX + high, signal SHFX + high, FF set signal ADOX + high, and FF set signal ADEX + high.

The result of the first addition (subtraction if FF set signal ADOX + was low) is compared with the condition of flip-flop NMDX to form signal DSCX- (2A7). Signal DSCX- high with




## CHAPTER X MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

signal DIVX + high, signal FCDX + high, and FF reset signal LCYX- high set flip-flop DODX (1C2). This flip-flop enables the overflow indication. Signal DSCX- high also inhibits the set of the A register (44P0592) and the reset of flip-flop LSCX (44P0593).

The delayed reset of flip-flop LSCX allows the contents of the $R$ register to be removed from the adder before the adder output is shifted left and placed in the A register. Bit 14 of the $B$ register is shifted into bit zero of the $A$ register. Flip-flop BISX is set if flip-flops ADOX and ADEX are both set or both reset.

Removing the contents of the $R$ register from the adder allows signal DSCX- to go low and enables the reset of flip-flop LSCX. FF reset signal LSCX high selects the $B$ register to the shift gates, and the coritents are shifted left one position with FF set signal BIXE going to the least significant position. The shift counter is then incremented, and the cycle is repeated until the shift count is equal to 15 .

Flip-flop LCYX (1B2) is set as the shift counter is incremented to 15. FF set signal LCYX + high enables signal PHC3- low (2D7) and signal MDN2 + low (2A6). Signal PHC3- low inhibits the set of the phase clock flip-flop (44P0593) for one cycle. Signal MDN2 + low inhibits signals SHLX and SLAB while the result of the last subtraction is transferred to the $A$ register. The contents of the $B$ register are then shifted left and, if the quotient is to be negative, incremented to provide the final two's complement quotient.

### 3.4 EXTENDED ADDRESSING

The extended instruction is placed in the $U$ register and decoded to form signals $K 2 X X+$ and AC6X + . If signal U02X + is low, flip-flop EIM1 (44P0596) is set, and the second word of the immediate instruction is used as the operand. If signal U02X + is high, flip-flop EIM2 (1D6) is set. FF set signal EIM2 high generates signal EIMX- low (1D6). Signal U02X + high and FF set signal EIM2 high generate signal FEA1- low. Flip-flop ACYX (44P0596) is set on the next CL1X pulse.

FF set signal ACYX- high and FF set signal EIM2 high cause signal U02X + to go low (1C7). These two signals also transfer the states of signals U00X and U01X to signals U09X respectively (1A7). The new states of signals U09X, U10X, and U10X and U11X are decoded to form signals AC4X, AC5X, AC6X, and AC7X. Signal EIMX low transfers the states of signals U03X through U06X to signals U12X through U15X, respectively.

The address code signals $A C 4 X, A C 5 X$, and $A C 6 X$ select the contents of the $P, X$, or $B$ register which is added to the second word of the instruction to form the effective memory address of the operand address. If signal R15X is high, the second word is an indirect address; the processor will remain in the address cycle and fetch the address specified by

## CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

the contents of the R register. This second address may also be a direct or indirect address. If a loop of indirect addresses is formed, the processor will remain in the indirect addressing mode until halted by a s.jstem reset signal.

### 3.5 MNEMONICS

The M/D mnemonics are listed in table X-3.
Table X-3. Mnemonic Definitions

## Mnemonic Description

ACYX Address cycle. Starts extended addressing using address code signals.

ACiX Address code. Selects P, X, or B register as part of operand address.

ADEX Add-enable flip-flop. Sitores the requirement for an addition.
ADOX Add-operand flip-flop. Stores sign of quotient.
BISE Bit-store enabler. Sets bit-store flip-flop.
BISX Bit store. Enables shift gate A during long shifts and division.

CBii C-bus bits. Provides clata for multiply/divide.
CL2X Clock 2. Gates clear signal at proper point in memory cycle.
CLRX Clear. Clears flip-flops DODX, LCYX, and NMDX.
DIVX Divide. Indicates that a division operation is occurring.
DODX Division overflow-detect flip-flop. Stores the occurrence of an overflow diring division.

DSCX Division sign check. The result of a sign check during division.
EIMX Execute immediate. Cutput of flip-flop EIMZ.

# MULTIPLY/DIVIDE AND EXTENDED ADDRESSING 

## Table X-3. Mnemonic Definitions (continued)

| Mnemonic | Description |
| :---: | :---: |
| EIM2 | Execute immediate flip-flop 2. Stores requirement for extended addressing. |
| EMRX | E and W bus receiver. Enables decoding of address codes. |
| FCDX | First-count detector. Indicates that shift counter has reached a count of one. |
| FEA1 | Fetch address. Enables address cycle. |
| FEIX | Fetch instruction. Enables shift control bit 3. |
| HLTX | Halt. Disables extended addressing and multiply/divide result. |
| H4XX | Is decoded from U-register bits and enables further decoding. |
| ICLX | Clock inhibitor. Inhibits signal PHC3 during interrupt or trap. |
| INCR | Increments adder during multiplication or division. |
| K2XX | Enables extended addressing upon decoding operation code. |
| LCYX | Last-cycle flip.flop. Stores the fact that the shift counter has reached its maximum. |
| LSCX | Long-shift control. Provides control of long shift, multiplication and division sequences. |
| MC2X | Master clock 2. Provides timing for M/D functions; clock input for flip-flops. |
| MDN2 | Multiply/divide nonshift. Inhibits shift and A bus selection during transfer of remainder. |
| MPYX | Multiply. Indicates that a multiplication operation is occurring. |
| NMDX | Negative multiply/divide flip-flop. Stores the sign of multiplier. |
| OVIX | Overlfow. Output of flip-flop DODX. |

## CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

Table X-3. Mnemonic Definitions (continued)
Mnemonic
Description
PHCX Phase clock. Enables reset of flip-flop EIMZ.
PHC3 Phase clock inhibit. Enables completion of multiply/divide operation.

ROHX Reset on halt. Enables clear signal on halt.
SBAX Sign bit of A register. Enables setting of flip-flops ADOX and NMDX.
SCix Shift-counter bit. Indicates number of shift cycles.
SCLI Inhibits the last shift count until flip-flop LCYX is set.
SCMX Shift count met. Indicates that shift counter equals U-register bits 0 to 4 .

SETB Set B register. Clocks C-bus data into latches.
SETR Set R register. Clocks Vi/bus data into latch; clocks setting of flip-flops ADOX and NMDX.

SGAB Shift-gate A. Provides bit zero to shift-left gates of arithmetic unit.

SGBC Shift-gate B. Provides bit 14 to shift-right gates of arithmetic unit.

SHCX Shift control. Generates signal UMDX and enables setting of flip-flop ADEX.
$\mathrm{SHCi} \quad$ Shift-control bit. Controls the setting of the shift-control flip-flop.

SHFX Shift. Enables shift operation during multiplication and division
SLBI Selects B register inverted. Gates inverted B-register data to the $G$ bus.

SLP2 Gates the $P$ register to the $G$ bus.

Table X-3. Mnemonic Definitions (continued)

SLRI Selects $R$ register inverted. Gates inverted R-register data to the Gi bus.

SLRX Selects R register. Gates R-register data to the $G$ bus.

SLR5 Selects $R$ register 5. Gates R-register data to the $G$ bus during division.

SLXI Selects $X$ register inverted. Gates inverted $X$-register data to the G bus.

SR14 Selects R-register bit 14. Gates bit 14 of the R register to the G bus during multiplication.

STB5
SUii
SYRT System reset. Clears flip-flop EIM2.
SYii
TOSX Trap on shift. Enables shift-control signal on trap command.
UiiX U-register bit. Indicates instruction stored.
UMDX U-register multiply/divide. Controls the shift portion of the division operation.

WiiX Memory-data register. Sign bit of the number stored in memory.

# CHAPTER X <br> MULTIPLY/DIVIDE AND EXTENDED ADDRESSING 

## SECTION 4

## MAINTENANCE

### 4.1 GENERAL

There are no adjustable components, such as variable resistors or capacitors, on the M/D circuit card. This section provides multiplication and division problems with solutions that can be used to check out the arithmetic and logic operations of the M/D circuits. Refer to section 2 for operating procedures.

The solutions displayed on the computer's control panel should be as indicated in the "results" column. Some of the solutions are not arithmetically correct, because the problem is beyond the machine's capacity. These problems are labeled LCO (logic check only). All problems are shown first in decimal form and repeated in octal form. Negative numbers are in two's complement form. A, B, and $R$ represent the contents of the $A$ register, B register, and memory, respectively.

### 4.2 MULTIPLICATION PROBLEMS

The format of each multiplication problem is:
Problem in decimal: (multiplier) (multiplicand) $=$ product
Problem in octal: (multiplier) (multiplicand) $=$ product
Before execution: After execution:
$A=$ all zeros $\quad A=$ MSB of product
$B=$ multiplier $\quad B=L S B$ of product
$\mathrm{R}=$ multiplicand $\quad \mathrm{R}=$ multiplicand
where, $\mathrm{A}, \mathrm{B}$, and R represent the contents of the A register, B register, and memory respectively.

PROBLEM A. Largest positive number squared
$(32,767)(32,767)=1,073,676,289$
$(77,777)(77,777)=7,777,600,001$
(continued)

Problem: Result:
$A=000000 \quad A=077776$
$B=077777$
$B=000001$
$\mathrm{R}=077777$
PROBI_EM B. Largest negative number squared (LCO)
$(-32,768)(-32,768)=1,073,741,824$
$(100,000)(100,000)=6,405,037,000$
Problem: Result:

| $A=000000$ | $A=100000$ |
| :--- | :--- |
| $B=100000$ | $B=000000$ |
| $R=100000$ | Overflow |

PROBLEM C. Largest negative product
$(-32,768)(32,767)=1,073,709,056$
$(100,000)(77,777)=10,000,100,000$
Problem: Result:

| $A=000000$ | $A=100001$ |
| :--- | :--- |
| $B=100000$ | $B=000000$ |
| $R=077777$ |  |

PROBLEM D. Multiplication of like signs
$(25,761)(31,345)=807,478,545$
$(62,241)(75,161)=6,010,222,421$
Problem: Result:
$A=000000$
$A=060102$
$B=062241$
$B=022421$

PROBLEM E. Multiplication of unlike signs

$$
\begin{aligned}
& (-25,761)(31,345)=807,478,545 \\
& (115,537)(75,161)=11,767,555,357
\end{aligned}
$$

Problem: Result:

```
A = 000000
    A = 117675
B = 115537
    B = 055357
R = 075161
```


## CHAPTER X

MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

### 4.3 DIVISION PROBLEMS

The format for each division problem is:
Problem in decimal: dividend/divisor $=$ quotient + remainder Problem in octal: dividend/divisor $=$ quotient + remainder

Before execution:
$A=$ MSB of dividend
$B=$ LSB of dividend
$\mathrm{R}=$ divisor

After execution:
$\mathrm{A}=$ remainder
$B=$ quotient
$R=$ divisor

PROBLEM A. Largest square root

$$
\begin{aligned}
& 1,073,676,289 / 32,767=32,767 \\
& 7,777,600,001 / 77,777=77,777
\end{aligned}
$$

Problem: Result:
$A=077776$
$A=000000$
$B=000001$
$B=077777$
$\mathrm{R}=077777$
PROBLEM B. Largest positive dividend and negative divisor (LCO)

$$
\begin{aligned}
& 1,073,741,324 /-32,768=-32,768 \\
& 6,405,037,000 / 100,000=100,000
\end{aligned}
$$

Problem: Result:

```
A = 064050
A == 037000
B = 037000
B == 113730
R=100,000
```

PROBLEM C. Division of largest negative numbers

$$
-1,073,709,056 /-32,768=32,767
$$

$$
10,000,100,000 / 100,000=77,777
$$

Problem: Result:
$A=100001$
$A=100000$
$B=000000$
$B=077776$
$R=100000$
(continued)

CHAPTER X MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

\author{
PROBLEM D. Division of positive numbers <br> $$
807,478,545 / 31,345=25,761
$$ <br> \[
6,010,222,421 / 75,161=62,241

\] <br> Problem: <br> Result: <br> | $A=060102$ | $A=000000$ |
| :--- | :--- |
| $B=022421$ | $B=062241$ | <br> $C=075161$

}

PROBLEM E. Division of negative numbers
$-807,478,545 /-25,761=31,345$
$11,767,555,357 / 115,537=75,161$

Program: Result:
$A=117675$
$A=115537$
$B=055357$
$B=075160$
$R=115537$

PROBLEM F. Division of mixed-polarity numbers
$-807,478,545 / 31,345=-25,761$
$11,767,555,357 / 75,161=115,537$

Problem: Result:
$A=117675$
$A=102617$
$B=055357$
$B=115540$
$\mathrm{R}=075161$

## CHAPTER V

 MEMORY
v111.1343
ligure V 12. Read Mutiplexing For Octal 45

## APPENDIX A

620/L NUMBER SYSTEM

## 620/L NUMBER SYSTEM

Binary numbers in the $620 / \mathrm{L}$ computer are represented in two s-complement form. Single-precision numbers are 15 bits plus the sign bit. The sign bit occupies the most significant bit position (bit 15). A 0 in the sign position denotes a positive number; a 1 in the sign position denotes a negative number. The negative of a positive number is represented in two's-complement form.

The two's complement of a number may be found in either of two ways:
a. Take the one's-complement of the number (i.e., complement each bit), and add 1 in the least-significant bit position.

## Example:

| +9 |
| :--- |
| One's complement |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

Two's complement
1111111111110111 (-9)
b. For an $n$-bit number (including sign), subtract it from $2^{n+1}$.

Example:

$$
\begin{array}{ll}
2^{n+1} & 1000000000000000 \\
-9(+9) & -0000000000001001 \\
-9 & 11111111111111111
\end{array}
$$

## APPENDIX A

## 620/L NUMBER SYSTEM

It is generally convenient to express binary numbers by their octal equivalent. This conversion is easily performed by grouping the binary bits by threes, starting with the least-significant bit.

In this 16 -bit-word configuration, the range of octal numbers is less than six full digits (000000-0177777). The octal equivalents for the above examples are:

| DECIMAL | OCTAL |
| :--- | :--- |
| +9 | 0000011 |
| -9 | 0177767 |

The range of numbers in the $620 / \mathrm{L}$ is from $-32,768$ to $+32,767$. The zero minus one and plus/minus full-scale numbers are:

| BINARY | OCTA: | DECIMAL |  |
| :---: | :---: | :---: | :---: |
| 0111111111111111 | 0077777 | $+32,767$ | +FULL SCALE |
| 0000000000000000 | 0000000 | 0 | 0 |
| 1111111111111111 | 0177977 | -1 | -1 |
| 1000000000000000 | 0100000 | $-32,768$ | -FULL SCALE |

The negative of the octal equivalent number is found by subtracting the number from 0177777 and adding 1 in the least-significant digit.

## Example:



In addition or subtraction, it is possible for the results to exceed the $\pm$ full-scale range of the machine. For example:

| DECIMAL | OCTAL |
| :--- | :--- |
| +21.980 | 0052734 |
| +11.843 | +027103 |
| +33.823 | 0102037 |

The negative result is in error. The same type of error occurs if the sum of the two negative numbers exceeds the minus full-scale range:

| DECIMAL | OCTAL |
| ---: | :--- |
| $-21,980$ | 0125044 |
| $(+)-11,843$ | 0150675 |

$$
-33,823 \quad(1) 0075741 \quad 31,803
$$

```
APPENDIX A
620/L NUMBER SYSTEM
```

Note that the carry out of the most-significant octal digit position is generally lost. However, to inform the programmer that the true result of an addition'subtraction falls outside the range of the machine, an overflow indicator is provided. The overflow indicator is set if the sign bit changes when two numbers of the same sign are added together (where the sign of the sublrahend is changed in subtraction).

In multiplication, a double length product is formed in the arithmetic registers ( $A$ or $B$ ). Since the product cannot exceed 32 bits, overflow will never occur as the result of a multiply. The sign of the product is automatically determined.

## Example:

| DECIMAI」 | OCTAL |
| :---: | :---: |
| 21.980 | +052734 |
| x 11,843 | x+027103 |
| 65,940 | 0200624 |
| 87,920 | 052734 |
| 175,840 | 0454404 |
| 21,980 | 0125670 |
| 21,980 |  |
| 260,299,140 | +017410\|00224 |
|  | A B |

The double-length result is accumulated in the $A$ and $B$ registers.

In division, an overflow (underflow) can occur if the divisor is less than or equal to the dividend.

## APPENDIX B

POWERS OF TWO

## APPENDIX B POWERS OF TWO

## POWERS OF TWO

| 24 | n | $2 \cdot 1$ |
| :---: | :---: | :---: |
| 1 | 0 | 1.0 |
| 2 | 1 | 0.5 |
| 4 | 2 | 0.25 |
| 8 | 3 | 0.125 |
| 16 | 4 | 0.0625 |
| 32 | 5 | 0.03125 |
| 64 | 6 | 0.015625 |
| 128 | 7 | 0.0078125 |
| '256 | 8 | 0.00390625 |
| 512 | 9 | 0.001053125 |
| 1024 | 10 | 0.0009765625 |
| 2048 | 11 | 0.00048828125 |
| 4096 | 12 | 0.000244140625 |
| 8192 | 13 | 0.0001220703125 |
| 16384 | 14 | 0.00006103515625 |
| 32768 | 15 | 0.000030517578125 |
| 65536 | 16 | 0.0000152587890625 |
| 131072 | 17 | $0.00000762939453125$ |
| 262144 | 18 | 0.000003814697265625 |
| 524288 | i9 | 0.0000019073486328125 |
| 1048576 | 20 | 0.00000095367431640625 |
| 2097152 | 21 | 0.000000476837158203125 |
| 4194304 | 22 | $0.00000023841857910 i 5625$ |
| 8 388608 | 23 | 0.00000011920928555078125 |
| 16777216 | 24 | $0.000000059804644 \div 75390625$ |
| 33554432 | 25 | 0.0000000298023223876953125 |
| 67108864 | 26 | 0.00000001490 i 16119384765625 |
| 134217728 | 27 | 0.000000007 .450 ¢80 596923828125 |
| 268435456 | 26 | 0.0000000037252902984619140625 |
| 536870912 | 29 | 0.00000000186264514923095703125 |
| 1073741824 | 30 | 0.000000000931322574615478515625 |
| 2147483648 | 31 | 0.000000000465 6̂61 287307.39257812 ¢ |
| 4294967296 | 32 | 0.00000000023283064365386962890625 |
| 8589934592 | 33 | 0.000000000116415321826934814453125 |
| 17179869184 | 34 | 0.0000000000582076609134674072265625 |
| 34359738368 | 35 | 0.00000000002910383045673370361328125 |
| 68719476736 | 36 | 0.000000000014551915228366851806640625 |
| 137438953472 | 37 | 0.0000000000072759576141834259033203125 |
| 274877906944 | 38 | 0.00000000000363797880709171295166015625 |
| 549755813888 | 39 | 0.000000000001818989403545856475830078125 |

## APPENDIX C <br> OCTAL/DECIMAL INTEGER CONVERSIONS

## OCTAL/DECIMAL INTEGER CONVERSIONS



Octal Decimal
10000. 4096 20000 - 197 90000-122311 $40000-16304$
$50000-20400$ $50000-20460$
$60000-24576$ $60000-24576$
$70000-2467 a$



|  | 0 | 1 | 2 | 3 | 4 | , | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2000 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 |
| 2010 | 1032 | 1033 | 1014 | 1035 | 1036 | 1037 | 038 | 1039 |
| 2 2 20 | 1040 | 1041 | 10 h 2 | 1043 | 1044 | 1045 | :046 | 1047 |
| 2030 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 2040 | 1056 | 1057 | 1058 | 1059 | 1060 | 1061 | 1062 | 1063 |
| 2350 | 1064 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 2060 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 |
| 2070 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 |
| 2100 | 1088 | 1089 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 |
| 2110 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 2120 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1118 |
| 2130 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 2140 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 |
| 2150 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 2160 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 |
| 2170 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1:50 | 1151 |
| 2200 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 |
| 2210 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 2220 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 |
| 2230 | 1176 | 1177 | 1178 | 1179 | 1180 | 1191 | 1182 | 1183 |
| 2240 | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 |
| 2250 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 2260 | 1200 | 1201 | 1202 - | -1203 | 1204 | 1205 | 1208 | 1207 |
| 2270 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 12.14 | 1215 |
| 2300 | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 1223 |
| 2310 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 2320 | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1238 | 1239 |
| 2330 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1248 | 1247 |
| 2340 | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 |
| 2350 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 2360 | 1264 | 1265 | 1268 | 1267 | 1288 | 1269 | 1270 | 1371 |
| 2370 | 1272 | 1273 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 |


|  | 0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 283 |  |  |  |  |
|  | 1288 | 1289 | 1290 | 1291 | 1292 | 129 | 129 | 12 |
| 2420 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 13 |
|  | 1304 | 1305 | 1306 | 1307 | 1308 | 130 | 1310 | 1311 |
| 2440 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 13 |
| 2450 | 1320 | 1321 | 1322 | 1323 | 1324 | 132 | 132 | 13 |
|  | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 133 |  |
| 2470 | 1336 | 1337 | 1338 | 1339 | 134 | 4341 | 342 |  |
|  |  |  | 1346 | 134 |  |  |  |  |
|  | 1352 | 1353 | 1354 | 1355 | 135 | 135 | 135 | - |
| 2520 | 1360 | 1361 | 1362 | 1363 | 136 | 136 | 136 | 13 |
|  | 1368 | 1369 | 1370 | 1371 | 137 | 137 | 137 | 137 |
|  | 1376 | 1377 | 1378 | 1379 | 138 | 138 | 138 | 138 |
|  | 1384 | 1385 | 1386 | 1387 | 138 | 1389 | 139 |  |
|  | 1392 | 1393 | 1394 | 1395 | 139 | 1397 | 139 | 139 |
| 2570 | 1400 | 1 | 402 |  |  |  |  |  |
|  | 1408 |  | 1410 |  |  |  |  |  |
|  | 1416 | 117 | 1418 | 1419 | 1420 | 1421 | 142 | 1423 |
| 2620 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 143 | 143 |
|  | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 143 | 14 |
|  | 144 | 1441 | 1442 | 1443 | 1444 | 1445 | 144 | 144 |
|  | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 145 | 145 |
|  | 1456 | 1457 | 1458 | 1459 | 1460 | 1461 | 1462 | 14 |
|  | 14 |  |  |  |  |  |  |  |
|  | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1470 |  |
|  | 1480 | 1481. | 1482 | 1483 | 1484 | 1485 | 1486 | 48 |
|  | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 49 |  |
| 2730 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
|  | 1504 | 1505 | 1508 | 1507 | 1508 | 1509 | 1510 | 51 |
|  | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 518 | 1519 |
| 2760 | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 |
|  | 15 | 1529 | 1530 | 153 | 1532 | 153 |  |  |




Octal Decimal 10000-4095 20000-8192 30000 - 122813 40000-1638.4 $50000-20481)$
$60000-2457 / 5$ 60000-2867:


## APPENDIX C OCTAL/DECIMAL INTEGER CONVERSIONS



|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4400 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 |
| 4410 | 2312 | 2313 | 2314 | 2315 | 2316 | 231* | 2318 | 2319 |
| 4420 | 2320 | 2321 | 2322 | 232 ? | 2324 | 2325 | 2326 | 2327 |
| 4430 | 2328 | 2329 | 2330 | 2331 | 2332 | 2331 | 2334 | 2335 |
| 4440 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 |
| 4450 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
| 4460 | 2352 | 2353 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 |
| 4470 | 2360 | 2361 | 2362 | 2383 | 2364 | 2365 | 2360 | ? 277 |
| 4500 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | :375 |
| 4510 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | -383 |
| 4520 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 |
| 4530 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2399 |
| 4540 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 240: |
| 4550 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 4560 | 2416 | 2417 | 2418 | 2419 | 2420 | 2421 | 2422 | 2423 |
| 4570 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
| 4600 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 |
| 4610 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
| 4820 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 |
| 4630 | 2456 | 2457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2483 |
| 4640 | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 |
| 4650 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| ${ }^{4660}$ | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 |
| 4670 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 4700 | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 |
| 4710 | 2504 | 2505 | 2508 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 4720 | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 25:8 | 2519 |
| 1730 | 2520 | 2521 | $2 ¢ 22$ | 2523 | 2524 | 2525 | 2526 | 2527 |
| 4740 | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 |
| 4750 | 2536 | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
| 4760 | 2544 | 2545 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 |
| 4770 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 255 | 2559 |


| 5000 | $25 i 60$ |
| :---: | :---: |
| 10 | 10 |
| 5777 | 3071 |
| Octal) | (Decimal) |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5000 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 |
| 5010 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | $25: 4$ | 2575 |
| 5020 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | ' 2582 | 2583 |
| 5030 | 2584 | 2585 | 2586 | -2587 | 2588 | 2589 | 2590 | 2591 |
| 5040 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 |
| 5050 | 2600 | 2601 | 2602 | 2603 | 260 : | 2605 | 2606 | 2607 |
| 5080 | 2608 | 2609 | 2610 | 2611 | 2612 | 2613 | 2614 | 2615 |
| 5070 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| 5100 | 2624 | 2625 | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 |
| 5110 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| 5120 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 |
| 5130 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| 5140 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2682 | 2663 |
| 5150 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| 5180 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 |
| 5170 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| 5200 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 |
| 5210 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| 5220 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 |
| 5230 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2718 |
| 5240 | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 |
| 5250 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| 5260 | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 |
| 5270 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| 5300 | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 |
| 5310 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| 5320 | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 |
| 5330 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 |
| 5340 | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 |
| 5350 | 2792 | 2793 | 2794 | 2795 | 2798 | 2797 | 2798 | 2799 |
| 5360 | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 |
| 5370 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5400 | 2816 | 2817 | 2818 | 2819 | 2820 | 2871 | 2822 | 2823 |
| 5410 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
| 5420 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 |
| 5430 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
| 5440 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 |
| 5450 | 2856 | 2857 | 2858 | 2859 | 2880 | 2861 | 2862 | 2863 |
| 5460 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 |
| 5470 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
|  |  |  |  |  |  |  |  |  |
| 5500 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 |
| 5510 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| 5520 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 |
| 5530 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| 5540 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 |
| 5550 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| 5560 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 |
| 5570 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
|  |  |  |  |  |  |  |  |  |
| 5600 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 |
| 5610 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
| 5620 | 2960 | 2961 | 2962 | 2963 | 2984 | 2965 | 2966 | 2967 |
| 5630 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| 5640 | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 |
| 5650 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| 5660 | 2992 | 2993 | 2994 | 3995 | 2998 | 2997 | 2998 | 2999 |
| 5670 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| 5700 | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 |
| 5710 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
| 5720 | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 |
| 5730 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
| 5740 | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 |
| 5750 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| 5780 | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 |
| 5770 | 3084 | 3065 | 3086 | 3067 | 3068 | 3069 | 3070 | 3071 |

## APPENDIX C

## OCTAL/DECIMAL INTEGER CONVEIZSIONS



## APPENDIX D

 OCTAL/DECIMAL FRACTION CONVERSIONS
## OCTAL/DECIMAL FRACTION CONVERSIONS

| OCTAL | DEC. | OCTAL | DE.C. | OCTAL | DF.C. | OCTAL | DEC. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 000 | . 000000 | . 100 | . 125000 | . 200 | . 250000 | . 300 | . 375000 |
| . 001 | . 001953 | . 101 | . 126933 | . 201 | . 251953 | . 301 | . 376953 |
| . miz | . 003906 | . 102 | . 129906 | . 202 | . 253906 | . 302 | . 378906 |
| . 003 | . 005859 | . 103 | . 130859 | . 203 | . 255859 | . 303 | . 380859 |
| . 004 | . 007812 | . 104 | . 132 A 12 | . 204 | . 257812 | . 304 | . 382812 |
| . 005 | . 009765 | . 105 | . 134765 | . 205 | . 259765 | . 305 | . 384765 |
| . 008 | . 011718 | . 108 | . 135719 | . 206 | . 261718 | . 306 | . 386718 |
| . 007 | . 013671 | . 107 | . 138871 | . 207 | . 263671 | . 307 | . 388671 |
| . 010 | . 015625 | . 110 | . 140625 | . 210 | . 265625 | . 310 | . 390625 |
| . 011 | . 017578 | . 111 | . 142578 | . 211 | . 267578 | . 311 | . 392578 |
| . 014 | . 019331 | . 112 | . 144531 | . 212 | . 269531 | . 312 | . 394531 |
| . 013 | . 021484 | . 113 | . 146484 | . 213 | . 271484 | . 313 | . 396484 |
| . 014 | . 023437 | . 114 | . 148437 | . 214 | . 273437 | . 314 | . 398437 |
| . 015 | .025390 | . 115 | . 150390 | .215 | . 275390 | . 315 | . 400390 |
| . 016 | . 027343 | . 116 | . 152343 | . 216 | . 277343 | . 316 | . 402343 |
| . 017 | . 029298 | . 117 | . 154298 | .217 | . 279296 | . 317 | . 404296 |
| . 020 | . 031250 | . 120 | . 156250 | . 220 | . 281250 | . 320 | . 406250 |
| . 0211 | . 033203 | . 121 | . 158203 | . 221 | . 283203 | . 321 | .408203 |
| . 0211 | . 035156 | . 122 | . 160156 | . 222 | . 285156 | . 322 | . 410156 |
| . 029 | . 037109 | . 123 | . 162109 | . 223 | . 287109 | . 323 | . 412109 |
| . 024 | . 039062 | . 124 | . 164062 | . 224 | . 269062 | . 324 | . 414062 |
| . 025 | . 041015 | . 123 | . 166015 | . 225 | . 291013 | . 325 | . 416015 |
| . 020 | . 042968 | . 128 | . 167968 | . 226 | . 292988 | . 326 | . 417968 |
| . 027 | . 044921 | . 127 | . 169921 | . 227 | . 294921 | . 327 | . 419921 |
| .030) | . 046875 | . 130 | . 271875 | . 230 | . 296875 | . 330 | . 421875 |
| . 031 | . 048828 | . 131 | . 173828 | . 231 | . 298828 | . 331 | . 423828 |
| . 03i | . 050781 | . 132 | . 175781 | . 232 | . 300781 | . 332 | . 426781 |
| . 033 | . 052734 | . 133 | . 177734 | . 233 | . 302734 | . 333 | . 427734 |
| . 034 | . 054687 | . 134 | . 179687 | . 234 | . 304687 | . 334 | . 429687 |
| . 235 | . 056640 | . 135 | . 181540 | . 235 | . 306640 | . 335 | . 431640 |
| . 0316 | . 058593 | . 136 | . 183593 | . 236 | . 308593 | . 336 | . 433593 |
| . 037 | . 060546 | . 131 | . 185546 | . 237 | . 310546 | . 337 | . 435546 |
| . 0410 | . 062500 | . 140 | . 187500 | . 240 | . 312500 | . 340 | . 437500 |
| . 041 | . 064453 | . 141 | . 189453 | . 241 | . 314453 | . 341 | .439453 |
| . 042 | . 066408 | . 142 | . 191405 | . 242 | . 316406 | . 342 | . 441406 |
| . 043 | . 068359 | . 143 | . 293353 | .243 | . 318359 | . 343 | . 443359 |
| . 044 | . 070312 | . 144 | . 195312 | . 244 | . 320312 | . 344 | . 445312 |
| . 043 | . 072265 | . 145 | . 197265 | . 245 | . 322265 | . 345 | . 447265 |
| . 048 | . 074218 | . 146 | . 199218 | . 246 | . 324218 | . 346 | . 449218 |
| . 047 | . 076171 | . 141 | . 201171 | . 247 | . 326171 | . 347 | . 451171 |
| . 030 | . 078125 | . 130 | . 203125 | . 250 | . 328125 | . 350 | . 453125 |
| . 051 | . 080078 | . 151 | . 205078 | . 251 | . 330078 | . 351 | . 455078 |
| . 052 | . 082031 | . 152 | . 207031 | . 252 | . 332031 | . 352 | . 457031 |
| . 053 | . 083984 | . 153 | . 208984 | . 253 | . 333984 | . 353 | . 458984 |
| . 054 | . 085937 | . 154 | . 210937 | . 254 | . 335937 | . 354 | . 460937 |
| . 055 | . 087890 | . 155 | . 212890 | . 255 | . 337890 | . 355 | . 462890 |
| . 056 | . 089843 | . 156 | . 214843 | . 256 | . 339843 | . 356 | . 464843 |
| . 057 | . 091796 | . 157 | . 216798 | . 257 | . 341796 | . 357 | . 466796 |
| . 080 | . 093750 | . 160 | . 218750 | . 260 | . 343750 | . 360 | . 468750 |
| . 08.1 | . 095703 | . 161 | . 220703 | . 261 | . 345703 | . 361 | . 470703 |
| . 0672 | . 097656 | . 162 | . 222656 | . 262 | . 341656 | . 362 | . 472656 |
| . 066 | . 099609 | . 163 | . 224609 | . 263 | . 349609 | . 363 | . 474609 |
| . 0664 | . 101562 | . 164 | . 226562 | . 264 | . 351562 | . 364 | . 476562 |
| . 065 | . 103515 | . 165 | . 228515 | . 265 | . 353515 | . 365 | . 478515 |
| . 086 | . 205468 | . 168 | . 230468 | . 266 | . 355468 | .366 .367 | . 480468 |
| . 018 | . 207421 | . 167 | . 232421 | . 267 | . 357421 | . 367 | . 482421 |
| . 070 | . 109375 | . 170 | . 234375 | . 270 | . 359375 | .370 .371 | . 484375 |
| . 071 | .111328 .113281 | . 171 | . 236328 . 238281 | . 271 | . 361328 | . 371 | . 4868281 |
| . 013 | . 115234 | . 173 | . 240234 | . 273 | . 365234 | . 373 | . 490234 |
| . 017 | . 117187 | . 274 | . 242187 | . 274 | . 367167 | . 374 | . 492187 |
| . 017 | . 119140 | . 175 | . 244140 | . 275 | . 369140 | . 375 | . 494140 |
| . 078 | . 121093 | . 118 | . 246093 | . 276 | . 311093 | . 378 | . 496093 |
| . 077 | . 123948 | . 177 | . 248048 | . 277 | . 373048 | . 377 | . 498046 |


| OCTAL | DEC. | OCTAL | DEC. | OCTAL | DE.C. | OCTAL | DEC. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 000000 | . 000000 | . 000100 | . 0001244 | . 000200 | . 0000489 | . 000300 | . 000732 |
| . 000001 | . 000003 | . 000101 | . 0011247 | . 000201 | . 000492 | . 0000301 | . 000736 |
| . 000002 | . 000007 | . 000102 | . 0001251 | . 000202 | . 000495 | . 000302 | . 000740 |
| . 000003 | . 000011 | . 000103 | . 0001255 | . 000203 | . 000499 | . 000303 | . 000743 |
| . 000004 | . 000015 | . 000104 | . 0011259 | . 000204 | . 000503 | . 000304 | . 000747 |
| . 000005 | . 000019 | . 000105 | . 0061263 | . 000205 | . 000507 | . 000305 | . 000751 |
| . 000006 | . 000022 | . 000106 | . 0061267 | . 000205 | . 000511 | . 000306 | . 000755 |
| . 000007 | . 0000 C 26 | . 000107 | . 0011270 | . 000207 | . 000514 | . 000307 | . 000759 |
| . 000010 | . 000030 | . 000110 | . 0011274 | . 000210 | . 000518 | . 000310 | . 000762 |
| . 000011 | . 000034 | . 000111 | . 0011278 | . 000211 | . 000522 | . 000311 | . 000766 |
| . 000012 | . 000038 | . 000112 | . 0061282 | . 000212 | . 000526 | . 000312 | . 000770 |
| . 000013 | . 000041 | . 000113 | . 0011286 | . 000213 | . 000530 | . 000313 | . 000774 |
| . 000014 | . 000043 | . 000114 | . 00ti289 | . 000214 | . 000534 | . 000314 | . 000778 |
| . 000015 | . 000049 | . 000115 | . 0011293 | . 000215 | . 000537 | . 000315 | . 000782 |
| . 000016 | . 000053 | . 000116 | . 0011297 | . 000216 | . 000541 | . 000316 | . 000785 |
| . 000017 | . 000057 | . 000117 | . 0011301 | . 000217 | . 000545 | . 000317 | . 000789 |
| . 000020 | . 000081 | . 000120 | . 001305 | . 000220 | . 000549 | . 000320 | . 000193 |
| . 000021 | . 000064 | . 000121 | . 0001308 | . 000221 | . 000553 | . 000321 | . 000797 |
| . 000022 | . 000068 | . 000122 | . 0001312 | . 000222 | . 000536 | . 000322 | . 000801 |
| . 000023 | . 000072 | . 000123 | . 0001316 | . 000223 | . 000560 | . 000323 | . 000805 |
| . 000024 | . 000076 | . 000124 | . 006320 | . 000224 | . 000564 | . 000324 | . 000808 |
| . 000025 | . 000080 | . 000125 | . 0001324 | . 000225 | . 000568 | . 000325 | . 000812 |
| . 000028 | . 000083 | . 000126 | . 0061328 | . 000226 | . 000572 | . 000326 | . 000816 |
| . 000027 | . 000087 | . 000127 | . 0006331 | . 000227 | . 000576 | . 000327 | . 000820 |
| . 000030 | . 000091 | . 000130 | . 0061335 | . 000230 | . 000579 | . 000330 | . 000823 |
| . 000031 | . 000095 | . 000131 | . 0016339 | . 000231 | . 000583 | . 000331 | . 000827 |
| . 000032 | . 000099 | . 000132 | . 00 (343 | . 000232 | . 000587 | . 000332 | . 000831 |
| . 000033 | . 000102 | . 000133 | . 0061347 | . 000233 | . 000591 | . 000333 | . 000835 |
| . 000034 | . 000106 | . 000134 | . 0001350 | . 000234 | . 000595 | . 000334 | . 000839 |
| . 000035 | . 000110 | . 000135 | . 00 (1354 | . 000235 | . 000598 | . 000335 | . 000843 |
| . 000036 | . 000114 | . 000136 | .00c358 | . 000236 | . 000602 | . 000336 | . 000846 |
| . 000037 | . 000118 | . 000137 | . 0011362 | . 000237 | . 000606 | . 000337 | . 000850 |
| . 000040 | . 000122 | . 000140 | . 00¢1366 | . 000240 | . 000610 | . 0000340 | . 000854 |
| . 000041 | . 000125 | . 000141 | . 001370 | . 000241 | . 000614 | . 0000341 | . 000858 |
| . 000042 | . 000129 | . 000142 | . 0001373 | . 000242 | . 000617 | . 000342 | . 000862 |
| . 000043 | . 000133 | . 000143 | . 00C1377 | . 000243 | . 000621 | . 000343 | . 000865 |
| . 000044 | . 000137 | . 000144 | . 0001381 | . 000244 | . 000625 | . 000344 | . 000869 |
| . 000045 | . 000141 | . 000145 | . 0061385 | . 000245 | . 000629 | . 000345 | . 000873 |
| . 000046 | . 000144 | . 000146 | .00C1389 | . 000246 | . 000633 | . 000346 | . 000877 |
| . 000047 | . 000148 | . 000147 | . 00<1392 | . 000247 | . 000637 | . 000347 | . 000881 |
| . 000050 | . 000152 | . 000150 | . 00131396 | . 000250 | . 000640 | . 000350 | . 000885 |
| . 000051 | . 000156 | . 000151 | . 001400 | . 000251 | . 000644 | . 000351 | . 000888 |
| . 000052 | . 000160 | . 000152 | . 0001404 | . 000252 | . 000648 | . 000352 | . 000892 |
| . 000053 | . 000164 | . 000153 | . 006408 | . 000253 | . 000652 | . 000353 | . 000898 |
| . 000054 | . 000167 | . 000154 | . 00:411 | . 000254 | . 000656 | . 000354 | . 000900 |
| . 000055 | . 000171 | . 000155 | .006415 | . 000255 | . 000659 | . 000355 | . 000904 |
| . 000058 | . 000175 | . 000156 | . $00 \times 419$ | . 000256 | . 000663 | . 000356 | . 000907 |
| . 000057 | . 000179 | . 000157 | .00¢423 | . 000257 | . 000667 | . 000357 | . 000911 |
| . 000060 | . 000183 | . 000160 | . 00C.427 | . 000260 | . 000671 | . 000360 | . 000915 |
| . 000051 | . 000186 | . 000161 | . 00¢431 | . 000261 | . 000675 | . 000361 | . 000919 |
| . 000082 | . 000190 | . 000162 | . 000 434 | . 000262 | . 000679 | . 000362 | . 000923 |
| . 000063 | . 000184 | . 000163 | . 00C438 | . 000263 | . 000682 | . 000363 | . 000926 |
| . 000064 | . 000198 | . 000164 | . 00 C 442 | . 000264 | . 000686 | . 000364 | . 000930 |
| . 000065 | . 000202 | . 000165 | . 0001446 | . 000265 | . 000690 | . 000365 | . 000934 |
| . 000066 | . 000205 | . 000166 | . 00 C 450 | . 000266 | . 000694 | . 000368 | . 000938 |
| . 000067 | . 000209 | . 000167 | .00C433 | . 000267 | . 000698 | . 000367 | . 000942 |
| . 000070 | . 000213 | . 000170 | . $00<157$ | . 000270 | . 000701 | . 000370 | . 000946 |
| . 000071 | . 000817 | . 000171 | . 000481 | . 000271 | . 000705 | . 000371 | . 000949 |
| . 000072 | . 000221 | . 000172 | .00r465 | . 000272 | . 000709 | . 000372 | . 000953 |
| . 000073 | . 000228 | . 000173 | . 000489 | . 000273 | . 000713 | . 000373 | . 000957 |
| . 000074 | . 000228 | . 000174 | . 006473 | . 000274 | . 000717 | . 000374 | . 000961 |
| . 000075 | . 000232 | . 000175 | . 00 (476 | . 000275 | . 000720 | . 000375 | . 000965 |
| . 000076 | . 000236 | . 000178 | . 1006480 | . 0000276 | . 000724 | . 000376 | . 000968 |
| . 090077 | . 000240 | . 000177 | .00\%484 | . 000277 | . 000728 | . 000377 | . 000972 |


| OC'TAL | DEC. | DCAL. | Ds.c. | O:IAL | Il. C. | or'ral. | $\text { DF } \because$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 000400 | . 000976 | . 000500 | . 001220 | . onncino | . 001464 | . 000700 | . 901709 |
| . 000401 | . 000980 | . 000501 | . 001224 | . 0100601 | . 001458 | . 000711 | . 001712 |
| . 000402 | . 000984 | . 000532 | . 001229 | . Onnciz | . 001477 | . 0000712 | .001714i |
| . 000403 | . 000988 | . 000503 | . 001232 | . 0 nncou | . 011476 | . 000703 | . $n 1720$ |
| . 000404 | . 000991 | . 000504 | . 001235 | . Onofind | . 001480 | . 00 n704 | . 111724 |
| . 000405 | . 000995 | . 000505 | . 001239 | . 000605 | .0n14a3 | .000705 | . 0171729 |
| . 000406 | . 000999 | . 000506 | . 001243 | . O0nfios | . 0014A7 | .00070\% | .901331 |
| . 000407 | . 001003 | . 000507 | . 001247 | .000607 | . 001471 | . $00 \times 1007$ | . 201735 |
| . 000410 | . 001007 | . 000510 | . 0001251 | . 0006510 | . 001495 | . 080710 | .001735 |
| . 000411 | . 001010 | . 000511 | .0012:5 | .000611 | . 001439 | . 000711 | . 021743 |
| . 000412 | . 001014 | . 000512 | . 0 12:9 | . 00 n6612 | . 001502 | . 000712 | . 011747 |
| . 000413 | . 001018 | . 000513 | . $0012 \mathrm{riz}^{2}$ | . 0 O6: 13 | . 001506 | . 000713 | . n017:0 |
| . 000414 | . 001022 | . 000514 | . 001246 | . 000614 | . 001510 | . 000714 | .0n1:it |
| . 000415 . | . 001025 | . 000515 | . 001270 | . 0006615 | . 001514 | . 000715 | .0017; ${ }^{\text {a }}$ |
| . 0000416 | . 001029 | . 000516 | . 001274 | . 000616 | . 001518 | . 000715 | . 01176.2 |
| . 0000417 | . 001033 | . 000517 | . 001277 | . 0106517 | . 001522 | . 000717 | . 00178.6 |
| . 0000420 | . 001037 | .000:50 | . 001281 | . 00n6,20 | . 001525 | . 000720 | . 001770 |
| . 0400421 | . 001041 | . 000321 | . 001285 | . 0006821 | . 001527 | . 0 กn721 | . 201773 |
| . 0000422 | . 001045 | . 000522 | . Onlizas | . 0006622 | . 001533 | . 0 (1י1722 | . 001777 |
| . 010423 | . 001049 | . 000523 | . 031293 | . 000623 | . 001537 | . 000723 | . 0017 ml |
| . 0000424 | . 001052 | . 000524 | . 001296 | . 000 nc 24 | . 001541 | . 000724 | . 001745 |
| . 000425 | . 001056 | . 000525 | . 001300 | . 000625 | . 001544 | . 000725 | . 001789 |
| . 0000426 | . 001060 | . 000526 | . 001304 | . 00nfi26 | . Onis4R | . 0000125 | . 001792 |
| . 0000427 | . 001064 | . 006527 | . 001308 | . Ofioriz | . 001552 | . 000727 | . 061796 |
| . 0000430 | . 001068 | . 000530 | . 001312 | . Onncian | . 001556 | .0n7730 | . Doikno |
| . 0100431 | . 001071 | . 000531 | . 001316 | . Onurat | . 001500 | . 0010731 | . 031504 |
| . 0100432 | . 001075 | . 000532 | . 001317 | . nonc, 32 | . 001564 | . 000732 | . 001 ming |
| . 0100433 | . 001079 | . 000533 | . 001323 | . 0110103 | . 0 O15:7 | . 000733 | .0n1911 |
| . 000434 | . 001083 | . 0005.34 | . 001327 | . 0 nni, 34 | . 031571 | . 007734 | .001415 |
| . 000435 | .001097 | . 000535 | .001331 | . nomf.is | . 001575 | . 0nn73: | . 0191410 |
| . 0900436 | . 001091 | .000536 | .091335 | . nnusiasi | .0.1579 | . 00n734; | .001523 |
| . 000437 | . 001094 | .0005:37 | . 0013139 | . 00016,37 | , 0101; | . 000737 | . 171427 |
| . 000440 | . 001098 | . 0005140 | . 001.342 | . пй4i40 | . nolijur | . $011 \cdot 7.10$ | . 0014.31 |
| . 000441 | . 001102 | . 000541 | . 001345 | . 0 Onf. 41 | . 001590 | . 0011741 |  |
| . 000442 | . 001106 | . 000542 | .0n13:9 | . 00 nci.t2 | . 0151594 | . 0 n10742 |  |
| . 000443 | . 001110 | . 00054.3 | . 001354 | . Onome. 43 | . 0.11 .598 | . 0111741 | . 01612 |
| . 000444 | . 001113 | . 0005.4 | . 0013158 | . 0.316 .4 | . 0116002 | . 0600744 | . onimic |
| . 000445 | . 001117 | . 000545 | .0013fir | . nomitis | . 001605 | . 00n745; | .0n159\% |
| . 000446 | . 001121 | . 000546 | . 0013 fr 5 | . nocris.if, | . 0171605 | . 070746 | .091853 |
| . 000447 | . 001125 | . 000547 | .00136is | . finfir. 47 | . 001613 | . 005747 | . 901857 |
| . 000450 | . 001129 | . 000550 | . 001373 | . nowneson | . 001617 | . 0 nn75f | . 001461 |
| . 000451 | . 001132 | . 000551 | . 001377 | . Anncisi | . 001521 | . 003751 | . DO1P6,5 |
| . 000452 | . 001136 | . 000552 | .001380 | . nours 52 | .001625 | . 000352 | . OOIAGS |
| . 000453 | . 001140 | . 000553 | . 001384 | . 0000653 | . 001634 | . 00075.8 | . 011873 |
| . 000454 | . 001144 | . 000554 | .001348 | . 000654 | . 001632 | . 000754 | . 0181876 |
| . 000455 | . 001148 | . 000555 | . 001392 | . 0006i5s | .001636 | . 000755 | . nojara |
| . 000456 | . 001152 | . 0000556 | . 001390 | . 000656 | . 001640 | . 000758 | . $001 \mathrm{mg4}$ |
| . 000457 | . 001155 | . 000557 | . 001399 | . 000657 | . 001644 | . 0000757 | . 10018 AR |
| . 0000460 | . 001159 | . 000560 | . 001403 | . 000 gation | . 0016.47 | .00076\% | . 001892 |
| . 00046 L | . 001163 | . 000561 | . 001407 | . 0006ril | . 001651 | . 000761 | . 001645 |
| . 000462 | . 001167 | . 000562 | . 001411 | . 00066,2 | . 003555 | . 000762 | . 001499 |
| .000463 | . 001171 | . 000563 | . 001415 | . 009663 | . 001559 | . 000763 | . 001903 |
| . 000464 | . 001174 | . 000564 | . 001419 | . 000664 | . 001563 | . 000764 | . 001907 |
| . 000465 | . 001178 | . 000565 | . 001422 | . 000655 | . 0016rir | . 000765 | . 001911 |
| . 000466 | . 001182 | . 000566 | . 001426 | . 000666 | . 001670 | . 000766 | . 001914 |
| . 000467 | . 001186 | . 000567 | . 001430 | . 0006667 | . 001674 | . 000767 | .001918 |
| . 000470 | . 001190 | . 000570 | . 001434 | . 000670 | . 001678 | . 0000770 | . 001922 |
| . 000471 | . 001184 | . 000571 | . 001438 | . 000671 | . 001682 | . 0200771 | . 001926 |
| . 000472 | . 001197 | . 000572 | . 001441 | . 000672 | . 001686 | . 000772 | . 001930 |
| . 000473 | . 001201 | . 000573 | . 001445 | . 000673 | . 001689 | . 000773 | . 001934 |
| . 000474 | . 001203 | . 000574 | . 001449 | . 000674 | . 001693 | . 000714 | . 001937 |
| . 000475 | . 001209 | . 000575 | . 001453 | . 000675 | . 001697 | . 000775 | . 001941 |
| . 000476 | . 001215 | . 000576 | . 001457 | . 000676 | . 001701 | . 000776 | . 001945 |
| . 000477 | . 001216 | . 000577 | . 001461 | . 000677 | . 001705 | . 000777 | . 001949 |

## APPENDIX E

## ALPHABETIC INDEX OF 620/L INSTRUCTIONS

## 620/L INSTRUCTIONS

| Mnemonic | Octal | Description | WDS/ <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | 120000 | Add to A register | 1 | 2 | Yes |
| ADDE | $00612 z$ | Add to A register extended | 2 | 3 | Yes |
| ADDI | 006120 | Add to A register immediate | 2 | 2 | No |
| ANA | 150000 | AND to $A$ register | 1 | 2 | Yes |
| ANAE | 00615z | AND to A register extended | 2 | 3 | Yes |
| ANAI | 006150 | AND to A register immediate | 2 | 2 | No |
| AOFA | 005511 | Add OF to A register | 1 | 1 | No |
| AOFB | 005522 | Add OF to B register | 1 | 1 | No |
| AOFX | 005544 | Add OF to $X$ register | 1 | 1 | No |
| ASLA | $00420 x+n$ | Arithmetic shift left A $n$ places | 1 | $1+0.25 n$ | No |
| ASLB | 00400x $+n$ | Arithmetic shift left $B n$ places | 1 | $1+0.25 n$ | No |
| ASRA | $00430 x+n$ | Arithmetic shift right A n places | 1 | $1+0.25 n$ | No |

4
E. 1

## APPENDIX E

ALPHABETIC INDEX OF 620/L INSTRUCTIONS

| Mnemonic | Octal | Description | WDS/ <br> Inst | Time <br> Cycles | Indirect <br> Address |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ASRB | $00410 \mathrm{x}+\mathrm{n}$ | Arithmetic shift <br> right B n places | 1 | $1+0.25 n$ | No |
| CIA | $1025 \times x$ | Clear and nput <br> to A register | 1 | 2 | No |
| CIAB | $1027 \times x$ | Clear and nput <br> to A and E reg. <br> ister | 1 | 2 | No |
| CIB | $1026 x x$ | Clear and nput <br> to B register | 1 | 1 | 1 |


| Mnemonic | Octal | Description | WDS / <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIV | 170000 | Divide AB register 16-bit | 1 | 1014 | Yes |
| DIVE | 006172 | Divide $A B$ register 16-Bit | 2 | 1115 | Yes |
| DIVI | 006170 | Divide AB register immediate 16-Bit | 2 | 10-14 | No |
| DXR | 005344 | Decrement $X$ regis. ter | 1 | 1 | No |
| ERA | 130000 | Exclusive. OR to $A$ register | 1 | 2 | Yes |
| ERAE | $00613 z$ | Exclusive-OR to $A$ register extended | 2 | 3 | Yes |
| ERAI | 006130 | Exclusive-OR to $A$ register immediate | 2 | 2 | No |
| EXC | 100xxx | External control function | 1 | 1 | No |
| HLT | 000000 | Halt | 1 | 1 | No |
| IAR | 005111 | Increment A regis ter | 1 | 1 | No |
| IBR | 00512: | Increment B regis. ter | 1 | 1 | No |
| IME | 1020xx | Input to memory | 2 | 3 | No |

## APPENDIX E <br> ALPHABETIC INDEX OF 620/L INST'RUCTIONS

| Menmonic | Octal | Description | WDS/ <br> Inst | 「ime Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INA | 1021xx | Input to $A$ register | 1 | 2 | No |
| INAB | 1023xx | Input to $A$ and $B$ registers | 1 | 2 | No |
| INB | 1022xx | Input to El register | 1 | 2 | No |
| INR | 040000 | Increment and replace | 1 | 3 | Yes |
| INRE | 00604z | Increment and replace extended | 2 | 4 | Yes |
| INRI | 006040 | Increment and replace immediate | 2 | 3 | No |
| IXR | 005144 | Increment $X$ regis. ter | 1 | 1 | No |
| JAN | 001004 | Jump if $A$ register negative | 2 | 2 | Yes |
| JANM | 002004 | Jump and mark if A register negative | 2 | $2 \cdot 3$ | Yes |


| Mnemonic | Octal | Description <br> JAP | 001002 | WDS/ <br> Inst <br> Jump if A register <br> positive or zero | 2 |
| :--- | :--- | :--- | :--- | :---: | :---: | | Time |
| :--- |
| Cycles |$\quad$| Indirect |
| :---: |
| Address |

## APPENDIX E ALPHABETIC INDEX OF 620/L INSTRUCTIONS

| Mnemonic | Octal | Description | WDS / <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JS2M | 002200 | Jump and mark if SENSE switch 2 on | 2 | 23 | Yes |
| JS3M | 002400 | Jump and mark if SENSE switch 3 on | 2 | 2.3 | Yes |
| JSS 1 | 001100 | Jump if SENSE switch 1 on | 2 | 2 | Yes |
| JSS2 | 001200 | Jump if SENSE switch 2 on | 2 | 2 | Yes |
| JSS 3 | 001400 | Jump if SENSE switch 3 on | 2 | 2 | Yes |
| SY2 | 001040 | Jump if $X$ register zero | 2 | 2 | Yes |
| $J X Z M$ | 002040 | Jump and mark if $X$ register zero | 2 | 2.3 | Yes |
| IASL | $00440 x+n$ | Long arithmetic shift left $n$ places | 1 | $1+0.50 n$ | No |
| LASR | $00450 x+n$ | Long arithmetic shift right $n$ places | 1 | $1+0.50 n$ | No |


| Mnemonic | Octal | Description | WDS / Inst | Time Cycles | Irdirest <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDA | 010000 | Load A register | 1 | 2 | Yes |
| LDAE | 00601z | Load A register extended | 2 | 3 | Yes |
| LDAI | 006010 | Load A register immediate | 2 | 2 | No |
| LDB | 020000 | Load B register | 1 | 2 | Yes |
| LDBE | 00602z | Load B register extended | 2 | 3 | Yes |
| LDBI | 006020 | Load B register immediate | 2 | 2 | No |
| LDX | 030000 | Load $X$ register | 1 | 2 | Yes |
| LDXE | $00603 z$ | Load $X$ register extended | 2 | 3 | Yes |
| LDXI | . 006030 | Load $X$ register immediate | 2 | 2 | No |
| LLRL | $00444 x+n$ | Long logical rotate left $n$ places | 1 | $1+0.50 n$ | No |
| LLSR | 00454x + n | Long logical shift right n places | 1 | $1+0.50 n$ | No |
| LRLA | $00424 x+n$ | Logical rotate left A $n$ places | 1 | $1+0.25 n$ | No |

## APPENDIX E <br> ALPHABETIC INDEX OF 620/L INS:TRUCTIONS

| Mnemonic | Octal | Description | WDS/ <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LRLB | 00404x+n | Logical rotate left B n places | 1 | $1+0.25 n$ | No |
| LSRA | 00434x + n | Logical shift right A $n$ places | 1 | $1+0.25 n$ | No |
| LSRB | $00414 x+n$ | Logical shift right B n places | 1 | $1+0.25 n$ | No |
| MUL | 160000 | Multiply 13 register 16-Bit | 1 | 10 | Yes |
| MULE | $00616 z$ | Multiply B register extended 16-Bit | 2 | 11 | Yes |
| MVUL | 006160 | Multiply B register immediate 16-Bit | 2 | 10 | No. |
| NOP | 005000 | No operation | 1 | 1 | No |
| OAB | 1033xx | Output from A and $B$ registers | 1 | 2 | No |
| OAR | 1031xx | Output from A register | 1 | 2 | No |
| CBR | 1032xx | Output from B register | 1 | 2 | No |


| Mnemonic | Octal | Description | WDS/ <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OME | 1030xx | Output from memory | 2 | 3 | No |
| ORA | 110000 | Inclusive-OR to A register | 1 | 2 | Yes |
| ORAE | $00611 z$ | Inclusive-OR to A register extended | 2 | 3 | Yes |
| ORAI | 006110 | Inclusive-OR to A register immediate | 2 | 2 | No |
| ROF | 007400 | Reset overflow | 1 | 1 | No |
| SEN | 101xxx | Sense input/output lines | 2 | 2 | Yes |
| SOF | 007401 | Set overflow | 1 | 1 | No |
| SOFA | 005711 | Subtract OFLO from A register | 1 | 1 | No |
| SOFB | 005722 | Subtract OFLO from B register | 1 | 1 | No |
| SOFX | 005744 | Subtract OFLO from $X$ register | 1 | 1 | No |
| STA | 050000 | Store A register | 1 | 2 | Yes |
| STAE | 00605z | Store A register extended | 2 | 3 | Yes |

## APPENDIX E

ALPHABETIC INDEX OF 620/L INSTIRUCTIONS

| Mnemonic | Octal | Description <br> STAI | 006050 | WDS <br> Store A register <br> Immediate | 2 |
| :--- | :--- | :--- | :--- | :---: | :---: | | Time |
| :--- |
| Cycles |$\quad$| Indirect |
| :---: |
| Address |


| Mnemonic | Octal | Description | WDS <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUBI | 006140 | Subtract from A register immediate | 2 | 2 | No |
| TAB | 005012 | Transfer A to B register | 1 | 1 | No |
| TAX | 005014 | Transfer A to $X$ register | 1 | 1 | No |
| TBA | 005021 | Transfer B to A register | 1 | 1 | No |
| TBX | 005024 | Transfer B to X register | 1 | 1 | No |
| TXA | 005041 | Transfer $X$ to $A$ register | 1 | 1 | No |
| TXB | 005042 | Transfer X to B register | 1 | 1 | No |
| TZA | 005001 | Transfer zero to A register | 1 | 1 | No |
| TZB | 005002 | Transfer zero to B register | 1 | 1 | No |
| TZX | 005004 | Transfer zero to $X$ register | 1 | 1 | No |
| XAN | 003004 | Execute if A reg ister negative | 2 | 2 | Yes |
| XAP | 003002 | Execute if A reg. ister positive | 2 | 2 | Yes |

## APPENDIX E

## ALPHABETIC INDEX OF 620/L INSTRUCTIONS

| Mnemonic | Octal | Description | WDS/ <br> Inst | Time Cycles | Indirect <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XAZ | 003010 | Execute if A reg. ister zero | 2 | 2 | Yes |
| XBZ | 003020 | Execute if $B$ reg. ister zero | 2 | 2 | Yes |
| XEC | 003000 | Execute unconditionally | 2 | 2 | Yes |
| XOF | 003001 | Execute if over. flow set | 2 | 2 | Yes |
| XS1 | 003100 | Execute if SENSE switch 1 set | 2 | 2 | Yes |
| YS2 | 003200 | Execule if SENSE switch 2 set | 2 | 2 | Yes |
| XS3 | 003400 | Execute if SENSE switch 3 set | 2 | 2 | Yes |
| XXZ | 003040 | Execute if $X$ reg. ister zero | 2 | 2 | Yes |

## APPENDIX F

TYPE INDEX OF 620/L INSTRUCTIONS

Table F-1. Single-Word Addressing Instructions

| CodeOp Code <br> Mnemonic | Instruction |  |
| :---: | :---: | :---: |
| Load/Store Instruction Group |  |  |
| 01 | LDA | Load A register |
| 02 | LDB | Load B register |
| 03 | LDX | Load X register |
| 05 | STA | Store A register |
| 06 | STB | Store B register |

Arithmetic Instruction Group

| 04 | INR | Increment and replace | 3 |
| ---: | :--- | :--- | :--- |
| 012 | ADD | Add memory to A register | 2 |
| 014 | SUB | Subtract memory from A <br> register | 2 |
| 016 | MUL | Multiplication |  |
| 017 | DIV | Division | 10 |
|  |  |  | $10-14$ |

Logical Instruction Group

| 011 | ORA | Inclusive OR memory <br> and A register |  |
| :--- | :--- | :---: | :---: |
| 013 | ERA | Exclusive-OR memory <br> and A register | 2 |
| 015 | ANA | AND memory and A <br> register | 2 |

## APPENDIX F

## TYPE INDEX OF 620/L INSTRUCTIONS

Table F-1. Single-Word Addressing Instructions (continued)

| Addressing Modes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Addressing |  |
| 11 | 10 | 9 | Mode | Operation |
| 0 | x | x | Direct | Combine bits 9 and 10 with A field (0.8) to form the effective address (000000.002047) |
| 1 | 0 | 0 | Relative | Add the A field to the contents of the $P$ register to form the effective address |
| 1 | 0 | 1 | Indexed ( X register) | Add the $A$ field to the contents of the $X$ register to form the effective address |
| 1 | 1 | 0 | Indexed (B register) | Add the A field to the contents of the $B$ register to form the effective address |
| 1 | 1 | 1 | Indirect | The A field specifies the location of an address word |

Table F.2. Single-Word Nonaddressing Instructions

| Op Code |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| Code | Mnemonic | M <br> Field | A <br> Field | Instruction | Timing <br> (cycles) |
| 00 | HLT | 0 | $x \times x$ | Halt | 1 |
| 00 | NOP | 5 | 000 | No operation | 1 |
| 00 | ROF | 7 | 400 | Reset overflow | 1 |
| 00 | SOF | 7 | 401 | Set overflow | 1 |

## Table F-3. Shift Group Instructions

## Format



APPENDIX F
TYPE INDEX OF 620/L INSTRUCTICNS

Table F-4. Register Change Group Instructions

| Format |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A Field Bits |  |  |  |  |  |  |  |  |  |  |
| M Field | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Type |
| 05 | See | 0 | 0 | $x$ | B | A | X | B | A | Unchanged |
|  | note | 0 | 1 |  |  |  |  |  |  | Increment |
|  | 2 | 1 | 0 |  |  |  |  |  |  | Complement |
|  |  | 1 | 1 |  |  |  |  |  |  | Decrement |

## NOTES

1. Multiple source transter results in an inclusive OR; multiple source transfer complemented results in a complemented inclusiveOR.
2. Bit $8=$ conditional indicator. If bit 8 is zero, the instruction is unconditionally executed. If bit 8 is one. the instruction is executed only if the overflow indicator is on.

## Register Change Instruction Codes

## Mnemonic A Field

Description
Timing (cycles)

| TZA | 0001 | Transfer zeros to A register | 1 |
| :--- | :--- | :--- | :--- |
| TZB | 0002 | Transfer zeros to B register | 1 |
| TZX | 0004 | Transfer zeros to X register | 1 |
| TAB | 0012 | Transfer A, register to B register | 1 |
| TAX | 0014 | Transfer A, register to X register | 1 |
| TBA | 0021 | Transfer E register to A register | 1 |

Table F.4. Register Change Group Instructions (continued)

| Mnemon | eld | Description | Timing (cycles) |
| :---: | :---: | :---: | :---: |
| TBX | 0024 | Transfer $B$ register to $X$ register | 1 |
| TXA | 0041 | Transfer $X$ register to A register | 1 |
| TXB | 0042 | Transter $X$ register to $B 3$ register | 1 |
| IAR | 0111 | Increment A register | 1 |
| IBR | 0122 | Increment B register | 1 |
| IXR | 0144 | Increment $X$ register | 1 |
| CPA | 0211 | Complement A register | 1 |
| CPB | 0222 | Complement $B$ register | 1 |
| CPX | 0244 | Complement $X$ register | 1 |
| DAR | 0311 | Decrement A register | 1 |
| DBR | 0322 | Decrement B register | 1 |
| DXR | 0344 | Decrement $X$ register | 1 |
| AOFA | 0511 | Add overflow to A register | 1 |
| AOFB | 0522 | Add overflow to B register | 1 |
| AOFX | 0544 | Add overflow to $X$ register | 1 |
| SOFA | 0711 | Subtract overflow from A register | 1 |
| SOFB | 0722 | Subtract overflow from 13 register | 1 |
| SOFX | 0744 | Subtract overflow from $X$ register | 1 |

## APPENDIX F

## TYPE INDEX OF 620:L INSTRUCTIONS

## Table F-5. Jump Group Instructions

## Format

| Op | M | A Field |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Code | Field | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 00 | 1 | SS 3 | SS 2 | SS 1 | $X=$ | $\mathrm{B}=$ | $\mathrm{A}=$ | $\mathrm{A}<$ | $\mathrm{A} \geq$ | $\mathrm{OF}=$ |
|  |  | on | on | on | 0 | 0 | 0 | 0 | 0 | 1 |

Note that the jump condition is the logical AND of all A field bits.

|  |  | Jump Instruction Codes |  |
| :---: | :---: | :---: | :---: |
| Mnemonic | A Field | Description | Timing (cycles) |
| JMP | 0000 | Jump unconditionally | 2 |
| JOF | 0001 | Jump if overflow is set | 2 |
| JAP | 0002 | Jump if A register is positive or zero | 2 |
| JAN | 0004 | Jump if A register is negative | 2 |
| $J A Z$ | 0010 | Jump is A register is zero | 2 |
| JBZ | 0020 | Jump if 3 register is zero | 2 |
| JXZ | 0040 | Jump if $X$ register is zero | 2 |
| JSS1 | 0100 | Jump if SENSE switch 1 is set | 2 |
| JSS2 | 0200 | Jump if SENSE switch 2 is set | 2 |
| JSS3 | 0400 | Jump if SENSE switch 3 is set | 2 |

Table F-6. Jump-and-Mark Group Instructions

| Format |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op | M |  |  |  | A Fi | d Bi |  |  |  |  |
| Code | Field | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 00 | 01 | SS3 | SS2 | SS1 | $x=$ |  | $A=$ | A | $A \geq$ | $O F=$ |
|  |  | on | on | on | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  | Jump-and-Mark Group Instructions |  |  |  |  |  |  |  |  |
| Mnemonic | A Field | Description |  |  |  |  |  | Timing (cycles) |  |  |
| JMPM | 0000 | Jump and mark unconditionally |  |  |  |  |  | 3 |  |  |
| JOFM | 0001 | Jump and mark if overflow is |  |  |  |  |  |  |  |  |
|  |  | set |  |  |  |  |  |  |  |  |
| JAPM | 0002 | Jump | and mark if A register |  |  |  |  | 2* |  |  |
|  |  |  | is positive |  |  |  |  | 2* |  |  |

```
APPENDIX F
TYPE INDEX OF 620/L INSTRUCTIONS
```

Table F.6. Jump-and-Mark Group Instructions (contınued)

| Mnemonic | A Field | Description | Timing (cycles) |
| :---: | :---: | :---: | :---: |
| JANM | 0004 | Jump and mark if A register is negative | 2* |
| JAZM | 0010 | Jump and mark if A register is zero | 2 |
| JBZM | 0020 | Jump and mark if B register is zero | 2 |
| $J X Z M$ | 0040 | Jump and mark if X register is zero | 2 |
| JSIM | 0100 | Jump and mark if SENSE switch 1 is on | 2 |
| JS2M | 0200 | Jump and mark if SENSE switch 2 is on | 2 |
| 153M | (0400 | Jump and mark if SENSE switch 3 is on | 2 |

If fump condition is met. 3 cycles

Table F-7. Execution Group Instructions

| Format |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op | M |  |  |  | A Fi | d Bit |  |  |  |  |
| Code | Field | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 00 | 03 | $\begin{aligned} & \text { SS3 } \\ & \text { on } \end{aligned}$ | $\begin{aligned} & \text { SS2 } \\ & \text { on } \end{aligned}$ | $\begin{aligned} & \text { SS1 } \\ & \text { on } \end{aligned}$ | $\begin{aligned} & x= \\ & 0 \end{aligned}$ | $\begin{aligned} & B= \\ & 0 \end{aligned}$ | $\begin{aligned} & A= \\ & 0 \end{aligned}$ | $\begin{aligned} & A \\ & 0 \end{aligned}$ | $\begin{aligned} & A \geq \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{OF}= \\ & 1 \end{aligned}$ |
| *Note that the execution condition is the logical.AND of all A field bits. The execut instruction must be one word. |  |  |  |  |  |  |  |  |  |  |
| Execution Instructions |  |  |  |  |  |  |  |  |  |  |
| Mnemonic | A Field | Description |  |  |  |  |  | Timing (cycles) |  |  |
| XEC | 0000 | Execute unconditionally |  |  |  |  |  | 2 |  |  |
| XOF | 0001 | Execute if overflow is set |  |  |  |  |  | 2 |  |  |
| XAP | 0002 | Execute if A register is positive |  |  |  |  |  | 2 |  |  |
| XAN | 0004 | Execute if $A$ register is negative |  |  |  |  |  | 2 |  |  |
| XAZ | 0010 | Execute if A : e egister is zero |  |  |  |  |  | 2 |  |  |
| XBZ | 0020 | Execute if B register is zero |  |  |  |  |  | 2 |  |  |
| XXZ | 0040 | Execute if $X$ register is zero |  |  |  |  |  | 2 |  |  |
| XS1 | 0100 | Execute if SENSE switch 1 is set |  |  |  |  |  | 2 |  |  |
| XS2 | 0200 | Execute if SENSE switch 2 is set |  |  |  |  |  | 2 |  |  |
| XS3 | 0400 | Execute if SENSE switch 3 is set |  |  |  |  |  | 2 |  |  |

```
APPENDIX F
TYPE INDEX OF 620/L INSTRUCTICINS
```

Table F-8. Immediate Group Instructions


Table F-9. Input/Output Group Instructions

| Mnemonic | M Field | A Field | Description | Timing (cycles) |
| :---: | :---: | :---: | :---: | :---: |
| Op Code $=010$ |  |  |  |  |
| EXC | 00 | $x z z *$ | External control | 1 |
| SEN | 01 | xzz | Program sense | 2 |
| IME | 02 | $0 z z$ | Input to memory | 3 |
| INA | 02 | $01 z z$ | Input to the A register | 2 |
| INB | 02 | $02 z z$ | Input to the B register | 2 |
| - INAB | 02 | $03 z z$ | ORed input to ORed $A$ and $B$ registers | 2 |
| CIA | 02 | $05 z z$ | Clear and input to the A register | 2 |
| CIB | 02 | $06 z z$ | Clear and input to the B register | 2 |
| CIAB | 02 | $07 z 2$ | Clear and input to the $A$ and $B$ registers | 2 |
| OME | 03 | 00zz | Output from memory | 3 |
| OAR | 03 | $01 z z$ | Output from the A register | 2 |
| OBR | 03 | $02 z z$ | Output from the B register | 2 |
| OAB | 03 | $03 z z$ | Output inclusive.OR of $A$ and $B$ registers | 2 |

* $x=$ mode or logical unit number; $z=$ device address


## Table F-10. Optional Extended Addressing Instructions

| Mnemonic | M Field | A Field | Timing <br> (cycles) |  |
| :--- | :---: | :---: | :--- | :---: |
| LDAE | 06 | $001 x$ | Load A register extended |  |
| LDBE | 06 | $002 x$ | Load B register extended <br> LDXE | 06 |

APPENDIX G
620 RESERVED INSTRUCTIONS

Table G-1. 620/L.06 Teletype Controller Instructions
Mnemonic Octal Code Functional Description
A. External Control

| EXC 0101 | 100101 | Connect write register to BIC |
| :--- | :--- | :--- |
| EXC 0201 | 100201 | Connect read register to BIC |
| EXC 0401 | 100401 | Initialize |

B. Transfer

| OAR 01 | 103101 | Transfer A register to write register |
| :--- | :--- | :--- |
| OBR 01 | 103201 | Transfer B register to write register |
| OME 01 | 103001 | Transfer memory to write register |
| INA 01 | 102101 | Transfer read register to A register |
| INB 01 | 102201 | Transfer read register to B register |
| IME 01 | 102001 | Transfer read register to memory <br> CIA 01 |
| CIB 01 | 102501 | Transfer read register to cleared A <br> register |
|  | 102601 | Transfer read register to cleared B <br> register |

## C. Sense

| SEN 0101 | 101101 | Write register ready |
| :--- | :--- | :--- |
| SEN 0201 | 101201 | Read register ready |

D. Teletype Command Codes

| Function | Symbol | Code | Typed As |
| :--- | :--- | :--- | :--- |
| Print Enable | SOM | 201 | Control and A |
| Print Suppress | EOT | 204 | Control and D |
| Reader On | XON | 221 | Control and Q |
| Punch On | TAPE | 222 | Control and R |
| Reader Off | XOFF | 223 | Control and S |
| Punch Off | TAPE OFF | 224 | Control and T |

## APPENDIX G

## 620 RESERVED INSTRUCTIONS

Table G-1. 620/L-06 Teletype Controller Instructions (continued)

Teletype models are:

| $620.60 B$ | $(33$ ASR TM) |
| :--- | :--- |
| $620.61 B$ | $(35$ ASR TM) |
| $620.62 B$ | $(35$ KSR TM) |

Note: External control instructions are for use only with the BIC.

Table G-2. 620/L-10 Multiply/Divide and Extended Addressing Instructions

|  |  | Tirning |
| :--- | :--- | :--- |
| Mnemonic | Description | (cycles) |

A. Divide (one-word instruction)

DIV 0170000 Divide $A$ and $B$ registers 10.14
B. Multiply (one-word instruction)
$\begin{array}{lll}\text { MUL } & 0160000 & \text { Multiply B register }\end{array}$
C. Extended Addressing (two-word instruction)

| LDAE | $000601 x$ | Load A register extended | 3 |
| :--- | :--- | :--- | :--- |
| LDBE | $000602 x$ | Load B register extended | 3 |
| LDXE | $000603 x$ | Load X register extended | 3 |
| STAE | $000605 x$ | Store A register extended | 3 |
| STBE | $000606 x$ | Store B register extended |  |
| STXE | Store X register extended <br> Increment and replace | 3 |  |
| INRE | extended |  |  |
| ADDE | Add memory to A register <br> extended | 3 |  |
| SUBE | Subtract memory from A <br> register extended | 4 |  |

Table G-2. 620/L.10 Multiply/Divide and Extended Addressing (continued)

| Mnemonic | Cocie | Description | Timing <br> (cycles) |
| :---: | :--- | :--- | :---: |
| MULE | $000616 x$ | Multiply B register extended | 11 |
| DIVE | $000617 x$ | Divide A and B registers <br> extended | $11 \cdot 15$ |
| ORAE | $000611 x$ | Inclusive-OR extended |  |
| ERAE | $000613 x$ | Exclusive-OR extended | 3 |
| ANAE | $000615 x$ | AND extended | 3 |

Table G-3. 620/L-13 Real-Time Clock Instructions

| Mnernonic | Code | Functional Description |
| :--- | :--- | :--- |
| EXC 0147 | 0100147 | Enable RTC (enables both increment and <br> overflow interrupts) |
| EXC 0447 | 0100447 | Disable RTC/initialize (disables both in- <br> crement and overflow interrupts and resets <br> the interrupt register and divide-by-eight <br> counter) |
| EXC 0247 0347 | 0100247 | Disable overflow (inhibits overflow inter- <br> rupt requests) |
| EXC | Enable increment/disable overflow <br> (enables increment interrupts and <br> inhibits overflow interrupts) |  |

## APPENDIX G

## 620 RESERVED INSTRUCTIONS .

Table G-4. 620/L-16 Friority Interrupt Module Instructions
Mnemonic Code Functional Description
A. External Control

| EXC 014X: | $10014 X ;$ | Clear interrupt registers |
| :--- | :--- | :--- |
| EXC 024X | $10024 X$ | Enable PIM |
| EXC 034X | $10034 X$ | Clear interrupt registers and enable PIM |
| EXC 044X | $10044 X$ | Disable PIM |
| EXC 054X | $10054 X$ | Clear interrupt registers and disable PIM |

B. Transfer

| OME 04X | 10304X | Transfer memory to mask register <br> OAR 04X |
| :--- | :--- | :--- |
| OBR 04X | $10314 X$ | Transfer A register contents to mask <br> register |
| Transfer B register contents to mask |  |  |
| register |  |  |

$X$ represents the last character of device address. Its value ranges from 0 through 4 or 6 , and is determined by jumper connections on the PIM backplane.

Table (9-5. 620-20 Buffer Interlace Controller Instructions

|  | Mnemonic | Code | Functional Description |
| :---: | :---: | :---: | :---: |
| A. | External Control |  |  |
|  | EXC 020 | 100020 | Active enable |
|  | EXC 021 | 100021 | Initialize |
| B. | Transfer |  |  |
|  | OAR 020 | 103120 | Load initial register from $A$ |
|  | OBR 020 | 103220 | Load initial register from B |
|  | OME 020 | 103020 | Load initial register from memory |
|  | OAR 021 | 103121 | Load final register from A |
|  | OBR 021 | 103221 | Load final register from B |
|  | OME 021 | 103021 | Load final register from memory |
|  | INA 020 | 102120 | Read initial register into $A$ |
|  | INB 020 | 102220 | Read initial register into $B$ |
|  | IME 020 | 102020 | Read initial register into memory |
|  | CIA 020 | 102520 | Read initial register into cleared $A$ |
|  | CIB 020 | 102620 | Read initial register into cleared B |
| C. | Sense |  |  |
|  | SEN 020 | 101020 | Sense BIC not busy |
|  | SEN 021 | 101021 | Sense abnormal device stop |

## APPENDIX G

## 620 RESERVED INSTRUCTIONS

## Table G.6. 620-22, $\mathbf{- 2 5}$ Card Reader Controller Instructions

Mnemonic Code Functional Description
A. External Control
EXC $0230 \quad 100230$ Read one card
B. Transfer

IME 030
INA 030
INB 030
CIA 030
CIB 030
C. Sense

SEN 0130
SEN 0230
SEN 0330
SEN 0630

102030
102130
102230
102530
102630

101130
101230
101330
101630

Transfer character to memory
Transfer character to A register
Transfer character to B register
Transfer character to A register, cleared
Transfer character to B register, cleared

Sense character ready
Sense reader error
Sense hopper empty
Sense reader ready

Table G-7. 620-30 Nine-Track Magnetic Tape Controller Instructions
Mnemonic Code Functional Description

## A. External Control

| EXC 010 | 100010 | Read one record |
| :--- | :--- | :--- |
| EXC 0210 | 100210 | Write one record |
| EXC 0410 | 100410 | Write file mark |
| EXC 0510 | 100510 | Forward one record |
| EXC 0610 | 100610 | Backspace one record |
| EXC 0710 | 100710 | Rewind |

B. Transfer

| OME 010 | 103010 | Output memory to magnetic tape buffer |
| :--- | :--- | :--- |
| OAR 0110 | 103110 | Output A register to magnetic tape buffer |
| OBR 0210 | 103210 | Output B register to magnetic tape buffer |
| IME 010 | 102010 | Input magnetic tape buffer to memory |
| INA 0110 | 102110 | Input magnetic tape buffer to A register |
| INB 0210 | 102210 | Input magnetic tape buffer to B register <br> CIA 0510 |
| CIB 0610 | 102510 | Input magnetic tape buffer to A register. <br> cleared |
| 102610 | Input magnetic tape buffer to B register. <br> cleared |  |

C. Sense

SEN 010
SEN 0110
SEN 0210
SEN 0310
SEN 0410
SEN 0510
SEN 0610
SEN 0710

| 101010 | Sense tape error |
| :--- | :--- |
| 101110 | Sense buffer ready |
| 101210 | Sense tape unit ready |
| 101310 | Sense file mark |
| 101410 | Sense odd length record |
| 101510 | Sense end of tape |
| 101610 | Sense beginning of tape |
| 101710 | Sense rewinding |

## APPENDIX G

620 RESERVED INSTRUCTIONS

| Mnemonic | Code | Functional Description |
| :---: | :---: | :---: |
| Transport Select |  |  |
| EXC2 0110 | 104110 | Select tape drive number 1 |
| EXC2 0210 | 104210 | Select tape drive number 2 |
| EXC2 0310 | 104310 | Select tape drive number 3 |
| EXC2 0410 | 104410 | Select tape drive number 4 |

## Table G.8. 620-31 Seven-Track Magnetic Tape Controller Instructions <br> Mnemonic Code Functional Description

A. External Control

| EXC 010 | 100010 | Read one record binary |
| :--- | :--- | :--- |
| EXC 0110 | 100110 | Read one record BCD |
| EXC 0210 | 100210 | Write one record binary |
| EXC 0310 | 100310 | Write one record BCD |
| EXC 0410 | 100410 | Write file mark |
| EXC 0510 | 100510 | Forward one record |
| EXC 0610 | 100610 | Backspace one record |
| EXC 0710 | 100710 | Rewind |

Table G.8. 620-31 Seven-Track Magnetic Tape Controller (continued)

|  | Mnemonic | Code | Functional Description |
| :---: | :---: | :---: | :---: |
| B. | Transfer |  |  |
|  | OME 010 | 103010 | Output memory to magnetic tape buffer |
|  | OAR 0110 | 103110 | Output A register to magnetic tape buffer |
|  | OBR 0210 | 103210 | Output B register to magnetic tape buffer |
|  | IME 010 | 102010 | Input magnetic tape buffer to memory |
|  | INA 0110 | 102110 | Input magnetic tape buffer to A register |
|  | INB 0210 | 102210 | Input magnetic tape buffer to $B$ register |
|  | CIA 0510 | 102510 | Input magnetic tape buffer to A register. cleared |
|  | CIB 0610 | 102610 | Input magnetic tape buffer to $B$ register, cleared |
| C. | Sense |  |  |
|  | SEN 010 | 101010 | Sense tape error |
|  | SEN 0110 | 101110 | Sense buffer ready |
|  | SEN 0210 | 101210 | Sense tape unit ready |
|  | SEN 0310 | 101310 | Sense file mark |
|  | SEN 0410 | 101410 | Sense odd-length record/sense high density |
|  | SEN 0510 | 101510 | Sense end of tape |
|  | SEN 0610 | 101610 | Sense beginning of tape |
|  | SEN 0710 | 101710 | Sense rewinding |
| D. | Transport Select |  |  |
|  | EXC2 0110 | 104110 | Select tape drive number 1 |
|  | EXC2 0210 | 104210 | Select tape drive number 2 |
|  | EXC2 0310 | 104310 | Select tape drive number 3 |
|  | EXC2 0410 | 104410 | Select tape drive number 4 |

## APPENDIX G

## 620 RESERVED INSTRUCTIONS

Table G-9. 620.40, -41, -42, . 43 Disc Memory Instructions
Mnemonic
Code
Functional Description
A. External Control

| EXC 014 | 100014 |  |
| :--- | :--- | :--- |
| EXC2 014 | 104014 | Initialize and select interlace mode |
| EXC 0114 | 100114 | Select read mode |
| EXC 0214 | 100214 | Select write mode |
| EXC 0414 | 100414 | Select address mode zone 0 (first 65K) |
| EXC 0514 | 100514 | Select address mode zone 1 (second 65K) |
| EXC 0614 | 100614 | Select address mode zone 2 (third 65K) |
| EXC 0714 | 100714 | Select address mode zone 3 (fourth 65K) |

B. Transfer

| CIA 014 | 102514 | Clear and input to A register |
| :--- | :--- | :--- |
| CIB 014 | 102614 | Clear and input to B register |
| INA 014 | 102114 | Input to A register |
| INB 014 | 102214 | Input to B register |
| IME 014 | 102014 | Input to memory |
| OME 014 | 103014 | Output from memory |
| OAR 014 | 103114 | Output from A register |
| OBR 014 | 103214 | Output from B register |

C. Sense

| SEN 014 | 101014 | Sense parity error |
| :--- | :--- | :--- |
| SEN 0114 | 101114 | Sense buffer ready |
| SEN 0214 | 101214 | Sense disc ready |
| SEN 0414 | 101414 | Sense disc register ready |

Table G-10. 620-52 Paper Tape System Instructions

Mnemonic
A. External Control

| EXC 037 | 100037 | 004037 | Connect punch in BIC <br> EXC 0437 |
| :--- | :--- | :--- | :--- |
| EXC 0537 | 100437 | 004437 | Stop reader |
| EXC 0637 | 100537 | 004537 | Start reader |
| EXC 0737 | 100637 | 004637 | . Punch buffer |
| 100737 | 004737 | Read one character |  |

B. Transfer

| OAR 037 | 103137 | 040137 | Load buffer from A register |
| :--- | :--- | :--- | :--- |
| OBR 037 | 103237 | 040237 | Load buffer from B register |
| OME 037 | 103037 | 040037 | Load buffer from memory |
| INA 037 | 102137 | 020137 | Read buffer into A register <br> INB 037 |
| IME 037 | 102237 | 020237 | Read buffer into B register <br> CIA 037 |
| CIB 037 | 102037 | 020037 | Read buffer into memory <br> Read buffer into cleared A reg. <br> ister |
|  | 102637 | 020637 | Read buffer into cleared B reg. <br> ister |

C. Sense

SEN $0537 \quad 101537010537$ Sense buffer ready

```
APPENDIX G
620 RESERVED INSTRUCTIONS
```

Table G-11. 620-65 Dataset Coupler (Synchronous) Instructions
Mnemonic : Code Functional Description

## A. External Control

| EXC 071 | 100071 | Go to search |
| :--- | :--- | :--- |
| EXC 0171 | 100171 | Connect write buffer to BIC |
| EXC 0271 | 100271 | Connect read buffer to BIC |
| EXC 0471 | 100471 | Turn on request to send |
| EXC 0571 | 100571 | Turn off request to send |
| EXC 0671 | 100671 | Go to character format |

B. Transfer

| IME 071 | 102071 | Transfer read buffer to 8 LSB of memory <br> INA 071 |
| :--- | :--- | :--- |
| INB 071 | 102171 | Transfer read buffer to 8 LSB of A register <br> Transfer read buffer to 8 LSB of B register |
| CIA 071 | 102271 | Transfer read buffer to 8 LSB of A register <br> cleared |
| CIB 071 | 102671 | Transfer read buffer to 8 LSB of B register, <br> cleared |
| OME 071 | 103071 | Transfer memory 8 LSB to write buffer |
| OAR 071 | 103171 | Transfer A register 8 LSB to write buffer <br> Transfer B register 8 LSB to write buffer |

C. Sense

| SEN 0171 | 101171 | Write buffer empty |
| :--- | :--- | :--- |
| SEN 0271 | 101271 | Read buffer full |
| SEN 0371 | 101371 | Carrier on |
| SEN 0471 | 101471 | Clear to send |

Table G-11. 620-65 Dataset Coupler (Synchronou:) Instructions (Continued)
Mnemonic Code Functional Description

## NOTES:

1. All commands listed are used for 201A3 dataset operation.
2. EXC 571 is not necessary for 201B1 (true) full-duplex operation.
3. SEN 371 and SEN 471 will always be ON if Request to Send is left on at both ends when using 201B1. Carrier On also comes ON when outputting using a 201 A 3 dataset.
4. $201 \mathrm{~A} 3=$ half-duplex .- two wire. $201 \mathrm{~B} 1=$ full-duplex .. four wire.

Table G-12. 620-66 Dataset Coupler Instructions
Mnemonic Code : Functional Description

## A. External Control

| EXC 0471 | 100471 | initialize |
| :--- | :--- | :--- |
| EXC 0271 | 100271 | Select load MCR |

B. Transfer

| IME 071 | 102071 | Transfer read buffer to memory |
| :--- | :--- | :--- |
| INA 071 | 102171 | Transfer read buffer to A register |
| INB 071 | 102271 | Transfer read buffer to B register |
| CIA 071 | 102571 | Transfer read buffer to A register, cleared |
| CIB 071 | 102671 | Transfer read buffer to B register, cleared |
| OME 071 | 103071 | Transfer memory to write or MCR buffer. |
| OAR 071 | 103171 | Transfer A register to write or MCR buffer |
| OBR 071 | 103271 | Transfer B register to write or MCR buffer <br> write or MCR |

## APPENDIX G

620 RESERVED INSTRUCTIONS

Table G-12. 620-66 Datáset Coupler Instructions (continued)
Mnemonic Code Functional Description
C. Sense

| SEN 0171 | 101171 | Output buffer ready |
| :--- | :--- | :--- |
| SEN 0271 | 101271 | Input buffer ready |
| SEN 0371 | 101371 | Call connect |
| SEN 0471 | 101471 | Call disconnect |
| SEN 0571 | 101571 | Carrier on |

NOTES:

1. All commands listed are used for 103A2 dataset operation.
2. Request to Send and Clear to Send could be substituted for SEN 371 and SEN 471 commands if desired.
3. $\quad 103 \wedge=$ Dialup; 103F $:=$ Private Lines.
4. Device address listed is 71; any other device address may be used according to system requirements

## Table G-13. 620-71 Digital Plotter Controller Instruc*ions Mnemonic Code Functional Description

A. External Control
EXC $032 \quad 100032 \quad$ BIC to DPC enable
B. Transfer

| OME 032 | 103032 | Transfer memory to buffer |
| :--- | :--- | :--- |
| OAR 032 | 103132 | Transfer A register to buffer |
| OBR 032 | 103232 | Transfer B register to buffer |

C. Sense

SEN $0132 \quad 101132$ Sense buffer ready

Table G-14. 620-80 Buffered 1/O Controller Instructions

Mnemonic Code Functional Description
A. External Control

EXC OX6Z $100 \times 6 Z$ Output control pulse on line selected by $X$ from controller addressed by $Z$
B. Sense

SEN 0X6Z $101 \times 6 Z$ Test state of line selected by $X$ from controller addressed by $Z$

## APPENDIX G <br> 620 RESERVED INSTRUCTIONS

Table G-14. 620-80 Buffered I/O Controller Instructions (continued)
Mnemonic Code Functional Description
C. Transfer

| IME 06Z | $10206 Z$ | Read input buffer of controller addressed <br> by Z into memory |
| :--- | :---: | :---: |
| INA 016Z | $10216 Z$ | Read input buffer of controller addressed <br> by Z into B register |
| INB 026Z | $10226 Z$ | Read input buffer of controller addressed <br> by Z into B register |
| CIA 056Z | $10256 Z$ | Clear A register and read controller in. <br> put buffer addressed by Z |
| CIB 066Z | $10266 Z$ | Clear B register and read controller in. <br> put buffer addressed by Z |
| OME 06Z | $10306 Z$ | Load output buffer of controller addressed <br> by Z from memory |
| OAR 016Z | $10316 Z$ | Load output buffer of controller addressed <br> by Z from A register |
| OBR 026Z | $10326 Z$ | Load output buffer of controller addressed <br> by Z from B register |

* $X=$ discrete control/sense line (0.1)7); $6 Z=$ device address (060-067) determined on individual system basis by wiring on the backplane of the expansion chassis.

Table G-15. 620-81 Digital I/O Controller Instructions


#### Abstract

Mnemonic Code Functional Description A. External Control

EXC $100 \times Z Z$ * Select device address of $Z Z$ and initiate a control pulse on line $X$ B. Sense

SEN 101XZZ Select device address of $Z Z$ and test log. ical state of sense response line $X$


* $\mathrm{X}=$ discrete control/sense line ( 0.07 ); $\mathrm{ZZ}=$ device address (060-067) determined on individual system basis by wiring on the backplane of the expansion chassis.

Table G-16. 620.83 Relay Contact I/O Instructions
Mnemonic Code Functional Description
A. External Control

| EXC ODA | 1000DA | Clear All Outputs. Causes all 16 output <br> contacts to open <br> Clear All Inputs. Returns all input bits <br> that are not being set by contact clos. <br> ure to zero |
| :---: | :---: | :---: |

B. Sense

SEN ODA 1010DA
Sense Contact Closed. This command is available as an option. A specified contact closure will cause a jump to the jump address to occur

## APPENDIX G

## 620 RESERVED INSTRUCTIONS

Table G-16. 620-83 Relay Contact I/O Instructions (continued)

| Mnemonic | Code | Functional Description |
| :---: | :---: | :---: |
| Transfer |  |  |
| INA 1DA | 1021DA | Input to A register. Input relay buffered input data on module to $A$ register |
| CIA 5DA | 1025DA | Clear and Input to A register. Input relay buffered input data on module to $A$ register cleared |
| INB 2DA | 1022DA | Input to B register. Input relay buffered input data on module to $B$ register |
| CIB 6DA | 1026DA | Clear and input to B register. Input relay buffered input data on module to $B$ register cleared |
| IME ODA, ADDR | 1020[)A | Input to memory. Input relay buffered input data on module to memory |
| OAR 1DA | 1031 DA | Output from A register. Output A register to the buffered relay output contacts |
| OBR 2DA | 1032DA | Output from $B$ register. Output $B$ register to buffered relay contact nutputs |
| OME ODA, ADDR | 10300A | Output from memory. Output memory to buffered relay contact outputs |

Table G-17. 620-85 Analng Invut System Instructions
Mnernonic Code Eunctional Description
A. External Control

| EXC 054 | 100054 | Initializes the AIS system |
| :--- | :--- | :--- |
| EXC 0154 | 100154 | The program control mode |
| EXC 0254 | 100254 | Places the AIS in the scan mode |
| EXC 0354 | 100354 | Start conversion command for line first <br> conversions in the scan mode |

B. Sense

SEN 0154

SEN 0254101254
C. Transfer

OAR, OBR, OME
"unctional Description conversions in the scan mode
conversion data is ready. The data must be taken within 40 microseconds of the start of the SEN or the data will be replaced by new conversion data if operating at maximum through. put
This SEN instruction indicates that the AIS is requesting a new multiplexer address
This SEN instruction indicates that the AIS has completed the multiplexer ad. dress scan

Data Transfer Out .- In the program mode, DTO occurs for each multiplexing address given to the AIS. In the scan mode. DTO occurs for the first (preset) address

## APPENDIX G

## 620 RESERVED INSTRUCTIONS

## Table G-17. 620-85 Analog Input System Instructions (continued)

Mnemonic Code Functional Description
C. Transfer (continued)

CIA 054
CIB 054
INA 054
INB 054
IME 054

Data Transfer In .. After each conversion, the data for that conversion is ready and a DTI transfers it into the 620/L if the throughput rate is 20,000 . DTI must occur within 40 microseconds of the data ready signal

APPENDIX H

## STANDARD CHARACTER CODES

## STANDARD CHARACTER CODES

| Symbol | ASCII | Printer | Mag Tape | Hollerith | FORTRAN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (a) | 300 | 00 | 32 | 0.2.8 | 77 |
| A | 301 | 01 | 61 | $12 \cdot 1$ | 13 |
| B | 302 | 02 | 62 | 12.2 | 14 |
| C | 303 | 03 | 63 | $12 \cdot 3$ | 15 |
| D | 304 | 04 | 64 | 124 | 16 |
| E | 305 | 05 | 65 | 12.5 | 17 |
| F | 306 | 06 | 66 | 12.6 | 20 |
| G | 307 | 07 | 67 | 12.7 | 21 |
| H | 310 | 10 | 70 | 12.8 | 22 |
| 1 | 311 | 11 | 71 | 129 | 23 |
| J | 312 | 12 | 41 | 11.1 | 24 |
| K | 313 | 13 | 42 | 11.2 | 25 |
| L | 314 | 14 | 43 | 11.3 | 26 |
| M | 315 | 15 | 44 | 11.4 | 27 |
| $N$ | 316 | 16 | 45 | 11.5 | 30 |
| 0 | 317 | 17 | 46 | 11.6 | 31 |
| $P$ | 320 | 20 | 47 | 11.7 | 32 |
| Q | 321 | 21 | 50 | 11.8 | 33 |
| R | 322 | 22 | 51 | 11.9 | 34 |
| S | 323 | 23 | 22 | $0-2$ | 35 |
| T | 324 | 2.4 | 23 | 0.3 | 36 |
| U | 325 | 25 | 24 | 0.4 | 37 |
| V | 326 | 26 | 25 | 0.5 | 40 |
| W | 327 | 27 | 26 | 0.6 | 41 |
| X | 330 | 30 | 27 | 0.7 | 42 |

```
APPENDIX H
STANDARD CHARACTER CODES
```

| Symbol | Standard Character Codes (continued) |  |  |  | FORTRAN |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ASCII | Printer | Mag Tape | Hollerith |  |
| Y | 331 | 31 | 30 | 0.8 | 43 |
| Z | 332 | 32 | 31 | 0.9 | 44 |
| [ | 333 | 33 | 75 | 12.5.8 | 76*: |
| $\backslash$ | 334 | 34 | 36 | 0.6 .8 | 76\%* |
| ] | 335 | 35 | 55 | 11.5.8 | 76\%* |
| 1 | 336 | 36 | 17* | 7.8 | 76\% |
| - | 337 | 37 | 20 | 2.8 | 76*** |
| (blank) | 240 | 40 | 20 | No punch | 00 |
| ! | 241 | 41 | 52 | 11.2.8 | 51 |
| " | 242 | 42 | 35 | 0-5.8 | 62 |
| \# | 243 | 43 | 37 | 0.7 .8 | 63 |
| \$ | 244 | 44 | 53 | 11.3 .8 | 60 |
| \% | 245 | 45 | 57 | 11.7 .8 | 64 |
| \& | 246 | 46 | 77 | 12.7 .8 | 65 |
| , | 247 | $4 ;$ | 14 | 4.8 | 66 |
| ( | 250 | 50 | 34 | 0.4.8 | $52^{\prime}$ |
| ) | 251 | 51 | 74 | 12.4.8 | 53 |
| \% | 252 | 52 | 54 | 11.4.8 | 47 |
| + | 253 | 53 | 60 | 12 | 45 |
| , | 254 | 54. | 33 | 0-3-8 | 54 |
| - | 255 | 55 | 40 | 11 | 46 |
| - | 256 | 56 | 73 | 12-3.8 | 51 |
| 1 | 257 | 57 | 21 | 0.1 | 50 |
| 0 | 260 | 60 | 12 | 0 | 01 |
| 1 | 261 | 61 | 01 | 1 | 02 |


| Standard Character Codes (continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | ASCII | Printer | Mag Tape | Hollerith | FORTRAN |
| 2 | 262 | 62 | 02 | 2 | 03 |
| 3 | 263 | 63 | 03 | 3 | 04 |
| 4 | 264 | 64 | 04 | 4 | 05 |
| 5 | 265 | 65 | 05 | 5 | 06 |
| 6 | 266 | 66 | 06 | 6 | 07 |
| 7 | 267 | 67 | 07 | 7 | 10 |
| 8 | 270 | 70 | 10 | 8 | 11 |
| 9 | 271 | 71 | 11 | 9 | 12 |
| : | 272 | 72 | 15 | 5.8 | 67 |
| ; | 273 | 73 | 56 | 11.6 .8 | 70 |
| < | 274 | 74 | 76 | 12.6 .8 | 76\%* |
| = | 275 | 75 | 13 | 3.8 | 55 |
| $>$ | 216 | 76 | 16 | 6.8 | 76** |
| ? | 277 | 77 | 72 | 12.2.8 | 76 |
|  | 1 |  |  |  |  |

[^4]APPENDIX H STANDARD CHARACTER CODES

## TELETYPEWRITER CHARACTER CODES

| Character | Internal Code | Character | Internal Code |
| :---: | :---: | :---: | :---: |
| 1) | 260 | P | 320 |
| 1 | 261 | Q | 321 |
| 2 | 262 | R | 322 |
| 3 | 263 | S | 323 |
| 4 | 264 | T | 324 |
| 5 | 265 | U | 325 |
| 6 | 266 | v | 326 |
| 7 | 267 | W | 327 |
| 8 | 270 | x | 330 |
| 9 | 271 | Y | 331. |
| A | 301 | Z | 332 |
| B | 302 | (blank) | 240 |
| C | 303 | ! | 241 |
| U | 304 | ' | 242 |
| 1 | 305 | \# | 243 |
| + | 306 | \$ | 244 |
| G | 307 | \% | 245 |
| H | 310 | \& | 246 |
| 1 | 311 | , | 241 |
| J | 312 | ( | 250 |
| k | 313 | ) | 251 |
| 1 | 314 | * | 252 |
| M | 315 | + | 253 |
| N | 316 | . | 254 |
| () | 317 | - | 255 |


| Character | Teletypewriter Character Codes (continued) |  |  |
| :---: | :---: | :---: | :---: |
|  | Internal Code | Character | Internal Code |
| - | 256 | LINE FEED | 212 |
| 1 | 257 | $\checkmark$ TAB | 213 |
| : | 272 | FORM | 214 |
| ; | 273 | RETURN | 215 |
| $<$ | 274 | SO | 216 |
| $=$ | 275 | SI | 217 |
| $>$ | 276 | DCO | 220 |
| ? | 277 | X-ON | 221 |
| @ | 300 | tape Aux | ... |
| [ | 333 | ON | 222 |
| 1 | 334 | X-OFF | 223 |
| ] | 335 | TAPE OFF | $\cdots$ |
| 1 | 336 | AUX | 224 |
| - | 337 | ERROR | 225 |
| RUBOUT | 377 | SYNC | 226 |
| NUL | 200 | LEM | 227 |
| SOM | 201 | So | 230 |
| EOA | 202 | S1 | 231 |
| EOM | 203 | S2 | 232 |
| EOT | 204 | S3 | 233 |
| WRU | 205 | S4 | 234 |
| RU | 206 | S5 | 235 |
| BELL | 207 | S6 | 236 |
| FE | 210 | S7 | 237 |
| H TAB | 211 |  |  |


[^0]:    * See table F-1 in appendix F for a description of the relative addressing mode.

[^1]:    * IUAX interlock; used in address decoding.

[^2]:    CHAPTER IX
    WAVEFORMS

[^3]:    WAVEFORMS

[^4]:    * End of file for magnetic tape.
    ** Undefined character (FORTRAN).
    $\%: \%$ Form control $\cdot$. return to column 1 (FORTRAN).
    \%*\% Tab control .. skip to column 7 (FORTRAN).

