VARIAN 620/L-100 MAINTENANCE MANUAL

Specifications Subject to Change Without Notice

.



•

.

98 A 9905 151

MARCH 1973

This manual contains hardware maintenance information for the Varian Data machines 620/L-100 computer system. The manual is intended to be used in conjunction with the 620-100 Reference Handbook (document number 98 A 9905 003) and the 620 Test Programs Manual (98 A 9952 060). The reference handbook contains information on overall system capabilities and a comprehensive description of the 620/L software. The test programs manual describes the various test programs that are available for testing and maintaining the 620/L-100 computer system.

This manual is divided into chapters. Chapter I contains computer specifications and documentation.

Installation information found in chapter II consists of system layout, physical descriptions, interconnection information, and system interrupt priority data.

Chapter III provides operations information including preliminary operating procedures and control panel operation information.

Chapters IV and V contain a functional description, and theory of operation and maintenance information for the central processing unit (CPU) and memory.

Chapter VI describes the direct memory access and interrupt circuits, and consists of functional descriptions, interface data, theory of operation, and maintenance information.

The theory of operation and maintenance information for the power supply are present in chapter VII.

FOREWORD

.

Chapter VIII contains a description of the signal mnemonics found in the 620/L-100 logic diagrams.

Timing waveforms for various instructions and operations executed by the computer are in chapter IX.

Chapter X describes the multiply/divide and extended addressing feature.

Volume 2 of this manual is assembled at the time of computer shipment to reflect a particular system configuration. It consists of engineering documents such as assembly and installation drawings, logic diagrams, and wire lists.

TABLE OF CONTENTS

CHAPTER I

SECTION 1	Specifications	1	1
SECTION 2	Technical Manuals	1	6

CHAPTER II INSTALLATION

SECTIO	ON 1 System Layout and Planning	
1.1	Computer Chassis	
1.2	Power and Environmental Requirements	
1.3	Space Requirements	11-2
SECTIO	ON 2 Physical Description	
2.1	Mainframe	
2.2	Expansion Chassis	
2.3	Power Supply	
SECTIO	ON 3 System Interconnection	
3.1	Memory Expansion Interconnection	
3.2	I/O Expansion Interconnection	II-13
3.3	Power Supply Interconnection	
3.4	Teletype Interconnection	II·13
3.5	Cable Pin Assignments	II·16
SECTIO	ON 4 System Interrupt Priority	
4.1	General	II-21
4.2	Interconnection	II-21

CHAPTER III OPERATION

١

SECH	ION 1 Control Panel Operation	
1.1	General	
1.2	Power Switch	
1.3	STEP Switch and Indicator	
1.4	RUN Switch and Indicator	
1.5	REGISTER Switches	
1.6	BIT RESET Switch	
1.7	Register Entry Switches and Display Indicators	
1.8	REPEAT Switch	111-4
1.9	SENSE Switches	111-4
1.10	SYSTEM RESET Switch	111-4
1.11	OVFL Indicator	
SECTI	ION 2 Manual Operations	111-5
2.1	General	111-5
2.1 2.2	General Loading Words Into Memory	111-5 111-5
2.1 2.2 2.3	General Loading Words Into Memory Displaying Contents of a Memory Cell	111-5 111-5 111-5
2.1 2.2 2.3 2.4	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution	1 1-5 1 1-5 1 1-5 1 1-6
2.1 2.2 2.3 2.4 2.5	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat	111-5 111-5 111-5 111-6 111-6
 2.1 2.2 2.3 2.4 2.5 2.6 	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells	111-5 111-5 111-5 111-6 111-6 111-6
 2.1 2.2 2.3 2.4 2.5 2.6 2.7 	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells	111-5 111-5 111-6 111-6 111-6 111-6
2.1 2.2 2.3 2.4 2.5 2.6 2.7	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells	111-5 111-5 111-6 111-6 111-6 111-6
2.1 2.2 2.3 2.4 2.5 2.6 2.7 SECTI	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells	111-5 111-5 111-6 111-6 111-6 111-6 111-6
2.1 2.2 2.3 2.4 2.5 2.6 2.7 SECTI 3.1	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells ON 3 Preliminary Operating Frocedures	111-5 111-5 111-6 111-6 111-6 111-6 111-7 111-7
2.1 2.2 2.3 2.4 2.5 2.6 2.7 SECTI 3.1 3.2	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells ON 3 Preliminary Operating Frocedures General Power On Routine	111-5 111-5 111-6 111-6 111-6 111-6 111-7 111-7 111-7
2.1 2.2 2.3 2.4 2.5 2.6 2.7 SECTI 3.1 3.2 3.3	General Loading Words Into Memory Displaying Contents of a Memory Cell Manual Program Execution Instruction Repeat Loading Words Into Sequential Memory Cells Displaying the Contents of Sequential Memory Cells ION 3 Preliminary Operating Frocedures General Power On Routine Bootstrap Loader Routine	111-5 111-5 111-5 111-6 111-6 111-6 111-7 111-7 111-7 111-7

CHAPTER IV CENTRAL PROCESSING UNIT

SECTION 1 Functional Description IV 1.1 General IV 1.2 Design Features IV 1.3 Functional Elements IV 1.4 Programmed I/O Operations IV	-1 -1 -2 -4
SECTION 2 THEORY OF OPERATION	30
2.1 General	30
2.2 Timing and Control	30
2.3 Decoding Logic	36
2.4 Arithmetic and Logic SectionIV-3	39
2.5 Registers	10
2.6 Memory InterfaceIV-4	16
2.7 Typical Operating SequencesIV-4	17
2.8 Automatic Memory Enable/Disable CircuitIV-5	52
SECTION 3 MAINTENANCE	53
3.1 GeneralIV-5	53
3.2 Test EquipmentIV-5	53
3.3 Test ProgramsIV-5	54
3.4 Troubleshooting Using Control PanelIV-5	55
3.5 Circuit Card TroubleshootingIV-5	57
3.6 General Troubleshooting Techniques IV 5	7
3.7 General Troubleshooting ProceduresIV-5	9

CHAPTER V MEMORY

Ť

SECTI	ION 1 FUNCTIONAL DESCRIPTION	V·1
1.1	General	V-1
1.2	Full Cycle	V-1
1.3	Half Cycle	V·2
1.4	Magnetic Core Operation	V-2
1.5	Memory Circuit Cards	V·2
1.6	Memory Stack Cards	V-4
1.7	Driver/Sink Switch Card	V·7
1.8	Sense/Inhibit Card	V-8
1.9	Memory Timing Control Card	V·9
1.10	Memory Buffer Card	V·9
1.11	Memory Interface Operation	V·11
1.12	Wrap Around Addressing	V·11
1.13	Loader Protection	V-14
SECTI	ION 2 THEORY OF OPERATION	V·16
SECTI 2.1	ION 2 THEORY OF OPERATION	V-16 V-16
SECTI 2.1 2.2	ION 2 THEORY OF OPERATION	V·16 V·16 V·16
SECTI 2.1 2.2 2.3	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing	V-16 V-16 V-16 V-19
SECTI 2.1 2.2 2.3 2.4	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders	V-16 V-16 V-16 V-19 V-21
SECTI 2.1 2.2 2.3 2.4 2.5	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches	V-16 V-16 V-16 V-19 V-21 V-27
SECTI 2.1 2.2 2.3 2.4 2.5 2.6	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits	V-16 V-16 V-19 V-21 V-27 V-30
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing	V-16 V-16 V-19 V-21 V-27 V-30 V-31
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Data Loop Operation	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Data Loop Operation	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 SECTI	ON 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Timing Sense/Inhibit Data Loop Operation	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32 V-34
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 SECTI 3.1	ON 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Timing Sense/Inhibit Data Loop Operation ON 3 MAINTENANCE General	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32 V-34 V-34
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 SECTI 3.1 3.2	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Timing Sense/Inhibit Data Loop Operation ON 3 MAINTENANCE General Preventive Maintenance	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32 V-34 V-34 V-34
SECTI 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 SECTI 3.1 3.2 3.3	ION 2 THEORY OF OPERATION General Timing Control Circuits Driver/Sink Switch Timing Address Multiplexers and Decoders Driver/Sink Switches Current Source Circuits Sense/Inhibit Timing Sense/Inhibit Timing Sense/Inhibit Data Loop Operation ON 3 MAINTENANCE General. Preventive Maintenance Corrective Maintenance	V-16 V-16 V-19 V-21 V-27 V-30 V-31 V-32 V-34 V-34 V-34 V-35

CONTENSE

CHAPTER VI DIRECT MEMORY ACCESS AND INTERPUPT

SECTI	ION 1 FUNCTIONAL DESCRIPTION	VI I
1.1	General	$VI \cdot 1$
1.2	Traps	VI 2
1.3	Interrupts	VI-4
1.4	Data Output Gating	. VI-4
1.5	Uninterruptable Sequences	VEZ
SECTI	ION 2 INTERFACE DATA	VI-10
2.1	General	VI-10
22	1/0 Interface	VI 10
2.3	Tran-Out and Tran-In Sequences	VI-11
24	Interrunt Sequences	VI 14
25	CPUL Interface Signals	
2.0	GIO Interface Signals	
SECTI	ION 3 THEORY OF OPERATION	.VI 18
SECTI	ON 3 THEORY OF OPERATION	.VI 18 .VI 18
SECTI 3.1 3.2	ON 3 THEORY OF OPERATION General Interrupt/Trap Detection	.VI 18 .VI 18 .VI 18 .VI 18
SECTI 3.1 3.2 3.3	ON 3 THEORY OF OPERATION General Interrupt/Trap Detection Interrupt/Trap Sequencer	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18
SECTI 3.1 3.2 3.3 3.4	ON 3 THEORY OF OPERATION General. Interrupt/Trap Detection Interrupt/Trap Sequencer Data Output Gating	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26
SECTI 3.1 3.2 3.3 3.4 3.5	ON 3 THEORY OF OPERATION General Interrupt/Trap Detection Interrupt/Trap Sequencer Data Output Gating Mnemonics	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26
SECTI 3.1 3.2 3.3 3.4 3.5	ON 3 THEORY OF OPERATION General Interrupt/Trap Detection Interrupt/Trap Sequencer Data Output Gating Mnemonics	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26
SECTI 3.1 3.2 3.3 3.4 3.5 SECTI	ON 3 THEORY OF OPERATION General Interrupt/Trap Detection Interrupt/Trap Sequencer Data Output Gating Mnemonics	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26 .VI 26
SECTI 3.1 3.2 3.3 3.4 3.5 SECTI 4.1	ION 3 THEORY OF OPERATION General Interrupt/Trap Detection Interrupt/Trap Sequencer Data Output Gating Mnemonics ION 4 MAINTENANCE General	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26 .VI 31 .VI 31
SECTI 3.1 3.2 3.3 3.4 3.5 SECTI 4.1 4.2	ION 3 THEORY OF OPERATION General. Interrupt/Trap Detection. Interrupt/Trap Sequencer. Data Output Gating. Mnemonics ION 4 MAINTENANCE. General. Trap-Out Test.	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26 .VI 26 .VI 31 .VI 31 .VI 31
SECTI 3.1 3.2 3.3 3.4 3.5 SECTI 4.1 4.2 4.3	ION 3 THEORY OF OPERATION General. Interrupt/Trap Detection. Interrupt/Trap Sequencer. Data Output Gating. Mnemonics ION 4 MAINTENANCE. General. Trap-Out Test. Trap-In Test.	.VI 18 .VI 18 .VI 18 .VI 18 .VI 18 .VI 26 .VI 26 .VI 26 .VI 31 .VI 31 .VI 31 .VI 31

CHAPTER VII POWER SUPPLY

SECT	TION 1 THEORY OF OPERATION	VII-1
1.1	General	VII-1
1.2	Specifications	VII-1
1.3	Major Assemblies	VII-3
1.4	Input Circuit	VII-4
1.5	Rectifier and Filter Circuits	VII 7
1.6	Regulator Circuits	VII·7
SECT	TION 2 MAINTENANCE	VII-14
2.1	Preventive Maintenance	VII-14
2.2	Corrective Maintenance	

CHAPTER VIII MNEMONICS

CHAPTER IX WAVEFORMS

CHAPTER X

MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

SECTIO	DN 1 INTRODUCTION
1.1	Functional DescriptionX-1
1.2	SpecificationsX-5
SECTIO	ON 2 OPERATION
2.1	InstructionsX-7
2.2	Multiplication/Division ProceduresX-8
2.3	Multiplication/Division Examples X-10
SECTIO	ON 3 THEORY OF OPERATIONX-11
3.1	General
3.2	Multiplication

CONTINUE

3.3	Division	X-14
3.4	Extended Addressing	X-17
3.5	Mnemonics	X-18
SECTI	ON 4 MAINTENANCE	X-22
4.1	General	X-22
4.2	Multiplication Problems	X-22
4.3	Division Problems	X-24

APPENDIX A 620/L-100 NUMBER SYSTEM

APPENDIX B POWERS OF TWO

APPENDIX C OCTAL/DECIMAL INTEGER CONVERSIONS

APPENDIX D OCTAL/DECIMAL FRACTION CONVERSIONS

APPENDIX E ALPHABETIC INDEX OF 620/L-100 INSTRUCTIONS

APPENDIX F TYPE INDEX OF 620/L-100 INSTRUCTIONS

APPENDIX G 620 RESERVED INSTRUCTIONS

APPENDIX H STANDARD CHARACTER CODES

LIST OF ILLUSTRATIONS

,

11-1	Mainframe With Open Panel	
11-2	Mainframe Connector Panel	
11-3	Mainframe Circuit Card Installation	11-5
-4	Expansion Chassis Connector Panel	
11-5	Power Supply Top Panel	
11-6	Power Supply Bottom Panel	
11-7	Memory Expansion Interconnection	
11-8	I/O Expansion Interconnection	
11-9	Typical System Interrupt Priority Connectors	II·22
-1	620/L-100 Computer Control Panel	
IV-1	620/L-100 CPU Block Diagram	IV·3
IV-2	Typical E Bus Line Configuration	IV-6
IV-3	Typical Control Signal From the CPU to the Controller	IV-8
IV-4	Typical Control Signal to the CPU From the Controller	IV-10
IV-5	External Control Timing	IV-12
IV-6	Typical Peripheral Controller Logic: EXC Instruction	IV-13
IV-7	Sense Response Timing	IV-14
IV-8	Typical Peripheral Controller Logic: SEN Instruction	IV-15
IV-9	Data Transfer In Timing	IV-18
IV-10	Typical Peripheral Controller Logic: Input Data Transfer	IV-19
IV-11	Data Transfer Out Timing	IV-21
IV-12	Typical Peripheral Controller Logic: Output Data Transfer	IV-22
IV-13	Clock and Phase Timing	IV-31
IV-14	Example of a Modified Clock Sequence	IV 35
IV-15	Register Change Instruction Format	IV-45
IV-16	Sequence for Operand Access from Memory	IV-48
IV-17	Sequence for Operand Storage in Memory	IV-50
IV-18	Sequence for Indirect Operand Access	IV-51
IV-19	General Troubleshooting Steps	IV-58

.

List of Illustrations (continued)

V-1	Three-Core-by-Three-Core Matrix
V-2	620/L-100 Memory Block DiagramV-5
V-3	4K Core MatV-6
V-4	Memory Control Lines
V-5	Sense/Inhibit Data Loop for Bit 15V-8
V·6	Nominal Timing Control WaveformsV-10
V-7	Full-Cycle Interface WaveformsV-12
V-8	Half-Cycle Interface Waveforms
V-9	Delay Line TimingV-17
V-10	Half-Cycle Timing WaveformsV-18
V-11	Read/Write WaveformsV-18
V-12	Read Multiplexing for Octal 45V-22
V-13	Write Multplexing for Octal 45V-23
V-14	Decoder Logic Diagram and Pin AssignmentsV-24
V-15	Read Decoding of Octal Address 2345V-25
V-16	Write Decoding of Octal Address 2345V-26
V-17	Sense/Inhibit Timing WaveformsV-31
V-18	Test Point Waveforms on Timing and Control CardV-36
V-19	Memory Timing Control Card WaveformsV-37
V-20	Sense/Inhibit Card WaveformsV-38
V-21	Driver Sink Switch Card WaveformsV-39
VI-1	DMA/L Functional Block Diagram
VI-2	Trap Out Timing Sequence.
VI-3	Trap In Timing Sequence
VI-4	Interrupt Timing Sequence
VI-5	Trap-Out Data Path
VI-6	Trap-Out Timing
VI-7	Trap In Timing
VI-8	Interrupt Timing
VI-9	Interrupt Flow DiagramVI-19
VI-10	Interrupt Timing DiagramVI 20
VI-11	Trap Flow Diagram
VI-12	Trap Timing DiagramVI-23

.

ζ

,

List of Illustrations (continued)

VII-1	Power Supply Major Assemblies	VII-5
VII-2	Simplified Input Circuit Schematic	VII-6
VII-3	Rectifier and Filter Circuits	VII-8
VII-4	+ 12 Volt Regulator Schematic	VII-10
VII-5	IC Voltage Regulator Block Diagram	VII-11
VII-6	Overcurrent Characteristics for the +12-Volt Regulator	VII-12
VII-7	Overcurrent Characteristics for the -5-Volt Regulator	V1I-13
VII-8	+ 5-Volt Overvoltage Protection Circuit	VII·13
X-1	Start Sequence Timing	IX-4
IX-2	Step Sequence Timing	IX-5
IX-3	Manual Halt Sequence Timing	IX-7
IX-4	Program Halt Sequence Timing	IX-8
IX-5	Operand Addressing (Direct) Timing	IX-9
IX-6	Index and Relative Addressing Timing	IX-10
IX-7	Indirect: Addressing Timing	IX-11
IX-8	Indirect Addressing, Double-Word Instruction Timing	IX-12
IX-9	No Operation Timing	IX-13
IX-10	Register Change (Transfer) Timing	IX-14
IX-11	Register Change (Increment) Timing	IX-15
IX-12	Register Change (Complement) Timing	IX-16
IX-13	Register Change (Decrement) Timing	IX·17
IX-14	Set/Reset Overflow Timing	IX-18
IX-15	Shift Single Register Timing	IX-19
IX-16	Shift Double Register Timing	IX-20
IX-17	Load A (B, X) Register Timing	IX-21
IX-18	Store A (B, X) Register Timing	IX·22
IX-19	Increment and Replace Timing	IX-23
IX-20	Add to A Register Timing	IX-24
IX-21	Subtract From A Register Timing	IX-25
IX-22	Inclusive OR to A Register Timing	IX-26

1

List of Illustrations (continued)

IX-23	Exclusive-OR to A Register Timing
IX-24	AND to A Register Timing
IX-25	Jump, Jump-and-Mark or Execute Condition Not Met Timing IX-29
IX-26	Jump Condition Met TimingIX-30
IX-27	Jump-and-Mark Condition Met TimingIX-31
IX-28	Execute Instruction Timing
IX-29	Immediate Instruction TimingIX-34
IX-30	External Control TimingIX-35
IX-31	Sense (With Response) Timing IX-36
IX-32	Sense (No Response) TimingIX-38
IX-33	Input to (A, B) Register TimingIX-40
IX-34	Input to Memory TimingIX-42
IX-35	Output from A, B Register TimingIX-44
IX-36	Output from Memory TimingIX-45
X-1	M/D Functions X-2
X-2	Flow Chart for Division CorrectionX-4
X-3	Word Format for Extended Addressing X-5
X-4	Flow Diagram of the Multiplication InstructionX-12
X-5	Timing Diggram for MultiplicationX-13
X-6	Flow Diggram of the Division Instruction
X-7	Timing Diagram for Division

LIST OF TABLES

•

1-1	620/L-100 Computer Specifications
11-1	Mainframe Card Slot Assignments
II-2	Memory Expansion Hardware
11-3	Expansion Memory Card Slot Assignments
11-4	Memory Expansion Cable Pin AssignmentsII-16
II-5	I/O Expansion Cable Pin AssignmentsII-18
11-6	DC Power Cable Pin AssignmentsII-19
11-7	33 ASR Teletype Cable Pin Assignments
11-8	35 ASR and 35 KSR Teletype Cable Pin Assignments
IV-1	E Bus and I/O Control SignalsIV-24
IV-2	E Bus SignalsIV-26
IV-3	Standard Device Address Codes
IV-4	Timing SignalsIV-32
IV-5	Op Code Classes
IV-6	Op Code SetsIV-37
IV-7	Op Code GroupsIV-37
IV-8	M Field DecodingIV-38
IV-9	Transfer Control Function CodesIV-45
IV-10	Required Test EquipmentIV-54
IV-11	MAINTAIN II Test ProgramsIV-54
V-1	Wrap Around Addressing ConnectionsV-14
V-2	Loader Protection Jumper Connections
VI-1	DMA Signals from the CPUVI-16
VI·2	DMA Signals to the CPUVI-16
VI-3	Mnemonic ListVI-26
VI-4	Pin Assignments and Logic Levels for I/O Lines
VI-5	Memory Address and Data for Grounded EBXX-I LinesVI-33
VII-1	Power Supply Specifications
VII-2	Mainframe Connector Resistance ChecksVII-16
VII-3	Power Supply Resistance Checks
X-1	M/D SpecificationsX-5
X-2	Multiply/Divide and Extended Addressing InstructionsX-7
X-3	Mnemonic Definitions

SECTION 1 SPECIFICATIONS

.

Specifications for the 620/L-100 computer are listed in table I-1.

Table I-1. 620/L-100 Computer Specifications

Parameter	Description		
Туре	A system computer, general-purpose, digital, de- signed for on-line data system requirements		
Memory	Magnetic core, 16 bits, 950 nanoseconds full cycle, 425 nanoseconds access time, 4,096 words minimum, expandable to 32,768 words		
Arithmetic	Parallel, binary, fixed point, two's complement		
Word Length	16 bits		
Speed (Fetch and Execute)	Add or Subtract Multiply Divide Register change I/O from A or B Register I/O from Memory	 1.9 microseconds 9.5 microseconds 9.5 to 13.2 microseconds 0.95 microsecond 1.9 microseconds 2.85 microseconds 	
Addressing Modes	Direct, to 2,048 words Relative to P Register, to Indexed with X or B Reg execution time) Multi-level indirect Immediate Extended	512 words ister (does not add to	

Parameter	Description
Instruction Types	Single Double word Generic Micro-command
Instruction	Over 100 standard commands, plus more than 128 macro-instructions
Operation Registers	A Register: 16-bit register used as the high-order accumulator and for I/O transfers
	B Register: 16-bit register used as the low-order accumulator, index register, and for I/O transfers
	X Register: 16-bit index register
	P Register: 16-bit program counter
	U Register: 16-bit instruction register
Auxiliary	L Register: 15 bit memory address register
Registers	W Register: 16-bit memory data register
	S Register: 5-bit shift register
	R Register: 16-bit operand register
Logic and Signals	Integrated circuits, 4.211-MHz clock. Internal logic levels: 0 volt is false (ZERO), +5 volts is true (ONE). Memory data logic levels: 0 volt is true (ONE), +5 volts is false (ZERO). I/O bus logic levels: +3 volts is false (ZERO), 0 volts is true (ONE)

 Table I-1. 620/L-100 Computer Specifications (continued)

.

.

Parameter	Description
Control Panel	Register entry switches and display indicators for all operation registers; three sense switches; instruction repeat, single step, run, system reset, disable, and power on/off switches
Input/Output	Programmed I/O operations include external control, program sense, input data transfer, and output data transfer. Direct memory access facility provides automatic data transfer (382,720 words maximum per second) between memory and peripherals. I/O inter- rupts allow computer options to interrupt the CPU
Computer Options	620/L-05 Memory Protection 620/L-15 Loader Protection
Software	SYMBOLIC ASSEMBLER:

Table I-1. 620/L-100 Computer Specifications (continued)

Modular two-pass symbolic assembler operating in the basic 4,096-word memory, includes 17 basic pseudo-operations; the 8,192-word memory version includes over 30 pseudo-operations

FORTRAN:

Modular one-pass compiler; subset of ANSI FORTRAN for 8,192-word memory

1

Table I-1. 620/L-100 Computer Specifications (continued)

Parameter

Description

AID:

Program analysis package that assists programmers in operating the machine and debugging other programs, includes basic operational executive subroutines

DIAGNOSTICS:

Software package that provides fast off-line verification of computer and peripheral operation and assists in isolating and correcting suspected faults

SUBROUTINES:

Complete library of basic mathematical, fixed- and floating-point, single- and double-precision, number conversion and peripheral communication subroutines plus provisions for adding applicationoriented routines

÷.,

MOS:

The master operating system (MOS) provides for automatic batch processing that includes a minimum 8K core

BASIC:

BASIC is an easy-to-use programming language for business and scientific applications, permitting an inexperienced operator to program the system with only a few hours training

RPG IV (optional):

The report program generator (RPG IV) system, a hardware/software package, produces reports, financial statements, sales records, and other commerical documents in tabular form

Parameter	Description
Dimensions	The mainframe and expansion chassis are 10.5 inches (26.6 cm) high, 13 inches (32.9 cm) deep, and 19 inches (48.1 cm) wide. The power supply is 10.5 inches (26.6 cm) high 7.5 inches (18.9 cm) deep, and 17.75 inches (44.9 cm) wide
Weight	The mainframe and expansion chassis each weigh approximately 35 pounds (without circuit cards); the power supply weighs approximately 36 pounds
Input Voltage	105 to 125V ac or 210 to 250V ac at 50 or 60 Hz (For compatibility with the Teletype, frequency must be either 50 or 60 $(+1/2, 0)$ Hz.)
Input Current	The power supply requires 5 amperes of ac current at 115 volts, and 3 amperes at 230 volts
Temperature	
Operating	0 to 50 degrees C
Storage	20 to 70 degrees C
Humidity	
Operating	To 90 percent without condensation
Storage	To 95 percent without condensation
Vibration	3 to 10 Hz at 1g force or 0.25 double amplitude, whichever is less. Exponentially raised frequency from 3 to 10 Hz and back to 3 Hz over a 10-minute period, three complete cycles. This specification applies for all three principal axes
Shock	4g for 5 to 11 milliseconds, essentially sine shock waveform (all three principal axes, both directions in each axes)

Table I-1. 620/L-100 Computer Specifications (continued)

1-5

e

•

SECTION 2 TECHNICAL MANUALS

.

To ensure full utilization of the 620/L-100 computer, technical manuals (including this manual) are provided with each computer. The applicable manuals and corresponding part numbers are listed below.

.

Title	Document No.
620-100 Reference Handbook	98 A 9905 003
620/L-100 Maintenance Manual	98 A 9905 151
620 Test Programs Manual	98 A 9952 061
620/L-100 Teletype Controller Manual	98 A 9905 160

Information for the computer options and peripheral controller options is provided in the corresponding 620/i option manuals with addendum sheets indicating minor differences for the 620/L-100 computer system. In addition, manufacturers' technical manuals for peripheral devices such as Teletypes and magnetic tape units are also provided.

CHAPTER II

SECTION 1 SYSTEM LAYOUT AND PLANNING

1.1 COMPUTER CHASSIS

There are two types of chassis in the 620/L-100: the mainframe chassis and the expansion chassis.

1.1.1 Mainframe

The mainframe contains the basic computer hardware: the CPU, memory, and control panel. Mainframe memory size can be either 8,192 words (8K) or 4,096 words (4K). The mainframe can also accommodate the internal computer options and various peripheral controllers.

1.1.2 **Expansion Chassis**

Three versions of the expansion chassis are available for additional memory, peripheral controllers, or a combination of both. A single expansion chassis can accommodate up to 24K of memory, or up to 22 peripheral controller cards. For further I/O expansion, more than one I/O expansion chassis can be installed in a single computer system.

1.2 POWER AND ENVIRONMENTAL REQUIREMENTS

One power supply provides power for the CPU, 32K of memory, and all the internal options. A second power supply is normally required when peripheral controller cards are added.

The power supplies are contained in individual chassis. They connect to a standard 115volt, 60-Hz power source. Also available, for European installations, are power supplies for use with 230-volt, 50-Hz sources. Power regulation is not required under normal commercial power conditions. With maximum loads, the power supply draws approximately 5 amperes of ac line current. CHAPTER II INSTALLATION

Ambient temperature at the installation site can vary between 0 and 50 degrees C with no adverse effects on computer operations. To extend the life expectancy of the computer, however, it is recommended that ambient temperature be maintained between 15 and 30 degrees C.

Relative humidity can be up to 90 percent (without condensation).

1.3 SPACE REQUIREMENTS

The mainframe, expansion chassis, and power supply are contained in individual cabinets suitable for rack-mounted or table top installation. For equipment-rack installation, the power supply is normally mounted in a hinged, swing-down chassis at the rear of the mainframe or expansion chassis. The power supply should be mounted to provide easy access to adjustment controls, test points, and power switch (see installation drawing 93D0275 in volume 2).

Both the mainframe and expansion chassis are 10.5 inches (26.6 cm) high, 13 inches (23 cm) deep, and 19 inches (48.1 cm) wide. The power supply is 6.0 inches (15.2 cm) high, 10.2 inches (26 cm) deep, and 17.75 inches (45 cm) wide. The standard 33 ASR TTY unit with stand is approximately 33 inches (83.5 cm) high, 19 inches (48.1 cm) deep, and 22 inches (55.7 cm) wide.

The memory expansion chassis must be located directly above or below the mainframe. An expansion chassis containing only peripheral controllers; however, does not have to be located directly adjacent to the mainframe as I/O expansion cables are available in various lengths up to 20 feet (6m). The dc power cable connecting the power supply to the mainframe (or expansion chassis) is 6 feet (1.8m) in length.

CHAPTER II INSTALLATION

SECTION 2 PHYSICAL DESCRIPTION

2.1 MAINFRAME

The mainframe (part number 01P1035) contains a control panel, a connector panel, and card slots for CPU, memory, internal options, and various peripheral controller cards. A fan is located underneath the left portion of the mainframe (viewed from the front) to provide cooling for the electronic components. All wiring for the circuit cards is contained on a wiring plane located behind the control panel.

2.1.1 Control Panel

The molded plastic control panel contains all controls and indicators necessary to operate the computer. The printed circuit display card (part number* 44P0515) mounted behind the panel contains lamps, switches, and associated circuitry for the control indicators. The lamps can be replaced without soldering. As illustrated in figure II-1, the display card connects to the CPU via two flat cables that connect to J27 and J28 on the mainframe backplane.

* The words *part number* will not precede the number in the remaining text.

The control panel is hinged to the front of the mainframe. To unlatch the panel, push the pushbutton fastener on the left side. The control panel can then be opened to expose the mainframe wiring.

2.1.2 Connector Panel

The connector panel (figure II-2) is located at the rear of the mainframe and contains power connector J30 and Teletype connector J31. An optional I/O feature consists of an internal I/O harness assembly (53P0571) that is wired between slot 26 and an optional I/O connector J32. This feature allows the user to connect his own equipment directly to the 620/L I/O lines. Additional connectors can be added to the connector panel for special user requirements.

CHAPTER II

.













2.1.3 Circuit Cards

ŧ

The mainframe contains 26 card slots to accommodate circuit cards and circuit-card connectors for expansion cables (refer to figure II-3). Card slot assignments are listed in table II-1.

Except for the memory stack card, the cards are 7-3/4-by-12-inches (19.7 x 30.3 cm), each containing a 122-pin connector for mounting into the mainframe/backplane connectors. The cards are installed through the rear of the mainframe with the component side on the left (except for the memory stack card for which the component side is on the right). Card slot 18 is normally not wired; however, it can be used for special options (such as memory protection) or peripheral controllers that require an additional slot.

The connectors at both ends of the memory expansion cable consist of printed circuit cards. One circuit card connector plugs into slot 1 of the mainframe, the other into slot 2 of the expansion chassis. The same type of cable is used for I/O expansion. The I/O expansion cable plugs into slot 26 of the mainframe and slot 13 of the right half of the expansion chassis (viewed from the front).

Card Slot	Part No.	Card Name
1*		Memory expansion connector and memory stack
2	44P0506	Sense/inhibit
3	44P0578	Driver/sink switch
4*	••••	Memory stack
5	44P0506	Sense/inhibit
. 6	44P0599	Memory timing control
7	44P0592	Register
8	44P0592	Register
9	44P0592	Register

Table II-1. Mainframe Card Slot Assignments



11-6

CHAPTER II INSTALLATION

Card Slot	Part No.	Card Name
10	44P0595	Processor control 1
11	44P0596	Processor control 2
12	44P0597	Processor control 3
13	44P0593	Processor control 4
14	44P0594	Multiply/divide and
		extended addressing
15	44P0598	Direct memory access and
		interrupt
16	44P0237	Automatic memory enable/
		disable, or optional power
		failure/restart and real
		time clock
17	44P0013	Teletype controller
18		Not wired
19-25		Peripheral controllers
26		1/O expansion connector

 Table II-1. Mainframe Card Slot Assignments (continued)

* The memory stack card occupies this card slot space but does not plug into the slot connector; it plugs into a right-angle connector mounted on the sense inhibit card.

2.2 EXPANSION CHASSIS

The expansion chassis contains a front panel, a connector panel, and card slots for memory and/or peripheral controller cards. Fans are installed in the bottom of the expansion chassis to provide cooling for the memory cards; one fan for the first 8K memory, and an additional fan if the chassis contains 16K or 24K. No fans are provided in an expansion chassis containing only peripheral controllers.

CHAPTER II INSTALLATION

The card-slot numbers in the expansion chassis are divided into two sets of 13. When viewed from the rear, the numbers run 1 through 13 from right to left. The circuit cards are installed in the expansion chassis in the same manner as in the mainframe (refer to section 2.1.3).

2.2.1 Front Panel

The front panel is blank and mounted on hinges. To unlatch the front panel, press the pushbutton fastener on the left side. The panel can then be opened to expose the chassis wiring.

2.2.2 Connector Panel

The connector panel (figure II-4) is located at the rear of the expansion chassis and contains power connector J30 which routes power to the expansion memories and peripheral controllers. An optional I/O feature consists of an internal I/O harness assembly (53P0571) that is wired to the optional I/O connector J32 This feature allows the user to connect his own equipment directly to the 620/L-100 I/O lines. Additional connectors can be added to the connector panel for special user requirements.

2.2.3 Memory Expansion

Memory is expanded with 8K or 4K slave memory modules which are installed in the expansion chassis. An 8K slave module is the same as the 8K master module (in the mainframe) except that it has no timing and control circuit card (44P0599). A 4K slave module is the same as an 8K slave module except it has only one sense/inhibit card (44P0599) and one stack card. A memory buffer card (44P0521) is required for a memory size larger then 8K.

Computer systems with memory sizes of 12K, 16K, 20K, or 24K require an expansion chassis that contains left-half memory-expansion wiring (01P1312). Computer systems with memory sizes of 28K and 32K require that the expansion chassis also contain right-half memory-expansion wiring (01P1314). Table II-2 lists the hardware required in the mainframe and expansion chassis for the various memory sizes. Table II-3 lists the card slot assignments for the expansion chassis memory cards.

Hardware	Maint 4K	irame 8K	12K	Expan 16K	nsion (20K	Chassis 24K	28K	32K
4K data module, 01C1065*	1	1	1 ·	1	1	1	1	1
Timing card, 44P0599	1		· .					
Driver/sink card, 44P0578	1		1		1		1	
Buffer card, 44P0521**			1					
Expansion cable, 53P0547**		. '	1					
Left-half memory expansion, 01P1312**			1					
Right-half memory expansion, 01P1314***	:						1	

Table II-2. Memory Expansion Hardware

* A 4K data module consists of one sense inhibit card and one stack card.

** Part of Memory Backplane Option-LH (01P1311)

***Part of Memory Backplane Option-RH (01P1313)

١

CHAPTER II INSTALLATION

	Blank				
2	Memory expansion conn	ector			
3	Memory buffer card				
4*	Memory stack card		1st		
5	Sense inhibit card	>	4K	1	st
6	Driver/sink switch card		>	8	ĸ
7*	Memory stack card		2nd		
8	Sense inhibit card		4K J		
9*	Memory stack card		3rd 了		
10	Sense inhibit card	>	4K	2	nd
11	Driver/sink switch card		>	8	K
12*	Memory stack card	\neg	4th		
[13	Sense inhibit card	}	4K J		
<i>c</i>	••				
6*	Memory stack card	l	5th		
) 7	Sense inhibit card	7	4K	31	rd
<u>۲8</u>	Driver/sink switch card		~	8	K
9*	Memory stack card	7	6th		
(10	Sense inhibit card		4K		
	$ \begin{array}{c c} 1 \\ 2 \\ 3 \\ 4^* \\ 5 \\ 6 \\ 7^* \\ 8 \\ 9^* \\ 10 \\ 11 \\ 12^* \\ 13 \\ 6^* \\ 7 \\ 8 \\ 9^* \\ 10 \\ 10 \\ 11 \\ 12^* \\ 13 \\ 6^* \\ 7 \\ 8 \\ 9^* \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10$	1Blank2Memory expansion connol3Memory buffer card4*Memory stack card5Sense inhibit card6Driver/sink switch card7*Memory stack card8Sense inhibit card9*Memory stack card10Sense inhibit card11Driver/sink switch card12*Memory stack card13Sense inhibit card13Sense inhibit card6*Memory stack card7Sense inhibit card8Driver/sink switch card9*Memory stack card10Sense inhibit card8Driver/sink switch card9*Memory stack card10Sense inhibit card10Sense inhibit card	1 Blank 2 Memory expansion connector 3 Memory buffer card 4* Memory stack card 5 Sense inhibit card 6 Driver/sink switch card 7* Memory stack card 9* Memory stack card 10 Sense inhibit card 11 Driver/sink switch card 12* Memory stack card 13 Sense inhibit card 6* Memory stack card 7 Sense inhibit card 9* Memory stack card 13 Sense inhibit card 8 Driver/sink switch card 9* Memory stack card 13 Sense inhibit card 9* Memory stack card 9* Memory stack card 10 Sense inhibit card 9* Memory stack card 10 Sense inhibit card 10 Sense inhibit card	1 Blank 2 Memory expansion connector 3 Memory buffer card 4* Memory stack card 5 Sense inhibit card 6 Driver/sink switch card 7* Memory stack card 8 Sense inhibit card 9* Memory stack card 10 Sense inhibit card 12* Memory stack card 13 Sense inhibit card 4K K 6* Memory stack card 7 Sense inhibit card 4K K 6* Memory stack card 7 Sense inhibit card 4K K 6* Memory stack card 7 Sense inhibit card 4K K 6* Memory stack card 7* Sense inhibit card 9* Memory stack card 6* Memory stack card	1 Blank 2 Memory expansion connector 3 Memory buffer card 4* Memory stack card 5 Sense inhibit card 6 Driver/sink switch card 7* Memory stack card 8 Sense inhibit card 9* Memory stack card 10 Sense inhibit card 11 Driver/sink switch card 12* Memory stack card 13 Sense inhibit card 4K 4K 6* Memory stack card 6* Memory stack card 7 Sense inhibit card 4K 4K 3 Sense inhibit card 4K 4K 6* Memory stack card 7 Sense inhibit card 8 Driver/sink switch card 9* Memory stack card 6* Memory stack card 6* 6th 10 Sense inhibit card 9* Memory stack card 10 Sense inhibit card

Table II-3. Expansion Memory Card Slot Assignment

* The memory stack card occupies this card slot space but does not plug into the slot connector; it plugs into a right-angle connector mounted on the sense inhibit card.

2.2.4 I/O Expansion

An expansion chassis equipped with right-half I/O wiring (01A1116) can be used to provide 12 controller card slots. If additional space is required, the chassis can also be equipped with left-half I/O wiring (01A1117) to provide an additional ten controller card slots.

The standard computer contains drivers and receivers to accommodate ten peripheral controllers. For additional drivers and receivers, a I/O buffer card (44P0254) is available and is normally installed in slot 18 of the mainframe. The last card slot must contain an I/O termination shoe (44P0530) which consists of 150-ohm resistors connected to +3 volts.

2.3 **POWER SUPPLY**

The power supply provides power for the CPU, 32K of memory, and all internal options. The power supply is contained in a standard rack-mountable chassis, normally installed behind or near the mainframe or expansion chassis. A fan at one end of the power supply provides cooling for the electronic components.

The top panel of the power supply (figure II-5) contains test points and adjustment controls for the +5, -5, +12, and -12 voltages. The bottom panel of the power supply (figure II-6) contains the on-off switch, the ac power cord, and the terminal board that connects to the dc power cable (53P0569). The terminal board pin assignments are as follows:

Pin	Function
1	115V fan
2	115V fan
3	AC return
4	AC out
5	Relay coil
6	Relay Return
7	+ 12V
8	Common

CHAPTER II INSTALLATION

Pin	Function
9	Common
10	- 12V
11	+ 5V
12	+ 5V
13	– 5V
14	Data guard






CHAPTER II INSTALLATION



VTI1-1154

Figure II-5. Power Supply Top Panel



VTII-1155



,

CHAPTER II

SECTION 3 SYSTEM INTERCONNECTION

3.1 MEMORY EXPANSION INTERCONNECTION

As illustrated in figure II-7 the memory expansion chassis is connected to the mainframe by a short flat cable with a 122-pin card connector at both ends. The cable (53P0547) plugs into card slot 1 of the mainframe and card slot 2 of the expansion chassis. Only one memory expansion chassis is required in each system, and it must be located directly above or below the mainframe.

3.2 I/O EXPANSION INTERCONNECTION

The I/O expansion chassis is connected to the mainframe by the type of cable (53P0547) used in memory expansion (refer to figure II-8). However, the cable used for I/O expansion is available in various lengths up to 20 feet (6m). The cable plugs into card slot 26 of the mainframe and slot 13 of the expansion chassis. An I/O termination shoe card (44P0530) is installed in the last card slot of the expansion chassis.

3.3 POWER SUPPLY INTERCONNECTION

The power supply is connected to the mainframe and expansion chassis by a dc power cable (53P0569) as illustrated in figures II-7 and II-8. The power cable is 34 inches long and connects J30 on the rear of the mainframe or expansion chassis to the terminal board on the power supply. When one power supply provides power for both the mainframe and an expansion chassis (as in the two illustrations), two power cables are connected to the terminal board of the power supply.

3.4 TELETYPE INTERCONNECTION

The Teletype cable (53P0016) is normally 20 feet (6m) long and connects J31 on the rear of the mainframe to the Teletype unit.

For the model 33 ASR, the cable connects to an S connector labled 2 in the Teletype unit. The S connector location is at the right rear, top row, second connector from the right.

CHAPTER II INSTALLATION



VT11-1156

١



11-15





VTII-1157



CHAPTER II INSTALLATION

For models 35 ASR and 35 KSR, the cable is wired directly to a power terminal block in the Teletype unit. The terminal block is located at the right lower rear of the cabinet behind the Teletype print mechanism.

3.5 CABLE PIN ASSIGNMENTS

Tables II-4 through II-8 list pin assignments for the following system interconnection cables:

- a. Memory expansion
- b. I/O expansion
- c. DC power
- d. 33 ASR Teletype
- e. 35 ASR and 35 KSR Teletypes

Table II-4. Memory Expansion Cable Pin Assignments

Pin	Signal	Pin	Signal	Pin	Signal
1	GRD	21	GRD	41	GRD
2		22	L09X +	42	W03X -
3	GRD	23	GRD	43	GRD
4	L00X +	24	L10X +	44	W04X -
5	GRD	25	GRD	45	GRD
6	L01X +	26	L11X +	46	W05X -
7	GRD	27	GRD	47	GRD
8	L02X +	28	L12X +	48	W06X -
9	GRD	29	GRD	49	GRD
10	L03X +	30	L13X +	50	W07X -
11	GRD	31	GRD	51	GRD
12	L04X +	32	L14X +	52	
13	GRD	33	GRD	53	GRD
14	L05X +	34	····	54	
15	GRD	35	GRD	55	GRD
16	L06X +	36	W00X -	56	SASX -
17	GRD	37	GRD	57	GRD
18	L07X +	38	W01X -	58	RXXX -
19	GRD	39	GRD	59	GRD
20	L08X +	40	W02X -	60	WRTX +

.

CHAPTER II

.

Pin	Signal	Pin	Signal	Pin	Signal
61 [.]	GRD	82	W13X –	103	GRD
62		83	GRD	104	RSTM –
63	GRD	84.	W14X -	105	GRD
64	SSL1 -	85	GRD	106	
65	GRD	86	W15X -	107	GRD
66	SSL2 –	87	GRD	108	
67	GRD	88	MSCE +	109	GRD
68	SSL3 –	89	GRD	110	INHE – 1
69	GRD	90	MSPX +	111	GRD
70	SSL4 –	91	GRD	112	INHE – 0
71	GRD	92	WSTX -	113	GRD
72	W08X -	93	GRD	114	
73	GRD	94	RWT1 –	115	GRD
74	W09X -	95	GRD	116	
75	GRD	96	FCYX +	117	GRD
76	W10X -	97	GRD	118	
77	GRD	98	TCRX -	119	GRD
78	W11X -	99	GRD	120	
79	GRD	100	RWT2 –	121	GRD
80	W12X -	101	GRD	122	GRD
81	GRD	102			

Table II-4. Memory Expansion Cable Pin Assignment (continued)

,

Pin	Signal	Pin	Signal	Pin	Signal
1	GRD	24	RT06	47	IUJX – I
2	EB00 - I	25		48	GRD
3	RT01 -	26	RT07 -	49	TROX – B
4	EB01 - I	27	FRYX – I	50	TRÔX – B
5	RT02 -	28	RT08 -	51	RT15 -
6	EB02 - I	29	DRYX - I	52	BCDX – B
7	RT03 -	30	RT09 -	53	RT16 –
8	EB03 - I	31	SERX - I	54	CDCX - B
9	RT04 –	32	RT10 -	55	RT17 -
10	EB04 – I	33	TPIX - I	56	DCEX – B
11	EB05 -1	34	RT11 -	57	RT18 -
12	EB06 - I	35	TPOX – I	58	TAKX – B
13	EB07 - I	36	RT12 -	59	RT19 –
14	EB08 – I	37	•••	60	DESX – B
15	EB09 - I	38	RT13 –	61-73	
16	EB10 - I	39		74	DAG5
17	EB11 - I	40	RT14 –	75-99	
18	EB12 - I	41	•••	100	GRD
19	EB13 – I	42	••••	101-115	
20	EB14 - I	43	SYRT - I	116	+ 3V dc
21	EB15 - I	44	IUAX – I	117-121	
22	RT05 -	45	IUCX - I	122	GRD
23		46	IURX – I		

Table II-5. I/O Expansion Cable Pin Assignment

Pin	Signal	Pin	Signal	Pin	Signal
1		7	Relay coil	13	- 12V
2		8	AC return	14	+ 5V
3	AC out	9	•••	15	- 5V
4	Relay return	10	Data guard	16	Common
5	115V fan	11		17	Common
6	115V fan	12	+ 12V		

Table II-6. DC Power Cable Pin Assignment

Table II-7. 33 ASR Teletype Cable Pin Assignment

.

J31 End	Teletyp e End (P2)	Controller Pin	Signal
1	9	113	Return
2	6	112	Receive
3	8	114	Send

Table II-8. 35 ASR and 35 KSR Teletype Cable Pin Assignment

J31 End	Teletype TB End	Controller Pin	Signal
1	4	113	Return
2	5	112	Receive
3	7	114	Send

SECTION 4 SYSTEM INTERRUPT PRIORITY

4.1 GENERAL

System interrupt priority is established by the connecting of various computer devices in a priority chain. Devices that can be included in the priority chain are: power failure/ restarts (PF/R), memory protection (MP), real-time clock (RTC), priority interrupt module (PIM), and buffer interlace controller (BIC). Peripheral controllers do not generate interrupt requests; this function is performed with the PIM.

Normally, the priority assignments are wired at the factory before the equipment is delivered; however, a description is presented in this section for the user who wishes to augment or change his system. The interrupt priority assignment is unique for each computer system and specific information concerning each system is included as part of the installation instructions delivered with the equipment.

4.2 INTERCONNECTION

Interconnection of devices located in the same chassis is accomplished by connecting the priority-out signal (PRNX-I) of the first priority device to the priority-in signal (PRMX-I) of the next lower-priority device. This process continues until all subsequent priorities within the chassis are assigned. The priority-in signal of the first-priority device is connected to ground.

To establish a priority chain for devices in separate chassis, four priority lines are available in the I/O expansion cable and are wired into the computer as required. The designation and cable pin assignments of the priority lines are as follows:

Signal	I/O Cable Pin
PR1X - I	37
PR2X - I	39
PR3X – I	41
PR4X – I	42

CHAPTER II INSTALLATION

÷

Figure 11-9 illustrates typical interrupt priority connections for a computer system containing the PF/R, RTC, and PIM in the mainframe, and two BICs in an expansion chassis.

.

.

VT11-1158A



Figure II-9. Typical System Interrupt Priority Connector

CHAPTER II

CHAPTER III

SECTION 1 CONTROL PANEL OPERATION

1.1 GENERAL

This section describes the operation of the 620/L-100 control panel switches and indicators (refer to figure III-1).

1.2 POWER SWITCH

The power switch is a key-operated switch controlling the application of ac line voltage to the computer power supply. In the OFF position, no ac line voltage is applied to the computer power supply. In the PWR ON position, ac line voltage is applied to the computer power supply which in turn applies dc power to the computer. In the CONSOLE DISABLE position, dc power is applied to the computer; however, all control panel switches are disabled except the power switch itself. Pressing any other switch while the power switch is in CONSOLE DISABLE has no affect. The control panel indicator lights are functional when the power switch is in either the PWR ON or CONSOLE DISABLE position.

The key can be removed from the power switch in any of the three positions. To turn off the computer, place the power switch in the PWR ON position, press the STEP switch, then turn the power switch to OFF.

1.3 STEP SWITCH AND INDICATOR

The STEP switch is a momentary, spring-loaded switch. Pressing it when the computer is in run mode causes the computer to halt after execution of the current instruction. Pressing the STEP switch when the computer is halted executes the instruction in the U register.

When the STEP switch is activated, the STEP indicator lights. The STEP indicator goes out when the RUN switch is activated.

1.4 RUN SWITCH AND INDICATOR

The RUN switch is a momentary, spring-loaded switch. Pressing it starts the program at the location specified by the P register, after execution of the instruction in the U register.

CHAPTER III OPERATION



Figure III-1. 620/L Computer Control Panel

VT11-1162

When the RUN switch is activated, the RUN indicator lights. The RUN indicator goes out when the STEP switch is activated.

1.5 REGISTER SWITCHES

The REGISTER switches consist of five toggle switches used to select one of five registers (X, B, A, U, and P) for display or entry. A register is selected by pressing down on the appropriate REGISTER SWITCH. Only one register can be selected at a time; selection of two or more registers simultaneously disables the selection logic and the register display.

1.6 BIT RESET SWITCH

The BIT RESET switch is a momentary, spring-loaded switch. Pressing it when the computer is in step mode causes all bits of the selected register to be reset and all the register display indicators to go out.

1.7 REGISTER ENTRY SWITCHES AND DISPLAY INDICATORS

The 16 indicators across the top of the control panel display the contents of a selected register. Data are entered into registers on the corresponding register entry switches located under the indicators. The indicators and switches are read from left to right, bits 15 to 0. An illuminated indicator shows that that bit contains a one. For negative data, the sign bit (bit 15) is a one. The indicators and switches are divided into groups of three for ease in reading octal configurations.

1.7.1 Register Display

To display the contents of a register, press the STEP switch and press down the REGISTER switch for the desired register. The display indicators light when the register bits are set to one. To remove the display, pull up on the REGISTER switch.

1.7.2 Data Or Instruction Entry

To enter data or instructions in a register:

- a. Display the contents of the selected register (section 1.7.1).
- b. Clear the register by pressing the BIT RESET switch.

c. Enter ones by pressing the register entry switches corresponding to the bits to be set. For each switch pressed, the associated indicator lights. The register bits are reset by pressing the BIT RESET switch.

1.8 **REPEAT SWITCH**

The REPEAT switch is a toggle switch that permits manual repetition of an instruction in the U register. With the REPEAT switch in the down position, depressing the STEP switch executes an instruction and advances the P register; however, the contents of the U register are left unchanged. The REPEAT switch is disabled when the computer is in run mode.

1.9 SENSE SWITCHES

SENSE switches 1, 2, and 3 (S24, S25, S26) are toggle switches which are activated when placed in the down position. When the computer is operating in either run or step mode, the SENSE switches allow the operator to modify the program and cause the computer to perform special functions. Statements can be included in a program to test the condition of these switches and to vary program execution based on the switch settings. The three SENSE switches produce a logical AND function with bits 6 through 8 of the jump, jump and mark, or execute instruction word; consequently, they can provide various logical branches that are selected from the control console. The SENSE switches permit manual program control whenever SENSE switch jump, jump and mark, or execute instructions (JSS1, JSS2, JSS3, JS1M, JS2M, JS3M, XS1, XS2, and XS3) are performed. The indicated jump and execute operations are performed only if the corresponding SENSE switch is activated.

1.10 SYSTEM RESET SWITCH

The SYSTEM RESET switch is a momentary, spring-loaded switch used to initialize and halt the computer and its peripherals. This switch does not clear the registers.

1.11 OVFL INDICATOR

The OVFL indicator lights whenever an overflow condition exists.

SECTION 2 MANUAL OPERATIONS

2.1 GENERAL

With the computer in step mode, data or instructions can be manually transferred to or from memory, or stored programs can be manually executed.

Note that the U register contains the instruction being executed, while the P register points to the address of the instruction.

Refer to the 620-100 Reference Handbook (98 A 9905 003) for octal codes of the 620/L instructions.

2.2 LOADING WORDS INTO MEMORY

To load instruction or data words into memory, enter the desired word into the A, B, or X register. Enter the appropriate store instruction (STA, STB, or STX) with the desired operand address in the U register. Then press the STEP switch to execute the store operation.

Direct addressing is used if the specified address is located within the first 2,048 (9 through 2,047) memory locations; for memory addresses of 2,048 and above, relative addressing is used.

2.3 DISPLAYING CONTENTS OF A MEMORY CELL

To display the contents of any memory cell in the A, B, or X register, enter the appropriate load instruction (LDA, LDB, or LDX) with the proper memory address into the U register. Then press the STEP switch to load the selected word into that register. By pressing the appropriate REGISTER switch, the contents of the selected register are displayed on the register display indicators.

2.4 MANUAL PROGRAM EXECUTION

To manually execute a program stored in memory, enter the starting address of the program into the P register. Clear the U register and press the STEP switch; this loads the first instruction of the program into the U register. By pressing the STEP switch again, the instruction is executed. Pressing the STEP switch repeatedly allows the program to be stepped through one instruction at a time. All operations such as multilevel indirect addressing are performed for each instruction as the STEP switch is activated.

2.5 INSTRUCTION REPEAT

In step mode, the U register contains the next instruction to be executed when the STEP switch is activated. The P register contains the address of the next instruction to be transferred to the U register after the current instruction is executed. In some cases, it is desirable to manually execute an instruction several times. When the STEP switch is pressed with the REPEAT switch activated, U register loading is inhibited although the instruction counter is advanced each time. This mode is particularly useful for loading words into sequential memory addresses or for displaying the contents of sequential memory addresses.

2.6 LOADING WORDS INTO SEQUENTIAL MEMORY CELLS

To load a group of sequential memory cells, enter the appropriate store instruction (STA, STB, or STX) into the instruction register with the relative addressing mode* in the M field and the base address in the A field. Repeated operation of the STEP switch will store the contents of the A, B, or X register into sequential memory locations. The word loaded can be changed on each step by entering the desired value into the operation register (A, B, or X) for each step.

2.7 DISPLAYING SEQUENTIAL MEMORY CELL CONTENTS

To display the contents of a group of sequential memory cells, enter the appropriate load instruction (LDA, LDB, or LDX) in the U register in the relative addressing mode*, with the base address in the P register, and the A field of the U register equal to zero. The contents of the sequential locations are displayed in the selected operation register each time the STEP switch is activated.

* See table F-1 in appendix F for a description of the relative addressing mode.

SECTION 3 PRELIMINARY OPERATING PROCEDURES

3.1 GENERAL

This section provides preliminary operating procedures to place the computer system in a ready-to-use condition. These procedures consist of the power on, bootstrap loader, and binary load/dump routines. The bootstrap loader and binary load/dump routines must be used when a cold start is required; i.e., when the specific contents of memory are unknown to the operator.

3.2 POWER ON ROUTINE

To perform the power on routine:

- a. Turn the power switch key to the PWR ON position.
- b. Press the SYSTEM RESET switch to initialize the computer control circuits.
- c. Clear all registers by momentarily placing each REGISTER switch in the down position and pressing the BIT RESET switch each time.

3.3 BOOTSTRAP LOADER ROUTINE

After the power on procedure is complete, the bootstrap loader routine is performed. This routine consists of manually loading several instruction codes into designated memory addresses. To load the bootstrap loader routine:

- a. Load instruction 054000 (store A relative to P) in the U register.
- b. Place the REPEAT switch in the down position.
- c. Load the starting memory address (007756) of the bootstrap loader routine into the P register.

d. Manually load the instruction codes of the bootstrap loader routine into the A register. As each instruction is loaded, press the STEP switch. This causes the computer to load the A register contents into the address specified by the P register, which is incremented by one after each instruction is loaded.

Bootstrap loader routine instructions (BLD II) are:

	Paper Tape		
Address	Reader Code	TTY Code	Mnemomic
007756	102637	102601	CIB
007757	004011	004011	ASLB
007760	004041	004041	LRLB
007761	004446	004446	LLRL
007762	001020	001020	JBZ
007763	007772	007772	Memory address
007764	055000	055000	STA
007765	001010	001010	JAZ
007766	007000*	007000*	Memory address
007767	005144	005144	IXR
007770	005101	005101	INCR
007771	100537	102601	CIB
007772	101537	101201	SEN
007773	007756	007756	Memory address
007774	001000	001000	JMP
007775	007772	007772	Memory address

* Data to be 07600 for use with Maintain II.

To determine that the bootstrap loader is correctly loaded, perform the following:

- a. Initialize the computer by pressing the SYSTEM RESET switch.
- b. Clear all registers by momentarily placing each REGISTER switch in the down position and pressing the BIT RESET switch each time.
- c. Load instruction 014000 (load A relative to P) into the U register.

- d. Load the starting memory address (007756) in the P register, keeping the REPEAT switch in the down position.
- e. Select the A register and press the STEP switch. The contents of each memory address are displayed sequentially each time the STEP switch is pressed.
- f. If an error is found, reload the erroneous instruction codes into memory.

NOTE

The P register error message is always the error address plus one.

3.4 BINARY LOAD/DUMP (BLD II)

The binary load/dump program (BLD II) allows the user to load object programs from a high-speed paper tape reader or a Teletype paper-tape reader, or to punch the binary contents of memory on paper tape in a reloadable format.

BLD II (part number 92A1007-001) is on paper tape in two sections: a binary load section and a binary dump section. The binary load section is in a special format to allow loading of a program tape via the bootstrap loader routine. After the binary load section is placed in memory, control transfers to it and it then loads the binary dump section. The binary dump section allows a program stored in memory to be punched on paper tape in standard binary format.

3.4.1 Location of BLD II

1

Once loaded into memory, BLD II relocates itself into the upper part of the highest 4K memory module unless the operator specifies a different 4K memory module.

Initially, BLD II occupies addresses 07000 to 07755. By residing in these locations, it does not interfere with the bootstrap loader occupying addresses 07756 to 07776. Immediately after loading, BLD II relocates to occupy addresses 0x7000 through 0x7755. x denotes the 4K memory module in which BLD II relocated as follows:

CHAPTER III OPERATION

x =	Memory Module		
0	4K		
1	8K		
2	12K		
3	16K		
4	20K		
5	24K		
6	28K		
7	32K		

Entry to BLD II to read object tapes is always 0x7600, and entry to punch object tapes is 0x7404.

3.4.2 **Options Prior To Loading**

The operator has four options prior to loading the BLD II tape.

- a. No SENSE switches set: The program accepts input from the devices specified in the entered bootstrap routine and stores the program in the highest 4K memory module. After reading the program in, the computer halts with the P register set to the entry address (0x7600) and the A, B, and X registers cleared.
- b. SENSE switch 1 set: This allows the operator to select any 4K memory module in which the program is to operate. After reading the program in, the computer halts with the P register set to 07013. The operator must enter in the A register a number (0 through 7) specifying the memory module in which the program is to reside. By pressing RUN, the operator initiates the relocation and the computer halts as in item a above.
- c. SENSE switch 2 set: This adjusts the loader to accept high-speed paper tape reader input and adjusts the dump routine for TTY punch output.
- d. SENSE switch 3 set: This allows the operator to splice an object program to the BLD II program tape, load the BLD II program and the object program and execute the object program without further intervention.

3.4.3 Object Program Loading Options

BLD II establishes the input reader (TTY or high-speed paper tape) and the output punch devices by interrogating the bootstrap loader. For this reason, BLD II is adjusted to accept object program tapes from only the reader specified by the bootstrap routine.

However, setting SENSE switch 2 prior to loading BLD II adjusts the program for highspeed paper tape reader input and TTY punch output regardless of the bootstrap-routinespecified I/O devices.

3.4.4 Punching Tapes of Memory Contents

To punch a tape from memory to the high-speed paper tape punch, SENSE switch 2 must not be set when BLD II is entered. To punch a tape from memory to the TTY punch, SENSE switch 2 must be set when BLD II is entered. The operator can specify that tapes be punched in binary format to load using the binary loader, or punch the binary loader in bootstrap-loadable format.

To punch a tape in binary format:

- a. Set the P register to 0x7404.
- b. Set the A register to the address of the first word to be punched.
- c. Set the B register to the address of the last word to be punched.
- d. Set the X register to the execution address.

To punch the BLD II in a bootstrap-loadable format, set the P register to 0x7400.

3.4.5 Loading BLD II

- a. Enter the bootstrap loader.
- b. Clear the U register.
- c. Set the P register to 007770.
- d. Set the X register to 007000.
- e. Set SENSE switches, if required (section 3.4.2).
- f. Turn on the paper tape reader (for the 33 ASR or 35 TTY, turn control knob to LOCAL and press the CRTL, D, T, and Q keys, then place control knob to LINE).
- g. Position the BLD II tape in reader with the first data frame after the eight-level punches under the high-speed reader head or with the first character under the reading station of the TTY reader (place the TTY reader control switch to STOP).
- h. Press RUN switch. Load is complete when the computer changes to step mode. For TTY, place reader control switch to RUN (START).
- i. If SENSE switch 1 is set (section 3.4.2), reset SENSE switch 1 and clear the A register.
- j. Enter in the A register the appropriate octal value to relocate BLD II, if applicable. Press RUN.
- k. The computer will halt in step mode with the P register containing 0x7600 unless SENSE switch 3 was set. With SENSE switch 3 set, the computer will load and execute the object program.
- I. Remove the BLD II program tape and reset SENSE switch 2, if applicable.

3.4.6 Loading The Object Program Tape

Object program tapes can be loaded immediately after BLD II because the P register is set to the load starting address (0x7600). For all subsequent loadings, assure that P is set to 0x7600.

3.4.6.1 VERIFICATION

To ensure that an object tape contains no errors before loading into core memory, BLD II has an option that performs only check-sum error-checking. To use this option:

- a. Turn on the reader and position the object tape in the reader.
- b. Enter 0100000 in the A register. Set the P register to 0x7600.
- c. Clear the U register.
- d. Press RUN.
- e. Verification with no errors is indicated by the computer halting with:

P register = 0x7600 A register = 100000 B register = 000000 X register = execution address

f. Verification with a check-sum error is indicated by the computer halting with:

P register = 0x7600 A register = 100000 B register = 177777 X register = load address of last correct address read. g. To retry the check-sum error record, reposition the object program tape at the previous visual aid and press RUN. If a check-sum error is read again, check each character in the record. An error has been made in punching or the tape may be slightly torn.

3.4.6.2 LOAD PROGRAM AND HALT

To load the object program and halt:

- a. Turn on the reader and position the object tape in the reader.
- b. Clear the A, X, and U registers.
- c. Set the P register to 0x7600.
- d. Press RUN.
- e. Correct loading will be indicated by:

Ρ	register		0x7600		
A	register	=	000000		
В	Register	=	000000		
Х	register	=	program	execution	address

f. A check-sum error is indicated by the same conditions as in section 3.4.6.1, step f.

3.4.6.3 LOAD AND EXECUTE FROGRAM

Programs can be loaded and executed using the steps in section 3.4.6.2 except, in step b, set the A register to 000001 (any positive number).

3.4.7 Punching Program Tapes

With BLD II loaded and the paper tape punch on, areas of memory can be punched in object-tape-loadable format.

- a. Set the A register to the beginning address of the area to be punched.
- b. Set the B register to the last address to be punched.
- c. Set the X register to the address of the next instruction to be executed; or, if noncontiguous memory areas are to be punched, set the X register to 1 (177777).
- d. Set the P register to 0x7404.
- e. Clear the U register.
- f. Press SYSTEM RESET and RUN.
- g. Tape will be punched and the computer halts with registers unaltered. If additional areas are to be punched, perform steps a through f above, entering the new areas in the A and B registers. Prior to punching the last area, set the X register to the execution address.

CHAPTER IV

1

*

CENTRAL PROCESSING UNIT

CHAPTER IV CENTRAL PROCESSING UNIT

SECTION 1 FUNCTIONAL DESCRIPTION

1.1 GENERAL

The circuits of the CPU are contained on eight circuit cards consisting of three register cards, four processor control cards, and the AMED circuit card. The names and part numbers of these circuit cards are:

Register cards (3)	44P0592
Processor control 1	44P0595
Processor control 2	44P0596
Processor control 3	44P0597
Processor control 4	44P0593
AMED	44P0237

1.2 DESIGN FEATURES

The CPU incorporates two design features which provide wiring simplicity and simplified troubleshooting operations: the "bit-slice" design concept in the structural organization of the gating and storage elements, and the transmission bus technique for data transfers.

1.2.1 Bit Slice

Each of the three register cards (44P0592) contains circuits for six bits of all registers (except the L and S registers). Circuits for bits 0 through 5 are on card (44P0592) in mainframe card slot 7, bits 6 through 11 are in card slot 8, and bits 12 through 15 are in card slot 9. The last two bits in card slot 9 are not wired to the mainframe backplane. The (44P0592) cards are, therefore, interchangeable which simplifies troubleshooting operations by allowing a malfunctioning bit slice to be isolated without regard to the failure of a specific functional area.

CHAPTER IV CENTRAL PROCESSING UNIT

1.2.2 Transmission Bus

A transmission bus technique is employed throughout the CPU. The term bus, as used in this manual, refers to any group of parallel signal paths. This may be any part or combination of the following:

- a. Circuit paths on a printed circuit board (or group of boards) which carry the same parallel bits of data words or related control signals.
- b. An entire wire harness assembly (or a group of wires in such an assembly) which carries parallel bits of data words or related control signals.
- c. An entire cable (or a group of wires in a cable) which carries parallel bits of data words or related control signals.
- d. A group of jumper wires or patch cords which carry parallel bits of data words or related control signals.

1.3 FUNCTIONAL ELEMENTS

A block diagram of the CPU is preserited in figure IV-1. The CPU contains the following functional elements.

- a. Timing and control
- b. Arithmetic/logic
- c. Operation registers
- d. Controls and indicators
- e. Input/output



Figure IV-1. 620/L CPU Block Diagram



CHAPTER IV CENTRAL PROCESSING UNIT

IV-3

1.3.1 Timing and Control

The timing and control section provides timing for all computer functions, and buffers and decodes program instructions to coordinate timing and control sequences.

1.3.2 Arithmetic/Logic Section

The arithmetic/logic section contains the circuitry required for data manipulation under supervision of the timing and control section.

1.3.3 Operation Register Section

The operation register section includes the A, B, X, and P registers. All operation registers are full-length. The A, B, and X registers are directly accessible to the computer programmer, while the contents of the P register are available to the programmer through instructions which modify the program sequence (basically, jumps). The A and B registers comprise the computer accumulator, the X register serves as an indexing register for operand addresses, and the P register holds the address of the next instruction to be executed. The P register is incremented before the present instruction is executed. The A register is the accumulator, storing the results of logical and addition/subtraction operations. During multiplication and division, the A register forms the upper half of the accumulator storing the most significant half of the double-length product in multiplication and the remainder in division. The B register forms the lower half of the the least significant half of the double-length product in accumulator, storing multiplication and the quotient in division. Both the A and B registers may be used for input/output transfers under program control. The B register may also be used for indexed address modifications, if desired. Using the B or X register for address modifications adds no time to instruction execution.

1.3.4 Controls and Indicators

The control panel circuits and indicators with their associated circuits are contained on the display card (44P0515). The contents of the operation registers and instruction register can be routed from the C bus and displayed on the control panel. Conversely, data signals from the control panel register entry switches can be loaded into a selected operation register via the A and C buses.

1.4 **PROGRAMMED I/O OPERATIONS**

The computer communicates with peripheral devices on a 16-bit parallel-word 1/O bus. Each information transfer occurs under the control of a stored program. Information exchanges with peripheral devices are synchronized by peripheral controllers; a controller can control one or more similar peripheral devices. Each controller and the device(s) it controls comprise a peripheral device option.

Four types of I/O operations can be performed under program control:

- a. *External Control.* An external control code is transmitted under program control from the computer to a peripheral controller.
- b. *Program Sense*. The status of a selected peripheral controller sense line is interrogated by the computer under program control.
- c. Single-Word Input Transfer. A single word of data is transferred under program control from a peripheral controller to the A register, B register, or any location in memory.
- d. Single-Word Output Transfer. A single word of data is transferred under program control to a peripheral controller from the A register, B register, or any location in memory.

1.4.1 I/O Bus Signal Interface

The computer can communicate directly with all peripheral devices under program control. The computer initiates operation of a peripheral device by transmitting an external control code and a proper device address to the selected controller via the 1:0 bus. The computer first determines when a device is ready to send or receive information by interrogating its associated sense line. The device is then requested to place a word of data on the 1/0 bus during a computer input transfer or to accept a word of data placed on the bus by the computer during an output transfer.

The standard I/O bus consists of the E bus and five I/O control lines: FRYX-I, DRYX-I, SERX-I, IUAX-I, and SYRT-I.

1.4.1.1 E BUS (EB00-I THROUGH EB17-I)

The E bus is a 16-bit, parallel, bidirectional I/O channel used to transmit control codes, device addresses, and data from the computer to the peripheral devices. In turn, the bus is used by the options to transmit data to the computer. Ten drivers and ten receivers may be connected to each line. An E bus signal is logically true when it is at -3V dc and logically false when it is at +3V dc. A typical E bus configuration is shown in figure IV-2

1.4.1.2 FRYX-I

Signal FRYX-I is generated by the computer to indicate that the computer has placed a device address and a control code on the E bus. Each peripheral controller examines the device address, and upon the true-to-false transition of FRYX-I, the addressed device responds to the control code. FRYX-I is logically true at OV dc and logically false at + 3V dc. Ten receivers may be connected to the line. A typical FRYX-I line configuration is shown in figure IV-3.

1.4.1.3 DRYX-I

Signal DRYX-I is generated by the computer. During an output data transfer, DRYX-I indicates that the computer has placed data on the E bus and that the peripheral device previously addressed should strobe the data into its input buffer. During an input data transfer, DRYX-I indicates that the computer has accepted the data placed on the E bus by the peripheral device, and that, following the true-to-false transition of DRYX-I, the device should remove the data. DRYX-I is logically true at 0V dc and logically false at + 3V dc. Ten receivers may be connected to the line. A typical DRYX-I line configuration is shown in figure IV-3.

1.4.1.4 IUAX-I

Signal IUAX-I is generated by the computer to acknowledge that either a DMA access or interrupt operation is in progress. Each peripheral device controller uses IUAX-I to inhibit normal device address decoding. In a basic I/O interface, without the DMA option, IUAX-I is held false (+3V dc). Ten receivers may be connected to the line. A typical IUAX-I line configuration is shown in figure IV-3.

CHAPTER IV CENTRAL PROCESSING UNIT



VT11-1159

Figure IV-2. Typical E Bus Line Configuration

IV-7

CHAPTER IV CENTRAL PROCESSING UNIT



*IUCX-I AND IUJX-I ARE USED WITH THE DMA/I CIRCUITS

VTTI-1160

Figure IV-3. Typical Control Signal From the CPU to the Controller
1.4.1.5 SYRT-I

Signal SYRT-I is used to initialize each peripheral device controller connected to the I/O bus. SYRT-I becomes true when the SYSTEM RESET switch on the control panel is pressed. SYRT-I is logically true at 0V dc and logically false at + 3V dc. Ten receivers may be connected to the line. A typical SYRT-I line configuration is shown in figure IV-3.

1.4.1.6 SERX-I

During the execution of a program Sense (SEN) instruction, the computer places a function code and a device address on the E bus. The addressed controller is instructed to indicate the status of the specific device condition identified by the function code. If the specified condition is true, the controller responds by setting the SERX-I line true. If the condition is false, SERX-I is left false. SERX-I is logically true at 0V dc and logically false at + 3V dc. Ten drivers may be connected to the line. A typical SERX-I line configuration is shown in figure IV-4.

1.4.2 I/O Instructions

The basic computer provides four types of I/O instructions for program control of peripheral devices connected to the I/O bus:

- a. External control
- b. Program sense
- c. Single-word input transfer
- d. Single-word output transfer

.

Table IV-1 summarizes E bus and control signals used during these instructions. The E bus signals used for the execution of each command are shown in table IV-2. These tables appear at the end of this section. The following paragraphs describe the operations associated with each instruction type and the manner in which the I/O bus signals are used.



* TPIX-I, TPOX-I, AND IURX-I ARE USED WITH DMA/I CIRCUITS

3-111-1161

Figure IV-4. Typical Control Signal to the CPU From the Controllers

1.4.2.1 EXTERNAL CONTROL

The External Control (EXC) instruction is used to initiate a specific mode of operation in a peripheral device. An example is the use of an EXC instruction to cause a magnetic tape transport to advance the tape one record. The EXC instruction word format is shown below, where YY contains the device address and X contains the function code.

EXC causes the function codes and device address portions of the instruction word to be placed on the E bus. EXC I/O timing is shown in figure IV-5. Signal lines EB00-I through EB05-I indicate the device address; EB06-I through EB08-I indicate the function code. EB11-I is held true, indicating that an EXC function is being performed. The device controller decodes the binary function code, and, following the true-to-false transition of FRYX-I, initiates the specified mode of operation in the addressed device. During the execution of EXC, no data are exchanged between the computer and the device controller, and no response signal is expected from the controller.

When additional function codes are required, the extended EXC instruction (instruction code 104) can be used. This command is identical to the normal EXC instruction (instruction code 100) in timing and function, but it is identified by EB15-I instead of EB11-I as shown in tables IV-1 and IV-2.

Figure IV-6 shows typical implementation of the logic required in a peripheral controller to receive, decode, and perform an EXC instruction.

1.4.2.2 PROGRAM SENSE

The program Sense (SEN) instruction is used to test the status of a specific device condition, and, if a true condition is detected, execute a program jump. If a false condition is detected, the next instruction in sequence is executed. An example of SEN instruction usage is a test to determine if a magnetic tape transport is rewinding.



 ${\rm T}_{\rm O}$ is the start of the execute phase of the external control instruction.

Logic levels: true = 0V dc, false = +3V dc.



= time when signal is settling.

VTII-1379

Figure IV-5. External Control Timing

IV-12





Figure IV-6. Typical Peripheral Controller Logic: EXC Instruction

The SEN instruction format is shown below, where YY contains the device address and X contains the function code which defines the specific condition to be tested.

The SEN instruction causes the function code and device address portions of the instruction word to be placed on the E bus. The SEN I/O timing is shown in figure IV-7. Signal lines EB00-I through EB05-I indicate the device address. EB12-I is held true to indicate that a SEN instruction is in progress.

Figure IV-8 shows typical implementation of the logic required in a peripheral controller to receive, decode, and respond to a SEN instruction. Note that the device address (usually ANDed with IUAX-I) can be used directly to enable the sense line response (SERX-I). EB12-I need not be used to enable SERX-I, since the computer samples the SERX-I line only when a SEN instruction is executed.

1.4.2.3 SINGLE-WORD INPUT TRANSFER

Five instructions provide a single-word input transfer:

- a. Input to A register (INA)*
- b. Input to B register (INB)*
- c. Input to memory (IME)
- d. Clear and input to A register (CIA)
- e. Clear and input to B register (CIB)
- * Inclusive OR of the data lines and the specified register contents.



 ${\rm T}_{\rm O}$ is the start of the execute phase of the sense instruction.

Logic levels: true = 0V dc, false = +3V dc.

= time when signal is settling.

* SERX-1 is normally on at T_{270} ; it must be on by T_{410} .

VT11-1380

Figure IV-7. Sense Response Timing



The instruction word format for INA, INB, CIA, and CIB is shown below, where YY contains the device address and X defines each individual instruction.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

.

The instruction word format for IME includes a second word that specifies the input data word destination.

Execution of any one of the five single-word input transfer instructions produces the same sequence of operations on the I/O bus. Consequently, in responding to the bus signals, a peripheral device controller makes no distinction between the input transfer instructions.

Execution of an input transfer instruction is a two-phase operation. The first phase selects the peripheral device controller that will participate in the second-phase data transfer. The transfer timing is shown in figure IV-9. The first phase is initiated by the computer, which places the device address on E bus lines EB00-1 through EB05-1. EB13-1 is held true during this phase to indicate that an input transfer instruction is in progress. Since the E bus is time-shared, a flip-flop in the peripheral controller for the selected device is set to indicate that the controller was selected and that data are to be transferred to the computer. This flip-flop, Data Transfer In (DTIX +), is set at the true-to-false transition (trailing edge) of FRYX-1 (if the controller controls more than one device, an additional flip-flop for each device is required to identify the selected device). As the computer removes the device address and control code information, the selected controller uses DTIX + to enable the input data onto the E bus. The controller must enable data from the selected device onto the bus no later than 480 nanoseconds after the trailing edge of FRYX-1 to strobe the input data. The controller uses the trailing edge of DRYX-1 to reset DTIX + ; thus removing the input data from the E bus.

When the computer is transferring I/O data under program control, the transfers must be synchronized with the communicating peripheral controller. This synchronization is accomplished by sampling the state of the controller for a ready condition by issuing SEN prior to the data transfer instruction.

Figure IV-10 shows typical implementation of the logic required in a peripheral controller to perform an input data transfer.

1.4.2.4 SINGLE-WORD OUTPUT TRANSFER

There are three single-word output instructions:

- a. Output from A register (OAR)
- b. Output from B register (OBR)
- c. Output from memory (OME)

The instruction word format for OAR and OBR is shown below, where YY contains the device address and X distinguishes between the two instructions.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

This instruction word format for OME includes a second word that specifies the output data word source location.





Logic levels: true = 0V dc, false = +3V dc.

= time when signal is settling.

* EB(n)-I (input data) must be off by T_{1600}

VTII-1381

Figure IV-9. Data Transfer-In Timing

IV-19





The sequence of signals placed on the I/O bus is the same for each of the three output instructions, and the participating peripheral controller makes no distinction between the output instructions.

The execution of an output instruction is a two-phase operation similar to that described for an input instruction. The first phase selects the peripheral device which will participate in the second-phase data transfer. The transfer timing is shown in figure IV-11. The first phase is initiated by the computer, which places the device address on E bus lines EB00-1 through EB05-1. EB14-1 is held true during this phase to indicate that an output transfer instruction is being executed. A flip-flop, Data Transfer Out (DTOX +), in the controller for the selected device is set at the trailing edge of FRYX-1 (if the controller controls more than one device, an additional flip-flop for each device is required to identify the selected device). Following FRYX-1, the computer removes the device address and control code, and places the output data on the E bus lines. DTOX + is used by the controller to gate the contents of the E bus into an input buffer at the trailing edge of DRYX-1. The trailing edge of DRYX-1 is also used to reset DTOX + .

When the computer is transferring I/O data under program control, the transfers must be synchronized with the communicating peripheral controller. This synchronization is accomplished by sampling the state of the controller for a ready condition by issuing a SEN instruction prior to the data transfer instruction.

Figure IV-12 shows typical implementation of the logic required in a peripheral controller to perform an output data transfer.

1.4.3 Device Address Codes

Device address codes have been assigned to the standard peripheral devices, as shown in table IV-3. All device address codes are in the range 00 to 77. Each peripheral device belongs to a class, according to its function; each class is assigned a block of codes, and specific code assignments are given to devices in that class.



 T_0 is the start of the execute phase of the data transfer out instruction.

Logic levels: true = 0V dc, false = +3V dc.

= time when signal is settling.

VT11-1382

Figure IV-11. Data Transfer-Out Timing

IV-22



IV-23

OPERATION >	External Control	Sense	Data T Single-word)	「ransfer d I∕O)	Trap Se (BIC Con TPOX-I or	equence trol) TPIX-I	Interrupt Sequence
CONTROL LINE >	FRYX-I* (Phase 1)	FRYX-I* SERX-I* (Phase 1)	FRYX-I* (Phase 1)	DRYX-I (Phase 2)	IUAX-I FRYX-I (Phase 1)	IUAX-I DRYX-I (Phase 2)	IURX-I IUAX-I (Phase 1)
EB00-I							
EB01-I							
EB02-1	Device	Device	Device				
EB03-I	address	address	address				
EB04-I							Pairs of
EB05-I				Data	Address	Data	used for
EB06-I	Function	Function					interrupts
EB07-I	code	code	Nist				
EB08-I			used				
EB09-I EB10-I	Not used	Not used					

Table IV-1. E Bus and I/O Control Signals

I adie IV-I. E dus and I/O Control Signals (cont
--

OPERATION >	External Control Ser	ISE	Data 1 (Single-word)	Transfer d 1/0)	Trap Se (BIC Con TPOX-I or	equence trol) TPIX-I	interrupt Sequence
CONTROL LINE >	FRYX-I* (Phase 1)	FRYX-I* SERX-I* (Phase 1)	FRYX-I* (Phase 1)	DRYX-I (Phase 2)	IUAX-I FRYX-I (Phase 1)	IUAX-I DRYX-I (Phase 2)	IURX-I IUAX-I (Phase 1)
EB11-I	External control command	Zero	Zeros				
EB12·I		Sense command					Pairs of signals
EB13-I	Zeros		Data in	Data	Address	Data	used for specific
EB14-I		Zeros	Data out				interrupts
EB15-I	See note 3		Zero				

- NOTES:
- 1. Phase 1 is device or memory selection.
- 2. Phase 2 is the data transmission.
- 3. For extended external control, control and data lines are the same as external control except EB11-I is zero and EB15-I is one.

* IUAX interlock; used in address decoding.

CHAPTER IV

.

Signal	EXC	SEN	IME	IAR	IBR	OME	OAR	OBR	EXC2
EB15-I	0	0	0	0	0	0	0	0	1
EB14-I	0	0	0	0	0 ·	1	1	1	0
EB13-I	0	0	1	1	1	0	0	0	0
EB12-I	0	1	0	0	0	0	0	0	0
EB11-I	1	0	0	0	0	0	0	0	0
EB10-I									
EB09-I	:			U	nused				
EB08-1	Unuse	ed	0	*	٠	0	Uı	nused	
EB07·I	Functi code	ion	0	0	1	0	0	1	Function code
EB06-I	Functi códe	ion	0	1	0	0	1	0	Function code
EB05-I to EB01-I				Device (0	e Addro 0·63)	ess			

Table IV-2. E Bus Signals

* If EB08-I is true, the selected register in the computer is cleared before input. If EB08-I is false, the selected register is not cleared. The result after input is the logical-OR of the original register and the input signals.

NOTE

Bits EB06-I through EB08-I are ignored by the I/O controller during data transfers.

Octal Class Codes	Assigned Octal Addresses	Peripheral or Internal Options
00-07	01-07	Teletype controller (620-06 through -08)
10-17	10-13 14	Magnetic tape controller (620-30, -31) Fixed-head rotating memory (620-38, -42 through -49
	15 16, 17	Movable-head rotating memory (620-40, -41) Movable-head rotating memory (620-39) (620-37)
20-27	20, 21 22, 23 24, 25 26, 27	First buffer interlace controller (620-20) Second buffer interlace controller Third buffer interlace controller Fourth buffer interlace controller
30-37	30 31 32 33 34 35,36 37	Card reader (620-25) Card punch (620-27) Digital plotter (620-72) Electrostatic plotter Second paper tape system Line printer (620-77) First paper tape system (620-50 through 55)
40-47	40-43, 46 44 45 47	Priority interrupt module (620-16) All PIM enable/disable Memory protection (620-05) (620/L-05) Real-time clock (620-13) (620/i 1-13)

Table IV-3. Standard Device Address Codes

.

.

.

Octal Class Codes	Assigned Octal Addresses	Peripheral or Internal Options
50-57	50-53 54-57	Special application Analog system (620-850/870)
60-67	60-67	Digital I/O (620-81), Buffered I/O (620-80)
70-77	70-73	Communications controller (620-60, -61, -65, -66, -66)
	74-77	Relay 1/O (620-83)

Table IV-3. Standard Device Address Codes (continued)

.

•

SECTION 2 THEORY OF OPERATION

2.1 GENERAL

The theory of operation for the CPU is divided into the following sections: timing and control logic, decoding logic, arithmetic and logical section, registers, memory interface, and typical operating sequences. Logic diagrams of the CPU circuit cards should be referred to during the theory of operation; the document numbers for the logic diagrams are:

Logic Diagram
91D0356
91D0359
91D0360
91D0361
91D0357

2.2 TIMING AND CONTROL

All operations performed by the CPU are controlled by the timing logic generated in the timing and control section. Basic timing signals are derived from a master clock circuit located on processor control card 4 (44P0593). The master clock is generated by a crystal-controlled oscillator operating at a frequency of 4.211 MHz which is counted down and passed through a pulse-width-adjustable one-shot to produce a continuous train of pulses typically 56 nanoseconds wide and spaced 450 nanoseconds apart. This output(MCLX +) generates the various clock signals shown in figure IV-13.

The CPU has a basic machine cycle of 950 nanoseconds. A full memory cycle (read/ restore or clear/write) is performed within this period, except for special cases described in subsequent sections. All operations performed by the computer are accomplished in some multiple of the master clock timing cycle. During execution of various instructions, up to four suboperations can be performed during the basic machine cycle of 950 nanoseconds.



Figure IV-13. Clock and Phase Timing

IV-30

Functions performed by the CPU are divided into two basic phases:

.

- a. Execute phase, the operation upon words read from memory or the storing of words into memory.
- b. Address phase, the transfer of instructions or operand addresses into memory.

These phases are related to the basic clocks as described in table IV-4. Timing of the basic clocks and the two basic phases can be determined by referring to figure IV-13.

Table IV-4. Timing Signals

Signal	Description
Master Clock (MCLX +)	Basic 4.211-MHz crystal-controlled timing signal for the entire system.
Phase Clock (PHCX +)	2.105 MHz timing signal derived from, and in phase with, the master clock. This clock is used to time the address and execute phases.
Execute Phase (EPHX +)	Timing signal synchronous with the read or clear half cycle of memory. This signal is used to time all transfers of data to and from memory, and the execution of instructions.
Address Phase (EPHX -)	Timing signal synchronous with the restore or write half cycle of memory. This signal is used to time all transfers of instruction and operand addresses to memory.
Clock 1 (CL1X +)	Timing signal used to initiate a memory cycle and all operations synchronous with the start of a memory cycle.

Table IV-4. Timing Signals (continued)

Signal Description

Clock 2Timing signal used to initiate all operations(CL2X +)synchronous with the start of a memory write
or restore half cycle.

2.2.1 Sequence Control

The basic clocks generated from the master clock are used to time three operating sequences: instruction cycle, address cycle, and operand cycle. All operations performed by the computer are timed by one or more of these sequences.

2.2.1.1 INSTRUCTION CYCLE (ICYX +)

During this cycle, the next instruction to be executed is read from memory and transferred to the instruction register (U register) in the control section. The instruction cycle period is equal to a complete memory cycle (950 nanoseconds) and consists of two phases: instruction execute (IEPX +) and instruction address (IAPX +). These phases are synchronous with the execute and basic address phases (EPHX + and EPHX-), respectively. During the first half of the instruction cycle, the execute phase, which is an operation specified by a previous instruction word, is performed (e.g., add, load operation register, etc.). although this phase is normally 475 nanoseconds, it may be extended by a clock modifier. Such phase timing modification is explained in section 2.2.2.

2.2.1.2 ADDRESS CYCLE (ACYX +)

The 950-nanosecond address cycle is synchronous with the basic memory cycle. When a single-word instruction indirectly addresses an operand, the instruction specifies the location of an address word in the memory. The same is true for double-word instructions where the second word is an address (e.g., jump instructions). This address word can contain the location of the operand, cr another indirect address.

During the first half of the address cycle, the address word is read from memory and transferred to the R[†]register. During the second half, bit 15 is examined to determine whether the next word accessed will be another indirect address or an operand. Several address cycles can be performed between instruction and operand cycles.

During the instruction address phase, the location of a word in memory (if specified by the current instruction in the U register) is generated and transferred to the memory L register. Generation of the address can involve modification of a basic address contained in the instruction (e.g., indexing, relative addressing, etc.).

2.2.1.3 OPERAND CYCLE (OCYX +)

This 950-nanosecond cycle follows the instruction cycle, unless the final operand is indirectly addressed, in which case, the operand cycle follows the address cycle. After the previous two cycles have determined that the data referenced in the current instruction is an operand and not an indirect address, the operand is either read from memory and stored in the R register or is transferred from the computer to the W register and stored in the memory.

2.2.2 Clock Modifiers

The execute or address phase can be modified by certain program instructions or by signals received from devices external to the computer. The conditions under which the clocks are modified are:

- a. Shift. During shifting operations with words contained in the A or B register, EPHX + is extended by the number of master clock periods (237.5 nanoseconds) equal to the specified number of shifts.
- b. Interrupt. When an external interrupt is received, EPHX- is extended 475 nanoseconds to accommodate delays in receiving the interrupt address from the external device.
- c. *Trap.* When a buffer interlace controller (BIC) requests a transfer to or from memory, EPHX- is extended 1.66 microseconds to permit the execution of the full trap sequence (routing of address and data from the external device).
- d. Halt. On a halt instruction, clocks CL1X + and CL2X + are inhibited, preventing further computer operations until the STEP or RUN switch is pressed.

Modification of the execute phase of an instruction is illustrated in figure IV-14. This modified sequence is typical of a shift instruction. At time T0, the instruction is accessed from memory. starting at time T950, the instruction is executed; however, the normal 237.5-nanosecond execute phase is extended 237.5 nanoseconds for each shift (four, in this illustration). Note that clocks CL1X + and CL2X + are inhibited during the extended execution period. In a similar manner, the address phase is extended when required by the conditions defined above.

2.3 DECODING LOGIC

Words stored in the U register must be decoded to determine program processing requirements. This decoding procedure is accomplished on processor control cards 2 and 3 (44P0596 and 44P0597). Outputs are used to enable arithmetic and logical operations, memory access, and I/O circuits according to results of the decoding operation.

The 16 bits of an instruction word are divided into three fields: op code field (bits 12-15), M field (bits 09-11), and A field (bits 00-08). Each of these fields contains information which directs the various computer processes.

2.3.1 **Op Code Field Decoding**

Information contained in the op code field is decoded in three functional categories: class, set, and group.

Class decoding separates instructions into the following classes:

- a. Single-word addressing instructions
- b. I/O instructions
- c. Other (includes single word nonaddressing and double word)





IV-35

Table IV-5 lists the op codes, signal names derived by decoding these codes, and class descriptions.

.

Code (Bits 12-15)	Signal Name	Description
01-07	K1XX +	All single-word addressing in- structions
00	K2XX +	Single-word nonaddressing and double-word instructions.
10	K3XX +	All I/O instructions.

Set decoding divides the single-word addressing instructions into subcategories: load, store, and arithmetic and logic. Table IV-6 lists these sets, the signal name derived from decoding, and set descriptions.

Table IV-6. Op Code Sets

Code (Bits 12-15)	Signal Name	Description
00-03	H1XX +	Instruction cycle execute phase of all load instructions.
04-07	H2XX +	Operand cycle execute phase of all store instructions and INR.
11-15 16-17	H3XX + H4XX +	Instruction cycle execute phase of all arithmetic and logic instruc- tions (except INR).

.

Group decoding is structured to gate various computer operations according to the desired function. Table IV-7 lists these groups, signal names derived from decoding, and instruction types. One of these groups is true for all single-word addressing instructions.

Table II-7. Op Code Groups

Code (Bits 12-15)	Signal Name	Instruction Type
01, 05, 11, 15	G1XX +	LDA, STA, ORA, ANA
02, 06, 12, 16	G2XX +	LDB, STB, ADD, MUL(*)
03, 07, 13, 17	G3XX +	LDX, STX, ERA, DIV(*)
04, 14	G4XX +	INR, SUB

2.3.2 M Field Decoding

The M field (bits 09-11) of the instruction word is decoded to determine the addressing mode for class K1 (single-word addressing instructions) and the instruction type for all other instructions. Note that class K3 contains all I/O instructions and the M field specifies a subtype. Address modes or instructions determined by decoding the M field are listed in table IV-8, arranged by op code class.

Table IV-8. M Field Decoding

Class	M Field Code	Signal Name	Address Mode or Instruction Type
K1 (K1XX+)	0-3	ACOX + to	Direct address
	4	AC3X + AC4X +	Relative Address
	5	AC5X +	Index X
	6	AC6X +	Index B
	7	AC7X +	Indirect address

Class	M Field Code	Signal Name	Address Mode or Instruction Type
K2 (K2XX+)	Ŏ	ACOX +	Control (HLT only)
	1	AC1X +	Jump
	2	AC2X +	Jump and mark
	3	AC3X +	Execute
	4	AC4X +	Shift
	5	AC5X +	Register change
	6	AC6X +	Immediate or extended (optional)
	7	AC7X +	Set or reset overflow
K3 (K3XX+)	Ó	ACOX +	External control
	i	AC1X +	Sense
	2	AC2X +	Data input
	3	AC3X +	Data output
	4	AC4X +	Auxiliary external control

Table IV-8. M Field Decoding (continued)

2.3.3 A Field Decoding

For single-word addressing instructions, the A field is decoded to provide:

- a. An effective address, or
- b. A number, which when combined with the contents of the B, X, or P register, provides an effective address.

For single-word nonaddressing instructions, the A field specifies additional details for the instruction type determined by the M field. See tables 2, 3, and 4 in appendix G for types of additional instructions determined by the A field.

For double-word addressing instructions, the A field determines conditions to be met if the instruction is to be executed. Tables 5, 6, 7, and 8 in appendix G list the A field content for these conditions.

For extended addressing optional double-word instructions, bits 0-2 of the A field determine the address mode. Octal codes for this bit group are the same as the M field for single-word addressing instructions. Bits 3 through 8 contain the same octal codes specified in table IV-7 for op code groups for single-word addressing instructions. Note that for this set of codes, the most significant digit is never greater than one; consequently, bits 7 and 8 are always zero.

Double-word nonaddressing instructions are the immediate type and are identical with the extended addressing optional instructions described above, except that bits 0-2 always contain zero. The A field is used in I/O instructions to specify the logical unit number (bits 6-8) and device address (bits 0-5). See table 9 in appendix G for details of this assignment.

2.4 ARITHMETIC AND LOGICAL SECTION

The arithmetic and logical section consists of the R register, R register gates, arithmetic bus (A bus), adder, logic gates, and S register. Physically, all of these circuits except the S register are located on the three register cards (44P0592), six bits per card. The S or shift register is located on processor control card 4 (44P0593).

The R register receives operands or addresses from memory via the W register and holds these words during execution of an arithmetic or logical instruction. The R register gates enable either the set or reset output of the R register or the output of the U register onto the G bus, depending on whether an operand (or address) stored in the R register or the A field of the instruction word stored in the U register is to be used. The G bus provides this data to the adder in the case of arithmetic operations, or through a set of logic gates to the C bus, depending on the operation in progress. An additional input to the adder is from the S bus carrying data from the operation registers. The adder can provide the logical product of the contents of the R register and one of the operation registers, if required by the program instruction being executed. S register outputs are provided to the logic gates, allowing shifting of the data either right or left as specified.

The A bus is an intermediate bus used for arithmetic output to the C bus or for external data input to the logic gates and operation registers. It also provides an alternate path for transferring memory words to the C bus. Outputs from the adder and from the logic gates are provided to the C bus.

2.5 **REGISTERS**

The CPU contains nine registers. Each register bears a letter reference designation to facilitate identification: U, R, A, B, X, P, S, L, and W.

2.5.1 U Register

The U register is the instruction register in the control section of the CPU. It is a full-word register, 16 bits long, and is physically located on circuit card 44P0592. (44P0592 contains six bits each of all registers except the S and L register. The three cards are interchangeable.) The U register is clocked by SETU + from pin 31 of circuit card 44P0597, which occurs at the leading edge of IEPX +. The bits of the U register are set or reset by the corresponding output bits from the W register.

This register receives each instruction from memory through the W bus and holds the instruction during its execution. The control fields of the instruction word are routed to the decoding and timing logic where the codes determine the required timing and control signals. The address field from the U register, used for various addressing operations, is routed to the arithmetic/logic section of the CPU.

2.5.1.1 TRANSFER FROM MEMORY TO U REGISTER

During the instruction cycle, the instruction word located by the address in the L register is read out to the W register and transferred to the U register through the W bus.

2.5.1.2 TRANSFER FROM THE U REGISTER TO MEMORY

For many instructions requiring an operand, the address of the operand is contained in the instruction word held in the U register. This operand address is transferred to the L register through gates in the arithmetic/logic section and the C bus. The address from the U register can be modified during transfer to the L register as follows:

- a. Direct address. No modification; bits 0-10 are transferred from the U register (SLU1 and SLU2 true) to the L register directly; addresses the operand in the first 2,048 memory addresses.
- b. Relative address. The effective operand address transferred to the L register is formed by adding bits 0-8 (SLU1 true) from the U register to the contents of the P register. Addition is performed by selecting the contents of the P and U registers and bringing them into arithmetic logic. This permits addressing any word up to 512 addresses ahead of the current program address.
- c. Index address. The effective operand address transferred to the L register is formed by adding bits 0-8 from the U register (SLU1 true) to the contents of either the X or the B register.
- d. Indirect address. Same transfer as direct address except the word read from memory will be the address of an operand instead of the operand.

2.5.2 R Register

The R register is the operand register in the arithmetic/logic section of the CPU. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The R register is clocked by SETR + (pin 2 of circuit card 44P0597) at clock 2 (CL2X +) time. The bits of the R register are set or reset by the corresponding outputs from the W register.

The R register receives data words read from memory through the W bus and holds these words during execution of an arithmetic or logical instruction.

Operands are stored in the R register while an arithmetic or logical operation is being performed. For indirect addressing and for instructions with an operand address stored in the memory address following the instruction word, the operand address is read from memory into the W register and then transferred to the R register. The operand address is then routed to the L register through gates in the arithmetic/logic section and the C bus. I/O transfers bypass the R register. This allows momentary halting of the multiply and divide operations while the I/O transfer proceeds, without disturbing the multiplier held in the R register.

2.5.3 A Register

The A or accumulator register is one of the four operation registers. For multiplication operations, it forms the high-order half of the accumulator. It is a full-word register, 16 bits long, and is located on circuit card 44P0592.

The A register is clocked by SETA + (pin 56 of card 44P0597) which occurs during program data in, load A register, shift, and certain register change instructions, and during the instruction cycle execute phase of all arithmetic and logical instructions. The bits of the A register are set or reset by the corresponding bits of the input words from the E, A, and C buses.

The register accumulates the results of logical and addition/subtraction operations, the most significant half of the double-length product in multiplication, and the remainder in division. It can also be used for I/O transfers under program control.

Input words can be transferred directly to the A register through the E, A, and C buses. These transfers are always controlled by an instruction. Output words can be transferred from the A register to the I/O cable through the S, A, and C buses. These transfers are controlled by an instruction which selects the A register onto the S bus.

2.5.4 B Register

.

The B register is the low-order half of the accumulator. It is one of the four operation registers. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The B register is clocked by SETB + (pin 38 of card 44P0597) which occurs during program data in, load B register, shift, and certain register change instructions. The bits of the B register are set or reset by the corresponding bits of the input words from the A and C buses.

This register accumulates the least significant half of the double-length product in multiplication and the quotient in division. It can also be used for I/O transfers under program control and as a second hardware index register.

Information transfer to and from the B register is accomplished in the same way as described for the A register.

2.5.5 X Register

The X or index register is one of the four operation registers. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The X register is clocked by SETX + (pin 11 of 44P0597) which occurs during load X register and certain register change instructions. The bits of the X register are set or reset by the corresponding bits of the input words from the A and C buses.

This register permits indexing operand addresses without adding time to the execution of indexed instructions by holding the value which modifies a base address contained in an instruction.

2.5.6 P Register

The operation P register is the program instruction counter. It is a full-word register, 16 bits long, and is located on circuit card 44P0592. The P register is clocked by SETP + (pin 12 of card 44P0597) which occurs during the instruction cycle execute phase of I/O, execute jump immediate, single-word nonaddressing, and double-word instructions. SETP + also occurs during mark and fetch instructions and execute jump or sense conditions. The bits of the P register are set or reset by the corresponding bits of the input words from the E, A, and C buses.

This register holds the address of the current instruction +1 and is incremented before each new instruction is fetched. The P register contents can be modified directly by a word received from the memory during a jump instruction.

Before the next instruction cycle begins, the address of the next instruction is transferred from the P register to the L register. The contents of the P register are transferred through the S bus to arithmetic/logic. Arithmetic/logic increments the address with the arithmetic gates and transfers the incremented count to the C bus. The incremented count is then restored to the P register and to the L register. At this time, the L register contains the address of the next instruction word to be fetched from memory and the P register holds the updated address.

2.5.7 S Register

The S register is the shift counter in the arithmetic/logic section of the central processor. It is a five-bit register and is physically located on card 44P0593. The S register is reset by reset shift register (RSHX +) from pin 29 on circuit board module 44P0596. The S register is set by shift control pulses derived from the U register.

This register controls the length of shift instructions in combination with the U register.

2.5.8 L Register

The L register is the memory word location register in the memory section of the CPU. It is a full-word register, 16 bits long, and is located on circuit card 44P0595. The L register is clocked by SETL + (pin 29 of card 44P0593) which occurs on every clock 1 (CL1X +) except during increment memory and replace. The L register is set by the CB00 + through CB15 + bits from the C bus.

This register contains the address of the word to be accessed in memory during either a clear/write or read/restore cycle.
Input data from the E bus can be routed directly to memory through the A, C, and W buses. Data transfer must be preceded by an address transfer instruction to load the memory address into the L register. When the transfer is under the control of an instruction, the memory address will be generated as a normal operand address. Output words can be transferred directly from memory to the I/O cable through the A, C, and W buses, but a storage address must first be transferred to the L register by an address transfer instruction or from the peripheral device.

2.5.9 W Register

The W register is a word register which holds data words for transmission to memory and stores data words transmitted to the CPU from the memory. It is a full-word register, 16 bits long, and is located on card 44P0592. The W register is clocked by SETW + (pin 26 of card 44P0593) which occurs during the operand cycle execute phase of all store-type instructions and during the operand cycle of a program data in instruction. The bits of the W register are set or reset by the corresponding bits of the C bus. They are also collector-set independent of the SETW + clock by the true bits from memory on the W bus during a memory read/restore cycle.

2.5.10 **Register Change Instructions**

The contents of an operation register may replace or modify the contents of that or another register. The process of incrementing and restoring the contents of the P register has been described in section 2.5.6. The contents of the A, B, and X registers may be transferred, incremented, complemented, decremented, or shifted. All these operations involve selecting the register onto the S bus, processing in the arithmetic/logic section, and transferring the new data through the C bus to the proper registers. Shifting is also performed in this transfer path. The contents of the selected register are shifted left or right as they are gated from the control and arithmetic logic to the A bus. Note that this transfer path is involved in all register change instructions. The register change instruction format is shown in figure IV-15.

The op code field equals 00 and M field equals 5 for this type of instruction. The A field enables the register change operation to be microprogrammed by arbitrary selection of source, destination, and type of transfer. The types of transfer, designated by the control function in bits 6-8, are summarized in table IV-9.

The normal operation involves designating one source and one or more destinations (note that if no source is designated, the selected destinations will be cleared). If more than

one source is designated, the result will involve the logical-OR of the sources; complementing will produce the NOR of the selected sources. This microprogrammed register change type of instruction provides 64 combinations of sources and destinations, each of which can occur in eight different ways. Thus, a total of 512 different register change operations may be executed.

8

Bit .	8	7	6	Control Function
	0	0	0	Transfer source, unconditional
	0	0	1	Increment source and transfer, unconitional
	0	1	0	Complement source and transfer, unconditional
	0	1	1	Decrement source and transfer, unconditional
	1	0	0	Transfer source, if overflow is set
	1	0	1	Increment source and transfer, if overflow is set
	1	1	0	Complement source and transfer, if overflow is set
	1	1	1	Decrement source and transfer, if overflow is set

Table IV-9. Transfer Control Function Codes

7

. •



VT11-0520

Figure IV-15. Register Change Instruction Format

2.6 MEMORY INTERFACE

The memory section consists of one to eight 4,096-word memory increments. Each memory increment has the following characteristics:

- a. Full-cycle time of 950 nanoseconds.
- b. Half-cycle time of 500 nanoseconds.
- c. Access time of 425 nanoseconds.

- d. Random access
- e. Magnetic core, with four-wire, 3-D memory

Normal operation is full-cycle, either read/restore or clear/write. Half-cycle is used only in write operations and is required only for trap-in functions (refer to chapter VI).

The memory blocks share the L and W registers; only one memory increment at a time is cycled. The memory increments connect to the L and W buses and to four memory control lines. Each memory increment has a unique start pulse, allowing the CPU to select the memory increment to be cycled.

2.6.1 Memory Address

The memory is addressed through the 15-line L bus (high level = true). L-bus bits 0 through 11 are used to directly address up to 4,096 words in a memory increment. L-bus bit 12 is used to select the lower or upper 4K stack of an 8K memory increment. L-bus bits 13 and 14 are transferred to the memory control logic on card 44P0593 where they are decoded to determine which 8K memory increment is to be selected.

2.6.2 Control and Data Lines

In addition to the memory stack select pulse, three other control lines are used in the memory. These are the read-restore/clear-write, the full/half cycle, and the data guard control lines.

The read-restore/clear-write control line enables the performance of selected operating functions of the memory.

The full/half cycle control line enables selected cycling of the operating sequence to be performed.

The data guard control line inhibits memory drive current, preventing the memory core stack from being disturbed.

Word transfer to and from the memory is accomplished through the W bus, a 16-line (ground = true) bus.

2.7 **TYPICAL OPERATING SEQUENCES**

An understanding of the operating sequences will enable the technician to quickly understand the timing and waveforms of each instruction sequence. These operating sequences can vary, depending on the particular instruction being executed.

The three typical operating sequences are:

- a. Access operand in memory
- b. Store operand in memory
- c. Indirect operand access

2.7.1 Access Operand in Memory

The access operand in memory is the simplest and most basic operating sequence. In this sequence, a single-word directly addressed operand is read from memory. This operating sequence is used for load, logic, and arithmetic (except multiply and divide) instructions. The timing of the suboperations of this sequence is illustrated in figure IV-16.

At time 0 (in microseconds), the instruction cycle (ICYX +) for the nth instruction is initiated. The n - 1 instruction is executed (IEPX +) while the current instruction (n) is read from the memory. at time 475, the n instruction is transferred to the U register. The instruction address phase (IAPX +) occurs while the n instruction is being restored in memory. The operand address is generated during IAPX +.

The operand cycle (OCYX +) is initiated at time 950. After the operand has been read from memory and stored in the R register, the address of the next instruction (n + 1) is generated (normally by adding 1 to the P register) and transferred to the memory L register. This suboperation is performed while the operand is being restored in memory. ICYX + for n + 1 is then initiated at time 1900.

The operation to be performed upon the operand now contained in the R register occurs during the IEPX + part of the ICYX + for n + 1. This operand operation could be an ADD instruction, such as adding the operand value to the A register and storing the result in the A register, or simply a transfer of the operand to one of the operation registers (LDA, LDB, or LDX).

VTI2-0381

RESTORE READ RESTORE READ READ RESTORE READ RESTORE MEMORY CYCLES (950 nsec) ⁿ⁺¹ START INSTRUCTION CYCLE \bigwedge^n READ INSTRUCTION n+1 n Δ^{n+1} \wedge^{n} STORE INSTRUCTION IN U REGISTER GENERATE OPERAND n n+l ADDRESS Λ^n **∧**ⁿ⁺¹ START OPERAND CYCLE READ OPERAND n n+1 Λ^{n-1} LOAD OPERAND ∧^{n.} IN REGISTER GENERATE INSTRUCTION n+] n- 2 ADDRESS EXECUTE INSTRUCTION n-l n 56 NANOSECONDS (TYPICALLY) CLIX-56 NANOSECONDS - (TYPICALLY) CL2X-ICYX+ OCYX+ IEPX+ IAPX+ Т I. I 1 ł 1 1 1 I. TIME (nsec) 0 475 1900 950 1425 2375 2850 3325 3800

Sequence for **Operand Access From Memory**

IV-51

Figure IV-16.

2.7.2 Store Operand in Memory

The store operand in memory (STA, STB, or STX) sequence is essentially identical to that for accessing an operand except the addressed memory cell is cleared and the operand is written into it. The timing of the suboperations of this sequence is illustrated in figure IV-17.

The nth instruction is accessed and the operand address generated during ICYX + as before; execution of the n - 1 instruction occurs during IEPX + of the nth cycle as indicated. However, during OCYX +. the operand is transferred to memory while the referenced cell is being cleared. During the last half of the cycle, the operand is stored into the cell just cleared. During this time, the address for the next instruction is generated. Note that there is no execution, as such, for this type of instruction (indicated by dashed lines in figure IV-17) because the execution has already been accomplished, in effect, by the transfer and storage of the operand in memory.

2.7.3 Indirect Operand Access

The indirect operand access operating sequence involves indirectly accessing an operand in memory by a single-word instruction. In this case, an address cycle (ACYX +) is required to read the indirect address word from memory before OCYX + can be initiated. The timing of the suboperations of this sequence is illustrated in figure IV-18.

During ICYX +, the nth instruction is read from memory and stored in the U register as before. The previous instruction, n - 1, is executed during IEPX +. During IAPX +, the location of the indirect address word is generated. This address word is read from memory and stored in the R register as indicated in the timing diagram. For the case illustrated, the accessed address word contains the address of the operand (otherwise, another address cycle would be initiated to access a second address word, and so on). The operand address is transferred to the memory L register during the last half of ACYX + to locate the operand read out during the succeeding OCYX +.

The generation of the address for instruction n + 1 and the execution of the instruction are then performed as in the case for the simple operand access previously described.

2.8 AUTOMATIC MEMORY ENABLE/DISABLE CIRCUIT

The automatic memory enable/disable (AMED) circuit is contained on the card 44P0237. Its function is to protect the contents of the computer memory during power turn on and turn off (before initiating power off, place computer in step mode).

When power is turned on, the SEN + 5 signal is supplied to the AMED circuit (refer to

MEMORY CYCLES (950 nsec)	READ	RESTORE	CLEAR	WRI	TE	READ	RESTORE	CLEAR	WRITE	E
START INSTRUCTIONS	<u></u>		·····		Δ	n+ 1				
READ INSTRUCTION	n				Ĺ	n+)]			
STORE INSTRUCTION		Δ^{n}					∆ ⁿ⁺¹			
GENERATE OPERAND ADDRES	s	n]				n+1	1		
START OPERAND CYCLE		·	Δ^{n}					Δ^{n+1}		
TRANSFER OPERAND TO MEMORY (W REG)								n+1]	
WRITE OPERAND IN MEMORY	,			n					n-1	-
GENERATE INSTRUCTION				n+	1				n- 2	
EXECUTE INSTRUCTION	n-1				[-		
		[THE SA NAM	NOSECON ALLY)				7		Γ
CL2X+	-	56 NANG TYPICAL	DSECONDS				l		٦	
ICYX+			٦					1		
OCYX-										
IEPX-							L			
IAPX+ .	·		1				ſ	1		
 			1	1	l		-]	1	
TIME (nsec) 0)	475	950	1425	190	2	375 2	850	3325	

.

CHAPTER IV CENTRAL PROCESSING UNIT

IV-53



IV-54

logic diagram 95C0235). After a short delay time caused by the charging of capacitor C, pin 8 of IC1 goes to a low logic level. This energizes relay K1 which causes TCRX., DAGS., and SYRT to go high.

When power is turned off, the SEN + 5 signal is removed from the AMED circuit. After a short delay time caused by the discharge of C1, pin 8 of IC1 goes to a high logic level. This de-energizes relay K1 which causes TCRX-, DAGS-, and SYRT- to go low.

.

SECTION 3 MAINTENANCE

3.1 GENERAL

The time required to correct system malfunctions will depend upon the efficiency of the procedures used. Although various specified techniques may be applied, there is no real substitute for logical analysis of the problem and isolation of the cause to the level of the replaceable component. Such an analysis can be based only upon knowledge of the equipment design.

Maintenance information for peripheral devices in the computer system is contained in the manufacturer's instruction manuals supplied with the equipment.

Integrated circuit (IC) design reduces the occurrence of computer malfunctions. The power failure/restart (PF/R) option provides an orderly shutdown in case of power failure or turn-off and restarts the program when power is restored. To prevent accidental setting of control panel controls during computer operation, all switches can be disabled with the power switch.

To ensure effective maintenance of the computer:

- a. Study the documentation furnished with equipment.
- b. Assess system performance with adequate test equipment.
- c. Implement the available maintenance aids.
- d. Apply orderly and logical troubleshooting techniques.

3.2 TEST EQUIPMENT

Table IV-10 lists the test equipment and tools required to maintain the CPU. These items also satisfy all maintenance requirements for the peripheral device controllers.

Equipment	Description
Oscilloscope	Tektronix, type 547 (or equivalent) with dual-trace plug in unit
Multimeter	Simpson, 260 or equivalent
Card extended	VDM, card 44P0540
Card puller	Titchener, 1731
Wire-wrap gun	Gardener-Denver, 14R2 or equivalent
Soldering iron	39-watt pencil type
Wire stripper	Thermo-strip type
Assorted hand tools	Screwdrivers, spin-tight wrenches, long-nosed pliers, etc.

Table IV-10. Required Test Equipment

3.3 TEST PROGRAMS

÷

.

The MAINTAIN II test program system verifies correct system operation, including internal instructions, memory, internal options, and peripherals and their controllers. Malfunctions can be isolated to a specific area of the system and corrected.

MAINTAIN II is described in detail in the 620 test programs manual (document number 98 Å 9952 060). Table IV-11 lists the Maintain II test programs.

3.4 TROUBLESHOOTING USING CONTROL PANEL

This section provides troubleshooting procedures for using the control panel to locate the basic problem area.

Table IV-11. Maintain II Test Programs

Program	Part Number
Test executive	91A0107-001
Instructions Test	92A0107-002
Memory test	92A0107-004
Teletype test	92A0107-005
Power failure/restart test	92A0107-008
Priority interrupt module test	92A0107-009
Memory protection test	92A0105-002
Real-time clock test	92A0105-001
Buffered I/O test	92A0107-010
Memory protection test Real-time clock test Buffered I/O test	92A0105 002 92A0105 001 92A0107 010

- a. Using the REGISTER and register entry switches on the control panel, set ones into all bit positions of the A, B, X, P, and U registers; then reset the registers to display zeros in all bit positions by pressing the BIT RESET switch. This operation checks the basic set and reset functions for all register flip-flop circuits in the CPU, but does not check gating into these registers from the internal buses.
- b. Load all ones into the A register. Store the contents of the A register into memory address 0 by entering STA (050000) into the U register and pressing STEP. Clear the U register. Place the contents of memory address 0 back into the A register by entering LDA (010000) in the U register and pressing STEP. Display the contents of the A register. The A register contents should reflect the configuration that was loaded originally. These operations check communication between the A register and memory.
- c. Set the U register to increment the A register and place the CPU in the repeat mode by pressing REPEAT. Then:

(1) Set the A register to all ones except the least significant bit. Press the STEP switch twice and note results. On the second step, the A register contents should be changed to all zeros.

(2) Set the U register to all zeros and set the P register to all ones except the least significant bit. Press STEP twice and note results. On the second step, the P register contents should be changed to all zeros.

This operation provides a major check of the arithmetic section of the CPU.

- d. Load all ones into the A, B, and X registers. Complement each register by using the corresponding register complement instruction (CPA, CPB, and CPX). After executing the complement instructions the contents of the A, B, and X registers should be all zeros (one's complement of all ones). These operations check the A, B, and X set functions and gates (SETA, SETB, and SETX) and the A, B, and X select functions and gates (SELA, SELB, and SELX).
- e. Load all ones into the A register. Store the contents of the A register in memory address zero (U = 050000). AND (ANA) the contents of memory address 0 with the contents of the A register (U = 150000). The result (should be all ones) is placed in the A register. Next, exclusively OR (ERA) the contents of memory address 0 with the contents of the A register (U = 130000). The result (should be all zeros) is placed in the A register. Finally, OR (ORA) the contents of memory address 0 with the contents of the A register. Finally, OR (ORA) the contents of memory address 0 with the contents of the A register. These operations check gates in the arithmetic unit of the CPU.
- f. Load bit pattern 1010101010101010 into the A register. Logically rotate the contents of the A register one bit position to the left (LRLA, U = 004241). The A register contents should now be 0101010101010101. Rotate left again; the bit pattern should now be 10101010101010. Logically shift the contents of the A register one bit position to the right (LSRA, U = 004341). The A register contents should now be 01010101010101. Shift right again; the bit pattern should now be 0101010101010101. Shift right again; the bit pattern should now be 0101010101010101. Shift right again; the bit pattern should now be 0101010101010101. These operations check the shift gates in the arithmetic unit of the CPU.

g. Load all ones into the A register. Load highest numbered memory address into P register (0X7777).* Load 054000 (STA relative to P register) into the U register, then press STEP. The REPEAT switch must be OFF. The U register contents should now be all ones. Load all zeros into the A register. Load highest numbered memory address into P register (0X7777).* Load 054000 (STA relative to P register) into the U register, then press STEP. The REPEAT switch must be OFF. The U register contents should now be all ones. Load all zeros into the A register. Load highest numbered memory address into P register (0X7777).* Load 054000 (STA relative to P register) into the U register, then press STEP. The REPEAT switch must be OFF. The U register contents should now be all zeros. These operations check communication between the U register and memory.

* X represents any digit 0 through 7 depending on computer memory size. X = 0 for 4K, X = 1 for 8K, X = 2 for 12K, X = 3 for 16K, X = 4 for 20K, X = 5 for 24K, X = 6 for 28K, X = 7 for 32K.

NOTE

To perform repeat operations in run mode, connect a jumper between pin 1 (ground) and pin 24 (RPCX-) of slot 12 of mainframe backplane.

3.5 CIRCUIT CARD TROUBLESHOOTING

Circuit cards can be made accessible for troubleshooting by installation on an extender card 44P0540 to extend the circuit card outside the rear of the computer frame. Signal waveforms can then be monitored at the IC terminals for troubleshooting purposes.

The physical location of specific ICs can be determined by referring to the assembly drawing of the particular circuit card. The pin numbers and mnemonics associated with the IC are presented in the circuit card logic diagram, and a description of the IC is provided in the circuit card parts list. Assembly drawings, logic diagrams, and parts lists for the basic computer are provided in chapter X.

3.6 GENERAL TROUBLESHOOTING TECHNIQUES

The general steps in troubleshooting are shown in figure IV-19 and described in the following sections.

3.6.1 Define the Problem

Define the problem thoroughly. For example, if the ADD instruction does not produce the correct results, is the fault a function of the sign (plus or minus), of the carries, or of some other element. Are the operation registers being loaded properly. Use the displays, connector pins, and integrated-circuit terminals for gathering the necessary data.

3.6.2 Look for Obvious Solutions

Make sure that a malfunction has actually occurred. Relate problems to recent events, such as cleaning or servicing. Look for improperly set controls or test equipment and accidental disconnections of plugs, etc. Consider miscellaneous temporary failure, such as mechanical jamming of peripheral equipment.

3.6.3 Isolate to a Functional Area

Isolate the fault to a functional area, such as memory, control, arithmetic logic, operation register, I/O, peripheral controller, or peripheral device. The process of isolating the malfunctioning area is generally a straightforward process of eliminating areas that are operating properly.

3.6.4 Analyze the Area

When the fault has been isolated to a functional area, use the logic and timing diagrams, and observe circuit waveforms to isolate the problem to an individual replaceable element. Put the computer in step mode (STEP indicator on) before removing input power.



VT11-0519B

Figure IV-19. General Troubleshooting Steps

IV-62

3.6.5 Correct the Fault

Replace the faulty card or component. Before restoring power, take any necessary measures to prevent recurrence of the failure.

3.6.6 Restore the System to Normal Operation

When the system appears to be operating properly, return it to normal operating conditions. If circuit cards have been unseated, be sure all are properly reseated in the connectors. Set all controls and place the power switch in the PWR ON position. Finally, verify proper operation by running the test programs.

3.7 GENERAL TROUBLESHOOTING PROCEDURES

When it has been determined that the computer is not operating properly, the general characteristics of the failure will, in most cases, immediately indicate the faulty section of the system. A typical failure in the CPU will produce failures in a large percentage of the test programs. Memory failures of a single bit or word are rare and generally require special test procedures which may result in clearing the section of the memory involved.

If the failure is catastrophic and all instructions fail, the cause is usually in the timing, decoding, and control section.

Incorrect arithmetic operations or incorrect incrementing of the P register indicates that the failure is in the arithmetic and registers section.

Memory failures may be evidenced by repeated halts or by completely random instruction sequencing.

I/O failures are restricted to I/O instructions and are associated only with the logic of the I/O device. An I/O failure can be easily diagnosed if failure occurs in I/O routines and not in internal routines.

CHAPTER V MEMORY

,

•

.

•

•

SECTION 1 FUNCTIONAL DESCRIPTION

1.1 GENERAL

The 620/L-100 memory is a parallel, random-access, three-wire/three-dimensional, magnetic core memory used to store all instructions and data. The memory can be expanded to 32,768 words (32K) in 4,096-word (4K) increments; each word contains 16 bits.

1.2 FULL CYCLE

During a full memory cycle, the memory performs a reading sequence followed by a writing sequence. When a word is transferred from the CPU to memory, the memory cycle is a clear/write operation. When a word is transferred from memory to the CPU, the memory cycle is a read/restore operation. Both full-cycle operations require 950 nanoseconds, and memory access time is 425 nanoseconds.

1.2.1 Clear/Write

A clear/write operation loads the memory. The clear portion of the operation resets the addressed cores to zero; the write sequence then loads data in the addressed cores.

During the clear sequence, the X and Y drive wires of an addressed word are activated (read current) to magnetize the cores to zero. Addressed cores already at zero are not changed.

During writing, the X and Y drive wires of an address word are activated (write current) to magnetize the cores to one. If a core must be zero, the associated inhibit wire generates an inhibit current that cancels X drive current, preventing the core from switching. The word, with correct bit configuration, is thus loaded into memory.

1.2.2 Read/Restore

A read/restore operation reads information from memory. The read portion of the operation unloads the addressed word from memory; the restore immediately reloads (writes) the word in the same core location.

CHAPTER V MEMORY

During reading, the X and Y drive wires of an addressed word are activated (read current) to magnetize the cores to zero. Addressed cores already at zero are not changed. If an addressed core is one, a voltage is induced in the associated sense wire when the core switches to zero. The sense voltage is then interrogated and amplified to provide a memory read bit.

During the restore sequence, the X and Y drive wires of an addressed word are activated (write current) to magnificate the cores to one. If a core must be zero, the associated inhibit wire generates an inhibiting current that cancels X drive current, preventing the core from switching. The word, with correct bit configuration, is thus loaded into the same core location.

1.3 HALF CYCLE

The memory is also capable of performing a half-cycle operation which is required for trap-in functions (refer to chapter VI). After the first half cycle (clear or read), the memory will stop until it receives another memory start signal to initiate the second half cycle (usually write, for trap in). The write half cycle can be initiated 475 nanoseconds (minimum) after the start of the first half cycle and is completed in 475 nanoseconds. Access time for the half-cycle operation is the same as in full-cycle operation.

1.4 MAGNETIC CORE OPERATION

The basic information storage element of the memory is the magnetic core. The core is a toroid of ferrite that can be magnetized in two discrete directions representing the presence or absence of a binary bit. The magnetization is a result of current passing through the core. Total current must reach a minimum strength before the core becomes magnetized. The direction of current flow through the core determines the direction of magnetization; the two possible directions of current flow are called read and write.

The memory uses the coincident-current technique to magnetize cores. Two perpendicular wires, X drive and Y drive, pass through each core. During memory operations, the current on any drive wire is approximately one-half of the current necessary to magnetize a core. Because of the orientation of the cores and wires in a plane, only the core at the intersection of two activated drive wires becomes magnetized. For simple analysis, a three-core-by-three-core matrix is shown in figure V-1. The figure indicates the total driving current received by each core when wires X2 and Y2 are activated. Only the center core is magnetized, since it is the only one that receives the full driving current, I.

1.5 MEMORY CIRCUIT CARDS

The memory circuits are contained on five types of circuit cards:

- a. The memory stack card contains a diode-decoding matrix, a 4-by-16K magnetic core array, and a sensistor. One memory stack card is required for each 4K memory increment.
- b. The driver/sink switch card (44P0578) contains 16 driver and 16 sink switch pairs, address multiplexer and decoder, driver/sink switch timing, and current source circuits. One driver/sink switch card is required for each 8K memory increment.
- c. The sense/inhibit card (44P0506) contains 16 sense amplifiers and 16 inhibit drivers. One sense/inhibit card is required for each 4K memory increment.
- d. The memory timing control card (44P0599) generates control signals for the total memory system. Only one memory timing control card is required for any size memory system.
- e. A memory buffer card (44P0521) is installed in memory systems larger than 8K to buffer L and W bus signals.

Figure V-2 illustrates the functional circuit blocks of the memory in relation to the five circuit cards.

1.6 MEMORY STACK CARD

The memory stack card consists of a diode-decoding matrix and a planar magnetic core array composed of sixteen 4K mats. Each mat, which is one bit of the 16-bit word, contains 64 rows (X lines) and 64 columns (Y lines) of magnetic cores (refer to figure V-3). Selection of one of the 64 X or 64 Y lines is implemented with two diodes per line and an 8-by-8 driver/sink switch matrix. The diode end of the matrix is designated the drive end and the nondiode end, the sink end (figure V-4). These drive and sink ends are driven by the driver/sink switch card circuits. There are 256 diodes for each 4K stack.

CHAPTER V MEMORY



¥T11-0570A





CHAPTER V MEMORY

< 5



NOTE: A SENSE/INHIBIT LINE, NOT SHOWN ABOVE, ALSO PASSES THROUGH ALL CORES OF A 4K MAT PARALLEL TO THE X LINES.

VTI1-1202







Figure V-4. Memory Control Lines

1.6.1 Control Lines

Three control lines (X, Y, and sense/inhibit) pass through each magnetic core.

- a. X Lines. Each X line passes through the same row of core in all sixteen 4K mats. The current in the selected X line will be one-half the current required to switch the state of a core. The direction of the current depends on whether memory is being written into or read from.
- b. Y Lines. Each Y line passes through the same column of core in all sixteen 4K mats. The current in the selected Y line will be one-half the current required to switch the state of a core. The direction of the current depends on whether memory is being written into or read from.
- c. Sense/Inhibit Lines. A sense/inhibit line passes through all cores of a 4K mat, parallel to the X lines and perpendicular to the Y lines. Each mat has an individual sense/inhibit line. The sense/inhibit line senses the state of the cores. If a core is one, an induced voltage is applied to the associated sense amplifier; if a core is zero, no voltage is induced. During reading, the sense amplifier outputs are strobed onto the W bus.

The sense/inhibit line also routes an inhibit current through an addressed core into which a zero is to be written. During write operations, half-current is applied to the selected X and Y lines to set the addressed cores to one. For zero cores, the inhibit current cancels the X line current to prevent the addressed core from switching to one. Thus, a zero bit from the W bus generates inhibiting current; a one does not.

1.7 DRIVER/SINK SWITCH CARD

The 16 driver and 16 sink switch pairs contained on this card provide X and Y drive for two 4K memory stack cards. This is accomplished by timesharing read/write driver switch pairs for the X and Y lines, and making the X and Y sink switch pairs common to both stack cards. A low address bit 12 (L12X +) selects eight driver switch pairs for the lower 4K stack (4K-A); a high address bit 12 selects eight driver switch pairs for the upper 4K stack (4K-B). Address bits 0 through 5 are multiplexed with the Read/Write (RXXX -) signal, and then decoded to select the proper driver switches for the 4K-A or 4K-B cores. Address bits 6 through 11 are decoded to select the proper sink switches which are common to both. 4K-A and 4K-B cores.

CHAPTER V MEMORY

The driver/sink switch timing provides stack select and read/write timing for the driver and sink switch circuits.

The driver/sink switch card also contains two sense-type current sources with the level adjustable by two potentiometers on the module. Two thermistors, located on the DSS, control the current level with respect to the ambient temperature to provide the optimum core drive.

1.8 SENSE/INHIBIT CARD

The sense/inhibit card contains 16 sense amplifiers and 16 inhibit drivers, referred to as 16 pairs. Each pair is associated with a sense inhibit line on the stack module to form one sense/inhibit loop for a single bit. A sense/inhibit data loop for bit 15 is illustrated in figure V-5.

The sense amplifier senses the state of the core by comparing the sense line voltage with a predetermined threshold voltage. The output of the sense amplifier is strobed by a sense amplifier strobe and buffered by an open-collector gate onto the W bus.





Figure V-5. Sense/Inhibit Data Loop for Bit 15

The inhibit drivers, controlled by inhibit timing, receive data from the W bus during the write half cycle to provide inhibit current for a data bit of zero; no inhibit current is supplied for a data bit of one.

1.9 MEMORY TIMING CONTROL CARD

The memory timing control card accepts memory start and operational control signals from the CPU and provides all timing and control signals required to perform the memory operation. Control signals generated on this card are precisely timed by a tapped delay line (refer to figure V-6). When a memory start signal is received, a pulse is sent into the delay line and, at precise intervals along the delay line, signals are tapped off. Selected tapped signals combine with control signals to generate internal memory timing signals. During a half-cycle operation, the delay line is prohibited from initiating a second delay line start pulse to time the second half-cycle of a full-cycle memory operation. Internal memory timing signals are:

- a. Sense Amplifier Strobe (SASX-).
- b. X, Y Read Sink Switch Timing (RSTM-).
- c. X, Y Write Sink Switch Timing and Inhibit Driver Timing (WSTX-).
- d. X, Y Read and Write Driver Switch Timing (RWT1-, RWT2-).

Operational signals from the CPU include: Memory Start (MSPX +), Full Cycle (FCYX +), and Read/Write (WRTX +). FCYX + controls a flip-flop on the memory timing control card which indicates whether a full-cycle or half-cycle memory operation is to be performed. WRTX + controls a gate on the memory timing control card which generates a sense strobe (SASX-) signal indicating whether a read/restore or clear/write operation is to be performed.

1.10 MEMORY BUFFER CARD

The memory buffer card provides memory signals with the drive current required for routing to and from all memory increments above 8K by applying each of the signals to driver circuits. The memory signals to these driver circuits consist of the W register bits (W00X- through W15X-), the first 13 L register bits (L00X + through L12X +), and the Read Sink Timing (RSTM-) signal. Refer to logic diagram 91D0297 in chapter X during the following memory buffer card description.

VT11-1384



2. TIMING SHOWN IS TYPICAL

Signals L00X + through L12X + are routed through driver circuits to become LB00 +through LB12 +. These signals are then routed to driver/sink switch cards in the expansion memories.

W00X- through W15X- are routed through the memory buffer card both to and from the expansion memories. During a clear/write operation, these W register bits are transferred from the CPU (cards 44P0592) and enter the memory buffer card. These signals are amplified by open-collector gates to become WB00- through WB15-. These buffered signals are then routed to the sense/inhibit cards in the expansion memories.

During a read/restore operation, signals WB00- through WB15- are transferred from the expansion memories and enter the memory buffer card. These signals are then inverted and gated by the RSTM- signal through open-collector NAND gates to become the W00X-through W15X- which are routed to the W register in the CPU (cards 44P0592).

1.11 MEMORY INTERFACE OPERATION

Addresses are sent to memory via the L bus, and data are sent to or from memory by the W bus. Refer to figures V-7 and V-8 for full- and half-cycle interface waveforms.

The CPU requests access to memory by raising a memory start pulse. The memory cycle begins after a decode delay. The memory performs either a read/restore or clear/write operation depending on the level of the control line write/read (WRTX +). For the read/ restore cycle, data are available on the W bus 420 nanoseconds after the leading edge of the memory start pulse. During the time interval of 550 to 950 nanoseconds after the leading edge of the memory start pulse, data on the W bus are written into memory in the write half cycle.

The memory can perform half-cycle or full-cycle operations, depending on the level of FCYX + . For a half-cycle operation, control line FCYX + from the CPU is at a low level causing the memory to stop after the read half cycle. The memory waits for the second memory start pulse before performing the write half cycle.

1.12 WRAP-AROUND ADDRESSING

Wrap-around addressing is available upon request as a standard feature in the 620/L-100 memory. This feature automatically prevents the CPU from trying to address data to or from nonexistent memory locations. Without the wrap-around feature, data read out of a nonexistent memory location result in zero and data written in are lost.



CHAPTER V MEMORY

V-12

VT11-1386



CHAPTER V MEMORY

V-13

Wrap-around addressing is implemented with jumper connections on the backplane connector of the memory timing control card (44P0599, slot 6) and the processor control 4 card (44P0593, slot 13). The jumpers connect to the memory address bits (L12X, L13X, and L14X) used in selecting a particular 4K memory increment. By grounding some or all of these memory address bits, wrap-around addressing of 4K, 8K, or 16K can be implemented. For 4K wrap-around, all three address bits are grounded; for 8K wrap-around, the two most significant address bits are grounded; for 16K wrap-around, only the most significant address bit is grounded. The wrap-around jumper pin assignments for the various memory sizes are listed in table V-1.

In a computer with a 4K memory (addresses 0 through 4,095) wired for 4K wrap-around addressing, each existing memory location can be addressed by its own address plus seven corresponding addresses in nonexistent memory. That is, location 0 is addressed by 0, 4,096, 8,192, 12,288, 16,384, 20,480, 24,576, and 28,672. For 8K wrap-around addressing, each existing memory location can be addressed by its own address plus three nonexistent memory addresses and, for 16K wrap-around addressing, its own address plus one nonexistent memory address.

Memory Size	Grounded Pins		
4K	Slot 13, pin 52 (L14X +) Slot 13, pin 50 (L13X +) Slot 6, pin 8 (L12X +)		
8K	Slot 13, pin 52 (L14X +) Slot 13, pin 50 (L13X +)		
16K	Slot 13. pin 52 (L14X+)		

Table	V 1.	Wrap Around	Addressing	Connections

Note: Remove wire from the pins before they are grounded.

1.13 LOADER PROTECTION

Loader protection is an optional feature to prevent writing into memory locations that contain the bootstrap loader and binary load/dump routines. (These memory locations can be read; however, provided there are no jump instructions included that would alter the contents.) The bootstrap loader and binary load/dump routines occupy the last 400 octal addresses of the computer memory. The first memory location occupied by these routines is X7400, where X represents 0 through 7 depending on the memory size of the computer system.

A toggle switch located behind the control panel in the lower left corner of the mainframe is used to enable and disable the loader protection circuit. When the switch is in the disable position, the loader protection circuit is disabled and all memory locations are available for storage. However, when the switch is in the enable position, this circuit prevents writing into the memory locations (X7400 through X7777) containing the bootstrap loader and binary load/dump routines.

The loader protection option, when enabled, may be operated in any one of the operating modes by modifying the wiring on the 620/L-100 backplane:

(1) Upon detection of an error, the write cycle is changed to a read cycle.

(2) Upon detection of an error, the write cycle is changed to a read cycle and the CPU goes to STEP.

(3) Upon detection of an error, the write cycle is changed to a read cycle and an interrupt is generated to the PIM.

The loader protection circuit is located on the memory timing and control card (refer to the lower-left portion of sheet 1, logic diagram 91D0363). Signals L08X + through L14X + are routed to the loader protection circuit. Signals L08X + through L11X + are at a high logic level for octal addresses 7400 and higher. Signals L12X + through L14X + are high when the address indicates the last 4K increment in the memory system. L12X +, L13X +, and L14X + pass through jumpers A, B, and C (which are installed at the factory according to the computer memory size as indicated in table V-2).

With the loader protection switch in the disable position, the Loader Protection Enable (LPEX +) signal is at a low logic level to disable the loader protection circuit. With the switch in the enable position, LPEX + is high to enable the circuit.

1.13.1 Store or Increment Memory Instructions

When executing the store or increment memory instructions with the loader protection circuit enabled, the following events occur if the memory location to be stored into is in the bootstrap and binary load/dump area. The read/write instruction (WRTX +) is forced to the low state. When the Set R Register (SETR +) signal changes to a high state, the SQP2 signal is in a low state and causes the computer to go into a step operation by generating the stop control (SOPX +) signal on card 44P0595.

1.13.2 Trap-In Operations

When executing a trap-in request with the loader protection circuit enabled, the following events occur if the memroy address provided by the trapping device is in the bootstrap and binary load/dump area. WRTX + and the Memory Start Pulse (MSPX +) are inhibited. When the Set W Register (STW1-) signal changes to a low state, the SQP2 signal is in a low state and causes the computer to go into a step operation by generating SOPX +.

Memory Size	Jumper			
4K	None			
8K	C to C			
12K	B to B			
16K	B to B and C to C			
20K	A to A			
24K	A to A and C to C			
28K	A to A and B to B			
32K	A to A, B to B, and C to			

Table V-2. Loader Protection Jumper Connections

С
SECTION 2 THEORY OF OPERATION

2.1 GENERAL

This section provides detailed circuit descriptions of the memory functional circuit blocks. Memory circuit card logic diagrams should be referred to during the descriptions; the document numbers are:

Card Type	Logic Diagram
Driver/sink switch (44P0578)	91C0346
Sense/inhibit (44P0506)	91D0285
Memory timing control (44P0599)	91D0363

2.2 TIMING CONTROL CIRCUITS

The timing control circuits are located on card 44P0599 and illustrated on sheet 1 of logic diagram 91D0363. The lower-left portion of sheet 1 illustrates the optional loader protection circuits (refer to section 1.13). Locations of mnemonics and circuit elements on logic diagram 91D0363 are provided in parentheses. For example, (1C8) indicates sheet 1, zone C8.

The input to the delay line (DL1) is designated E0; the delay line output taps are designated E1 through E25. Each output tap provides a 9-nanosecond delay.

2.2.1 Delay Line Timing

Refer to figure V-9 for delay line timing waveforms. When a high MSPX + pulse (1C8) is received from the CPU, signal IC11-3 goes low (MSCE + is always high). This negativegoing pulse causes the IC14 one-shot to generate a positive pulse. This positive pulse is approximately 140 nanoseconds wide as determined by R6 and C26. The trailing edge of the one-shot pulse sets the delay line input latch (IC17-8 is high) to form the leading edge of the delay line input pulse E0. When this positive transition reaches delay line tap E17, IC11-11 goes low (1C7) causing the delay line input latch circuit to reset (IC17-8 goes low). This determines the width of delay line input pulse E0 (nominally 170 nanoseconds).



VTII-1387





VTI1-1388



1

To provide timing for the last half of a full-cycle operation, a second delay line input pulse E0 is generated when delay line pulse E21 is gated with inverted delay line pulse E9 to produce a negative-going pulse at IC12-6 (1C8). This negative-going pulse causes the IC14 one-shot to generate another 140-nanosecond pulse. The trailing edge of the one-shot pulse again sets the delay line input latch to form the leading edge of the second E0 pulse. This second E0 pulse is then formed in the same manner as was the first.

During a half-cycle memory operation, only the delay line pulses for the first half of the memory cycle are generated. Refer to figure V-10 for the half-cycle timing waveforms. The low FCYX + signal (1C8) is inverted and then gated with the E2 and inverted E8 delay line pulses at IC10-12 (1C6). The resulting negative-going pulse resets the full-half cycle latch causing IC10-6 to go low. This low signal disables the IC12 gate (1C8) which prevents the IC14 one-shot and the delay line from producing a second positive pulse.

2.2.2 Read/Write Timing

Refer to figure V-11 for the read/write timing waveforms. A low TCRX- signal (1C8) produces a high signal at IC10-6 (1C5). When a high MSPX + pulse (1C8) is received from the CPU, the signal at IC11-3 goes low (MSCE + is always high, except during power up and power down) resulting in a low signal at IC10-8 to set flip-flop IC9 (1B4). With this flip-flop set, signal R is high and signal RXXX- is low indicating the read (or clear) portion of the memory cycle.

Flip-flop IC9 is toggled on the trailing edge of delay line pulse E25. This produces high W and RXXX signals (1B3) indicating the write (or restore) portion of the memory cycle. The trailing edge of the second E25 pulse changes the state of flip-flop IC9 back to the set condition to begin the next memory cycle.

2.3 DRIVER/SINK SWITCH TIMING

The driver/sink switch timing circuits are located on card 44P0578 and illustrated on sheet 9 of logic diagram 91C0346. The timing circuits consist of gates IC1, IC7, and IC12, and the circuits associated with transistors Q7 through Q20. The circuit consisting of transistors Q1 through Q6 is a memory data protection circuit, which disables the timing circuits during power-up and power-down conditions.



VT11-1389



The input signals are:

- a. SSLX- Stack select signal, selects a particular 8K memory increment. X represents a number from 1 through 4.
- b. L12X + Address bit 12, selects the first or second 4K stack of an 8K memory increment. L12X + low selects the first 4K stack (4K A); L12X + high the second 4K stack (4K B).
- c. RWT1- and RWT2- Timing signals for the X/Y read and write driver switch circuits.
- d. RSTM- Timing signal for the X and Y read sink circuits.
- e. WSTX- Timing signal for the X and Y write sink circuits.

The eight output signals (A, B, C, D, E, F, H, and K) provide drive currents for transformers in the driver and sink switch circuits (sheets 7 and 8 of logic diagram 91C0346). A description of each output signal follows.

- a. Output A is activated (Q7 conducts) when SSLX, RWT2-, and L12X + are low. The A output is routed to a group of eight positive-drive driver switches that are connected to the X and Y lines of a 4K-A stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through a Y line. During the write portion, the same driver switch routes current through an X line.
- b. Output B is activated (Q8 conducts) when SSLX-, RWT1-, and L12X + are low. The B output is routed to a group of eight negative-drive driver switches that are connected to the X and Y lines of a 4K-A stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through an X line. During the write portion, the same driver switch routes current through a Y line.
- c. Output C is activated (Q10 conducts) when SSLX- and RWT2- are low, and L12X + is high. The C output is routed to a group of eight positive-drive driver switches that are connected to the X and Y lines of a 4K-B stack. During the read portion of the memory cycle, one of these driver switches is selected to

route current through a Y line. During the write portion, the same driver switch routes current through an X line.

- d. Output D is activated (Q11 conducts) when SSLX- and RWT1- are low, and L12X + is high. The D output is routed to a group of eight negative-drive driver switches that are connected to the X and Y lines of a 4K-B stack. During the read portion of the memory cycle, one of these driver switches is selected to route current through an X line. During the write portion, the same driver switch routes current through a Y line.
- e. Outputs E and F are activated (Q15 and Q16 conduct) when SSLX- and RSTMare low.

The E output is routed to a group of eight sink switches that are connected to the X lines of the 4K-A and 4K-B stacks. During the read portion of the memory cycle, one of these sink switches is selected to route current through a selected X line of the 4K-A or 4K-B stack.

The F output is routed to a group of eight sink switches that are connected to the Y lines of the 4K-A and 4K-B stacks. During the read portion of the memory cycle, one of these sink switches is selected to route current through a selected Y line of the 4K-A or 4K-B stack.

f. Outputs H and K are activated (Q19 and Q20 conduct) when SSLX- and WSTXare low.

The H output is routed to a group of eight sink switches that are connected to the X lines of the 4K-A and 4K-B stacks. During the write portion of the memory cycle, one of these sink switches is selected to route current through a selected X line of the 4K-A or 4K-B stack.

The K output is routed to a group of eight sink switches that are connected to the Y lines of the 4K-A and 4K-B stacks. During the write portion of the memory cycle, one of these sink switches is selected to route current through a selected Y line of the 4K-A or 4K-B stack.

2.4 ADDRESS MULTIPLEXERS AND DECODERS

The address multiplexer and decoder circuits are located on card 44P0578 and illustrated on sheets 7 and 8 of logic diagram 91C0346. The multiplexer consists of the gate circuits IC3, 4, 7, and 8. The decoder circuits are designated IC2, 5, 9, and 11.

Address bits L00X + through L05X + are multiplexed with read/write signal RXXX. During the read sequence of the memory cycle, RXXX- is low; during the write sequence, it is high. The output of the multiplexer consists of the complement of address bits L00X +through L05X +. During the read sequence, the multiplexer applies the complement of L00X + through L02X + to decoder circuit IC9, and the complement of L03X + through L05X + to decoder circuit IC5. During the write sequence, the multiplexer applies the complement of L00X + through L02X + to decoder circuit IC5, and the complement of L03X + through L05X + to decoder circuit IC9. Figures V-12 and V-13 illustrate the multiplexing of address bits representing an octal 45 (100 101). The gates designated with an R are enabled during the read sequence and, the W gates, during the write sequence.

Each decoder circuit consists of a Texas Instruments SN7442N BCD to decimal decoder (figure V-14). One of the four inputs (pin 12) is connected to ground. Two of the ten outputs (pins 10 and 11) are not used.

Because the multiplexed codes are in complement form, the outputs of decoder circuits IC5 and IC9 are wired in the reverse order from the outputs of IC2 and IC11. Only one of the eight outputs of each decoder circuit is activated (low level) for a particular 3-bit input code. Figures V-15 and V-16 illustrate read and write decoding for an octal address of 2345. Mnemonics for the active output of each decoder circuit are indicated.

2.5 DRIVER/SINK SWITCHES

The driver/sink switches are located on card 44P0578, and illustrated in block diagram form on sheets 7 and 8 of logic diagram 91C0346. On the logic diagram, the driver switches are represented by the four circuit blocks designated circuit 1 through circuit 4. Descriptions for each of the four circuit blocks are listed below.

a. Circuit 1 consists of eight positive-drive, common-anode driver switches for the 4K-A stack. The positive-drive designation indicates that the collectors of the driver switches are connected to the positive current source. The common-anode designation indicates that the emitter of each driver switch is connected to the anodes of two groups of diodes in the 4K-A stack. One group consists of eight X line diodes; the other, eight Y line diodes. Circuit 1 is enabled when L12X + and RWT2- are low. During the read sequence, one of these driver





Figure V-12. Read Multiplexing For Octal 45



VT11-1344

Figure V-13. Write Multiplexing For Octal 45

V-25





Figure V-14. Decoder Logic Diagram and Pin Assignment

2



NOTE: THE DESIGNATIONS IC2, IC5, IC9, AND IC11 REFER TO LOGIC DIAGRAM 91C0346

VT11-1345



V·27



NOTE: THE DESIGNATIONS IC2, IC5, IC9, AND IC11 REFER TO LOGIC DIAGRAM 91C0346

VTI1-1346

Figure V-16. Write Decoding of Octal Address 2345

switches is selected to route current through a Y line; during the write sequence, the same driver switch routes current through an X line.

- b. Circuit 2 consists of eight positive-drive, common-anode driver switches for the 4K-B stack. The collectors of these driver switches are connected to the same positive current source used by circuit 1. The emitter of each driver switch is connected to the anodes of the two groups of diodes in the 4K-B stack. Circuit 2 is enabled when L12X + is high and RWT2- is low. During the read and write sequences, the selected circuit 2 driver switch routes current through the X and Y lines in the same manner as the selected driver switch of circuit 1.
- c. Circuit 3 consists of eight negative-drive, common-cathode driver switches for the 4K-A stack. The negative-drive designation indicates that the emitters of the driver switches are connected to the negative current source. The commoncathode designation indicates that the collector of each driver switch is connected to the cathodes of two groups of diodes in the 4K-A stack. One group consists of eight X line diodes; the other, eight Y line diodes. Circuit 3 is enabled when L12X + and RWT1- are low. During the read sequence, one of these driver switches is selected to route current through a selected X line. During the write sequence, the same driver switch routes current through a Y line.
- d. Circuit 4 consists of eight negative-drive, common-cathode driver switches for the 4K-B stack. The emitters of these driver switches are connected to the same negative current source used by circuit 3. The collector of each driver switch is connected to the cathodes of the two groups of diodes in the 4K-B stack. Circuit 4 is enabled when L12X + is high and RWT1- is low. During the read and write sequences, the selected circuit 4 driver switch routes current through the X and Y lines in the same manner as the selected driver switch of circuit 3.

On the logic diagram, the sink switches are represented by the four circuit blocks designated circuits 5 through 8. Descriptions for each of the four circuit blocks are listed below.

a. Circuit 6 consists of eight X write sink switches for the 4K-A or 4K-B stacks. The emitters of these sink switches are connected to -12 volts. Circuit 6 is enabled when WSTX- is low to allow the selected sink switch to route write current through an X line of the 4K-A or 4K-B stack.

- b. Circuit 8 consists of eight X read sink switches for the 4K-A or 4K-B stacks. The collectors of these sink switches are connected to +12 volts. Circuit 8 is enabled when RSTM- is low to allow the selected sink switch to route read current through an X line of the 4K-A or 4K-B stack.
- c. Circuit 5 consists of eight Y read sink switches for the 4K-A or 4K-B stacks. The emitters of these sink switches are connected to -12 volts. Circuit 5 is enabled when RSTM- is low to allow the selected sink switch to route read current through a Y line of the 4K-A or 4K-B stack.
- d. Circuit 7 consists of eight Y write sink switches for the 4K-A or 4K-B stacks. The collectors of these sink switches are connected to +12 volts. Circuit 7 is enabled when WSTX- is low to allow the selected sink switches to route write current through a Y line of the 4K-A or 4K-B stack.

Address bits 0 through 12 are decoded in four groups of three bits each. L00X + through L02X + select one of eight X read/X write driver switch pairs, L03X + through L05X + slect one of eight Y read/Y write driver switch pairs, L06X + through L08X + select one of eight X read/X write sink switch pairs, and L09X + through L11X + select one of eight Y read/Y write sink switch pairs. Through the diode-decoding matrix on the memory stack card, the eight pairs of XY driver switches and eight pairs of X sink switches select one of 64 X drive lines. The same eight pairs of XY driver switches and 8 pairs of Y sink switches select one of 64 Y drive lines. The word at the intersection of the X and Y drive lines is addressed.

2.5.1 Driver Switch Circuits

Detailed schematics of the driver switch circuits appear on sheets 3 and 4 of logic diagram 91C0346.

The circuits designated 1 and 2 have input signals consisting of:

- a. Transformer drive current from the driver/sink switch timing circuits (outputs A or C) that is applied to one end of the transformer primaries via pin 17.
- b. Decoded signals PD0 through PD7 that are applied to the other ends of the transformer primaries via pins 1 through 8.

One of the eight driver switches is activated when the transformer drive current is present at pin 17, and one of the decoded signals goes low. This allows current to flow in the transformer turning on the associated transistor. With the transistor on, the positive current source (pin 18) is routed through the Y line during a read sequence and the X line during a write sequence. Circuit 1 is used for the 4K-A stack and circuit 2 for the 4K-B stack.

The circuits designated 3 and 4 have input signals consisting of:

- a. Transformer drive current from the driver/sink switch timing circuits (outputs B or D) that is applied to one end of the transformer primaries via pin 17.
- b. Decoded signals ND0 through ND7 that are applied to the other ends of the transformer primaries via pins 1 through 8.

One of the eight driver switches is activated in the same manner as for circuits 1 and 2. When a transistor in circuit 3 or 4 turns on, the negative current source (pin 18) is routed through the X line during a read sequence and the Y line during a write sequence. Circuit 3 is used for the 4K-A stack and circuit 4 for the 4K-B stack.

2.5.2 Sink Switch Circuits

Detailed schematics of the sink switch circuits appear on sheets 5 and 6 of logic diagram 91C0346. Like the driver switches, the input signals of the sink switches consists of transformer drive currents (at pin 17) and decoded signals (at pins 1 through 8). A particular sink switch is activated in the same manner as the driver switches. When a transistor in circuit 5 turns on, a path is provided to sink the read current of a Y line in the 4K-A or 4K-B stack. When a transistor in circuit 7 turns on, a path is provided to sink the write current of an X line in the 4K-A or 4K-B stack. When a transistor in circuit 7 turns on, a path is provided to sink the write current of a X line in the 4K-A or 4K-B stack. When a transistor in circuit 8 turns on, a path is provided to sink the read current of an X line in the 4K-A or 4K-B stack. When a transistor in circuit 8 turns on, a path is provided to sink the read current of an X line in the 4K-A or 4K-B stack. When a transistor in circuit 8 turns on, a path is provided to sink the read current of an X line in the 4K-A or 4K-B stack.

2.6 CURRENT SOURCE CIRCUITS

,

The current source circuits are located on card 44P0578 and illustrated on sheet 10 of logic diagram 91C0346. The circuits consist of positive and negative current source networks and associated temperature-compensating circuits.

The positive current source network consists of resistors R37, R40, R42, and transistor Q23. A nominal current source of 380 mA is produced at point L and is routed to the positive-drive driver switches. Transistors Q21 and Q22, zener diode CR7, thermistor RT1,

resistors R36, R41, and potentiometer R39 form a temperature compensating network which causes the driver current to vary inversely with temperature.

Except for the direction of current flow, the negative current source circuit operates in the same manner as the positive current source circuit. A nominal negative 380 mA current is produced at point M and is routed to the negative-drive driver switches.

Using potentiometers R39 and R47, the positive and negative drive currents are adjusted at the factory for optimum memory operation.

2.7 SENSE/INHIBIT TIMING

The sense/inhibit timing circuit is located on card 44P0506. It is illustrated at the upper left of sheet 1, logic diagram 91D0285.

The circuit is enabled when its associated 4K memory stack is selected. The mnemonic SSLX- represents one of four stack select signals (SSL1- through SSL4-) that select a particular 8K memory increment. These signals originate on the DM112 card where they are designated MSC1 + through MSC4 +. The mnemonic INHE-X represents one of two inhibit enable signals (INHE-0 and INHE-1) that select the 4K-A or 4K-B stack of the selected 8K increment.

The Sense Amplifier Strobe (SASX-) signal from the memory timing control card is used to produce the SAS1 and SAS2 signals. SAS1 strobes the outputs of the sense amplifiers for data bits 0 through 7; SAS2 strobes the outputs of the sense amplifiers for data bits 8 through 15.

The Inhibit Timing (INHT-) signal originates from the memory timing control card where it is designated WSTX-. INHT- is used to produce the INHT1 and INHT2 signals. INHT1 is a timing pulse for the inhibit drivers of data bits 0 through 7; INHT2 is a timing pulse for the inhibit drivers of data bits 8 through 15. Refer to figure V-17 for sense/inhibit timing waveforms.

2.8 SENSE/INHIBIT DATA LOOP OPERATION

The schematics and block diagrams for the sense amplifiers and inhibit drivers appear on sheets 2 and 3 of logic diagram 91D0285. The sense amplifiers and their associated networks are designated as circuits 1, 2, 4, 5, 7, 8, 10, and 11; the inhibit drivers as circuits 3, 6, 9, and 12. Sections 2.8.1 and 2.8.2 provide circuit descriptions of the sense/inhibit data loop for bit 15 (refer to figure V 5 in section 1.8).



5711-1390



2.8.1 Read/Restore Operation

During a read/restore operation, the sense amplifier of circuit 11 senses the state of the bit 15 core by comparing the voltage on the sense lines (S15X and S15X-) with the predetermined threshold voltage. The threshold voltage originates from the \pm 5-volt supply and potentiometer R3 (sheet 1 of 91D0285). R3 is adjusted at the factory for a reference voltage of 3.1 volts (at pin 3 of R3). The reference voltage is applied to pin 1 of the sense amplifier resistor network where it is divided to become the threshold voltage at pin 5 (approximately 20 millivolts). The output of the sense amplifier is strobed by the sense amplifier strobe signal SAS2 and buffered by an open-collector gate (IC11) to provide a wire-OR capability.

When the bit 15 core is one, the sense amplifier generates a narrow positive pulse at pin 7 of circuit 11. This produces a low signal at IC11-8 which sets the bit 15 flip-flop of the memory data register (card 44P0592) to a low state (one state). The low signal at IC11-8 also produces a low signal at IC12-12 which prevents the bit 15 inhibit driver from turning on. Thus, during the restore sequence, the write currents on the X and Y lines restore the core to the original one state.

When the bit 15 core is zero, the sense amplifier output at pin 7 of circuit 11 is low. This

causes the signal at IC11-8 to remain at a high level, indicating that bit 15 is zero. During the restore sequence, the high signal at IC11-8 is gated with a high INHT2 signal to produce a positive pulse at IC12-12. This turns on the bit 15 inhibit pre-driver which enables the bit 15 inhibit driver to produce an inhibit current at pin 9 of circuit 12 (D15X). The inhibit current prevents the write currents on the X and Y lines from switching the bit 15 core to a one state.

2.8.2 Clear/Write Operation

During the clear/write operation, a high WRTX + signal from card 44P0593 is sent to the memory timing control card (44P0599). This prevents the memory timing control circuits from generating the sense amplifier strobe signal SASX. This disables the sense amplifier, and results in a low signal at pin 7 of circuit 11 and a high signal at IC11-8 (W15X- is zero) during the clear sequence.

During the write sequence, the state of W15X- is determined by the state of the bit 15 flip-flop in the memory data register (card 44P0592). If bit 15 is to be a one (W15X- low), a low signal is produced at IC12-12 to prevent the bit 15 inhibit driver from turning on. Thus no inhibit current is generated, and the bit 15 core is set to a one state. If bit 15 is to be a zero (W15X- high), a high signal is produced at IC12-12 to turn on the bit 15 inhibit driver. The inhibit current at pin 9 of circuit 12 (D15X) prevents the write currents on the X and Y lines from switching the bit 15 core to a one state.

SECTION 3 MAINTENANCE

3.1 GENERAL

This section provides preventive and corrective maintenance information for the 620/L memory system. Refer to the maintenance section of chapter IV for recommended test equipment and troubleshooting information.

3.2 **PREVENTIVE MAINTENANCE**

Preventive maintenance for the memory consists of inspection, cleaning, adjustments, and running the memory test program as described below.

- a. Check memory circuit card connectors for proper seating.
- b. Remove dust and dirt from the memory interior by applying a stream of low-velocity air. Use extreme care when cleaning in the area of the core stacks.
- c. Check and adjust the power supply voltages using a voltmeter accurate to within 2 percent. The voltages can be measured at the driver/sink switch card backplane connector (slot 3 of mainframe) as follows:
 - 5V at pin 115 + 5V at pin 116 - 12V at pin 113 + 12V at pin 119
- d. Adjust potentiometer R3 on the sense/inhibit card for a 3.1-volt reference voltage at pin 3 of R3 (TPI).
- e. Run the 620 memory test program (part number 92A0107-004). Refer to the 620 Test Programs Manual (98 A 9952 060) for operating instructions.

3.3 CORRECTIVE MAINTENANCE

A malfunction can be isolated to a particular 4K memory increment by running the memory test program. Fault isolation to a specific circuit card can then be accomplished by replacing cards of the malfunctioning memory increment with corresponding cards from a memory increment that operates correctly. Only one driver/sink switch card is required for an 8K memory increment. If this card is faulty, the memory test program can detect errors in two 4K memory increments. When the faulty memory card is found, it can be installed on an extender card 44P0540 to make it available for troubleshooting. Figure V-18 illustrates typical waveforms to be observed at test points on the memory timing control card. Figures V-19 through V-21 show photographed waveforms observed on cards 44P0599, 44P0506, and 44P0578.

CAUTION

Never remove or install any circuit card or remove or connect any connector while power is applied to the memory.



V-37



- NOTE: 1. FOR THE ABOVE WAVEFORMS, THE OSCILLOSCOPE SWEEP TIME IS SET TO 100 NANOSECONDS/CM
 - 2. MSPX+ IS THE MEMORY START PULSE AT PIN 90 ON CARD 44P0599 (MAINFRAME SLOT 6). THE OSCILLOSCOPE IS SET TO 5 VOLTS/CM
 - 3. EO IS THE INPUT PULSE TO THE DELAY LINE AT TP1 ON CARD 44P0599. THE OSCILLOSCOPE IS SET TO 2 VOLTS/CM
 - 4. R IS ONE OUTPUT OF THE READ/WRITE FLIP-FLOP AT TP2 ON CARD 44P0599. THE OSCILLOSCOPE IS SET TO 2 VOLTS/CM

1/111-1392

Figure V-19. Memory Timing Control Card Waveforms



NOTES:

1. FOR THE ABOVE WAVEFORMS, THE OSCILLOSCOPE SWEEP TIME IS SET TO 100 NANOSECONDS/CM

- 2. MSPX+ IS THE MEMORY START PULSE AT PIN 90 ON CARD 44P0599 (MAINFRAME SLOT 6). THE OSCILLOSCOPE IS SET TO 5 VOLTS/CM
- 3. SASI IS THE SENSE AMPLIFIER STROBE PULSE AT TP8 ON CARDS 44P0506 (MAINFRAME SLOTS 2 AND 5). THE OSCILLOSCOPE IS SET TO 2 VOLTS/CM
- 4. INHTI AND INHT2 ARE THE INHIBIT TIMING SIGNALS AT TP7 AND TP2 ON CARDS 44P0506 (MAINFRAME SLOTS 2 AND 5). THE OSCIL-LOSCOPE IS SET TO 2 VOLTS/CM

VTI1-1393

Figure V-20. Sense/Inhibit Card Waveforms



NOTES: 1. FOR THE ABOVE WAVEFORMS, THE OSILLOSCOPE SWEEP TIME IS SET TO 100 NANOSECONDS/CM

- 2. MSPX+ IS THE MEMORY START PULSE AT PIN 90 ON CARD 44P0599 (MAINFRAME SLOT 6). THE OSCILLOSCOPE IS SET TO 5 VOLTS/CM
- 3. THE CURRENT SOURCE PULSES ARE THE POSITIVE AND NEGATIVE CURRENT SOURCES ON THE CARD 44P0578. THE SIGNALS ARE CURRENT PULSES FLOWING THROUGH THE WIRES CONNECTED TO POINTS LAND M ON SHEET 10 OF LOGIC DIAGRAM 91C0346. THE OSCILLOSCOPE IS SET TO 200 MILLIAMPERES/CM

VT11-1394

Figure V-21. Driver/Sink Switch Card Waveforms

CHAPTER VI

DIRECT MEMORY ACCESS AND INTERRUPT

١

SECTION 1 FUNCTIONAL DESCRIPTION

1.1 GENERAL

The direct memory access and interrupt circuits (DMA/I), contained on the circuit card 44P0023, allow I/O data transfers to occur under external control.

The direct memory access circuits (DMA), when used with the optional BIC, allow peripheral devices on the I/O bus to transfer data to or from computer memory while temporarily halting the processing of the stored program. The program remains halted for 1.66 microseconds or 1-3/4 computer cycles. The cycle-stealing procedure does not disturb the contents of the operation registers (A, B, X, and P); thus, the program can proceed normally at the conclusion of the data transfer. This process is referred to in this manual as trapping. To preclude excessive preemption of the computer time from the stored program, one program instruction is performed between each successive trap. Data can be transferred between the computer memory and devices with this method at rates up to 382,720 words per second.

The interrupt circuits allow certain computer options (PF/R, RTC, PIM, and BIC), on a priority basis, to request the computer to execute an instruction independent of the program in progress. When two or more interrupt requests are received simultaneously, the hard-wired system priority scheme determines which option has priority. During the interrupt, the computer is directed to a memory address specified by the interrupting option and, then, executes the instruction stored in that location. Execution of any instruction stored in memory, except an I/O command, can be requested. Normally, the instruction is a jump and mark (JMPM) command, which results in the processing of an I/O subroutine.

The DMA/I consists of an interrupt/trap detect, interrupt/trap sequencer, and data output gating sections as illustrated in figure VI-1. The interrupt/trap detect section detects the presence of a trap or interrupt request, provides proper detect timing, and inhibits detection of traps or interrupts under certain conditions. The interrupt trap sequencer section controls critical CPU functions in the proper sequence to perform an interrupt, trap-in, or trap-out. The data output gating section controls the transfer of data during trap-out.

1.2 TRAPS

Traps from selected devices can be used to input a word of data directly to a selected memory address (trap-in) or to read out a word from the computer memory (trap-out); this delays the stored program for 1.66 microseconds. Data transferred in this manner does not disturb the contents of the operation registers, thus enabling the program to proceed normally at the conclusion of the transfer. Only one word of data can be transferred during each trap, and a minimum of 1.0 microsecond is required for the main program between trap sequences. Thus, the maximum data transfer rate is one word each 2.61 microseconds, or 382,720 words per seconds.

When a trap request from a device is received by the DMA, it is detected unless a specific inhibit signal is present. Figure VI-2 shows the general timing sequence used in detecting and processing a trap-out request.

When a Trap-Out Request (TPOX-I) is detected, the first sequence flip-flop (ICLX) is set. This sets the interrupt acknowledge flip-flop, placing signal IUAX-I on the L/O bus to notify the requesting device that its request has been acknowledged. The peripheral device then places the desired memory address on the E bus, from which it is gated by the computer into the L (memory address) register, via the C bus. A Function Ready (FRYX-I) signal is



Figure VI-1. DNA/I Functional Block Diagram



VT11-1395

Figure VI-2. Trap-Out Timing Sequence

VI-3

then placed on the E bus by the computer. The requesting device removes the memory address from the E bus on the trailing edge of FRYX-I. A memory cycle is initiated, bringing the desired data from memory into the W register, from which it is gated onto the E bus, via the A and C buses. A Data Ready (DRYX-I) signal then gates the data from the E bus into the data register of the requesting device, after which TPOX-I and IUAX-I are removed from the E bus, flip-flop ICLX is reset, and the trap sequence is ended.

Figure VI-3 shows the timing sequence for processing a trap-in request. When a Trap-In Request (TPIX-I) is detected, flip-flop ICLX is set, and IUAX-I is generated, acknowledging the request. The device then places the desired memory address on the E bus, from which it is gated by the computer into the L register, via the C bus. The device then removes the address from the E bus on the trailing edge of FRYX-I. The W register is cleared to receive the input data. The device places the data on the E bus, where it is gated onto the C bus. The data are then gated into the W register by DRYX- for storage in the memory address specified by the trap address in the L register. The signals on the I/O bus are then removed and flip-flop ICLX is reset, ending the trap-in sequence.

1.3 INTERRUPTS

Figure VI-4 shows timing sequences for detecting and processing interrupts. When an Interrupt Request (IURX-I) signal from an option is received, it is detected unless a specific inhibit signal is present. Detection of the interrupt request sets flip-flop ICLX +. This immediately sets the Interrupt Acknowledge (IUAX-I) flip-flop, notifying the interrupting device that its interrupt has been acknowledged. The device then places a memory address on the E bus, from which it is gated by the computer into the L register, via the C bus. A memory start clock signal is then initiated, bringing the contents of the memory address (the interrupt instruction) into the W register. During the first half of the memory cycle, the instruction that was interrupted is executed by the CPU. During the second half of the memory cycle, the interrupt instruction is transferred from the W register to the U register and examined to determine whether it is a one-word or two-word instruction. One-word instructions are executed at the completion of the memory cycle. If a two-word instruction is indicated, the memory address from the E bus is strobed onto the C bus, where it is incremented and placed in the L register. A new memory cycle is then initiated, bringing the second word to the U register. If the interrupt instruction is a JMPM, an Interrupt Jump (IUJX-I) signal is generated, inhibiting the interrupt request capability of the controllers until reenabled by the program.



VTI1-1396

Figure VI-3. Trap-In Timing Sequence

VI-5



 $|| \ell|$

1

1.4 DATA OUTPUT GATINGS

The data output gating section in the DMA provides sequence control signals for data being transferred from memory to an interrupting device (trap-out). The signal flow path is shown in figure VI-5.

The data word is transferred to the W register at the beginning of the memory cycle. TDOX +, a sequence signal generated by the DMA, gates the data word onto the A bus, and from there automatically to the C bus. It is then gated onto the E bus for transfer to the requesting device by EBDX +. This signal is generated in the CPU as a result of EBD1 from the DMA.

1.5 UNINTERRUPTABLE SEQUENCES

Certain restrictions regarding the use of traps or interrupts by devices must be considered by the programmer when preparing program routines involving traps or interrupts. This section describes the conditions under which interrupt and trap requests are not recognized.

If two or more trap or interrupt requests occur on the same trailing edge of the interrupt



VT11-0110

Figure VI-5. Trap-Out Data Path

clock (IUCX-I), the system priority scheme determines which interrupting device has the highest priority and allows only that interrupt or trap request to remain.

Interrupt or trap requests can be raised by an external device only on the trailing edge of IUCX-I. When a trap or interrupt request has been recognized, IUCX-I is held true for the remainder of the trap or interrupt operation. Thus, it is impossible for a trap or interrupt request to occur while a current trap or interrupt is in process.

1.5.1 Interrupt Requests

When program loops contain only uninterruptable instructions, interrupts cannot occur. Thus, when recognition of an interrupt is imperative (such as with the PF/R), at least one No Operation (NOP) instruction must be added to such loops. Two NOP instructions are required after two or more external control (EXC) instructions.

The conditions under which interrupt requests are not recognized are listed below, with the significant inhibiting term in each case given in parentheses.

- a. During the operand cycle of an Increment Memory and Replace (INR) instruction (FEIX +).
- b. At the beginning of a Halt (HLT) instruction (FEIX +).
- c. During addressing cycles (including indirect addressing) that occur during jump, jump and mark, execute, or sense instruction when the jump condition is met (JCMX-).
- d. During any I/O instruction (K3XX-).
- e. Until at least one interruptable instruction has occurred after an EXC instruction (FRCX-).
- f. During any shift instruction [$(K2XX + \cdot AC4X +)$ negated].
- g. During a shift that is a part of a multiply or divide operation (SHC3-).
- h. For one cycle immediately following a shift operation during which a trap occurred (TOSX-).

i

- i. During a manual step (SOPX-).
- j. In step mode, i.e., when halted (ROHX-).
- k. When a manual or programmed halt is in process (HTCX-).
- I. Until run mode has been fully entered (STRX-).
- m. At times other than during the timing window consisting of phase clock false and fetch instruction true (PHCX-, FEIX +).

1.5.2 Trap Requests

The following are the conditions under which trap requests are not recognized, with the significant inhibiting term in each case given in parentheses at the end of each statement.

- a. During the data transfer portion of any I/O instruction (FRCX-).
- b. During the operand access portion of an INR instruction (IMCX-).
- c. During a manual step (SOPX-).
- d. When halted (EPHX +).
- e. At times other than during the timing window consisting of phase clock true and execute phase true (PHCX +; EPHX +).

SECTION 2 INTERFACE DATA

2.1 GENERAL

This section describes I/O interface, trap and interrupt sequences, and CPU interface signals.

2.2 I/O INTERFACE

The DMA/I interfaces with the devices via the I/O bus using the standard E bus lines (EBXX) plus the following control lines: IUAX-I, IURX-I, TPOX-I, TPIX-I, IUCX-I, and IUJX-I. The lines are logically true at 0V and logically false at +3V. A total of ten receivers or drivers can be connected to each control line.

2.2.1 Interrupt Acknowledge (IUAX-I)

This control signal is set true by the CPU to acknowledge the receipt of an interrupt, a trap-in, or a trap-out. The interrupting or trapping device can transfer an address to the computer and receive data from or send data to the computer only when this control signal is true. IUAX-I also inhibits device address decoding in every device during the address phase of an interrupt or DMA operation. This prevents the device from interpreting the lower-order bits of a memory address as a device address.

2.2.2 Interrupt Request (IURX-I)

By setting IURX-I true, the interrupting device requests the CPU to execute an instruction. The address of this instruction is placed on the E bus by the interrupting device upon receipt of IUAX-I from the computer.

2.2.3 Trap-out Request (TPOX-I)

By setting TPOX-I true, the trapping device requests the CPU to transfer one word of data from memory. The address of this word is placed on the E bus by the controller upon receipt of IUAX-I from the computer.

2.2.4 Trap-In Request (TPIX-I)

By setting TPIX-I true, the trapping device requests the CPU to transfer one word of data to memory. The address of this word is placed on the E bus by the device upon receipt of IUAX-I from the computer.

2.2.5 Interrupt Clock (IUCX-I)

This control signal is a 0.58-MHz clock from the CPU and is disabled by IUAX-I. When IUAX-I is false, the clock is present on the IUCX-I line. When IUAX-I is true, IUCX-I is held true. The true-to-false transition of IUCX-I sets the request flip-flops (IURX-I, TPOX-I, and TPIX-I) in the respective device.

2.2.6 Interrupt Jump (IUJX-I)

This control signal from the CPU inhibits interrupts from PIMs that occur after a jump and mark instruction when that instruction is the result of an interrupt request. This signal becomes true 1.425 microseconds from the false-to-true transition of IUAX-I and remains true for 237.5 nanoseconds (the PIM stays inhibited and is re-enabled under program control).

2.3 TRAP-OUT AND TRAP-IN SEQUENCES

A controller communicating with the DMA must generate or respond to the following signals: IUAX-I, TPOX-I, TPIX-I, IUCX-I, FRYX-I, DRYX-I, and EBNX-I, plus Priority-In (PRMX-I) and Priority-Out (PRNX-I) signals. The trap-out and trap-in sequences contain three phases: request, address, and data. Refer to figures VI-6 and VI-7 during the description.

2.3.1 Request Phase

The requesting device having the highest priority generates a cycle-stealing request (sets TPOX-I or TPIX-I true) on the trailing edge of IUCX-I and waits for IUAX-I from the computer.

2.3.2 Address Phase

.

IUAX-I is received by the requesting device, thereby holding IUCX-I true. The device then places the memory address, into or from which data are to be read, on the E bus and waits for the trailing edge of FRYX-I.


VT11-1398

Figure VI-6. Trap-Out Timing

VI-12

CHAPTER VI DIRECT MEMORY ACCESS AND INTERRUPT



 T_0 is the start of the input sequence.

Logic levels: true = 0V dc, false = +3V dc.

TPIX-I is normally off at T1440; it must be off by T1600

EB(n)-I (memory address) is normally on at T_0 ; it must be on by T_{380} . It is normally off at T $_{720}$; it must be off by T $_{920}$.

EB(n)-I (input data) is normally on at T₇₂₀; it must be on by T₁₀₀₀. It is normally off at T₁₄₄₀; it must be off by T₁₆₀₀.

VT11-1399

Figure VI-7. Trap-In Timing

VI-13

2.3.3 Data Phase

At the trailing edge of FRYX-I, the device removes the address from the E bus. Data are then placed on the E bus by either the computer or the requesting device. These data are gated into the device or into the computer at the trailing edge of DRYX-I. All signals are removed from the bus when IUAX-I goes false.

2.4 INTERRUPT SEQUENCES

A controller communicating with the interrupt circuits must generate or respond to the following signals: IUAX-I, IUCX-I, IURX-I, EBNX-I, PRMX-I, and PRNX-I. The interrupt sequence contains two phases: request and address. Refer to figure VI-8 during the description.

2.4.1 **Request** Phase

The requesting option having the highest priority generates an interrupt request (sets IURX-I true) on the trailing edge of IUCX-I. The option then waits for IUAX-I from the computer.

2.4.2 Address Phase

When the CPU recognizes the request, it sets IUAX-I true, thus holding IUCX-I true. Upon receipt of IUAX-I from the computer, the requesting option places the address containing the instruction to be executed on the E bus. The instruction at this address can be any except an I/O instruction. In the case of a two-word instruction, the CPU ORs a one into bit 0 of the second word, making this address an odd number. The address placed on the E bus by the requesting option must be an even number. If the instruction is JMPM, the device receives IUJX-I from the computer. IUJX-I resets the master enable in every option capable of making a request (except the RTC), thereby inhibiting further interrupts from these options during the subsequent subroutine. The address phase ends when IUAX-I becomes false. All signals are removed from the bus at this time.

2.5 CPU INTERFACE SIGNALS

Signals from the CPU to the DMA/I are described in table VI-1. Signals from the DMA/I to the CPU are listed in table VI-2.



IUJX-I is present for a jump and mark instruction.

VT11-1400



Table VI-1. DMA Signals from the CPU

Signal	Description
ACOX +	Address code 0
AC2X +	Address code 2
AC4X +	Address code 4
¢L1X +	Clock 1
DRYX +	Data Ready
EJIX-	Execute jump instruction
EPHX	Execute phase instruction
FEIX +	Fetch instruction
FRCX-	Function ready control
FRYX +	Function ready
HTCX	Halt control
IAPX +	Instruction cycle address phase
IMCX-	Increment memory
JCMX-	Jump condition met
K1XX +	Class code 1
K2XX +	Class code 2
K3XX +	Class code 3 (any I/O instruction)
MCLX +	Master clock
PHCX	Phase clock
ROHX +	Reset on halt
SHC3	Shift control enable
SHFX-	Shift
SOPX	Stop
SYRT +	System reset
WXXX-	W register bits 00 through 17

Table VI-2. DMA Signals to the CPU

Signal	Description
ABXX-	A bus bits 00 through 17
CW1X-	Clear W register
EBD1-	E bus drive
EBR1-	E bus receive
EMRX +, EMRX	E and M bus receive
FCYX-	Full cycle
ICLX-	Inhibit clock
IIAX-	Increment interrupt address
IUAX+, IUAX-	Interrupt acknowledge
IUCX +	Interrupt clock
IUJX +	Interrupt jump
MDN2 +	Multiply/divide negative
PHC3-	Phase clock inhibit
SW1X-	Set W register
TAIX-	Trap address in
TDIW-	Trap data in write
TOSX-	Trap on shift
TRSC	Trap start clock

SECTION 3 THEORY OF OPERATION

3.1 GENERAL

The theory of operation for the DMA-I is divided into three functional elements: interrupt/trap detection, interrupt trap sequencer, and data output gating. The DMA/I logic diagram 91D0362 should be referred to during the description. Throughout the description, logic diagram locations of the mnemonics are given in parentheses. For example, TPRX- (1C1) means that TPRX- appears on sheet 1 in zone C1 of the logic diagram. The DMA/I mnemonics are described at the end of this section.

3.2 INTERRUPT/TRAP DETECTION

When IURX-I (1C4) is received on the I/O bus, it is inverted to form IURX+, which enables the interrupt detection logic. An interrupt will then be detected at the first Master Clock (MCLX+) (1C3) when Phase Clock Minus (PHCX-) (2D8) and Fetch Instruction Cycle (FEIX+) (1D5) are both true, provided no inhibiting condition exists. When detection occurs, the first sequencer flip-flop (ICLX) (1C3) is set.

When TPOX-I or TPIX-I (1C2) is received on the I/O bus, it produces TPOX + or TPIX +, which enables the trap detection logic. A trap will then be detected at the first MCLX + when PHCX + (2D7) and Execute Phase (EPHX +) (1C5) are both true, provided no inhibiting condition exists. When detection occurs, flip-flop ICLX is set.

3.3 INTERRUPT/TRAP SEQUENCER

The interrupt/trap sequencer functions consist of three sections: interrupt, trap out, and trap in.

3.3.1 Interrupt

The description of the interrupt function of the interrupt/trap sequencer is presented in terms of MCLX + periods. Refer to figures VI-9 and VI-10 for the interrupt flow diagram and the interrupt timing diagram, both of which reference the appropriate MCLX + periods.

During clock period 1; both FEIX + and PHCX- are true, IURX + is true, and no interrupt inhibits are present.



VT11-0111

•.

.

Figure VI-9. Interrupt Flow Diagram

VI-19



Figure VI-10. Interrupt Timing Diagram

On the trailing edge of MCLX + at the beginning of period 2, the Inhibit Clock (ICLX) (1C3) flip-flop is set. The Interrupt Acknowledge (IUAX) (1C6) flip-flop is immediately set by ICLX + (1C7) going true. Interrupt Clock (IUCX +) (1B4) is held true for the duration of IUAX +. ICLX- (1C3) prevents Clock 1 (CL1X +) (1B7) from occurring at the end of this period.

The ICLX flip-flop is reset on the trailing edge of MCLX + at the beginning of the third period. This removes the dc set from the IUAX flip-flop and prevents the IUAX (1C6) flip-flop from setting. The IUAC flip-flop is not used in the interrupt sequence. Also, on the trailing edge of the third master clock pulse, Interrupt/Trap Timing flip-flop 1 (IT1X) (2D7) is set. This, in turn, causes the E and M Bus Receive (EMRX-) (1B2) signal and the Trap Address In (TAIX-) signal to go true. EMRX- clears the arithmetic unit of the computer momentarily to allow the interrupt address to be received from the I/O bus. TAIX- (2D5) generates the E Bus Receive (EBRX +) signal, which gates the interrupt address from the I/O bus onto the C bus. TAIX- also generates SETL +, which sets the interrupt address into the L register from the C bus.

Function Ready (FRYX +) goes true at the beginning of clock period 4. Neither the interrupt circuits nor the requesting option use FRYX + during an interrupt.

On the trailing edge of the master clock at the beginning of clock period 5, flip-flop IT1X is reset and flip-flop IT2X (2D6) is set. EMRX- and TAIX- go false, removing EBRX +, SETL +, and FRYX +. A Memory Start Clock (MSCX +) is also issued on the trailing edge of master clock. This pulse initiates a memory cycle to bring the instruction at the interrupt address into the W register. During the first two of the four clock periods required for the memory cycle, the interrupted instruction is executed.

At the beginning of clock period 7, the interrupt instruction is set into the U register from the W register. Also, on the trailing edge of the master clock from the previous period, the IT1X flip-flop is again set. If the interrupt instruction is a one-word instruction, it is executed on the following cycle (beginning at the end of the leighth clock period). If the instruction is a two-word instruction, the Increment Interrupt Address (IIAX-) (2C6) signal and E1RX- go true. EMRX- again clears the arithmetic unit. IIAX- causes EBRX + to again go true to gate the interrupt address onto the C bus from the I/O bus. At the same time, IIAX- ORs a one into bit 0 on the C bus via the A bus. By this method, the interrupt address is incremented to form the address of the second word of the two-word instruction. The address is placed in the L register at the end of the eighth period by CL1X +, which results in SETL +. If the two-word instruction is a JMPM instruction, Interrupt Jump (IUJX +) (1D6) is issued during the eighth period to inhibit the interrupt

,

request capability of the controllers. The interrupt is complete at the end of the eighth period.

3.3.2 Trap Out

The description of the trap-out function of the interrupt/trap sequencer is presented in terms of MCLX + periods. Refer to figures VI-11 and VI-12 for the trap flow diagram and the trap timing diagram, both of which reference the appropriate MCLX + periods.

During clock period 1. both PHCX + and EPHX + are true, Trap Request (TPRX +)(1C1) is true, and no inhibits are present.

On the trailing edge of MCLX + at the beginning of period 2, flip-flop ICLX is set and it remains set for the duration of the trap. ICLX + is inverted to form the Multiply/Divide Negative (MDN2 +) (1D3) signal, which selects the arithmetic bus. It is also inverted to form ICLX- (1C2) which inhibits CL1X and CL2X + and holds PHCX + and EPHX + false. ICLX + going true immediately sets the IUAX flip-flop until the end of clock period 7. IUCX + is held true during this time by IUAX.

On the trailing edge of MCLX + at the beginning of period 3, flip-flop IUAC is set. This





Figure VI-12. Trap Timing Diagram

allows the IUAX flip-flop to be reset near the end of the trap sequence while the ICLX flipflop remains set. The trailing edge of MCLX + also sets the first IT1X flip-flop. IT1Xproduces Phase Clock 3 (PHC3-) (1B2). Also, with flip-flop IT2X false, IT1X produces TAIX. This, in turn, generates in EMRX-, EBRX +, and SETL +.

EMRX- clears the arithmetic unit of the computer momentarily to allow the trap address to be received from the I/O bus. EBRX + gates the trap address from the I/O bus onto the C bus. SETL + then sets the address into the L register from the C bus. PHC3-enables PHCX + during period 4. TAIX- and the resulting signals remain true throughout periods 3 and 4.

During clock period 4, PHCX + and TAIX- combine on processor card 4 (44P0593) to form FRYX +. FRYX + is gated with MCLX + in the trap sequencer to form the Clear W Register (CW1X-) (1A5) and Trap Start Clock (TRSC-) (1B4) signals. CW1X- clears the W register. TRSC- initiates a computer memory cycle. During the first two clock periods of the four required for this memory cycle, the contents at the trap address are brought out of memory and into the W register. FRYX + also goes out on the I/O bus to signal the requesting device controller to remove the trap address from the E bus.

On the trailing edge of MCLX + at the beginning of clock period 5, flip-flop IT1X is reset. Thus, TAIX- goes false and, as a result, EMRX-, EBRX +, SETL +, and PHC3- go false. Also, on the trailing edge of MCLX +, the second Interrupt/Trap Timing (IT2X) flip-flop (2D6) is set. IT2X + results in EMRX-, Trap Data Out (TD01-), and E Bus Drive 1 (EBD1-) signals. EMRX- again clears the computer arithmetic section. TD01- enables the data output logic, which gates the contents of the W register onto the C bus via the A bus. EBD1- generates EBDX +, which gates the contents of the C bus into the I/O bus. IT2X + and the resulting signals remain true until the end of period 7.

On the trailing edge of MCLX + at clock period 6, flip-flop IT1X is again set. IT1X, via PHC3, enables PHCX + on processor card 4.

During clock period 7, PHCX + is true. PHCX + and EBDX + combine with timing signals on processor card 4 to form DRYX +. This signal is sent to the requesting device on the I/O bus to clock the data on the I/O E bus into the device. Note that DRYX + for trap-out is 170 rather than the normal 237.5 rianoseconds. This ensures that the trailing edge of FRYX + occurs before any data are removed from the I/O bus.

On the trailing edge of MCLX + at the beginning of clock period 8, flip-flops IUAX, IT1X, and IT2X are reset. Thus, EBD1, TDOX-, EMPRX-, and EBDX + go false. IUCX + goes false as IUAX is reset. The requesting device removes TPRX + (1C1) during this period

following the trailing edge of DRYX +, which occurs before the end of period 7. The trailing edge of MCLX + at the end of period 8 resets flip-flop ICLX to end the trap-out sequence.

3.3.3 Trap In

The description of the trap in function of the interrupt/trap sequencer is presented in terms of MCLX + periods. The trap in function during the first three MCLX + periods is the same as the trap-out function; therefore, this description starts with clock period 4. Refer again to figures VI-11 and VI-12 during this description.

At the start of clock period 4, PHCX + and TAIX- combine on processor card 4 to form FRYX +. FRYX + is gated with MCLX + in the trap sequencer to form CW1X- and TESC-. CW1X- clears the W register and TRSC- initiates a memory cycle. However, this memory cycle serves no useful function in the trap in sequence. FRYX + also goes out on the I/O bus to signal the requesting device controller to remove the trap address from the E bus and to place the data onto the E bus.

On the trailing edge of MCLX + at the beginning of clock period 5, flip-flop IT1X is reset. Thus, TAIX- goes false and, as a result, EMRX-, SETL +, and PHC3- go false. Also, on the trailing edge of MCLX +, flip-flop IT2X is set. IT2X + results in EMRX-, Trap Data In (TDI1-) (2B7), and E Bus Receive (EBR1-) (2A7) signals. EMRX- again clears the computer arithmetic section. TDI1- generates the Not Full Cycle (i.e., half cycle) (FCYX-) (1A6) signal to the memory control card and enables logic for the generation of the Trap Data In Write (TDIW +) (1B7) and Set W Register (STW1-) (1A6) signals.

EBR1- generates EBRX +, which gates the contents of the I/O E bus onto the C bus. IT2Xand the resulting signals remain true until the end of period 7.

On the trailing edge of MCLX + at the beginning of clock period 6, flip-flop IT1X is again set. IT1X, via PHC3-, enables PHCX + on processor card 4. IT1X + also sets the TDIW-(1A7) latch. TDIW- provides a write signal to memory during the remainder of the trap sequence.

During clock period 7, PHCX + is true. PHCX + and EBRX + combine on processor card 4 to form DRYX +. DRYX + and MCLX + are gated by TDI1 in the trap sequencer to form STW1, which transfers the data into the W register from the C bus. DRYX + is also gated by MCLX + to form TRSC. TRSC initiates a clear write half cycle memory operation that stores the contents of the W register in the location specified by the trap address in the L register during period 8.

On the trailing edge of MCLX + at the beginning of period 8, flip-flops IUAX, IUCX, IT1X, and IT2X, as well as TDIW-, are reset. Thus, EBR1-, TDIX-, EMRX-, EBRX +, and FCYX- go false. IUCX + goes false as IUAX is reset. The requesting device removes TPRX + (1C1) during this period following the trailing edge of DRYX +, which occurs at the end of period 7. The trailing edge of MCLX -- at the end of period 8 resets flip-flop ICLX to end the trap-in sequence.

3.4 DATA OUTPUT GATING

The data output gating section gates the contents of the W register onto the A bus during the data output portion of a trap-out. The Bar Output (WXXX-) (3BCD8) of each W register is first inverted and then NANDed with TDOX from the sequencer logic. The NAND gate output is ORed directly to the corresponding bit of the A bus (ABXX). The data go automatically from the A bus to the C bus. From there, it is gated onto the I/O bus by EBDX, which occurs as a result of a sequencer output (EBD1-) (2B7).

3.5 **MNEMONICS**

DMA/I mnemonics, with their definitions, are listed alphabetically in table VI-3.

Mnemonic	Definition	
AB00 through AB17	Arithmetic Bus Bit 0 through 17: This bus has memory data applied to it on trap-out.	
ACOX +	Address Code 0: This signal, detecting XX0XXX, inhibits a trap request during a halt.	
AC2X +	Address Code 2: This signal, detecting XX2XXX, gates the interrupt jump signal, (the interrupt instruction is a JMPM).	
AC4X +	Address Code 4: This signal, detecting XX4XXX, inhibits an interrupt request if a shift instruction is in process.	

Table VI-3. Mnemonic List

,

Mnemonic	Definition
CL1X +	Clock One: Resets trap on shift flip-flop.
DRYX +	Data Ready: Starts write cycle of trap data in and acts as a set strobe for the W register on trap-in operations.
EBR1	E Bus Receive: Selects time when data are input on trap operation.
EBD1-	E Bus Drive: Selects time when data are output on trap operation.
EJIX-	Execute Jump Instruction: Decodes JMPM on interrupt.
EMRX-	E and M (Memory Bus) Receive: Clears the arithmetic unit momentarily for the passing of data from memory to I/O cable or I/O cable to memory.
EPHX	Execute Phase: Separates memory cycle into execution phase and address phase; used in timing trap detection.
FCYX	Full Cycle (Memory): When this signal is false, the memory requires two start clocks for operation, first read and second read or write depending upon the operator. This signal delays the write operation on trap-in.
FEIX +	Fetch Instruction: Enables ICY and used in timing interrupt operations, to turn off trapon shift, and to determine if interrupt instruction is single or double word.
FRCX	Function Ready Control: Prevents interrupt on instructions following external control.
FRYX +	Function Ready: Gates memory start clock for trap output and input.

Table VI-3. Mnemonic List (continued)

•

· ...

Table VI-3. Mnemonic List (continued)		
Mnemonic	Definition	
HTCX-	Halt Control: Output of halt control flip- flop; inhibits interrupts during a halt.	
IAPX +	Instruction Address Phase: Decodes inter- rupt jump and inhibits interrupts during shift.	
ICLX-	Inhibit Clock: Inhibits phase clock, clock 1, and clock 2 during selected portions of inter- rupt and trap. Gates set pulse to interrupt or trap acknowledge.	
IIAX-	Increment Interrupt Address: Adds one to interrupt address when interrupting to double-word instructions.	
IMCX-	Increment Memory Control: Inhibits trap request during increment memory operations.	
IT1X +	Interrupt/Trap Timing 1: Provides timing for interrupt and trap operations.	
IT2X +	Interrupt/Trap Timing 2: Provides timing for interrupt and trap operations.	
IUAC-	Interrupt Acknowledge Control: Allows re- setting of interrupt acknowledge prior to the resetting of inhibit clock during trap operations.	
IUAX +	Interrupt Acknowledge: Provides timing for internal and external control during inter- rupt and trap operations.	
IUCX +	Interrupt Clock: Provides external clock to control interrupt and trap request sequencing.	
+ XLUI	Interrupt Jump: An external signal gen-	

Mnemonic Definition erated when the interrupt instruction is JMPM: disables the PIM. IURX + Interrupt Request: External input requesting interrupt sequence. JCMX-Jump Condition Met: Inhibits interrupts during JMP. KIXX +Class 1: True for all single-word addressing instructions: decodes IIAX. Class 2: Decodes shift instructions so that K2XX +interrupt sequences can be inhibited. K3XX + Class 3: Decodes all I/O instructions: prevents interrupt detection during I/O instructions. MDN2+ Multiply Divide Negative: Selects arithmetic bus during interrupt or trap. Phase Clock 3: Phase clock gate signal to PHC3control phase clock during trap operations. PHCX-Phase Clock: Decodes interrupt jump and timing of trap operations. Reset on Halt: Resets control flip-flops. ROHX + SHC3-Shift Control Gate 3: Enables SHCX + on shift instructions to inhibit interrupt detection. Shift: Enables shift operation on shift, SHFXmultiply, and divide operations; enables trap-on shift flip-flop if a trap occurs during a shift operation. SOPX-Stop: Provides control for manual halt and step operations; inhibits interrupt during step operation.

Table VI-3. Mnemonic List (continued)

Table VI-3. Mnemonic List (continued)		
Mnemonic	Definition	
STRX-	Start: Provides control for manual step and run; inhibits interrupt during step operation.	
STW1	Set W Register: Sets the W register during a trap-in.	
SYRT +	System Reset: Front panel switch to initialize system.	
TAIX-	Trap Address Input: Selects time when address is input on trap or interrupt operations.	
TDIW-	Trap Data In Write: Provides write signal to memory on second half-cycle of trap-in.	
TOSX	Trap On Shift: Detects and stores trap on shift, multiply, or divide; readdresses next instruction.	
TPIX +	Trap Input: External trap input signal.	
TPOX +	Trap Output: External trap output signal.	
TPRX +	Trap Request: Provides trap request signal from TPOX and TPIX.	
TRSC	Trap Start Clock: Initiates memory cycles during trap-in and trap-out.	
W00X- through W17X-	Memory Word Buffer: Bits 00-17 gate data on trap output from memory data register to A bus.	

SECTION 4 MAINTENANCE

4.1 GENERAL

There are no adjustable components, such as variable resistors or capacitors, on the DMA/I circuit card. This section provides simple test programs and procedures to assure satisfactory DMA/I operation. During the tests, disconnect the I/O cable from card slot 26 of the computer mainframe.

4.2 TRAP-OUT TEST

The trap-out test assures that the trap-out function of the DMA is operating satisfactorily.

a. Load the following program into the indicated memory addresses.

Memory Address	Octal Code	Description
000	052525	Bit pattern 0 101 010 101 010 101
100	005000	NOP
101	005000	NOP
102	005000	NOP
103	005000	NOP
104	001000	JMP to address 100
105	000100	

- b. Set the P register to 000100 and start the program by pressing the RUN switch on the computer console.
- c. Ground the TPOX-I signal at pin 37 of DMA/I card slot 15. This simulates a trapout signal from a device requesting the computer to transfer one word of data from memory.

- d. Sync oscilloscope to DRYX + at pin 24 of slot 13 in the computer mainframe.
 With the oscilloscope, check logic levels of EB00-I through EB15-I to confirm the bit pattern (0101010101010101) stored at memory address 0. Refer to table VI-4 for I/O connector pins and logic levels of the E bus signals.
- e. Halt the program and load the inverse bit pattern (1010101010101010) into memory address 0.
- f. Start program by pressing the RUN switch on the computer control panel.
- g. Confirm again the logic levels of EB00-I through EB15-I, this time for the inverse bit pattern.

Signal Slot 26 (052525 Bitt Pattern	0125252 Bit Pattern
EB00·I 2	1	0
EB01-I 4	0	1
EB02-I 6	1	0
EB03·I 8	0	1
EB04-I 10	1	0
EB05-I 11	0	1
EB06-I 12	1	0
EB07-I 13	0	1
EB08-I 14	1	0
EB09-I 15	0	1
EB10-I 16	1.	0
EB11-I 17	0	1
EB12-I 18	1	0
EB13-I 19	0	1
EB14-I 20	1	0.
EB15-I 21	0	1

Table VI-4. Pin Assignments and Logic Levels for I/O Lines

4.3 TRAP-IN TEST

The trap-in test assures that the trap-in function of the DMA is operating satisfactorily.

a. Load the following program into the indicated memory addresses.

Memory	Octal	
Address	Code	Description
100	005000	NOP
101	005000	NOP
102	005000	NOP
103	005000	NOP
104	001000	JMP
105	000100	

- b. Set the P register to 000100 and start the program by pressing RUN on the control panel.
- c. Ground the TPIX-I signal at pin 38 of DMA/I card slot 15. This simulates a trapin signal from a device requesting the computer to transfer one word of data to memory.
- d. Ground any line of EB00-I through EB15-I (except EB06-I) on card slot 26 (refer to table VI-4). EB06-I must not be grounded because the program is stored at that address (000100).
- e. Halt the program by pressing STEP. Data should have been transferred from the E bus to memory. The data and memory addresses depend on the grounded EBXX-I pin. The data and memory addresses for the EBXX-I lines are listed in table VI-5.

.

Signal	Address	Data
EB00-1	000001	000001
EB01-I	000002	000002
EB02-1	000004	000004
EB03-I	000010	000010
EB04-1	000020	000020
EB05-I	000040	000040
EB06-1*	000100*	000100*
EB07-1	000200	000200
EB08-1	000400	000400
EB09-1	001000	001000
EB10-I	002000	002000
EB11-I	004000	004000
EB12-I	010000	010000
EB13-I	020000	020000
EB14-I	040000	040000
EB15-I	100000	100000

Table VI-5. Memory Address and Data for Grounded EBxx-I Lines

* Do not ground EB06-I.

4.4 INTERRUPT TEST

The interrupt test assures that the interrupt circuits are operating satisfactorily.

a. Load the following program into the indicated memory addresses.

Memory	Octal	
Address	Code	Description
000	001000	JMP to address 50
001	000052	Address
050	004206	Shift A register left six places.
051	000000	Halt
052	000000	Halt
100	006010	Load A register immediate.
101	000707	Data
102	005000	NOP
103	000500	NOP
104	001000	Jump to address 100.
105	000100	Address

- b. Clear the A, B, and X registers and set the P register to 00100.
- c. Start the program by pressing RUN.

1

.

-

,

d. Momentarily ground IURX-I at pin 46 of slot 26. This simulates an interrupt request from an option. The program should stop and the A register should contain 070700.

.

.

٠

•

SECTION 1 THEORY OF OPERATION

1.1 GENERAL

.

The 620/L power supply (83P0035) provides all dc voltages required by the 620/L-100 computer. The regulated dc outputs of the supply are:

- a. + 5V at 0 to 17 amperes
- b. 5V at 0 to 2 amperes
- c. +12V at 0 to 6 amperes
- d. 12V at 0 to 4 amperes

Application of dc power to the computer is controlled by the power switch on the computer control panel.

The power supply contains overcurrent protection circuits that prevent component damage in the event that one or more of the outputs is connected across a short circuit. When the short circuit is removed, the dc outputs automatically return to normal. The +5-volt output is also protected against an overvoltage condition whereby a low impedance is placed across the load when the output rises above 6.2 volts. A circuit breaker provides protection against overloads or shorts within the power supply.

1.2 SPECIFICATIONS

620/L power supply specifications are listed in table VII-1.

1.3 MAJOR ASSEMBLIES

The major electronic assemblies of the power supply are illustrated in figure VII-1. The power supply contains three types of circuit cards:

- a. Regulator card (44P0528) This card contains voltage regulator circuits for the four dc outputs.
- b. Heat sink cards (44P0518) The power supply contains four heat sink cards; each one contains two power transistors (or pass transistors) mounted on a heat sink.
- c. Power supply card (44P0526) This card contains various electronic components and card connectors J1 through J5 to accommodate the heat sink and regulator cards.

•

Table VII-1. Power Supply Specifications

.

. .

Parameter	Specification
Ambient temperature range (free air, no forced air cooling)	0 to 55 degrees C
Adjustable voltage range	± 5 percent
Dc isolation	100 meg ohms minimum from primary to all other windings and chassis
Ripple	0.05 percent maximum peak-to-peak
Transient response	50 usec maximum for 50 percent change in load (note 1)
Input line frequency	47 to 63 Hz single phase
Input line voltage	105 to 125V ac or 210 to 250V ac
Input line current	5 amperes ac, full load
Line regulation (+12 and -12V dc)	10 mV maximum for 105 to 125V ac line change at one-half of full load
Line regulation (+5 and -5V dc)	10 mV maximum for 105 to 125V ac line change at one-half of full load
Load regulation (+5 and -5V dc)	35 mV maximum for 50 percent load change at 115V ac input (measured at power supply terminals)
Load regulation (+12 and - 12V dc)	40 mV maximum for 50 percent load change at 115V ac input (measured at power supply terminals)

Table VII-1. Power Supply Specifications (continued)

Parameter	Specification
Relay turn on/off transient at output terminals	250V peak maximum
Fan output terminals	105 to 125V ac regardless of input AC voltage range
Total regulation	Regulation includes the combined effects of ripple, transient loads, dc loading from 0 to 100 percent, line voltage and frequency change, temperature, long term stability over 8 hours and all other sources
+ 5 and - 5V dc + 12 and - 12V dc	4 percent maximum 2 percent maximum
Power supply dissipation	450 watts maximum
Overload protection	Electronic current limit with automatic recovery
Over-voltage limit, including overshoot (+5V supply only)	5.7V dc minimum, 7.5V dc maximum
Short circuit current	VoltageShort circuit current+5Less than 6 amperes-5Less than 3 amperes+12Less than 3 amperes-12Less than 2 amperes

The short circuit current shall in all cases be less than the full load current

.

Table VII-1. Power Supply Specifications (continued)

Parameter

Specification

Data guard sense voltage

 $15.5V \pm 5$ percent; measured open circuit at 105V ac input line voltage. The source will have a 1500-ohm series resistor and shall be capable of driving a minimum external load of 1800 ohms

Note 1: Transient response is defined as the time required for the output voltage to return within the dc load regulation specification.

1.4 INPUT CIRCUIT

Refer to power supply schematic 95E0818 and the simplified input circuit schematic (figure VII-2). The ac power cable contains a black wire which is hot, a white wire which is neutral, and a green wire which is the chassis ground. Circuit breaker CB1 is connected to the black wire to provide protection against overloads or shorts within the supply. Capacitors C14 and C15 reduce input noise; and resistors R19 and R20 drain off the capacitor charge when the power cable is removed from the ac line voltage.

The ac line voltage is applied to pins 3 and 4 of terminal board TB1 enabling power relay K1 to be controlled by the power switch on the computer control panel. The hot ac line is routed through a jumper connected between pins 3 and 7 on the J30 connector to one end of the relay coil. The neutral ac line is routed through connector J30, the computer power switch, and the power supply jumper (A to B or A to C), to the other end of the relay coil. The power supply jumper is connected between points A and B for 115-volt operation, and between A and C for 230-volt operation. Relay K1, an ac relay, is energized with a pulsating dc voltage provided by diode CR16. Diode CR15 allows relay current to continue flowing during the off time of CR16.

When relay K1 is energized, ac line voltage is applied to the primary of power transformer





VII-6

CHAPTER VII POWER SUPPLY



Ţ

NOTE: JUMPERS ARE CONNECTED FOR 115 VOLT OPERATION

•

VTII-1220

Figure VII-2. Simplified Input Circuit Schematic

VII-7

T1. For 115-volt operation, jumpers connect pins 1 to 3 and 2 to 4 of the transformer; this places the two primary coils in parallel. For 230-volt operation, one jumper connects pin 2 to pin 3 of the transformer; this places the two primary coils in series, resulting in 115 volts across each.

Fan B1, which operates on 115 volts, is connected across one of the primary coils of T1 so that it receives 115 volts regardless of the transformer jumper connections. The other primary coil of T1 is connected across pins 1 and 2 of the terminal board to provide 115 volts for the fans in the computer. Capacitors C1 and C2 are connected across the transformer primaries to reduce the amount of radio frequency interference emanating from the supply.

1.5 RECTIFIER AND FILTER CIRCUITS

Refer to power supply schematic 95E0818 and the simplified schematic of figure VII-3. Power transformer T1, along with the rectifier and filter circuits, provides unregulated dc voltages (raw voltages) of the correct magnitude to drive the regulator circuits. Typical ac voltage values at the secondary taps of T1 (refer to figure VII-3) are:

- a. Positive and negative 12-volt windings; 15.5V rms
- b. Positive and negative 5-volt windings; 9.3V rms
- c. Positive 12-volt boost winding; 7 rms with respect to the positive 12-volt output

The boost voltage provides operating power for the +12-volt regulator. The +12-volt regulator provides operating power for the +5-volt regulator which, in turn, provides power for the -5-volt and -12-volt regulators.

The rectifier and filter circuits convert the ac outputs of T1 to full-wave rectified voltages containing less than 2 volts peak-to-peak ripple at full load. The filter capacitors also provide the 2 milliseconds of energy storage required after a power-down condition.

Because of the large current requirements of the +5-volt and +12-volt outputs, the diodes for these circuits (CR1, CR2, CR3, and CR4) are mounted on a heat sink (part number 17A0019-002). The diodes for the Data Guard, -5-volt, and -12-volt circuits (CR12, CR14, CR8, CR9, CR5, and CR6) are located on the power supply card; the diodes for the boost voltage are on the regulator card.

1711-1221A





1.6 **REGULATOR CIRCUITS**

Drawing 91D0318 is the schematic for the regulator circuits. A regulator circuit is provided for each of the four dc outputs.

Each regulator circuit contains a Fairchild uA723C IC voltage regulator which drives the base of a transistor driver. The driver output is connected to the base of one or more pass transistors on the heat sink cards (44P0518). The ± 12 -volt and ± 12 -volt regulator circuits (IC4, Q5, and IC1, Q1) each drive two pass transistors. The ± 5 -volt regulator circuit (IC3 and Q3) drives three pass transistors; the ± 5 -volt regulator circuit (IC2 and Q2) drives one. Figure VII-4 is a schematic of the ± 12 -volt regulator circuit and its associated pass transistors (Q1 and Q2).

A detailed block diagram of the IC voltage regulator is illustrated in figure VII-5. The temperature-compensated reference voltage from pin 4 of the IC is coupled through an external resistor to the noninverting input at pin 3. The voltage at pin 3 is compared with the regulator output that is fed back to the inverting input at pin 2. The reference voltage is a stable dc voltage in the 6.8 to 7.35 range (depending on the individual IC).

For the \pm 5-volt and - 5-volt regulators, the voltage at pin 3 of the IC is adjusted to 5 volts with a potentiometer. This causes the output current at pin 6 to produce a feedback voltage at pin 2 equal to the voltage at pin 3 (5 volts). At this time the regulator reduces its gain until the output current through the load is sufficient to develop 5 volts.

For the +12-volt and -12-volt regulators, the regulator output voltage (instead of the reference voltage) is adjusted with a potentiometer in the voltage divider network connected to pin 2 of the IC.

For the positive voltages (+5 and +12), pin 5 of the IC regulator is common and the outputs (emitters) of the pass transistors are the positive output voltages. For the negative voltages (-5 and -12), pin 5 of the IC regulator is the negative output voltage and the outputs (emitters) of the pass transistors are connected to common through the emitter resistors.



VII-11


1711-1223

Figure VII-5. IC Voltage Regulator Block Diagram

1.6.1 **Overcurrent Protection**

Overcurrent protection circuits are included in each regulator circuit. Because the overcurrent circuits are similar, only the one for the +12-volt regulator circuit is described (refer to figure VII-4).

The overcurrent circuit consists of the following components:

- a. R15 and R17 to provide a voltage drop proportional to output current
- b. R16 and R18 to isolate the Q1 and Q2 emitters, and sample each emitter voltage
- c. R35 to provide a current path to the cathode of CR6
- d. R38 to provide a current source for R16 and R18
- e. CR6 to provide +3.3 volts with respect to +12 volt output
- f. R36 to provide current to turn on Zener diode CR6

g. IC4 to sense an overload condition and remove regulator control

An overcurrent conditon for the +12-volt circuit occurs when the output current exceeds 8 amperes (6 amperes output current, 1 ampere to drive +5-volt regulator, and 1 ampere safety factor). Refer to section 1.1 for the maximum current ratings of the other dc outputs. The overcurrent condition produces +0.6 volts at IC4-10 with respect to IC4-1. This causes IC4 to reduce its drive current at pin 6.

The regulator circuit has foldback-current limiting which enables the circuit to produce less current when the output is shorted than that produced with a normal load. With a normal output of +12 volts, 12.60 volts is dropped across R38 causing approximately 4.7 milliamperes to flow through it. This current, which comes from the Zener diode through R35, would otherwise flow through R16 and R18, thus adding 0.47 volt to the IR drop of R15 and R17. With the + 12-volt output shorted, the voltage across R38 is reduced to 0.6 volt so that only 0.27 milliampere flows through it. This causes the additional current to flow through R16 and R18, producing the foldback-current-limiting mode in which only 2.5 amperes of output current can flow before an overcurrent condition exists (0.6 volts between pins 1 and 10 of IC4). The curve for overcurrent characteristics of the +12-volt regulator circuit is illustrated in figure VII-6. The, + 5-volt and - 12-volt regulators have similar overcurrent characteristics (refer to the specifications in table VII-1 for shortcircuit currents). The -5-volt regulator circuit does not have foldback-current characteristics, but enters instead a constant-current mode. The curve for characteristics of this constant-current mode is illustrated in figure VII-7.

1.6.2 Overvoltage Protection

The +5-volt supply is protected against an overvoltage condition by an overvoltage protection circuit. The circuit senses the output voltage and, if it is greater than 6.2 volts, places a low impedance across the output load. The overvoltage circuit (figure VII-8) consists of a Zener diode and transistor circuit on the regulator card that drives an SCR mounted on the heat sink (17A0019-002).

Under normal conditions (+5-volt output), CR3 operates as a reverse-biased diode to provide a high impedance which keeps Q4 off. If the output voltage (+5V SENSE IN) rises to 6.2 volts, CR3 goes into its avalanche mode allowing enough current (6 milliamperes) to flow through R23 and R24 to turn on Q4. With Q4 conducting, the voltage developed at the junction of R25 and R26 turns on the SCR circuit (Q1) which provides a low impedance between the output terminals, reducing the output voltage to approximately 0.3 volts.









1/111-1225

Figure VII-7. Overcurrent Characteristics for the -5-volt Regulator

1



VT11-1226A

Figure VII-8. + 5-Volt Overvoltage Protection Circuit

SECTION 2 MAINTENANCE

2.1 **PREVENTIVE MAINTENANCE**

Preventive maintenance for the power supply consists of cleaning, inspection, and checking of the test point voltages.

2.1.1 Cleaning

Severe accumulation of dust and dirt should be blown out of the supply interior with an air hose. Ensure that the wire screen adjacent to the fan is also clean and free of objects that might impair air flow. It is manclatory to remove any hardware (nuts, washers, etc.) that may accidentally drop into the supply. This hardware can usually be removed by tilting and shaking the supply. If the top cover is removed, be sure to remove the heat sink cards prior to shaking.

2.1.2 Inspection

With the supply de-energized and the top cover off, the regulator and heat sink cards can be removed for inspection. If the card-edge connectors are oxidized, they can be cleaned with a good quality contact cleaner. Allow the cleaner to dry before replacing the cards.

The only power supply devices that should show any wear are the power relay and the fan. The relay is filtered with a dust cover and normally does not require preventive maintenance. However, if the contacts become blackened by arcing, they can be cleaned with a good quality contact cleaner and/or a fine contact burnishing tool (remove the ac power cable before cleaning the contacts).

The fan requires no lubrication as it is lubricated for life at the factory. If fan operation tends to slow down or stall due to bearing wear, the fan should be replaced. Before replacing a fan, however, ensure that the abnormal operation is not due to some other reason such as an obstruction of the rotary blades, a disconnected fan plug, or the lack of ac voltage to the fan.

The supply must not be operated without the fan, although it can operate for up to an hour without the cover. During this type of operation, it is recommended that the supply be in a horizontal position to prevent the heat sink cards from slipping from their connectors. Before replacing the top cover, ensure that the regulator and heat sink cards are properly mated in their connectors.

The power cables should be inspected periodically to ensure that they are not under abnormal tension in any direction. Check that the cables do not become taut at any point when the supply is pivoted downward from its normal rack-mounted position.

2.1.3 Test Point Voltages

The four dc output voltages can be monitored and adjusted at test points and potentiometers on the regulator card. These test points and potentiometers are accessible through openings in the top cover of the supply; the reference designations are:

Test Point	Potentiometer	Voltage
TP1	R5	- 12V
TP2	R17	– 5V
TP3	R32	+ 5V
TP4	:R42	+ 12V
TP5		Common

These test points and potentiometers are illustrated on regulator card assembly drawing 44D0528, logic diagram 91D0318, and in figure II-5 of chapter II. If the dc voltages cannot be adjusted to the proper values, refer to the corrective maintenance information that follows in section 2.2 of this chapter.

2.2 CORRECTIVE MAINTENANCE

Computer troubleshooting usually consists of isolating a malfunction to either the CPU, memory, or the power supply. Incorrect dc voltage readings do not always indicate a malfunctioning power supply. This condition could be a short circuit in the CPU or memory as well as a fault in the power supply.

Computer troubleshooting usually consists of isolating a malfunction to either the CPU. memory, or the power supply. Incorrect dc voltage readings do not always indicate a malfunctioning power supply. This condition could be a short circuit in the CPU or memory as well as a fault in the power supply.

2.2.1 **Resistance Checks**

Table VII-2 lists some resistance checks that are helpful in determining whether an incorrect dc voltage is caused by the power supply or the computer. The resistance values are approximate and can vary slightly depending on the memory size. The checks should be made with an ohm-meter at mainframe connector J30 with the dc power cable disconnected. If the resistance readings agree with the values listed in table VII-2 the malfunction is probably in the power supply.

Table VII-3 lists some resistance checks that are helpful in isolating a malfunction within the power supply. With the dc power cable disconnected from the mainframe, the checks should be made at cable connector P30 with ac power removed from the supply. If these resistance checks are correct, the malfunction is most likely one of the following:

- a. An open pass transistor on one of the heat sink cards.
- b. A bad regulator on the regulator card.
- c. A shorted main filter capacitor (C1, C2, C3, C5, C7, C8, C9, C11, C12, C14, or C15) on the power supply card.
- d. A bad rectifier (CR1, CR2, CR3, CR4, CR5, CR6, CR9, CR12, or CR14) on the power supply card.

If the resistance readings are considerably different than the values listed in table VII-3 the malfunction is most likely one of the following:

- a. A bad output filter capacitor (C4, C6, C10, or C13) on the power supply card.
- b. A bad safety diode (CR7, CR10, CR11, or CR13) on the power supply card.

Function	J30 Pins	Ohms (approximate)
+12V	12 to 17	150, one direction 12, other direction
- 12V	13 to 17	150, one direction 500, other direction
- 5V	15 to 17	70, one direction 45, other direction
+ 5V	14 to 17	16, one direction 4, other direction
Data guard	10 to 17	Zero, power switch off 4,000, power switch on
Power switch	4 to 8	Zero, power switch on Open, power switch off
115V jumper	-3 to 7	Zero

Table VII-2. Mainframe Connector Resistance Checks

Function	P30 Pins	Ohms (approximate)
+ 12V	12 to 17	500, one direction 9, other direction
- 12V	13 to 17	500, one direction 9, other direction
– 5V	15 to 17	1,000, one direction 9, other direction
+ 5V	14 to 17	200, one direction 9, other direction

Table VII-3. Power Supply Resistance Checks

2.2.2 **Fault Isolation**

When isolating malfunctions it is important to remember that the power supply design is based on dependency operation: the +12 volt regulator depends on the boost voltage, the +5-volt regulator depends on the +12 volts, and the -5-volt and -12-volt regulators depend on the +5 volts. Thus, if something happens to the +12 volt circuits, the +5volt, -5 volt, and - 12 volt circuits are affected. Furthermore, if something happens to the + 5-volt circuit, the - 5-volt and - 12-volt circuits are affected.

For example, if the output voltages are

+12V equal to +12V+5V equal to +0.7V-5V equal to -0.2V- 12V equal to - 0.2V

and, if it has been determined that the computer is not causing the problem, the probable cause would be in the +5-volt circuits which provide power for the -5-volt and - 12-volt sections. In this example, the overvoltage protection circuit is the probable cause.

VII-20

Possible power supply failures with probable causes are listed below.

a. If there are no dc outputs and the fan is inoperative, probable causes are:

1. No ac input voltage. Check for voltage at the ac power plug. If no voltage is present, check the power and main circuit breaker in the building. If voltage is present, ensure that the power supply circuit breaker is on, the computer power switch is on, and the dc power cable is connected to the computer.

2. Open wire or bad computer power switch. Make continuity check between pins 4 and 8 and pins 3 and 7 of mainframe connector J30 as listed in table VII-2. Check the computer power switch wiring.

3. Power relay K1 inoperative. Remove the top cover of the power supply and observe relay action when the computer power switch is activated. If the relay actuates, check the wiring from the relay to the power transformer (the push tabs should be fully inserted). If the relay coil does not actuate, check the jumper on the power supply card. For 115-volt operation, the jumper connects between terminals A and B; for 230-volt operation, between terminals A and C. Check the relay coil for continuity; replace the relay if the coil is open.

b. If there are no dc outputs, the fan operates properly, and the Data Guard signal is present (approximately 15 volts dc), the probable cause is in the +12-volt circuits. Variations of this malfunction are:

1. The dc outputs are very low or zero. The probable cause is an open +12-volt pass transistor on the heat sink card installed in J2 of the power supply card.

2. The dc output voltages are too high or zero. The probable cause is a faulty + 12-volt regulator circuit.

3. High ripple or no dc outputs. One probable cause is an open rectifier (CR3 or CR4) on the heat sink (17A0019-002). For proper operation, approximately 20 volts dc should be present at the cathodes of CR3 and CR4 with respect to common. Another possible cause is a shorted rectifier (CR3 or CR4) or main filter capacitor (C12) on the power supply card. This condition should trip the power supply circuit breaker.

4. No dc outputs. The probable cause is the absence of the +12-volt boost voltage. There should be 14 volts rms across terminals E20 and E21 of the power supply card. Ensure that the transformer push tabs are fully inserted, and check the transformer windings for continuity.

c. If there are no dc outputs except +12-volts, the probable cause is in the +5volt circuits. Variations of this malfunction are:

1. The +12-volt output is present but the other three outputs are very low or zero. A possible cause is an open +5-volt pass transistor on one of the heat sink cards installed in J3 and J4 of the power supply card.

2. The +12-volt output is present but the other three outputs are 0.7 volt. A possible cause is a shorted +5-volt pass transistor. This would activate the overvoltage protection circuit (SCR conducting).

- 3. The + 12 volt output is present but the other three outputs are 0.7 or zero volt. A possible cause is a shorted SCR in the overvoltage protection circuit.
- 4. The +12 volt output is present but the other three outputs contain excessive ripple. The probable cause is one of the +5 volt rectifiers (CR1 or CR2) on the heat sink. For proper operation, approximately 13 volts dc should be present at the cathodes of CR1 and CR2.
- 5. The +12-volt output is present but the other three outputs are 0.7 volt, zero volt, or ripply only. A possible cause is a bad +5-volt regulator.

d. If all the dc outputs are present except the - 5-volt output, the probable cause is in the - 5-volt circuits. Variations of this malfunction are:

1. All dc outputs are present except -5 volts, which is very low or zero. The probable cause is an open -5-volt pass transistor on the heat sink card installed in connector J4 of the power supply card.

2. All dc outputs are present except – 5 volts, which is too high or zero. The probable cause is the – 5 volt regulator circuit on the regulator card.

3. All dc outputs are present but -5 volts contains excessive ripple. The probable cause is an open -5-volt rectifier (CR8 or CR9). For proper operation, approximately +8 volts dc should be present at the cathodes of CR8 and CR9. Another probable cause is a shorted -5-volt rectifier (CR8 or CR9) or a shorted filter capacitor (C5) on the power supply card. This condition should trip the power supply circuit breaker.

e. If all dc outputs are present except the – 12 volts, the probable cause is an open – 12-volt circuits. Variations of this malfunction are:

1. All dc outputs are present except – 12 volts, which is very low. The probable cause is an open – 12-volt pass transistor on the heat sink card installed in connector J1 of the power supply card.

2. All dc outputs are present except – 12 volts, which is too high or zero. The probable cause is a bad – 12-volt regulator circuit on the regulator card.

3. All dc outputs are present except -12 volts, which is zero or contains excessive ripple. The probable cause is an open rectifier (CR5 or CR6) on the power supply card. For proper operation, approximately +8 volts should be present at the cathodes of CR5 and CR6. Another probable cause is a shorted rectifier (CR5 or CR6) or filter capacitor (C3) on the power supply card. This condition should trip the power supply circuit breaker.

.

1

f. If all the dc outputs are present but the Data Guard voltage is not, the probable cause is in the Data Guard circuit on the power supply card. Variations of this malfunction are:

1. The Data Guard voltage has excessive 60-Hz ripple or is zero volts. The probable cause is an open rectifier (CR12 or CR14) on the power supply card. For proper operation, approximately 19 volts should be present at the cathodes of CR12 and CR14.

2. The Data Guard Voltage has excessive 120-Hz ripple. The probable cause is an open filter capacitor (C11) on the power supply card. For proper operation, the ripple at the junction of C11 and R12 on the power supply card should be less than 5 volts peak-to-peak.

.

Ъ.

.

;

,

.

This chapter presents an alphabetized list of the menmonics that appear on the 620 L-100 logic diagrams. Descriptions and source locations are also provided. The location information is in parenthesis; it consists of the circuit card number and, when applicable. the sheet number of the logic diagram.

,

Title	Part Number	Logic Diagram Number
Register card	44P0592	91D0356
Processor control 1	44P0595	91D0359
Processor control 2	44P0596	91D0360
Processor control 3	44P0597	91D0361
Processor control 4	44P0593	91D0357
DMA and Interrupt	44P0598	91D0362
Auto Memory Enable/ Disable	44P0237	95C0235
Memory timing control	44P0599	91D0363
Driver/sink switch	44P0505	91D0283
Sense/inhibit	44P0506	91D0285

620/L Mnemonics

Mnemonic Description

AB00- to AB15-A Bus Bits 0 to 15 - Common bus where outputs Register card of the adder, shift logic, E bus input, and console are ORed to drive the C bus (CB00 + to CB15+)

ACYX + Address Cycle -- Timing function identifying the memory cycles used to obtain an address Processor control 2 word, i.e., jump, input and output memory, and indirect addressing

ACOX + to AC6X +Address Codes 0 to 6 -- Decodes the M field (U Processor control 2 register bits 9-11)

ANDX + AND -- Decodes the U register for the AND and Processor control 2 inclusive-OR instructions

BISE-Processor control 4 Bit Store Enable -- Ground true signal to set BISX on a long shift to transfer A0 or A15 to, the B register

Bit Store - Provides storage of an A register Processor control 4 bit for transfer to the B register during long shifts and multiply or divide

Carry -- Last bit of the adder, bit 15

CALX + Register card

Register card

CANL +

BISX

Carry Next to Last -- Bit 14 of the adder

CAOA to CA7A Driver/sink switch Common Anode Drive A -- Signals from X write or Y read driver switches for 4K-A cores

CA0B to CA7B ** Driver/sink switch

Common Anode Drive B -- Signals from X write or Y read driver switches for 4K-B cores

VIII-2

620/L Mnemonics (continued)

Description

Mnemonic

Carry Bit 5 - Output of bit 5 to bit 6

Carry Bit 11 -- Output of bit 11 to bit 12

CA05 + Register card

CA11 + Register card

CB00 + to CB15 + Register card **C** Bus Bits 0 to 15 - Data bus in the computer that supplies data to the operation registers, console and outputs to the E bus

CBLX + Last C Bus Bit - Last bit of the C bus. CB15 + Processor control 2

CCOA to CC7A Driver/sink switch

CC0B to CC7B Driver/sink switch

CLEI + Processor control 4

CLRW Processor control 4

CL1X + Processor control 4

CL2X + Processor control 4

DAGS AMED **Common Cathode Drive A** -- Signals from X read or Y write driver switches for 4K A cores

Common Cathode Drive B -- Signals from X read or Y write driver switches for 4K-B cores

Clock Enable - Enables the primary system clock: provides synchronization with PHCX, off during HALT, and ICLX

Clear W Register -- Clears the memory data register at the start of a memory operation

Clock 1 -- Major clock function, identifies the start of a memory cycle

Clock 2 -- Major clock function, identifies the midpoints of a memory cycle when data are available, or when data can be set into the W register

Data Guard - Signal from the automatic memory enable/disable circuit; not used in the 620/L computer

AIII-3.

620/L Mnemonics (continued)

Mnemonic

Description

DIVX-Processor control 4

DRYX + Processor control 4 Divide -- Indicates the occurrence of a divide operation

bus; used to gate output data in external controllers

DRYX-I Processor control 4

DSCX-Processor control 3

DXS0 to DXS7 Driver/sink switch

DYS0 to DYS7 Driver/sink switch

D00X to D15X Sense/inhibit

EB00-1 to EB15-1 **Register card**

EBDX + Processor control 4

EBRX + Processor control 4

EIMX + Processor control 2

E.IIX-

Data Ready -- Provides data ready pulse to 1/O

Data Ready -- Pulse on I/O line that is used in external controllers to gate in data and to terminate the data phase

Divide Sign Check -- Result of a sign check during a divide operation

Decoded X Sink -- Decoded signals from address bits 6, 7, and 8

Decoded Y Sink - Decoded signals from address bits 9, 10, and 11

Data Outputs -- Data output signals (inhibit lines) from the 16 inhibit drivers

E Bus Bit 0 to 15 -- Main input/output lines in the computer

E Bus Drive -- Enables the E bus drivers; outputs C bus to E bus

E Bus Receive -- Enables the E bus to be ORed to the C bus

Execute Immediate -- Controls the transfer of U3-6 to U12-15 during an immediate instruction

Execute Jump Instruction -- Decodes jump, jump Processor control 2 and mark, and execute instructions

620/L Mnemonics (continued)

of ERCX- and EJIX-

trapping in or out

instruction

during execute instruction

ment instructions

Mnemonic

Description

Execute Jump or Register Change -- Logical-OR

Execute Jump or Sense -- Logical OR of EJ1X-

E and W Bus Receive - Normally zero volt when

Execute Phase -- Major control function separates memory cycle into execute and address

Execute Register Change -- Provides timing and

Execute Sense Instruction -- Decode for sense

Execute -- Provides selection of operand cycle

inclusive OR, and register change comple-

First Count Detect -- Indicates that Shift

Function Code Zero -- Denotes that the U

register bits 6, 7, and 8 are equal to zero

Exclusive-OR -- Provides decoding of exclusive-OR,

counter SC00X and SC03X has reached a count of one

selection for register change instructions

phase: execute phase occurs when EPHX + is 5 volts

EJRX + Processor control 3

EJSX + Processor control 2.

and ES1X

EMRX-DMA and Interrupt

EPHX Processor control 4

ERCX + Processor control 2

ESIX-Processor control 2

EXCX Processor control 1

EXOR + Processor control 2

FCDX Processor control 4

FCOX + Processor control 2

FCYX + DMA and Interrupt Full Cycle Command -- When high, it enables a read or clear memory sequence followed by a restore or write memory sequence

FEAI Processor control 2 Fetch Address -- Enable for ACYX + on all instructions that require an address cycle

VIII-5

620/L. Mnemonics (continued)

Mnemonic

FEIX +

Description

Fetch Instruction -- Enable for ICYX

Processor control 2 FEOX +

Processor control 2

FRCX-Processor control 4

FRYX-I Processor control 4

FRYX + Processor control 4

G1XX + to G4XX + Processor control 2

HLTX + Processor control 1

HTCX-Processor control 1

H1XX + to H4XX + Processor control 2

IAPX + Processor control 2

ICLX-Processor control 4

ICYX + Processor control 2 Fetch Operand -- Enable for OCYX

Function Ready Control -- Detects and controls the programmed function out sequence

Function Ready Control -- Pulse used to terminate the address phase on the I/O line

Function Ready -- Provides function ready to the I/O bus

Group Decoding 1 to 4 - Decodes U register bits 12 and 13

Halt -- Controls execution (run) or nonexecution (step) modes or computer operation

Halt Control -- Initiates halting of computer operation

Set Decoding 1 to 4 - Decodes U register bits 14 and 15

Instruction Address Phase -- Provides timing function for address operations; occurs during the last half of instruction cycle

Inhibit Clock -- Inhibits CL1X + and CL2X + during an interrupt or trap operation

Instruction Cycle -- Timing function identifying memory cycles used to obtain instruction words

620/L Mnemonics (continued)

Mnemonic	Description
IEPX + Processor control 2	Instruction Execute Phase Provides timing function for instruction execution occurs during the first half of all instruction cycles
IIAX Processor control 4	Increment Interrupt Address Adds one to the interrupt address when interrupting to double word instructions
IMCX- Processor control 2	Increment Memory Control Provides control of the INR instruction
INCR + Processor control 4	Increment - Provides increment signal to the adder adds one to data at the adder
INHE-0 Memory timing cont.	Inhibit Enable Sent to sense/inhibit card of 4K-A stack
INHE-1 Memory timing cont.	Inhibit Enable - Sent to sense/inhibit card of 4K-B stack
INHT Sense/inhibit	Inhibit Timing Originates on the DM286 card where it is designated WSTX-
INHT1 Sense/Inhibit	Inhibit Timing 1 - Enable signal for inhibit drivers of bits 0 through 7
INHT2 Sense/inhibit	Inhibit Timing 2 Enable signal for inhibit drivers of bits 8 through 15
IXYD Driver/sink switch	Not used
JCMX + Processor control 1	Jump Condition Met Stores detection of jump condition met on jump, jump and mark, execute, and sense instructions
JCN1 + (DM109·1)	Jump Condition Met, Gate 1 Logical-OR of all tests for jump, jump and mark, and execute condition met

VIII-7

620/L. Ninemonics (continued)		
Mnemonic	Description	
K1XX+ Processor control 2	Class 1 – Decodes U register bits 12, 13, and 14 for all single word addressable instructions	
K2XX + Processor control 2	Class 2 Decodes U register op-code 00; selects all jump, jump and mark, execute and shift, register change, immediate, and set/reset overflow instructions	
K3XX + Processor control 2	Class 3 Decodes and selects all I/O in- structions	
K2 3X + Processor control 2	Class 23 Provides decoding for K2 or K3 instructions	
LDPINT- Memory timing cont.	Loader Protect Interrupt Not used	
LSCX + Processor control 4	Long Shift Control Provides control of long shift, multiply, and divide sequences; the A register is selected when LSCX is on, and the B register when LSCX is off	
L00X + to L15X + Processor control 1	Memory Address Register Contains the address of the data that memory is reading or writing	
MCLX+ Processor control 4	Master Clock Basic crystal-controlled 2.2-MHz clock for the system	
MC2X + Processor control 4	Master Clock 2 Controlled 2.2-MHz clock; gated off by inhibit clock (ICLX) and halt functional (HTCX, HLTX)	
MDN2 + Processor control 2	Multiply/Divide Not Selects the A bus during interrupt, trap, or divide operations	
MRKX + Processor control 2	Mark Provides the timing and control function for jump and mark instructions	

620/L Mnemonics (continued)

registers in the manual mode

the A register from the console

the B register from the console

used

8K of memory

8K of memory

8K of memory

Memory Start Clock 2

Description

Manual Register Select - Enable for setting

Manual Select A Register -- Manual selection of

Manual Select B Register -- Manual selection of

Memory Start Clock Enable -- This signal not

Memory Start Clock 1 - Sent to the memory

Sent to the memory

timing control card where it is designated SSL1 +: initiates a memory cycle for the first

timing control card where it is designated

SSL2 +; initiates a memory cycle for the second

Memory Start Clock 3 - Sent to the memory timing control card where it is designated

SSL3+; initiates a memory cycle for the third

Mnemonic

MRSX + Processor control 1

MSAX Processor control 3

MSBX Processor control 3

MSCE + Memory timing cont.

MSC1 + Processor control 4

MSC2 + Processor control 4

MSC3 + Processor control 4

MSC4 + Processor control 4 Memory Start Clock 4 Sent to the memory timing control card where it is designated SSL4 + initiates a memory cycle for the fourth 8k of memory

MSP1 Processor control 1 Memory Start Pulse Inhibit – Used in memory parity option to disable the setting of the memory start pulse flip flop

VIII 9

620/L. Minemonics (continued)

	620/L. Minemonics (continued)
Mnemonic	Description
MSPX + Processor control 1	Memory Start Pulse Delayed clock 1 for starting memory
MSPX Processor control 3	Manual Select P Register - Manual selection of the P register from the console
MSUX- Processor control 3	Manual Select U Register Ground true when selecting the U register from the console
MSXX Processor control 3	Manual Sellect X Register - Manual selection of the X register from the console
ND0 to ND7 Driver/sink switch	Negative Drive Decoded Signals Decoded signals from multiplexed address bits 0 through 5; sent to the negative-drive driver switches
OCYX + Processor control 2	Operand Cycle Timing function identifying the memory cycles used to obtain an address word
OVXX + Processor control 1	Overflow Detects and stores the overflow all tests for jump, jump and mark, and execute condition met
PDIX Processor control 4	Program Data In Provides the timing function for all programmed input operations
PDTX + Processor control 4	Program Data Transfer Provides the timing function for all input/output instructions
PD0 to PD7 Driver/sink switch	Positive Drive Decoded Signals Decoded signals from multiplexed address bits 0 through 5; sent to the positive-drive driver switches
PFOX Processor control 4	Program Function Out Timing function that controls the output of the function code of all 1/O instructions

.

620/L Mnemonics (continued)

and CL2X +

threshold voltage

the RPCX flip-flop

flops on halt

repeat mode

register

Mne	mon	ic

Description

Phase Clock - Basic timing function used to control basic clock functions, such as CL1X +

Reference Voltage -- Provides the sense amplifier

Repeat -- Controlled by the instruction REPEAT

switch on console; used to enable the setting of

Reset On Halt -- Reset line to control the flip-

Repeat Control -- Control function which in-

Repeated R15 - Monitors bit 15 of the R

Reset Shift Function -- Resets the shift

Read Sink Timing -- Provides timing for the X

RESET switch on the console; resets the bits of any register being displayed while in step mode

Reset -- Controlled by the display register

functions on halt and CL2

and Y read sink switches

hibits set U register (SURX +) when stepping in

PHCX Processor control 4

REF VOLTAGE Sense/inhibit

REPT-Processor control 1

ROHX + Processor control 1

RPCX Processor control 1

RR15 + Processor control 2

RSHX + Processor control 2

RSTM Memory timing cont.

RSTX Processor control 2

RUNX + Processor control 1 Run - Output of the RUN switch on the console; forms a pulse that places the computer in run mode

RWT1-Memory timing cont. **Read/Write Timing 1** -- Timing signal for negative-drive driver switches

VIII-11

620/L. Mnemonics (continued)		
Mnemonic	Description	
RWT2- Memory timing cont.	Read/Write Timing 2 - Timing signal for positive drive driver switches	
RXXX- Memory timing cont.	Read — This signal is low for a read or clear sequence and high for a write or restore sequence	
SASX: Memory timing cont.	Sense Amplifier Strobe Sent to the sense/inhibit card to produce SAS1 and SAS2	
SAS1	Sense Amplifier Strobe 1 Strobe signal for the sense amplifiers of memory data bits 0 through 7	
SAS2	Sense Amplifier Strobe 2 Strobe signal for the sense amplifiers of memory data bits 8 through 15	
SBAX + Processor control 2	Sign Bit of A Register Stores the sign bit of the A register for jump, multiply, and divide instructions	
SBLX + Processor control 2	Select Bus Last Bit Bit 15 on the S bus	
SCMX + Processor control 4	Shift Count Met Indicates that the count in the shift counter equals that in U register bits U0 to U4	
SCOX + to SC4X + Processor control 4	Shift Counter, Stages 0 to 4 Counts the shift cycles during multiply and divide instructions	
SELA + Processor control 1	Select A Register OUtput of the A REGISTER SELECT switch on the console; used to select the A register during step mode	

620/L Mnemonics (continued)

Mnemonic	Description
SELB + Processor control 1	Select B Register Output of the B REGISTER SELECT switch on the console; used to select the B register during step mode
SELP + Processor control 1	Select P Register Output of the P REGISTER SELECT switch on the console; used to select the P register during step mode
SELU + Processor control 1	Select U Register Output of the U REGISTER SELECT switch on the console; used to select the U register during step mode
SELX + Processor control 1	Select X Register Output of the X REGISTER SELECT switch on the console; used to select the X register during step mode
SERX- Processor control 1	Sense Response - Signal returned by a peripheral device to indicate the status of the device; occurs in response to a sense command
SETA + Processor control 3	Set A Register - Clock used to set C bus data into the A register
SETB + Processor control 4	Set B Register Clock used to set C bus data into the B register
SETL + Processor control 4	Set L Register Clock used to set C bus data into the L register
SETP + Processor control 3	Set P Register Clock used to set C bus data into the P register
SETR + Processor control 3	Set R Register Clock used to set W bus data into the R register
SETU- Processor control 3	Set U Register Clock used to set W bus data into U register

.

•

Processor control 4

Processor control 4

SHRX +

SLAB +

620/L Mnemonics (continued)

and the second

Mnemonic Description SETW + Set W Register -- Clock used to set C bus data into the W register Processor control 4 SETX +Set X Register -- Clock used to set C bus data Processor control 3 into the X register SGAX +Shift Gate A -- Provides bit 0 to the shift left Processor control 4 gates of the arithmetic unit on shift left and multiply instructions SGPY + Shift Gate B -- Provides bit 14 to the shift Processor control 4 right gates of the arithmetic unit on shift right and multiply instructions SGCX + Shift Gate C -- Provides bit 15 to the shift Processor control 4 right gates of the arithmetic unit on shift right and multiply instructions SGDX + Shift Gate D -- Provides bit 15 to the shift Processor control 4 left gates on the arithmetic unit on shift left and divide instructions SHCX + Shift Control -- Provides basic timing and

structions SHFX-Shift -- Enables shift operation of the shift, Processor control 4 multiply and divide instructions SHLX + Shift Left -- Enables the shift left gates on Processor control 4 shift left and divide instructions

> Shift Right -- Enables all shift right gates for shift right and multiply instructions

control of the shift, multiply and divide in-

Select Arithmetic Bus -- Selects output of the adder to the C bus Processor control 2

VIII 14

620/L Mnemonics (continued)

Mnemonic

Description

SLAX + Select A Register -- Gates the A register onto the S bus Processor control 3

SLBX + Processor control 3

SLGB + Processor control 2

Processor control 3

Select G Bus -- Selects the G bus into the adder

Select B Register -- Gates the B register onto

Select P Register -- Gates the P register onto the S bus

SLP1+ Select P One -- Signal used to enable INCR every time P is selected for normal update of Processor control 3 P on each instruction

G bus

the S bus

Select R Inverted -- Gates the output of R in-Processor control 3 verted to the G bus

SLU1 + -- Selects U0-U8

SLU2 + -- Selects U9-U10

SLU3 + - Selects U11-U15

SLRX + (DM111-3)

SLPX +

SLRI+

Select R -- Gates the output of the R register to the G bus

Select U -- Selects the U register onto the

SLU1 +

SLU2 + SLU3+ Processor control 3

SLXX + Processor control 3 Select X Register -- Gates the X register onto the S bus

SOP2 Processor control 1

Step Pulse -- Pulse initiated from the STEP switch on the console, allows one instruction to be performed

620/L Mnemonics (conti	nue	èd)
------------------------	-----	-----

Mnemonic

Description

SOPX + Processor control 1

SQP2 Memory timing cont.

SRSX + Processor control 1

SSAX + Processor control 1

SSBX + Processor control 1

SSLX-Driver/sink_switch

SSL1-Memory timing cont.

SSL2-Memory timing cont.

SSL3-Memory timing cont.

SSL4-Memory timing cont.

SSPX + Processor control 1

SSUX + Processor control 1 **Stop** -- Provides control for the manual halt and step operations

 Loader Protection Step Control -- Signal from loader protection circuit; when low, it causes the computer to go into step mode

Single Register Selected - Enables setting of MRSX when a single register is selected

Switch Select A Register -- Flip-flop set up by the A register switch on the console; used to maually select the A register

Switch Select B Register -- Manual selection of the B register from the console

Stack Select -- One of four stack select signals (SSL1-, SSL2-, SSL3-, SSL4-)

Stack Select 1 -- Sent to the driver/sink switch card of the first 8K of memory

Stack Select 2 -- Sent to the driver/sink switch card of the second 8K of memory

Stack Select 3 -- Sent to the driver/sink switch card of the third 8K of memory

Stack Select 4 -- Sent to the driver/sink switch card of the fourth 8K of memory

Switch Select P Register -- Manual selection of the P register from the console

Switch Select U Register -- Manual selection of the U register from the console

VIII-16

620/L Mnemonics (continued)

Mnemonic	Description
SSXX + Processor control 1	Switch Select X Register Manual selection of the X register from the console
STB5 Processor control 3	Set B Register Pulse from the multiply/divide option used to set the B register
STEP + Processor control 1	Step Command Output of the STEP switch on the console; used to initiate STEP mode
STP1 Processor control 3	Set P Register - Output of set gates to select the P register
STRX + Processor control 1	Start - Provides control for manual step and run operations
SU00 + SU15 + Register card	Sum 00 to 15 - Output of the adder
SYRT 1 Proc essor control 1	System Reset Ground true signal in computer and on 1/0 bus to reset computer and 1/0 devices
S00X to S15X Sense/inhibit	High Sense Bits 0 to 15 - High lines to the differential inputs of the sense amplifiers
S00X to S15X Sense/inhibit	Low Sense Bits 0 to 15 - Low lines to the differential inputs of the sense amplifiers
TAIX Processor control 4	Trap Address Input - Signal from the DMA circuit (DM121) that selects the time when an address is inputted during a trap or interrupt operation
TCRX- AMED	Timing and Control Reset - Reset to memory timing and control circuitry
TDIW Processor control 4	Trap Data In Write Signal from the DMA circuit that initiates a write (WRTX +) signal to the memory on the second half cycle of trap in

620/L Mnemonics (continued)	
Mnemonic	Description
TOSX Processor control 4	Trap On Shift Signal from the DMA circuit that detects and stores trap commands on shift, multiply, or divide instructions
TRSC Processor control 1	Trap Start Clock Signal from the DMA circuit that initiates a memory start pulse
TSHX Driver/sink switch	Temperature Sense High Signal from the high side of a sensistor
TSLX Driver/sink switch	Temperature Sense Low Signal from the low side of a sensistor
U00X + U15X + Register card	U Register Bits 0 to 15 Provides storage of all instructions during the execute cycle
W00X + W15X + Register card	Memory Data Register Holds data for the memory read/write instructions
WRTX + Processor control 4	Read/Write Command a. Full cycle when true, enables clear/write operation of the memory; when false, enables read/restore operation
	 Half Cycle When true, enables a write (only) operation; when false, enables a read (only) operation
WSTX Memory timing cont.	Write Sirk Timing Timing signal for X and Y write sink switches
XSOX to XS7X Driver/sink switch	X Sink - Signals from X read or X write sink switches
YSOX to YS7X Driver/sink switch	Y Sink - Signals from Y read or Y write sink switches

VIII-18

.

CHAPTER IX WAVEFORMS

•

.

,

•

,

٠

.

CHAPTER IX WAVEFORMS

This chapter contains timing waveforms for various instructions and operations executed by the computer (figures IX-1 through IX-36).

Each drawing includes an identification of the instructions or operation involved, followed by waveforms of individual signals associated with the instructions or operation.

CHAPTER IX WAVEFORMS





IX-3

CHAPTER IX WAVEFORMS


IX-4

.







9۔ X





1X-8





1111-1410

Figure IX-7. Indirect

Addressing

Timing

IX-10





.

IX-12

1.1.1.1.13 INSTRUCTION: REGISTER CHANGE (TRANSFER) MNEMONIC: T - - (SEE SYSTEM REFERENCE Logic levels: True = +5V dc False = 0V dcOCTAL CODE: 0050XX MANUAL) Time between master clock pulses = 237.5 nsec. MCLX+ CL1X+ CL2X+ SETU+ SLPX+ INCR+ SETP+ SLAX+, SLBX+, SLXX+ SETA+, SETB+, SETX+ SLG B+ T₀ NOTE: Distances along time scale are not proportionally accurate. TIME -----

CHAPTER IX WAVEFORMS

IX-13

Figure IX-10. Register Change

(Transfer) Timing















-





Figure IX-19. Increment and Replace Timing

IX-22







IX-25

į



CHAPTER IX WAVEFORMS

4





TIME ----->

NOTE: Distances along time scale are not proportionally accurate.











CHAPTER IX







IX 34



Figure IX-31. Sense (With Response) Timing

IX-35









85.7








IX-40

CHAPTER IX WAVEFORMS



CHAPTER IX WAVEFORMS

IX-41





IX 42

CHAPTER IX WAVEFORMS





IX-43

CHAPTER IX WAVEFORMS



IX-44





CHAPTER IX WAVEFORMS

CHAPTER X

MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

.

SECTION 1 INTRODUCTION

The multiply/divide and extended addressing feature (M/D) reduces the steps required to prepare a multiplication or division subroutine, and permits extended addressing to specific instructions or data located anywhere in memory.

The M/D is contained on a single circuit card that plugs into the computer mainframe (see chapter II).

Multiplication in the computer system consists of successive additions of the multiplicand with appropriate shifts to the right. Likewise, division is accomplished by successive subtractions of the divisor from the dividend with appropriate left shifts of the partial quotient. Once a program instruction to accomplish multiplication or division is implemented, the necessary steps required to complete the operation are accomplished by the M/D without further program intervention.

The extended addressing in the M/D enables addressing of the entire memory, either indexed, direct, or indirect. Doubleword instruction is used, with the effective address contained in the second word. The same instruction format is used for immediate-type instructions; however, indirect addressing is not permitted, and the second word contains an operand. When traps or interrupts are in progress, the direct memory access circuit (DMA) applies an inhibiting signal to the extended addressing circuit.

1.1 FUNCTIONAL DESCRIPTION

The M/D consists of three major sections (figure X-1): multiplication, division, and extended addressing.

1.1.1 Multiplication

In a multiplication operation, the contents of the effective memory location are multiplied by the contents of the B register, and the contents of the A register are added to the product. The resultant is placed in the A and B registers, with the most significant half in the A register and the least significant half in the B register. A sign of the resultant is placed in bit 15 of the A register; bit 15 of the B register is always set at zero. The largest



Figure X-1. M/D Functions

positive multiplier or multiplicand that can be contained in an operating register is 15 binary bits; the last bit contains the sign. The product of the largest positive multiplier and multiplicand is always smaller than the combined capacity of the A and B registers; therefore, that product will not set the overflow.

The product of the largest negative multiplier and multiplicand is one greater than the capacity of the combined A and B registers. In this case the overflow indicator will be set, and the combined A and B registers will indicate all zeros with a negative sign bit. This is the only case in which multiplication alone can cause the overflow indicator to be set.

1.1.2 Division

In a division operation, the dividend is contained in the combined A and B register, with the sign in bit 15 of the A register. The sign bit of the B register is not used. The divisor is contained in the effective memory location. The quotient and the sign of the quotient are placed in the B register, and the remainder is placed in the A register along with the sign of the dividend. If the quotient exceeds the capacity of the B register, the overflow

indicator will be set. Also, the following special rules apply. A software solution to these rules is provided in figure X-2.

- a. If the divisor is zero, the quotient will be the complement of the high-order 15 bits of the dividend with inverted sign. The remainder will be equal to the low-order 15 bits of the dividend. The overflow will always be set.
- b. If the dividend is negative and an integer multiple of the divisor, the B register will indicate the quotient minus one, and the A register (the remainder) will be equal to the divisor. The sign of the remainder will equal the sign of the dividend. The following octal statements illustrate this rule.
- c. -010/02 = -04 and a remainder of -02
- d. -010/-02 = +04 and a remainder of -02

1.1.3 Extended Addressing

Extended addressing allows addressing of all memory locations, either indexed, direct, or indirect. The second word of the double-word extended instruction contains the effective address. In direct addressing, the address of the operand is located in the second word. The operand is then one level removed from the instruction. Indirect addressing occurs when an operand is two or more levels removed from the instruction. In such cases, the address of the operand address (the indirect address) is contained in a memory location addressed by the instruction. The double-word instruction format, along with the addressing modes are shown in figure X-3.

When the indirect addressing mode is used, the second address in memory may also be a direct or an indirect address. If a loop of indirect addresses is formed, the processor will remain in the indirect mode until halted by a system reset signal. An example of the indirect addressing mode is shown below.

0500	0006YY7	Extended indirect
0501	0100502	Operand address at 0502
0502	0100503	Operand address at 0503
0503	0100501	Operand address at 0501



Figure X-2. Flow Chart for Division Correction

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Γ	00	06	YY	X	First Word
1		Operand	address		Second Word

YY equals any single word instruction in the OP CODE.

If X =	Address Mode	Effective Address
00 to 03	Immediate	Second word contains operand.
04	Relative to P	Contents of second word + (P register + 1).
05	Indexed with X	Contents of second word + X register.
06	Indexed with B	Contents of second word + B register.
07	Direct or indirect	Contents of second word may be a direct or indirect address depending on bit 15.

Figure X-3. Word Format for Extended Addressing

1.2 SPECIFICATIONS

The M/D specifications are listed in table X-1.

Table X-1. M/D Specifications

Parameter	Description
Multiplication Algorithm	$A + (B \cdot R) = A, B$
	where A = initial A register content
	B ≕ multiplier (in B register)
	R = multiplicand (in memory)
	(continued)

Table X-1. M/D Specifications (continued)

Parameter

Description

Multiplication Capability

Division Algorithm

Division Capability

Extended Addressing Modes

least significant half in B) Maximum multiplier: 32,767 or - 32,768Maximum multiplicand: 32,767 or - 32,768Maximum product: 1,073,741,824A, B/R = B + A where A, B = dividend (in A and B registers; most significant half in A, least significant half in B) R = divisor (in memory) B = quotient (in B register) A = remainder (in A register)

A, B = product (in A and B registers; most significant half in A,

Maximum divisor:

32,767 or - 32,768

Maximum dividend:

1,073,741,823 or - 1,073,741,824

Maximum quotient:

32,767 or - 32,768

Relative to P (contents of second word plus P register plus 1).

Indexed with X (contents of second word plus X register).

Indexed with B (contents of second word plus B register).

Direct (second word is direct address if bit 15 is zero).

Indirect (second word is indirect address if bit 15 is one).

SECTION 2 OPERATION

This section contains the M/D instructions and also multiplication/division procedures and examples.

2.1 INSTRUCTIONS

The M/D instructions are listed in table X-2.

Mnemonic	Octal Code	Description	Machine Cycles
Multiply (one-word	instruction)		
MUL	16хххх	Multiply B register by contents of effective mem- ory address	10
Divide (one-word	instruction)		
DIV	17xxxx	Divide A and B registers by contents of effective memory address	10
Extended Address	(two-word instruc	ction)	
LDAE	00601x	Load A register extended	3
LDBE	00602x	Load B register extended	3
LDXE	00603x	Load X register extended	3
STAE	00605x	Store A register extended	3

Table X-2. Multiply/Divide and Extended Addressing Instructions

Table X-2. Multiply/Divide and Extended Addressing Instructions(continued)

Mnemonic	Octal Code	Description	Machine Cycles
STBE	00606x	Store B register extended	3
STXE	00607x	Store X register extended	3
INRE	00604x	Increment and replace ex- tended	4
ADDE	00612x	Add memory to A register extended	3
SUBE	00614x	Subtract memory from A reg- ister extended	3
MULE	00616x	Multiply B register extended	11
DIVE	00617x	Divide AB register extended	11
ORAE	00611x	Inclusive OR extended	3
ERAE	00613x	Exclusive OR extended	3
ANAE	00615x	AND extended	3

NOTES:

- 1. The xs in the DIV and MUL instructions represent the effective address.
- 2. The xs in the extended addressing instructions specifies the addressing mode (see figure 3-2).

2.2 MULTIPLICATION/DIVISION PROCEDURES

The following subsections provide manual procedures for performing multiplication and division operations. Section 2.3 contains examples that illustrate the operations; section 4 contains several sample problems and their solutions.

2.2.1 Multiplication

A multiplication operation can be performed as follows:

- a. Perform power-on routine (chapter III).
- b. Load the multiplier into the B register.
- c. Load the multiplicand into the X register.
- d. Load the store X instruction (070000) into the U register, and execute the instruction. The multiplicand is now in memory.
- e. Load the multiply instruction (160000) into the U register, and execute the instruction.
- f. Observe the result in the A and B registers. The most significant bits of the product can now be observed by displaying the contents of the A register; the least significant bits can be observed by displaying the contents of the B register.

2.2.2 Division

A division operation can be performed as follows:

- a. Perform power-on routine (chapter III).
- b. Load the most significant bits of dividend into the A register.
- c. Load the least significant bits of dividend into the B register.
- d. Load the divisor into the X register.
- e. Load the store X instruction (070000) into the U register, and execute the instruction.
- f. Load the divide instruction (170000) into the U register, and execute the instruction,
- g. Observe the result in the A and B registers. The quotient can now be observed by displaying the contents of the B register; the remainder can be observed by displaying the contents of the A register. Note that the sign bit of the remainder is the same as the sign bit of the dividend.

2.3 MULTIPLICATION/DIVISION EXAMPLES

The following examples of multiplication and division are provided to illustrate the operations. The octal problem is preceded by its decimal equivalent for both examples. Negative numbers are in two's complement form. A, B, and R represent the contents of the A register, B register, and memory, respectively. The letter R represents memory because the R register contains the contents of the effective memory address during reading and writing operations.

EXAMPLE A. Multiplication:

(-56) (1212) = -67,872(177710) (002274) = 17777573340

Before execution:	A = 000000	After execution:	A = 177775
	B = 17?710		B = 073340
	R = 002274		R = 002274

EXAMPLE B. Division:

-1,234/616 = -2 with remainder -21777775456/001150 = 177776 with remainder 177776

Before execution:	A = 17?777	After execution:	Α		177776
	B = 075456		В	=	177776
	R = 001150		R	==	001150

SECTION 3 THEORY OF OPERATION

3.1 GENERAL

Described in the following paragraphs are the three functional divisions of the M/D: multiplication, division, and extended address. Refer to logic diagram 91D0358 in volume 2. Three-digit numbers in parentheses indicate the location of circuit elements on the logic diagram. The first number locates the sheet; the following letter and number indicate the area on that sheet. Circuit elements that are not on the M/D board are followed by their circuit board number in parentheses.

Signals resulting from the outputs of flip-flops are designated FF set signal and FF reset signal if they are high when the flip-flop is respectively set or reset.

3.2 MULTIPLICATION

Multiplication is accomplished by successive additions of the multiplicand appropriately shifted to the right. A flow diagram illustrating this operation is shown in figure X-4. The timing of signals generated during multiplication is shown in figure X-5.

The multiplication instruction is stored in the U register (44P0592), and the address of the multiplicand is generated and placed in the L register (44P0595). The next memory cycle brings the multiplicand from memory and stores it in the R register (44P0592).

The contents of the U register are decoded in the M/D to form signal MPYX + high (1C4). Signals MPYX + high and RB17 + high (2D7) set flip-flop NMDX (1D3). Flip-flop NMDX stores the sign of the multiplier to provide for the correction cycle at the end of the operation.

Signals TOSX- high, FEIX + high, and H4XX + high form signal SHC3- low (3C7). Signal SHC3- sets flip-flop SHCX (44P0593). FF set signal SHCX + high with signal H4XX + high form signal UMDX- low (1C5). Signal UMDX + high generates set or reset levels (2C6) for bits 5, 6, 7, and 8 of the U register. Changing the contents of the U register establishes control for the shift portion of the multiply operation. Signal SHCX high also sets flip-flops SHFX (44P0593) and LSXC (44P0593). The outputs of these two flip-flops allow master clock signal MC2X to increment the shift counter (44P0593).

VT11-1864





CHAPTER X MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

X-12



Figure X-5. Timing Diagram for Multiplication

Multiplication then proceeds by a series of addition and shift or shift-without-addition operations. The choice of these two types of operations depends on the state of flip-flop ADEX (2B6). During multiplication, flip-flop ADEX is controlled by the least significant bit of the B register after each shift. The contents of the A register are either increased by the addition of the multiplicand and then shifted right, or they are shifted right without addition. If no overflow results from the addition, the sign of the partial product (in the A register) becomes that of the sum. If an over-flow occurs, the sign bit in the A register becomes the complement sign of the sum. The addition and/or shift of the partial product is accomplished while signal LSCX- is high. The multiplier (in the B register) is shifted right one position each time signal LSCX- is low.

When the shift counter has been incremented to 15, flip-flop LCYX (1B2) is set. At this time if FF set signal NMDX is high, the multiplicand is subtracted from the product. This is accomplished by signals SR14– low (2B4) and INCR– low (2D4).

3.3 DIVISION

Division is accomplished by successive subtractions of the divisor from the dividend and shifts of the partial quotient to the left. A flow diagram illustrating this operation is shown in figure X-6. The timing of signals generated during division is shown in figure X-7.

The divide instruction is stored in the U register (44P0592), and the address of the divisor is generated and set into the L register (44P0595). The next memory cycle brings the divisor from memory and stores it in the R register (44P0592).

The divisor is subtracted from the dividend if the sign of the quotient is to be positive (the divisor is added to the dividend if the sign of the quotient is to be negative). If the sign of the difference is not equal to the sign of the A register, the divisor is removed from the adder input. This is done before the output of the adder is shifted to the left and placed in the A register. If the divisor is not added to the partial quotient (in the A register) and the quotient sign is negative, flip-flop BISX (44P0593) is set. If the divisor is added to the partial quotent and the sign is positive, flip-flop BISX is set. The content of bit 14 of the B register are then shifted left with signal BISX being shifted into the least significant bit of the B register.

The sign of the dividend is stored in flip-flop SBAX (44P0596). If FF set signal SBAX + is high, flip-flop NMDX (1D3) is set when the divisor is clocked into the R register on signal SETR +. If the quotient is to be negative, flip-flop ADOX (1B5) is set at the same time as flip-flop NMDX.

The contents of the U register are changed to establish control for the shift portion of the division operation. Bit 13, 14 and 15 of the U register decode to form signal H4XX- low (1D5). Signal SHC3- low sets flip-flops SHCX, SHFX, and LSCX (44P0593). FF set signal SHCX + high with signal H4XX- low form signal UMDX- low (1C5). Signal UMDX- low generates set or reset levels (2C6) for bits 5, 6, 7, and 8 of the U register. The outputs of flip-flops SHFX and LSCX control the incrementing of the shift counter (44P0593).

Flip-flop ADEX (2B6) is also set when FF set signal LSCX- goes high. Signal LSCX- high selects the A register to the adder, and signal SLR5- low (2B4) selects the operand. Signal SLR5- low is generated by signal DIVX + high, signal SHFX + high, FF set signal ADOX + high, and FF set signal ADEX + high.

The result of the first addition (subtraction if FF set signal ADOX + was low) is compared with the condition of flip-flop NMDX to form signal DSCX- (2A7). Signal DSCX- high with



X-15

VTII-1867

Figure X-7. Timing Diagram for Division



CHAPTER X MULTIPLY/DIVIDE AND EXTENDED ADDRESSING

X·16

signal DIVX + high, signal FCDX + high, and FF reset signal LCYX- high set flip-flop DODX (1C2). This flip-flop enables the overflow indication. Signal DSCX- high also inhibits the set of the A register (44P0592) and the reset of flip-flop LSCX (44P0593).

The delayed reset of flip-flop LSCX allows the contents of the R register to be removed from the adder before the adder output is shifted left and placed in the A register. Bit 14 of the B register is shifted into bit zero of the A register. Flip-flop BISX is set if flip-flops ADOX and ADEX are both set or both reset.

Removing the contents of the R register from the adder allows signal DSCX- to go low and enables the reset of flip-flop LSCX. FF reset signal LSCX high selects the B register to the shift gates, and the contents are shifted left one position with FF set signal BIXE going to the least significant position. The shift counter is then incremented, and the cycle is repeated until the shift count is equal to 15.

Flip-flop LCYX (1B2) is set as the shift counter is incremented to 15. FF set signal LCYX + high enables signal PHC3- low (2D7) and signal MDN2 + low (2A6). Signal PHC3- low inhibits the set of the phase clock flip-flop (44P0593) for one cycle. Signal MDN2 + low inhibits signals SHLX and SLAB while the result of the last subtraction is transferred to the A register. The contents of the B register are then shifted left and, if the quotient is to be negative, incremented to provide the final two's complement quotient.

3.4 EXTENDED ADDRESSING

The extended instruction is placed in the U register and decoded to form signals K2XX + and AC6X +. If signal U02X + is low, flip-flop EIM1 (44P0596) is set, and the second word of the immediate instruction is used as the operand. If signal U02X + is high, flip-flop EIM2 (1D6) is set. FF set signal EIM2 high generates signal EIMX- low (1D6). Signal U02X + high and FF set signal EIM2 high generate signal FEA1- low. Flip-flop ACYX (44P0596) is set on the next CL1X pulse.

FF set signal ACYX- high and FF set signal EIM2 high cause signal U02X + to go low (1C7). These two signals also transfer the states of signals U00X and U01X to signals U09X respectively (1A7). The new states of signals U09X, U10X, and U10X and U11X are decoded to form signals AC4X, AC5X, AC6X, and AC7X. Signal EIMX low transfers the states of signals U03X through U06X to signals U12X through U15X, respectively.

The address code signals AC4X, AC5X, and AC6X select the contents of the P, X, or B register which is added to the second word of the instruction to form the effective memory address of the operand address. If signal R15X is high, the second word is an indirect address; the processor will remain in the address cycle and fetch the address specified by

the contents of the R register. This second address may also be a direct or indirect address. If a loop of indirect addresses is formed, the processor will remain in the indirect addressing mode until halted by a system reset signal.

3.5 MNEMONICS

The M/D mnemonics are listed in table X-3.

Table X-3. Mnemonic Definitions

Mnemonic	Description
ACYX	Address cycle. Starts extended addressing using address code signals.
ACiX	Address code. Selects P, X, or B register as part of operand address.
ADEX	Add-enable flip-flop. Stores the requirement for an addition.
ADOX	Add-operand flip-flop. Stores sign of quotient.
BISE	Bit-store enabler. Sets bit-store flip-flop.
BISX	Bit store. Enables shift gate A during long shifts and division.
СВіі	C-bus bits. Provides clata for multiply/divide.
CL2X	Clock 2. Gates clear signal at proper point in memory cycle.
CLRX	Clear. Clears flip-flops DODX, LCYX, and NMDX.
DIVX	Divide. Indicates that a division operation is occurring.
DODX	Division overflow-detect flip-flop. Stores the occurrence of an overflow diring division.
DSCX	Division sign check. The result of a sign check during division.
EIMX	Execute immediate. Cutput of flip-flop EIMZ.

Table X-3. Mnemonic Definitions (continued)

Mnemonic	Description
EIM2	Execute immediate flip-flop 2. Stores requirement for extended addressing.
EMRX	E and W bus receiver. Enables decoding of address codes.
FCDX	First-count detector. Indicates that shift counter has reached a count of one.
FEA1	Fetch address. Enables address cycle.
FEIX	Fetch instruction. Enables shift control bit 3.
HLTX	Halt. Disables extended addressing and multiply/divide result.
H4XX	Is decoded from U-register bits and enables further decoding.
ICLX	Clock inhibitor. Inhibits signal PHC3 during interrupt or trap.
INCR	Increments adder during multiplication or division.
K2XX	Enables extended addressing upon decoding operation code.
LCYX	Last-cycle flip-flop. Stores the fact that the shift counter has reached its maximum.
LSCX	Long-shift control. Provides control of long shift, multiplication and division sequences.
MC2X	Master clock 2. Provides timing for M/D functions; clock input for flip-flops.
MDN2	Multiply/divide nonshift. Inhibits shift and A bus selection during transfer of remainder.
ΜΡΥΧ	Multiply. Indicates that a multiplication operation is occurring.
NMDX	Negative multiply/divide flip-flop. Stores the sign of multiplier.
OV1X	OverIfow. Output of flip-flop DODX.

Table X-3. Mnemonic Definitions (continued)

Mnemonic	Description
РНСХ	Phase clock. Enables reset of flip-flop EIMZ.
РНСЗ	Phase clock inhibit. Enables completion of multiply/divide operation.
ROHX	Reset on halt. Enables clear signal on halt.
SBAX	Sign bit of A register. Enables setting of flip-flops ADOX and NMDX.
SCiX	Shift-counter bit. Indicates number of shift cycles.
SCLI	Inhibits the last shift count until flip-flop LCYX is set.
SCMX	Shift count met. Indicates that shift counter equals U-register bits 0 to 4.
SETB	Set B register. Clocks C-bus data into latches.
SETR	Set R register. Clocks W-bus data into latch; clocks setting of flip-flops ADOX and NMDX.
SGAB	Shift-gate A. Provides bit zero to shift-left gates of arithmetic unit.
SGBC	Shift-gate B. Provides bit 14 to shift-right gates of arithmetic unit.
SHCX	Shift control. Generates signal UMDX and enables setting of flip-flop ADEX.
SHCi	Shift-control bit. Controls the setting of the shift-control flip-flop.
SHEX	Shift. Enables shift operation during multiplication and division
SLBI	Selects B register inverted. Gates inverted B-register data to the G bus.
SLP2	Gates the P register to the G bus.

Table X-3. Mnemonic Definitions (continued)

Mnemonic	Description
SLRI	Selects R register inverted. Gates inverted R register data to the G bus.
SLRX	Selects R register. Gates R register data to the G bus.
SLR5	Selects R register 5. Gates R-register data to the G bus during division.
SLXI	Selects X register inverted. Gates inverted X-register data to the G bus.
SR14	Selects R-register bit 14. Gates bit 14 of the R register to the G bus during multiplication.
STB5	Set B register. Clocks the setting of the B register.
SUii	Sum bit. Sign bit of the adder.
SYRT	System reset. Clears flip-flop EIM2.
SYii	Sum sign. Enables shift gate A on decoding sum bit.
TOSX	Trap on shift. Enables shift-control signal on trap command.
UiiX	U-register bit. Indicates instruction stored.
UMDX	U-register multiply/divide. Controls the shift portion of the division operation.
WiiX	Memory-data register. Sign bit of the number stored in memory.

X-21

SECTION 4 MAINTENANCE

4.1 GENERAL

There are no adjustable components, such as variable resistors or capacitors, on the M/D circuit card. This section provides multiplication and division problems with solutions that can be used to check out the arithmetic and logic operations of the M/D circuits. Refer to section 2 for operating procedures.

The solutions displayed on the computer's control panel should be as indicated in the "results" column. Some of the solutions are not arithmetically correct, because the problem is beyond the machine's capacity. These problems are labeled LCO (logic check only). All problems are shown first in decimal form and repeated in octal form. Negative numbers are in two's complement form. A, B, and R represent the contents of the A register, B register, and memory, respectively.

4.2 MULTIPLICATION PROBLEMS

The format of each multiplication problem is:

Problem in decimal: (multiplier) (multiplicand) = product Problem in octal: (multiplier) (multiplicand) = product

Before execution: After execution:

Α	=	all zeros	Α	=	MSB of product
В	=	multiplier	В	=	LSB of product
R		multiplicand	R	=	multiplicand

where, A, B, and R represent the contents of the A register, B register, and memory respectively.

PROBLEM A. Largest positive number squared			
(32,767)(32,767) = 1,073,676,289			
(77,777) (77,777) = 7,777,600,001	(continued)		

Problem:	Result:
$\begin{array}{rcl} A &=& 000000 \\ B &=& 077777 \\ R &=& 077777 \end{array}$	A = 077776 B = 000001
PROBLEM B. Larges (- 32,7 (100,0	st negative number squared (LCO) 768) (- 32,768) = 1,073,741,824 000) (100,000) = 6,405,037,000
Problem:	Result:
$\begin{array}{rcl} A &=& 000000 \\ B &=& 100000 \\ R &=& 100000 \end{array}$	A = 100000 B = 000000 Overflow
PROBLEM C. Larges (- 32,7 (100,0	st negative product 768) (32,767) = 1,073,709,056 000) (77,777) = 10,000,100,000
Problem:	Result:
$\begin{array}{rcl} A &=& 000000 \\ B &=& 100000 \\ R &=& 077777 \end{array}$	A = 100001 B = 000000
PROBLEM D. Multip (25,76 (62,24	blication of like signs 51) (31,345) = 807,478,545 11) (75,161) = 6,010,222,421
Problem:	Result:
A = 000000 B = 062241	A = 060102 B = 022421
PROBLEM E. Multip (- 25,7 (115,5	lication of unlike signs 761) (31,345) = 807,478,545 537) (75,161) = 11,767,555,357
Problem:	Result:
A = 000000 B = 115537 R = 075161	A = 117675 B = 055357

(continued)

4.3 DIVISION PROBLEMS

The format for each division problem is:

Problem in decimal: dividend/divisor = quotient + remainder Problem in octal: dividend/divisor = quotient + remainder

Before execution: After execution:

Α	-	MSB of dividend	A =	= remainder
В	=	LSB of dividend	B =	= quotient
R	=	divisor	R =	= divisor

PROBLEM A. Largest square root 1,073,676,289/32,767 = 32,767 7,777,600,001/77,777 = 77,777

Problem:

Result:

Α	=	077776	A	=:	000000
В	=	000001	В	==	077777
R	=	077777			

PROBLEM B. Largest positive dividend and negative divisor (LCO) 1,073,741,824/- 32,768 = - 32,768 6,405,037,000/100,000 = 100,000

Problem:

Α	=	064050	A'	=:	037000
В	=	037000	В	=:	113730
R	=	100,000			

PROBLEM C. Division of largest negative numbers - 1,073,709,056/- 32,768 = 32,767 10,000,100,000/100,000 = 77,777

Result:

Problem:	Result:
Problem:	Resul

Α	=	100001	Α	=	100000
В	=	000000	В	=	077776
R	=	100000			

(continued)

PROBLEM D. Division of positive numbers 807,478,545/31,345 = 25,761 6,010,222,421/75,161 = 62,241

Problem: Result:

Α	=	060102	Α	=	000000
В	=	022421	В	=	062241
С	=	075161			

PROBLEM E. Division of negative numbers - 807,478,545/- 25,761 = 31,345 11,767,555,357/115,537 = 75,161

Result:

Program:

Α	=	117675	А	=	115537
В	=	055357	В	_	075160
R	=	115537			

PROBLEM F. Division of mixed-polarity numbers - 807,478,545/31,345 =- 25,761 11,767,555,357/75,161 = 115,537

Problem:

Result:

Α	=	117675	Α	=	102617
В	=	055357	В	=	115540
R	=	075161			

CHAPTER V MEMORY







APPENDIX A

620/L NUMBER SYSTEM

APPENDIX A 620/L NUMBER SYSTEM

620/L NUMBER SYSTEM

Binary numbers in the 620/L computer are represented in two's-complement form. Single-precision numbers are 15 bits plus the sign bit. The sign bit occupies the mostsignificant bit position (bit 15). A 0 in the sign position denotes a positive number; a 1 in the sign position denotes a negative number. The negative of a positive number is represented in two's-complement form.

The two's-complement of a number may be found in either of two ways:

Example:

Example:

a. Take the one's complement of the number (i.e., complement each bit), and add 1 in the least significant bit position.

+ 9	00000000000001001
One's complement	11111111111110110
	+00000000000000000000000000000000000000
Two's complement (-9)	1111111111110111

b. For an n-bit number (including sign), subtract it from 2^{n+1} .

2 ⁿ⁺¹	100000000000000000000000000000000000000
-9(+9)	-0000000000000000001001
-9	11111111111111111111

A 1

It is generally convenient to express binary numbers by their octal equivalent. This conversion is easily performed by grouping the binary bits by threes, starting with the least-significant bit.

In this 16-bit-word configuration, the range of octal numbers is less than six full digits (000000-017777). The octal equivalents for the above examples are:

DECIMAL	OCTAL		
+9	0000011		
- 9	0177767		

The range of numbers in the 620/L is from -32,768 to +32,767. The zero minus one and plus/minus full-scale numbers are:

BINARY	OCTAL	DECI	CIMAL	
011111111111111111	0077777	+32,767	+FULL SCALE	
000000000000000000000000000000000000000	0000000	0	0	
111111111111111111	0177777	- 1	- 1	
100000000000000000	0100000	-32,768	-FULL SCALE	

The negative of the octal equivalent number is found by subtracting the number from 0177777 and adding 1 in the least-significant digit.
APPENDIX A 620/L NUMBER SYSTEM

$\begin{array}{c} 0 & 177777 \\ -(9) & -000011 \\ + & 1 \\ (-9) & 0177767 \end{array}$

Example:

.

In addition or subtraction, it is possible for the results to exceed the ± full-scale range of the machine. For example:

DECIMAL	OCTAL
+21,980	0052734
+11,843	+027103
+33,823	0102037

The negative result is in error. The same type of error occurs if the sum of the two negative numbers exceeds the minus full scale range:

DECIMAL	OCTAL	
-21,980	0125044	
(+)-11,843	0150675	
-33,823	(1)0075741	31,803

A-3

APPENDIX A 620/L NUMBER SYSTEM

Note that the carry out of the most-significant octal digit position is generally lost. However, to inform the programmer that the true result of an addition/subtraction falls outside the range of the machine, an overflow indicator is provided. The overflow indicator is set if the sign bit changes when two numbers of the same sign are added together (where the sign of the subtrahend is changed in subtraction).

In multiplication, a double length product is formed in the arithmetic registers (A or B). Since the product cannot exceed $\exists 2$ bits, overflow will never occur as the result of a multiply. The sign of the product is automatically determined.

Example:

DECIMAL	OCTAL
21,980	+052734
x11,843	x+027103
65,940	0200624
87,920	052734
175,840	0454404
21,980	0125670
21,980	
260,299,140	+017410 00224 A B

The double-length result is accumulated in the A and B registers.

In division, an overflow (underflow) can occur if the divisor is less than or equal to the dividend.

APPENDIX B POWERS OF TWO

,

÷

•

POWERS OF TWO	
---------------	--

2*	'n	2· "
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	26	0.000 000 603 725 296 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 006 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125

APPENDIX C

OCTAL/DECIMAL INTEGER CONVERSIONS

۲

OCTAL/DECIMAL INTEGER CONVERSIONS

				_	_						1		<u> </u>							_
			0	1	2	3	4	5	6	7	1		0	1	2	3	4	5	6	7
~~~~	0000	<u> </u>	+								f i									
0000	0000	0000	0000	0001	0002	0003	0004	0005	0006	0007		0400	0256	0257	0258	0259	0260	0261	0262	0263
0777	0511	0010	0008	0009	0010	0011	0012	0013	0014	0015		0410	0264	0265	0266	0267	0268	0269	0270	0271
(Ortel)	(Decimal	0020	0016	0017	0018	0019	0020	0021	0022	0023		0420	0272	0273	0274	0275	0276	0277	0278	0279
		0030	0024	0025	0026	0027	0028	0029	0030	0031		0430	0280	0281	0282	0283	0284	0285	0286	0287
		0040	0032	0033	0034	0035	0036	0037	0038	0039		0440	0288	0289	0290	0291	0232	0293	0294	0295
	Decimal	0050	0040	0041	0042	0043	0044	0045	0045	0047		0450	0296	0297	0298	0299	0300	0301	0302	0303
Ocres	Decimies	0060	0048	0049	0050	0051	0052	0053	0054	0055		0460	0304	0305	0306	0307	0308	0309	0310	0311
10000	- 4096	0070	0056	0057	0058	0059	0060	0061	0062	0063		0470	0312	0313	0314	0315	0316	0317	0318	0319
20000	• <b>819</b> 2	1	1																	
30000	12264	0100	0064	0065	0066	0067	0068	0069	0070	0071		0500	0320	0321	0322	0323	0324	0325	0326	0327
40000	16384	0110	0072	0073	0074	0075	0076	0077	0078	0079		0510	0328	0329	0330	0331	0332	0333	0334	0335
50000	- 20480	0120	0080	0081	0082	0083	0084	0085	0086	0087		0520	0336	0337	0338	0339	0340	0341	0342	0343
60000	· 24576	0130	0088	0089	0090	0091	0092	0093	0094	0095		0530	0344	0345	0346	0347	0348	0349	0350	0351
70000	- 28672	0140	10096	0097	0098	0099	0100	0101	0102	0103		0540	0352	0353	0354	0355	0356	0357	0358	0359
		0150	0104	0105	0106	0107	0108	0109	0110	0111		0550	0360	0361	0362	0363	0364	0365	0366	0367
		0160	0112	0113	0114	0115	0116	0117	0118	0119		0560	0368	0369	0370	0371	0372	0373	0374	0375
		0170	0120	0121	0122	0123	0124	0125	0126	0127		0570	0376	0377	0378	0379	0380	0381	0382	0383
												1.1								
		0200	0128	0129	01 30	0131	0132	0133	0134	0135		0600	0384	0385	0386	0387	0388	0389	0390	0391
		0210	0136	0137	0138	01 39-	0140	0141	0142	0143		0610	0392	0393	0394	0395	0396	0397	0398	0399
		0220	0144	0145	0146	0147	0143	0149	0150	0151		0620	0400	0401	0402	0403	0404	0405	0406	0407
		0230	0152	0153	0154	0155	0156	0157	0158	0159		0630	0408	0409	0410	0411	0412	0413	0414	0415
		0240	0160	0161	0162	0163	0164	0165	0166	0167		0640	0416	0417	0418	0419	0420	0421	0422	0423
		0250	0168	0169	0170	0171	0172	0173	0174	0175		0650	0424	0425	0426	0427	0428	0429	0430	0431
		0260	0176	0177	0178	0179	0180	0181	0182	0183		0660	0432	0433	0434	0435	0436	0437	0438	0439
		0270	0184	0185	0186	0187	0188	0189	0190	0191		0670	0440	0441	0442	0443	0444	0445	0446	0447
		1.1																		
		0300	0192	0193	0194	0195	0196	0197	0198	0199		0700	0448	0449	0450	0451	0452	0453	0454	0455
		0310	0200	0201	0202	0203	0204	0205	0206	0207		0710	0456	0457	0458	0459	0460	0461	0462	0463
		0320	0200	0209	0210	0211	0212	0213	0214	0215		0720	0464	0465	0466	0467	0468	0469	0470	0471
		0330	0216	0217	0218	0210	0220	0221	0222	0223		0730	0472	0473	0474	0475	0476	0477	0478	0470
		0340	0224	0226	0226	0227	0228	0220	0230	0231		0740	0480	0481	0482	0483	0484	0485	0486	0487
		0340	0223	0223	0220	0221	0216	0237	0230	0231	-	0750	0488	0480	0400	0401	0409	0403	0404	0405
		0350	0232	0233	0237	0233	0230	0231	0230	0247	- 1	0740	0400	0402	0490	0400	05.00	0403	0500	0493
			UXQU	0241	0292	U293	0499	0243	0440	U4911		01001	0490	1440	0430	0499	0300	0301	0204	0203
		0300	0444	0940	0350	0.961	0353	096 2	0964	0355		0770	AL AA		AL A4	A£ A7	A6 A0	AL AA	A6 1 A	A6 I
		0370	0248	0249	0250	0251	0252	0253	0254	0255	l	0770	0504	0505	0506	0507	0509	0509	0510	0511
		0370	0248	0249	0250	0251	0252	0253	0254	0255	l	0770	0504	0505	0506	0507	0509	0509	0510	0511
		0370	0248	0249	0250	0251	0252	0253	0254	0255	l	0770	0504	0505	0506	0507	0508	0509	0510	0511
		0370	0248	0249	0250 2	0251	4	0253 5	0254 6	0255	l	0770	0504	0505	2	0507 3	0508	0509 5	0510 6	7
		0370	0248	0249	0250 2	3	4	0253 5	6	7	l	0770	0504	0505	2	0507 3	4	0509 5	0510 6	7
1000	0512	0370	0248 0 051?	0249 1 0513	0250 2 0514	0251 3 0515	4 0516	0253 5 0517	6 0518	7 0519	]	0770	0504 0 0768	0505 1 0769	0506 2 0770	0507 3 0771	4	0509 5 0773	0510 6 0774	7 0775
1000   to	0512 to	0370 0370	0248 0 0513 0520	0249 1 0513 0521	2 0514 0522	0251 3 0515 0523	4 0516 0524	0253 5 0517 0525	0254 6 0518 0526	7 0519 0527		0770 1400 1410	0504 0 0768 0776	0505 1 0769 0777	0506 2 0770 0778	0507 3 0771 0779	0508 4 0772 0780	0509 5 0773 0781	0510 6 0774 0782	7 0775 0783
1000 to 1777	0512 to 1023	0370 0370 1000 1010 1020	0248 0 051? 0520 0528	0249 1 0513 0521 0529	0250 2 0514 0522 0530	0251 3 0515 0523 0531	4 0516 0524 0532	0253 5 0517 0525 0533	0254 6 0518 0526 0534	7 0519 0527 0535		0770 1400 1410 1420	0504 0 0768 0776 0784	0505 1 0769 0777 0785	0506 2 0770 0778 0786	0507 3 0771 0779 0787	4 0772 0780 0788	0509 5 0773 0781 0789	6 0774 0782 0790	7 0775 0783 0791
1000 te 1777 (Octel)	0512 to 1023 (Decimel)	0370 0370 1000 1010 1020 1030	0248 0 0513 0520 0528 0536	0249 1 0513 0521 0529 0537	0250 2 0514 0522 0530 0538	0251 3 0515 0523 0531 0539	4 0516 0524 0532 0540	0253 5 0517 0525 0533 0541	0254 6 0518 0526 0534 0542	7 0519 0527 0535 0543		0770 1400 1410 1420 1430	0504 0 0768 0776 0784 0792	1 0769 0777 0785 0793	2 0770 0778 0786 0794	3 0771 0779 0787 0795	4 0772 0780 0788 0796	0509 5 0773 0781 0789 0797	6 0774 0782 0790 0798	7 0775 0783 0791 0799
1000 te 1777 (Octof)	0512 to 1023 (Decimal)	0370 0370 1000 1010 1020 1030 1040	0248 0 0513 0520 0528 0536 0544	0249 1 0513 0521 0529 0537 0545	2 0514 0522 0530 0538 0546	0251 3 0515 0523 0531 0539 0547	4 0516 0524 0532 0540 0548	0253 5 0517 0525 0533 0541 0549	0254 6 0518 0528 0534 0542 0550	7 0519 0527 0535 0543 0551		1400 1410 1420 1430 1440	0504 0768 0776 0784 0792 0800	0505 1 0769 0777 0785 0793 0801	2 0770 0778 0786 0794 0802	0507 3 0771 0779 0787 0795 0803	4 0772 0780 0788 0796 0804	0509 5 0773 0781 0789 0797 0805	6 0774 0782 0790 0798 0806	7 0775 0783 0791 0799 0807
1000 19 1777 (Oriel)	6512 ta 1021) (Dacimal)	0370 0370 1010 1020 1030 1040 1050	0248 0 051? 0520 0528 0536 0544 0552	0249 1 0513 0521 0529 0537 0545 0553	0250 2 0514 0522 0530 0538 0546 0554	0251 3 0515 0523 0531 0539 0547 0555	4 0516 0524 0532 0540 0548 0556	0253 5 0517 0525 0533 0541 0549 0557	0254 6 0518 0526 0534 0542 0550 0558	7 0519 0527 0535 0543 0551 0559		1400 1410 1420 1430 1440 1450	0504 0768 0776 0784 0792 0800 0808	0505 1 0769 0777 0785 0793 0801 0809	0506 2 0770 0778 0786 0794 0802 0810	0507 3 0771 0779 0787 0795 0803 0811	4 0772 0780 0788 0796 0804 0812	0509 5 0773 0781 0789 0797 0805 0813	0510 6 0774 0782 0790 0798 0806 0814	0511 7 0775 0783 0791 0799 0807 0815
1000 10 1777 (Octof)	0512 10 1023 (Docimol)	1000 1010 1020 1030 1040 1050 1060	0248 0 051? 0520 0528 0536 0544 0552 0560	0249 1 0513 0521 0529 0537 0545 0553 0561	0250 2 0514 0522 0530 0538 0546 0554 0562	0251 3 0515 0523 0531 0539 0547 0555 0563	4 0516 0524 0532 0540 0548 0556 0564	0253 5 0517 0525 0533 0541 0549 0557 0565	0254 6 0518 0526 0534 0542 0550 0558 0566	7 0519 0527 0535 0543 0551 0559 0567		1400 1410 1420 1430 1440 1450 1460	0 0768 0776 0784 0792 0800 0808 0816	0505 1 0769 0777 0785 0793 0801 0809 0817	0506 2 0770 0778 0786 0794 0802 0810 0818	0507 3 0771 0779 0787 0795 0803 0811 0819	4 0772 0780 0788 0796 0804 0812 0820	0509 5 0773 0781 0789 0797 0805 0813 0821	0510 6 0774 0782 0790 0798 0806 0814 0822	7 0775 0763 0791 0799 0807 0815 0823
1000 10 1777 (Octof)	0512 te 1023 (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070	0248 0 051? 0520 0528 0536 0544 0552 0560 0568	0249 1 0513 0521 0529 0537 0545 0553 0561 0569	0250 2 0514 0522 0530 0538 0546 0554 0562 0570	0251 3 0515 0523 0531 0539 0547 0555 0563 0571	4 0516 0524 0532 0540 0548 0556 0564 0572	0253 5 0517 0525 0533 0541 0549 0557 0565 0573	0254 6 0518 0526 0534 0542 0550 0558 0566 0574	7 0519 0527 0535 0543 0551 0559 0567 0575		1400 1410 1410 1420 1430 1440 1450 1460 1460 1470	0 0768 0776 0784 0792 0800 0808 0816 0824	0505 1 0769 0777 0785 0793 0801 0809 0817 0825	0506 2 0770 0778 0786 0794 0802 0810 0818 0826	0507 3 0771 0779 0787 0795 0803 0811 0819 0827	4 0772 0780 0788 0796 0804 0812 0820 0828	0509 5 0773 0781 0789 0797 0805 0813 0821 0829	0510 6 0774 0782 0790 0798 0806 0814 0822 0830	0511 7 0775 0783 0791 0799 0807 0815 0823 0831
1000   to 1777   (Octof)	6512 192 1923) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070	0248 0 051? 0520 0528 0536 0544 0552 0560 0568	0249 1 0513 0521 0529 0537 0545 0553 0561 0569	2 0514 0522 0530 0538 0546 0554 0562 0570	0251 3 0515 0523 0531 0539 0547 0555 0563 0571	4 0516 0524 0532 0540 0548 0556 0564 0572	0253 5 0517 0525 0533 0541 0549 0557 0565 0573	0254 6 0518 0526 0534 0542 0550 0558 0566 0574	7 0519 0527 0535 0543 0551 0559 0567 0575		1400 1410 1420 1430 1430 1440 1450 1460 1470	0 0768 0776 0784 0792 0800 0808 0816 0824	0505 1 0769 0777 0765 0793 0801 0809 0817 0825	2 0770 0778 0786 0794 0802 0810 0818 0826	0507 3 0771 0779 0787 0795 0803 0811 0819 0827	4 0772 0780 0788 0796 0804 0812 0820 0828	0509 5 0773 0781 0789 0797 0805 0813 0821 0829	6 0774 0782 0790 0798 0806 0814 0822 0830	0511 7 0775 0783 0791 0791 0807 0815 0823 0831
1000   10 1777   (Octief)	0512 10 1023 (Decimei)	1000 1010 1020 1030 1040 1050 1060 1070	0248 0 051? 0520 0528 0536 0544 0552 0560 0568 0576	0249 1 0513 0521 0529 0537 0545 0553 0561 0569 0577	0250 2 0514 0522 0538 0546 0554 0554 0562 0570 0578	0251 3 0515 0523 0539 0547 0555 0563 0571 0579	4 0516 0524 0532 0540 0548 0556 0564 0572 0580	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581	0254 6 0518 0526 0534 0542 0550 0558 0566 0574 0582	7 0519 0527 0535 0543 0551 0559 0567 0575 0583		1400 1410 1410 1430 1430 1450 1460 1460 1470	0504 0768 0776 0784 0792 0830 0808 0816 0824 0832	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833	2 0770 0778 0786 0794 0802 0810 0818 0826 0834	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835	4 0772 0780 0786 0796 0804 0812 0820 0828 0836	0509 5 0773 0761 0789 0797 0805 0813 0821 0829 0837	6 0774 0782 0790 0798 0806 0814 0822 0830 0838	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839
1000   te 1777   (Octief)	6512 to 1023 (Decime)	1000 1010 1020 1030 1040 1050 1060 1070 11100	0248 051? 0520 0528 0536 0544 0552 0560 0568 0576 0584	0249 1 0513 0521 0529 0537 0545 0553 0569 0569 0577 0585	0250 2 0514 0522 0530 0538 0546 0546 0554 0570 0578 0586	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0561 0589	0254 6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590	7 0519 0527 0535 0543 0551 0567 0575 0583 0591		1400 1410 1420 1430 1440 1450 1460 1460 1470 1510	0504 0768 0776 0784 0792 0830 0808 0816 0824 0832 0840	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	0506 2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843	4 0772 0780 0786 0796 0804 0812 0828 0828 0828 0836 0844	0509 5 0773 0781 0789 0797 0805 0813 0829 0837 0845	6 0774 0782 0790 0798 0805 0814 0822 0830 0838 0846	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847
1000   te 11777   (Octof)	0512 10 1027) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 1100 1110	0248 0 0513 0520 0528 0536 0544 0552 0566 0568 0578 0584 0592	0249 1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593	0250 2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0578 0586 0594	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595	4 0516 0524 0540 0548 0556 0564 0572 0580 0588 0596	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597	0254 6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599		1400 1410 1420 1430 1440 1450 1460 1470 1510 1510 1520	0504 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	4 0772 0780 0788 0796 0804 0812 0828 0828 0828 0836 0844 0852	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854	0511 7 0775 0793 0791 0799 0807 0815 0823 0831 0839 0847 0855
1000   to 1777   (Octol)	0512 te 1033 (Decime)	1000 1010 1020 1030 1040 1050 1060 1070 1100 11100 1120	0248 0 0513 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600	0249 1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601	2 0514 0522 0530 0538 0546 0554 0554 0554 0570 0578 0586 0594 0594 0602	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603	4 0516 0524 0540 0548 0556 0564 0572 0580 0588 0598 0604	0253 5 0517 0525 0533 0549 0557 0565 0573 0565 0573 0581 0589 0597 0605	0254 6 0518 0526 0526 0550 0558 0566 0574 0582 0590 0598 0606	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607		0770 1400 1410 1420 1420 1450 1450 1460 1470 1500 1510 1520 1530	0504 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0836	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0834 0850 0858	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0836 0836 0836	0509 5 0773 0781 0789 0797 0789 0797 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863
1000   to 1777   (Octief)	GS12 te 1023) (Decime)	1000 1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130	0248 0 0513 0520 0528 0528 0546 0544 0552 0566 0568 0576 0588 0576 0588 0576 0588	0249 1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609	2 0514 05250 0530 0538 0546 0554 0562 0570 0578 0578 0578 0594 0602 0610	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611	4 0516 0524 0540 0548 0556 0564 0572 0580 0588 0598 0598 0598	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613	0254 6 0518 0526 0534 0550 0558 0566 0574 0582 0598 0598 0608 0614	7 0519 0527 0535 0543 0551 0569 0567 0575 0583 0591 0599 0607 0615		1400 1410 1420 1430 1440 1450 1460 1460 1470 1500 1510 1520 1530 1540	0504 0768 0776 0776 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0834 0858 0858 0858	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0836 0836 0836 0852 0860 0868	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0852 0870	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871
1000   te 1777   (Octel)	0512 102 (Decime)	1000 1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140	0248 0 051? 0520 0528 0536 0544 0552 0568 0576 0584 0576 0584 0592 0600 0608 0616	1 0513 0529 0537 0545 0553 0545 0553 0569 0577 0585 0593 0609 0617	2 0514 0522 0538 0546 0554 0554 0570 0578 0586 0594 0586 0594 0610 0618	3 0515 0523 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0598 0604 0612 0620	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621	0254 6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623		0770 1400 1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550	0504 0768 0776 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0846 0848 0856 0864 0873	0505 1 0769 0777 0765 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873	0506 2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0836 0846 0852 0860 0866 0876	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0878	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871
1000   to 1777   (Octool)	0512 te 1023) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 1110 1120 1130 1140 1150	0248 0513 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0606 0616 0624	1 0513 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625	2 0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0586 0586 0594 0602 0610 0618 0626	3 0515 0523 0539 0547 0555 0563 0571 0579 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 0587 058	4 0516 0522 0540 0542 0540 0548 0556 0564 0572 0580 0588 0596 0598 0598 0598 0598	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629	0254 6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631		0770 1400 1410 1420 1430 1440 1450 1460 1470 1510 1510 1520 1530 1540 1550 1550 1560	0504 0768 0776 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0848 0856 0848 0856 0848 0856	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0853 0873 0865 0873 0885	0506 2 0770 0778 0786 0794 0802 0818 0826 0834 0842 0850 0858 0858 0858 0858 0858	0507 3 0771 0779 0787 0795 0803 0819 0827 0835 0843 0851 0859 0843 0851 0859 0867 0875	0508 4 0772 0780 0788 0796 0804 0812 0820 0528 0836 0844 0852 0860 0868 0876 0886	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0677 0885	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0870 0878	0511 7 0775 0783 0799 0807 0815 0831 0839 0847 0855 0863 0871 0879 0855
1000   te 1777 (Octel)	6512 192 1927) (Decimal)	0370 0370 1000 1010 1020 1030 1060 1050 1060 1070 1100 1110 1130 1150 1150 1170	0 051? 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0576 0584 0592 0600 0606 0616 0624	1 0513 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625 0633	2 0250 2 0514 0522 0530 0538 0546 0554 0554 0554 0570 0578 0578 0578 0578 0578 0578 0578	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0603 0611 0619 0625	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0580 0580 0588 0604 0612 0620 0628 0636	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629 0637	0254 6 0518 0526 0534 0542 0550 0556 0574 0582 0598 0598 0606 0614 0622 0638	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0639		0770 1400 1410 1420 1430 1440 1440 1440 1460 1460 1460 1500 1510 1520 1530 1540 1550 1540 1570	0504 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0856 0864 0873 0880 0888	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0861 0889	0506 2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0858 0858 0858 0858 0858 0858 0858 085	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0859 0867 0859 0867 0885 0889 0891	0508 4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0836 0844 0852 0860 0866 0866 0866 0866 0886 0892	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0878 0886 0894	0511 7 0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887
1000   to 1777 (Octof)	0512 te 1073 (Decime)	1000 1010 1020 10370 1040 1050 1040 1050 1040 1070 1110 1120 1130 1140 1150 1160 1170	0 0 051? 0520 0528 0536 0544 0552 0560 0568 0566 0568 0576 0582 0600 0600 0600 0616 0624 0632	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633	2 0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626 0634	0251 3 0515 0523 0531 0537 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635	4 0516 0524 0540 0548 0556 0564 0572 0580 0588 0596 0636 0612 0628 0636	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 05973 0581 0589 05973 0605 0613 0621 0629 0637	0254 6 0518 0526 0534 0558 0558 0558 0558 0558 0558 0590 0598 0614 0622 0638	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0639		0770 1400 1410 1420 1430 1440 1450 1460 1470 1510 1510 1520 1540 1550 1540 1550 1560 1570	0 0 0 0 0 0 0 7 8 0 7 8 0 0 8 0 8 0 8 0	0505 1 0769 0777 0765 0793 0809 0817 0825 0833 0841 0849 0657 0865 0873 0881 0889	0506 2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0868 0868 0868 0874 0882 0890	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891	0508 4 0772 0780 0796 0796 0804 0812 0820 0828 0836 0844 0852 0866 0868 0868 0868 0868 0868	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0869 0869 0869 0869 0869	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0878 0878	0511 7 0775 0783 0791 0799 0807 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
1000 te 1777 (Octal)	6512 te 1023 (Decime)	0370 0370 1020 1020 1050 1060 1070 1100 1120 1130 1140 1150 1150 1150 1160 1170	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0513 0521 0529 0537 0545 0553 0553 0553 0601 0609 0609 0609 0609 0609	2 0514 0522 0530 0538 0546 0554 0554 0554 0578 0578 0578 0578 0586 0594 0602 0618 0626 0634 0642	0251 3 0515 0523 0537 0555 0563 0571 0579 0587 0595 06013 0611 0619 0627 0635 0643	0252 4 0516 0524 0546 0546 0546 0546 0556 0546 0556 0596 0604 0612 0620 0620 0628 0636	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0565 0573 0561 0603 0613 0621 0637 0645	0254 6 0518 0526 0534 0540 0550 0556 0566 0574 0590 0590 0590 0596 0614 0622 0630 0638 0646	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647		0770 1400 1410 1420 1430 1440 1450 1450 1510 1530 1530 1540 1540 1540 1540	0 0 0 0 0 0 7 6 0 7 8 0 7 8 0 8 0 8 0 8 0 8 0 8 0 8 16 0 8 24 0 8 40 0 8 46 0 8 32 0 840 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 846 0 868 0 846 0 868 0 846 0 868 0 846 0 868 0 846 0 868 0 846 0 868 0 868 0 846 0 868 0 868 0 868 0 868 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 866 0 868 0 888 0 868 0 888 0 888 0 888 0 0 886 0 888 0 0 886 0 888 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 886 0 0 0 0	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0855 0873 0881 0889 0897	0506 2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0826 0834 0850 0858 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0795 0795 0795 0811 0819 0827 0835 0843 0851 0859 0867 0867 0867 0867	0508 4 0772 0780 0786 0804 0828 0828 0836 0844 0852 0846 0866 0866 0866 0884 0892 0900	0509 5 0773 0781 0789 0797 0789 0797 0785 0805 0813 0805 0805 0813 0829 0845 0853 0869 0869 0869 08677 0885 0869 0869	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0878 0878 0878 0878 0896	0511 7 0775 0783 0791 0799 0815 0823 0831 0839 0847 0855 0863 0871 0855 0887 0895
1000 te 1777 (Octel)	6512 to 1021) (Decimal)	1000 1010 1020 1030 1040 1050 1050 1060 1070 1100 1130 1150 1150 1150 1150 1170 1200	0 0 051? 0520 0528 0536 0552 0552 0552 0552 0552 0552 0552 055	0240 1 0513 0521 0527 0537 0545 0553 0569 0593 0601 0609 0617 0625 0633 0641 0649	0250 2 0514 0522 0530 0538 0536 0536 0554 0554 0556 0554 0556 0554 0650 0618 0656 0634 0642 0650	0251 3 0515 0523 0539 0539 0547 0555 0547 0557 0657 06595 0693 0611 0619 0627 0635 0643 0651	0252 4 0516 0524 0540 0540 0546 0546 0546 0546 0546 054	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0565 0597 0605 0613 0629 0639 0629 0639 0629 0639 0629 0639 0645 0653	0254 6 0518 0526 0534 0530 0536 0556 0574 0582 0590 0598 0639 0639 0639 0639 0639 0639 0639 0639	0255 7 0519 0527 0535 0543 0551 0559 0567 0575 0595 0595 0599 0699 0699 0699 0699 069		0770 1400 1410 1420 1430 1440 1440 1440 1440 1510 1510 1520 1540 1550 1560 1560 1600 1610	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0769 0777 0785 0793 0793 0793 0793 0793 0793 0809 0817 0825 0841 0849 0841 0849 0857 0841 0849 0857 0889 0897	2 0770 0778 0786 0786 0786 0784 0802 0810 0818 0826 0838 0826 0838 0858 0858 0858 0858 0858 0859 00882 09906	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0843 0851 0859 0863 0883 0883 0883 0889 0889	4 0772 0780 0796 0796 0796 0804 0812 0820 0828 0828 0828 0828 0828 0828	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0833 0845 0853 0861 0863 0861 0865 0893 0901 0909	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0846 0846 0876 0878 0886 0894	0511 7 0775 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0895 0895
10000 to 1777 (Octool)	0512 te 1023 (Decimal)	1000 1010 1020 1030 1040 1050 1050 1050 1050 1100 1120 1130 1140 1130 1150 1150 1150 11200 1220	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0240 1 0513 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0617 0625 0633 0649 0657	0250 2 0514 0522 0530 0538 0546 0552 0550 0562 0570 0562 0562 0562 0610 0618 0626 0634 0642 0650 0658	0251 3 0515 0523 0539 0547 0555 0563 0571 0587 0595 0603 0579 0681 0611 0619 0627 0633 0651 0641	0252 4 0516 0524 0532 0540 0546 05546 05546 05546 05546 0564 05546 0604 0652 06420 06420 06420 06420 06420 06452 06450	0253 5 0517 0525 0533 0541 0549 0545 0545 0545 0545 0545 0545 0545	0254 6 0518 0526 0534 0550 0558 0556 0574 0582 0590 0598 0606 0614 0622 0630 0648 0644	0255 7 0519 0527 0535 0543 0551 0543 0557 0567 0567 0567 0567 0567 0663 0639 0639		0770 1400 1410 1420 1430 1440 1450 1510 1550 1550 1540 1550 1540 1550 1540 154	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0505 1 0769 0775 0785 0793 0801 0809 0817 0825 0817 0825 0833 0841 0849 0855 0873 0885 0889 0905 0905	2 0770 0770 0778 0786 0786 0794 0802 0818 0818 0818 0818 0818 0818 0842 0850 0858 0858 0858 0858 0858 08590 0898	0507 3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0867 0869 0869 0869 0891 0899	0508 4 0772 0780 0788 0796 0804 0812 0820 0828 0844 0852 0868 0868 0868 0868 0868 0868 0868 086	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0861 0861 0861 0861 0861 0861 0861	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0852 0856 0856 0856 0856 0896 0900 0918	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0879 0895 0895 09011 0919
1000   te 1777   (Octief)	GS12 te 1023) (Decime)	1000 1010 1020 1030 1040 1050 1050 1050 1050 1050 1050 105	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0240 1 0513 0521 0527 0545 0553 0561 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657	0250 2 0514 0524 0530 0530 0530 0554 0554 0554 0554 055	0251 3 0515 0523 0539 0547 0555 0563 0579 0587 0595 0603 0619 0627 0619 0627 0619 0659 0643 0651	0252 4 0516 0524 0540 0546 0564 0564 0564 0604 0612 0620 0620 0620 0620 0620 0620 0620	0253 5 0517 0525 0533 0541 0545 0547 0545 0545 0545 0545 0545 0545	0254 6 0518 0526 0534 0522 0550 0556 0574 0582 0590 0598 0614 0622 0630 0638 0614 0622 0630 0638	0255 7 0519 0527 0535 0543 0559 0559 0699 0607 0615 0623 0631 0639 0647 0655 0663 06631		0770 1400 1410 1410 1420 1430 1430 1430 1430 1430 1430 1450 1510 1510 1530 1530 1550 1550 1550 1550 1600 1610 1630	0504 0 0768 0776 0782 0780 0782 0800 0808 0816 0824 0832 0840 0848 0856 0864 0853 0864 0853 0866 0888 0896 0902 0920	1 0769 0777 0785 0793 0801 0801 0801 0817 0825 0841 0849 0857 0861 0849 0857 0863 0841 0869 0873 09013	2 0770 0778 0786 0786 0794 0802 0818 0826 0834 0836 0834 0836 0836 0838 08390 0858 0994	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0883 0891 0899 0907	0508 4 0772 0780 0786 0786 0786 0804 0820 0828 0846 0852 0860 0852 0860 0884 0852 0880 0884 0892	0509 5 0773 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0867 0885 0861 0869 0867 0985 0991	0510 0774 0782 0790 0798 0806 0806 0806 0806 0806 0806 0806 0806 0806 0806 0806 0854 0852 0850 0854 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0956 0957 0950 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056 0056	0511 7 0775 0783 0791 0799 0807 0815 0831 0839 0847 0855 0863 0871 0855 0863 0871 0855 0863 0871 0895 0903 0911 0912
10000 to 1777 (Genel)	0512 te 1023 (Decime)	1000 1010 1020 1030 1040 1050 1040 1050 1040 1050 1040 1050 1040 1050 1100 1120 1140 1170 1200 1230 1230	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0246 1 0513 0521 0529 0537 0545 0553 0545 0553 0545 0569 0569 0601 0609 0617 0625 0603 0641 0649 0657 0663	0250 2 0514 0520 0530 0538 0546 0554 0552 05570 0558 0594 06802 06802 06802 06802 06802 06804 06828 06842 06838 06848 06848	0251 3 0515 0523 0531 0539 0547 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0555 0653 0653 0653 0653 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0655 0657 0655 0657 0655 0657 0657 0675 0675 0675 0675 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 0555 05555 0555 0555 0555 0555 0555 0555 0555 0555 0555 05	0252 4 0516 0524 0532 0540 0546 0586 0584 0586 0586 0586 0586 0680 0680 0680 0688 0686 0686	0253 5 0517 0525 0533 0541 0549 0545 0565 0573 0565 0597 0605 0613 0629 0637 0665 0629 0637	0254 6 0518 0526 0534 0534 0556 0556 0556 0556 0556 0556 0556 055	0255 7 0519 0535 0535 0543 05519 05575 0567 0567 05673 06807 06807 06839 06839 06839 06839 06839 06839 06839 06839		0770 1400 1410 1420 1430 1440 1440 1440 1440 1510 1530 1530 1530 1530 1530 1530 153	0504 0768 0778 0778 0784 0792 0830 0808 0808 0816 0824 0830 0848 0856 0864 0858 0856 08868 0856 08888 08964 0838 08964 09928	0505 1 0769 07793 0801 0804 0807 0805 0817 0825 0833 0841 0849 0857 0857 0857 0857 0859 0859 08995 0910 0929	2 07506 0770 0778 0786 0786 0786 0786 0786 07	0507 3 0771 0779 0787 0795 0403 0811 0819 0827 0843 0851 0843 0859 0867 0875 0883 0891 0899 0907 0915 0923	0508 4 0772 0780 0788 0796 0804 0812 0820 0828 0844 0852 0846 0852 0860 0868 0866 0868 0876 0960 0998 0916 0932	0509 5 0773 0781 0789 0797 0805 0813 0813 0813 0813 0851 0853 0853 0853 0853 0861 0869 0877 0885 0893 0901	0510 6 0774 0782 0790 0798 0806 0806 0814 0822 0830 0814 0854 0854 0854 0856 0856 0856 0856 0856 0856 09596 0910 0918 0920	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0895 0895 0901 0919 0927
10000 te 1777 (Octool)	6512 te 1023 (Becimei)	0000 0000 0000 0000 0000 0000 0000 0000 0000	0248 0 051? 0520 0528 0536 0544 0552 0560 0560 0568 0560 0568 0600 0608 0608	0240 1 0513 0521 0529 0537 0545 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0553 0653 0659 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 0657 065	0250 2 0514 0522 0530 0538 0546 0556 0570 0578 0586 0594 0694 0694 0694 0618 0638 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0558 0558 0558 0558 0558 0558 0558 0558 0558 0558 058	0251 3 0515 0523 0555 0555 0555 0555 0595 0603 0611 06595 0643 0659 0643 0659 06697 0655	0512 0512 0514 0524 0532 0540 0546 0556 0586 0596 0698 0612 0642 0642 0642 0686 0686 0684	0253 5 0517 0525 0533 0541 0549 0549 0549 0549 0549 0549 0549 0637 0643 0637 0645 0663 0661 06645	0254 6 0518 0526 0534 0550 0550 0550 0550 0558 0556 0574 0598 0598 0696 0614 0652 0630 0638 0646 0682 0670 06852	0255 7 0519 0527 0535 0543 0559 0559 0559 0615 0599 0623 0631 0639 0647 0659 0647		0770 1400 1410 1420 1430 1450 1450 1450 1500 1510 1520 1550 1550 1550 1550 15	0504 0 0768 07784 0792 0808 0816 0816 0816 0816 0816 0816 0848 0856 0864 0864 0868 0868 0868 0868 0868 086	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0863 0841 0849 0857 0905	2 0770 0778 0778 0798 0798 0794 0802 0802 0802 0802 0802 0802 0802 080	0507 3 0771 0779 0787 0795 06803 0811 0819 0827 0833 0851 0853 0853 0853 0853 0859 0867 0893 0907 0915 0923 0939	0508 4 0772 0780 0786 0786 0786 0894 0892 0836 0844 0852 0860 0868 0884 0852 0860 0868 0884 0892 0900 0908 0908 0916	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0805 0845 0853 0861 0869 0853 0861 0869 0893 0901 0909 0917 0925 09313	0510 6 0774 0782 0790 0792 0790 0806 0814 0822 0830 0846 0846 0854 0854 0856 0856 0854 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0856 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 000	7 0775 0783 0789 0807 0815 0823 0823 0823 0823 0823 0823 0823 0823
1000 te 1777 (Octef)	G512 te 1023 (Decimel)	0370 0377 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00370 00000000	0248 0 0513 0520 0528 0536 0548 0552 0560 0568 0592 0600 0608 0616 0624 0632 0664 06848 0684 06848	0246 1 0513 0529 0537 0545 0553 0553 0553 0553 0553 0553 0553 0593 0601 0609 0657 0633 0641 0649 0657 0685 0689	0250 2 0514 0522 0530 0538 0554 0554 0554 0570 0578 0570 0578 0570 0610 0618 0622 0630 0634 0642 0650 0634 06642 06666 06666 06666 06666 06674 0662	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0595 06633 0611 0619 0627 0635 0667 0667 0667 0667 0667	0252 4 0516 0540 0542 0540 0546 0556 0556 0556 0556 0556 0556	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0587 0605 0613 0629 0637 0645 0659 0629 0637	0254 6 0518 0526 0534 0558 0558 0558 0558 0558 0558 0558 055	0255 7 0519 0527 0535 0543 0551 0559 0567 0575 0575 0575 0575 0575 06575 06575 06630 06630 06639 06639 06637		0770 1400 1410 1420 1430 1440 1440 1440 1440 1440 1510 1500 1520 1530 1530 1540 1550 1550 1560 1560 1660 1660	0504 0768 0778 0778 0784 0792 0800 0808 0816 0824 0848 0848 0848 0856 0864 0856 0868 0868 0869 0888 0890 0928 0992	0505 1 0769 0777 0785 0793 0801 0817 0825 0833 0849 0849 0857 0865 0881 0889 0899 09013 0921 0929 0937	0506 2 0770 0778 0786 0786 0786 0784 0802 0810 0818 0858 0826 0858 0858 0858 0858 0858 0858 0858 085	0507 3 0771 0779 0787 0795 0803 0803 0811 0819 0827 0835 0841 0859 08475 08433 0851 0859 08675 08433 0891 0909 0907	4 0772 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0888 0866 0886 0868 0868 0868 086	0509 5 6773 0781 0789 0797 0805 0805 0805 0805 0805 0805 0853 0861 0863 0861 08653 0861 08653 08677 0885 0893 0901 0909 0917 0925 0933 0941	6 0774 0772 0782 0790 0886 0814 0822 0830 0838 0846 0854 0852 0870 0878 0886 08862 08962 09902 09910 09918 09926 0994 09926	7 0775 0783 0799 0807 0815 0823 0831 0839 0845 0855 0863 0871 0859 0867 0879 0859 0867 0879 0879 0887 0895 0871
10000 to 1777 (Octool)	0512 te 1023 (Decimal)	0000 0000 0000 0000 0000 0000 0000 0000 0000	0248 0 0 051? 0520 0536 0544 0560 0560 0566 0566 0566 0566 0660 06606 0612 06600 06608 0616 0624 0632 06600 0648 0656	0246 1 0513 0521 0529 0537 0545 0553 0569 0573 0601 0607 0649 0657 0663 0649 0657 06681 0689	0250 2 0514 0522 0530 0538 0546 0554 0554 0554 0554 0554 0554 0554	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0587 0587 0695 0603 0611 0619 0627 0635 0663 0659 0665 0665 0665 0665 0665 0675 0663	0516 0514 0514 0524 0524 0550 0546 0546 0546 0546 0546 0546 054	0253 5 0517 0525 0533 0541 0555 0573 0549 0557 0549 0597 0603 0613 0621 0623 0645 0663 0663 0665 06677 0685 06973	0254 6 0518 0526 0534 0550 0550 0550 0558 0566 0574 0582 0568 0614 0622 0638 0646 0638 0646 0694 0678	0255 7 0519 0527 0535 0543 0551 0559 0557 0575 0543 0591 0599 0607 0615 0639 0647 0639 0647 0679 0687		0770 1400 1410 1420 1430 1430 1450 1450 1510 1520 1530 1550 1550 1550 1550 1550 1550 155	0504 0768 0776 0778 0778 0784 0792 0800 0808 0810 0840 0840 0840 0840 0840	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0855 0873 0865 0873 0865 0873 0865 0993 09913 0929 0937	2 2 0770 0778 0786 0798 0798 0798 0798 0892 0810 0812 0842 0850 0842 0850 0842 0850 0844 0852 0890 0868 0866 0864 0864 0852 0890 0986 0996 0938 0938	0507 3 0771 0779 0787 0795 08603 0811 0859 0851 0853 0843 0851 0853 0843 0851 0859 0867 0875 0883 0891 09907 0915 0931 0939 0945	0508 4 0772 0780 0788 0796 0884 0884 0884 0882 0866 0884 0886 0884 0886 0884 0886 0886	0509 5 0773 0781 0781 0789 0797 0805 0813 0821 0821 0821 0825 0845 0845 0845 0845 0845 0845 0845 084	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0846 0854 0854 0856 0896 0896 0910 0918 0928 0934 0958	7 0775 0783 0789 0789 0807 0815 0823 0831 0839 0845 0850 08455 0863 0879 08455 0865 0855 0863 0879 0885 0899 0887 0899 0895
10000 10 1777 (Octief)	6512 to 1023) (Decimol)	0000 1000 1020 1020 1020 1020 1020 1020 1020 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040 1040	0248 051? 0520 0528 0536 0546 0552 0560 0552 0560 0552 0600 0592 0600 0616 0624 0632 0640 0646 0646 0656 0656 0656 0656 0656	0246 0513 0521 0529 0537 0545 0553 0569 0577 0585 0630 0609 0617 0625 0633 0641 06459 0665 0673 0681 0689 0697	0250 2 0514 0522 0530 0552 0546 0554 0554 0550 0570 0570 0578 0570 0570 0570 0570	0251 3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0571 0579 0587 0595 0603 0611 0619 0627 0635 0663 0667 0663 0667	0252 4 0516 0524 0524 0540 0548 0546 0548 0546 0548 0548 0598 0604 0612 0620 0604 0628 0636 0644 0652 06688 0678 0684	0253 5 0517 0525 0533 0541 0549 0549 0557 0565 0605 0613 0620 06605 0613 0621 06605 0613 0621 06605 06637 0665 06690 0677	0254 6 0518 0526 0534 0550 0550 0556 0574 0582 0590 0598 0590 0598 0596 0696 0614 0623 06606 0638 0646 0670 0678	0255 7 0519 0527 0535 0543 0554 0554 0554 0554 0554 0554		0770 1400 1410 1420 1430 1450 1460 1510 1520 1530 1530 1530 1530 1530 1530 1530 1530 1540 1550 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1650 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1670 1550 1670 1550 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700	0504 0768 07768 07784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0856 0864 0856 0864 0858 0896 0912 0920 0920 0935	0505 1 0769 0777 0785 0793 0801 0801 0825 0833 0841 0849 0857 0857 0865 0873 0889 0897 0913 0921 0923	2 0770 07770 0778 0786 0794 0802 0810 0810 0816 0826 0826 0826 0826 0826 0826 0826 082	0507 3 0771 0789 0785 0785 0803 0811 0859 0859 0859 0859 0859 0905 0923 0939 0925	0508 4 0772 0780 0788 0796 0804 0852 08804 0852 0866 0866 0866 0866 0866 0866 0866 086	0509 5 0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0829 0837 0845 0853 0861 0869 0875 0993 0901 0905 0917 0925 0941 0949	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0852 0870 0878 0886 0894 0902 0918 0928 0930	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0831 0839 0847 0855 0863 0851 0859 0803 0911 0959
10000 to 1777 (Grad)	0512 te 1003 (Decime)	0000 0000 0000 0000 0000 0000 0000 0000 0000	0248 0517 0520 0528 0536 0536 0544 0552 0560 0568 0578 0632 06940 0648 0632 0640 0648 0632 0640 0648 0656 0644 0652 0664 0652 0664 0652 0664 0652 0664 0652 0664 0652 0656 0658 0656 0658 0656 0658 0658 0658	0246 1 0513 0521 0529 0537 0545 0553 0545 0585 0593 0609 0617 0625 0633 0641 0649 0657 0665 0689 0689 0689 0697 0705	0250 2 0514 0522 0530 0546 0554 0554 0556 0556 0556 05570 05570 05570 05570 05570 05578 05594 06594 06594 06598 06588 06674 06528 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06579 06578 06579 06578 06579 06578 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06579 06578 06579 06578 06578 06579 06578 06578 06579 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06578 06579 06578 06579 06570 06578 06579 06570 06578 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06570 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06770 06700 06770 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 06700 067000 06700000000	0251 3 0515 0523 0539 0547 0555 0653 0563 0563 0563 0611 0619 0627 0635 0653 0651 0653 0651 0659 0669 0699 0707	0252 4 0516 0524 0520 0548 0556 0544 0572 0580 0548 0596 0604 0612 0620 0636 0644 0652 0660 0668 0668 0668 0668 0668 0692 0700 0708	0253 5 5 0517 0525 0533 0541 0555 0545 0545 0545 0545 0545 0545	0254 6 0518 0526 0534 0550 0556 0556 0556 0556 0556 0556 055	0255 7 0519 0527 0533 0551 0553 0553 0557 0567 0559 0659 0623 0631 0639 0643 0631 0639 0643 0679 0645 0663 0679 0689 0679 0689 0679 0689 0670 0679		0770 1400 1410 1420 1430 1430 1430 1440 1440 1440 1500 1510 1500 1530 1540 1540 1540 1540 1640 1650 1640 1650 1640	0504 0768 0776 0776 0776 0784 0792 0800 0808 0808 08080 0824 0824 0826 0824 0826 0824 0826 0888 0866 0864 0856 0864 0888 08960 0928 0936	0505 1 0769 0777 0785 0793 0801 0801 0801 0801 0801 0802 0817 0825 0813 0841 0857 0863 0873 0861 0869 0905 0905 0905 0905 0905 0929 0937 0953 0953 0953 0953 0953 0953 0953 0953 0953 0953 0953 0953 0953 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0955 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 0055 005	2 0770 0778 0786 0794 0802 0810 0818 0826 0818 0826 0834 0858 0858 0858 0858 0890 0906 0914 0922 0930 0930 0934 0954 0954	3 0771 0779 0787 0787 0785 08403 0851 0859 0867 0875 08859 0867 0875 08899 09907 0915 0923 0931 0939 0947 0955	0508 4 0772 0780 0780 0786 0796 0804 0812 0820 0828 0836 0844 0852 0868 0868 0868 0868 0868 0908 0900 0908 0916 0932 0948 0956	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 08677 0885 0869 0869 0893 0901 0909 0917 0925 0933 0941 0957	0510 6 0774 0782 0790 0806 0814 0822 0830 0814 0822 0830 0846 0854 0854 0854 0854 0902 0910 0918 0928 0934 0993 0934 0950 0958	7 0775 0783 0799 0807 0815 0839 0839 0847 0855 0850 0871 0859 0871 0859 0871 0895 0859 0857 0859 0857 0903 0959 0959 0959
1000 te 1777 (Octof)	0512 te 1023 (Becimei)	0000 1000 1010 1020 1020 1020 1020 1020 1020 1040 1050 1040 1050 1100 1120 1120 1220 1240 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200	0248 0517 0520 0528 0536 0544 0552 0568 0568 0568 0568 0568 0600 0600 0600	0240 0513 0521 0521 0521 0521 0521 0523 0545 0545 0545 0549 0569 0569 0661 0669 0657 0655 0653 0641 0649 0689 0697 0713	0250 2 2 0514 0522 0530 0558 0554 0554 0554 0556 0556 0556 0556 0556	0251 3 0515 0523 0539 0547 0555 0563 0579 0587 0595 0603 0611 0619 0693 0643 0659 0663 0659 0663 0659 0663 0659 0663 0659 0663 0659 0663 0659 0663 0659 0677 0675 0683 0691 0683 0691 0693 0683 0691 0693 0677 0715 0683 0683 0693 0683 0683 0693 0683 0693 0677 0675 0677 0675 0677 0675 0677 0675 0677 0675 0677 0675 0677 0695 0677 0695 0677 0695 0693 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0697 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 07777 07777 07777 07777 077777 07777 07777 07777 077777	0252 4 0516 0524 0524 0524 0524 0524 0526 0548 0586 0584 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0604 0622 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0620 0628 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0626 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 0708 070	0253 5 0517 0525 0533 0541 0549 0557 0549 0597 0605 0605 0605 0605 0605 0605 0603 0629 0637 0645 0653 0645 0685 0683 0701 0709 0717	0254 6 0518 0526 0534 05526 0534 05550 0556 0574 0582 0590 0696 0614 0652 06606 0638 0646 06530 0646 06582 0670 0678 0686 0694 0710 0718	0255 7 7 0519 0527 0535 0543 0559 0567 0567 0567 0567 0567 0567 0567 0607 0615 06607 0663 06631 0639 06647 06653 0671 0687 0687 0687 0703		0770 1400 1410 1420 1430 1440 1440 1510 1510 1510 1530 1540 1530 1540 1540 1540 1540 1540 1540 1540 1660 1660 1610 1660 1610 1610 1610 1610 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1540 1640 1640 1640 1640 1640 1640 1640 1640 1640 1640 1650 1640 1650 1650 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1700 1700 1700 1700 1700 1700 1700 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770	0504 0 0768 0776 0784 0792 0800 0800 0800 0800 0840 0856 0864 0856 0864 0856 0864 0856 0868 0856 0856 0912 0920 0928 0936 0936	0505 1 0769 0777 0785 0793 0801 0801 0801 0817 0855 0873 0841 0849 0857 0858 0873 0951 0921 0921 0937 0945 0953 0961	2 0770 0778 0786 0794 0802 0802 0802 0802 0808 0808 0808 080	3 0771 0779 0787 0785 0803 0811 0859 0859 0859 0859 08675 0875 0875 0875 0875 0875 0875 0879 09071 0939 0939 0939 0939	0508 4 0772 0780 0780 0786 0786 0804 0852 0828 0844 0852 0860 0866 0864 0860 0866 0864 0852 0900 0908 0908 0908 0920 0948 0956 0948 0954 0954	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0867 0865 0893 0901 0909 0917 0925 0933 0941 0949 0955	6 0774 0782 0790 0798 0806 0814 0854 0854 0854 0854 0854 0856 0876 0902 0910 0926 0934 0950 0958	0511 7 0775 0781 0799 0807 0815 0823 0831 0839 0837 0835 0847 0855 0847 0855 0847 0859 0847 0895 0903 0919 0927 0935
1000 te 1777 (Octief)	G\$12 te 1023 (Decime)	0370 1000 1010 1020 1030 1040 1050 1040 1050 1100 1120 1120 1120 1220 1220 1220 1220 1220 1220 1230 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1240 1250 1240 1250 1250 1260 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1270 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200	0248 0517 0520 0528 0536 0536 0558 0558 0558 0558 0558 0558 0558 055	0249 0513 0521 0527 0537 0537 0545 0553 0553 0553 0553 0553 0553 0559 0559	0250 2 0514 0522 0530 0546 0546 0546 0546 0542 0546 0542 0546 0542 0546 0542 0540 0642 0650 0658 0642 0650 0658 0654 0654 0654 0654 0654 0654 0654 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0674 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0670 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 0770 077	0251 3 0515 0523 0539 0547 0555 0563 0571 0563 0563 0563 0567 0687 0619 0627 0643 0657 0643 0657 0689 0707 0715 0691	0252 4 0516 0524 0540 0546 0546 0580 0586 0586 0586 0688 0638 0638 0638 0638 0638 0639 0648 0648 0648 0682 0688 0686 0682 0700 0708 0716 0724	0253 5 0517 0525 0533 0541 0549 0557 0585 0597 06055 0613 0621 0629 06455 06453 06619 06455 06633 06619 06455 06633 06619 06777 06853 0701 0709 0717 0725	0254 6 0518 0526 0534 0532 0536 0536 0558 0558 0558 0558 0558 0558 0558 055	0255 7 0519 0527 0535 0543 0551 0567 0575 0583 0599 0607 0615 0623 0631 0639 0647 0647 06455 0663 0647 0647 0695 0703		0770 1400 1410 1420 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1510 1520 1520 1540 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1670 1670 1670 1670 1670 1670 1670 1770 1770 1770 1770 1770 1770	0504 0 0768 0776 0782 0782 0782 0850 0808 0816 0824 0832 0846 0858 0864 0858 0864 0858 0864 0858 0864 0952 0920 0928 0938 09944 0952	0505 1 0769 0777 0785 0793 0601 0809 0817 0825 0833 0841 0857 0865 0873 0863 0873 0905 0913 0929 0933 0921 0929 0933 0945 0953	2 0770 0778 0786 0794 0802 0810 0810 0810 0818 0826 0834 0858 0858 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0883 0899 0867 0923 0931 0939 0931 0935 0947 0955	0508 4 0772 0780 0780 0786 0796 0804 0812 0820 0828 0836 0842 0852 0868 0844 0852 0868 0868 0868 0900 0908 0916 0948 0956 0944 0975 0980	0509 5 0773 0781 0797 0805 0797 0805 0813 0821 08453 0861 0869 08653 0869 0869 0869 0901 0909 0917 0909 0917 0949 0957 0949 0957	0510 6 0774 0782 0790 0798 0806 0814 0862 0830 0838 0846 0854 0854 0854 0856 0896 0992 0910 0918 0992 0910 0918 0992 0958 0958	7 0775 0783 0791 0799 0807 0815 0823 0831 0830 0847 0855 0863 0850 0867 0879 0887 0893 0903 0911 0917 0935 0943
1000 te 1777 (Octool)	0512 te 1023 (Decimol)	0000 0000 0000 0000 0000 0000 0000 0000 0000	0248 0517: 0520 0528 0536 0544 0552 0566 0564 0564 0566 0564 0596 0600 0600 0600 0600 0600 0600 0600	0246 0513 0521 0522 0537 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0545 0641 0649 0649 0677 0685 0673 0673 0641 0649 0673 0673 0673 0673 0673 0673 0673 0673 0677 0667 0675 0673 0677 0675 0677 0675 0677 0675 0677 0675 0677 0675 0677 0675 0677 0675 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0677 0697 0705 0777 0697 0705 0777 0697 0775 0777 0771 0771 0771 0771 0771 0771 0771 0771 0772 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775	0250 2 0514 0512 0522 0530 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0618 0662 0658 0662 0678 0662 0678 0662 0678 0662 0678 0662 0678 0662 0674 0678 0678 0678 0678 0678 0678 0674 0677 0678 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0674 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 07788 0778 0778 0778 0778 0778 0778 0778 0778 0778 07	0251 3 0515 0523 0539 0547 0555 0563 0571 0587 0583 0563 0563 0563 0563 0563 0663 0663 0653 0653 0653 0653 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0563 0663 0663 0663 0655 0663 0655 0663 0655 0663 0655 0663 0655 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0675 0679 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 0707 070	0252 4 0516 0524 0540 0546 0546 0584 0586 0584 0586 0584 0586 0586 0586 0684 0682 0682 0686 0686 0686 0686 0686 0686 0686 0686 0686 0686 0672 0700 0708 0716 0728 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0732 0740 0748 0748 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 077	0253 5 0517 0525 0533 0541 0549 0565 0573 0581 0585 0597 0605 06397 0605 06397 0645 06597 0645 06597 0645 06597 0645 06597 0645 06597 0645 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 06597 0677 06597 0677 0677 0677 0677 0677 0677 0677 0677 0709 0707 0707 0703 0703 0703 0703 0733 0733 0733 0733 0733 0733 0733 0733 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 0733 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 07597 0	0254 6 0518 0526 0534 05526 0536 0558 0558 0558 0558 0558 0558 0558 055	0255 7 0519 0527 0535 0543 0551 0567 0567 0567 0667 0667 0667 0663 0663 0663 0663 06		0770 1400 1410 1420 1430 1440 1440 1450 1540 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1600 1550 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1670 1600 1670 1600 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700	0504 0 0768 0778 0784 0782 0800 0808 0800 0816 0824 0848 0856 0864 0856 0864 0856 0864 0856 0868 0868 0904 0928 0936 09928 0952	0505 1 0769 0777 0785 0601 0809 0817 0825 0833 0841 0849 0857 0863 0857 0863 0857 0905 0905 0905 0929 0937 0961 0929 0953 0961	2 0770 0778 0786 0794 0802 0810 0818 0826 0818 0826 0858 0858 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0865 0843 0859 08675 0875 0875 0875 0907 0907 09075 0955	0508 4 0772 0780 0796 0796 0796 0796 0796 0804 0812 0828 0836 0844 0852 0860 0868 0852 0900 0908 0916 0928 0916 0926 0956 09564 0956	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 08693 0909 0909 0909 0909 09097 0957 0965 0973 0985	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0846 0854 0854 0854 0854 0854 0854 0854 0854	7 0775 0783 0789 0789 0807 0815 0823 0839 0845 0845 0845 0845 0845 0845 0859 0845 0859 0845 0859 0845 0859 0845 0859 0845 0859 0859 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0859 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0857 0959 0957 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0857 0857 0857 0857 0857 0859 0857 0859 0859 0859 0859 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0959 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 0059 005
10000 10 1777 (Octool)	6512 to 1023 (Decimol)	0000 10000 1020 1020 1020 1020 1020 1020 1020 1040 1050 1040 1050 1040 1050 1040 1050 1040 1050 1040 1050 1040 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050 1050	0248 0 0 0517 0520 0528 0544 0552 0546 0554 0554 0554 0552 0552 0552 0552 0552	0249 0513 0513 0521 0527 0545 0553 0553 0553 0553 0553 0559 0559 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0609 0713 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721 0721	0250 2 0514 0512 0538 0546 0558 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0556 0576 0556 0566 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 0576 057	0251 3 0515 0523 0539 0547 0555 0563 0571 0579 0605 0619 0619 0627 0643 0643 0649 0699 0707 0715 0723 0739	0252 4 0516 0524 0540 0540 0540 0546 0546 0546 0586 0586 0692 0608 0612 0620 0628 0644 0652 0686 0686 0686 0682 0700 0700 0708 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0716 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0717 0707 0707 0707 0772 0770 0772 0770 0772 0770 0772 0770 0772 0770 0772 0770 0772 0772 0770 0772 0772 0770 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 0772 077	0253 5 0517 0525 0533 0541 0547 0545 0557 0557 0557 0557 0557 0557	0254 6 0518 0526 0534 0534 0534 0536 0556 0556 0556 0574 0582 0606 0614 0622 0638 06646 0654 06638 0686 0694 0702 0718 0718 0742	0255 7 0519 0527 0535 0543 0551 0543 0557 0543 0559 0547 0575 0567 0567 0599 0607 0615 0639 0639 0639 0647 0635 06639 0667 06639 0667 0703		0770 1400 1410 1420 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1450 1510 1520 1530 1540 1550 1550 1550 1550 1550 1560 1570 1560 1570 1660 1660 1660 1660 1670 1660 1670 1660 1670 1660 1670 1660 1670 1660 1670 1660 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1770 1670 1770 1670 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770	0504 0 0768 0776 0782 0792 0800 0808 0808 0808 0808 0848 0856 0864 0852 0880 0904 0912 0920 0928 0936 0994 0952	0505 1 0769 0777 0785 0793 0809 0809 0817 0825 0849 0857 0849 0857 0849 0857 0849 0857 0849 0857 0849 0953 0991 0925 0953 0961 0953 0961 0969 0957 0965 0961 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0969 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 0069 006	2 0770 0778 0786 0786 0784 0802 0818 0826 0834 0842 0850 0858 0856 0856 0856 0856 0856 0856	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0843 0843 0843 0843 0843 0843 0851 0843 0843 0857 0867 0875 0983 0997 0915 0939 0947 0955	0508 4 0772 0780 0798 0796 0798 0796 0798 0796 0804 0822 0830 0844 0852 0864 0844 0852 0864 0844 0852 0860 0868 0864 08692 0900 0908 0995 0994 0995 0995	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0869 0845 0869 0845 0869 0877 0885 0869 0909 0917 0949 0949 0949 0949 0949	0510 6 0774 0782 0790 0798 0806 0814 0852 0830 0838 0854 0854 0854 0856 0876 0876 0876 0876 0910 0918 0992 0950 0958 0955 0958	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0835 0831 0835 08647 0855 0863 0855 0863 08911 0859 0885 0903 0991 0955 0943 0951
10000 to 1777 (Grad)	0512 te 1073 (Decime)	0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00000	0248 0 0 0517: 0520 0528 0544 0552 0560 0566 0564 0552 0600 0608 0658 0664 0652 0660 06648 0664 06648 06648 06648 06648 06688 06688 0704	0246 0513 0513 0521 0527 0545 0553 0545 0553 0561 0569 0593 0601 0609 0617 0649 0649 0657 0663 0649 0657 0705 0713 0729 0725	0250 2 0514 0522 0530 0546 0548 0546 0546 0546 0546 0546 0642 06418 0642 0648 0648 0648 0648 0648 0648 0654 0654 0654 0654 0654 0654 0654 0754 0654 0654 0654 0754 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0554 0618 0652 0670 0554 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0676 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 0776 07	0251 3 0515 0523 0539 0547 0555 0653 0571 0587 0587 0587 0587 0587 0683 0619 0627 0635 0643 0651 0659 0669 0707 0715 0723 0731 0739 0747 0747 0747	0252 4 0516 0524 0540 0546 0546 0564 0564 0564 0564 0564 0564 0580 0684 0612 0620 0642 0652 0646 0652 0666 0686 0686 0686 0686 0700 0700 0708 0710 0740 0740 0740 0740 0740 0740 0740 0740 0748 0740 0748 0740 0748 0740 0748 0740 0748 0740 0748 0740 0748 0750 0740 0750 0750 0750 0750 0750 0750 0750 0750 0750 0750 0758 0750 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 07788 0778 07788 0778 0778 07788 0778 0778 0778 0778	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0585 0613 0621 0629 0637 0645 0653 0661 0669 0670 0709 0717 0725 0733 0741	0254 6 0518 0526 0534 0526 0536 0536 0558 0566 0574 0598 0598 0606 0614 0622 0630 0634 0654 0654 0654 0654 0654 06598 0614 0659 0614 0659 06702 0710 0718 0726 0734 0726 0734 0742 0759 0759 0759 0694 0759 0694 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0	0255 7 0519 0527 0533 0551 0553 0553 0557 0557 0557 0559 0657 0659 0659 0659 0659 0653 0653 0653 0653 0653 0673 0679 0683 0703 0773 0773 0775		0770 1400 1410 1420 1430 1430 1430 1430 1430 1450 1500 1520 1530 1540 1550 1550 1550 1640 1650 1640 1650 1640 1650 1640 1650 1640 1650 1640 1650 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700 1700	0504 0 0768 0776 0784 0792 0800 0808 0816 0824 0848 0856 0864 0848 0856 0864 0848 0856 0868 0848 0856 0964 0992 0992 0992 09952 09944 09952 09950	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0817 0825 0817 0825 0817 0867 0857 08681 0899 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0905 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 0005 00	2 0770 0778 0786 0794 0802 0810 0818 0826 0818 0826 0834 0858 0858 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0795 0803 0811 0819 0827 0841 0859 0847 0849 0867 0843 0891 0867 09907 0915 09907 0915 09907 09915 09947 09955	0508 4 0772 0780 0780 0786 0796 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0868 0868 0966 0994 0995 0996 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 09988 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 00988 0000 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0909 0917 0925 0933 0941 0949 0957 0945 0957 0985 0973 0989 0957	0510 6 0774 0782 0798 0806 0814 0854 0854 0854 0854 0854 0854 0856 0854 0902 0910 0918 0928 0958 0958 0958 0958	7 0775 0783 0799 0807 0815 0833 0839 0847 0855 0865 0871 0859 0847 0895 0809 0879 0897 0999 0903 0991 0997 0959 0967 0959 0967 0959
1000 te 1777 (Octool)	0512 te 1023 (Becimei)	0370 1000 1070 1020 1030 1040 1050 1040 1050 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1100 1200 1250 1200 1250 1300 1300 1300 1300 1250 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 1300 130 13	0248 0517: 0520 0528 0536 0544 0552 0568 0568 0568 0568 0568 0600 0600 0600	0246 0513 0521 0521 0521 0537 0545 0545 0545 0545 0545 0545 0549 0661 0669 0687 0685 0689 0687 0681 0689 0697 0705	0250 2 0514 0522 0530 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0602 0610 0618 0648 0658 0658 0658 0658 0654 0619 0618 0648 0658 0658 0658 0658 0654 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0658 0674 0706 0708 0708 0708 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 07788 0778 0778 0778 0778 0778 0778 0778 0778 0778 07	0251 3 0515 0523 0539 0547 0555 0563 0567 0595 06603 0619 0619 0683 0651 0643 0659 0663 0651 0643 0659 0663 0651 0615 07655 0663 0651 0615 0767 0675 07715 07723 0739 0747 0755 0753 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0755 0757 0755 0755 0757 0755 0757 0755 0755 0757 0755 0755 0755 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0755 0775 0775 0775 0775 0775 0755 0755 0755 0755 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775 0775	0252 4 0516 0524 0524 0524 0524 0524 0536 0548 0586 0584 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0587 0580 0586 0587 0580 0586 0587 0580 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0586 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 0578 05788 0578 0578 0578 0578 0578 0578 05788 0578 0578 0	0253 5 0517 0525 0533 0541 0547 0545 0557 0565 0573 0689 0613 0621 0629 06637 0663 06613 06637 0663 06630 0667 0685 0669 0701 0707 0717 0725 0731 0717	0254 6 0518 0526 0534 0534 0534 0534 0536 0534 0556 0556 0556 0556 0559 06598 06588 0654 06598 06638 06638 06638 06638 06638 06636 06732 0710 0718 0726 0732	0255 7 7 0519 0527 0535 0543 0559 0567 0575 0567 0567 0567 0567 0607 0615 0607 0615 0607 0615 0663 0671 0685 0671 0687 0687 0703 0711 0717 0735 0713 0719 0727 0735		0770 1400 1410 1420 1430 1440 1440 1440 1440 1550 1510 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1530 1610 1730 1610 1730 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1670 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770	0504 0 0768 07768 07784 0792 0800 0808 0808 08080 08040 0848 0854 0854	0505 1 0769 0777 0785 0601 0809 0809 0837 0841 0849 0857 0845 0873 0849 0857 0905 0913 0921 0927 0945 0953 0961 0969 0977	2 0770 0778 0786 0786 0786 0786 0784 0810 0818 0826 0814 0850 0858 0856 0854 0856 0856 0856 0856 0856 0914 0922 0936 0916 0954 0954 0954 0954 0954 0954 0954 0954	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0907 0915 0839 0939 0939 0939 0939 0939 0939 0935 0931 0935	0508 4 0772 0780 0796 0796 0796 0796 0796 0796 0804 0812 0836 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0852 0860 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0957 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0957 0956 0957 0956 0957 0957 0956 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0957 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 0057 005	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0833 0861 0845 0853 0865 0853 0865 0873 0901 0909 0917 0955 0933 0941 0957 0941 0957 0965 0973 0961	0510 6 0774 0782 0790 0798 0806 0814 0822 0830 0814 0854 0854 0854 0854 0856 0870 0978 0996 0992 0958 0958 0958 0958	0511 7 0775 0781 0799 0807 0815 0823 0831 0839 0837 0847 0855 0833 0847 0855 0847 0855 0847 0859 0847 0895 09919 09927 0943 0951 10075
1000 te 12777 (Octief)	G512 to 1023) (Decimol)	0370 1000 1010 1020 1030 1040 1050 1100 1120 1120 1120 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1220 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200	0248 0 00517 0520 0528 0544 0552 0546 0560 0568 0592 0600 06592 0600 06592 0600 06592 0600 06648 06592 0640 06648 06640 06648 06664 06648 06669 0704 07128 0730 0738 0738 0738	0249 0513 0513 0521 0527 0545 0537 0545 0553 0545 0553 0559 0593 0609 06593 0609 0617 0625 0639 0641 0649 0657 0689 0657 0705 0689 0689 0705 0705 0715 0729 0737 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0745 0757 0745 0757 0745 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757 0757	0250 2 0514 0522 0530 0538 0546 0546 0546 0546 0546 0546 0546 0546 0546 0546 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0654 0776 0672 0770 0778 0770 0778 0770 0778 0770 0778 0774 0772 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 0774 077	0251 3 0515 0523 0539 0547 0555 0563 0571 0563 0563 0563 0563 0563 0611 0619 0627 0635 0669 0667 0667 0669 0707 0715 0723 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0731 0737 0755 0667 0777 0755 0667 0777 0755 0667 0777 0755 0667 0777 0755 0667 0777 0755 0667 0777 0755 0677 0777 0755 0677 0777 0755 0677 0777 0755 0677 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 07777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 0777 07	0252 4 0516 0524 0540 0540 0544 0580 0580 0580 0580 0580 0588 0684 0612 0620 0620 0628 0632 0644 0642 0688 06868 06868 06864 0700 0708 0700 0708 0724 0732 0740 0746 0746 0746 0746 0746 0746 0746 0746 0746 0746 0746 0746 0746 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0748 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0758 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778 0778	0253 5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0605 0613 0621 0623 0645 06453 06619 06453 0663 0645 06693 0701 0709 0717 0725 0733 0741 0759 0749 0759 0749 0759 0749 0759 0749 0759 0749 0759 0749 0759 0749 0759 0749 0749 0759 0749 0759 0749 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759 0759	0254 6 0518 0526 0534 0532 0536 0536 0536 0536 0558 0558 0558 0558 0558 0558 0558 055	0255 7 0519 0527 0535 0543 0551 0559 0667 0599 0607 0615 06633 0631 0647 0647 0647 06455 0663 0647 0703 0751 0703		0770 1400 1410 1420 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1430 1510 1520 1530 1540 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1550 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1570 1670 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770	0504 0 0768 0776 0782 0780 0782 0830 0808 0808 0816 0824 0832 0848 0856 0848 0856 0864 0852 0868 0864 0952 0958 0994 09928 0994 09952 0994 09952 0994 09952 0994 09952	0505 1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0825 0833 0841 0855 0855 0855 0855 0853 0857 0905 0911 0929 0935 0945 0953 0961 09677 0985 0977	2 0770 0778 0786 0786 0784 0802 0810 0810 0810 0810 0810 0810 0826 0810 0858 0868 0868 0858 0858 0858 0858 08906 0914 0938 0938 0934 0954 0954 0954 0954 0954 0954 0954 095	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0843 0843 0851 0859 0867 0865 0883 0899 0907 0915 0923 0931 0939 0947 0955 0947 0955	0508 4 0772 0780 0798 0796 0798 0796 0798 0796 0798 0796 0798 0796 0788 0796 0844 0852 0860 0844 0852 0860 0868 0844 0852 0860 0868 0868 0964 0975 0964 0975 0964 0978 0988 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 09988 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0998 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0098 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 00	0509 5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0869 0845 0869 0869 0869 0869 0909 0909 0909 0909	0510 6 0774 0782 0790 0798 0806 0854 0854 0854 0854 0854 0856 0856 0856 0966 0910 0918 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0958 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 0058 005	0511 7 0775 0783 0791 0799 0807 0815 0823 0831 0835 0833 0839 0847 0879 0879 0879 0879 0879 0985 0903 0951 0959 0959 0959 0959 0959

C-1

	0	1	2	3	4	5	6	7.		0	1	2	3	4	5	6	7		
2000	1024	1025	1026	1027	1028	1029	1030	1031	240	0 1280	1281	1282	1283	1284	1285	1286	1287	200	0 1 1024
2010	1032	1033	1014	1035	1036	1037	038 046	1039	241	0 1288 0 1296	1289	1290	1291	1292	1293	1294	1295	90 277	T Lette
2030	1048	1049	1050	1051	1052	1053	1054	1055	243	0 1304	1 3 0 5	1306	1 307	1 308	1 309	1310	1311	(Octo	al) (Decimel)
2050	1056	1057	1058	1059	1060	1061	1062	1063	244	0 1312	1313	1314	1315	1316	1317	1318	1319		
2060	1072	1073	1074	1075	1076	1077	1078	1079	246	0 1328	1 3 2 9	1330	1331	1332	1333	1334	1335	Oct	al Decimal
2010	1000	1081	1002	1083	1004	1082	1000	1001	247	1330	1337	1338	1339	1340	1341	1342	1343	1000	00 - 4096
2100	1088	1089	1090	1091	1092	1093	1094	1095	250	0 1344	1345	1346	1347	1348	1349	1350	1351	2000	00 - 8192 00 - 12288
2120	1104	1105	1106	1107	1108	1109	1110	1111	251	0 1360	1353	1362	1363	1356	1365	1366	1367	4000	00 - 16384
2130	1112	1113	1114	1115	1116	1117	1118	1119	253	0 1368	1369	1370	1371	1372	1373	1374	1375	5000	00 - 20480 00 - 24576
2150	1128	1129	1130	1131	1132	1133	1134	1135	255	0 1384	1385	1386	1387	1388	1389	1390	1391	700	00 - 28672
2160	1136	1137	1138	1139	1140	1141	1142	1143	256	0 1392	1393	1394	1395	1396	1397	1398	1399		
2200	1152	1153	1154	1155	1156	1157	1158	1159	260	0 1408 0 1416	1409	1410	1411	1412	1413	1414	1415		
2220	1168	1169	1170	1171	1172	1173	1174	1175	262	0 1424	1425	1426	1427	1428	1429	1430	1431		
2230	1184	1185	1178	1187	1180	1189	1182	1183	263	0 1432	1433	1434	1435	1436	1437	1438	1439		
2250	1192	1193	1194	1195	1196	1197	1198	1199	265	0 1448	1449	1450	1451	1452	1453	1454	1455		
2270	1200	1201	1202	1211	1204	1205	1206	1207	260	0 1456	1457	1458	1459	1460 1468	1461	1462	1463		
2 300	1216	1917	1218	1210	1220	1291	1999				1473	1474	1475	1476	1477	1470	1470		
2310	1224	1225	1226	1227	1228	1229	1230	1223	271	0 1480	1481	1482	1483	1484	1485	1486	1487		
2320	1232	1233	1234	1235	1236	1237	1238	1239	272	0 1488	1489	1490	1491	1492	1493	1494	1495		
2340	1248	1249	1250	1251	1252	1253	1254	1255	274	0 1504	1505	1506	1499	1500	1501	1502	1503		
2350	1256	1257	1258	1259	1260	1261	1262	1263	275	0 1512	1513	1514	1515	1516	1517	1518	1519		
2370	1272	1273	1274	1275	1276	1277	1278	1279	277	0 1528	1529	1530	1531	1532	1533	1520	1535		
	·····																		
	0	1	2	3	4	5	6		<u> </u>	0	,	2	3	4	5	6	7		
3000	0	1 1537	2	3	4	5 1541	6 1542	7	340	0	1	2	3 1795	4	5	6	7	300	0 i 1536
3000	0 1536 1544	1 1537 1545	2 1538 1546	3 1539 1547	4 1540 1548	5 1541 1549	6 1542 1550	7 1543 1551 1559	340	0 1792 0 1800 0 1800	1	2 1794 1802	3 1795 1803	4 1796 1804 1812	5 1797 1805	6 1798 1806	7 1799 1807	300	0 1536 94
3000 3010 3020 3030	0 1536 1544 1552 1560	1 1537 1545 1553 1561	2 1538 1546 1554 1562	3 1539 1547 1555 1563	4 1540 1548 1556 1564	5 1541 1549 1557 1565	6 1542 1550 1558 1566	7 1543 1551 1559 1567	340 341 343	0 0 1792 0 1800 0 1808 0 1816	1 1793 1801 1809 1817	2 1794 1802 1810 1818	3 1795 1803 1811 1819	4 1796 1804 1812 1820	5 1797 1805 1813 1821	6 1798 1806 1814 1822	7 1799 1807 1815 1823	300 10 377 (Oct	0   1536 10   10 7   2047 al) (Decimal
3000 3010 3020 3030 3040 3050	0 1536 1544 1552 1560 1568 1576	1 1537 1545 1553 1561 1569	2 1538 1546 1554 1562 1570	3 1539 1547 1555 1563 1571 1579	4 1540 1548 1556 1564 1572 1580	5 1541 1549 1557 1565 1573 1581	6 1542 1550 1558 1566 1574	7 1543 1551 1559 1567 1575 1583	340 341 343 344	0 0 1792 0 1800 0 1808 0 1816 0 1824 0 1832	1 1793 1801 1809 1817 1825 1833	2 1794 1802 1810 1818 1826 1834	3 1795 1803 1811 1819 1827 1835	4 1796 1804 1812 1820 1828 1836	5 1797 1805 1813 1821 1829 1837	6 1798 1806 1814 1822 1830	7 1799 1807 1815 1823 1831 1839	300 90 377 (Oct	0   1536 141 7   2047 el)   (Decimal
3000 3010 3020 3030 3040 3050 3060	0 1536 1544 1552 1560 1568 1576 1584	1 1537 1545 1553 1561 1569 1577 1585	2 1538 1546 1554 1562 1570 1578 1586	3 1539 1547 1555 1563 1571 1579 1587	4 1540 1548 1556 1564 1572 1580 1588	5 1541 1549 1557 1565 1573 1581 1589	6 1542 1550 1558 1566 1574 1582 1590	7 1543 1551 1559 1567 1575 1583 1591	340 341 342 344 344 344	0 0 1792 0 1800 0 1808 0 1816 0 1824 0 1832 0 1840	1 1793 1801 1809 1817 1825 1833 1841	2 1794 1802 1810 1818 1826 1834 1842	3 1795 1803 1811 1819 1827 1835 1843	4 1796 1804 1812 1820 1828 1836 1844	5 1797 1805 1813 1821 1829 1837 1845	6 1798 1806 1814 1822 1830 1838 1846	7 1799 1807 1815 1823 1831 1839 1847	300 19 377 (Octo	0   1536 141 77   2047 el)   (Decimal
3000 3010 3020 3030 3040 3050 3060 3070	0 1536 1544 1552 1560 1568 1576 1584 1592	1 1537 1545 1553 1561 1569 1577 1585 1593	2 1538 1546 1554 1562 1570 1578 1586 1594	3 1539 1547 1555 1563 1571 1579 1587 1595	4 1540 1548 1556 1564 1572 1580 1588 1596	5 1541 1549 1557 1565 1573 1581 1589 1597	6 1542 1550 1558 1566 1574 1582 1590 1598	7 1543 1551 1559 1567 1575 1583 1591 1599	340 341 342 344 344 344 344 344 344	0 0 1792 0 1800 0 1808 0 1818 0 1824 0 1832 0 1840 0 1848	1 1793 1801 1809 1817 1825 1833 1841 1849	2 1794 1802 1810 1818 1826 1834 1842 1850	3 1795 1803 1811 1819 1827 1835 1843 1851	4 1796 1804 1812 1820 1828 1836 1844 1852	5 1797 1805 1813 1821 1829 1837 1845 1853	6 1798 1806 1814 1822 1830 1838 1846 1854	7 1799 1807 1815 1823 1831 1839 1847 1855	300 19 377 (Oct	0   1536 14: 7 2047 el) (Decimal
3000 3010 3020 3030 3040 3050 3060 3070 3100	0 1536 1544 1552 1560 1568 1576 1584 1592 1600	1 1537 1545 1553 1561 1569 1577 1585 1593 1601	2 1538 1546 1554 1554 1570 1578 1586 1594 1602	3 1539 1547 1555 1563 1571 1579 1587 1595 1603	4 1540 1548 1556 1564 1572 1580 1588 1596 1604	5 1541 1549 1557 1565 1573 1581 1589 1597 1605	6 1542 1550 1558 1566 1574 1582 1590 1598 1606	7 1543 1551 1559 1567 1575 1583 1591 1599 1607	340 341 343 343 344 344 344 344 344 344	0 0 1792 0 1800 0 1808 0 1816 0 1822 0 1840 0 1848 0 1856	1 1793 1801 1809 1817 1825 1833 1841 1849 1857	2 1794 1802 1810 1818 1826 1834 1842 1850 1858	3 1795 1803 1811 1819 1827 1835 1843 1851 1859	4 1796 1804 1812 1820 1828 1836 1844 1852 1860	5 1797 1805 1813 1821 1829 1837 1845 1853 1861	6 1798 1806 1814 1822 1830 1838 1846 1854 1862	7 1799 1807 1815 1823 1831 1839 1847 1855 1863	300 9= 377 (Oct	0   1536 96 7 2047 et) (Decimal
3000 3010 3020 3030 3040 3050 3060 3070 3100 3110 3120	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623	340 341 342 344 344 344 344 347 350 351 352	0 0 1792 0 1808 0 1808 0 1816 0 1824 0 1832 0 1840 0 1856 0 1854 0 1856	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879	300 9= 377 (Oct	0   1536 96 7 2047 et) (Decimal
3000 3010 3020 3030 3040 3050 3060 3070 31100 31100 3120 3130	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631	340 341 343 344 344 344 340 340 350 350 350 350	0 0 1792 0 1808 0 1818 0 1818 0 1818 0 1824 0 1848 0 1856 0 1856 0 1864 0 1872 0 1880	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881	2 1794 1802 1810 1818 1826 1834 1850 1858 1866 1874 1882	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1866	7 1799 1807 1815 1823 1831 1831 1847 1855 1863 1871 1879 1887	300 19 377 (Oct	0   1536 961 7 2017 et) (Decimal
3000 3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3140 3150	0 1536 1544 1552 1560 1568 1584 1584 1584 1584 1600 1608 1616 1624 1632 1640	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641	2 1538 1546 1554 1552 1578 1586 1594 1602 1610 1618 1626 1634 1642	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647	344 341 342 344 344 346 346 356 351 355 355 355 355	0 0 1792 0 1800 0 1808 0 1816 0 1824 0 1822 0 1840 0 1856 0 1856 0 1864 0 1872 0 1880 0 1886 0 1896	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898	3 1795 1803 1811 1819 1825 1843 1851 1859 1867 1875 1883 1891	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1384 1892	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1866 1894 1902	7 1799 1807 1815 1823 1831 1831 1831 1855 1855 1853 1871 1879 1885 1895 1903	300 9= 377 (Oct	00   1534 14: 7 2047 a1) (Decimal
3000 3010 3020 3040 3050 3060 3070 3110 3120 3140 3140 3150 3160	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650	3 1539 1547 1555 1563 1571 1579 1587 1603 1611 1619 1627 1635 1643 1651	4 1540 1556 1556 1556 1572 1588 1596 1604 1612 1620 1628 1636 1644 1652	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653	6 1542 1558 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1639 1647 1655	340 341 342 344 344 344 347 357 357 355 355 355 355	0 0 1792 0 1800 0 1808 0 1824 0 1832 0 1840 0 1848 0 1856 0 1864 0 1864 0 1872 0 1880 0 1880 0 1880 0 1896 0 1904	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1886 1874 1890 1898	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1867 1899 1899 1899	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1868 1876 1384 1892 1900 1908	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1878 1862 1878 1862 1878 1894 1902 1910	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911	300 1+ 377 (Oct	00   1534 141 7 2047 al) (Decimal
3000 3010 3020 3040 3050 3060 3070 31100 31100 3130 3140 3150 3160 3170	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656	1 1537 1545 1553 1561 1569 1573 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1618 1602 1618 1626 1634 1642 1650 1658	3 1539 1547 1555 1563 1571 1575 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660	5 1541 1549 1557 1565 1573 1581 1589 1605 1613 1629 1637 1645 1653 1661	6 1542 1558 1558 1566 1574 1582 1598 1598 1608 1614 162 1630 1638 1646 1654 1662	7 1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663	340 341 342 343 344 344 344 347 351 355 355 355 355 355 355	0 0 1792 0 1800 0 1800 0 1840 0 1816 0 1824 0 1856 0 1856 0 1856 0 1856 0 1856 0 1860 0 1880 0 1880 0 1880 0 1896 0 1904 0 1912	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	2 1794 1802 1810 1818 1826 1834 1850 1858 1858 1858 1874 1882 1890 1898 1906 1914	3 1795 1803 1811 1819 1827 1835 1845 1845 1859 1867 1875 1883 1891 1899 1907 1915	4 1796 1804 1812 1820 1828 1836 1846 1852 1860 1868 1876 1884 1892 1900 1908 1916	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1875 1893 1901 1909 1917	6 1798 1806 1814 1822 1830 1844 1852 1854 1854 1855 1856 1856 1894 1902 1910 1918	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	300 1+ 377 (Oct	0   1534 14: 7 2047 al) (Decimal
3000 3010 3020 3040 3050 3060 3070 3110 3120 3140 3150 3160 3170 3210	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665	2 1538 1546 1554 1562 1570 1578 1578 1578 1578 1578 1578 1602 1610 1618 1630 1638 1650 1658	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1639 1647 1639 1647 1653 1663 1663	344 341 344 344 344 344 344 344 344 355 355 355	0 0 1792 0 1800 0 1800 0 1816 0 1824 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1860 0 1800 0 1880 0 1896 0 1912 0 1920 0 1920	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922	3 1795 1803 1811 1819 1827 1833 1851 1843 1851 1859 1867 1883 1891 1899 1907 1915	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1887 1892 1900 1908 1914 1924	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1878 1865 1894 1902 1910 1918 1926 1924	7 1799 1807 1815 1831 1839 1847 1855 1863 1871 1875 1865 1903 1911 1919 1927 1927	300 10 377 (Oct	0   1534 ta 7 2047 al) (Decimal
3000 3010 3020 3040 3050 3060 3100 3110 3130 3140 3150 3160 3160 31200 3220	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1664 1664 1662 1680	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1607 1663 1649 1657 1665 1673 1681	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1618 1626 1634 1642 1658 1658 1658	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1627 1635 1643 1651 1659 1667 1675 1683	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1620 1620 1628 1620 1628 1636 1644 1652 1660 1668 1676 1676	5 1541 1549 1557 1565 1573 1581 1573 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1667 16685	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1678	7 1543 1551 1559 1567 1575 1583 1591 1575 1623 1631 1639 1647 1655 1663 1651 1653 1663 1679 1687	344 341 342 344 344 344 344 344 344 344 355 355 355	0 0 1792 0 1800 0 1800 0 1816 0 1824 0 1824 0 1848 0 1856 0 1856 0 1864 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1856 0 1904 0 1912 0 1920 0 1936 0 1936 0 1926 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 0 1936 1936 19 19 19 10 10 10 10 10 10 10 10 10 10	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1865 1893 1909 1917 1925 1933 1941	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1900 1910 1918 1926	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943	300 10 377 (Oct	0   1534 te 7 (2047 e1) (Decimal
3000 3010 3020 3050 3050 3050 3050 3050 3050 305	0 1536 1544 1552 1560 1568 1576 1584 1576 1584 1608 1616 1624 1632 1640 1648 1656 1656 1656 1656	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1657 1665	2 1538 1546 1552 1570 1578 1586 1594 1602 1610 1618 1626 1634 1648 1658 1658 1658	3 1539 1547 1555 1563 1571 1577 1595 1603 1611 1619 1627 1635 1643 1659 1667 1659 1667 1675	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1636 1644 1652 1660 1668 1668 1668 1668	5 1541 1549 1557 1565 1573 1581 1597 1605 1613 1629 1637 1645 1653 1661 1669 1667 1665 1693 1667	6 1542 1550 1558 1566 1574 1590 1598 1608 1614 1622 1630 1638 1646 1654 1662 1670 1678 1686 1694	7 1543 1551 1559 1567 1575 1593 1607 1615 1623 1631 1639 1647 1655 1663 1663 1667 1659	344 344 344 344 344 345 355 355 355 355	0 0 1792 0 1800 0 1800 0 1816 0 1824 0 1840 0 1848 0 1856 0 1864 0 1864 0 1864 0 1870 1880 0 1890 0 1802 0 1802 0 1802 0 1802 0 1802 0 1802 0 1824 0 1840 0 1824 0 1840 0 1824 0 1840 0 1824 0 1840 0 1824 0 1840 0 1824 0 1840 0 1840 0 1840 0 1824 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1840 0 1856 0 1864 0 1880 0 1880 0 1880 0 1880 0 1880 0 1880 0 1904 0 1904 0 1922 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1926 0 1925 1926 0 1925 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 0 1925 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1938 1946	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925	6 1798 1806 1814 1822 1830 1838 1846 1854 1854 1854 1854 1854 1854 1854 1854	7 1799 1807 1815 1823 1831 1833 1831 1835 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1943 1951	300 90 377 (Octo	0   1534 14 7 2047 e1) (Decimal
3000 3010 3020 3030 3040 3050 3100 3120 3130 3140 3150 3140 3150 3140 3220 3220 3220 3220 3220 3220 3220	0 1536 1544 1552 1560 1568 1576 1584 1576 1584 1576 1608 1616 1624 1632 1640 1648 1656 1656 1656 1656 1656 1656 1657 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1658 1656 1658 1656 1658 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1658 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 1656 165	1 1537 1545 1553 1561 1569 1607 1609 1617 1625 1633 1641 1649 1657 1665 16673 1661 1689 1697 1705	2 1538 1546 1554 1556 1578 1586 1594 1602 1610 1618 1626 1634 1658 1658 1658 1658 1658 1658 1658	3 1539 1547 1555 1563 1571 1577 1587 1587 1587 1587 1683 1651 1643 1659 1667 1659 1667 1659 1669 1699 1707	4 1540 1548 1556 1564 1572 1580 1684 1612 1628 1636 1644 1652 1666 1664 1660 1668 1660 1668	5 1541 1549 1557 1565 1573 1589 1589 1589 1589 1645 1645 1653 16645 16645 16645 16645 16645 16645 16645 16645 16645 1701 1709	6 1542 1550 1558 1566 1574 1582 1690 1598 1608 1614 1622 1638 1646 1654 1662 1670 1678 1686 1694 1702 1710	7 1543 1551 1559 1567 1575 1593 1607 1615 1623 1631 1639 1647 1655 1663 1663 1663 1667 1655 1663 1703 1771	344 344 344 344 345 355 355 355 355 355	0         17922           0         17924           0         1808           0         1808           0         1808           0         1812           0         1823           0         1840           0         1856           0         1864           0         1856           0         18864           0         18864           0         1896           0         1900           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1924           0         1950	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1938 1944 1954	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1919 1924 1932 1940 1944	5 5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1910 1918 1926 1934 1942 1958	7 1799 1807 1815 1823 1831 1833 1831 1835 1847 1855 1963 1911 1919 1927 1943 1959 1967	300 96 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3100 31100 3130 3140 3150 3140 3150 3140 3150 3220 3220 3220 3220 3220 3220 3220 32	0 1536 1544 1552 1560 1568 1576 1588 1616 1624 1648 1652 1640 1648 1652 1640 1648 1652 1660 1672 1680 1672 1680 1672 1680 1672 1674 1747 1747 1757 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1677 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1777 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 1770 177	1 1537 1545 1553 1561 1569 1617 1625 1633 1641 1649 1647 1645 1657 1665 1673 1689 1697 1713	2 1538 1546 1554 1556 1578 1578 1578 1578 1578 1578 1578 1578	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1419 1627 1635 1643 1651 1655 1667 1675 1663 1699 1707 1715	4 1540 1556 1564 1557 1580 1580 1580 1580 1596 1604 1612 1620 1628 1636 1644 1652 1668 1668 1668 1676 1700 1708	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1621 1645 1653 1661 1665 1663 1661 1665 1667 1665 1701 1709 1717	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1678 1678 1678 1678 1678 1678 1710	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1639 1647 1655 1663 1679 1687 1679 1687 1679 1687 1773	344 344 344 344 345 355 355 355 355 355	0         17922           0         17924           0         1808           0         1808           0         1808           0         1812           0         1823           0         1840           0         1856           0         1864           0         1876           0         18864           0         18864           0         1896           0         1901           0         1920           0         1920           0         1926           0         1924           0         1924           0         1924           0         1924           0         1924	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1889 1905 1913 1929 1929 1953 1961 1963 1961 1969 1953 1961	2 1794 1802 1810 1818 1842 1850 1858 1866 1854 1898 1906 1914 1922 1930 1938 1946 1954 1962 1979	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1970	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1900 1908 1916 1924 1932 1940 1944 1955	5 1797 1805 1813 1821 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1945 1975 1975	6 1798 1806 1814 1822 1830 1838 1846 1854 1865 1870 1918 1902 1910 1918 1926 1934 1942 1958 1966 1974	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1943 1951 1959 1967 1975	300 96 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3060 31100 3120 3130 3140 3150 3150 3150 3150 3150 3150 3150 315	0 1536 1544 1552 1560 1576 1588 1576 1588 1576 1588 1592 1600 1618 1632 1640 1648 1656 1686 1672 1680 1688 1672 1680 1682 1672 1680 1672 1680 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1672 1720 1720	1 1537 1545 1553 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1673 1681 1689 1705 1715 1721	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1634 1634 1634 1658 1668 1668 1764 1714	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1667 1663 1669 1707 1715 1699 1707	4 1540 1548 1556 1564 1557 1580 1580 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1668 1668 1668 1668 1700 1708 1710	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1621 1625 1653 1661 16637 1665 1663 1661 1669 1667 1665 1677 1665 1701 1709 1717 1725	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1664 1664 1664 1676 1676 1676 1678 1702	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1639 1647 1655 1663 1647 1659 1667 1679 1687 1679 1679 1679 1773	344 344 344 344 346 356 355 355 355 355 355 355 355 355 35	0         17922           0         17924           0         1808           0         1808           0         1808           0         1812           0         1823           0         1840           0         1856           0         1864           0         1856           0         1868           0         18864           0         1896           0         1901           0         1912           0         1920           0         1920           0         1920           0         1924           0         1936           0         1968	1 1793 1809 1817 1825 1833 1841 1849 1857 1865 1873 1887 1905 1913 1921 1929 1923 1953 1953 1953	2 1794 1802 1810 1818 1842 1850 1858 1866 1858 1866 1914 1922 1930 1938 1946 1954 1954 1958	3 1795 1803 1811 1819 1827 1843 1851 1855 1863 1867 1865 1883 1891 1907 1915 1923 1931 1941 1955 1963 1971 1979	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1384 1892 1900 1908 1916 1924 1932 1940 1944 1956 1954 1954	5 1797 1805 1813 1821 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1945 1957 1965 1973 1981	6 1798 1806 1814 1822 1830 1838 1846 1854 1865 1870 1918 1902 1910 1918 1926 1934 1942 1958 1966 1974 1968	7 1799 1807 1815 1823 1831 1839 1847 1855 1873 1875 1875 1895 1903 1911 1919 1927 1935 1943 1951 1967 1975	300 96 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3060 3110 3120 3130 3140 3150 3150 3150 3150 3150 3150 3150 315	0 1536 1544 1550 1560 1568 1576 1584 1576 1584 1576 1680 1616 1624 1632 1648 1656 1648 1656 1669 1680 1689 1689 1732 1736	1 1537 1545 1553 1569 1577 1585 1593 1601 1609 1657 1665 1673 1665 1673 1681 1689 1713 1721 1729	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1622 1650 1658 1666 1634 1658 1666 1714 1722 1730	3 1539 1547 1555 1563 1571 1579 1587 1603 1611 1419 1627 1633 1651 1659 1663 1659 1663 1659 1663 1691 1683 1691 1707 1715 1707 1715	4 1540 1548 1556 1564 1572 1580 1596 1604 1628 1632 1660 1664 1652 1660 1664 1652 1708 1716 1778 1778	5 1541 1549 1557 1565 1613 1629 1635 1645 1645 1663 1709 1717 1725 1685 1693 1701 1717 1725	6 1542 1550 1556 1566 1574 1582 1590 1636 1614 1682 1630 1638 1646 1654 1654 1662 1670 1718 1728 1710 1718 1728	7 1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1687 1687 1709 1711 1719 1727	344 344 344 344 344 346 356 355 355 355 355 355 355 355 356 356	0         17922           0         17922           0         1808           0         1808           0         1808           0         1802           0         1803           0         1840           0         1826           0         1840           0         1856           0         1864           0         1806           0         1806           0         1806           0         1806           0         1912           0         1920           0         1920           0         1920           0         1920           0         1926           0         1944           0         1956           0         1968           0         1984	1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1794 1802 1810 1818 1826 1834 1850 1858 1858 1858 1858 1896 1914 1922 1930 1954 1956 1954 1962 1970 1978	3 1795 1803 1811 1819 1827 1843 1851 1843 1851 1875 1863 1867 1883 1871 1939 1907 1915 1931 1931 1931 1955 1963 1971 1979	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1848 1876 1844 1852 1860 1848 1956 1924 1930 1948 1956 1954 1954 1954	5 5 1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1845 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981	6 1798 1806 1814 1822 1830 1838 1846 1854 1865 1870 1918 1902 1910 1918 1926 1934 1942 1958 1958 1954 1958	7 1799 1807 1815 1823 1831 1831 1835 1855 1867 1855 1903 1911 1919 1927 1943 1951 1955 1967 1975 1983 1991	300 96 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3050 3050 3050 3050 305	0 1536 1544 1550 1560 1568 1576 1584 1576 1584 1576 1684 1616 1624 1632 1648 1656 1686 1686 1704 1712 1720 1728 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1737 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1737 1737 1738 1736 1736 1736 1736 1736 1736 1736 1737 1737 1738 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1736 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 1737 173	1 1537 1545 1553 1561 1569 1575 1585 1593 1601 1602 1617 1625 1633 1641 1649 1657 1663 1661 1669 1673 1661 1705 1713 1721 1772	2 1538 1546 1554 1562 1570 1578 1586 1586 1594 1602 1618 1626 1638 1642 1650 1658 1662 1658 1662 1650 1658 1662 1706 1774 1772 1730	3 1539 1547 1555 1563 1571 1571 1575 1603 1611 1419 1627 1633 1651 1655 1663 1651 1659 1667 1675 1683 1691 1707 1715 1773 1731	4 1540 1548 1556 1564 1556 1572 1580 1596 1604 1628 1628 1638 1638 1638 1652 1660 1668 1674 1652 1700 1708 1776 1774 1732	5 1541 1549 1557 1565 1613 1629 1635 1661 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725	6 1542 1550 1558 1566 1574 1582 1590 1638 1646 1614 1622 1630 1638 1646 1654 1654 1654 1654 1654 1710 1718 1726	7 1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663 1871 1655 1663 1871 1757 1799 1727 1735	346 341 344 344 344 345 356 356 355 356 355 356 356 356 366 36	0         17922           0         17924           0         1808           0         1808           0         1808           0         1812           0         1832           0         1846           0         1832           0         1846           0         1836           0         1846           0         1846           0         1846           0         1846           0         1846           0         1896           0         1992           0         1920           0         1924           0         1956           0         1968           0         1968           0         1968           0         1969           0         1992	1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1794 1802 1810 1818 1826 1834 1846 1874 1850 1858 1850 1878 1890 1914 1922 1930 1954 1952 1970 1978 1986 1994 2002	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1875 1875 1875 1899 1907 1915 1931 1931 1931 1951 1963 1971 1979	4 1796 1804 1812 1820 1828 1836 1848 1836 1844 1852 1860 1844 1852 1860 1848 1956 1924 1930 1948 1956 1954 1950 1980	5 5 1797 1805 1813 1829 1837 1845 1845 1861 1869 1877 1845 1893 1901 1917 1925 1933 1941 1949 1957 1965 1973 1981	6 1798 1806 1814 1822 1830 1830 1844 1822 1830 1844 1845 1846 1846 1846 1854 1950 1910 1918 1942 1942 1950 1958 2006	7 1799 1807 1815 1823 1831 1831 1835 1847 1855 1963 1951 1919 1927 1943 1943 1943 1967 1975 1983 1991	300 96 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3050 3050 3050 3050 305	0 1536 1544 1552 1560 1568 1576 1584 1576 1584 1576 1608 1608 1616 1624 1632 1640 1648 1656 1664 1672 1720 1720 1720 1736 1736 1744 1752 1760	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1625 1633 1641 1649 1657 1663 1663 1705 1713 1721 1705 1737 1737 1737 1735	2 1538 1546 1554 1562 1570 1578 1594 1602 1618 1626 1634 1642 1650 1658 1666 1674 1682 1690 1698 1706 1774 1722 1730 1738 1746	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1419 1627 1633 1651 1659 1667 1675 1683 1691 1707 1715 1723 1731 1739	4 1540 1548 1556 1564 1556 1562 1588 1596 1604 1612 1628 1638 1638 1638 1638 1652 1660 1668 1676 1652 1700 1768 1776 1774 1774 1748	5 1541 1549 1557 1565 1613 1581 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1645 1693 1701 1709 1717 1725	6 1542 1550 1558 1566 1574 1582 1590 1606 1614 1622 1630 1638 1646 1654 1654 1654 1654 1654 1710 1718 1726 1730 1738	7 1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1695 1663 1671 1687 1687 1687 1709 1727 1735 1771 1775	346 341 344 344 344 345 355 355 355 355 355 355	0         17922           0         17922           0         1808           0         1808           0         1808           0         1812           0         1832           0         1846           0         1826           0         1846           0         1876           0         1888           0         1886           0         1892           0         1992           0         1994           0         1956           0         1966           0         1976           0         1920           0         1926           0         1976           0         1986           0         1976           0         1982           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920           0         1920	1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1858 1858 1876 1914 1922 1930 1938 1946 1954 1962 1970 1978 1986 1994 2002 2010	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1931 1931 1939 1947 1955 2003 2011	4 1796 1804 1812 1820 1828 1836 1848 1836 1844 1852 1860 1844 1852 1860 1844 1852 1900 1948 1916 1924 1940 1948 1956 1964 1952 1980 1980	5 5 11797 1805 1813 1829 1837 1845 1869 1861 1869 1877 1845 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981	6 1798 1806 1814 1822 1830 1830 1830 1844 1842 1854 1854 1854 1950 1910 1918 1942 1942 1950 1958 1966 1974 1982 2006 2014	7 1799 1807 1815 1823 1831 1831 1831 1835 1847 1855 1963 1911 1919 1927 1943 1943 1943 1943 1947 1975 1983 1991 1999 2007 2015	300 9 377 (Octo	0   1534 14 7 2047 el) (Decimal
3000 3010 3020 3030 3050 3050 3050 3050 3050 305	0 1536 1544 1552 1560 1568 1576 1584 1576 1584 1576 1608 1608 1608 1632 1640 1648 1656 1664 1672 1720 1720 1720 1720 1744 1752 1744 1752 1744 1752 1760 1744 1752 1760 1764 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1777 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 1776 177	1 1537 1545 1553 1561 1569 1575 1585 1593 1601 1625 1633 1641 1649 1657 1665 1673 1681 1689 1673 1705 1713 1721 1737 1745 1753	2 1538 1546 1554 15562 1570 1578 1570 1578 1594 1602 1658 1626 1634 1642 1650 1658 1666 1671 1682 1690 1771 1730 1775 1775	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1419 1627 1633 1651 1659 1667 1675 1683 1691 1691 1707 1715 1723 1731 1739 1747 1739	4 1540 1548 1556 1564 1556 1572 1580 1596 1604 1612 1628 1638 1638 1638 1638 1652 1660 1668 1676 1652 1700 1768 1776 1774 1776 1774	5 1541 1549 1557 1565 1573 1581 1583 1581 1597 1605 1613 1629 1633 1661 1653 1661 1675 1693 1701 1709 1717 1725 1733 1741 1749 1775 1749 1775	6 1542 1550 1558 1566 1574 1582 1590 1606 1614 1622 1630 1638 1646 1654 1654 1654 1654 1654 1710 1718 1726 1738	7 1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1687 1687 1799 1727 1735 1771 1775 1775	346 341 344 344 344 345 350 350 350 350 355 355 355 355 355 35	0         17922           0         17922           0         1808           0         1806           0         1808           0         1820           0         18320           0         18420           0         18320           0         1846           0         18720           0         1848           0         1886           0         18920           0         1991           0         1992           0         1956           0         1966           0         1952           0         1952           0         1920           0         1922           0         1920           0         1956           0         1968           0         1920           0         1922           0         1922           0         1922           0         1920           0         1920           0         1920           0         1920           0         2016 <td>1 1 1 1 1 1 1 1 1 1 1 1 1 1</td> <td>2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1858 1858 1858 1876 1914 1922 1930 1938 1946 1954 1952 1970 1978 1986 1994 2002 2010 2010</td> <td>3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1931 1931 1939 1947 1955 2003 2011 2003 2011</td> <td>4 1796 1804 1812 1820 1828 1836 1848 1836 1844 1852 1846 1844 1852 1846 1844 1852 1846 1844 1951 1908 1916 1948 1956 1964 1952 1980 1988</td> <td>5 5 11797 1805 1813 1829 1837 1845 1869 1861 1869 1877 1845 1893 1901 1909 1917 1925 1941 1949 1957 1965 1973 1981 1981 1981</td> <td>6 1798 1806 1814 1822 1830 1830 1838 1846 1854 1854 1854 1854 1950 1918 1926 1942 1942 1950 1958 1966 1974 1982 2006 2014</td> <td>7 1799 1807 1815 1823 1831 1831 1831 1835 1847 1855 1963 1911 1919 1927 1943 1943 1943 1947 1967 1967 1967 1963 1999 2007 2015 2007 2015</td> <td>300 3 377 (Octo</td> <td>0   1534 16 7 2047 el) (Decimal</td>	1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1858 1858 1858 1876 1914 1922 1930 1938 1946 1954 1952 1970 1978 1986 1994 2002 2010 2010	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1931 1931 1939 1947 1955 2003 2011 2003 2011	4 1796 1804 1812 1820 1828 1836 1848 1836 1844 1852 1846 1844 1852 1846 1844 1852 1846 1844 1951 1908 1916 1948 1956 1964 1952 1980 1988	5 5 11797 1805 1813 1829 1837 1845 1869 1861 1869 1877 1845 1893 1901 1909 1917 1925 1941 1949 1957 1965 1973 1981 1981 1981	6 1798 1806 1814 1822 1830 1830 1838 1846 1854 1854 1854 1854 1950 1918 1926 1942 1942 1950 1958 1966 1974 1982 2006 2014	7 1799 1807 1815 1823 1831 1831 1831 1835 1847 1855 1963 1911 1919 1927 1943 1943 1943 1947 1967 1967 1967 1963 1999 2007 2015 2007 2015	300 3 377 (Octo	0   1534 16 7 2047 el) (Decimal

C·2

			<u> </u>		•				· _ ·		1	İ		•••••••••••••••••••••••••••••••••••••••		•	• • •			
		_	0	1	2	3	4			7			0				•	5		
4000	1 20/8	4000	2048	2049	2050	2051	2052	2053	2054	2055	1 ¦-	4400	2304	2305	2306	2307	2308	2309	2310	2311
1000	10	4010	2056	2057	2058	2059	2060	2061	2062	2063		4410	2312	2313	2314	2315	2316	2317	2318	2319
4777	2559	4020	2064	2065	2066	2067	2068	2069	2070	2071		4420	2320	2321	2322	2323	2324	2325	2326	2327
(Octel)	(Decimal)	4030	2072	2073	2074	2075	2015	2085	2078	2087		4440	2336	2337	2338	2339	2340	2341	2342	2333
		4050	2088	2089	2090	2091	2092	2093	2094	2095		4450	2344	2345	2346	2347	2348	2349	2350	2351
Octal	Decimal	4060	2096	2097	2098	2099	2100	2101	2102	2103	·	4460	2352	2353	2354	2355	2356	2357	2358	2359
10000	- 4096	4070	2104	2105	2106	2107	2108	2109	2110	2111		4470	2360	2361	2362	2363	2364	2365	2360	2367
20000	- 8192	1				0116		2117	7110	2110		4500	2769	7360	2270	2371	2 2 7 2	2972	7 37 4	1996
30000	- 12288	4100	2112	2113	2114	2113	2124	2125	2110	2127		4510	2376	2309	2378	2379	2380	2381	2382	23/5
40000	- 10384	4120	2120	2129	2130	2131	2132	2133	2134	2135	1 1	4520	2384	2385	2386	2387	2388	2389	2390	2391
40000	- 24576	4130	2136	2137	2138	2139	2140	2141	2142	2143	1 1	4530 j	2392	2393	2394	2395	2396	2397	2398	2399
70000	- 28672	4140	2144	2145	2146	2147	2148	2149	2150	2151	1	4540	2400	2401	2402	2403	2404	2405	2406	2407
		4150	2152	2153	2154	2155	2156	2157	2158	2159	1 1	1550	2408	2409	2410	2411	2412	2413	2414	2415
		4160	2160	2161	2162	2163	2104	2100	2100	2175		4570	2410	2425	2418	2419	2420	2421	2422	2423
		4170	2108	2103	2110	21/1	6116	6113				••••	6767	6163				2163		2431
		4200	2176	2177	2178	2179	2180	2181	2182	2183		4600	2432	2433	2434	2435	2436	2437	2438	2439
		4210	2184	2185	2186	2187	2188	2189	2190	2191		610	2440	2441	2442	2443	2444	2445	2446	2447
		4220	2192	2193	2194	2195	2196	2197	2198	2199		4620	2448	2449	2450	2451	2452	2453	2454	2455
		4230	2200	2201	2202	2203	2204	2205	2206	2207		4630	2456	2457	2458	2459	2460	2461	2462	2463
		4240	2208	2209	2210	2211	2212	2213	2219	2210		4650	2404	2400	2400	2401	2400	2409	2470	2471
		4250	2210	2217	2210	2213	2228	2229	2230	2231		4660	2480	2481	2482	2483	2484	2485	2486	2487
		4270	2232	2233	2234	2235	2236	2237	2238	2239		4670	2488	2489	2490	2491	2492	2493	2494	2495
		4300	2240	2241	2242	2243	2244	2245	2246	2247	1 1	4700	2496	2497	2498	2499	2500	2501	2502	2503
		4310	2248	2249	2250	2251	2252	2253	2254	2255	1 1	1710	2504	2505	2506	2507	2508	2509	2510	2511
		4320	2250	2257	2258	2209	2200	2201	2202	2203		1730	2520	2571	2014	2010	2516	2517	23.8	2519
		4340	2272	2203	2274	2275	2276	2277	2278	2279		4740	2528	2529	2530	2531	2527	2533	2534	2535
		4350	2280	2281	2282	2283	2284	2285	2286	2287	1 1	4750	2536	2537	2538	2539	2540	2541	2542	2543
		4360	2288	2289	2290	2291	2292	2293	2294	2295	1 1	4760	2544	2545	2546	2547	2548	2549	2550	2551
		4370	2296	2297	2298	2299	2 3 0 0	2301	2302	2303	JĽ	4770	2552	2553	2554	2555	2556	2557	2558	2559
		_																		
						1				7	1		-		 ?			5	6	-, ]
			0	1	2	3	4	5	6	7	l r		0	1	2	3	4	5	6	7
5000	1 2540	5000	0 2560	1 2561	2 2562	3 2563	4	5 2565	6 2566	7 2567	 	5400	0 2816	1 2817	2 2818	3 2819	4 2820	5 2821	6 2822	7 2823
5000	2560	5000 5010	0 2560 2568	1 2561 2569	2 2562 2570	3 2563 2571	4	5 2565 2573	6 2566 2574	7 2567 2575		5400 5410	0 2816 2824	1 2817 2825	2 2818 2826	3 2819 2827	4 2820 2828	5 2821 2829	6 2822 2830	7 2823 2831
5000 10 5777	25160 1e 3071	5000 5010 5020	0 2560 2568 2576	1 2561 2569 2577	2 2562 2570 2578	3 2563 2571 2579	4 2564 2572 2580	5 2565 2573 2581	6 2566 2574 2582	7 2567 2575 2583		5400 5410 5420	0 2816 2824 2832	1 2817 2825 2833	2 2818 2826 2834	3 2819 2827 2835	4 2820 2828 2836	5 2821 2829 2837	6 2822 2830 2838	7 2823 2831 2839
5000 te 5777 Octel)	2560 te 3071 (Decimal)	5000 5010 5020 5030 5040	0 2560 2568 2576 2584 2592	1 2561 2569 2577 2585 2593	2 2562 2570 2578 2586 2594	3 2563 2571 2579 2587 2595	4 2564 2572 2580 2588 2596	5 2565 2573 2581 2589 2597	6 2566 2574 2582 2590 2598	7 2567 2575 2583 2591 2599		5400 5410 5420 5430	0 2816 2824 2832 2840 2848	1 2817 2825 2833 2841 2849	2 2818 2826 2834 2842 2850	3 2819 2827 2835 2843 2851	4 2820 2828 2836 2844 2852	5 2821 2829 2837 2845 2853	6 2822 2830 2838 2846 2854	7 2823 2831 2839 2847 2855
5000 te 5777 Octal)	2560 te 3071 (Decimal)	5000 5010 5020 5030 5040 5050	0 2560 2568 2576 2584 2592 2600	1 2561 2569 2577 2585 2593 2601	2 2562 2570 2578 2586 2594 2602	3 2563 2571 2579 2587 2595 2603	4 2564 2572 2580 2588 2596 260	5 2565 2573 2581 2589 2597 2605	6 2566 2574 2582 2590 2598 2606	7 2567 2575 2583 2591 2599 2607		5400 5410 5420 5430 5440 5450	0 2816 2824 2832 2840 2848 2856	1 2817 2825 2833 2841 2849 2857	2 2818 2826 2834 2842 2850 2858	3 2819 2827 2835 2843 2851 2859	4 2820 2828 2836 2844 2852 2860	5 2821 2829 2837 2845 2853 2861	6 2822 2830 2838 2846 2854 2854	7 2823 2831 2839 2847 2855 2863
5000 te 5777 Octel)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060	0 2560 2568 2576 2584 2592 2600 2608	1 2561 2569 2577 2585 2593 2601 2609	2 2562 2570 2578 2586 2594 2602 2610	3 2563 2571 2579 2587 2595 2603 2611	4 2564 2572 2580 2588 2596 260 2612	5 2565 2573 2581 2589 2597 2605 2613	6 2566 2574 2582 2590 2598 2606 2614	7 2567 2575 2583 2591 2599 2607 2615		5400 5410 5420 5430 5440 5450 5460	0 2816 2824 2832 2840 2848 2856 2864	1 2817 2825 2833 2841 2849 2857 2865	2 2818 2826 2834 2842 2850 2858 2866	3 2819 2827 2835 2843 2851 2859 2867	4 2820 2828 2836 2844 2852 2860 2868	5 2821 2829 2837 2845 2853 2861 2869	6 2822 2830 2838 2846 2854 2862 2862 2870	7 2823 2831 2839 2847 2855 2863 2871
5000 te 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070	0 2560 2568 2576 2584 2592 2600 2608 2616	1 2561 2569 2577 2585 2593 2601 2609 2617	2 2562 2570 2578 2586 2594 2602 2610 2618	3 2563 2571 2579 2587 2595 2603 2611 2619	4 2564 2572 2580 2588 2596 260 2612 2612 2620	2565 2573 2581 2589 2597 2605 2613 2621	6 2566 2574 2582 2590 2598 2606 2614 2622	7 2567 2575 2583 2591 2599 2607 2615 2623		5400 5410 5420 5430 5440 5450 5460 5460 5470	0 2816 2824 2832 2840 2848 2856 2864 2872	1 2817 2825 2833 2841 2849 2857 2865 2873	2 2818 2826 2834 2842 2850 2858 2866 2874	3 2819 2827 2835 2843 2851 2859 2867 2875	4 2820 2828 2836 2844 2852 2860 2868 2876	5 2821 2829 2837 2845 2853 2861 2869 2877	6 2822 2830 2838 2846 2854 2862 2870 2878	7 2823 2831 2839 2847 2855 2863 2871 2879
5000 te 5777 Octal)	2560 10 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070	0 2560 2568 2576 2584 2592 2600 2608 2616	1 2561 2569 2577 2585 2593 2601 2609 2617	2 2562 2570 2578 2594 2602 2610 2618	3 2563 2571 2579 2587 2595 2603 2611 2619	4 2564 2572 2580 2588 2596 260 2612 2620 2635	5 2565 2573 2581 2589 2597 2605 2613 2621 2620	6 2566 2574 2582 2598 2606 2614 2622 2626	7 2567 2575 2583 2591 2599 2607 2615 2623		5400 5410 5420 5430 5440 5450 5460 5470	0 2816 2824 2832 2848 2856 2864 2872	1 2817 2825 2833 2841 2849 2857 2865 2873	2 2818 2826 2834 2842 2850 2858 2856 2874	3 2819 2827 2835 2843 2851 2859 2867 2875	4 2820 2828 2836 2844 2852 2860 2868 2876	5 2821 2829 2837 2845 2853 2861 2869 2877	6 2822 2830 2838 2846 2854 2862 2870 2878	7 2623 2631 2839 2847 2855 2863 2871 2879
5000 te 5777 Octel)	2560 10 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5100 5110	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635	4 2564 2572 2580 2588 2596 260 2612 2620 2628 2636	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637	6 2566 2574 4582 2590 2598 2606 2614 2622 2630 2638	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2631 2639		5400 5410 5420 5430 5440 5450 5460 5470 5500	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2881	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891	4 2820 2828 2836 2844 2852 2860 2968 2676 2884 2892	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893	6 2822 2830 2838 2846 2854 2862 2870 2878 2878 2886 2894	7 2623 2631 2839 2847 2855 2863 2871 2879 2887 2895
5000 te 5777 Octel)	2560 10 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5100 5110 5120	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643	4 2564 2572 2580 2588 2596 260 2612 2620 2628 2636 2636 2644	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645	6 2566 2574 2590 2598 2606 2614 2622 2630 2638 2646	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647		5400 5410 5420 5430 5450 5460 5470 5500 5510 5520	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903
5000 te 5777 Octel)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5040 5060 5070 5100 5110 5120 5130	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642 2650	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651	4 2564 2572 2580 2588 2596 260 2612 2620 2628 2636 2644 2652	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2631 2639 2647 2655		5400 5410 5420 5430 5440 5450 5460 5470 5500 5510 5520 5520 5530	0 2816 2824 2832 2840 2848 2856 2864 2864 2872 2880 2888 2896 2904	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906	3 2819 2827 2835 2843 2851 2859 28675 2875 2883 2891 2899 2907	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909	6 2822 2830 2838 2846 2854 2862 2870 2878 2878 2886 2894 2902 2910	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911
5000 te 5777 Octel)	2560 10 3071 (Decimal)	5000 5010 5020 5030 5040 5040 5040 5040 5070 5100 51100 5120 5130 5140	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656	1 2561 2563 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657	2 2562 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659	4 2564 2580 2588 2596 2612 2620 2628 2620 2628 2636 2644 2652 2660	5 2565 2573 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661	6 2566 2574 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654	7 2567 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663		5400 5410 5420 5430 5440 5460 5460 5540 5510 5520 5520 5520 5520	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912	1 2817 2823 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917	6 2822 2830 2838 2846 2854 2854 2854 2870 2878 2886 2894 2902 2910 2918	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919
5000 te 5777 Octel)	2560 te 3071  (Decimal)	5000 5010 5020 5050 5060 5060 5070 5100 5110 5110 5130 5130 5130	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2656	1 2561 2563 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2675	2 2562 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2666 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675	4 2564 2572 2580 2588 2596 260 2612 2620 2628 2636 2644 2652 2660 2668	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2667	6 2566 2574 2590 2598 2606 2614 2622 2630 2638 2648 2654 2662 2670 2670	7 2567 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 26671 2671		5400 5410 5420 5430 5440 5460 5460 5540 5510 5520 5520 5520 5540 5550	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920	1 2817 2823 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2921	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2924	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2924	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2905 2901 2919 2927 2927
5000 te 5777 Octel)	2560 te 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5050 5050 5050 5100 5110 5120 5130 5140 5150 5160	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2656 2664 2672 2680	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2685	2 2562 2570 2578 2586 2594 2602 2618 2618 2626 2618 2626 2658 2656 2658 2656 2658 2666 2678 2682	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2643 2651 2643 2651 2659 2667 2673	4 2564 2572 2580 2588 2596 2612 2612 2620 2628 2624 2628 2644 2652 2660 2668 2668 2674	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2675 2685	6 2566 2574 2582 2590 2598 2604 2614 2622 2630 2638 2646 2654 2662 2670 2678	7 2567 2575 2591 2599 2607 2615 2623 2631 2631 2637 2647 2655 2663 2671 2679 2687		5400 5410 5420 5430 5450 5460 5540 5510 5520 5520 5520 5520 5520 5520 552	0 2816 2824 2832 2840 2848 28564 2872 2880 2888 2896 2904 2912 2920 2928 2938	1 2817 2825 2833 2841 2849 2855 2873 2881 2889 2897 2905 2913 2921 2921 2923 2937	2 2818 2826 2834 2842 2850 2856 2874 2882 2890 2896 2906 2906 2914 2922 2930 2930	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2923 2931 2931	4 2820 2828 2836 2844 2850 2868 2876 2884 2892 2900 2908 2916 2924 2932 2924	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941	6 2822 2830 2838 2846 2854 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 294	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2923
5000 te 577 Octel)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5050 5050 5050 5100 5110 5120 5130 5130 5150 5170	0 2560 2568 2576 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2656 2664 2672 2680	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2631 2649 2657 2665 2673 2681	2 2562 2570 2578 2586 2594 2602 2618 2610 2618 2626 2634 2642 2650 2658 2666 2674 2682	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2643 2651 2643 2651 2659 2667 2675 2683	4 2564 2572 2580 2588 2596 2612 2612 2620 2628 2634 2652 2660 2668 2668 2676 2684	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685	6 2566 2574 2590 2598 2604 2614 2622 2630 2638 2646 2654 2662 2678 2686	7 2567 2575 2599 2699 2607 2615 2623 2631 2631 2631 2647 2655 2663 2671 2679 2687		5400 5410 5420 5430 5430 5430 5540 5550 5550 5550 555	0 2816 2824 2832 2840 2848 28564 2872 2880 2888 2896 2904 2912 2920 2928 2936	1 2817 2825 2833 2841 2849 2855 2873 2881 2889 2897 2905 2913 2921 2929 2937	2 2818 2826 2834 2842 2850 2856 2874 2882 2890 2898 2906 2914 2922 2930 2938	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2899 2907 2915 2923 2931 2939	4 2820 2828 2836 2844 2850 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2909 2917 2909 2917 2925 2933 2941	6 2822 2830 2838 2846 2854 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943
5000 te 5777 Octal)	2560 10 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5070 5110 5110 5130 5130 5140 5130 5140 5150 5170	0 2560 2568 2576 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2664 2664 2664 2664 2688	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689	2 2562 2570 2578 2594 2602 2610 2618 2626 2634 2642 2650 2658 2666 2658 2666 2674 2682 2690	3 2563 2571 2579 2585 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691	4 2564 2572 2580 2586 260 2612 2620 2628 2636 2644 2652 2660 2668 2660 2668 2676 2684 2692	2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2653 2669 2677 2685 2693	6 2566 2574 2598 2606 2614 2622 2630 2638 2646 2654 2654 2670 2678 2686 2686 2694	7 2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2695		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2944	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929 2937 2945	2 2818 2826 2834 2850 2858 2866 2874 2882 2890 2898 2996 2914 2922 2930 2938 2946	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2905 2923 2931 2939 2931 2939 2947	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 2924 2934 2950	7 2823 2831 2839 2847 2855 2863 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951
5000 te 5777 Octel)	2560 te 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5070 5100 5110 5130 5140 5150 5160 5170 5210	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2624 2640 2648 2656 2664 2672 2680 2688 2696	1 2561 2569 2573 2585 2593 2601 2601 2617 2625 2641 2649 2657 2665 2673 2681 2689 2697	2 2562 2570 2578 2586 2594 2602 2618 2626 2618 2626 2634 2642 2650 2658 2664 2658 2668 26674 2682 2690 2698	3 2563 2571 2595 2587 2595 2603 2611 2619 2627 2643 2651 2655 2643 2651 2657 2663 2667 2675 2683 2691 2699	4 2564 2572 2580 260 2612 2620 2612 2620 2628 2636 2644 2652 2668 2668 2668 2668 2668 2684 2692 2700	5 2565 2573 2581 2587 2605 2613 2621 2629 2637 2645 2653 2669 2677 2685 2669 2677 2685 2693 2701	6 2566 2574 2598 2606 2614 2622 2638 2646 2654 2654 2654 2654 2654 2654 2654	7 2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2663 2667 2679 2687 2695 2703		5400 5410 5420 5430 5450 5540 5520 5520 5520 5520 5520 552	0 2816 2824 2832 2848 2856 2864 2872 2880 2896 2904 2912 2912 2920 2928 2936 2936 2944 2952	1 2817 2825 2833 2841 2865 2873 2865 2873 2881 2889 2897 2905 2913 2921 2929 2937 2945 2953	2 2818 2826 2834 2842 2850 2858 2864 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2915 2915 2939 2947 2955	4 2820 2828 2836 2844 2852 2860 2868 2876 2892 2900 2908 2900 2908 2916 2924 2932 2940 2948	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2901 2907 2917 2925 2933 2941 2949 2957	6 2822 2830 2838 2846 2854 2854 2857 2858 2886 2894 2910 2918 2926 2934 2942 2942 2950	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2905 2911 2919 2925 2943 2951 2959
3000 te 3777 Octel)	2560 te 3071 (Decimal)	5000 5010 5020 5040 5050 5060 5060 5100 5120 5130 5130 5150 5160 51700 5210 5220	0 25560 25568 25784 2592 26000 26088 2616 2624 2648 2656 26644 26556 26644 26556 26648 26656 26672 2672 26888 26956 2704	1 2561 2569 2577 2585 2593 2601 2609 2617 2605 2641 2649 2657 2665 2673 2661 2673 2661 2679 2673 2661	2 2562 2570 2578 2594 2602 2610 2618 2626 2634 2642 2650 2658 2664 2658 2664 2658 2664 2658 2664 2658 2669 2658 2674 2682	3 2563 2571 2579 2603 2611 2619 2627 2635 2643 2651 2659 2667 2663 2667 2663 2675 2663 2669 2675 2683	4 2564 2572 2588 2596 2612 2620 2628 2636 2636 2636 2636 2668 2668 2668	5 2565 2573 2581 2589 2597 2605 2613 2621 2623 2645 2653 2665 2665 2665 2667 2665 2677 2685 2701 2709	6 25566 2574 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2658 2678 2678 2678 2678 2678 2678 2678 267	7 2567 2575 2593 2697 2615 2623 2631 2633 2631 2639 2667 2665 2663 2679 2667 2679 2667 2679 2679 2679		5400 5410 5420 5430 5430 5540 5540 5510 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2886 2904 2912 2928 2928 2928 2928 2928 2928 2928	1 2817 2825 2833 2841 2849 2857 2865 2873 2887 2905 2913 2929 2937 2929 2937 2945 2953 2961	2 2818 2826 2834 2850 2858 2866 2874 2898 2906 2914 2922 2930 2938 2946 2954 2954	3 2819 2827 2833 2851 2859 2867 2875 2893 2907 2915 2923 2931 2939 2939 2939 2955 2963	4 2820 2828 2836 2852 2860 2868 2876 2908 2916 2900 2908 2914 2932 2940 2956 2956	5 2821 2829 2837 2845 2853 2861 2869 2877 2909 2917 2925 2933 2941 2949 2957 2965	6 2822 2830 2838 2846 2854 2862 2878 2886 2992 2910 2918 29292 2914 29294 2950 2958 2956	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2923 2943 2951 2959 2955
3000 te 3777 Octel)	2560 to 3071 (Decimal)	5000 5010 5020 5040 5050 5050 5050 5070 5110 5130 5130 5140 5130 5140 5170 5220 5220 5220 5220	0 25560 2558 2576 2584 2592 2608 2616 2624 2632 2648 2656 2664 2672 2680 2688 2688 2688 2688 2688 2688 2704	1 2561 2567 2593 2609 2617 2669 2649 2657 2665 2673 2681 2681 2689 2697 2705 2713	2 25562 2578 2586 2598 2598 2598 2690 2618 2650 2658 2650 2658 2658 2658 2658 2658 2682 2692 2692 2706 2714	3 2563 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2683 2683 2691 2699 2707 2715	4 2564 2572 2580 2596 2612 2620 2628 2636 2636 2636 2666 2668 2666 2668 2667 2676 2676 267	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2665 2665 2665 2665 2667 2667 2667 266	6 25566 2574 2592 2590 2598 2606 2614 2622 2630 2638 2634 2654 2662 2678 2678 2678 2678 2678 2678 2678	7 2567 2575 2599 2607 2615 2623 2631 2639 2667 2655 2663 2679 2667 2679 2679 2679 2677 2773		5400 5410 5420 5430 5450 5450 55450 5540 5550 5550 55	0 2816 2824 2832 2840 2848 2856 2864 2886 2904 2912 2920 2928 2936 2944 2952 2952 2956 2954	1 2817 2825 2833 2841 2869 2857 2865 2873 2887 2905 2913 2929 2937 29293 29293 29293 29293 29295 2953 2961 2965	2 2818 2826 2834 2858 2858 2858 2858 2858 2890 2898 2906 2934 2930 2938 2938 2946 2954 2954 2972	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2907 2907 2907 2939 2939 2947 2955 2963 2970	4 2820 2828 2836 2844 2852 2860 2868 2866 2908 2908 2908 2916 2924 2932 2940 2948 2956 2954	5 2821 2829 2837 2845 2853 2861 2869 2877 2909 2917 2925 2933 2941 2949 2957 2955 2957 2955 2973	6 2822 2830 2838 2846 2854 2862 2862 2862 2910 2910 2910 2918 2926 2938 2942 2942 2950 2958 2956 2954	7 2823 2831 2839 2847 2855 2863 2871 2895 2903 2911 2919 2927 2935 2943 2951 2951 2951 2951 2967 2973
3000 te 5777 Octel)	2560 1a 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5110 5120 5120 5120 5140 5150 5140 5170 5210 5220 5220 5220 5220 5220	0 25560 25563 2576 2584 2592 2600 2608 2616 2624 2656 2656 2656 2656 2658 2656 2658 2656 2658 2656 2658 2656 2658 2659 2771 27728	1 2561 2585 2593 2601 2617 2625 2633 2641 2649 2657 2665 2673 2665 2673 2681 2689 2697 22705 2713 2721	2 25562 2578 2586 2594 2610 2618 2626 2634 2650 2658 2658 2658 2658 2658 2658 2658 2658	3 2563 2579 2559 2603 2611 2619 2663 2664 2659 2665 2663 2669 2669 2675 2683 2691 2707 2715 2773	4 2564 2572 2580 2588 2596 260 2612 2612 2612 2612 2612 2612 2612	5 2565 2573 2581 2589 2597 2605 2613 2613 2641 2643 2653 2661 2669 2677 2685 2693 2701 2709 2717 7725	6 2566 2574 2590 2598 2606 2638 2642 2632 2642 2654 2662 2662 2662 2662 2662 266	7 2567 2583 2591 2599 2607 2615 2623 2647 2655 2663 2667 2663 2667 2695 2703 2705 2703 2711 2719 2727		5400 5410 5420 5430 5440 5450 5540 5550 5550 5550 555	0 2816 2824 2842 2842 2846 2848 2856 2846 2896 2904 2912 2920 2928 2936 2936 2944 2952 2968 2968 2968	1 2817 2825 2833 2841 2849 2857 2895 2897 2905 2913 2921 2929 2937 2945 2953 2961 2969 2969	2 2818 2826 2854 2850 2858 2856 2856 2896 2996 2996 2996 2938 2944 2952 2938 2945 2952 2956 2957 2966	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2953 2963 2963 2971 2973	4 2820 2828 2836 2844 2852 2868 2868 2908 2908 2908 2916 2924 2934 2934 2954 2954 2954 2954 2954 2954	5 2821 2829 2853 2853 2861 2865 2893 2909 2917 2925 2933 2941 2949 2957 2965 2973 2989	6 2822 2838 2846 2854 2854 2857 2878 2986 29910 2918 2918 2926 2934 2942 2958 2956 2956 2956	7 2823 2831 2839 2847 2855 2863 2879 2887 2895 2903 2911 2919 2925 2943 2951 2959 2951 2959 2951 2959 2975 2983
5000 te 5777 Octel)	2560 1e 3071 (Decimol)	5000 5010 5020 5050 5050 5050 5070 5120 5120 5120 5120 5150 5150 5170 5220 5220 5220 5220 5220 5220 5220 52	0 2560 2576 2576 2576 2584 2592 2600 2608 2616 2624 2632 2648 2656 2664 2656 2664 2664 2656 2664 2664	1 2561 2567 2585 2593 2601 2609 2617 2625 2631 2649 2655 2673 2665 2673 2665 2667 2705 2665 2713 2713 2713	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2656 2658 2666 2658 2706 2698 2706 2698 2706 2698 2706 2714 2738	3 2563 2571 2579 2587 2595 2663 2611 2619 2627 2633 2661 2651 2667 2667 2667 2667 2667 2667 2667 266	4 2564 2572 2580 2588 2596 2612 2620 2628 2636 2636 2636 2636 2636 2636 2636	5 5 5 5 5 5 5 5 5 5 5 5 5 5	6 2566 2574 2590 2598 2606 2638 2642 2662 2662 2662 2662 2662 2662 266	7 2567 25783 2591 2599 2607 2615 2623 2663 2663 2663 2663 2663 2663 266		5400 5410 5420 5430 5440 5450 5540 5550 5550 5550 555	0 2816 2824 2832 2840 2856 2864 2912 2920 2928 2936 2944 2952 2968 2974 2952 2968 2974	1 2817 2825 2833 2841 2867 2865 2873 2887 2905 2913 2929 2937 2945 2953 2969 2977 2969 2977 2969	2 2818 2826 2834 2852 2858 2858 2858 2858 2906 2914 2922 2930 2938 2946 2954 2954 2954 2956 2956 2956	3 2819 2827 2835 2843 2859 2867 2875 2863 2907 2915 2923 2923 2923 2923 29293 29293 29295 2965 2965 2967 2971 2979 2987	4 2820 2828 2836 2844 2852 2860 2968 2916 2924 2924 2924 2924 2948 2956 2966 2966 2968 2956 2972 2988	5 2821 2829 2837 2845 2863 2861 2909 2917 2909 2917 2925 2933 2941 2949 2957 2949 2957 2961 2949 2957 2969 2989	6 2822 2830 28454 2854 2862 2878 2862 2910 2918 2926 2934 2926 2934 29250 2958 2958 2958 2958 2958 2954 2958	7 2823 2839 2847 2855 2863 2871 2875 2903 2911 2919 2927 2935 2943 2951 2959 2967 2983 2999
3000 te 5777 Octel)	2560 te 3071 (Decimal)	5000 5010 5030 5030 5040 5050 5060 5070 5100 5110 5130 5130 5140 5130 5140 5170 5120 5220 5220 5220 5220 5220 5220 522	0 2560 2576 2588 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2680 2688 2696 2704 27120 2728 2774	1 2561 2567 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2663 2669 2667 2705 2705 2713 2721 2721 2721 2723	2 2562 2570 2586 2594 2602 2610 2618 2626 2634 2650 2658 2656 2658 2656 2658 2658 2658 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2633 2651 2653 2653 2667 2663 2667 2663 2669 2707 2715 2723 2731 2739 2737	4 2564 2572 2580 2588 2596 2612 2620 2612 2620 2638 2636 2636 2668 2668 2668 2668 2668	5 2565 2573 2581 2589 2597 2605 2613 2629 2637 2665 2653 2667 2667 2667 2667 2667 2677 2685 2701 2701 2709 2717 2715 2731 2741 2749	6 2566 2574 2592 2606 2614 2622 2630 2638 2668 2654 2662 2670 2678 2686 2694 2710 2718 2718 2718 2718 2738	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2679 2687 2703 2719 2735 2743 2751		5400 5410 5420 5430 5450 5450 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2912 2928 2936 2928 2936 2928 2936 2952 2958 2956 2954 2956 2954 2956 2956 2956 2956 2956 2956 2956 2956	1 2817 2825 2833 2841 2867 2865 2873 2887 2905 2913 2929 2937 2945 2929 2937 2945 2953 2969 2977 2985 2969 2977 2985 2993 3001	2 2818 2826 2834 2858 2858 2858 2896 2914 2992 2993 2993 2994 2954 2954 2954 2954 2970 2978 2988 2986 2994 2978	3 2819 2827 2843 2851 2859 2867 2875 2883 2899 2907 2915 2923 2923 2923 2923 2925 2963 2955 2963 2971 2979 2987 2979	4 2820 2828 2836 2844 2852 2860 2908 2916 2924 2924 2924 2956 2954 2954 2956 2954 2956 2960 2980 2980 2980 2980 2980 2980 2980 298	5 2821 2829 2837 2845 2853 2861 2893 2909 2917 2925 2925 2925 2941 2949 2957 2957 2953 2941 2949 2957 2973 2981 2981	6 2822 2830 2858 2846 2852 2878 2886 2897 2910 2918 2929 2910 2918 29294 2950 2958 2954 2954 2954 2958 2954 2954 2954 2954 2954 2954 2954 2954	7 2823 2831 2839 2847 2855 2863 2867 2897 2903 2911 2913 2927 2935 2943 2959 2967 2943 2959 2967 2943 2999 3007
3000 te 5777 Octel)	2560 te 3()71 (Decimal)	5000 5010 5030 5040 5050 5060 5070 5100 5130 5140 5130 5140 5170 51200 5220 5220 5220 5220 5220 5220 52	0 2560 2558 2592 2692 2692 2692 2692 2696 2696 2696	1 2561 2569 2597 2585 2693 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2689 2697 2705 2713 2729 2729 2737 2729	2 2562 2570 2578 2586 2586 2602 2618 2626 2618 2626 2634 2658 2658 2658 2658 2658 2658 2658 2658	3 2563 2571 2577 2587 2603 2611 2619 2627 2643 2659 2667 2669 2669 2707 2715 2699 2707 2713 2733 2733	4 2564 2572 2580 2586 260 2612 2620 2628 2636 2644 2652 2660 2668 2676 2684 2692 2700 2708 2700 2708 2714 2732 2740	5 2565 2573 2581 2587 2605 2613 2629 2667 2665 2663 2661 2669 2677 2685 2661 2669 2677 2685 2701 2709 2717 2725 2733 2741 2749	6 2566 2574 2582 2598 2606 2614 2622 2638 2646 2654 2662 2662 2662 2662 2662 2662	7 2567 2575 2599 2607 2615 2623 2639 2663 2663 2663 2663 2663 2663		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2848 2856 2868 2896 2904 2912 2920 2928 2932 2932 2932 2952 2952 2952 2954 2954 2994 2995 2976	1 2817 2825 2833 2841 2857 2865 2873 2905 2913 2921 2929 2937 2945 2953 2953 2997 2985 2993 3001	2 2818 2826 2834 2842 2850 2858 2866 2874 2988 2906 2938 2934 2954 2954 2954 2954 2956 2996 29986 3002	3 2819 2827 2835 2843 2851 2859 2867 2875 2987 2995 2993 2993 2993 2993 2993 2993 2995 2995	4 2820 2828 2836 2844 2852 2852 2890 2900 2908 2916 2924 2930 2948 2956 2956 2958 2988 2998 2988 2998	5 2821 2829 2837 2845 2853 2861 2869 2877 2901 2909 2901 2905 2949 2957 2965 2973 2981 2989 2997	6 2822 2830 2838 2846 2854 2862 2850 2902 2918 2926 2932 2942 2950 2958 2958 2958 2956 2954 2958 2956 2958 2958 2958 2958 2958 2958 2958 2958	7 2823 2831 2837 2847 2855 2867 2887 2897 2903 2911 2913 2927 2935 2943 2959 2943 2959 2959 2959 2959 2997 2999 2999
5000 te 5777 Octel)	2560 1a 3071 (Decimal)	5000 5010 5020 5050 5050 5050 5050 5050	0 2560 2558 2576 2582 2592 2600 2616 2624 2632 2648 2656 2664 2672 2688 2696 2692 2688 2696 2692 2772 2772 27736 27736 27736	1 2561 2569 2577 2585 2693 2601 2609 2617 2665 2673 2667 2673 2673 2673 2673 2673 2713 2729 2737 2745 2729 2737 2745	2 2562 2570 2578 2594 2602 2618 2618 2652 2658 2658 2658 2658 2658 2658 265	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2669 2667 2667 2667 2663 2691 2699 2707 2715 2723 2739 2747 2739	4 2564 2572 2580 2682 2696 2601 2628 2636 2644 2652 2668 2668 2668 2668 2668 2668 2668	5 5 2565 2573 2581 2587 2697 2605 2613 2621 2637 2665 2667 2665 2669 2677 2685 2669 2677 2685 2709 2717 2733 2741 2749 2757 2749	6 2566 2574 2582 2598 2606 2614 2622 2638 2646 2654 2662 2662 2662 2662 2662 2662	7 2567 2575 2583 2591 2607 2615 2623 2639 2639 2639 2639 2639 2663 2663		5400 5410 5420 5430 5440 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2896 2904 2912 2928 2932 2932 2934 2950 2954 2956 2964 2956 2964 29576 2984 2992 3000 3008	1 2817 2825 2833 2841 2857 2865 2873 2865 2873 2865 2873 2809 2905 2913 2921 2929 2937 2953 2953 2953 2985 2993 3001 3009	2 2818 2826 2834 2850 2858 2866 2874 2882 29906 2914 2992 2930 2938 2952 2952 2952 2952 2952 2952 2956 2954 3002	3 2819 2827 2835 2843 2851 2859 2867 2875 2893 2931 2933 2931 2933 2933 2933 2933 29	4 2820 2828 2836 2844 2852 2860 2868 2892 2900 2908 2916 2924 2932 2948 2956 2956 2988 2996 2988 2996 3004 3012	5 2821 2829 2837 2845 2853 2861 2869 2901 2909 2907 2905 2933 2941 2949 2957 2955 2953 2989 2997 3005 3013	6 2822 2830 2838 2846 2854 2854 2854 2902 2910 2918 2926 2934 2942 2958 2958 2958 2958 2958 2958 2958 2990 2998 3006	7 2823 2831 2839 2847 2855 2863 2903 2911 2919 2927 2935 2943 2951 2955 2943 2955 2943 2955 2967 2975 2967 2997 3007
5000 te 5777 Octel)	2560 1e 3071 (Decimol)	5000 5010 5020 5050 5050 5050 5070 5120 5120 5130 5130 5150 5160 5170 5220 5220 5220 5220 5220 5220 5220 52	0 2560 2558 2557 2592 2600 2608 2648 2648 2648 2648 2648 2648 2648 264	1 2561 2569 2577 2585 2601 2609 2601 2609 2657 2663 2664 2669 2667 2705 2667 2773 2771 2772 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775	2 2562 2570 2578 2586 2594 2602 2610 2658 2662 2650 2658 2662 2658 2662 2698 2668 2704 2692 2698 2704 2732 2738 2738 2734	3 2563 2571 2579 2587 2695 2603 2611 2659 2663 2663 26651 26659 26657 2663 2667 2663 2669 2707 2715 2723 2739 2771 2755 2771	4 2564 2572 2580 2598 2602 2612 2652 2660 2662 2662 2662 2662 2662 266	5 2565 2573 2581 2587 2697 2605 2613 2621 2629 2637 2645 2661 2669 2667 2685 2701 2709 2707 2717 2725 2733 2741 2749 2757 2765	6 2566 2574 2592 2598 2606 2614 2662 2670 2678 2678 2678 2678 2678 2710 2710 2710 2774 2774 2774 2775 2758 2774	7 2567 2583 2599 2607 2615 2663 2663 2663 2667 2665 2663 2679 2667 2703 2711 2719 2727 2735 2743 2775		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2852 2840 2848 2852 2904 2912 2928 2936 2944 2952 2944 2952 2958 2954 2954 2954 3000 3016 3024	1 2817 2825 2833 2841 2849 2857 2865 2913 2921 2937 2945 2953 2969 2977 2985 2993 3001 3009 3017	2 2818 2826 2834 2850 2858 2850 2858 2986 2994 2992 2938 2946 2954 2954 2954 2954 2954 2954 2954 2954	3 2819 2827 2835 2843 2851 2859 2867 2907 2915 2923 2939 2947 2955 2963 2993 2947 2955 3003 3011 3019	4 2820 2828 2836 2844 2852 2862 2868 2908 2916 2924 2932 2940 2948 2955 2956 2958 2956 3004 3012 3028	5 2821 2829 2837 2845 2853 2861 2885 2893 2901 29257 2933 2941 2949 2957 2963 2941 2949 2957 3005 3013 3021	6 2822 2830 2838 2846 2854 2854 2854 2854 2900 2918 2926 2934 2934 2934 2950 2958 2954 2958 2954 2958 3006 3014 3032	7 28233 2831 2839 2847 2855 2863 2911 2919 2927 2933 2951 2959 2943 2951 2959 2959 2963 2993 3007 3015 3031
3000 te 5777 Octel)	2560 te 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5120 5130 5130 5140 5130 5140 5130 5140 5170 5220 5220 5220 5220 5220 5220 5220 52	0 2560 2558 2578 2584 2592 2600 2648 2658 2658 2654 2654 2658 2658 2658 2658 2658 2658 2658 2659 2669 2668 2668 2668 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2658 2752 2758 2774 2778 2778 2774 2778 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 277	1 2561 2567 2585 2593 2609 2617 2625 2633 2641 2649 2657 2665 2665 2663 2665 2665 2665 2665 2665 2713 2765 2773 2745 2775 2753 2765	2 2562 2570 2578 2586 2594 2602 2618 2632 2650 2658 2650 2658 2666 2674 2682 2698 2706 2718 2722 2738 2776 2778	3 2553 2571 2577 2587 2587 2595 2603 2661 2619 2667 2663 2667 2663 2667 2667 2663 2667 2663 2669 2707 2715 2731 2739 2779 2775	4 2564 2572 2580 2598 2598 2602 2612 2622 2662 2664 2652 2668 2668 2668 2668 2668 2668 2716 2700 2708 2716 2770 2770 2776 2776 2776 2776	5 2565 2573 2581 2597 2605 2637 2669 2637 2669 2667 2669 2667 2669 2677 2685 2701 2709 2717 2779 2773 2741 2749 2749 2749 2749 2749 2749 2749 2749	6 2566 2574 2590 2698 2698 2646 2654 2662 2670 2662 2670 2678 2678 2678 2702 2710 2718 2742 2742 2742 2742 2750 2758 2766 2774	7 2567 2575 2583 2599 2607 2615 2639 2663 2663 2663 2663 2663 2663 2663		5400 5410 5420 5430 5440 55450 5550 5550 5550 5550 55	0 2816 2824 2832 2840 2848 2856 2964 2912 2920 2928 2936 2944 2922 2952 2952 2955 2956 2996 2997 2998 2997 2997 2997 2997 3000 3008 3016 3016	1 2817 2825 2833 2841 2849 2865 2873 2885 2905 2913 2921 2929 2937 2945 2953 2953 2953 2953 2953 2953 2953 295	2 2818 2826 2834 2850 2856 2856 2896 2996 2996 2992 2930 2938 2995 2995 2995 2995 2995 2995 2995 299	3 2819 2827 2833 2851 2859 2907 2915 2923 2923 2923 2931 2939 2947 2955 2963 2977 2995 3003 3011 3009 3035	4 2820 2828 2836 2852 2864 2852 2868 2900 2908 2916 2924 2932 2940 2924 2932 2956 2956 2958 2956 2958 2956 3004 3012 3028 3036	5 2821 2829 2833 2845 2853 2869 2877 2885 2909 2917 2925 2933 2941 2949 2957 2957 2957 2965 2973 2981 2989 2997 3005 30013 3021	6 2822 2830 2838 2854 2854 2878 2896 29910 2910 2918 29926 29926 29926 29942 29958 29966 29942 29958 29969 2998 2998 2998 2998 2998 3006 3014 3020 3038	7 28233 2831 2839 2847 2855 2863 2867 2897 2903 2911 2913 2927 2935 2943 2959 2967 2943 2959 2967 2943 2993 2993 2995 2967 2993 3007 3015 3023 3039
3000 te 5777 Octel)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5100 5130 5130 5140 5170 5140 5170 51200 5220 5220 5220 5220 5220 5220 52	0 2560 2558 2578 2592 2600 2616 2624 2632 2648 2652 2648 2652 2648 2652 2648 2652 2648 2652 2664 2652 2664 2652 2668 2658 2668 2758 2758 2758 2759 2608 2658 2658 2658 2658 2658 2658 2659 2609 2659 2609 2659 2609 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2659 2759 2759 2772 2772 2772 2772 2772 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2778 2778 2776 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 2778 277	1 2561 2569 2577 2585 2593 2609 2617 2625 2633 2649 2657 2665 2665 2673 2665 2713 2705 2713 2729 2737 2745 2729 2737 2745 2759 2757 2769 2779 2779 27785	2 2562 2570 2578 2586 2594 2602 2618 2650 2658 2650 2658 2656 2658 2666 2674 2682 2698 2706 2738 2736 2738 2736 2738 2746 2778	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2663 2651 2667 2675 2667 2667 2667 2667 2667 2667	4 2564 2572 2580 2596 2596 2602 2612 2620 2648 2636 2644 2652 2668 2676 2700 2716 2700 2716 2770 2770 2776 2732 2740 2732 2740 2732 2732 2736	5 2565 2573 2581 2587 2605 2607 2645 2669 2667 2665 2669 2667 2669 2677 2685 2701 2717 2725 2709 2717 2733 2741 2749 2757 2765 2773 2789	6 25566 25574 2582 2590 2598 2606 2638 2644 2662 2664 2662 2664 2666 2664 2702 2710 2718 2720 2710 2718 2724 2750 2734 2750 2758 2774 27750 2776	7 2567 2583 2599 2607 2623 2631 2639 2647 2655 2663 2667 2665 2703 2711 2719 2727 2743 2751 2743 2751 2751 2767 2767 2767		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 28904 2912 2920 2928 2932 2948 2952 2948 2952 2960 2958 2966 2984 2990 2996 2996 2998 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2996 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 20	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2905 2913 2921 2929 2937 2945 2953 2961 2965 2993 3001 3009 3007 3025 3033 3041	2 2818 2826 2834 2850 2858 2850 2858 2906 2914 2922 2930 2938 2946 2954 2954 2954 2957 2996 29970 29986 29970 29986 29970 29986 3002	3 2819 2827 2833 2851 2853 2867 2867 2907 2915 2907 2923 2933 2937 2935 2943 2955 2963 2987 2987 2995 3003 3011 3019 3027 3035	4 2820 2828 2834 2852 2864 2852 2868 2900 2908 2916 2924 2924 2924 2924 2924 2924 2924 2926 2924 2926 2924 2926 2924 2926 2924 2926 2924 2926 2926 2926 2927 2926 2926 2927 2927 2927 2926 2927 2927 2926 2927 2927 2926 2927 2927 2926 2927 2927 2927 2927 2926 2927 2927 2927 2927 2927 2926 2927 2927 2927 2927 2926 2927 2927 2927 2926 2926 2927 2927 2927 2926 2926 2927 2927 2926 2926 2927 2927 2927 2926 2926 2926 2927 2927 2927 2926 2926 2926 2926 2926 2926 2927 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 2926 3000 4 3020 3036 3036 3044	5 2821 2829 2837 2845 2853 2869 2877 2885 2909 2917 2925 2933 2941 2949 2957 2965 2973 2965 2973 2965 2973 3005 3013 3021 3021	6 2822 2830 2838 2846 2854 2862 2878 2886 2894 2910 2918 2926 2934 2942 2958 2958 2958 2958 2958 2996 2998 2998 3006 3014 3022 2030 2038 3006	7 2823 2831 2837 2855 2867 2855 2903 2903 2911 2919 2927 2935 2943 2959 2959 2959 2959 2959 2959 2959 295
5000 te 5777 Octel)	2560 (a 3071 (Decimal)	5000 5010 5020 5050 5050 5050 5070 5130 5130 5130 5130 5140 5130 5140 5150 5170 5220 5220 5220 5220 5220 5220 5220 52	0 2560 2558 2576 2582 2600 2616 2624 2632 2648 2656 2664 2652 2648 2652 2648 2652 2648 2652 2648 2652 2648 2652 2772 2772 27736 2776 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 27764 277	1 2561 2569 2577 2585 2601 2602 2617 2625 2633 2641 2667 2665 2713 2673 2673 2745 2729 2737 2745 2759 2777 2745 2759 2767 2777 2775 2765 2769 2777 2745 2777 2745 2777 2745 2777 2777 2777 2765 2779 2777 2765 2793 2767 2777 2777 2765 2793 2767 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2765 2779 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 27777 2777 2777 2777 2777 2777 2777 2777 2777 2777 2777 27	2 2562 2570 2578 2594 2602 2618 2658 2658 2658 2658 2658 2658 2658 265	3 2563 2571 2579 2587 2595 2603 26619 2627 2635 2643 2669 2667 2667 2667 2667 2667 2667 2667	4 25564 2572 2580 2598 2600 2662 2662 2662 2663 2664 2700 2706 2716 2772 2770 2772 2770 2774 2772 2776 2776 2778 2778 2778	5 2565 2573 2581 2587 2597 2605 2607 2645 2669 2767 2765 2709 2717 2725 2733 2741 2749 2757 2765 2773 2765 2773 2765 2773	6 25566 2554 25590 2598 2608 2646 2662 2670 2678 2678 2678 2678 2678 2778 2778 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2776 2774 2776 2774 2776 2774 2776 2774 2776 2774 2774 2776 2774 2776 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2766 2764 2764 2764 2764 2764 2764 2764 2764 2764 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2774 2	7 2567 2583 2599 2607 2615 2663 2663 2663 2663 2671 2679 2687 2695 2703 2711 2719 2727 2735 2743 2751 2775 2767 2775 2767 2785 2767 2791 2799		5400 5410 5420 5430 5440 55450 5550 5550 5550 5550 55	0 2816 2824 2832 2840 2848 2856 2864 2872 2860 2960 2920 2920 2920 2920 2920 2928 2936 2944 2952 2968 2974 2950 2968 2974 2950 2964 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2968 2974 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 2950 295	1 2817 2825 2833 2841 2849 2857 2865 2873 2865 2897 2997 2997 2997 2929 2937 2945 2929 2937 2945 2993 3001 3009 3017 3005 3031 3041 3041 3049	2 2818 2826 2834 2850 2858 2856 2858 28906 2914 2992 2930 2938 2946 2952 2970 2978 2952 2970 2978 2994 3002 3010 3018 3026 3034 2056	3 2819 2827 2833 2843 2851 2859 2867 2907 2915 2923 2907 2923 2931 2939 2947 2953 2963 2963 2963 2963 2963 2963 2963 296	4 2820 2828 2836 2852 2864 2852 2868 2908 2914 2932 2940 2948 2952 2944 2952 2988 2996 3004 3012 3028 3034 3052	5 2821 2829 2837 2845 2869 2869 2909 2917 2925 2933 2941 2949 2955 2973 2989 2997 3005 3013 3021 3021 3029 3037	6 2822 2830 2838 2846 2854 2854 2854 2950 2910 2910 2918 2926 2934 2950 2958 2966 2974 2988 3006 3014 3022 3030 3034 3046 3046 2054 2059 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2054 2056 2054 2056 2054 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 2056 205	7 2823 2831 2837 2847 2847 2855 2867 2807 2903 2913 2913 2913 2943 2955 2943 2957 2967 2967 2967 2967 2967 2967 3005 3002 30031 3039 3047 3055 2064 2079 2079 2079 2079 2079 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2070 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2090 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 20
5000 te 5777 Octel)	2560 10 3071 (Decimol)	5000 5010 5030 5030 5050 5060 5070 5100 5110 5120 5130 5130 5150 5160 5170 5220 5220 5220 5220 5220 5220 5220 52	0 2560 2576 2578 2578 2584 2592 2600 2648 2656 2658 2658 2658 2658 2658 2658 2658 2704 2712 2659 2776 2776 2776 2776 2776 2776 2776 2776 2776 2776 2792 2809 2776 2776 2776 2792 2809 2792 2809 2776 2776 2776 2792 2809 2796 2776 2776 2776 2796 2796 2776 2796 2776 2776 2796 2776 2796 2796 2776 2796 2776 2796 2796 2776 2796 2776 2796 2796 2796 2796 2776 2796 2796 2796 2796 2776 2796 2776 2796 2796 2796 2796 2776 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2776 2776 2776 2776 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 2796 279	1 2561 2569 2577 2585 2593 2609 2617 2625 2633 2641 2649 2657 2665 2673 2665 2673 2665 2673 2665 2713 2769 2773 2775 2775 2775 2775 2775 2775 2779 2807 2807 2807 2807 2777 2807 2807 2807 2779 2807 2807 2807 2807 2717 2785 2793 2807 2779 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2711 2729 2775 2773 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2775 2807 2807 2775 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 2807 280	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2632 2650 2658 2658 2658 2666 2674 2682 2698 2706 2714 2732 2736 2776 2775 2776 2776 2778 2778 2784 2794 2892	3 2553 2571 2577 2595 2603 2611 2619 2627 2633 2651 2653 2667 2667 2667 2667 2667 2667 2667 266	4 2564 2572 2580 2598 2598 2598 260 2612 2620 2628 2632 2668 2634 2636 2684 2636 2716 2708 2708 2708 2708 2708 2708 2714 2732 2744 2736 2756 2756 2756 2756 2756 2756 2756 275	5 2565 2573 2581 2582 2597 2605 2613 2621 2629 2637 2669 2677 2685 2669 2677 2685 2701 2709 2717 2735 2731 2749 2757 2749 2757 2781 2781 2789	6 2566 2574 2582 2598 2696 2698 2696 2638 2646 2654 2670 2678 2686 2696 2710 2718 2702 2710 2712 2702 2710 2712 2735 2742 2750 2758 2774 2758 2778 27798	7 2567 2583 2591 2599 2607 2663 2663 2663 26647 26655 2663 2667 2667 2667 2687 2687 2687 2703 2711 2719 2763 2775 2743 2765 2765 2775 2775 2775 2775 2775 2775		5400 5410 5420 5430 5440 5540 5540 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2994 2912 2920 2928 2930 2924 2952 2952 2952 2955 2952 2956 2956 2957 3000 3016 3016 3024 3024 3056 3048 3056 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 3058 305	1 2817 2825 2833 2841 2849 2865 2873 2887 2905 2913 2929 2937 2929 2937 2953 2953 2953 2953 3001 3009 3017 3025 3033 3049 3057 2057 2958 2999 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2995 2997 2997 2995 2997 2995 2997 2997 2995 2997 2995 2997 2997 2997 2995 2997 2995 2997 2997 2997 2997 2995 2997 2997 2997 2997 3001 3007 3025 3033 3049 3057 2057 2057 2057 2997 2995 2997 2995 2997 2995 2997 2995 2997 2997 2995 2997 2997 2997 2997 2997 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2097 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 2007 200	2 2818 2826 2834 2850 2856 2857 2896 2912 2930 2932 2930 2932 2954 2954 2954 2954 3002 3010 3018 3026 3034 304 3050 3058 3050 3058	3 2819 2827 2843 2851 2859 2907 2915 2923 2923 2923 2923 2931 2937 2955 2963 2971 2955 3003 3011 3019 3027 3035 3041 3051	4 2820 2828 2834 2852 2868 2868 2916 2900 2908 2912 2924 2932 2948 2955 2956 2956 3004 3012 3028 3036 304 3052 3068	5 2821 2829 2835 2853 2869 2877 2885 2909 2925 2925 2925 2925 2933 2941 2957 2965 2957 3005 3013 3029 3007 3045 3053 3061	6 2822 2830 2838 2854 2854 2878 2896 2992 2992 2992 2992 2992 2992 299	7 28233 2831 2839 2847 2855 2863 2911 2919 2927 2927 2943 2951 2959 2963 2995 2963 2995 2963 2995 2983 2995 2995 2983 2995 3007 3015 3031 3039 3047 3055 3065

	<b></b>								-										-		
	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7			
<b>—</b>				•					1	<b></b>	· · ·							·	1		
600	0 3072	3073	3074	307	5 307	5 307	7 307	8 3079		6400	3328	3329	3330	3331	3332	3333	3334	3335		6000	3072
601	0 3080	3081	3082	2 308:	3 3084	308	5 308	6 3087	1	6410	3336	3337	3338	3339	3340	3341	3342	3343	1	10	10
603	0 3096	3097	3090	1 3031	3094	2 309	3 309	1 1093		6430	3344	1343	3340	3347	3340	3349	1 3330	1 3 3 5 6		6777	3583
604	0 3104	3105	3106	5 310	7 3100	3 310	9 3110	2 3103	1	6440	3360	3361	3362	3363	3364	3365	3366	3367	(	(Octal)	(Decimal)
605	0 3112	3113	3114	311	5 3110	5 311	7 2114	3 3119		6450	3366	3369	3370	3371	3372	3373	3374	3375			
606	0 3120	3121	3122	2 3123	3 3124	312	5 3120	5 3127		6460	3376	3377	3378	3379	3380	3381	3382	3383		Octol	Decimal
607	0 3128	3129	3130	3131	2132	2 313	3 3134	1 3135		6470	3384	3385	3386	3387	3388	3389	3390	3391		10000	4004
610	1 21 24										1									20000	8102
611	3144	3145	3146	3139	3140	3140	3142	3143	1	6510	3392	3393	3402	3395	3396	3397	3398	3399		30000 -	12288
612	3152	3153	3154	3155	3156	3157	7 1158	3151		6520	3400	3409	34102	3411	3412	3403	3400	3407		40000 -	16384
6130	3160	3161	3162	3163	3164	3165	3166	3167		6530	3416	3417	3418	3419	3420	3421	3422	3423		50000 -	20480
6140	3168	3169	3170	3171	3172	3173	3174	3175	1	6540	3424	3425	3426	3427	3428	3429	3430	3431		60000 -	24576
6150	3176	3177	3178	3179	3180	3181	3182	3183		6550	3432	3433	3434	3435	3436	3437	3438	3439		70000 -	28672
6160	3184	3185	3186	3187	3188	3189	3190	3:91		6560	3440	3441	3442	3443	3444	3445	3446	3447			
16170	3192	3193	3194	3195	3196	3197	3198	3199		6570	3448	3449	3450	3451	3452	3453	3454	3455			
6200	1200	3201	3909	320.2	3304	3905					1										
6210	320A	3209	3210	3211	3204	3205	3206	3207		6610	3450	3457	3456	3459	3450	3461	3462	3463			
6220	3216	3217	3218	3219	3220	3221	3222	3221		6620	3472	3473	3474	3475	3476	3477	3478	3470			
6230	3224	3225	3226	3227	3228	3229	3230	3231		6630	3480	3481	3482	3483	3484	3485	3486	3487			
6240	3232	3233	3234	3235	3236	3237	3238	32 39		6640	3488	3489	3490	3491	3492	3493	3494	3495			
6250	3240	3241	3242	3243	3244	3245	3246	3247		6650	3496	3497	3498	3499	3500	3501	3502	3503			
6260	3248	3249	3250	3251	3252	3253	3254	3255		6660	3504	3505	3506	3507	3508	3509	3510	3511			
6270	3256	3257	3258	3259	3260	3261	3262	3263		6670	3512	3513	3514	3515	3516	3517	3518	3519			
6300	3284	3244	3744	3947	194P	3980	3970	1271		8700	3520	1591	1600	3633	3694	76.76	16.94	16 44			
6310	3272	3273	3274	3275	3276	3277	3278	3270		6710	3528	3529	3522	3523	3529	3525	3520	35 16			
6320	3280	3281	3282	3283	3284	3285	3286	3287		6720	3536	3537	3538	3539	3540	3541	3542	3543			
6330	3286	3289	3290	3291	3292	3293	3294	3295		6730	3544	3545	3546	3547	3548	3549	3550	3551			
6340	3296	3297	3298	3299	3300	3301	3302	3303		6740	3552	3553	3554	3555	3556	3557	3558	3559			
6350	3304	3305	3306	3307	3308	3309	3310	3311		6750	3560	3561	3562	3563	3564	3565	3566	3567			
6360	3312	3313	3314	3315	3316	3317	3318	3319		6760	3568	3569	3570	3571	3572	3573	3574	3575			
6370	3320	3321	3322	3323	3324	3325	3326	3327	1	6770	3576	3577	3578	3579	3580	3581	3582	3583			
6				:						ſ											
	0	1	2	3	4	5	6	7		[	0	1	2	3	4	5	6	7			
	0	1	2	3	4	5	6	7	ſ		0	1	2	3	4	5	6	7			
7000	0	1	2	3	4	5 3589	6 3590	7 3591 3599	[	7400	0 3840 3848	1 3841 3849	2 3842 3850	3 3843 3851	4	5 3845 3853	6 3846 3854	7 3847 3855		7000	3584
7000	0 3584 3592	1 3585 3593	2	3 3587 3595 3603	4 3588 3596 3604	5 3589 3597 3605	6 3590 3598 3606	7 3591 3599 3607		7400 7410 7420	0 3840 3848 3856	1 3841 3849 3857	2 3842 3850 3858	3 3843 3851 3859	4 3844 3852 3860	5 3845 3853 3861	6 3846 3854 3862	7 3847 3855 3863		7000 ta 7777	3584 te 409%
7000 7010 70 <b>2</b> 0 70 <b>3</b> 0	0 3584 3592 3600 3608	1 3585 3593 3601 3609	2 3586 3594 3602 3610	3 3587 3595 3603 3611	4 3588 3596 3604 3612	5 3589 3597 3605 3613	6 3590 3598 3606 3614	7 3591 3599 3607 3615		7400 7410 7420 7430	0 3840 3848 3856 3864	1 3841 3849 3857 3865	2 3842 3850 3858 3866	3 3843 3851 3859 3867	4 3844 3852 3860 3868	5 3845 3853 3861 3869	6 3846 3854 3862 3870	7 3847 3855 3863 3871	(	7000 to 7777 Octal)	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040	0 3584 3592 3600 3608 3616	1 3585 3593 3601 3609 3617	2 3586 3594 3602 3610 3618	3 3587 3595 3603 3611 3619	4 3588 3596 3604 3612 3620	5 3589 3597 3605 3613 3621	6 3590 3598 3606 3614 3622	7 3591 3599 3607 3615 3623		7400 7410 7420 7430 7440	0 3840 3848 3856 3864 3872	1 3841 3849 3857 3865 3873	2 3842 3850 3858 3866 3874	3 3843 3851 3859 3867 3875	4 3844 3852 3860 3868 3876	5 3845 3853 3861 3869 3877	6 3846 3854 3862 3870 3878	7 3847 3855 3863 3871 3879	(	7000 to 7777 Octai)	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040 7050	0 3584 3592 3600 3608 3616 3624	1 3585 3593 3601 3609 3617 3625	2 3586 3594 3602 3610 3618 3626	3 3587 3595 3603 3611 3619 3627	4 3588 3596 3604 3612 3820 3628	5 3589 3597 3605 3613 3621 3629	6 3590 3598 3606 3614 3622 3630	7 3591 3599 3607 3615 3623 3631		7400 7410 7420 7430 7440 7450	0 3840 3848 3856 3864 3872 3880	1 3841 3849 3857 3865 3873 3881	2 3842 3850 3858 3866 3874 3882	3 3843 3851 3859 3867 3875 3883	4 3844 3852 3860 3868 3876 3884	5 3845 3853 3861 3869 3877 3885	6 3846 3854 3862 3870 3878 3886	7 3847 3855 3863 3871 3879 3887	(	7000 ts 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060	0 3584 3592 3600 3608 3616 3624 3632	1 3585 3593 3601 3609 3617 3625 3633	2 3586 3594 3602 3610 3618 3626 3634	3 3587 3595 3603 3611 3619 3627 3635	4 3588 3596 3604 3612 3620 3628 3636	5 3589 3597 3605 3613 3621 3629 3637	6 3590 3598 3606 3614 3622 3630 3638	7 3591 3599 3607 3615 3623 3631 3639		7400 7410 7420 7430 7430 7450 7460	U 3840 3848 3856 3864 3872 3880 3888	1 3841 3849 3857 3865 3873 3881 3889	2 3842 3850 3858 3866 3874 3882 3890	3 3843 3851 3859 3867 3875 3883 3891	4 3844 3852 3860 3868 3876 3884 3892	5 3845 3853 3861 3869 3877 3885 3893	6 3846 3854 3862 3870 3878 3886 3894	7 3847 3855 3863 3871 3879 3887 3895	(	7000 to 7777 Octal)	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7060	0 3584 3592 3600 3608 3616 3624 3632 3640	1 3585 3593 3601 3609 3617 3625 3633 3641	2 3586 3594 3602 3610 3618 3626 3634 3642	3 3587 3595 3603 3611 3619 3627 3635 3643	4 3588 3596 3604 3612 3620 3628 3636 3636 3644	5 3589 3597 3605 3613 3621 3629 3637 3645	6 3590 3598 3606 3614 3622 3630 3638 3646	7 3591 3599 3607 3615 3623 3631 3639 3647		7400 7410 7420 7430 7440 7450 7460 7470	0 3840 3848 3856 3864 3872 3880 3888 3896	1 3841 3849 3857 3865 3873 3881 3889 3897	2 3842 3850 3858 3866 3874 3882 3890 3898	3 3843 3851 3859 3867 3875 3883 3691 3899	4 3844 3852 3860 3868 3876 3884 3892 3900	5 3845 3853 3861 3869 3877 3885 3893 3901	6 3846 3854 3862 3870 3878 3886 3894 3902	7 3847 3855 3863 3871 3879 3887 3895 3903	(	7000 fa 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070	0 3584 3592 3600 3608 3616 3624 3632 3640	1 3585 3593 3601 3609 3617 3625 3633 3641	2 3586 3594 3602 3610 3618 3626 3634 3642	3 3587 3595 3603 3611 3619 3627 3635 3643	4 3588 3596 3604 3612 3620 3628 3636 3644 3652	5 3589 3597 3605 3613 3621 3629 3637 3645	6 3598 3606 3614 3622 3630 3638 3646	7 3591 3599 3607 3615 3623 3631 3639 3647 3655		7400 7410 7420 7430 7440 7450 7460 7470	U 3840 3848 3856 3864 3872 3880 3888 3896 3904	1 3841 3849 3857 3865 3873 3881 3889 3897 3905	2 3842 3850 3858 3866 3874 3882 3890 3698 3906	3 3843 3851 3859 3867 3875 3883 3891 3899 3907	4 3844 3852 3860 3868 3876 3884 3892 3900	5 3845 3853 3861 3869 3877 3885 3893 3901 3909	6 3846 3854 3862 3870 3878 3886 3894 3902 3910	7 3847 3855 3863 3871 3879 3887 3895 3903	ţ	7000 ts 7777 Octai)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100	0 3584 3592 3600 3608 3616 3624 3632 3640 3648	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657	2 3586 3594 3602 3610 3618 3626 3634 3634 3650 3650	3 3587 3595 3603 3611 3619 3627 3635 3643 3643 3651 3659	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3652	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663		7400 7410 7420 7430 7440 7450 7460 7470 7500	U 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913	2 3842 3850 3858 3866 3874 3882 3890 3698 3996 3914	3 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916	5 3845 3853 3869 3877 3885 3893 3901 3909 3917	6 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919	Ċ	7000   to 7777   Octail	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7120	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3657	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668	5 3589 3597 3605 3613 3621 3629 3637 3645 3645 3653 3661 3669	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3662 3670	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671		7400 7410 7420 7430 7440 7450 7460 7470 7500 7510 7520	U 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921	2 3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922	3 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925	6 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927	(	7000   to 7777   Octail	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7110	0 3584 3592 3600 3616 3624 3624 3624 3624 3624 3648 3656 3664 3656	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3657 3657 3657	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3650 3658 3666 3674	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3668 3676	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3670 3678	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679		7400 7410 7420 7430 7440 7450 7460 7470 7500 7510 7520 7530	U 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929	2 3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930	3 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933	6 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935	ſ	7000 ts 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7110 7140	0 3584 3592 3600 3616 3624 3624 3624 3624 3624 3648 3656 3664 3656 3664 3672 3680	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3657 3655 3657 3665	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3668 3666 3674 3682	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3667 3667 3683	4 3588 3596 3604 3612 3628 3636 3644 3652 3660 3668 3668 3668	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 36677 3685	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3686	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687		7400 7410 7420 7440 7450 7460 7470 7500 7510 7520 7530 7540	0 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3928 3936	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937	2 3842 3850 3858 3864 3874 3882 3890 3698 3906 3914 3922 3930 3928	3 3843 3851 3859 3867 3883 3891 3899 3907 3915 3923 3923 3923 3931	4 3844 3852 3860 3876 3884 3892 3900 3908 3916 3924 3932 3940	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	6 3846 3854 3862 3878 3886 3894 3902 3910 3918 3926 3934 3942	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3925 3943	,	7000 to 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 7110 7110 711	0 3584 3592 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3680 3688	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3657 3657 3665 3667 3669	2 3586 3594 3602 3618 3626 3658 3654 3658 3658 3658 3658 3658 3666 3674 3682 3690	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3667 3683 3691	4 3588 3596 3604 3612 3628 3628 3636 3644 3652 3668 3668 3668 3676 3684 3692	5 3589 3597 3605 3613 3629 3637 3645 3653 3665 3669 3669 3685 3693	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3654 3678 3678 3686 3694	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695		7400 7410 7420 7430 7450 7460 7470 7500 7510 7520 7530 7540 7550	0 3840 3848 3856 3864 3872 3880 3888 3896 3996 3994 3912 3920 3928 3928 3928 3936	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945	2 3842 3850 3858 3864 3874 3882 3890 3698 3906 3914 3922 3930 3922 3930 3938 3946	3 3843 3851 3859 3867 3883 3891 3899 3907 3915 3923 3923 3923 3931 3939 3947	4 3844 3852 3860 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948	5 3845 3853 3861 3885 3893 3901 3909 3917 3925 3933 3941 3949	6 3846 3854 3862 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950	7 3847 3855 3863 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951	,	7000 te 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7040 7050 7050 7050 7050 7100 7110 7120 7110 7120 7130 7130 7140 7150 7160	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3680 3688 3688	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3649 3657 36657 36657 36657 3661 3669 3689	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3658 3658 3666 3674 3682 3690 3698	3 3587 3595 3603 3611 3619 3627 3635 3643 3643 3651 3659 3667 3675 3683 3683 3691 3699	4 3588 3596 3604 3612 3620 3628 3636 3636 3644 3652 3660 3668 3676 3684 3676 3684 3692 3700	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3678 3678 3686 3686 3684 3702	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3687 3687 3687 3703		7400 7410 7420 7430 7440 7450 7460 7470 7500 7510 7510 7510 7530 7540 7550	0 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3934 3936	1 3841 3857 3855 3873 3881 3889 3897 3905 3913 3929 3937 3945 3953	2 3842 3850 3858 3866 3874 3882 3890 3698 3906 3914 3922 3930 3938 3946 3954	3 3843 3851 3859 3867 3883 3899 3997 3915 3923 3931 3939 3947 3955	4 3844 3852 3860 3868 3876 3884 3990 3908 3916 3924 3932 3940 3948 3956	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3929 3917 3923 3941 3949 3957	6 3846 3854 3862 3870 3878 3896 3992 3910 3918 3923 3910 3918 3924 3950 3958	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3925 3943 3951 3959	ſ	7000   fs 7777 Octai)	3584 to 409% (Decimal)
7000 7010 7030 7040 7050 7060 7070 7100 7110 7110 7110 7110 711	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3656 3664 3656 3664 3680 3686 3686 3686 3696 3704	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3681 3689 3687 3705	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3668 3668 3668 3674 3682 3690 3698 3706	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3667 3675 3689 36891 3699 3707	4 3588 3596 3604 3612 3620 3628 3636 3636 3644 3652 3660 3668 3676 3668 3676 3668 3676 36892 3700 3708	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3685 3685 3693 3701 3709	6 3590 3598 3606 3614 3623 3630 3638 3646 3654 3654 3662 3670 3678 36854 3694 3702 3710	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3685 3703 3711		7400 7410 7420 7430 7440 7450 7460 7470 7500 7510 7510 7550 7540 7540 7540	U 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3920 3923 3936 3934 3936 3934	1 3841 3857 3857 3865 3873 3881 3889 3905 3913 3921 3929 3937 3945 3953 3961	2 3842 3850 3858 3866 3874 3882 3890 3698 3906 3914 3930 3938 3938 3948 3954 3962	3 3843 3851 3859 3867 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963	4 3844 3852 3860 3868 3884 3900 3908 3916 3916 3932 3948 3948 3956 3964	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965	6 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3966	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3943 3943 3951 3959 3967	ſ	7000   ts 7777 Octai)	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140 7150 7150 7150	0 3584 3592 3600 3608 3616 3624 3632 3648 3656 3664 3656 3664 3656 3664 3656 3664 3672 3680 3688 3680 3688 3696 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3697 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 37977 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 37	1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3667 3665 3667 3689 3689 3689 3689	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3650 3658 3650 3658 3666 3674 3682 3690 3698 3706	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3669 3667 3691 3699 3707	4 3588 3596 3604 3612 3620 3628 3636 3636 3636 3636 3668 3668 3668	5 3589 3597 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693 3701 3709	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3686 3694 3702 3710	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3667 3679 3687 3697 3697 3703 3711		7400 7410 7420 7430 7440 7460 7470 7500 7510 7520 7530 7540 7550 7560 7550	U 3840 3848 3856 3864 3872 3880 3888 3896 3994 3912 3920 3928 3934 3944 3952 3944	1 3841 3849 3857 3865 3873 3889 3897 3905 3913 3921 3929 3937 3945 3945 3953 3961	2 3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3954 3954	3 3843 3851 3859 3867 3875 3683 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3940 3948 3946 3946 3946	5 3845 3853 3861 3869 3873 3885 3893 3901 3909 3917 3925 3949 3949 3949 3949 3957 3965	6 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3958 3958 3958 3958	7 3847 3855 3863 3871 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967	ſ	7000 ta 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140 7150 7140 7150 7140 7150 7170	0 3584 3592 3600 3616 3624 3632 3648 3656 3664 3664 3664 3664 3664 3664 3662 3680 3688 3696 3704 3712	1 3585 3593 3601 3609 3657 3641 3649 3657 3665 3665 3665 3667 3667 3669 3697 3705 3713	2 3586 3594 3602 3610 3626 3626 3626 3626 3626 3658 3665 3674 3682 3690 3698 3706 3714	3 3587 3595 3603 3611 3635 3643 3651 3659 3667 3683 3691 3699 3707 3715	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3676 3668 3676 3684 3676 3708 3716	5 3589 3597 3605 3613 3629 3637 3645 3653 3663 3669 3677 3685 3693 3770 3709 3717 3125	6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3654 3678 3678 3686 3698 3692 3710 3718 3726	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703 3711 3719		7400 7410 7420 7430 7450 7460 7460 7510 7550 7530 7540 7550 7540 7550 7540 7550 7540 754	0 3840 3848 3856 3864 3872 3880 3888 3896 3904 3920 3928 3936 3944 3952 3952 3960 3968	1 3841 3857 3865 3873 3881 3889 3905 3913 3921 3929 3937 3945 3953 3961 3969	2 3842 3850 3858 3864 3874 3890 3898 3906 3914 3922 3930 3938 3946 3954 3954 39570 3978	3 3843 3851 3859 3867 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3956 3964	5 3845 3853 3861 3885 3893 3901 3909 3917 3925 3949 3949 3949 3945 3949 3957 3949	6 3846 3854 3870 3878 3886 3894 3902 3910 3918 3926 3934 3950 3958 3956 3974	7 3847 3855 3863 3871 3879 3887 3995 3911 3919 3927 3935 3949 3959 3959 3959	ſ	7000 ts 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7030 7030 7040 7050 7060 7070 7100 7110 7110 7110 7110 711	0 3584 3592 3600 3616 3624 3636 3648 3656 3664 3656 3664 3656 3668 3688 3688 3688 3688 3688 3688	1 3585 3593 3601 3609 3625 3633 3641 3649 36657 3665 36657 3665 36673 36691 36697 3705 3705 3775 3775	2 3586 3594 3602 3610 3618 3626 3634 3642 3658 3666 3658 3666 3698 3706 3706 3714 3722	3 3587 3595 3603 3619 3627 3635 3643 3651 3653 3667 3663 3667 3663 3691 3699 3707 3707	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3668 3668 3676 3668 3676 3676 3778 3708	5 3589 3597 3605 3613 3621 3629 3637 3645 3663 3663 3669 3669 3669 3667 3685 3693 3701 3709 3707 3709	6 3590 3598 3603 3614 3622 3630 3638 3646 3654 3666 3654 3670 3678 3678 3678 3710 3718	7 3591 3599 3615 3623 3631 3655 3663 3671 3655 3663 3671 3679 3667 3695 3703 3711 3719 3725		7400 7410 7420 7430 7450 7460 7550 7510 7520 7530 7540 7550 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3860 3888 3896 3994 3920 3928 3928 3928 3928 3928 3946 3952 3960	1 3841 3849 3857 3865 3873 3889 39897 3905 3913 3929 3937 3945 3953 3961 3965	2 3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3962	3 3843 3851 3859 3867 3883 3899 3907 3915 3931 3939 3947 3955 3963 39719 3987	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3912 3924 3932 3940 3932 3940 3958 3964	5 3845 3853 3861 3869 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3989	6 3846 3854 3870 3878 3886 3992 3910 3918 3926 3934 3942 3958 3958 3965 3958	7 3847 3855 3863 3879 3887 3805 3903 3911 3919 3927 3935 3943 3955 3943 3959 3967 3963	ſ	7000 te 77777 Octel)	3584 te 4095 (Decimel)
7000 7010 7020 7040 7050 7040 7050 7040 7150 7100 7110 7110 7110 7150 7140 7150 7140 7150 7140 7150 7140 7120 7220	0 3584 3592 3608 3616 3624 3632 3648 3654 3654 3654 3656 3668 3668 3668 3668 3668 3704 3712 3720 3728 3728	1 33585 33593 3801 3809 3817 3869 3863 38649 38649 38649 38649 38657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 386657 38677 38677 386657 38677 38677 38677 38677 38777 387777 387777777777	2 3586 3594 3602 3618 3618 3618 3618 3618 3618 3618 3658 3658 3658 3658 3658 3658 3674 3682 3699 3706 3714 37720 37730	3 3587 3595 3603 3619 3627 3635 3643 3659 3663 3659 3663 3699 3707 3715 3723 3733	4 3588 3596 3604 3612 3620 3628 3636 3636 3636 3636 3668 3676 3668 3676 3684 3692 3700 3708 3716 3724	5 3589 3597 3605 3613 3629 3637 3645 3653 3663 3677 3685 3693 3701 3709 3717 3725 3733 3741	6 3590 3598 3604 3622 3630 3648 3646 3654 3646 3646 3646 3646 3646 3646	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3647 3667 3667 3695 3703 3711 3719 3727 3735 3743		7400 7410 7420 7450 7450 7460 7550 7550 7550 7550 7540 7550 7540 7550 7540 7550 7540 7550 7540 7550 7540 7550 755	0 3840 3848 3856 3864 3864 3864 3868 3964 3912 3920 3928 3936 3944 3952 3960 3968 3976	1 3841 3857 3865 3873 3887 3905 3905 3913 3921 3927 3923 3945 3953 3945 3953 3945	2 3842 3850 3858 3866 3874 3882 3890 3906 3914 3922 3930 3938 3946 3954 3946 3954 3965	3 3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3939 3947 3955 3863 3947 3955	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3940 3940 3940 3943 3940 3943 3940 3948 3956	5 3845 3853 3861 3869 3877 3885 3893 3991 3909 3957 3949 3957 3849 3957 3949 3957 3965 3973	6 3846 3854 3870 3870 3878 3988 3992 3910 3918 3926 3913 3942 3950 3958 3958 3958 3958 3958 3958 3958	7 3847 3855 3863 3871 3879 3887 3993 3911 3919 3927 3943 3951 3953 3961 3959 3967		7000 ts 7777 Octal)	3584 te 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7050 7050 7050 7050 7050 705	0 3554 3592 3600 3608 3616 3624 3652 3640 3654 3654 3654 3656 3664 3656 3664 3656 3666 3704 3712 3728 3776 3778	1 33585 33593 38609 38619 38639 38641 38641 38645 38645 38645 38673 38681 38673 38685 38673 38685 38673 38689 3897 3705 3713 3729 3713	2 3586 3594 3602 3618 3626 3634 3642 3650 3658 3668 3668 3668 3674 3698 3706 3714 3722 3738 37738	3 3587 3595 3603 3619 3627 3635 3643 3659 3663 36659 3663 3669 3667 3663 3699 3707 3715 3723 3739 3739	4 3588 3596 3612 3620 3628 3636 3636 3644 3652 3668 3668 3668 3668 36692 3700 3708 3716 3724 3732 3740	5 3589 3597 3605 3613 3621 3623 3645 3653 3665 36653 36653 36653 36653 36653 36653 3761 3709 3717 3725 3733 3741 3749	6 3590 3598 3614 3632 3638 3638 3638 3638 3638 3638 3638	7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3673 3667 3667 3667 3667 366		7400 7410 7420 7430 7450 7460 7500 7510 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3872 3860 3888 3912 3920 3920 3928 3936 3944 3952 3944 3952 3946 3946 3946 3946 3946 3946	1 3841 3857 3865 3873 3881 3887 3905 3913 3921 3923 3945 3953 3945 3953 3945 3953 3945 3953 3945 4001	2 3842 3850 3858 3866 3874 3890 3898 3990 3938 3996 3914 3922 3930 3946 3954 3946 3954 3946 3978 3985	3 3843 3851 3859 3887 3883 3893 3899 3907 3915 3923 3931 3939 3947 3955 3963 3947 3995	4 3844 3852 3860 3868 3876 3984 3992 3940 3948 3948 3948 3948 3948 3948 3948 3948	5 3845 3853 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3949 3957 3949 3957 3949 3957 3949 3949 4005	6 3846 3854 3862 3870 3878 3886 3992 3910 3918 3926 3934 3942 3950 3958 3956 3958 3956 3958 3958 3958 3958 3958 3958 3958 3958	7 3847 3855 3863 3879 3887 3893 3903 3919 3927 3935 3951 3959 3967 3959 3967 3995	(	7000 te 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7050 7050 7050 7050 7050 7050 7100 7110 7120 7130 7140 7130 7140 7150 7140 7150 7160 7170 7220 7220 7230	0 3584 3592 3600 3608 3616 3624 3632 3640 3656 3664 3672 3680 3688 3686 3686 3686 3686 3686 3704 3712 3720 3728 3736 3744 3722	1 3585 3593 3601 3809 3817 3825 3863 38641 3863 38641 38673 38681 38673 38673 38673 38673 38673 38673 38673 38673 38673 38673 38679 38737 3705 3713 3721 3729 37745 37745 3753	2 3586 3594 3602 3610 3618 3626 3626 3626 3658 3666 3658 3666 3698 3706 3708 3708 3714 3738 3746 3746	3 3587 3595 3603 3611 3619 3627 3643 3655 3643 3655 3663 3691 3675 3683 3691 3697 3707 3715 3723 3737 3747 3745	4 3588 3596 3604 3612 3628 3628 3628 3628 3628 3628 3628 362	5 3589 3587 3605 3633 3629 3637 3645 3653 3665 3665 3693 3709 3717 3725 3733 3749 3749	6 3590 3590 3606 3614 3632 3630 3638 3646 3654 3676 3676 3676 3676 3770 3718 3712 3718 3750 3750 3750	7 3591 3599 3607 3615 3623 3631 3653 3663 3667 3665 3703 3771 3695 3703 37719 3727 3743 3751 3759		7400 7410 7430 7430 7450 7450 7510 7510 7550 7550 7550 7550 7550 75	0 3840 3843 3856 3864 3872 3888 3888 3888 3994 3912 3928 3928 3928 3928 3928 3928 3928 392	1 3841 3857 3865 3873 3889 3897 3905 3913 3929 3937 3945 3953 3961 3969 3969 3969 3969 3969 3969 4001 4009	2 3842 3850 3858 3866 3874 3890 3998 3996 3938 3946 3954 3962 3970 3978 3985 3985	3 3843 3859 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3963 3967 3968 3967	4 3844 3852 3860 3868 3876 3892 3990 3918 3916 3916 3916 3940 3940 3940 3940 3940 3940 3940 3940	5 3845 3853 3861 3869 3877 3909 3917 3925 3933 3941 3949 3957 3965 3973 3965 3987 3987 3987 3987 3987	6 3846 3854 3862 3870 3878 3984 3992 3910 3918 3928 3958 3958 3958 3958 3966 3974 3990 3998	7 3847 3855 3863 3871 3879 3903 3911 3919 3927 3943 3951 3951 3967 3967 3967 3967 3967 3967 3967 3967	ſ	7000 to 7777 Octal)	3384 to 4095 (Decimal)
7000 7010 7030 7040 7050 7040 7050 7040 7050 7040 7050 7110 7110 7120 7120 7130 7140 7150 7130 7140 7150 7150 7120 7220 7220 7220 7220 7220 7220 7240	0 3584 3592 3600 3608 3616 3632 3640 3655 3664 3655 3664 3655 3664 3655 3664 3656 3664 3672 3680 3744 3772 3720 3736 3752 3752 3752	1 3585 3593 3601 3609 3617 3649 36457 36451 36457 36451 36457 36451 36459 36457 3705 3713 3713 3713 3713 3713 3713 3733 3753 375	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3664 3665 3674 3682 3690 3698 3776 3776 3776 3774 37754	3 3587 3595 3603 3611 3619 3635 3643 3651 3653 3667 3675 3663 3667 3675 3663 3699 3707 3715 3723 3775 3773 3775 3775	4 3588 3596 3604 3612 3620 3628 3638 3638 3644 3652 3668 3668 3668 3678 3668 3668 3678 3700 3708 3716 3716 3723 3740 3756 3756	5 3589 3597 3605 3613 3621 3637 3645 3663 3663 3663 3709 3717 3725 3733 3741 3749 3757 3757	6 3590 3598 3605 3614 3632 3630 3638 3646 3654 3662 3686 3686 3702 3710 3718 3726 3718 3726 3734 3734 3734 3758 3758	7 3591 3599 3607 3615 3623 3631 3639 3647 3653 3663 3663 3663 3671 3695 3703 3711 3719 3727 3743 3759 3759 3769		7400 7410 7430 7430 7450 7450 7510 7550 7510 7530 7540 7550 7540 7550 7540 7540 7540 754	0 3840 3848 3856 3864 3856 3860 3888 3936 3920 3920 3928 3944 3952 3944 3952 3966 3954 3956 3954 4008	1 3841 3857 3865 3873 3881 3889 3997 3905 3913 3921 3929 3937 3945 3953 3945 3953 3945 3993 4001 4007	2 3842 3850 3858 3862 3882 3880 3894 3906 3914 3922 3930 3938 3954 3954 3954 3954 3954 3978 3978 3978 3994 4002	3 3843 3851 3859 3863 3863 3893 3995 3915 3923 3931 3939 3947 3955 3363 3947 3955 3363 3947 3955 3967 3995 4003	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3948 3956 3948 3956 3968 3996 4004 4012	5 3845 3853 3861 3869 3877 3885 3993 3991 3993 3941 3949 3957 3965 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39847 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39947 39977 39947 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 39977 399777 399777 399777 39977777777	6 3846 3854 3862 3870 3888 39894 3992 3910 3918 3922 3950 3942 3950 3953 3966 3982 3990 3982 3990 3982 3990	7 3847 3855 3863 3863 3887 3887 3903 3919 3927 3935 3943 3943 3943 3951 3959 3967 3995 3967 3995		7000 ts 7777 Octal)	3584 te 4075 (Decimel)
7000 7010 7030 7040 7050 7050 7050 7150 7100 7110 7120 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7130 7140 7140 7140 7140 7140 7140 7150 7140 7150 7140 7120 7140 7120 7120 7140 7050 7050 7050 7050 7050 7050 7050 70	0 3584 3592 3600 3608 3624 3632 3648 3656 3664 3656 3664 3656 3666 3704 3712 3720 3704 3712 3720 3728 3704 3778 3760 3768	1 3585 3593 3601 3609 3817 3863 3841 38649 3865 3865 3865 3865 3865 3865 3865 3865	2 3586 3594 3602 3610 3618 3634 3626 3634 3626 3634 3626 3658 3666 5674 3682 3669 3698 3706 3714 3722 3776 3774 3754 3754	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3653 3667 3675 3663 3667 3675 3663 3667 3773 3775 3773 3771 3747 3747 3763 3771	4 3588 3596 3626 3620 3628 3636 3636 3644 3652 3668 3668 3668 3668 36692 3700 3708 3716 3723 3740 3743 3740 3743 3746 3756	5 3569 3597 3605 3613 3629 3637 3645 3653 3669 3677 3685 3701 3709 3717 3725 3733 3741 3749 3757 3773	6 3590 3598 3614 3623 3630 3638 3646 3654 3662 3678 3686 3678 3684 3678 3684 3710 3718 3726 3734 3742 3758 3774	7 3591 3659 3607 3615 3631 3633 3647 3655 3663 3667 3665 3667 3667 3703 3719 3719 3727 3735 3743 3751 3751 3767 3775		7400 7410 7420 7430 7460 7450 7550 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3872 3980 3928 3920 3928 3934 3944 3952 3944 3952 3960 3968 3976 3984 4008 4008	1 3841 3857 3865 3873 3861 3889 3995 3913 3921 3929 3945 3945 3945 3945 3945 3945 3945 394	2 3842 3850 3858 3868 3874 3882 3890 3988 3996 3914 3922 3930 39346 3954 3954 3954 3954 3985 3985 3986 23970 3978 3984 4002 4010	3 3843 3851 3859 3863 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3995 4003 3995 4001 4019 4027	4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3924 3956 3948 3956 3964 3956 3964 3972 3948 3996 4004 4012 4020	5 3845 3853 3861 3869 3877 3885 3893 3991 3997 3993 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3949 3957 3945 3945 3945 3945 3945 3945 3945 3945	6 3846 3854 3862 3870 3878 3986 3992 3910 3918 3926 3934 3943 3950 3958 3958 3958 3958 3996 3974 3982 3998 4006 4014 4022 4030	7 3847 3855 3863 3863 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967 3959 3967 3995 3993 3999 4007 4015		7000 to 7777 Octal)	3584 to 4075 (Decimal)
7000 7010 7030 7040 7050 7060 7060 7100 7110 7110 7110 7110 711	0 3584 3592 3608 3616 3623 3640 3648 3652 3640 3648 3652 3640 3648 3652 3640 3652 3648 3652 3648 3656 3654 3704 3712 3720 3720 3728 3728 37368 3744 3752 3744	1 33585 33593 33601 3609 3617 3625 3633 3641 3665 3665 3665 3665 3665 3669 3669 3705 3705 3713 3721 3775 3761 3769 3761	2 3586 3594 3602 3610 3612 3653 3666 3658 3666 3658 3666 3674 3682 3666 3674 3682 3706 3714 3722 3738 3746 3754 3762 3770	3 3587 3595 3603 3611 3619 3633 3643 3659 3663 3663 3663 3663 3663 3663 366	4 3588 3596 3604 3612 3620 3628 3636 3638 3636 3668 3669 3668 3676 3708 3708 3708 3708 3708 3708 3716 3724 3748 3772	5 3589 3597 3605 3613 3629 3637 3645 3663 3663 3663 3663 3665 3693 3701 3709 3717 3725 3733 3741 3749 3757 3773	6 3590 3598 3604 3614 3622 3630 3638 3642 3638 3642 3638 3643 3763 3718 3726 3734 3742 3750 3758 3754 3754 3754 3754 3754 3754 3754 3754	7 3591 3599 3607 3615 3623 3639 3647 3655 3663 3679 3687 3767 3775 3775 3743 3751 3751 3755 3765 3775 3775 3775		7400 7410 7420 7430 7440 7450 7500 7550 7550 7550 7540 754	0 3840 3848 3856 3864 3856 3868 3888 3976 3922 3920 3923 3935 3934 3952 3936 3994 3956 3984 3956 3984 4000 4008 4016 4024	1 3841 3857 3865 3873 3883 3905 3913 3921 3923 3937 3945 3953 3953 3961 3969 3977 3965 3969 3977 3965 3969 4001 4009 4017 4025 4013	2 3842 3850 3858 3866 3898 3906 3914 3922 3930 3948 3948 3948 39548 39548 39548 39578 3978 3978 3978 3979 3978 3978 3978 39	3 3843 3851 3859 3887 3883 3895 3997 3997 3997 3997 3997 3997 3997 39	4 3844 3852 3860 3868 3884 3892 3908 3916 3924 3924 3924 3948 3940 3948 3940 3948 3960 3968 4004 4012	5 3845 3863 3863 3863 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3967 3968 3967 3969 3967 3969 3967 3969 4005 4005 4002	6 3846 3854 3854 3870 3878 3886 3987 3910 3910 3918 3942 3950 3942 3950 3993 3965 3990 3998 3990 3998 3990 4014 4022	7 3847 3855 3863 3879 3887 3903 3919 3927 3943 3943 3943 3943 3943 3943 3943 3991 3993 3991 3993 3991 3999 3993 3991 4023 4007		7000 ts 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7020 7030 7040 7050 7050 7100 7110 7120 7140 7130 7140 7150 7140 7150 7150 7150 7150 7220 7230 7250 7250 7250 7270 7270	0 3584 3592 3600 3608 3616 3632 3640 3648 3643 3643 3640 3648 3643 3640 3648 3712 3720 3744 3712 3720 3752 3752 3754 3755	1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 3586 3594 3602 3610 3618 3626 3634 3642 3658 3658 3666 3674 3682 3670 3698 3776 3774 3774 37745 37745	3 3587 3603 3619 3627 3635 3643 3659 3663 3663 3663 3699 3707 3715 3723 3775 3775 3775 3775 3775 3775 377	4 3588 3596 3604 3812 3620 3628 3636 3636 3636 3636 3636 3644 3652 3660 3668 3660 3668 3676 3700 3708 3770 3770 3770 3776 3776 3756 3756 3756 3756 3756 3756	5 3589 3597 3605 3613 3621 3629 3637 3645 3655 3663 3701 3705 3773 3749 3757 3749 3757 3749 3757 3749 3757 3749	6 3590 3598 3604 3614 3632 3630 3646 3654 3662 3670 3718 3702 3710 3718 3726 3734 3758 3758 3774	7 3591 3607 3615 3639 3647 3655 3663 3679 3667 3679 3687 3703 3711 3719 3727 3743 3759 3767 3759 3767 3759		7400 7410 7420 7430 7450 7450 7510 7510 7510 7530 7540 7550 7540 7550 7600 7610 7620 7630 7650 7640 7650 7640	0 3840 3848 3856 3864 3856 3868 3972 3928 3928 3928 3928 3952 3952 3952 3952 3954 3952 3954 3952 3966 3954 4008 4008 4008	1 3849 3857 3865 3873 3887 3887 3887 3887 3987 3993 3929 3937 3945 3953 3953 3969 3973 3969 3975 3993 4001 4009 4017 4025 4034 4041	2 3842 3850 3858 3850 3854 3890 3906 3914 3922 3930 3930 3934 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 39545 3954 3954 39545 3954 3954 3954 3954 3954 3954 3954 3	3 3843 3851 3857 3867 3875 3883 3875 3887 3875 3931 3939 3947 3955 3963 3971 3955 3967 3971 3979 4003 4011 4019 4027 4035	4 3844 3852 3860 3868 3878 3892 3900 3908 3916 3922 3948 3956 3956 3958 3958 3958 3996 4004 4012 4020 4012 4012 4012 4012 4012 4012 4012 4012 4012 4012 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 4014 401	5 3845 3861 3869 3889 3897 3885 3893 3901 3901 3901 3901 3997 3995 3993 3994 3957 3961 3989 3997 39961 3987 39961 3987 39961 3997 30961 3997 30961 3997 30961 3997 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30961 30977 30965 30977 30965 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30977 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 30077 300777 30077 300777 300777 300777 300777 300777 300777 30077777777	6 3846 3854 3862 3870 3878 3886 3992 3918 3918 3918 3918 3918 3918 3918 3950 3958 3950 3958 3962 3992 3982 3990 4005	7 3847 3855 3863 3873 3895 3897 3993 3993 3993 39943 3995 3963 3995 3985 3995 3985 3995 3985 3995 3985 3995 3985 3995 3985 3995 3985 3995 3985 398		7000 ts 7777 Octal)	3584 te 4075 (Decimel)
7000 7010 7020 7030 7040 7050 7050 7050 7100 7110 7120 7140 7140 7140 7140 7140 7140 7140 714	0 3584 3592 3600 3608 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3624 3626 3648 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3626 3728 3728 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3726 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 377	1 33585 33593 3601 3609 3617 3625 3633 3641 3649 36657 36657 36657 36657 36657 36657 36657 3765 3713 3729 3775 3775 37761 3766 37761 3766 37761 3769 37765 37761 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37765 37776 3777777 37777 37777 37777 37777777 37777 377777777	2 3586 3594 3602 3610 3618 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3642 3674 3674 3706 3776 37754 37754 37786 37786 3784 3794 3794 3594 3594 3594 3594 3594 3594 37954 37954 3794 3794 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3594 3574 3574 3574 37754 37754 37754 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37787 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37786 37794 37786 37794 37786 37794 37786 37794 37794 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 377776 377776 377776 377776 377776 37777777777	3 3587 3595 3603 3619 3627 3635 3659 3663 3659 3663 3663 3669 3707 3715 3723 3775 3775 3775 3775 3775	4 3588 3596 3604 3612 3620 3628 3632 3632 3644 3652 3664 3664 3664 3664 3700 3708 3716 3776 3776 3776 3776 3776 3776	5 3589 3597 3605 3613 3621 3632 3645 3645 3663 3665 3693 3701 3709 3717 3725 3731 3765 3773 3765 3773 3765	6 3590 3598 3606 3614 3632 3630 3638 3646 3654 3676 3676 3676 3676 3773 3770 3718 3776 3774 3758 3774 3758 3774 3758 3774	7 3591 3607 3615 3639 3667 3655 3663 3679 3667 3667 3667 3679 3667 3703 3711 3719 3727 3735 3779 3759		7400 7410 7430 7450 7460 7550 7510 7530 7530 7530 7530 7530 7550 7550 755	0 3840 3856 3864 3856 3864 3872 3880 3982 3993 3993 3993 3952 3952 3955 3956 3955 3956 3956 3956 4000 4008 4016 4024 4048	1 3841 3849 3857 3865 3873 3887 3887 3887 3887 3887 3887 3987 3995 3913 3929 3937 3945 3953 3953 3953 3953 4001 4009 4017 4025 4033 4049	2 3842 3850 3858 3860 3874 3890 3898 3906 3914 3922 3930 3938 3944 3954 3954 3954 3954 3954 4026 4010 4018 4026 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4000 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 4030 40300 40300 4030 4000 4000 4000 4000 4000 4000 4000 4000 4	3 3843 3851 3859 3867 3863 3875 3883 3893 3937 3939 3947 3955 3955 3955 3955 3963 3971 3979 3957 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 4019 401	4 3844 3852 3860 3868 3876 3876 3876 3972 3940 3956 3956 3956 3956 3956 3956 3956 3956 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 4020 40	5 3845 3863 3863 3863 3893 3901 3903 3917 3925 3933 3941 3943 3941 3949 3957 3965 3957 3965 39573 3967 3969 3967 3969 3967 3967 3967 39	6 3846 3854 3854 3854 3878 3878 39878 3992 3910 3918 3958 3958 3958 3958 3958 3958 3958 395	7 3847 3855 3863 3871 3879 3887 3993 3993 3993 3959 3959 3967 3993 3959 3967 3993 4007 4015 4023 4031 4039		7000 to 7777 Octal)	3584 te 4095 (Decimel)
7000 7010 7030 7030 7040 7050 7050 7050 7050 7110 7120 7120 7130 7150 7150 7150 7150 7150 7150 7220 7230 7250 7250 7250 7250 7250 7250 7250 725	0 3584 3592 3600 3608 3616 3623 3640 3642 3640 3643 3652 3640 3642 3652 3640 3652 3640 3652 3640 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3652 3752 3752 3752 3752 3752 3752 3752 3752 3752 3756 3774 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 37767 3776 3776 3776 3776 3776 37	1 33585 33601 3609 3603 3601 3603 3617 3625 3663 3663 3663 3669 3713 3729 3775 3729 3775 3729 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3	2 3586 3594 3602 3610 3602 3618 3602 3618 3626 3638 3668 3658 3668 3658 3668 3658 3668 3768 3708 3708 3778 3778 3778 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37762 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 377762 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 37776 377776 377777777	3 3587 3603 3611 3635 3643 3651 3653 3667 3663 3667 3663 3667 3663 3667 3663 3667 3663 3667 3763 3773 3773 3775 3763 3777 3779 3787	4 3588 3596 3604 3612 3620 3623 3636 3634 3652 3668 3668 3664 3664 3664 3664 3700 3708 3708 3716 3724 3723 3748 3756 3772 3748 3772 3748 3772	5 3589 3597 3605 3613 3629 3637 3645 3663 3663 3663 3663 3665 3663 3709 3717 3725 3733 3765 3773 3765 3773 3765 3773	6 3590 3598 3608 3614 3622 3630 3638 3646 3654 3662 3670 3716 3716 3716 3774 3772 3774 3774 3774 3774 3774 3776 3774 3776 3774	7 3591 3599 3607 3615 3623 3639 3647 3655 3663 3663 3663 3703 3773 3767 3775 3775 3775 3775 3775 377		7400 7410 7420 7430 7440 7450 7510 7550 7520 7530 7550 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3872 3888 3993 3928 3928 3928 3928 39344 3952 3964 3952 3964 3952 3964 4006 4008 4016 4024 4032 4056	1 3841 3849 3857 3865 3873 3865 3873 3989 3997 3921 3929 3937 3945 3953 3945 3953 3961 3969 4017 4009 4017 4025 4033 4041 4049 4057 	2 3842 3850 3858 3854 3866 3874 3882 3890 3898 3906 3914 3954 3954 3954 3954 3954 3954 3954 4010 4018 4026 4026 4026 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 4058 405	3 3843 3851 3859 3867 3893 3899 3907 3915 3993 3993 3993 3993 3993 3993 3993 3993 3993 3993 3995 3995 3995 3995 3995 3997 3995 3997 3995 3997 4003 4019 4027 4003 4027 4003 4027 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 405	4 3844 3852 3860 3852 3868 3876 3884 3923 3900 3908 3924 3932 3948 3956 3960 3988 3964 3972 4020 4022 4020 4028 4028 4028 4028 4044 4052 4052 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 4068 3852 3852 3852 3852 3852 3852 3948 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3956 3954 3956 3954 3956 3954 3956 3956 3954 3956 3956 3956 3956 3957 3956 3957 3956 3957 3956 3957 3956 3957 3956 3957 3956 3956 3956 3957 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 39566 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 39	5 3845 3863 3863 3863 3863 3863 3863 3901 3901 3903 3925 3933 3949 3957 3949 3957 3949 3957 3949 3957 3961 3968 3997 3997 4005 4003 4002 40037 4045 4053	6 3846 3854 3854 3854 3854 3856 3978 3989 3990 3928 3990 3958 3950 3958 3966 3990 3982 3990 3982 3990 4014 4022 4030 4038	7 3847 3855 3863 3871 3879 3887 3903 3993 3993 3993 3993 3995 3995 3995	(	7000 te 7777 Octal)	3584 to 4095 (Decimal)
7000 7010 7030 7030 7030 7040 7050 7040 7050 7040 7150 7110 7110 7110 7110 7110 7110 7150 7110 7150 7160 7210 7220 7230 7220 7230 7240 7250 7240 7250 7250 7240 7250 7250 7260 7250 7260 7250 7250 7250 7250 7250 7250 7250 725	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3640 3648 3640 3648 3640 3648 3640 3648 3742 3740 3712 3720 3712 3728 3712 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 3752 375	1 33585 33593 3601 3609 3603 3641 3649 3657 3665 3663 3669 3765 3713 3729 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37773 37753 37773 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 377753 37775575 377753 377757575775757	2 35586 3594 3602 3610 3623 3634 3658 3658 3658 3658 3658 3658 3658 3658	3 3587 3603 3619 3637 3635 3643 3659 3663 3663 3663 3669 3707 3715 3723 3731 3755 3767 3775 3767 3775 3767 3779	4 3588 3596 3604 3612 3628 3636 3636 3636 3636 3644 3652 3660 3660 3768 3700 3708 3700 3708 3716 3716 3756 3756 3758 3758 3758 3758 3758 3758 3758 3758	5 3589 3613 3621 3623 3645 3645 3645 3645 36653 3645 36653 36653 36653 36693 3770 3725 3709 3717 3725 3773 3757 3761 3789 3797 3805 3797	6 3590 3598 3608 3614 3622 3630 3638 3646 3654 3662 3670 3718 3702 3710 3718 3726 3734 3742 3758 3758 3758 3758 3758 3758 3774	7 3591 3599 3607 3615 3623 3639 3647 3655 3643 3671 3671 3675 3663 3771 3709 3703 3775 3743 3759 3759 3759 3759 3759 3759 3759 375		7400 7410 7420 7430 7440 7510 7510 7510 7510 7510 7510 7550 755	U 3840 3848 3856 3864 3868 3872 3880 3912 3928 3928 3928 3928 3928 3924 3952 3954 3952 3964 3952 3964 4008 4008 4008 4024 4040 4040 4056 4056 4056	1 3841 3849 3857 3863 3873 3883 3897 3905 3913 3929 3937 3945 3953 3945 3953 3945 3953 3945 3953 3965 3995 3977 3905 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 395	2 3842 3850 3858 3866 3874 3882 3890 3898 3906 3918 3922 3930 3938 3954 3954 3954 3965 3978 3978 3978 3978 3978 3976 3978 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 3976 397	3 3843 3851 3857 3863 3899 3907 3915 3923 3939 3937 3955 3967 3955 3967 3955 3967 3955 3967 3955 3967 4003 4011 4019 4027 4035 4003 4051 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 405	4 3844 3852 3860 3868 3876 3892 3900 3908 3912 3948 3952 3948 3956 3968 3956 3968 3958 3968 3968 3968 3968 3968 3968 3968 3968 3956 3968 3968 3968 3956 3968 3956 3968 3956 3968 3956 3968 3956 3968 3956 3968 3956 3968 3956 3968 3956 3956 3956 3956 3956 3956 3957 3968 3957 3956 3957 3956 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 3958 39588 3958 3958 3958 3958 39588 3958 3958 3958 3958 3958 3	5 3845 3853 3861 3869 3897 3885 3991 3991 3993 3991 3993 3949 3957 3949 3957 3969 3997 4005 4013 4021 4029 4037 4045 4053	6 3846 3854 3854 3870 3878 3898 3978 3990 3910 3918 3926 3934 3950 3958 3958 3956 3958 3956 3958 3990 3998 4006 4014 4022 4038 4046 4054 4052 4070	7 3847 3855 3863 3871 3879 3887 3993 3993 3993 3993 3993 39951 39959 3987 39959 3987 39959 3987 39959 3987 39951 39991 39959 3987 4007 4015 4023 4031 4039		7000 to 7777 Octal)	3384 te 4095 (Decimal)
70000 7010 7030 7050 7040 7050 7160 7110 7110 7110 7110 7110 7110 711	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3640 3648 3640 3648 3640 3648 3640 3648 3640 3648 3762 3760 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37728 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37784 37846 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37845 37855 37855 37855 37855 378555 3785555 378555555 3785555555555	1 35565 3593 3601 3609 3617 3625 3633 3641 36657 36657 36657 36657 36657 36657 36657 36657 36657 36657 36657 3764 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37753 37755 37755 37755 37755 37755 37755 37755 37755 37755 37755	2 3586 3594 3602 3618 3623 3618 3625 3635 3642 3650 3658 3665 3658 3662 3659 3706 3714 3722 3730 3736 37754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3754 3755 3754 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 37555 3755 3755 3755 3755 3755 3755 3755 3755 3755 3755 3	3 3587 3603 3619 3627 3635 3643 3659 3663 3663 3663 3663 3669 3707 3715 3723 3779 3775 3775 3763 3771 3775 3763 3779 3775 3767 3779	4 3588 3596 3604 3612 3620 3628 3636 3636 3636 3636 3636 3664 3682 3664 3682 3700 3708 3716 3772 3740 37740 37740 37740 37756 37564 3772 37566 3754 3772 3788 37764 3772 3788 37966 3804 3812 3796 3820	5 3589 3597 3605 3613 3621 3623 3645 3645 3665 3665 3693 3701 3709 3717 3725 3773 3741 3749 3773 3757 3765 3773 3757 3765 3773 3765 3773 3789 3797 3805	6 3590 3598 3604 3614 3623 3630 3646 3654 3662 3670 3678 3678 3678 3678 3770 3718 3774 3734 3774 3774 3775 3774 3778 3776 3774 37790 3798 3804 3814 3822	7 3591 3599 3607 3615 3639 3647 3655 3663 3679 3687 3695 3647 3695 3647 3695 3647 3793 3703 3711 3719 3725 3743 3759 3759 3759 3759 3759 3759 3759 375		7400 7410 7430 7430 7450 7510 7510 7510 7530 7530 7530 7530 7530 7530 7550 7600 7610 7550 7620 7650 7650 7650 7650 7650 7650 7750 775	0 3840 3848 3856 3868 3872 3880 3912 3928 3928 3928 3952 3952 3952 3952 3952 3956 3952 3956 3956 3956 3956 4000 4006 4024 4032 4040 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4057 4056 4056 4057 4056 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 405	1 3841 3849 3857 3865 3873 3887 3887 3887 3887 3887 3985 3993 3929 3953 3953 3965 3993 4001 4009 4017 4025 4041 4049 4057 3055 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4073 4075 4073 4075 4073 4075 4073 4075 4073 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 407	2 3842 3850 3858 3866 3874 3890 3906 3914 3922 3930 3938 3946 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3955 3954 3955 3954 3955 3954 3955 3954 3955 3954 3955 3954 3955 3954 3955 3955 3955 3954 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 395	3 3843 3851 3857 3867 3875 3883 3897 3931 3939 3947 3955 3963 3955 3967 3955 3967 3957 3967 3971 3959 4003 3967 1059 4011 4019 4027 4043 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4051 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 4055 40555 4055 4055 4055 40555 40555 40555 405555 40555 405555	4 3844 3852 3860 3868 3876 3876 3873 3892 3900 3918 3912 3940 3940 3940 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3957 3950 3956 3957 3950 3957 3950 3957 3950 3957 3950 3956 3957 3950 3957 3950 3957 3950 3957 3950 3956 3957 3957 3950 3957 3950 3957 3950 3957 3950 3957 3950 3957 3957 3950 3956 3957 3956 3956 3957 3956 3956 3957 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 3968 396	5 3845 3863 3863 3869 3893 3901 3903 3993 3993 3993 3993 3993 39	6 3846 3854 3854 3854 3870 39878 39878 3990 39910 3993 3993 3993 3993 3994 39958 39958 3996 39998 4006 4022 4030 4034 4054 4054 4054 4070 4078	7 3847 3855 3863 3879 3887 3893 3993 3993 3993 3993 399		7000 ts 7777 Octal)	3584 te 4075 (Decimel)
70000 7010 7030 7050 7050 7050 7050 7160 7110 7120 7110 7110 7110 7110 7110 711	0 3584 3592 3600 3608 3616 3623 3640 3652 3640 3652 3664 3652 3664 3652 3764 3772 3780 3772 3780 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 377	1 33585 33593 3601 3609 3603 3641 3649 3665 3667 3669 3669 3775 3775 3729 3775 3729 3775 3729 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3775 3	2 35586 35594 3502 3610 3618 3626 3658 3654 3658 3654 3658 3656 3658 3706 3698 3706 3698 3706 3738 3706 37738 3774 37762 37762 37762 37762 37762 37763 37762 37763 37762 37763 37762 37763 37762 37763 37764 37762 37764 37762 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37764 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37766 37767	3 3587 3603 3611 3635 3643 3655 3667 3663 3667 3663 3667 3755 3663 3775 3763 3775 3775	4 3588 3596 3604 3612 3620 3628 3636 3644 3652 3668 3668 3668 3664 3664 3664 3706 3708 3716 3724 3730 3772 3748 3756 3778 3778 3778 3788 3778 3788 3778 3788 3778	5 3589 3603 3613 3621 3623 3653 3663 3663 3663 3663 3703 3703 3703 370	6 3590 3598 3606 3614 3622 3630 3638 3638 3646 3654 3662 3718 3736 3718 3774 3774 3774 3774 3774 3774 3774 377	7 3591 3599 3607 3615 3623 3639 3647 3655 3663 3663 3703 3771 3779 3755 3767 3775 3767 3775 3767 3775 3767 3775		7400 7410 7420 7430 7440 7450 7510 7550 7530 7530 7530 7540 7550 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3852 3888 3928 3928 3928 3934 3952 3964 3952 3964 3952 3964 3952 3964 4005 4004 4024 4032 4048 4055 4055 4055	1 3841 3849 3857 3865 3873 3865 3873 3989 3997 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 4057 4003 4049 4057 4057 4057 4073 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 4087 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 3995 395	2 3842 3850 3858 3854 3866 3874 3882 3890 3898 3906 3933 3946 3954 3954 3954 3954 3954 3954 3954 4010 4018 4026 4034 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 40566 4056 4056 4056 4056 4056 4056 4056 4056 4056 4056 40	3 3843 3851 3859 3867 3875 3883 3899 3907 3915 3993 3997 3995 3997 3995 3963 3979 3987 3995 3963 3979 3987 3995 3967 4019 4003 4019 4027 4051 4059 4051 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 4059 405	4 3844 3852 3860 3852 3868 3876 3884 3876 3882 3900 3908 3924 3932 3948 3956 3954 3956 3964 3972 3948 3956 4020 4020 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4028 4020 4020 3968 3974 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3980 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 39888 3988 3988 3988 3988 3988 3988 3988 3988 3988 3988 39	5 3845 3863 3863 3863 3863 3863 3893 3901 3909 3917 3995 3933 3949 3957 3965 3957 3965 3961 3989 3997 4005 4005 4005 4005 4005 4005 4005 400	6 3846 3854 3854 3854 3854 3856 3978 3989 3990 3993 3993 3995 3995 3995 3995 399	7 3847 3855 3863 3871 3879 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967 3995 3967 3995 39967 4015 4023 4031 4039 4047 4055	(	7000 te 7777 Octal)	3584 to 4095 (Decimal)

C-4

# APPENDIX D

~

f

# **OCTAL/DECIMAL FRACTION CONVERSIONS**

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
. 000	. 000000	. 100	. 125000	. 200	. 250000	. 300	. 375000
.001	. 001953	. 101	. 126953	. 201	. 251953	. 301	. 376953
.002	003906	. 102	124906	. 202	. 253906	. 302	.378306
003	005859	. 103	130859	. 203	255859	. 303	380859
004	007812	104	132812	204	257812	. 304	382812
		104	194766	205	260766	105	184765
.005	.009/65	. 105		. 203	. 235103		
.008	.011/18	. 106	. 136/17	. 200	. 201710		. 300/10
.007	,013671	. 107	. 1389 /1	. 207	. 2030/1	. 311	. 3000/1
. 010	.015625	. 110	, 140625	. 210	. 265625	.310	. 390625
.011	.017578	. 111	. 142578	.211	. 267578	. 311	. 392578
.012	.019531	.112	. 144531	. 212	. 269531	.312	. 394531
.013	.021484	. 113	. 146484	.213	. 271484	. 313	, 396484
.014	.023437	. 114	. 148437	.214	. 273437	. 314	. 398437
015	. 025390	. 115	. 150390	.215	. 275390	.315	. 400390
.016	027343	. 116	152343	.216	. 277343	. 316	. 402343
017	029296	.117	154296	.217	279296	.317	. 404296
			100000		201260	120	406750
.020	.031250	. 120	. 156250		. 201230		408203
	.033203	.121	. 138403				410166
. 022	. 035156	. 122	, 160156	.222	. 483130	. 322	. 410130
. 023	.037109	. 123	. 162109	. 223	. 287109	. 323	. 412109
. 024	,039062	. 124	. 164062	. 224	, 28906Z	. 324	.414062
. 025	.041015	. 125	. 166015	. 225	. 291015	. 325	.416015
. 026	.042968	. 126	. 167968	. 226	. 292968	. 326	.417968
. 027	.044921	. 127	. 169921	.227	. 294921	. 327	.419921
. 030	.046875	. 130	. 171875	. 230	. 296875	. 330	.421875
. 031	.048828	. 131	. 173828	. 231	. 298828	. 331	. 423828
.032	050781	. 132	. 175781	. 232	. 300781	. 332	. 426781
.033	.052734	. 133	. 177734	. 233	. 302734	. 333	. 427734
034	054687	. 134	179687	. 234	. 304687	. 334	. 429687
335	056640	. 135	181640	. 235	. 306640	.335	,431640
034	058593	136	183593	. 236	. 308593	. 336	433593
0.05	060546	117	185546	. 237	.310546	.337	435546
			187500	240	312500	340	437500
.040	.062300	. 140	100453	241	214452	341	439453
.041	.064453		109433		314433	349	441406
.042	.066406	. 142	. 191405		. 310400		443360
. 043	.068359	. 143	. 193355	. 243	, 316339	. 343	.445319
í .044	.070312	. 144	. 195312	.244	. 320312		.443316
. 043	.072265	. 145	. 197265	. 245	. 322203	. 343	. 44703
. 046	.074218	. 146	. 199218	. 246	. 324218	. 346	.449218
.047	.076171	. 147	. 201171	. 247	. 326171	. 347	.451171
. 050	.078125	. 150	. 203125	. 250	. 328125	. 350	.453125
.051	,080078	. 151	. 205078	. 251	. 330078	. 351	.455078
. 052	,082031	. 152	. 207031	. 252	. 332031	. 352	.457031
.053	.083984	. 153	. 208984	. 253	. 333984	. 353	.458984
.054	.085937	. 154	. 210937	. 254	. 335937	. 354	. 460937
.055	.087890	, 155	. 212890	. 255	. 337890	. 355	.462890
. 056	089843	. 156	.214843	. 256	. 339643	. 356	.464843
057	091796	, 157	216796	. 257	. 341796	.357	.466796
	A0997A	160	218750	940	343750	360	468750
	. 033130	. 100	320709		345703	341	470703
.061	.095703		. 420 /03	. 401	, 343 (V3 947664		472666
.062	. 097656	. 162	. 422650	.202	, 39/000		474600
. 063	.099609	. 163	. 224609	.263	. 34 90 99	. 363	. 414603
. 064	. 101562	. 164	. 226562	. 264	. 331362	.364	
. 065	, 103515	. 165	. 228515	. 265	. 353515	.365	GIGBNF.
. 066	.105468	. 166	. 230468	.266	. 355468	.366	.900468
. 067	. 107421	. 167	. 232421	. 267	. 357421	. 367	,402421
. 010	, 109375	. 170	. 234375	. 270	. 359375	. 370	.484375
.071	. 111328	. 171	.236328	. 271	. 361328	. 371	.486328
.072	113281	. 172	. 238281	. 272	. 363281	. 372	.488281
.073	. 115234	, 173	. 240234	. 273	. 365234	. 373	.490234
014	. 117107	. 174	.242187	. 274	. 367187	. 374	. 492187
.075	119140	. 175	. 244140	. 275	. 369140	. 375	.494140
074	. 121083	. 176	246093	. 276	. 371093	. 376	. 496093
077	. 123044	. 177	. 248046	. 277	. 373046	. 377	. 498046
1		1		1		ļ	
1		1		1		(	
L		8				· · · · · · · · · · · · · · · · · · ·	

# OCTAL/DECIMAL FRACTION CONVERSIONS

D-1

# APPENDIX D OCTAL/DECIMAL FRACTION CONVERSIONS

			The second se		
OCTAL	DEC.	OCTAL	DEC.	OCTAL DEC.	OCTAL DEC.
. 000000	. 000000	.000100	. 000244	.000200 .000415	.000300 .000732
000001	000003	000101	000247	000201 000492	000301 000736
000002	000007	000102	000251	000201 000495	000302 000740
000003	000013	000102	200355		000302 000743
000004	000016	.000103	.000233	.000203 .000499	.000303 .000743
000004		.000104	.000233	.000204 .000303	.000304 .000747
.000003	.000013	.000105	,000203	.000205 .000507	.000303 .000751
.000006	.000022	.000106	,000267	.000206 .000511	.000306 .000755
.000007	. 0001 28	.000107	.000270	.000207 .000514	.000307 .000759
.000010	. 000030	,000110	. 000274	.000210 .000518	.000310 .000762
.000011	.000034	.000111	.000278	.000211 .000522	.000311 .000766
.000012	.000038	.000112	.000282	.000212 .000526	.000312 .000770
.000013	.000041	.000113	.00(+286	.000213 .000530	.000313 .000774
.000014	. 000045	.000114	. 000289	.000214 .000534	.000314 .000778
.000015	.000049	.000115	. 000293	.000215 .000537	.000315 .000782
.000016	.000053	.000116	.000297	.000216 .000541	.000316 .000785
.000017	. 000057	.000117	.000301	.000217 .000545	.000317 .000789
000020	000041	000120	00//305	000220 000549	000320 000/83
.000020		.000120		000220 .000543	.000320 .000793
		.000121		000221 .000555	.000322 .000737
.000022		.000122	.000312	.000222 .003338	.000322 .000801
.000023	.000072	.000123		.000223 .000560	.000323 .000805
.000024	.000076	.000124	.000320	.000224 .000564	.000324 .000808
.000025	. 000080	.000125	.000324	.000225 .000568	.000325 .000812
.000026	.000083	.000126	.000328	.000226 .000572	.000326 .000816
.000027	.000087	.000127	.000331	.000227 .000576	.000327 .000820
.000030	.000091	.000130	.000335	.000230 .000579	.000330 .000823
.000031	.000095	.000131	.00(-339	.000231 .000583	.000331 .000827
.000032	.000099	. 000132	.000343	,000232 ,000587	.000332 .000831
. 000033	.000102	.000133	.000347	.000233 .000591	.000333 .000835
.000034	.000106	.000134	.00(350	.000234 .000595	.000334 .000839
.000035	.000110	.000135	.000354	.000235 .000598	.000335 .000843
.000036	,000114	.000136	.000358	.000236 .000602	.000336 .000846
. 000037	.000118	.000137	.00(362	.000237 .000606	.000337 .000850
. 000040	.000122	.000140	.00(366	.000240 .000610	.000340 .000854
.000041	.000125	.000141	.00(-370	.000241 .000614	.000341 .000858
.000042	.000129	.000142	.00(373	.000242 .000617	.000342 .000862
. 000043	.000133	.000143	.000377	.000243 .000621	.000343 .000865
. 000044	.000137	.000144	00(381	.000244 .000625	.000344 .000869
.000045	.000141	.000145	.000385	.000245 .000629	.000345 .000873
.000046	.000144	.000146	.00(389	.000246 .000633	.000346 .000877
.000047	.000148	.000147	00(392	.000247 .000637	.000347 .000881
000050	000157	000150	00/396	000250 000640	000350 000885
000053	000156	000151	000400	000251 000544	000351 000888
	000160	000162	000404	000252 000648	000352 000892
000052	000164	000152	000408	000253 000652	000353 000894
	000167	000100	000411	000254 000656	000354 000900
		000154	00/418	000255 000659	000355 000904
			00/410	000255 .000035	000355 000904
.000056		.000138		000258 .00083	000357 000911
.000057	,0001/8	.000157		.000237 .000007	
.000060	.000183	.000160	.000427	.000260 .000671	.000360 .000915
.000051	.000186	.000161	.000431	.000261 .000675	.000361 .000919
.000062	.000190	.000162	.000434	.000262 .000679	.000362 .000923
.000063	000194	.000163	.00(438	.000263 .000682	.000363 .000926
.000064	.000198	.000164	, 000 442	,000264 .000686	.000364 .000930
.000065	. 000202	.000165	.000446	,000265 .000690	.000365 .000934
.000066	,000205	.000166	.00(450	.000266 .000694	.000366 .000938
.000067	.000209	.000167	.00(453	.000267 .000698	.000367 .000942
.000070	.000213	.000170	. 00( 457	.000270 .000701	.000370 .000946
.000071	.000217	.000171	.00(461	.000271 .000705	.000371 .000949
. 000072	. 000221	.000172	00(465	.000272 .000709	.000372 .000953
.000073	. 000225	.000173	. 00( 469	.000273 .000713	.000373 .000957
. 000074	.000228	.000174	. 00( 473	.000274 .000717	.000374 .000961
. 000075	. 000232	.000175	.00(476	.000275 .000720	.000375 .000965
. 000076	. 000236	.000176	. 000 480	.000276 .000724	.000376 .000968
.000077	. 000240	.000177	. 000 484	.000277 .000728	.000377 .000972
1		1			1
1		ł		1	I

# APPENDIX D OCTAL/DECIMAL FRACTION CONVERSIONS

OCTAL	DEC.	OCTAL	DEC.	OUTAL	DEC.	O'TAL	DFC.
.000400	. 000976	.000500	.001220	. 000600	001464	000700	
.000401	.000980	.000501	001224	000601	.001468	000701	001712
.000402	.000384	.000502	.001229	000602	.001472	000702	001716
. 000403	.000988	. 000503	.001232	000603	001476	. 000703	001720
.000404	. 000991	,000504	.001235	, 000604	.001480	001704	.001724
. 000405	. 000995	.000505	.001239	. 000605	.0014A3	.000705	.001729
,000406	. 000999	,000506	.001243	. 000606	.001467	.000706	.001731
.000407	.001003	.000507	.001247	. 000607	.001411	.000707	. 901735
. 000410	.001007	. 000510	.001251	. 000610	.001495	. 000710	.001730
.000411	.001010	.000511	.001255	.000611	.001499	. 000711	. 091743
.000412	.001014	. 000512	. 001259	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001246	,000614	,001510	.000714	.001751
.000415	.001025	.000515	.001270	.000615	.001514	.009715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	. 000716	.001762
.000417	,001033	.000517	.001277	.010617	.001522	.000717	.001766
,000420	.001037	,000520	.001281	. 000620	,001525	.000720	. 001770
. 000421	.001041	.000321	.001285	,000621	. 001527	.000721	. 001773
.000422	. 001045	.000522	.001289	. 000622	.001533	. 000722	. 001777
. 000423	.001049	. 000523	.001293	. 000623	, 001537	. 000723	.001781
.000424	.001052	. 000524	.001296	.000624	.001541	. 000724	.001785
.000425	.001056	. 000525	. 001300	. 000625	.001544	.000725	.001789
, 000426	.001060	.000526	.001304	. 000626	.00154R	.000726	. 001792
.000427	.001064	.006527	.001308	.000627	.001552	. 000727	.061796
,000430	.001068	.000530	.001312	, 000630	.001556	. 000730	.001800
.000431	.001071	.000531	.001316	. 000631	. 001560	. 000731	.001604
,000432	.001075	. 000532	. 001319	.000632	,001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001911
.000434	.001083	.000534	.001327	. 000/.34	.001571	.000734	.001415
.000435	.001097	,000535	.001331	.000635	,001575	.000735	. 001414
.000436	. 001091	,000536	.001335	.000636	.001579	.000736	.001523
.000437	.001094	,000537	,001339	. 000537	,0015-3	,000737	1001-27
.000440	,001098	.000540	.001342	. 000640	.001386	. 00/1740	.001531
.000441	.001102	.000541	.001346	.000641	,001590	,000741	001-34
.000442	.001106	.000542	.001359	.000542	001534	.000742	
000443	.001110	.000543	001354	0000,43	.001098	. 00074.1	.001912
000445	001117	000545	001361	000645	001605	000745	001640
000446	001121	000546	001365	000646	001605	000746	001853
000447	001125	000547	001369	500647	001613	000747	001857
000450	001129	000550	001373	000510	001617	000756	001661
000451	001132	000551	001377	000651	001621	000751	001865
000452	. 001136	.000552	001380	000652	001625	000752	001663
.000453	.001140	,000553	.001384	000653	001625	.000753	001973
.000454	.001144	.000554	.001388	,000654	.001632	.000754	001876
.000455	.001148	.000555	.001392	.000655	001636	.000755	001880
.000456	.001152	.000556	.001396	.000656	.001640	. 000756	.001584
.000457	.001155	.000557	.001399	. 000657	. 001644	. 000757	.001868
.000460	.001159	.000560	.001403	, 000660	.001647	. 000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	. 000761	.001695
.000462	.001167	.000562	,001411	.000662	.001655	.000762	.001639
.000463	.001171	. 000563	.001415	. 000663	.001659	.000763	.001903
.000464	,001174	.000564	.001419	. 000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	,001426	.000666	.001670	. 000766	.001914
.000467	.001186	,000567	.001430	,000667	.001674	.000767	,001018
.000470	.001190	,000570	.001434	. 000670	.001678	. 000770	, 001922
.000471	,001194	.000571	.001438	.000671	,001682	.000771	.001926
.000472	.001197	.000572	.001441	. 000672	.001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	,001209	.000575	,001453	.000675	.001697	.000775	.001941
.000476	,001213	.000576	.001457	.000676	.001701	.000776	.001945
	. 401216	.000577		.000677	.001105	1 .000/11	.001343
]		1					
·		4		1		L	

# APPENDIX E

# ALPHABETIC INDEX OF 620/L INSTRUCTIONS

.1

# 620/L INSTRUCTIONS

.

ı •

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
ADD	120000	Add to A register	1	2	Yes
ADDE	00612z	Add to A register extended	2	3	Yes
ADDI	006120	Add to A register immediate	2	2	No
ANA	150000	AND to A register	1	2	Yes
ANAE	00615z	AND to A register extended	2	3	Yes
ANAI	006150	AND to A register immediate	2	2	Νο
AOFA	005511	Add OF to A register	1	1	Νο
AOFB	005522	Add OF to B register	1	1	Νο
AOFX	005544	Add OF to X register	1	1	Νο
ASLA	00420x + n	Arithmetic shift left A n places	1	1 + 0.25n	Νο
ASLB	00400x <b>⊹</b> n	Arithmetic shift left B n places	1	1 + 0.25n	No
ASRA	00430x + n	Arithmetic shift right A n places	1	1 + 0.25n	No

×,

.

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
ASRB	00410x + n	Arithmetic shift right B n places	1	1 + 0.25n	No
CIA	1025xx	Clear and input to A register	1	2	No
CIAB	1027xx	Clear and input to A and E reg- ister	1	2	No
CIB	1026xx	Clear and input to B register	1	2	No
СРА	005211	Complement A register	1	1	No
СРВ	005222	Complement B register	1	1	No
СРХ	005244	Complement X register	1	1	No
DAR	005311	Decrement A register	1	1	No
DBR	005322	Decrement B register	1	1	No

x = 0 through 7; z = 4 through 7

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
DIV	170000	Divide AB register 16-bit	1	10 14	Yes
DIVE	00617z	Divide AB register 16 Bit	2	11 15	Yes
DIVI	006170	Divide AB register immediate 16-Bit	2	10-14	No
DXR	005344	Decrement X regis- ter	1	1	No
ERA	130000	Exclusive OR to A register	1	2	Yes
ERAE	00613z	Exclusive OR to A register extended	2	3	Yes
ERAI	006130	Exclusive OR to A register immediate	2	2	No
EXC	100xxx	External control function	1	1	No
HLT	000000	Halt	1	1	No
IAR	005111	Increment A regis- ter	1	1	No
IBR	005122	Increment B regis- ter	1	1	No
IME	1020xx	Input to memory	2	3	No

E 3

•

Menmonic	Octal	Description	WDS/ Inst	Гіте Cycles	Indirect Address
INA	1021xx	Input to A register	1	2	No
INAB	1023xx	Input to A and B registers	1	2	No
INB	1022xx	Input to E register	1	2	No
INR	040000	Increment and replace	1	3	Yes
INRE	00604z	Increment and replace extended	2	4	Yes
INRI	006040	Increment and replace immediate	2	3	No
IXR	005144	Increment X regis- ter	1	1	No
JAN	001004	Jump if A register negative	2	2	Yes
JANM	002004	Jump and mark if A register nega- tive	2	2.3	Yes

x = 0 through 7; = 4 through 7

.

,

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
JAP	001002	Jump if A register positive or zero	2	2	Yes
JAPM	002002	Jump and mark if A register positive	2	2.3	Yes
JAZ	001010	Jump if A register zero	2	2	Yes
JAZM	002010	Jump and mark if A register zero	2	2.3	Yes
JBZ	001020	Jump if B register Zero	2	2	Yes
JBZM	002020	Jump and mark if B register zero	2	2-3	Yes
JMP	001000	Jump uncondition- ally	2	2	Yes
ЈМРМ	002000	Jump and mark unconditionally	2	3	Yes
JOF	001001	Jump if ov <del>e</del> rflow on	2	2	Yes
JOFM	002001	Jump and mark if overflow on	2	2-3	Yes
JS1M	002100	Jump and mark if SENSE switch 1 on	2	2.3	Yes

E-5

1.

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
JS2M	002200	Jump and mark if SENSE switch 2 on	2	23	Yes
JS3M	002400	Jump and mark if SENSE switch 3 on	. 2.	2-3	Yes
JSS1	001100	Jump if SENSE switch 1 on	2	2	Yes
JSS2	001200	Jump if SENSE switch 2 on	2	2	Yes
JSS3	001400	Jump if SENSE switch 3 on	2	2	Yes
JXZ	001040	Jump if X register zero	2	2	Yes
JXZM	002040	Jump and mark if X register zero	2	2-3	Yes
LASL	00440x + n	Long arithmetic shift left n places	1	1 + 0.50n	No
LASR	00450x + n	Long arithmetic shift right n places	1	1 + 0.50n	No

x = 0 through 7; z = 4 through 7

Mnemonic	Octal	Description	WDS∕ Inst	Time Cycles	Indirect Address
LDA	010000	Load A register	1	2	Yes
LDAE	00601z	Load A register extended	2	3	Yes
LDAI	006010	Load A register immediate	2	2	No
LDB	020000	Load B register	1	2	Yes
LDBE	00602z	Load B register extended	2	3	Yes
LDBI	006020	Load B register immediate	2	2	No
LDX	030000	Load X register	1	2	Yes
LDXE	00603z	Load X register extended	2	3	Yes
LDXI	006030	Load X register immediate	2	2	No
LLRL	00444x + n	Long logical rotate left n places	1	1 + 0.50n	No
LLSR	00454x + n	Long logical shift right n places	1	1 + 0.50n	No
LRLA	00424x + n	Logical rotate left A n places	1	1 + 0.25n	No

,

.

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
LRLB	00404x + n	Logical rotate left B n places	1	1 + 0.25n	No
LSRA	00434x + n	Logical shift right A n places	. 1	1 + 0.25n	, No
LSRB	00414x + n	Logical shift right B n places	1	1 + 0.25n	No
MUL	160000	Multiply B register 16-Bit	1	10	Yes
MULE	00616z	Multiply B register extended 16-Bit	2	11	Yes
MULI	006160	Multiply B register immediate 16-Bit	2	10	No
NOP	005000	No operation	1	1	No
OAB	1033xx	Output from A and B registers	1	2	No
OAR	1031xx	Output from A register	1	2	No
OBR	1032xx	Output from B register	1	2	No

x = 0 through 7; z = 4 through 7

.

Mnemonic	Octal	Description	WDS/ Inst	Time I Cycles /	ndirect Address
ΟΜΕ	1030xx	Output from memory	2	3	No
ORA	110000	Inclusive OR to A register	1	2	Yes
ORAE	00611z	Inclusive-OR to A register extended	2	3	Yes
ORAI	006110	Inclusive-OR to A register immediate	2	2	No
ROF	007400	Reset overflow	1	1	No
SEN	101×××	Sense.input/output lines	2	2	Yes
SOF	007401	Set overflow	1	1	No
SOFA	005711	Subtract OFLO from A register	1	1	No
SOFB	005722	Subtract OFLO from B register	1	1	No
SOFX	005744	Subtract OFLO from X register	1	1	No
STA	050000	Store A register	1	2	Yes
STAE	00605z	Store A register extended	2	3	Yes

~

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
STAI	006050	Store A register immediate	2	2	No
STB	<b>06</b> 0000	Store B register	1	2	Yes
STBE	00606z	Store B register extended	2	3	Yes
STBI	006060	Store B register immediate	2	2	No
STX	070000	Store X register	1	2	Yes
STXE	00607z	Store X register extended	2	3	Yes
STXI	006070	Store X register	2	2	No
SUB	140000	Subtract from A register	1	2	Yes
SUBE	00614z	Subtract from A register extended	2	3	Yes

x = 0 through 7; z = 4 through 7

Mnemonic	Octal	Description	WDS∕ Inst	Time Cycles	Indirect Address
SUBI	006140	Subtract from A register immediate	2	2	No
ТАВ	005012	Transfer A to B register	1	1	No
ТАХ	005014	Transfer A to X register	1	1	No
ТВА	005021	Transfer B to A register	1	1	No
твх	005024	Transfer B to X register	1	1	No
ТХА	005041	Transfer X to A register	1	1	No
тхв	005042	Transfer X to B register	1	1	No
TZA	005001	Transfer zero to A register	1	1	No
TZB	005002	Transfer zero to B register	1	1	No
тzх	005004	Transfer zero to X register	1	1	No
XAN	003004	Execute if A reg- ister negative	2	2	Yes
ХАР	003002	Execute if A reg- ister positive	2	2	Yes

.

Mnemonic	Octal	Description	WDS/ Inst	Time Cycles	Indirect Address
XAZ	003010	Execute if A reg- ister zero	2	2•	Yes
XBZ	003020	Execute if B reg- ister zero	2	2	Yes
XEC	003000	Execute uncon- ditionally	2	2	Yes
XOF	003001	Execute if over- flow set	2	2	Yes
XS1	003100	Execute if SENSE switch 1 set	2	2	Yes
XS2	003200	Execute if SENSE switch 2 set	2	2	Yes
XS3	003400	Execute if SENSE switch 3 set	2	2	Yes
xxz	003040	Execute if X reg- ister zero	2	2	Yes

# APPENDIX F

.

# TYPE INDEX OF 620/L INSTRUCTIONS

,

Mnemonic	Instruction	
	Instruction	liming (cycles)
uction Group		
LDA	Load A register	2
LDB	Load B register	2
LDX	Load X register	2
STA	Store A register	2
STB	Store B register	2
STX	Store X register	2
ction Group		
INR	Increment and replace	3
ADD	Add memory to A register	2
SUB	Subtract memory from A register	2
MUL	Multiplication	10
DIV	Division	10-14
on Group		
ORA	Inclusive OR memory and A register	2
ERA	Exclusive OR memory and A register	2
ANA	AND memory and A register	2
	LDA LDB LDX STA STB STX ction Group INR ADD SUB MUL DIV on Group ORA ERA ANA	LDALoad A registerLDBLoad B registerLDXLoad X registerSTAStore A registerSTBStore B registerSTXStore X registerSTXStore X registerSUBSubtract memory to A registerSUBSubtract memory from A registerMULMultiplication DIVDIVDivisionORAInclusive-OR memory and A registerERAExclusive-OR memory and A registerANAAND memory and A register

# Table F-1. Single-Word Addressing Instructions

.

.

# Table F-1. Single-Word Addressing Instructions (continued)

# Addressing Modes

M Field		eld	Addressing					
11	10	9	Mode	Operation				
0	x	x	Direct	Combine bits 9 and 10 with A field (0-8) to form the effective address (000000-002047)				
1	0	0	Relative	Add the A field to the contents of the P register to form the effective address				
1	0	1	Indexed (X register)	Add the A field to the contents of the X register to form the effective address				
1	1	0	Indexed (B register)	Add the A field to the contents of the B register to form the effective address				
1	1	1	Indirect	The A field specifies the location of an address word				

# Table F-2. Single-Word Nonaddressing Instructions

0	p Code	м	А	•	Timing
Code	Mnemonic	Field	Field	Instruction	(cycles)
00	HLT	0	xxx	Halt	1
00	NOP	5	000	No operation	1
00	ROF	7	400	Reset overflow	1
00	SOF	7	401	Set overflow	1

# Table F-3. Shift Group Instructions

## Format

				A Field E	Bits	
Op Code	M Field	8	7	6	5	4.0
00	4	0 = A or B	0 = B	0 = left	0 arithmetic	
					shift	Shift Count
		1 = A	1 = A	1 =	1 =	(0-031)
		and B		right	logical rotation	

		Shift Instruction Codes	
Mnemonic	A Field	Description	Timing (cycles)
ASLB	0000	Arithmetic left shift B	1 + 0.25 nsec
LRLB	0001	Logical left rotate B	1 + 0.25 nsec
ASRB	0010	Arithmetic left shift B	1 + 0.25 nsec
LSRB	0011	Logical right shift B	1 + 0.25 nsec
ASLA	0100	Arithmetic left shift A	1 + 0.25 nsec
LRLA	0101	Logical left rotate A	1 + 0.25 nsec
ASRA	0110	Arithmetic right shift A	1 + 0.25 nsec
LSRA	0111	Logical right shift A	1 + 0.25 nsec
LASL	1000	Long arithmetic left shift A	
		and B	1 + 0.50 nsec
LLRL [′]	1001	Long logical left rotate A	1 + 0.50 nsec
		and B	1 + 0.50 nsec
LLSR	1011	Long logical right shift A	1 + 0.50 nsec
		and B	1 + 0.50 nsec
	1100	Invalid	
	1101	Invalid	
	1110	Invalid	
	1111	Invalid	

1

#### Table F-4. Register Change Group Instructions

### Format

				A Fiel	d Bits					
		:	Sou	rce			Des	tinatio	า	
M Field	8	7	6	5	4	3	2	1	0	Туре
05	See note 2	0 0 1 1	0 1 0 1	Х	В	A	X	В	Α.	Unchanged Increment Complement Decrement

#### NOTES

1. Multiple source transfer results in an inclusive OR; multiple source transfer complemented results in a complemented inclusive-OR.

2. Bit 8 = conditional indicator. If bit 8 is zero, the instruction is unconditionally executed. If bit 8 is one, the instruction is executed only if the overflow indicator is on.

#### **Register Change Instruction Codes**

Mnemonic	A Field	Description	Timing (cycles)
TZA	0001	Transfer zeros to A register	1
TZB	0002	Transfer zeros to B register	1
TZX	0004	Transfer zeros to X register	1
TAB	0012	Transfer A register to B register	1
ΤΑΧ	0014	Transfer A register to X register	1
ТВА	0021	Transfer B register to A register	1

Mnemonic	A field	Description	Timing (cycles)
твх	0024	Transfer B register to X register	1
TXA	0041	Transfer X register to A register	1
ТХВ	0042	Transfer X register to B register	1
IAR	0111	Increment A register	1
IBR	0122	Increment B register	1
IXR	0144	Increment X register	1
CPA	0211	Complement A register	1
CPB	0222	Complement B register	1
СРХ	0244	Complement X register	1
DAR	0311	Decrement A register	1
DBR	0322	Decrement B register	1
DXR	0344	Decrement X register	1
AOFA	0511	Add overflow to A register	1
AOFB	0522	Add overflow to B register	1
AOFX	0544	Add overflow to X register	1
SOFA	0711	Subtract overflow from A register	1
SOFB	0722	Subtract overflow from B register	. 1
SOFX	0744	Subtract overflow from X register	1

# Table F-4. Register Change Group Instructions (continued)

ı.

## Table F-5. Jump Group Instructions

### Format

Ор	M				A Fie	eld				
Code	Field	8	7	6	5	4	3	2	1	0
00	1	SS3	SS2	SS1	X	B =	A =	A<	A≥	OF =
		on	on	on	0	0	0	0	0	1

Note that the jump condition is the logical AND of all A field bits.

## Jump Instruction Codes

Mnemonic	A Field	Description	Timing (cycles)
JMP	0000	Jump unconditionally	2
JOF	0001	Jump if overflow is set	2
JAP	0002	Jump if A register is	2
ļ		positive or zero	
JAN	0004	Jump if A register is negative	2
JAZ	0010	Jump is A register is zero	2
JBZ	0020	Jump if 3 register is zero	2
JXZ	0040	Jump if X register is zero	2
JSS1	0100	Jump if SENSE switch 1 is set	2
JSS2	0200	Jump if SENSE switch 2 is set	2
JSS3	0400	Jump if SENSE switch 3 is set	2

# Table F-6. Jump-and-Mark Group Instructions

### Format

Ор	м				A Fie	eld Bits	6			
Code	Field	8	7	6	5	4	3	2	1	0
00	01	SS3	SS2	SS1	Χ =	B =	A =	A<	A≥	OF =
		on	on	on	0	0	0	0	0	1

## Jump-and-Mark Group Instructions

Mnemonic	A Field	Description	Timing (cycles)
JMPM	0000	Jump and mark unconditionally	3
JOFM	0001	Jump and mark if overflow is	
		set	2*
JAPM	0002	Jump and mark if A register	
		is positive	2*

* If jump condition is met, 3 cycles.

,

•

.

Mnemonic	A Field	Description	Timing (cycles)		
JANM	0004	Jump and mark if A register is negative	2*		
JAZM	0010	Jump and mark if A register is zero	2*		
JBZM	0020	Jump and mark if B register is zero	2*		
JXZM	0040	Jump and mark if X register is zero	2*		
JS1M	0100	Jump and mark if SENSE switch 1 is on	2 :		
JS2M	0200	Jump and mark if SENSE switch 2 is on	2*		
JS3M	0400	Jump and mark if SENSE switch 3 is on	2		

# Table F-6. Jump-and-Mark Group Instructions (continued)

If jump condition is met, 3 cycles.

5

# Table F-7. Execution Group Instructions

# Format

.

Ор	М	A Field Bits								
Code	Field	8	7	6	5	4	3	2	1	0
00	03	SS3	SS2	SS1	X =	B =	A =	A<	A>	0F =
		on	on	on	0	0	0	0	0	1

* Note that the execution condition is the logical-AND of all A field bits. The executed instruction must be one word.

#### Execution Instructions

Mnemonic	A Field	Description	Timing (cycles)	
XEC	0000	Execute unconditionally		
XOF	0001	Execute if overflow is set	2	
ХАР	0002	Execute if A register is	2	
		positive		
XAN	0004	Execute if A register is	2	
		negative		
XAZ	0010	Execute if A register is zero	2	
XBZ	0020	Execute if B register is zero	2	
XXZ	0040	Execute if X register is zero	2	
XS1	0100	Execute if SENSE switch 1 is	2	
		set		
XS2	0200	Execute if SENSE switch 2 is	2	
		set		
XS3	0400	Execute if SENSE switch 3 is	2	
		set		
,				

,
### APPENDIX F TYPE INDEX OF 620/L INSTRUCTIONS

MULI

DIVI

06

06

0160

0170

Mnemonic	M Field	A Field	Description	Timing (cycles)
LDAI	06	0010	Load A register immediate	2
LDBI	06	0020	Load B register immediate	2
LDXI	06	0030	Load X register immediate	2
INRI	06	0040	Increment and replace	3
	i		immediate	
STAI	06	0050	Store A immediate	2
STBI	06	0060	Store B immediate	2
STXI	06	0070	Store X immediate	2
ORAL	06	0110	Inclusive-OR immediate	2
ADDI	06	0120	Add immediate	2
ERAL	06	0130	Exclusive OR immediate	2
SUBI	06	0140	Subtract immediate	2
				Timing
Minemonic	M Field	A Field	Description	(cycles)
ANAI	06	0150	AND immediate	2

Multiply immediate

Divide immediate

10

10-14

### Table F-8. Immediate Group Instructions

F-10

### APPENDIX F TYPE INDEX OF 620/L INSTRUCTIONS

Mnemonic	M Field	A Field	Description	Timing (cycles)
Op Code =	010			
EXC	00	xzz *	External control	1
SEN	01	xzz	Program sense	2
IME	02	Ozz	Input to memory	3
INA	02	01zz	Input to the A register	2
INB	02	02zz	Input to the B register	2
INAB	02	03zz	ORed input to ORed A and B registers	2
CIA	02	05 <b>zz</b>	Clear and input to the A register	2
CIB	02	06zz	Clear and input to the B register	2
CIAB	02	07 <b>zz</b>	Clear and input to the A and B registers	2
OME	03	00zz	Output from memory	3
OAR	03	01zz	Output from the A register	2
OBR	03	02zz	Output from the B register	2
OAB	03	03zz	Output inclusive OR of A and B registers	2

### Table F-9. Input/Output Group Instructions

.

.

* x = mode or logical unit number; z = device address

.

F-11

### APPENDIX F TYPE INDEX OF 620/L INSTRUCTIONS

Mnemonic	M Field	A Field	Description	l iming (cycles)
LDAE	06	001x	Load A register extended	3
LDBE	06	002x	Load B register extended	3
LDXE	06	003x	Load X register extended	3
STAE	06	005x	Store A register extended	3
STBE	06	006x	Store B register extended	3
STXE	06	007x	Store X register extended	3
INRE	06	004x	Increment and replace extended	3
ADDE	06	012x	Add memory to the A register extended	3
SUBE	06	014x	Subtract memory from the A register extended	3
MULE	06	016x	Multiply extended	11
DIVE	06	017x	Divide extended	11-15
ORAE	06	011x	Inclusive OR extended	3
ERAE	06	013x	Exclusive-OR extended	3
ANAE	06	015x	AND extended	3

### Table F-10. Optional Extended Addressing Instructions

# APPENDIX G

# 620 RESERVED INSTRUCTIONS

.

#### Octal Code Mnemonic **Functional Description** Α. **External Control** EXC 0101 100101 Connect write register to BIC EXC 0201 100201 Connect read register to BIC EXC 0401 100401 Initialize Transfer OAR 01 103101 Transfer A register to write register **OBR 01** 103201 Transfer B register to write register **OME 01** 103001 Transfer memory to write register INA 01 102101 Transfer read register to A register INB 01 Transfer read register to B register 102201 Transfer read register to memory IME 01 102001 CIA 01 102501 Transfer read register to cleared A register CIB 01 102601 Transfer read register to cleared B register

#### С. Sense

Β.

SEN 0101	101101	Write register ready
SEN 0201	101201	Read register ready

#### D. **Teletype Command Codes**

Function	Symbol	Code	Typed As
Print Enable	SOM	201	Control and A
Print Suppress	EOT	204	Control and D
Reader On	XON	221	Control and Q
Punch On	TAPE	222	Control and R
Reader Off	XOFF	223	Control and S
Punch Off	TAPE OFF	224	Control and T

### Table G-1. 620/L-06 Teletype Controller Instructions

### Table G-1. 620/L-06 Teletype Controller Instructions (continued)

Teletype models are:

.

	7		
620-60B	(33	ASR 1	ΓM)
620-61B	(35	ASR 1	ΓM)
620-62B	(35	KSR 1	ΓM)

Note: External control instructions are for use only with the BIC.

Table G-2. 620/L-10 Multiply/Divide and Extended Addressing Instructions

Mnemonic	Code	Description	(cycles)
A. Divide (	one-word instructio	n)	
DIV	0170000	Divide A and B registers	10-14
B. Multiply	(one-word instruct	ion)	
MUL	0160000	Multiply B register	10
C. Extende	d Addressing (two-	word instruction)	
LDAE	000601x	Load A register extended	3
LDBE	000602x	Load B register extended	3
LDXE	000603x	Load X register extended	3
STAE	000605x	Store A register extended	3
STBE	000606x	Store B register extended	3
STXE	000607x	Store X register extended	3
INRE	000604x	Increment and replace extended	4
ADDE	000612x	Add memory to A register extended	3
SUBE	000614x	Subtract memory from A register extended	3

### Table G-2. 620/L-10 Multiply/Divide and Extended Addressing (continued)

Code	Description	Timing ( <b>cycles</b> )
000616x	Multiply B register extended	11
000617x	Divide A and B registers extended	11-15
000611x	Inclusive-OR extended	3
000613x	Exclusive-OR extended	3
000615x	AND extended	3
	Code 000616x 000617x 000611x 000613x 000615x	CodeDescription000616xMultiply B register extended000617xDivide A and B registers extended000611xInclusive OR extended000613xExclusive OR extended000615xAND extended

### Table G-3. 620/L-13 Real-Time Clock Instructions

Mnemonic	Code	Functional Description
EXC 0147	0100147	Enable RTC (enables both increment and overflow interrupts)
EXC 0447	0100447	Disable RTC/initialize (disables both in- crement and overflow interrupts and resets the interrupt register and divide by eight counter)
EXC 0247	0100247	Disable overflow (inhibits overflow inter- rupt requests)
EXC 0347	0100347	Enable increment/disable overflow (enables increment interrupts and inhibits overflow interrupts)

	Mnemonic	Code	Functional Description
<b>A</b> .	External Control		
	EXC 014X*	10014X*	Clear interrupt registers
	EXC 024X	10024X	Enable PIM
	EXC 034X	10034X	Clear interrupt registers and enable PIM
	EXC 044X	10044X	Disable PIM
	EXC 054X	10054X	Clear interrupt registers and disable PIM
В.	Transfer		
	OME 04X	10304X	Transfer memory to mask register
	OAR 04X	10314X	Transfer A register contents to mask
	-		register
	OBR 04X	10324X	Transfer B register contents to mask register

X represents the last character of device address. Its value ranges from 0 through 4 or
 and is determined by jumper connections on the PIM backplane.

# Table G-4. 620/L-16 Friority Interrupt Module Instructions

## Table G-5. 620-20 Buffer Interlace Controller Instructions

	Mnemonic	Code	Functional Description
Α.	External Control	DI	
	EXC 020	100020	Active enable
	EXC 021	100021	Initialize
В.	Transfer		
	OAR 020	103120	Load initial register from A
	OBR 020	103220	Load initial register from B
۰.	OME 020	103020	Load initial register from memory
	OAR 021	103121	Load final register from A
	OBR 021	103221	Load final register from B
	OME 021	103021	Load final register from memory
	INA 020	102120	Read initial register into A
	INB 020	102220	Read initial register into B
	IME 020	102020	Read initial register into memory
	CIA 020	102520	Read initial register into cleared A
	CIB 020	102620	Read initial register into cleared B
С.	Sense		
	SEN 020	101020	Sense BIC not busy
	SEN 021	101021	Sense abnormal device stop

		•	
	Mnemonic	Code	Functional Description
Α.	External Cont	rol	
	EXC 0230	100230	Read one card
<b>B</b> .	Transfer		
	IME 030	102030	Transfer character to memory
	INA 030	102130	Transfer character to A register
	INB 030	102230	Transfer character to B register
	CIA 030	102530	Transfer character to A register, cleared
	CIB 030	102630	Transfer character to B register, cleared
C.	Sense		
	SEN 0120	101120	Sanaa abaraatar raadu
	SEN 0130	101130	
	SEN 0230	101230	Sense reader error
	SEN 0330	101330	Sense hopper empty
	SEN 0630	101630	Sense reader ready

Table G-6. 620-22, -25 Card Reader Controller Instructions

	Table G-7. 620-30 Nine-Track		. Magnetic Tape Controller Instructions	
	Mnemonic	Code	Functional Description	
Α.	External Control			
	EXC 010	100010	Read one record	
	EXC 0210	100210	Write one record	
	EXC 0410	100410	Write file mark	
	EXC 0510	100510	Forward one record	
	EXC 0610	100610	Backspace one record	
	EXC 0710	100710	Rewind	
В.	Transfer			
	OME 010	103010	Output memory to magnetic tape buffer	
	OAR 0110	103110	Output A register to magnetic tape buffer	
	OBR 0210	103210	Output B register to magnetic tape buffer	
	IME_010	102010	Input magnetic tape buffer to memory	
	INA 0110	102110	Input magnetic tape buffer to A register	
	INB 0210	102210	Input magnetic tape buffer to B register	
	CIA 0510	102510	Input magnetic tape buffer to A register, cleared	
	CIB 0610	102610	Input magnetic tape buffer to B register, cleared	
С.	Sense			
	SEN 010	101010	Sense tape error	
	SEN 0110	101110	Sense buffer ready	
	SEN 0210	101210	Sense tape unit ready	
	SEN 0310	101310	Sense file mark	
	SEN 0410	101410	Sense odd length record	
	SEN 0510	101510	Sense end of tape	
	SEN 0610	101610	Sense beginning of tape	
	SEN 0710	101710	Sense rewinding	

#### ntrallar In - **A**. ... .. ~ **A1**:

1

D.

Α.

Table G-7. 620-30 Nine-Track Magnetic Tape Controller (continued)

Mnemonic	Code	Functional Description	n
Transport Select			
_			

.

ber 2
ber 3
ber 4

### Table G-8. 620-31 Seven-Track Magnetic Tape Controller Instructions

Mnemonic	Code	Functional Description	on
External Control			
EXC 010	100010	Read one record binary	
EXC 0110	100110	Read one record BCD	
EXC 0210	100210	Write one record binary	
EXC 0310	100310	Write one record BCD	
EXC 0410	100410	Write file mark	
EXC 0510	100510	Forward one record	
EXC 0610	100610	Backspace one record	
EXC 0710	100710	Rewind	

## Table G-8. 620-31 Seven-Track Magnetic Tape Controller (continued)

Code

**Functional Description** 

B.

.

Mnemonic

Transfer		
OME 010	103010	Output memory to magnetic tape buffer
OAR 0110	103110	Output A register to magnetic tape buffer
OBR 0210	103210	Output B register to magnetic tape buffer
IME 010	102010	Input magnetic tape buffer to memory
INA 0110	102110	Input magnetic tape buffer to A register
INB 0210	102210	Input magnetic tape buffer to B register
CIA 0510	102510	Input magnetic tape buffer to A register. cleared
CIB 0610	102610	Input magnetic tape buffer to B register, cleared

### C. Sense

SEN	010	101010	Sense tape error
SEN	0110	101110	Sense buffer ready
SEN	0210	101210	Sense tape unit ready
SEN	0310	101310	Sense file mark
SEN	0410	101410	Sense odd-length record/sense high density
SEN	0510	101510	Sense end of tape
SEN	0610	101610	Sense beginning of tape
SEN	0710	101710	Sense rewinding

### D. Transport Select

٠

EXC2	0110	104110	Select	tape	drive	number	1
EXC2	0210	104210	Select	tape	drive	number	2
EXC2	0310	104310	Select	tape	drive	number	3
ÉXC2	0410	104410	Select	tape	drive	number	4

.

## Table G-9. 620-40, -41, -42, -43 Disc Memory Instructions

	Mnemonic	Code	Functional Description
Α.	External Control		
	EXC 014	100014	Initialize and select interlace mode
	EXC2 014	104014	Initialize and select noninterlace mode
	EXC 0114	100114	Select read mode
	EXC 0214	100214	Select write mode
	EXC 0414	100414	Select address mode zone 0 (first 65K)
	EXC 0514	100514	Select address mode zone 1 (second 65K)
	EXC 0614	100614	Select address mode zone 2 (third 65K)
	EXC 0714	100714	Select address mode zone 3 (fourth 65K)
В.	Transfer		
	CIA 014	102514	Clear and input to A register
	CIB 014	102614	Clear and input to B register
	INA 014	102114	Input to A register
	INB 014	102214	Input to B register
	IME 014	102014	Input to memory
	OME 014	103014	Output from memory
	OAR 014	103114	Output from A register
	OBR 014	103214	Output from B register
С	Sense		
J.			
	SEN 014	101014	Sense parity error
	SEN 0114	101114	Sense buffer ready
	SEN 0214	101214	Sense disc ready
	SEN 0414	101414	Sense disc register ready

•	Mnemonic	Code	Fun	ictional Description
Α.	External Contro	bl		
	EXC 037	100037	004037	Connect punch to BIC
	EXC 0437	100437	004437	Stop reader
	EXC 0537	100537	004537	Start reader
	EXC 0637	100637	004637	Punch buffer
	EXC 0737	100737	004737	Read one character
В.	Transfer			
	OAR 037	103137	040137	Load buffer from A register
	OBR 037	103237	040237	Load buffer from B register
	OME 037	103037	040037	Load buffer from memory
	INA 037	102137	020137	Read buffer into A register
	INB 037	102237	020237	Read buffer into B register
	IME 037	102037	020037	Read buffer into memory
	CIA 037	102537	020537	Read buffer into cleared A reg- ister
	CIB 037	102637	020637	Read buffer into cleared B reg- ister
С.	Sense			
	SEN 0537	101537	010537	Sense buffer ready

### Table G-10. 620-52 Paper Tape System Instructions

.

,

•

Α.

Β.

С.

SEN 0471

101471

Mnemonic	Code	Functional Description
External Con	trol	·
EXC 071	100071	Go to search
EXC 0171	100171	Connect write buffer to BIC
EXC 0271	100271	Connect read buffer to BIC
EXC 0471	100471	Turn on request to send
EXC 0571	100571	Turn off request to send
EXC 0671	100671	Go to character format
Transfer		
IME 071	102071	Transfer read buffer to 8 LSB of memory
INA 071	102171	Transfer read buffer to 8 LSB of A register
INB 071	102271	Transfer read buffer to 8 LSB of B register
CIA 071	102571	Transfer read buffer to 8 LSB of A registe cleared
CIB 071	102671	Transfer read buffer to 8 LSB of B registe cleared
OME 071	103071	Transfer memory 8 LSB to write buffer
OAR 071	103171	Transfer A register 8 LSB to write buffer
OBR 071	103271	Transfer B register 8 LSB to write buffer
Sense		
SEN 0171	101171	Write buffer empty
SEN 0271	101271	Read buffer full
SEN 0371	101371	Carrier on

Table G-11. 620-65 Dataset Coupler (Synchronous) Instructions

Clear to send

Table G-11. 620-65 Dataset Coupler (Synchronous) Instructions (continued)

#### Mnemonic Code Functional Description

#### NOTES:

1. All commands listed are used for 201A3 dataset operation.

2. EXC 571 is not necessary for 201B1 (true) full-duplex operation.

3. SEN 371 and SEN 471 will always be ON if Request to Send is left on at both ends when using 201B1. Carrier On also comes ON when outputting using a 201A3 dataset.

4. 201A3 = half duplex - two wire. 201B1 = full duplex - four wire.

#### Table G-12. 620-66 Dataset Coupler Instructions

Mnemonic Co	le Fi	unctional Desc	ription
-------------	-------	----------------	---------

#### A. External Control

EXC	0471	100471	initialize
EXC	0271	100271	Select load MCR

#### B. Transfer

IME 071	102071	Transfer read buffer to memory
INA 071	102171	Transfer read buffer to A register
INB 071	102271	Transfer read buffer to B register
CIA 071	102571	Transfer read buffer to A register, cleared
CIB 071	102671	Transfer read buffer to B register, cleared
OME 071	103071	Transfer memory to write or MCR buffer
OAR 071	103171	Transfer A register to write or MCR buffer
OBR 071	103271	Transfer B register to write or MCR buffer
		write or MCR

### Table G-12. 620-66 Dataset Coupler Instructions (continued)

Mnemonic	Code	Functional Description

### C. Sense

SEN	0171	101171	Output buffer ready
SEN	0271	101271	Input buffer ready
SEN	0371	101371	Call connect
SEN	0471	101471	Call disconnect
SEN	0571	101571	Carrier on

### NOTES:

1. All commands listed are used for 103A2 dataset operation.

2. Request to Send and Clear to Send could be substituted for SEN 371 and SEN 471 commands if desired.

3.  $103\Lambda$  = Dialup; 103F = Private Lines.

4. Device address listed is 71; any other device address may be used according to system requirements.

Mnemonic	Code	Functional Description
External Control		
EXC 032	100032	BIC to DPC enable
Transfer		
OME 032	103032	Transfer memory to buffer
OAR 032	103132	Transfer A register to buffer
OBR 032	103232	Transfer B register to buffe
Sense		
SEN 0132	101132	Sense buffer ready

## Table G-13. 620-71 Digital Plotter Controller Instructions

Table G-14. 620-80 Buffered I/O Controller Instructions

	Mnemonic	Code	Functional Description
Α.	External Control		
	EXC 0X6Z*	100X6Z	Output control pulse on line selected by X from controller addressed by Z
В.	Sense		
	SEN 0X6Z	101X6Z	Test state of line selected by X from controller addressed by Z

.

	Mnemonic	Code	Functional Description
С.	Transfer		
	IME 06Z	1020 <b>6Z</b>	Read input buffer of controller addressed by Z into memory
	INA 016Z	1021 <b>6Z</b>	Read input buffer of controller addressed by Z into B register
	INB 026Z	10226 <b>Z</b>	Read input buffer of controller addressed by Z into B register
	CIA 056Z	1025 <b>6Z</b>	Clear A register and read controller in put buffer addressed by Z
	CIB 066Z	10266Z	Clear B register and read controller in- put buffer addressed by Z
	OME 06Z	10306Z	Load output buffer of controller addressed by Z from memory
	OAR 016Z	10316Z	Load output buffer of controller addressed by Z from A register
	OBR 026Z	10326Z	Load output buffer of controller addressed by Z from B register

Table G-14. 620-80 Buffered I/O Controller Instructions (continued)

* X = discrete control/sense line (0.07); 6Z = device address (060.067) determined on individual system basis by wiring on the backplane of the expansion chassis.

.

### Table G-15. 620-81 Digital I/O Controller Instructions

•	Mnemonic	Code	Functional Description
Α.	External Control		
	EXC	100XZZ*	Select device address of ZZ and initiate a control pulse on line X
В.	Sense		
	SEN	101XZZ	Select device address of ZZ and test log- ical state of sense response line X

* X = discrete control/sense line (0.07); ZZ = device address (060.067) determined on individual system basis by wiring on the backplane of the expansion chassis.

### Table G-16. 620-83 Relay Contact I/O Instructions

	Mnemonic	Code	Functional Description
Α.	External Control		
	EXC ODA	1000DA	Clear All Outputs. Causes all 16 output contacts to open
	EXC 1DA	1001DA	Clear All Inputs. Returns all input bits that are not being set by contact clos- ure to zero
В.	Sense		
	. SEN ODA	1010DA	Sense Contact Closed. This command is available as an option. A specified contact closure will cause a jump to the jump address to occur

. •

Table G-16. 620-83 Relay Contac	ct I/O Instructions (continued)
---------------------------------	---------------------------------

	Mnemonic	Code	Functional Description
<b>C</b> .	Transfer		
	INA 1DA	1021DA	Input to A register. Input relay buffered input data on module to A register
	CIA 5DA	1025DA	Clear and Input to A register. Input re- lay buffered input data on module to A register cleared
	INB 2DA	1022DA	Input to B register. Input relay buffered input data on module to B register
	CIB 6DA	1026DA	Clear and input to B register. Input re- lay buffered input data on module to B register cleared
	IME ODA, ADDR	1020DA	Input to memory. Input relay buffered input data on module to memory
	OAR 1DA	1031DA	Output from A register. Output A register to the buffered relay output contacts
	OBR 2DA	1032DA	Output from B register. Output B register to buffered relay contact outputs
	OME ODA, ADDR	1030DA	Output from memory. Output memory to buffered relay contact outputs

# Table G-17. 620-85 Analog Input System Instructions

`	<b>Mnerno</b> nic	Code	Tunctional Description
Α.	External Control		
	EXC 054	100054	Initializes the AIS system
	EXC 0154	100154	The program control mode
	EXC 0254	100254	Places the AIS in the scan mode
	EXC 0354	100354	Start conversion command for the first conversions in the scan mode
В.	Sense		
			conversion data is ready. The data must be taken within 40 microseconds of the start of the SEN or the data will be replaced by new conversion data if operating at maximum through- put
	SEN 0154	101154	This SEN instruction indicates that the AIS is requesting a new multiplexer address
	SEN 0254	101254	This SEN instruction indicates that the AIS has completed the multiplexer ad- dress scan
<b>C</b> .	Transfer		
	OAR, OBR, OME		Data Transfer Out In the program mode, DTO occurs for each multiplexing ad- dress given to the AIS. In the scan mode, DTO occurs for the first (preset) address

,

## Table G-17. 620-85 Analog Input System Instructions (continued)

	Mnemonic	Code	Functional Description
<b>C</b> .	Transfer (conti	inued)	
	CIA 054		Data Transfer In After each conversion,
	CIB 054		the data for that conversion is ready
	INA 054		and a DTI transfers it into the 620/L
	INB 054		if the throughput rate is 20,000. DTI
	IME 054		must occur within 40 microseconds of the
			data ready signal

•

# APPENDIX H

# STANDARD CHARACTER CODES

# STANDARD CHARACTER CODES

Symbol	ASCII	Printer	Mag Tape	Hollerith	FORTRAN
@	300	00	32	0-2-8	77
A	301	01	61	12-1	13
В	302	02	62	12-2	14
С	303	03	63	12-3	15
D	304	04	64	12.4	16
E	305	05	65	12-5	17
F	306	06	66	12-6	20
G .	307	07	67	12-7	21
Н	310	10	70	12-8	22
1	311	11	71	12-9	23
J	312	12	41	11-1	24
К	313	13	42	11-2	25
L	314	14	43	11-3	26
Μ	315	15	44	11-4	27
Ν	316	16	45	11-5	30
0	317	17	46	11.6	31
Р	320	20	47	11-7	32
Q	321	21	50	11-8	33
R	322	22	51	11-9	34
S	323	23	22	0-2	35
т	324	24	23	0-3	36
U	325	25	24	0-4	37
V	326	26	25	0-5	40
W	327	27	26	0-6	41
X	330	30	27	0.7	42

Symbol	ASCII	Printer	Mag Tape	Hollerith	FORTRAN
Y	331	31	30	0-8	43
Z	332	32	31	0-9	44
ſ	333	33	75	12-5-8	76**
Ň	334	34	36	0-6-8	76**
1	335	35	55	11-5-8	76**
1	336	36	17*	7.8	76**
+	337	37	20	2.8	76***
(blank)	240	40	20	No punch	00
Ì	241	41	52	11.2.8	51
11	242	42	35	0-5-8	62
#	243	43	37	0-7-8	63
\$	244	44	53	11-3-8	60
%	245	45	57	11.7.8	64
ፚ	246	46	77	12.7.8	65
,	247	47	14	4-8	66
(	250	50	34	0-4-8	52
)	251	51	74	12-4-8	53
4	252	52	54	11-4-8	47
+	253	53	60	12	45
,	254	54	33	0-3-8	54
-	255	55	40	11	46
•	256	56	73	12-3-8	51
/	257	57	21	0-1	50
0	260	60	12	0	01
1	261	61	01	1	02

Standard Character Codes (continued)

H-2

Symbol	ASCII	Printer	Mag Tape	Hollerith	FORTRAN
2	262	62	02	2	03
3	263	63	03	3	04
4	264	64	04	4	05
5	265	65	05	5	06
6	266	66	06	6	07
7	267	67	07	7	10
8	270	70	10	8	11
9	271	71	11	9	12
:	272	72	15	5-8	67
;	273	73	56	11-6-8	70
<	274	74	76	12.6.8	76**
=	275	75	13	3-8	55
>	276	76	16	6.8	76****
?	277	77	72	12-2-8	76

### Standard Character Codes (continued)

(

* End of file for magnetic tape.

** Undefined character (FORTRAN).

*** Form control - return to column 1 (FORTRAN).

**** Tab control -- skip to column 7 (FORTRAN).

# TELETYPEWRITER CHARACTER CODES

Character	Internal Code	Character	Internal Code
0	260	Р	320
1	261	Q	321
2	262	R	322
3	263	S	323
4	264	Т	324
5	265	U	325
6	266	V	326
7	267	W	327
8	270	Х	330
9	271	Y	331
A	301	Z	332
В	302	(blank) '	240
С	303	1	241
Ð	304		242
E	305	#	243
ł	306	\$	244
G	307	%	245
Н	310	&	246
1	311	,	247
J	312	(	250
K	313	)	251
l.	314	*	252
М	315	+	253
N	316	,	254
0	317		255

Character	Internal Code	Character	Internal Code
•	256	LINE FEED	212
1	257	<b>V ΤΑΒ</b>	213
:	272	FORM	214
:	273	RETURN	215
<	274	SO	216
-	275	SI	217
>	276	DCO	220
?	277	X-ON	221
<b>@</b>	300	TAPE AUX	
[	333	ON	222
λ	334	X-OFF	223
1	335	TAPE OFF	••••
t	336	AUX	224
+	337	ERROR	225
RUBOUT	377	SYNC	226
NUL	200	LEM	227
SOM	201	<b>S</b> 0	230
EOA	202	<b>S</b> 1	231
EOM	203	S2	232
EOT	204	S3	233
WRU	205	<b>S</b> 4	234
RU	206	S5	235
BELL	207	<b>S</b> 6	236
FE	210	S7	237
H TAB	211		

## **Teletypewriter Character Codes** (continued)