

## X-6 ASSEMBLY SYSTEM <br> ...a programming aid

## Contents

1. INTRODUCTION ..... 1
Purpose And Advantages ..... 1
The Nature of the X-6 Assembly System ..... 1
Additional Features and Conveniences ..... 1
2. X-6 ADDRESSING ..... 3
Absolute Addresses ..... 3
Interlaces ..... 4
Tables ..... 5
Spaces ..... 6
$K$ and W Areas ..... 6
Tags ..... 7
Temporary Tags ..... 7
Permanent Tags ..... 8
Register Addresses ..... 8
Library Routines ..... 9
Sample Problems ..... 9
3. ASSEMBLY PREPARATION ..... 11
General Information ..... 11
Card Types ..... 11
Label ..... 11
Restricts ..... 12
Tag Equals ..... 13
Interlaces ..... 13
Tables ..... 14
Specifications ..... 15
Header ..... 15
Detail ..... 16
End-Operation Sentinel ..... 17
End Input ..... 17
4. CONSTANTS ..... 19
Introductory Considerations ..... 19
Non-Numerics ..... 19
Summary ..... 19
5. HOW X-6 WORKS ..... 21
Input Processing ..... 21
Detail Card Processing ..... 22
Minimization ..... 22
6. PROGRAMMING PROCEDURE ..... 25
Flow-Charting ..... 25
Coding ..... 25
Preparation for Assembly ..... 26
Assembly ..... 26
7. OPERATING INSTRUCTIONS ..... 27
Loading and Assembling ..... 27
Error Codes ..... 28
Stop Codes ..... 29
APPENDIX I - Problem Solutions ..... 31
APPENDIX II - X-6 Memory Layout ..... 33
APPENDIX III - Sample Listing ..... 35

## 1. Introduction

## PURPOSE AND ADVANTAGES

The X-6 Assembly System for the UNIVAC Solid-State 80 Computer is another in the series of Remington Rand relative coding systems designed to simplify the coding of data processing runs. Of the many advantages that can be claimed for the system, probably the most significant is the elimination of many sources of programming errors. X-6 reduces debugging time by permitting the programmer to code small sections of a problem individually, later assembling these segments into a larger unified program. The system also permits division of a large program among several programmers thus reducing overall coding time. Coding time is further reduced because $X$ - 6 performs automatically many of the jobs which are normally done by the programmer using computer code.

Automatic minimization, program list preparation, and conversion from a format convenient for coding and key punching, to an efficient format for a standard loading routine are also provided by the system.

## THE NATURE OF THE X-6 ASSEMBLY SYSTEM

Programs, by nature, are composed of a number of subsections each designed to perform a definite function. These subsections, or the lines of coding which form them, are commonly called subroutines or operations. The X-6 Assembly System is a program which receives as input a series of these operations, assigns them as an integrated unit to storage locations, and produces as output a complete program deck as well as a parallel printer listing. During the assembly, relative and symbolic addresses are converted to absolute or actual storage locations in the computer.

## ADDITIONAL FEATURES AND CONVENIENCES

Included among the many conveniences provided for the programmer by X-6 is a system of relative and symbolic addressing. Basically, a relative address is one which indicates a relationship between a line being referenced and some other line whose location has already been determined. A symbolic address is any arbitrary combination of characters defined within a system to represent a storage location. The value of the particular symbol is provided in some specified way by the programmer or the assembler. Also included in the system are simplified notations for expressing constant and working storage locations.

In addition to the features already mentioned, the X-6 Assembly System provides mnemonic instruction codes. Table I lists this code with its computer code equivalents as well as a description of each instruction.

This manual is intended as a reference manual for the X-6 programmer and a thorough understanding of the UNIVAC Solid-State 80 computer code and programming techniques is assumed.

INSTRUCTION CODES

| Minimum Time in wt | Machine Code | Function | X-6 | m | c | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 25 | Load ra | LDA |  |  | LEGEND: <br> 1. Unless otherwise noted, standard X-6 $m$ and $c$ addresses may be used. <br> 2. All mand caddresses uso loading spaces to make up the 5 digits allowed. <br> 3. c Indicates address of next instruction in other than standard position. <br> 4. $i$ indicates that this address is ignored: any 5 digits may be used. |
| 3 | 26 | Clear ra to zeros | C.LA | c | $\gamma$ |  |
| 4 | 60 | Store ra | STA |  |  |  |
| 3 | 36 | Clear rA. Originalsign remains | CAA | c | i |  |
| 4 | 30 | Lood rL | LDL |  |  |  |
| 3 | 31 | Clear rL to zeros | CLL | c | $\cdots$ |  |
| 4 | 50 | Store IL | STL |  |  |  |
| 4 | 05 | Load rx | LDX |  |  |  |
| 3 | 06 | Clear rX to zeros | CLX | c | $r$ |  |
| 4 | 65 | Store rX | Stx |  |  |  |
| 3 | 77 | $r \mathrm{~A} \rightarrow \mathrm{rL}$ | ATL | $r$ |  |  |
| 5 | 70 | Add: rA + m | ADD |  |  |  |
| 5 | 75 | Subtract: rA -m | SUB |  |  |  |
| 105 | 85 | Multiply: rL xm | MUL |  |  |  |
| 115 | 55 | Divide: m ¢ KL | DIV |  |  | , |
| 4 | 20 | Buff: m onto rA | BuF |  |  |  |
| 4 | 35 | Erase: rA controlled by m | ERS |  |  |  |
| 4 | 62 | Zero suppress: $\begin{aligned} & \text { in } \mathrm{ra} \\ & \text { and } \mathrm{rX}\end{aligned}$ | ZUP | i |  |  |
| 3 | 17 | Translate: computer-tocard code | MTC | i |  |  |
| 3 | 12 | Translate: card-to-computer code | CTM | $\checkmark$ |  | - |
| $3+n$ | 32 | Shift right: r $A$ and e $X$ | SHR | n |  | $n=$ number of places to shift $=0,1, \ldots 10$ |
| $3 .+n$ | 37 | Shift left: rA | SHL | $n$ |  | $n=$ number of places to shift $=0,1, \ldots 10$ |
| 3 | 82 | Test equal : rA \& rL | TEQ | ${ }^{\prime}$ |  | $c^{\prime}=$ next instruction if $\mathrm{A} A=r \mathrm{~L}$ |
| 3 | 87 | Test greater: rA \& rL | TGR | ${ }^{\prime}$ |  | $c^{\prime}=$ next instruction if $\mathrm{rA}>+\mathrm{L}$ |
| 2 | 00 | Jump | JMP | c | $i$ |  |
| Ind. | 67 | Stop | STP | ${ }^{\prime}$ |  | $\mathrm{c}^{\prime}=$ alternative next - instruction (requires manual intervention) |
| 3(4 if c') | 22 | RPU Buffer Test | RBT | ${ }^{\prime}$ |  | $c^{\prime}=$ next instruction if RPU free for use |
| 203* | 46 | RPU Buffor Unload | RBU | Rnood |  | $n=0,1, \ldots 9$ for 0th thru 9 th RPU input interlace $\quad d=0$, normal translation |
| 203* | 81 | RPU Card Cyele | RCC | Onood |  | $n=0,1, \ldots 9$ for 0th thru 9th RPU output interlace $d=1$, "on the fly" |
| 3 | 57 | RPU Solect Stacker 1 | RSS | $\gamma$ |  |  |
| $3\left(4 \mathrm{if} \mathrm{c}^{\prime}\right)$ | 42 | HSR Buffer Test | HBT | $c^{\prime}$ |  | $c^{\prime}=$ next instruction if HSR freo for use |
| 203* | 96 | HSR Buffer Unload | HBU | Hnood |  | $\mathrm{n}=0,1 \ldots 9$ for 0th thru 9th HSR interlace (d is specified as in RBU, RCC) |
| 3(4 if $\mathrm{c}^{\prime}$ ) | 72 | HSR Card Cycle | HCC | $e^{\prime}$ |  | $c^{\text {c }}$ = noxt instruction if HSR busy |
| 3 | 47 | HSR Stacker Solect | HSS | noo |  | $\mathrm{n}=0,1,2$ for stocker \# 0, \#1, or \#2 |
| 3(4 if c') | 27 | Printer test | PBT | $c^{\prime}$ |  | $c^{\prime}=$ next instruction if printer is free for use |
| 3 | 16 | Printer advance | PFD | yy |  | yy $=00,01, \ldots, 79=$ no. lines to advance |
| 592 | 11 | Advance \& print | PRN | Pnoes |  | $n=0,1, \ldots 9$ for 0th thru 9 th print intorlace |
|  |  |  |  |  |  | eo as in PFD above |
| 14 | 86 | Clear r $A$ and $\mathrm{r} X$, sign of rL goes to rA and rX | CAX | c |  |  |
| 2 | 23 | $r \mathrm{C} \rightarrow \mathrm{rA}$ | CTA | c |  |  |
| 3 | 02 | Load Index Register | LIR |  |  |  |
| 4 | 07 | Increment Index Register | ItR |  |  |  |

* Applicable only when $d=0$.


## 2. X-6 Addressing

## ABSOLUTE ADDRESSES

In the X-6 Assembly System, the $a, m$, and $c$ addresses contain a fivedigit field in the form:
aaaaa hhh mmmmm cccce
where aaaa is the address of the instruction in storage.
hhh is the mnemonic instruction code.
mmmm is the address of an operand; the location of the next instruction to be executed; or can be ignored depending upon the instruction to be executed.
ccccc is the address to which control is to be transferred.
When referencing an absolute storage address, the address is placed in the least significant digit positions of that part of the instruction to which it applies. The unused portion of the most significant digits is filled with deltas.

For example, an instruction in 3465 to load register A with the contents of storage location 1959 and then go to storage location 0372 would appear as:
$\triangle 3465 \quad$ LDA $\quad \Delta 1959 \quad \Delta \Delta 372$

The delta is used as an empty column or space indicator and is inserted mainly for the convenience of the Key Punch operator. However, as greater familiarity is gained with $X-6$, the filler symbol may be omitted, thus reducing the burden on the programmer. It should be noted that zeros may be substituted for spaces, and

## $\Delta 3465$

may be written
03465

Any numeric or space in the first digit position of an address will cause the last four digits to be regarded as absolute and not to be modified in any way.

Certain instructions require parameters which are classified here as absolute addresses merely to indicate that $\mathrm{X}-6$ does not process them.

1. The $m$ address of a shift instruction is written as
$\Delta \Delta \Delta \Delta N$ or $\triangle \Delta \Delta N N$
where N is 0 through 9 and NN is 10 .
2. The $m$ address of stacker select instructions is entered as
$\triangle \triangle N 00$ or $\triangle O N 00$
where N is 0 , 1 , or 2.
3. The $m$ address of a paper feed is entered as $\Delta \Delta \triangle \mathrm{YY}$ or $\triangle 00 \mathrm{YY}$
where YY can be 00-79.

## I NTERLACES

A five-digit address in the $m$ portion of an instruction references a specific word location in an interlace. The five digits have the following significance.

Digit 1 may be:
$H$ for the read interlace of the High-Speed Reader.
R for the read interlace of the Read-Punch Unit.
O for the punch interlace of the Read-Punch Unit.
P for the print interlace of the High-Speed Printer.
Digit 2 may be:
0-9 thus allowing ten different interlaces for each type of inputoutput unit.

Digit 3 may be:
U or P, or D for unprimed, primed, or duo-primed.
N or Z for the numeric or zone word.
$H, R$, or 0 interlaces are specified in card type $4^{*}$ as either two or three part images. If a two part image has been specified, only N or Z should be used to reference the particular words.

Digits 4 and 5 may be:
10-17 for read station 1 of the High-Speed Reader or the read interlace of the Read-Punch Unit or $20-27$ for the second read station.

10-17 for the punch interlace.
01-13 for the print interlace.
To address the primed image in the seventh word location of a card at the first read station of the High-Speed Reader and stored in an input band assigned to contain interlace number two, the following five-digit address would be used:

H2P17
The address of the same data after it has been read at the second read station would be:

H2P27
Referencing a location in the print interlace is slightly different in that no indication is made to a particular station. Instead only the desired word location is entered in the last two digits of the address. Since the print interlace consists of 13 word locations, the last two digits may be any in a range of 01 to 13 . The address of the unprimed image in the fourth word location of a print interlace assigned as interlace number two, would be:

P2U04
However, when addressing a complete interlace, digits 3, 4, and 5 are specified differently. For example, the instruction to advance the paper two lines and print the contents of the P2 interlace is entered as
PRN P2002 c

It should be noted that the $H, R$, and $O$ interlaces have zeros in digits 3 , 4 , and 5 when data is in its three part form. It should be further noted that if digit 5 is a l, the instructions RCC, RBU, or HBU will be interpreted as a call for translation 'on the fly'.

## TABLES

A table may be defined as a series of values put into storage at regularly spaced intervals. To address entries made in tables, the programmer need only indicate the type and number of the table and the number of the entry within the table. This address is in the form:
inxxx
where $i$ is the type of table (S, U or V). *
$n$ is the number assigned to that table.
xxx is the number of the entry in the table.
For example, the address of the fifteenth entry under a table assigned the symbol $S$ and designated as table number two would be:

S2015
X-6 allows 30 tables of up to 1000 words each with their successive entries separated by an increment. This increment must remain constant within a table.

## SPACES

Spaces may be used to denote the next instruction. This method reduces the amount of writing for the programmer. If spaces are used in either the $m$ or $c$ portion, the next $a$ address must also be spaces. For example,

| $a$ | op | $m$ | $c$ |
| :---: | :---: | :---: | :---: |
| 00249 | LDA | $\Delta \Delta \Delta \Delta \Delta$ | 00251 |
| $\Delta \Delta \Delta \Delta \Delta$ | [CONSTANT] |  |  |
| 00251 | STA | 00365 | $\Delta \Delta \Delta \Delta \Delta$ |
| $\Delta \Delta \Delta \Delta \Delta$ | [NEXT | INSTRUCTION] |  |

Note: this device does not apply to instructions where $m$ or $c$ is ignored and spaces are used as fillers.

## K AND W AREAS

The $K$ and $W$ areas contain constants and working storage addresses, respectively, whose locations are not dependent upon their relationship to each other. Addressing of these entries is in five-digit notation and in the form:
$i \Delta x x x$
where i is the letter assigned to an area.
$\Delta$ is ignored.
xxx is the number of the desired entry.
${ }^{*} X-6$ makes no distinction between these three types of tables.

Any operation may reference these $K$ or $W$ areas in the $m$ or $c$ addresses. The programmer may enter the initial value in any working storage by writing an operation, usually WWW with the five-digit notation as the $a$ addresses.

Similarly, the constants themselves may be entered as an operation, usually KKK, with $\mathrm{K} \Delta \Delta \Delta 0, \mathrm{~K} \Delta \Delta \Delta \mathrm{l}$, and so on, as the $a$ addresses.

There are 400 pooled constants and 400 working storages allowed in X-6. All pooled constants and all working storages are automatically assigned to high-speed access storage unless it has been filled. However, as far as the constant pool is concerned, better access time will occur if it is assembled after the operations referencing it. If constants contain relative or symbolic addresses they may not be placed in the pool.

## TAGS

Tags are used to identify instructions in the program to which reference may be made. These tags are used as a addresses for lines of coding or constants which are referenced in the $m$ and $c$ portions of other lines of coding. The programmer may assign them to high-speed or standard access storage. X-6 provides for two types of tags, temporary and permanent.

## TEMPORARY TAGS

The temporary tag is used to identify references within an operation and are meaningful only within that operation. These tags are in the form:

## $\Delta \Delta x x i$

where $\Delta \Delta$ is ignored.
$x x$ is the tag identifier. It may be numeric, alphabetic, or alpha-numeric.
i is $N$ or $F$ indicating that the line is to be assigned to standard or high-speed access storage.
is $\underline{O}$ in a $c$ address indicating an instruction the execution of which could result in overflow. $\underline{0}$ in an $a$ address indicates the next instruction to be executed if overflow does not occur.
is $P$ indicating the line to which control will be transferred should overflow occur ( $c+1$ ).

The following is an example illustrating a possible use of $\underline{O}$ and $P$ in an overflow condition:
*O and $P$ are automatically assigned to high-speed storage.

| $a$ | $o p$ | $m$ | $c$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| $\Delta \Delta \Delta \Delta \Delta$ | $A D D$ | W $\Delta \Delta \Delta l \quad \Delta \Delta \Delta 2 \underline{O}$ | (Indicates overflow condition) |
| $\Delta \Delta \Delta 2 Q$ | [if no overflow] |  |  |
| $\Delta \Delta \Delta 2 P$ | [if overflow occurs] |  |  |
| $\Delta \Delta \Delta \Delta \Delta$ | [next instruction] |  |  |

Note: Temporary tags do not have to be in any particular sequence. Only 50 temporary tags may be used in any one operation, usually $\Delta 1$ through 50 to assist the programmer to avoid exceeding the limit.

## PERMANENT TAGS

These tags serve the same function as temporary tags but are not restricted to singular operations.* They provide a means of communication among different operations or different elements within any one operation. Permanent tags can be assigned absolute addresses. These tags are in the form:

## nnnxi

where nnnx is the tag identifier and may be alphabetic or numeric. It is often desirable to enter nnn as the operation number.
i is N for standard access. F for high-speed access. $\underline{0}$ or $P$ to indicate whether the tag applies to a $c$ or $c+1$ line in case of overflow.**

The permanent tag
2054F
indicates that this tag, tag 4 in operation 205 , is to be assigned an address in high-speed access storage.

The tag
SIN5N
is tag 5 in operation SIN and is to be assigned an address in standard access storage.

## REGISTER ADDRESSES

$\triangle \triangle \Delta R A, ~ \triangle \triangle \Delta R L$, and $\triangle \triangle \Delta R X$ are used as register designations in $X-6$. It is recommended that when an instruction is being executed in a register, this line of coding be listed on the coding paper with the register as the a address. This line will not be punched in the output but it will show on the listing and will allow $X-6$ to do more efficient minimization.
*See card type 3, page 13.
${ }^{* * Q}$ and $P$ are automatically assigned to high-speed storage.

## LIBRARY ROUTINES

An X-6 library routine differs from any other operation only in that it may contain variable addresses in the $a, m$, or $c$ portion of an instruction. Variables are written in the form:
$X \Delta \Delta n n$
where nn may be any number from $\Delta 1$ to 20 for any single operation. Variable addresses permit the programmer to supply parameters for any library routine he uses. It should be noted that any X-6 operation may be written as a library routine. Furthermore, the individual programmer can increase the usefulness of the system by initially coding commonly used functions as library routines thereby making them available for use by others.

## SAMPLE PROBLEMS

1: Add•(3178) to (3182). Place the sum in 3210. If overflow occurs place 000000000 in 3200 and (rA) in 3210 . In both cases, the next instruction (following storage of the sum) is in 0271.
2. Given:

| Data | Form | Location |
| :---: | :---: | :---: |
| Income | GGGGGGGGG00 | $W \triangle \Delta \Delta 1$ |
| Number of dependents | ONNOOOOO00 | $W \Delta \Delta \Delta 2$ |
| Deductions other than for dependents | 00AAAAAA0 0 | $W \Delta \Delta \triangle 3$ |

A deduction of $\$ 600$ is allowed for each dependent. The tax is $2.0 \%$ of taxable income. Store the tax in location 4073 in the form:

00 TTTTTTTTT
3. Gịven:

Data
Quantity ordered
Unit price

| Form | Location |
| :---: | :---: |
| 00QQQQ0000 | $W \Delta \Delta \Delta 1$ |
| PPPP000000 | $W \Delta \Delta \Delta 2$ |

If the quantity is greater than or equal to 100 , apply a discount of $40 \%$. Otherwiṣe, apply a discount of $30 \%$. Store the charge in location 4053 in the form:

## 00CCCCCCCC

## 3. Assembly Preparation

## GENERAL INFORMATION

Each operation in a program has a header card, detail cards (cards containing coding and constants), and an end-operation sentinel card. Library routines are considered operations. However, they may have additional specification cards which serve the purpose of particularizing any variables within them. In addition, summary cards are introduced for control purposes or to increase the efficiency of the routines.

CARD TYPES

The following is a list and description of the various input cards used in an operation. It should be noted that card types $1,7,8,9$, and 10 are always used while the other summary cards can be considered optional and dependent upon the specific operation.

CARD TYPE 1 - LABEL

A label card contains the output program identification and any title information desired on the printer listing.


Here, xxxxx is the five-digit program identification.
mmddyy is month, day, year.

CARD TYPE 2 - RESTRICTS
Restrict cards mark off certain areas or locations as unavailable for the assembly. This means that the system will not assign a relative or symbolic address to a storage location in a restricted area. The programmer, however, may specify an absolute address, an interlace, or a table within this area if he deems it necessary. Up to seven entries may be made on the card with no limit on the number of cards used. The last valid entry is followed by a word of 9 's as a sentinel.


Here, $f f$ is the increment.
nnnn is the total number of restricted addresses.
ssss is the absolute starting address.

```
CARD TYPE 3 - TAG EQUALS
```

This card makes it possible to assign absolute addresses to permanent tags used in a program. Up to seven entries may be made with no restriction on the number of cards used. The last valid entry is followed by a word of 9 's.


Here, ttttt is the tag.
nnnn is the absolute address.

CARD TYPE 4 - INTERLACES
All input-output interlaces required in the problem are entered here. Up to seven entries may be made with no restriction on the number of cards. The last valid entry is followed by a word of 9's.


Here x is 0 for a three part interlace.*
1 for a two part interlace.
2 if both kinds are specified.
$t$ is the type of interlace, $R, P, O$, or $H$.
n is interlace number (0-9).
bboo is the absolute address of the band. (bb must be an even number).

CARD TYPE 5 - TABLES
Tables are arrays of numbers separated by a fixed increment. The entries are in pairs with a word of 9 's following the last valid entry.


Here, $t$ is the type of table; $S, U$, or $V$.
$n$ is table number (0-9).
ssss is the absolute starting address.
fff is the increment.
nnnn is the total number of entries in the table.
*The notations here for $x$ are not applicable to the print interlace.

Specification cards precede library routines and are used to modify coding within the routine before it is assembled. These cards will use the operation number of the library routine. Therefore, the first card is card number 1 . The last valid entry is followed by a word of 9's.


Here, hhh is the operation number.
yyy is the card number.
xnnnn is the nth variable, as $x 0001$.
eeeee is the $X-6$ equivalent address.

CARD TYPE 7-HEADER
A header card begins each operation (unless preceded by specifications) and may contain, for listing purposes, a description of the function performed by the operation.


Here, hhh is the operation number.
yyy is the next card number (001 if no specification cards are used).
CARD TYPE 8 - DETAIL
These cards are the lines of coding and the constants. The card numbers are in ascending sequence starting one higher than the header. An operation may not exceed 999 lines.


Here, hhh is the operation number.
yyy is the card number.
aaaaa is the X-6 a address.
III is the mnemonic instruction code.
mmmm is the $\mathrm{X}-6 \mathrm{~m}$ address.
coccc is the $\mathrm{X}-6 \mathrm{c}$ address.
Control is 1 , 2 , or 3 for the appropriate index register.
$\mathrm{U}, \mathrm{P}$, or D for three part alphabetic constants.
N or Z for two part alphabetic constants.
2 for a negative constant.

CARD TYPE 9 - END-OPERATION SENTINEL


Here, hhh is the operation number yyy is the card number.

CARD TYPE 10 - END INPUT
This is an end-of-input sentinel card containing the first instruction of the assembled program which will be executed after the program is fully loaded.


Here, fields III, mmmm, and ccccc are the same as for the detail card.

## 4. Constants

## INTRODUCTORY CONSIDERATIONS

Whether pooled or included with the coding, constants are recognized by the blanks in the columns reserved for mnemonic instruction codes. The l0-digit constant is listed in the $m$ and $c$ address columns on the coding sheet. Positive constants are indicated by a space ( $\triangle$ ) in the control column and negative ones by a two (2).

Sometimes alphabetic constants are needed in either a two or three part form for printer or punch output. As a convenience, X-6 allows the programmer to write the alphabetic constant twice with $N$ and $Z$ or $U, P$, and D in the control column. This makes it unnecessary for the coder to break up the alphabetic characters into the machine pulse patterns which will re-create the desired alphabetics when printed or punched.

## NON-NUMERICS

There are six non-numeric computer-coded characters. The alphabetic equivalents for these six characters are represented in the following manner.

0101 A
0110 B
0111 C
1101 D
1110 G
1111 H

Again, a space ( $\triangle$ ) or a two (2) in the control column will indicate a positive or negative value.

## SUMMARY

a. Positive numeric constants have a space ( $\Delta$ ) in the control column.
b. Negative numeric constants have a two (2) in the control column.
c. $A, B, C, F, G$, and $H$ are equivalents for the six non-numeric com-puter-coded characters.
d. Alphabetic constants (positive only) have a $U, P, D, N$, or $Z$ in the control column.


X-6 BLOCK CHART


## 5. How X-6 Works

## INPUT PROCESSING

Programmers will be able to make more effective use of $X-6$ if they understand how it performs its function.

Each input card type follows a different path. A brief statement of the steps performed on each card type follows:

1. The fields in the label card (type l) are carried over to the output without modification.
2. The entries in restrict cards (type 2) are used to mark off locations in the storage availability table. X-6 must not allocate any restricted addresses.
3. The entries in tag-equals cards (type 3) are filed in internal tables equated to the given absolute addresses. The absolute addresses are marked off in the storage availability table.
4. The entries in interlace cards (type 4) are used to mark off interlace positions in the storage availability table, and the origins are filed for future use.
5. The entries in table cards (type 5) are handled in a similar fashion. The only change is that increments as well as origins are saved for future use.

Card types l-5 must have been received in order, and after the first type 6 or 7 card, no additional $1-5$ cards will be accepted. At this point the initial phase of $X-6$ is complete, and from this point on the routine expects card types 6-9 or 7-9 on a per-operation basis.
6. The entries in specifications cards (type 6) are filed in tables for direct substitution later.
7. The header card (type 7) is used to initialize for the detail, cards which follow.
8. Detail cards (type 8) encompass all of the lines of coding and constants which make up a routine. Only detail cards cause output punching. Processing these cards is the primary function of X-6.
9. The end-operation card (type 9) sentinels the end of a group of detail cards.
10. The end-problem card (type 10) sentinels the end of a run and contains the instruction which will be used by the loading routine to start the execution of the assembled program.

## DETAIL CARD PROCESSING

The processing of detail cards involves four basic steps:

1. Handle the $a$ address.
2. Analyze the instruction code, separating instructions from constants. For instructions, a code word is obtained which controls further processing by indicating the increment needed between various addresses as well as the computer code equivalent for the mnemonic code. It also indicates which addresses are significant.
3. If required, handle the $m$ address.
4. If required, handle the $c$ address.

## MINIMIZATION

The table of Instruction Code Information Words (Table 2) indicates how X-6 minimizes if it is free to choose the addresses. The $a, m$, and $c$ addresses, if all three are important, go through the same analysis. As a result of this analysis an absolute address is assigned and never altered. It is the input order which controls the allocation rather than the sequence of execution of these instructions. For straight-line sections of coding, X-6 will do as well as the careful programmer. The first reference to any address will be minimum. A simple example will serve to clarify the procedure.

| $a$ | INST | $m$ | $c$ |  |
| :---: | :---: | :---: | :---: | :---: |
| IN | LDA | H1U10 |  |  |
|  | STA | W | 6 | 2 N |

Is IN a new temporary tag? If yes, use clock* to establish tentative best address. The clock reads 058. Get an address. 0258 is free, so use it and mark it off in the storage availability table. File it opposite IN in the temporary tag table. Look up the information word for LDA. Add two word times to establish 060 as the tentative best address. Send HlUl0 through address analysis. 4003 must be assigned. Adjust the clock to 103. Add two word times to establish 105 as the tentative best band address. Send the blanks in $c$ through address analysis.

[^0]Get an address. 305 is free, so use it and mark it off. Set a switch so that 305 will be used for the next a address. If a tag is found there, an error code will be printed. Print and punch the output and go to the next input instruction.

The second instruction will take four word times unless W6 or 2 N have been encountered previously.

As experience is gained, programmers will be able to code operations and order input to achieve better minimization from an $X-6$ assembly process.

TABLE 2. INSTRUCTION CODE INFORMATION WORDS
If control column indicates Index register modification, add one more word time before m.

|  | $\begin{aligned} & \text { Digits } \\ & 1-2 \end{aligned}$ | Digit 3 Action Code | $\begin{aligned} & \text { Digits } \\ & 5-7 \\ & \text { Before m } \end{aligned}$ | $\begin{aligned} & \text { Digits } \\ & 8-10 \\ & \text { Before c } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | 70 | 0 | 002 | 003 |  |
| BUF | 20 | 0 | 002 | 002 |  |
| DIV | 55 | 0 | 002 | 113 |  |
| ERS | 35 | 0 | 002 | 002 |  |
| LDA | 25 | 0 | 002 | 002 |  |
| LDL | 30 | 0 | 002 | 002 |  |
| LDX | 05 | 0 | 002 | 002 |  |
| MUL | 85 | 0 | 002 | 103 |  |
| STA | 60 | 0 | 002 | 002 |  |
| STL | 50 | 0 | 002 | 002 |  |
| STX | 65 | 0 | 002 | 002 |  |
| SUB | 75 | 0 | 002 | 003 |  |
| LIR | 02 | 0 | 000 | 003 |  |
| IIR | 07 | 0 | 000 | 004 |  |
| ATL | 77 | 1 | 000 | 003 |  |
| CTM | 12 | I | 000 | 003 |  |
| MTC | 17 | 1 | 000 | 003 |  |
| ZUP | 62 | 1 | 000 | 004 |  |
| CLA | 26 | 2 | 003 | 000 |  |
| CLL | 31 | 2 | 003 | 000 |  |
| CLX | 06 | 2 | 003 | 000 |  |
| JMP | 00 | 2 | 002 | 000 |  |
| CAA | 36 | 2 | 003 | 000 |  |
| CAX | 86 | 2 | 014 | 000 |  |
| CTA | 23 | 2 | 002 | 000 |  |
| HSS | 47 | 3 | 000 | 003 |  |
| PFD | 16 | 3 | 222 | 003 | 222 is a code not affecting timing |
| RSS | 57 | 3 | 000 | 003 |  |
| SHL | 37 | 3 | 111 | 003 | III means use amount of shift |
| SHR | 32 | 3 | 111 | 003 |  |
| HBU | 96 | 4 | 198 | 203 |  |
| PRN | 11 | 4 | 197 | 592 |  |
| RBU | 46 | 4 | 198 | 203 |  |
| RCC | 81 | 4 | 198 | 203 |  |
| HBT | 42 | 5 | 004 | 003 |  |
| HCC | 72 | 5 | 004 | 003 |  |
| PBT | 27 | 5 | 004 | 003 |  |
| RBT | 22 | 5 | 004 | 003 |  |
| STP | 67 | 5 | 003 | 003 |  |
| TEQ TGR | 82 87 | 5 5 | 003 003 | 003 003 |  |

## 6. Programming Procedure

## FLOW-CHARTING

The only suggested modifications in standard flow-charting practices are as follows:

1. Define your operations as you flow-chart -- keep them short.
2. Use large circles for communication links between operations; assign permanent tags to these circles.
3. Use smaller circles for communication links within operations; assign temporary tags to these circles.
4. Use X-6 symbology in the flow chart. Assign table and interlace symbols, and working storage addresses at this time.

## CODING

1. Start each operation with a header, card type 7 , on a new piece of coding paper.
2. Code the main chain first and then the lesser used branch paths. Since each address is allocated the first time it is encountered, this technique will produce better minimization.
3. Use the comments columns liberally. The X-6 edited listing will be more valuable if full comments are appended. Limit your comments to numbers and the alphabetics.
4. Use the card number as a cross reference to the box on the flow chart.
5. End each operation with an end-operation sentinel, card type 9.
6. Be sure all working storages are filled properly initially. Main storage is often filled with stop orders rather than zeroes.
7. Buffer tests must be inserted by the programmer when required. Accurate estimates can be made by consulting the section on 'Minimization'.

## PREPARATION FOR ASSEMBLY

1. Have all operations keypunched and verified.
2. Obtain any needed library routines and prepare specification cards.
3. Prepare card types $1,2,3,4,5$, and 10 if this has not already been done. Be sure to restrict the area used by the standard loading routine.
4. Arrange the input deck in the desired order. If the program is very large, place the most important operations first; they will get better minimization.
5. Sight check the separate operations to make certain that card types 7,8 , and 9 within each operation are identically punched in columns 3-5, (operation number).
6. Either manually or by machine, check that card numbers are ascending within operations with no omissions.

## ASSEMBLY

1. Follow the X-6 operating instructions.
2. Check the edited listing carefully, all detected input data errors are coded and tabulated in print word 01 on the listing. These errors must be corrected before debugging can commence.
3. The output program deckis complete in stacker zero of the Read-Punch Unit. Any cards in stacker 1 should be destroyed.

## 7. Operating Instructions

## LOADING AND ASSEMBLING

1. Load X-6 program deck. Successful stop is 67TTTT000T.
2. After X-6 is loaded, or earlier:
a. . Feed blank cards through to all stations of the RPU.
b. Advance paper in HSP so six free holes show above the paper holding clamps.
c. Put X-6 input program deck in the HSR.
3. To assemble a program:
a. Go on continuous, general clear, and run.
b. Successful stop is 678888 ccc .
c. Error stops are listed on the following pages along with error codes which do not stop the computer.
4. Get a memory dump to preserve the information accumulated during the assembly which will be useful for debugging.

The X-6 Memory Layout in Appendix II can be used to interpret the memory dump.

## ERROR CODES (THESE APPEAR ON LISTING)

| CODE | ORIGINATES IN OP. | MEANS |
| :---: | :---: | :---: |
| A | PTS | More than 400 perm. tags. <br> Address 9999 has been assigned. |
| B | TTS | More than 50 temp. tags. <br> Address 9999 has been assigned. |
| C | KWS | Address higher than K 399 or W 399 has been requested. <br> 9999 has been assigned. |
| D | MAR | No more storage -- have assigned 9999. |
| E | MAR | No two consecutive addresses free. Have assigned 9999. |
| F | STS | Nothing in specs table matches this "X" symbolic address. Absolute 9999 has been assigned. |
| G | AAR | An incorrect $a$ address. <br> Previous instruction had blanks in $m$ or $c$ part. This a should have been blank. This a has been processed properly the previous line must be fixed. |
| H | $\begin{gathered} \text { PDC } \\ (\mathrm{AC2}) \end{gathered}$ | Spaces in $m$ and $c$. Spaces in $m$ will be assumed to be in error. |
| 1 | ICA | Invalid instruction code. |

STOP CODES (IN M PART OF STP ORDER)

| CODE | ORIGINATES IN | MEANS |
| :---: | :---: | :---: |
| 0001 | GN2 | The card being diverted to HSR Stacker \#2 has failed to pass read check. Reposition cards and hit start to try again. |
| 0002 | GNC | Malfunction in HSR has caused overflow. Fix trouble. Hit start to try again. |
| 0003 | MCO | No label card (type 1). Prepare label card. Reposition input deck. Hit start to begin again. |
| 0004 | PSE | Too many specs for current library routine. Hit start to proceed. Error code F will appear later. |
| 0005 | PRN | Malfunction in printer has caused overflow. Fix trouble. Hit start to print current line. <br> (it was prn order that caused it) |
| 0006 | PUN | Malfunction in RPU. Fix trouble. Hit start to execute punch order. |
| 0007 | MC9 | Card type sequence error. Check last card read. If it is a type 7 card, hit start to get to next stop order. Go to c to process card. If it is type 8, go to $m$ of next stop order. |
| 0008 | PDC | Operation number on detail card is incorrect. Hit start and machine will stop on 67 order. Go to $m$ to process card. Go to $c$ to get next card. |
| 0009 | PDC | Card number on detail card incorrect. Same action as 0008 STOP. |
| 8888 | MCK | Final successful stop. <br> Follow normal operating instruction before hitting start if new assembly is wanted. |

## Appendix I

## PROBLEM SOLUTIONS

## Problem I Solution

| $a$ | op | m | c |
| :---: | :---: | :---: | :---: |
| $\Delta \Delta \Delta 1 \mathrm{~N}$ | LDA | $\Delta 3182$ |  |
|  | ADD | $\Delta 3178$ | $\Delta \Delta \Delta 2 \underline{O}$ |
| $\Delta \Delta \Delta 2 \underline{O}$ | STA | $\Delta 3210$ | $\Delta \Delta 271$ |
| $\Delta \Delta \Delta 2 \mathrm{P}$ | LDX |  | $\Delta \Delta \Delta 3 \mathrm{~N}$ |
|  |  | 00000 | 00001 |
| $\Delta \Delta \triangle 3 \mathrm{~N}$ | STX | $\Delta 3200$ | $\Delta \Delta \Delta 2 \underline{\mathrm{O}}$ |

Problem 2 Solution

| $a$ | $o p$ | $m$ | $c$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $\Delta \Delta \Delta 1 \mathrm{~N}$ | LDL | $W \Delta \Delta \Delta 2$ |  |  |
|  | MUL |  | $\Delta \Delta \triangle 2 N$ | Total deduc |
|  |  | ${ }^{600} \wedge^{0}$ | 00000 |  |
| $\Delta \Delta \Delta 2 N$ | LDX | $\Delta \Delta \triangle r A$ |  |  |
|  | LDA | $W \triangle \Delta \Delta 1$ |  |  |
|  | SUB | $\Delta \Delta \Delta r X$ |  |  |
|  | SUB | $W \triangle \Delta \Delta 3$ |  |  |
|  | ATL |  |  |  |
|  | MUL |  | $\triangle \Delta \triangle 3 N$ | Derive tax |
|  |  | $00200$ | 00000 |  |
| $\Delta \Delta \Delta 3 N$ | STA | $\triangle 4073$ |  | Store tax |

Problem 3 Solution


## Appendix

## X-6 MEMORY LAYOUT

A memory dump at the end of a successful assembly is desirable for debugging and patching of object programs.

| LOCATION | NAME | USE |
| :---: | :---: | :---: |
| 1200 | Table S8 | Valid mnemonic codes stored 20 words apart. |
| 1216 | Table S9 | Information words for each mnemonic code stored 20 words apart. |
| 2110-2117 | Table V3 | Two or three part interlace word position for 0 . |
| 2118-2130 | Table V4 | Two part interlace word position for $P$. |
| 2100-2109 | Table S5 | Interlace origins (from card type 4). |
| 2200 Band | 02 Interlace | Repunching of output cards which fail read check. |
| 2400-2449 | Table S3 | Temporary tags with absolute addresses. Cleared after every operation. No value after complete assembly. |
| 2450-24 65 | Table V2 | Two and three part interlace word positions for $H$ and $R$. |
| 2470-2479 | Table S6 | Interlace origins (from card type 4). |
| 2480-2509 | Table 57 | Table origins and increments (from card type 5). |
| 2520-2539 | Table VI | $X-6$ equivalents for last set of specifications. |
| 2540-2559 | Table vo | Specifications. Cleared after every operation. No value after complete assembly. |
| 2600-2999 | Table S4 | ```K and W addresses and absolute addresses are stored as follows: 2600 KO and WO as OKKKKOWWWW 2601 KI and WI as OKKKKOWWWW``` |
| 3000-3199 | Table 52 | Addresses of permanent tags in same order as Table SI, stored as: OaaaOaaaa Left half-words used for first 200 tagaddresses, then right half-words are filled. |


| LOCATION | NAME | USE |
| :---: | :---: | :---: |
| 3200-3599 | Table si | Permanent tags. <br> The 5 character alpha-numeric tag is stored as zzzzznnnnn. One tag per word. |
| 3600-3799 | Table so | Storage availability. Each word of table represents a band relative address, 0-199. The 20 bits in the left halfword are zero for unused or 1 for used representing the 20 standard access bands. The 20 bits in the right half of words 3600-3649 represent high-speed access storage. Addresses 4000, 4050, 4100 and 4150 are included in first digit of right half-word. Right half of words 3650-3799 are unused. |
| 3800 Band | PO Interlace | Header for X-6 listing. |
| 4000 Band | HO Interlace | High-Speed Reader read-in area. |
| 4200 Band | 01 Interlace | Output punching area. |
| 4200 Band | RO Interlace | Read-Punch Unit read-in area. |
| 4400 Band | PI Interlace | Detail lines for $\mathrm{X}-6$ listing. |
| 000-0199 | Restricted | Used to load X-6 and later filled with memory dump routine. |

## Appendix III

## sample listing

The following is a sample of the listing produced by X-6 which affords the programmer a detailed correlation of computerand X - 6 code



[^0]:    *The clock is a counter whose value lies between 000 and 199. The value increases as each instruction is assigned to storage. The function of the clock is to indicate the current band level.

