

## VOLUME I OF VI

OCTOBER 1968

## INTRODUCTION

This manual contains instructions for operation and maintenance of the CP-818A/U Digital Data Computer. It is one of a series of manuals which contain operation and maintenance instructions for the AN/GYK-9A(V) Data Processing Set.

Chapter 1 describes the equipment and its purpose; Chapter 2 contains installation instructions; Chapter 3 the operating instructions; and Chapter 4 principles of operation. Chapter 5 contains preventive maintenance procedures required to maintain the equipment in operational readiness. Chapter 6 contains corrective maintenance procedures, Chapter 7 an illustrated parts breakdown, Chapter 8 the functional schematics, and Chapter 9 wiring information. Chapter 10 contains maintenance routines, and Chapter 11 contains diagnostic tests. These chapters are contained in the following volumes.

| Chapter |  | Volume |
| :--- | :--- | :--- |
| 1 |  | Description of Equipment |
| 2 | Installation | I |
| 3 | Operating Instructions | I |
| 4 | Principles of Operation | I |
| 5 | Preventive Maintenance | I |
| 6 | Corrective Maintenance | I |
| 7 | Ilustrated Parts Breakdown | I |
| 8 | Functional Schematics | I |
| 9 | Wire Tabulations | II |
| 10 | Maintenance Routines | III |
| 11 | Diagnostic Routines | IV |
|  |  | V, VI |

RECORD OF CHANGES

| IDENTIFICATION OF <br> CORRECTION OR CHANGE <br> AND REG. NO. (IF ANY) | DATE ENTERED | BY WHOM ENTERED <br> (SIGNATURE; RANK OR <br> RATE; NAME OF COMMAND) |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## WARNING

# high voltage 

IS USED IN THE OPERATION OF THIS EQUIPMENT

# DEATH ON CONTACT 

MAY RESULT IF OPERATING PERSONNEL FAIL TO OBSERVE SAFETY PRECAUTIONS

## Mouth-to-Mouth (Mouth-to-Nose) Method of

## ARTIFICIAL RESPIRATION

If there is foreign matter visible in the mouth, wipe it out quickly with your fingers or a cloth wrapped around your fingers.
a. Tllt the head back so the chin is pointing upward (Fig. 1). Pull or push the jaw into a juttingout position (Fig. 2 and 3).
These maneuvers should relive obstraction of the airway by moving the base of the tongue away from the back of the throat.

b. Open your mouth wide and place it tightly over the victim's mouth. At the same time pinch the victim's nostrils shut (Fig. 4) or close the nostrils with your cheek (Fig. 5). Or close the victim's and place your mouth over the nose (Fig. 6). Blow into the Fictim's mouth or nose. (Air may be blown through the victim's teeth, even though they may be clenched.) The first blowing efforts should determine whether or not obstruction exdsts.


Fig. 5
C. Remove your mouth, turn your head to the side, and listen for the return rush of air that indicates air exchange. Repeat the blowing effort. For an adult, blow Figorously at the rate of about 12 breaths per minute. For a child, take relatively shallow breaths appropriate for the child's size, at the rate of about 20 per minute.
d. If you are not getting air exchange, recheck the head and jaw position (Fig. 1 or Fig. 2 and Fig. 3). If you still do not get air exchange, quickly turn the victim on his side and administer several sharp blows between the shoulder blades in the hope of dislodging foreign matter (Fig. 7).
Again sweep your fingers through the Flitim's mouth to remove foreign matter.


Those who do not wish to come in contact with the person may hold a cloth over the victim's mouth or nose and breathe through it. The cloth does not greatly affect the exchange of air.

# Holger-Nielson Method of ARTIFICIAL RESPIRATION 



1 POSITION OF THE SUBJECT: Place the subject in the face down, prone position. Bend his elbows and place the hands one upon the other. Turn his face to one side, placing the cheek upon his hands.
2 POSITION OF THE OPERATOR: Kneel on either the right or left knee at the head of the subject, facing him. Place the knee at the side of the subject's head close to the forearm. Place the opposite foot near the elbow. If it is more comfortable, kneel on both knees, one on either side of the subject's head. Place your hands upon the flat of the subject's back in such a way that the palms lie just below a line running between the armpits. With the tips of the thumbs just touching, spread the fingers downward and outward.
3 COMPRESSION PHASE: Rock forward until the arms are approximately vertical and allow the weight of the upper part of your body to exert slow, steady, even pressure downward upon the hands. This forces air out of the lungs. Your elbows should be kept straight and the pressure exerted almost directly downward on the back.
4 EXPANSION PHASE: Release the pressure, avoiding a final thrust, and commence to rock slowly, backward. Place your hands upon the subject's arms just above his elbows, and draw his arms upward and toward you. Apply just enough lift to feel resistance and tension at the subject's shoulders. Do not bend your elbows, and as you rock backward the subject's arms will be drawn towards you. Then drop the arms gently to the ground. This completes the full cycle. The arm-lift expands the chest by pulling on the chest muscles, arching the back, and relieving the weight on the chest.
The cycle should be repeated 12 times per minute at a steady, uniform rate. The compression and expansion phases should occupy about equal time; the release period being of minimum duration.
5 ADDITIONAL RELATED DIRECTIONS: It is important that artificial respiration, when needed, should be started quickly. There should be a slight inclination of the body in such a way that fluid drains better from the respiratory passage. The head of the subject should be extended, not flexed forward, and the chin should not sag leat obstruction of the respiratory passages occur.
A check should be made to ascertain that the tongue or foreign objects are not obstructing the passages. These aspects can be cared for when placing the subject into position or shortly thereafter, between cycles.
A smooth rhythm in performing artificial respiration is desirable, but split-second timing is not essential. Shock should receive adequate attention, and the subject should continae to rest after resuscitation until seen by a physician or until recovery seems assured.

## TABLE OF CONTENTS

## CHAPTER 1

## DESCRIPTION OF EQUIPMENT

Section Paragraph ..... Page
I CLASSIFICATION
Classification of Equipment ..... 1-1 ..... 1-1
II FUNCTIONAL DESCRIPTION
System Description ..... 1-2 ..... 1-1
CP-818A/U Computer ..... 1-3 ..... 1-1
Control Section ..... 1-3a ..... 1-3
Arithmetic Section ..... 1-3b ..... 1-3
Input/Output Section ..... 1-3c ..... 1-3
Memory Section ..... $1-3 \overline{\mathrm{~d}}$ ..... 1-4
Power Section $1-3 e$ ..... 1-4
III PHYSICAL DESCRIPTION
Physical Characteristics ..... 1-4 ..... 1-4
Technical Characteristics ..... 1-5 ..... 1-4
Instruction Repertoire ..... 1-6 ..... 1-10
Assigned Memory Addresses ..... 1-7 ..... 1-10
CHAPTER 2
INSTALLATION
I INSTALLATION PROCEDURES Site Selection ..... 2-1 ..... 2-1
Inspection ..... 2-2 ..... 2-1
Mounting ..... 2-3 ..... 2-1
Cabling Connections ..... 2-4 ..... 2-3
Power ..... 2-4a ..... 2-3
Ground ..... 2-4b ..... 2-4
Signal ..... $2-4 \mathrm{c}$ ..... 2-5
II ADJUSTMENTS
Power ..... 2-5 ..... 2-11

CP-818A/U
TABLE OF CONTENTS (continued)

## Section

Paragraph
III REPACKING AND STORAGE
Repacking
2-6
2-11
Storage
2-7
2-12

## CHAPTER 3

## OPERATING INSTRUCTIONS

I CONTROLS AND INDICATORS
Operator Controls and Indicators $\quad 3-1 \quad 3-1$
Power Control Panel
Logic Panel A1A3
Logic Panel A2A3
Console Input Bit Switch
3-1a
3-1
$3-1 \overline{\mathrm{~b}}$
3-1

Console Inut Bit Switch
$3-1 \bar{c} \quad 3-1$

II OPERATING PROCEDURES
Energizing
Master Clear
3-2
3-16
3-3
3-16
Mode of Operation $\quad 3-4 \quad 3-18$
RUN Mode
OP STEP Mode
3-4a
3-18
PHASE STEP Mode
$3-4 \bar{b}$
3-18
Program Loading
$3-4 \mathrm{c}$
3-19
Program Loading
Emergency Operation
3-5 $\quad 3-20$
Power Off
3-6
3-21
Computer Faults
3-6a
3-21
De-energizing.
$3-6 \overline{\mathrm{~b}}$
3-21
De-energizing
$3-7^{-}$
3-22
III OPERATOR ADJUSTMENTS AND MAINTENANCE
Adjustments
3-8
3-23
Maintenance
3-9
3-23

CHAPTER 4
PRINCIPLES OF OPERATION
I INSTRUCTION REPERTOIRE
General
4-1
4-1

## TABLE OF CONTENTS (continued)

Section Paragraph Page
Group I Instructions 4-2 ..... 4-3
Formats 4-2a ..... 4-3
Descriptions ..... 4-2b ..... 4-4
Group II Instruction ..... 4-3 ..... 4-10
Format 4-3a ..... 4-10
Description ..... 4-3 ..... 4-13
Group III Instructions ..... 4-4 ..... 4-14
Format 4-4a ..... 4-14
Descriptions 4-4b ..... 4-15
Group IV Instructions ..... 4-5 ..... 4-16
Formats ..... 4-5a ..... 4-16
Descriptions 4-5b ..... 4-17
Group V Instruction ..... 4-6 ..... 4-19
Format 4-6a ..... 4-19
Description ..... 4-6b ..... 4-19
Group VI Instruction 4-7 ..... 4-20
Format 4-7a ..... 4-20
Description ..... 4-7b ..... 4-21
Group VII Instructions ..... 4-8 ..... 4-25
Format4-8a4-25
Description $4-8 \bar{b}$ ..... 4-25
Group VIII Instruction ..... 4-9 ..... 4-26
Format 4-9a ..... 4-26
Description $4-9 \bar{b}$ ..... 4-26
II BLOCK DIAGRAM DESCRIPTION General ..... 4-10 ..... 4-26
Control Section ..... 4-11 ..... 4-26
Computer Control 4-11a ..... 4-27
Timing Circuits ..... 4-11b ..... 4-27
Sequence Circuits 4-11c ..... 4-27
Function Circuits 4-11d ..... 4-28
Shift Circuits ..... 4-11e ..... 4-28
Address Circuits ..... 4-11f ..... 4-28
Data Transfer Circuits 4-11g ..... 4-29
M-Register 4-11h ..... 4-29
Status Circuits 4-11i ..... 4-30
Fault Circuits $4-11 \overline{\mathrm{j}}$ ..... 4-30

TABLE OF CONTENTS (continued)

Section
Arithmetic Section
X-Register
D-Register
Adder
A-Register
U-Register
Input/Output Section
Input/Output Control
Input/Output Requests
Input/Output Priority
Data Input Gates
Address Input Gates
C-Register
Acknowledge
Memory Section
Main Memory
Main Memory Control
Address Translator
Read, Write, and Inhibit Current Generators
Bootstrap Memory
Power Section

III FUNCTIONAL DESCRIPTION
Control Section
Computer Control

Timing Circuits
Sequencer Circuits
Function Circuits
Shift Circuits
Address Circuits
Data Transfer Circuits
Status Circuits
Fault Circuits
Arithmetic Section
Functional Sections
Description of Operation

Paragraph Page
4-12 4-30
4-12a 4-30
4-12 $\overline{\mathrm{b}}$ 4-30
4-12c 4-31
4-12 $\overline{\mathrm{d}}$ 4-31
4-12e $\quad 4-31$
4-13 4-31
4-13a 4-31
4-13
4-13 $\overline{\mathrm{c}} \quad 4-32$
4-13 $\overline{\mathrm{d}} \quad 4-32$
4-13e 4-32
4-13 $\overline{\mathrm{f}} \quad 4-32$
4-13 $\bar{g} \quad 4-32$
4-14 4-33
4-14a 4-33
$4-14 \overline{\mathrm{~b}} \quad 4-33$
4-14 $\overline{\mathrm{c}} \quad 4-33$
4-14d 4-33
4-14 $\overline{\mathrm{e}} \quad 4-33$
4-15 $\quad 4-34$

| $4-16$ | $4-34$ |
| :--- | :--- |
| $4-16 \overline{\mathrm{a}}$ | $4-34$ |
| $4-16 \overline{\mathrm{~b}}$ | $4-37$ |
| $4-16 \overline{\mathrm{c}}$ | $4-44$ |
| $4-16 \overline{\mathrm{~d}}$ | $4-48$ |
| $4-16 \overline{\mathrm{e}}$ | $4-50$ |
| $4-16 \overline{\mathrm{f}}$ | $4-72$ |
| $4-16 \overline{\mathrm{~g}}$ | $4-75$ |
| $4-16 \overline{\mathrm{~h}}$ | $4-80$ |
| $4-16 \overline{\mathrm{i}}$ | $4-82$ |
| $4-17$ | $4-83$ |
| $4-17 \overline{\mathrm{a}}$ | $4-83$ |
| $4-17 \underline{\mathrm{~b}}$ | $4-92$ |

## TABLE OF CONTENTS (continued)

Section
Input/Output Section
Interface
Functional Sections
Description of Operation
Memory Section
Main Memory
Main Memory Control
Address Translation
Memory Drive Circuits
Sense Amplifiers
Bootstrap Memory
Power Section
Control and AC Distribution
DC Supplies and Distribution
Fault Indicator Control Circuits
IV INSTRUCTION TIMING
Instruction Timing Charts
V FUNCTIONAL SYMBOLS AND TERMS
Logic Symbology
Tagging Lines
Signal Line Information
Connector and Test Point Information
Indicator-Switch
Chassis Maps
Abbreviations

Paragraph
$4-18 \quad \frac{\text { Page }}{4-102}$
4-18a 4-104
4-18 $\bar{b}$ 4-109
4-18 $\overline{\mathrm{c}} \quad 4-146$
4-19 ${ }^{-}$4-154
4-19a 4-154
4-19 $\overline{\mathrm{b}}$ 4-163
4-19 $\bar{c}$ 4-165
4-19 $\overline{\mathrm{d}}$ 4-165
4-19e $\quad 4-166$
4-19 $\overline{\mathrm{f}}$ 4-166
$4-20^{-} \quad 4-167$
4-20a $4-167$
$4-20 \overline{\mathrm{~b}} \quad 4-169$
4-20 $\overline{\mathrm{c}} \quad 4-169$

4-21 4-171

4-22 4-238
4-22a 4-238
$4-22 \overline{\mathrm{~b}} \quad 4-240$
4-22 $\bar{c}$ 4-241
4-22 $\overline{\mathrm{d}}$ 4-241
$4-23^{-}$4-242
4-24 4-242

## CHAPTER 5

PREVENTIVE MAINTENANCE
I GENERAL

| Tools and Test Equipment | $5-1$ | $5-1$ |
| :--- | :--- | :--- |
| Maintenance Schedules | $5-2$ | $5-2$ |
| Logic Maintenance | $5-2 \mathrm{a}$ | $5-2$ |
| Cleaning | $5-2 \bar{b}$ | $5-2$ |
| Power Checks | $5-3$ | $5-2$ |

TABLE OF CONTENTS (continued)

Section
II SERVICING
Drawer Access and Removal
Logic and Memory
Power Supply
Replacement Procedures
Printed Circuit Cards
Indicator-Switch
Power Panel
Fuses
Wiring
Adjustments
Master Clock
Memory-Protect Voltage Adjustment

Paragraph Page

| $5-4$ | $5-4$ |
| :--- | ---: |
| $5-4 \mathrm{a}$ | $5-4$ |
| $5-4 \overline{\mathrm{~b}}$ | $5-6$ |
| $5-5$ | $5-7$ |
| $5-5 \mathrm{a}$ | $5-7$ |
| $5-5 \mathrm{~b}$ | $5-7$ |
| $5-5 \overline{\mathrm{c}}$ | $5-8$ |
| $5-5 \overline{\mathrm{~d}}$ | $5-9$ |
| $5-5 \underline{\mathrm{e}}$ | $5-12$ |
| $5-6$ | $5-13$ |
| $5-6 \mathrm{a}$ | $5-13$ |
| $5-6 \underline{\mathrm{~b}}$ | $5-16$ |

5-4
5-6
5-7
5-7
5-7
5-8
5-9
5-12
5-13
5-13
5-16

CHAPTER 6

## CORRECTIVE MAINTENANCE

I GENERAL

| Tools and Test Equipment | $6-1$ | $6-1$ |
| :--- | :--- | :--- |
| Maintenance Routines and Diagnostic Tests | $6-2$ | $6-1$ |

II TROUBLESHOOTING
Observable Symptoms 6-3 6-1

Sectional Troubleshooting 6-4 6-4
Power Section 6-4a 6-4
Memory Section
$6-4 \overline{\mathrm{~b}} \quad 6-6$
Logic Section
$6-4 \underline{c} \quad 6-18$
III ADJUSTMENTS
Memory Circuits 6-5 6-22
Initial Setup 6-5a 6-23
Inhibit Current Adjustment 6-5馬 6-24
X-Axis Read and Write Current
Adjustment 6-5c 6-26
Y-Axis Read and Write Current
Adjustment 6-5d 6-26

Memory to Z Strobe (Read Strobe)
Adjustment
6-5e
6-27

TABLE OF CONTENTS (continued)


TABLE OF CONTENTS (continued)

## CHAPTER 9 (VOLUME III)

WIRE TABULATIONS

Section
$\underline{\text { Paragraph } \quad \underline{\text { Page }}}$
I GENERAL General

II USE OF TABLES
Type One Tables
9-2
9-1
Type Two Tables
9-1
9-1

CHAPTER 10 (VOLUME IV)
MAINTENANCE ROUTINES

| Introduction to Maintenance Routines | $10-1$ | $10-1$ |
| :--- | :--- | ---: |
| General Program Descriptions | $10-2$ | $10-1$ |
| Computer Logic Test | $10-2 \overline{\mathrm{a}}$ | $10-1$ |
| Input/Output Test | $10-2 \overline{\mathrm{~b}}$ | $10-7$ |
| Auxiliary Computer Test | $10-2 \overline{\mathrm{c}}$ | $10-8$ |
| Memory Test | $10-2 \overline{\mathrm{~d}}$ | $10-8$ |
| Operating Procedures | $10-3$ | $10-8$ |
| Equipment Preparation and Program |  |  |
| Loading | $10-3 \mathrm{a}$ | $10-8$ |
| Computer Logic Test Execution | $10-3 \overline{\mathrm{~b}}$ | $10-10$ |
| Adder Test Execution | $10-3 \overline{\mathrm{c}}$ | $10-14$ |
| Input/Output Test Execution | $10-3 \overline{\mathrm{~d}}$ | $10-38$ |
| Auxiliary Computer Test Execution | $10-3 \overline{\mathrm{e}}$ | $10-49$ |
| Memory Test Execution | $10-3 \overline{\mathrm{f}}$ | $10-50$ |
| Test and Subroutine Descriptions | $10-4$ | $10-56$ |
| Logic Test Descriptions | $10-4 \mathrm{a}$ | $10-56$ |
| Input/Output Test Descriptions | $10-4 \overline{\mathrm{~b}}$ | $10-86$ |
| Auxiliary Computer Test Descriptions | $10-4 \overline{\mathrm{c}}$ | $10-99$ |
| Memory Test Descriptions | $10-4 \overline{\mathrm{~d}}$ | $10-101$ |
| Program Flow Charts | $10-5$ | $10-108$ |
| Program Listing | $10-6$ | $10-327$ |

TABLE OF CONTENTS (continued)

## CHAPTER 11

## DIAGNOSTIC ROUTINES

|  |  | Paragraph | Page |
| :---: | :---: | :---: | :---: |
| I | GENERAL INFORMATION |  |  |
|  | Introduction to Diagnostic Routines | 11-1 | 11-1 |
|  | Chapter Content and Organization | 11-2 | 11-1 |
|  | General Information | 11-2a | 11-1 |
|  | Operating Instructions | 11-2 $\overline{\mathrm{b}}$ | 11-1 |
|  | Diagnostic Test Data | 11-2 ${ }^{\text {c }}$ | 11-2 |
|  | Program Listing | 11-2 ${ }^{\text {d }}$ | 11-2 |
|  | Program Description | 11-3 | 11-2 |
|  | Processor-Input/Output Diagnostic Test | 11-3a | 11-2 |
|  | Memory Diagnostic Test | 11-3配 | 11-6 |
|  | Test Equipment Required | 11-4 | 11-6 |
|  | Guide to Proper Use of Diagnostic Routines | 11-5 | 11-7 |
|  | Required Reading | 11-5a | 11-7 |
|  | Test Procedures | 11-5 $\overline{\mathrm{b}}$ | 11-7 |
|  | Fault Isolation/Correction Tables | 11-5 ${ }^{\text {c }}$ | 11-8 |
|  | Glossary of Unique Terms | 11-6 | 11-10 |
| II | OPERATING INSTRUCTIONS |  |  |
|  | General | 11-7 | 11-12 |
|  | Pre-Load Investigation Instructions | 11-8 | 11-13 |
|  | Program Loading Procedures | 11-9 | 11-16 |
|  | Loading the Processor-Input/Output |  |  |
|  | Diagnostic Test (CHIP) | 11-9a | 11-16 |
|  | Loading the Memory Diagnostic |  |  |
|  | Test (MDEE) | $11-9 \mathrm{~b}$ | 11-17 |
|  | Program Execution Instructions | 11-10 | 11-19 |
|  | Procedure for Executing Processor |  |  |
|  | Portion of CHIP | 11-10a | 11-19 |
|  | Procedure for Executing Selected |  |  |
|  | Input/Output Subtests | 11-10b | 11-20 |
|  | CHIP Recycling Options | 11-10c | 11-23 |
|  | Memory Test Execution Procedure | 11-10 ${ }^{\text {d }}$ | 11-27 |
|  | Error Indications and General Fault |  |  |
|  | Isolation Procedures | 11-11 | 11-28 |

CP-818A/U

TABLE OF CONTENTS (continued)
CHAPTER 11
DIAGNOSTIC ROUTINES


## TABLE OF CONTENTS (continued)

CHAPTER 11

## DIAGNOSTIC ROUTINES

Section

| Paragraph |  | Page |
| :--- | :--- | :--- |
| $11-17 \underline{a}$ |  | $11-453$ |
| $11-17 \mathrm{~b}$ |  | $11-479$ |
| $11-17 \underline{c}$ |  | $11-488$ |

## VOLUME VI

Arithmetic Test Error Stops
Preliminary Error Stop Isolation Procedure
Half-Subtract Subtest Error Stops Main Adder Subtest Error Stops
Borrow Input Subtest Error Stops
Borrow Enables Subtest Error Stops
Scale/Multiply/Divide/Shift Until
Different Test Error Stops
Error Stop, P = 30777 or 31000
Error Stop, P = 31005 or 31006
Error Stop, $P=31016$ or $31017{ }^{\text { }}$
Error Stop, P = 31027 or 31030
Error Stop, P = 31035 or 31036
Error Stop, P = 31054 or 31055
Error Stop, P = 31112 or 31113
Error Stop, P = 32026
Command Test Error Stops
Error Stop, P = 31434 thru 31437
Error Stop, P = 31443 thru 31447
Error Stop, $P=31453$
Error Stop, P = 31461 or 31462
Error Stop, P $=31467$
Error Stop, $\mathrm{P}=31464,31473$, or 31474
Error Stop, $P=31500$ or 31501
Error Stop, P = 31507 or 31510

11-18
11-18a
11-569
$11-18 \bar{b} \quad 11-569$
$11-18 \bar{c}$
11-579
$11-18 \overline{\mathrm{~d}}$
11-596
$11-18 \overline{\mathrm{e}} \quad 11-603$
11-19 11-606
11-19a 11-606
$11-19 \overline{\mathrm{~b}} \quad 11-608$
$11-19 \overline{\mathrm{c}} \quad 11-609$
$11-19 \overline{\mathrm{~d}} \quad 11-611$
$11-19 \overline{\mathrm{e}} \quad 11-612$
$11-19 \overline{\mathrm{f}} \quad 11-615$
$11-19 \mathrm{~g} \quad 11-616$
$11-19 \underline{h} \quad 11-618$
$11-20^{-} \quad 11-619$
$11-20 \mathrm{a}$ 11-619
$11-20 \overline{\mathrm{~b}} \quad 11-622$
$11-20 \overline{\mathrm{c}}$ 11-623
$11-20 \overline{\mathrm{~d}} \quad 11-624$
$11-20 \mathrm{e} \quad 11-625$
$11-20 \overline{\mathrm{f}} \quad 11-626$
$11-20 \mathrm{~g}$
11-627
11-20

11-628

## TABLE OF CONTENTS (continued)

## CHAPTER 11

DIAGNOSTIC ROUTINES

Section

Error Stop, P = 31514 or 31515
Error Stop, $P=31523$
Error Stop, P = 31527 or 31530
Error Stop, $P=31536$ thru 31543
Error Stop, P = 31552 or 31553
Error Stop, P = 31560 or 31561
Error Stop, $P=31565$ or 31566
Error Stop, P = 31573 or 31574
Error Stop, P = 31600 thru 31607
Error Stop, $P=31613$ thru 31626
Error Stop, $P=31632$ or 31633
Error Stop, P = 31637 or 31640
Error Stop, $P=31642$ or 31646
Error Stop, $P=31652$ or 31655
Error Stop, $P=31666$ or 31667
Error Stop, P = 31672 or 31675
Error Stop, P = 31701 or 31702
Input/Output Test Error Stops
Paragraph
Page

| 11-20i | 11-629 |
| :---: | :---: |
| 11-20j | 11-630 |
| 11-20k | 11-631 |
| 11-201 | 11-632 |
| 11.20 m | 11-633 |
| 11-20n | 11-634 |
| 11-20o | 11-637 |
| 11-20p | 11-638 |
| 11-20q | 11-639 |
| 11-20r | 11-641 |
| 11-20s | 11-642 |
| 11-20t | 11-643 |
| 11-20u | 11-644 |
| 11-20v | 11-645 |
| 11-20w | 11-646 |
| 11-20x | 11-647 |
| 11-20y | 11-648 |
| 11-21 | 11-649 |

Magnetic Tape Channel Subtest
Error Stops
11-21a $\quad 11-649$
Auxiliary Computer Channel Subtest
Error Stops
Printer-Punch Channel Subtest
Error Stops
Paper Tape Channel Subtest Error
Stops
Console Channel Subtest Error
Stops
Inter rupt Subtest Error Stops
Memory Test Error Stops

| $11-21 \underline{e}$ | $11-788$ |
| :--- | :--- |
| $11-21 \bar{f}$ | $11-837$ |
| $11-22$ | $11-849$ |
|  |  |
| $11-22 \underline{a}$ | $11-850$ |

Bootstrap Evaulation Subtest Error
Stops
11-22b
11-880

TABLE OF CONTENTS (continued)

## CHAPTER 11

## DIAGNOSTIC ROUTINES

| Section |  | $\underline{\text { Paragraph }}$ | Page |
| :---: | :---: | :---: | :---: |
|  | Worst Pattern 0 thru 57 and 100 thru |  |  |
|  | 1777 Subtest Error Stops. | 11-22c | 11-896 |
|  | Worst Pattern 02000 thru 37777 Subtest |  |  |
|  | Error Stops | 11-22d | 11-907 |
| IV | PROGRAM LISTINGS |  |  |
|  | Description of Program Listings | 11-23 | 11-918 |

## LIST OF ILLUSTRATIONS

## VOLUME 1

| Figur | No. $\quad$ Description | Page |
| :---: | :---: | :---: |
| 1-1 | CP-818A/U Digital Data Computer (Frontispiece) | xlvi |
| 1-2 | Simplified System Block Diagram | 1-2 |
| 1-3 | Assembly Locations | 1-5 |
| 1-4 | Assembly Numbering | 1-6 |
| 1-5 | Logic Drawer A2 | 1-7 |
| 1-6 | Memory Drawer A3 | 1-8 |
| 1-7 | Power Supply PS1 | 1-9 |
| 2-1 | CP-818A/U Dimensional Data | 2-2 |
| 2-2 | Input/Output Signal Connectors | 2-5 |
| 3-1 | Power Control Panel | 3-2 |
| 3-2 | Logic Panel A1A3 | 3-6 |
| 3-3 | Logic Panel A2A3 | 3-9 |
| 3-4 | Console Input Bit Switch Location | 3-17 |
| 4-1 | Group I Instruction Word Formats and Index Word Format | 4-4 |
| 4-2 | Examples of Instruction Address Modification | 4-5 |
| 4-3 | RCA Control Word Format | 4-8 |
| 4-4 | Shift Instruction Word Format | 4-11 |
| 4-5 | Group III Instruction Word Format | 4-15 |
| 4-6 | Group IV Instruction Word Formats | 4-16 |
| 4-7 | Group V Instruction Word Format | 4-19 |
| 4-8 | Group VI Instruction Word Format | 4-20 |
| 4-9 | Group VII Instruction Word Format | 4-25 |
| 4-10 | Group VIII Instruction Word Format | 4-26 |
| 4-11 | Computer Control Switches and Circuits | 4-35 |
| 4-12 | Master Clock Output | 4-38 |
| 4-13 | Main Timing Chain, Timing Diagram | 4-41 |
| 4-14 | Main Timing Chain Outputs | 4-42 |
| 4-15 | P-Register Operations | 4-42 |
| 4-16 | Sequencer Circuits | 4-47 |
| 4-17 | Typical Function Translation Circuit | 4-49 |
| 4-18 | Left Shifting Sequences | 4-51 |
| 4-19 | Standard Shift Mode, Type 00 or 01 (SCN, SAN, SCR, SAR), Flow Diagram | 4-52 |
| 4-20 | Standard Shift Mode, Type 10 or 11 (SXN, SLN, SXR, SLR), Flow Diagram | 4-53 |
| 4-21 | RCA-Mode Control Word Format | 4-54 |

LIST OF ILLUSTRATIONS (continued)

| Figure | No. | Description |
| :--- | :--- | ---: |
|  | Page |  |
| $4-22$ | Shift Left, RCA-Mode (SCD, SAD), Flow Diagram |  |
| $4-23$ | Shift Left, RCA-Mode (SXD, SLD), Flow Diagram | $4-55$ |
| $4-24$ | Shift Until Different (SUD), Flow Diagram | $4-57$ |
| $4-25$ | Right Shifting Sequences | $4-59$ |
| $4-26$ | Scale Accumulator (SCA), Flow Diagram | $4-61$ |
| $4-27$ | Scale Index and Accumulator (SCL), Flow Diagram | $4-63$ |
| $4-28$ | Multiply (MUL) Flow Diagram | $4-63$ |
| $4-29$ | Multiply (MUL) Operation Shifting Sequence | $4-65$ |
| $4-30$ | Divide (DIV) Flow Diagram | $4-66$ |
| $4-31$ | Divide (DIV) Operation Shifting Sequence | $4-68$ |
| $4-32$ | Address Circuits | $4-69$ |
| $4-33$ | Typical Register Enable Circuit | $4-73$ |
| $4-34$ | Parity and Associated Circuits | $4-76$ |
| $4-35$ | Arithmetic Section, Functional Block Diagram | $4-79$ |
| $4-36$ | Half-Subtracter | $4-84$ |
| $4-37$ | Borrow Generator | $4-88$ |
| $4-38$ | Difference Generator | $4-89$ |
| $4-39$ | Control Word and Index Word Updating | $4-91$ |
| $4-40$ | P-Register Incrementing | $4-93$ |
| $4-41$ | Index Register Address Modification | $4-95$ |
| $4-42$ | B-Register Address Modification | $4-95$ |
| $4-43$ | Add One to Memory | $4-96$ |
| $4-44$ | Add Constant to Memory | $4-96$ |
| $4-45$ | Add A and B-Register Contents | $4-97$ |
| $4-46$ | Add, Subtract Memory Contents and A-Register Contents | $4-98$ |
| $4-47$ | Logical Negation, Instruction 01 | $4-98$ |
| $4-48$ | Logical Multiply, A-Register | $4-100$ |
| $4-49$ | Exchange | $4-100$ |
| $4-50$ | Clear Add | $4-101$ |
| $4-51$ | Peripheral Equipment | $4-101$ |
| $4-52$ | Computer - TCU Unit Interface | $4-103$ |
| $4-53$ | Computer - RD-277A Interface | $4-105$ |
| $4-54$ | Computer - PCU Interface | $4-105$ |
| $4-55$ | Computer - Console Interface | $4-106$ |
| $4-56$ | Computer - Auxiliary Computer Interface | $4-106$ |
| $4-57$ | Input/Output Section, Functional Block Diagram | $4-107$ |
| $4-58$ | Input/Output Control Word Format | $4-110$ |
| $4-59$ | Input/Output Sequences | $4-112$ |
|  | $4-114$ |  |
| 4 |  |  |

## LIST OF ILLUSTRATIONS (continued)

| Figure No. | Pescription | Page |
| :--- | :--- | ---: |
|  | 8-Microsecond Data Transfer Cycles | $4-126$ |
| $4-60$ | 12-Microsecond Data Transfer Cycle | $4-127$ |
| $4-61$ | 16-Microsecond Data Transfer Cycle | $4-128$ |
| $4-62$ | Input Data Path, Consoles and RD-277A | $4-133$ |
| $4-63$ | Input Data Path, Consoles, TCU, RD-277A, and |  |
| $4-64$ | Auxiliary Computer | $4-134$ |
|  |  |  |
| $4-65$ | Output Data Path, Consoles, PCU, RD-277A (8-Bit |  |
|  | Mode), Auxiliary Computer (EF) and TCU (EF) | $4-136$ |
| $4-66$ | Output Data Path, TCU, RD-277A, and Auxiliary |  |
|  | Computer (6-Bit Mode) | $4-137$ |
| $4-67$ | Time-Base-Interrupt Control Word Formats | $4-140$ |
| $4-68$ | Interrupt Operation Flow Diagram | $4-140$ |
| $4-69$ | RD-277A I/O Enable Circuit and Associated Circuits | $4-140$ |
| $4-70$ | Intercomputer Cabling | $4-151$ |
| $4-71$ | Intercomputer Interface | $4-151$ |
| $4-72$ | Typical Magnetic Core | $4-156$ |
| $4-73$ | Reading and Restoring a Core in the One State | $4-157$ |
| $4-74$ | Reading and Restoring a Core in the Zero State | $4-157$ |
| $4-75$ | Writing a One into a Core that was in the Zero State | $4-158$ |
| $4-76$ | Writing a Zero into a Core that was in the One State | $4-158$ |
| $4-77$ | Core Addressing | $4-162$ |
| $4-78$ | Memory Cycle Timing | $4-164$ |
| $4-79$ | Bootstrap Block Diagram | $4-168$ |
| $4-80$ | Bootstrap Operation | $4-168$ |
| $4-81$ | Tagging Lines | $4-238$ |
| $4-82$ | Signal Lines | $4-240$ |
| $4-83$ | Logic States | $4-240$ |
| $4-84$ | Connector and Test Point Location | $4-241$ |
| $4-85$ | Indicator-Switch Module | $4-241$ |
| $4-86$ | Chassis Map Card Location | $4-242$ |
| $5-1$ | Master Clock Waveforms | $5-13$ |
| $5-2$ | Master Clock Adjustment | $5-15$ |
| $6-1$ | Memory Waveforms | $6-25$ |
| $7-1$ | CP-818A/U Digital Data Computer | $7-8$ |
| $7-2$ | Upper Cabinet | $7-12$ |
| $7-3$ | Lower Cabinet | $7-18$ |
| $7-4$ | Hood Assembly | $7-22$ |
| $7-5$ | Digital to Digital Converter | $7-26$ |
|  |  |  |

## LIST OF ILLUSTRATIONS (continued)

| Figure No | . Description | Page |
| :---: | :---: | :---: |
| 7-6 | Memory Chassis Assembly | 7-32 |
| 7-7 | Control Indicator, A1A3 | 7-36 |
| 7-8 | Control Indicator, A2A3 | 7-40 |
| 7-9 | Memory Array Stack Panel | 7-44 |
| 7-10 | Resistor-Capacitor Assembly | 7-46 |
| 7-11 | Power Supply | 7-48 |
| 7-12 | Fan Assembly | 7-52 |
| 7-13 | Printed Circuit Module Location A1A1 | 7-54 |
| 7-14 | Printed Circuit Module Location A1A2 | 7-56 |
| 7-15 | Printed Circuit Module Location A2A1 | 7-60 |
| 7-16 | Printed Circuit Module Location A2A2 | 7-64 |
| 7-17 | Printed Circuit Module Location A3A2/A4A2 | 7-68 |
| 7-18 | Electrical Special Purpose Cable Assembly | 7-70 |
| 7-19 | Test Cable Assembly | 7-71 |
| 7-20 | Cable Extender | 7-72 |
| 7-21 | Printed Circuit Module Extender | 7-73 |
| 7-22 | Cable Assembly | 7-74 |
| A-1 | CP-818A/U Computer, Block Diagram | A-3 |
| A-2 | Master Clock Timing Diagram | A-5 |
| A-3 | Z-Register Outputs | A-7 |
| A-4 | Selector Inputs | A-9 |
| A-5 | Adder Group I, Simplified Diagram | A-11 |
| A-6 | Group Borrow Logic | A-13 |
| A-7 | Memory Block Diagram | A-15 |
| A-8 | Bootstrap Prewired Assembly | A-17 |
| A-9 | Simplified AC Distribution, Schematic Diagram | A-19 |
|  | VOLUME II |  |
| 8-1 | Computer Control 1, Functional Schematic | 8-1 |
| $8-1 \mathrm{a}$ | Computer Control 2, Functional Schematic | 8-3 |
| 8-2 | Master Clock, Functional Schematic | 8-5 |
| 8-3 | Phase Step, Functional Schematic | 8-7 |
| 8-4 | Master Clock Distribution, Functional Schematic | 8-9 |
| 8-5 | Main Timing Chain 1, Functional Schematic | 8-11 |
| 8-6 | Main Timing Chain 2, Functional Schematic | 8-13 |
| 8-7 | Advance-P Timing Chain, Functional Schematic | 8-15 |
| 8-8 | Arithmetic Timing Chain, Functional Schematic | 8-17 |
| 8-9 | Sequence Enables 1, Functional Schematic | 8-19 |

## LIST OF ILLUSTRATIONS (continued)



## LIST OF ILLUSTRATIONS (continued)

| Figure No. | . Description | Page |
| :---: | :---: | :---: |
| 8-45 | Adder Group 2 (06-11), Functional Schematic | 8-99 |
| 8-46 | Adder Group 3 (12-17), Functional Schematic | 8-101 |
| 8-47 | Adder Group 4 (18-23), Functional Schematic | 8-103 |
| 8-48 | A-Register Enables, Functional Schematic | 8-105 |
| 8-49 | A-Register 00-06, Functional Schematic | 8-107 |
| 8-50 | A-Register 07-13, Functional Schematic | 8-109 |
| 8-51 | A-Register 14-18, Functional Schematic | 8-111 |
| 8-52 | A-Register 19-23, Functional Schematic | 8-113 |
| 8-53 | $\mathrm{A}_{24} \mathrm{FF}$ and A $=0$ Sensor, Functional Schematic | 8-115 |
| 8-53a | U-Register Enables, Functional Schematic | 8-117 |
| 8-53b | U-Register 00-13, Functional Schematic | 8-119 |
| 8-53c | U-Register 14-23, Functional Schematic | 8-121 |
| 8-54 | Z-Register Enables, Functional Schematic | 8-123 |
| 8-55 | Z-Register 00-06, Functional Schematic | 8-125 |
| 8-56 | Z-Register 07-13, Functional Schematic | 8-127 |
| 8-57 | Z-Register 14-18, Functional Schematic | 8-129 |
| 8-58 | Z-Register 19-23, Functional Schematic | 8-131 |
| 8-59 | Selector Enables 1, Functional Schematic | 8-133 |
| 8-60 | Selector Enables 2, Functional Schematic | 8-135 |
| 8-61 | Selector Enables 3, Functional Schematic | 8-137 |
| 8-62 | Selector $00-05$, Functional Schematic | 8-139 |
| 8-63 | Selector 06 - 11, Functional Schematic | 8-141 |
| 8-64 | Selector 12-17, Functional Schematic | 8-143 |
| 8-65 | Selector 18-23, Functional Schematic | 8-145 |
| 8-66 | Parity Lower (00-11), Functional Schematic | 8-147 |
| 8-67 | Parity Upper (12-23), Functional Schematic | 8-149 |
| 8-68 | Scan and I/O Request Enables, Functional Schematic | 8-151 |
| 8-69 | Interrupt and I/O Request, Functional Schematic | 8-153 |
| 8-70 | I/O Request, Functional Schematic | 8-155 |
| 8-71 | Interrupt and I/O Priority, Functional Schematic | 8-157 |
| 8-72 | Address Input Amplifiers 1, Functional Schematic | 8-159 |
| 8-73 | Address Input Amplifiers 2, Functional Schematic | 8-161 |
| 8-74 | Data Inputs 1, Functional Schematic | 8-163 |
| 8-75 | Data Inputs 2, Functional Schematic | 8-165 |
| 8-76 | Data Inputs 3, Aux Computer Translation, Functional Schematic | 8-167 |
| 8-77 | Console I/O Translation, Functional Schematic | 8-169 |
| 8-78 | Console Data Terminate Bit Enables, Functional |  |
|  | Schematic | 8-171 |

LIST OF ILLUSTRATIONS (continued)

| Figure No. | Description | Page |
| :--- | :--- | ---: |
| $8-79$ | Status Circuits 1, Functional Schematic | $8-173$ |
| $8-80$ | Status Circuits 2, Functional Schematic | $8-175$ |
| $8-81$ | Status Translation, Functional Schematic | $8-177$ |
| $8-82$ | C-Register Enables, Functional Schematic | $8-179$ |
| $8-83$ | C-Register Output Data 00 - 03, Functional Schematic | $8-181$ |
| $8-84$ | C-Register Output Data 04 - 07, Functional Schematic | $8-183$ |
| $8-85$ | I/O Acknowledge 1, Functional Schematic | $8-185$ |
| $8-86$ | I/O Acknowledge 2, Functional Schematic | $8-187$ |
| $8-87$ | Buffer Terminate FF, Functional Schematic | $8-189$ |
| $8-88$ | Interrupt and I/O Enables, Functional Schematic | $8-191$ |
| $8-89$ | Intercomputer Register and Enables, Function |  |
|  | Schematic | $8-193$ |
| $8-90$ | Fault Circuits, Functional Schematic | $8-195$ |
| $8-91$ | Memory Control, Functional Schematic | $8-197$ |
| $8-92$ | Stack Selection, Functional Schematic | $8-199$ |
| $8-93$ | X-Address Translation, Functional Schematic | $8-201$ |
| $8-94$ | Core Stack X-Axis, Functional Schematic | $8-203$ |
| $8-95$ | Y-Address Translation, Functional Schematic | $8-205$ |
| $8-96$ | Core Stack Y-Axis, Functional Schematic | $8-207$ |
| $8-97$ | Inhibits 00 - 06 or 12 - 18, Functional Schematic | $8-209$ |
| $8-98$ | Inhibits 07 - 11 or 19 - 23, Functional Schematic | $8-211$ |
| $8-99$ | Sense Amplifiers, Functional Schematic | $8-213$ |
| $8-100$ | Bootstrap Assembly and Control, Functional Schematic | $8-215$ |
| $8-101$ | Power Control and A5, Functional Schematic | $8-217$ |
| $8-102$ | AC Power Distribution, Functional Schematic | $8-219$ |
| $8-103$ | Power Supply and Distribution, Functional Schematic | $8-221$ |
| $8-104$ | Chassis Map A1A1 (1), Card Side | $8-223$ |
| $8-105$ | Chassis Map A1A2 (2), Card Side | $8-225$ |
| $8-106$ | Chassis Map A2A1 (3), Card Side | $8-227$ |
| $8-107$ | Chassis Map A2A2 (4), Card Side | $8-229$ |
| $8-108$ | Chassis Map Memory A3A2 (6), A4A2 (8), Card Side | $8-231$ |
| $8-109$ | I/O Test Cables for CP-818A/U | $8-233$ |
|  |  | 9 |

## LIST OF ILLUSTRATIONS (continued)

## VOLUME IV

| Figure No. | Description | Page |
| :--- | :--- | ---: |
|  |  |  |
| $10-1$ | EX1: Logic Test Executive Routine (SLCT) Flow Chart | $10-109$ |
| $10-2$ | AA1: Logic Negation FC 01 Flow Chart | $10-111$ |
| $10-3$ | A03: Transfer to Subroutine FC 03 Flow Chart | $10-112$ |
| $10-4$ | A4: Transfer on Index FC 04 Flow Chart | $10-114$ |
| $10-5$ | A5: Transfer and Augment Index FC 05 Flow Chart | $10-116$ |
| $10-6$ | A10: Clear FC 10 Flow Chart | $10-118$ |
| $10-7$ | A12: Store FC 12 Flow Chart | $10-120$ |
| $10-8$ | A13: Replace Address FC 13 Flow Chart | $10-122$ |
| $10-9$ | A15: Transfer on Accumulator FC 15 Flow Chart | $10-124$ |
| $10-10$ | A16: Transfer if Different FC 16 Flow Chart | $10-126$ |
| $10-11$ | SWC: Sense Word Count FC 17 Flow Chart | $10-128$ |
| $10-12$ | A20: Exchange FC 20 Flow Chart | $10-131$ |
| $10-13$ | A21: Add Constant to Memory FC 21 Flow Chart | $10-133$ |
| $10-14$ | A22: Add One FC 22 Flow Chart | $10-134$ |
| $10-15$ | A23: Add One if Different FC 23 Flow Chart | $10-136$ |
| $10-16$ | A26: Store Index FC 26 Flow Chart | $10-138$ |
| $10-17$ | A27: Load Index FC 27 Flow Chart | $10-140$ |
| $10-18$ | A30: Clear Add FC 30 Flow Chart | $10-142$ |
| $10-19$ | A31: Add FC 31 Flow Chart | $10-144$ |
| $10-20$ | A32: Subtract FC 32 Flow Chart | $10-146$ |
| $10-21$ | A33: Compare FC 33 Flow Chart | $10-148$ |
| $10-22$ | A34: Logical Add FC 34 Flow Chart | $10-150$ |
| $10-23$ | A35: Logical Multiply FC 35 Flow Chart | $10-152$ |
| $10-24$ | A36: Add B FC 36 Flow Chart | $10-154$ |
| $10-25$ | TCHK/TAXC: Test Indexes with TRX and TAX |  |
|  | Flow Chart | $10-155$ |
| $10-26$ | ADDT: Adder Test, Procedure 1 Flow Chart | $10-158$ |
| $10-27$ | PRC2: Adder Test, Procedure 2 Flow Chart | $10-160$ |
| $10-28$ | PRC3: Adder Test, Procedure 3 Flow Chart | $10-164$ |
| $10-29$ | PRC4: Adder Test, Procedure 4 Flow Chart | $10-165$ |
| $10-30$ | SUBT: Subtract Flow Chart | $10-167$ |
| $10-31$ | LGAD: Logical Add Flow Chart | $10-169$ |
| $10-32$ | LGMO: Logical Multiply Flow Chart | $10-171$ |
| $10-33$ | SHFT: RCA and ERC Instruction Test Flow Chart | $10-173$ |
| $10-34$ | Shift and Interrupt Test Flow Chart | $10-183$ |
| $10-35$ | BCHK: Computer I/O Circuitry Test Control |  |
|  | Flow Chart | $10-223$ |
|  |  |  |

## LIST OF ILLUSTRATIONS (continued)

| Figure No. | Description | Page |
| :--- | :--- | :--- |
|  |  |  |
| $10-36$ | DOUT: Error Display (Data and CW) Flow Chart | $10-224$ |
| $10-37$ | FOUT: Error Display (Flip-Flop) Flow Chart | $10-225$ |
| $10-38$ | MAGT: Magnetic Tape Jack Test Flow Chart | $10-226$ |
| $10-39$ | PRNT: Printer Buffer Jack Test Flow Chart | $10-235$ |
| $10-40$ | PBER: Error Display for Printer and Console |  |
|  | Subtests Flow Chart | $10-240$ |
| $10-41$ | PAPT: Paper Tape Jack Test Flow Chart | $10-241$ |
| $10-42$ | CNSL: Console Jack Test Flow Chart | $10-254$ |
| $10-43$ | AUXC: Auxiliary Computer Jack Test Flow Chart | $10-271$ |
| $10-44$ | A: Auxiliary Computer Test - Master Program |  |
|  | Flow Chart | $10-277$ |
| $10-45$ | B1: Auxiliary Computer Test - Slave Program |  |
|  | Flow Chart | $10-279$ |
| $10-46$ | STUP: Setup Flow Chart | $10-280$ |
| $10-47$ | LKCG: Inspect and Change Flow Chart | $10-281$ |
| $10-48$ | WASH: Program Control Flow Chart | $10-282$ |
| $10-49$ | PEXC: Program Executive Flow Chart | $10-285$ |
| $10-50$ | ECHK: Check For Good Quadrant Flow Chart | $10-290$ |
| $10-51$ | MOVE: Program Move Flow Chart | $10-291$ |
| $10-52$ | SETM: Set Constant Memory Flow Chart | $10-300$ |
| $10-53$ | VERF: Verify Constant Memory Flow Chart | $10-301$ |
| $10-54$ | CLAM: Clear Add Memory Flow Chart | $10-303$ |
| $10-55$ | GRN: Write Random Numbers Flow Chart | $10-304$ |
| $10-56$ | VRNS: Verify Random Numbers and Shift Flow Chart | $10-305$ |
| $10-57$ | WPG: Write Worst Pattern Flow Chart | $10-309$ |
| $10-58$ | VWPG: Verify Worst Pattern Flow Chart | $10-312$ |
| $10-59$ | PEWP: Print Worst Pattern Error Flow Chart | $10-317$ |
| $10-60$ | PNTE: Print Error Flow Chart | $10-319$ |
| $10-61$ | PNTN: Set Printer Control Word Flow Chart | $10-321$ |
| $10-62$ | CNVT: Printer Conversion Flow Chart | $10-322$ |
| $10-63$ | REME: Remember Error Quadrant Flow Chart | $10-325$ |

## LIST OF TABLES

## VOLUME I

Table No. Description ..... Page
1-1 Technical Characteristics ..... 1-10
1-2 Repertoire of Instructions ..... 1-11
1-3 Assigned Memory Addresses ..... 1-15
2-1 Cables and Connectors ..... 2-4
2-2 CP-818A/U Connector Pin Number Assignments ..... 2-6
2-3 DC Voltage Check Points ..... 2-11
3-1 Power Control Panel Controls and Indicators ..... 3-1
3-2 Logic Panel A1A3, Controls and Indicators ..... 3-5
3-3 Logic Panel A2A3, Control and Indicators ..... 3-10
4-1 Instruction Repertoire ..... 4-1
4-2 Shift Instruction Sub-orders ..... 4-12
4-3 Shift Instruction Type Shift ..... 4-12
4-4 Group III Instructions, Bits 9 through 13, Interpretation ..... 4-15
4-5 Transfer Conditions ..... 4-18
4-6 Peripheral Unit Codes ..... 4-20
4-7 TCU Function Codes ..... 4-21
4-8 RD-277A Function Codes ..... 4-23
4-9 PCU Function Codes ..... 4-24
4-10 Time Base Interrupt Function Codes ..... 4-24
4-11 Increment P-Register Timing ..... 4-43
4-12 Arithmetic Timing Chain ..... 4-44
4-13 Peripheral Equipment ..... 4-102
4-14 RC1-Sequence ..... 4-115
4-15 RC2-Sequence ..... 4-117
4-16 $R / W$-Sequence ..... 4-118
4-17 WC-Sequence ..... 4-122
4-18 $\quad \mathrm{RC1}_{\mathrm{N}}$-Sequence ..... 4-141
4-19 Memory Stack Select Codes ..... 4-155
4-20 Core Operation ..... 4-159
4-21 Power Relay Contact Functions ..... 4-170
4-22 Index of Timing Charts ..... 4-172
4-23 $\quad \mathrm{f}=00,11,37$, Instruction Timing Chart ..... 4-174
4-24 $\mathrm{f}=01$, Instruction Timing Chart ..... 4-175
4-25 $\mathrm{f}=02$, Instruction Timing Chart ..... 4-176
4-26 $f=03$, Instruction Timing Chart ..... 4-177
4-27 $f=04$, Instruction Timing Chart ..... 4-178

## LIST OF TABLES (continued)

| Table | . Description | Page |
| :---: | :---: | :---: |
| 4-28 | $\mathrm{f}=05$, Instruction Timing Chart | 4-179 |
| 4-29 | $\mathrm{f}=06-0$, Mode $=1+(\overline{\mathrm{RCA}})$, Instruction Timing Chart | 4-180 |
| 4-30 | $\mathrm{f}=06-0$, Mode $=0 \cdot(\mathrm{RCA})$, Instruction Timing Chart | 4-183 |
| 4-31 | $\mathrm{f}=06-1$, Instruction Timing Chart | 4-187 |
| 4-32 | $\mathrm{f}=06-2$, Instruction Timing Chart | 4-189 |
| 4-33 | $\mathrm{f}=06$-3, Instruction Timing Chart | 4-191 |
| 4-34 | $\mathrm{f}=06-4$, Instruction Timing Chart | 4-193 |
| 4-35 | $\mathrm{f}=06$-5, Instruction Timing Chart | 4-196 |
| 4-36 | $\mathrm{f}=06$-6, Instruction Timing Chart | 4-198 |
| 4-37 | Reload Sequences, Instruction Timing Chart | 4-201 |
| 4-38 | $\mathrm{R} / \mathrm{W}$-Sequence, Instruction Timing Chart | 4-202 |
| 4-39 | $\mathrm{f}=07$, Instruction Timing Chart | 4-204 |
| 4-40 | $\mathrm{f}=10$, Instruction Timing Chart | 4-205 |
| 4-41 | $\mathrm{f}=12$, Instruction Timing Chart | 4-206 |
| 4-42 | $\mathrm{f}=13$, Instruction Timing Chart | 4-207 |
| 4-43 | $\mathrm{f}^{\prime}=14$, Instruction Timing Chart | 4-208 |
| 4-44 | $\mathrm{f}=15$, Instruction Timing Chart | 4-209 |
| 4-45 | $\mathrm{f}=16$, Instruction Timing Chart | 4-210 |
| 4-46 | $\mathrm{f}=17$, Instruction Timing Chart | 4-211 |
| 4-47 | $\mathrm{f}=20$, Instruction Timing Chart | 4-213 |
| 4-48 | $\mathrm{f}=21$, Instruction Timing Chart | 4-215 |
| 4-49 | $\mathrm{f}=22$, Instruction Timing Chart | 4-216 |
| 4-50 | $\mathrm{f}=23$, Instruction Timing Chart | 4-218 |
| 4-51 | $\mathrm{f}=24$, Instruction Timing Chart | 4-220 |
| 4-52 | $\mathrm{f}=25$, Instruction Timing Chart | 4-222 |
| 4-53 | $\mathrm{f}=26$, Instruction Timing Chart | 4-224 |
| 4-54 | $\mathrm{f}=27$, Instruction Timing Chart | 4-226 |
| 4-55 | $\mathrm{f}=30$, Instruction Timing Chart | 4-228 |
| 4-56 | $\mathrm{f}=31$, Instruction Timing Chart | 4-229 |
| 4-57 | $\mathrm{f}=32$, Instruction Timing Chart | 4-230 |
| 4-58 | $\mathrm{f}=33$, Instruction Timing Chart | 4-231 |
| 4-59 | $\mathrm{f}=34$, Instruction Timing Chart | 4-233 |
| 4-60 | $\mathrm{f}=35$, Instruction Timing Chart | 4-235 |
| 4-61 | $\mathrm{f}=36$, Instruction Timing Chart | 4-236 |
| 4-62 | Interrupt Sequences, Instruction Timing Chart | 4-237 |
| 4-63 | Circuit Identifier Cross Reference | 4-239 |
| 4-64 | Abbreviations | 4-242 |
| 5-1 | Cleaning Schedule and Procedures | 5-3 |

## LIST OF TABLES (continued)

| Table No. | Description | Page |
| :--- | :--- | ---: |
|  |  | $5-5$ |
| $5-2$ | DC Voltage Test Points | $5-10$ |
| $5-3$ | Fuses | $6-1$ |
| $6-1$ | Malfunction Indications | $6-8$ |
| $6-2$ | Jumper Connections for One-Stack Memory Operation | $6-18$ |
| $6-3$ | Bootstrap Memory Contents | $6-21$ |
| $6-4$ | Instruction Logic Checks |  |

## VOLUME III

9-1 A1 Assembly $\quad 9-5$

9-2 A1A1 Interchassis $\quad 9-19$
9-3 A1A1 Logic Chassis 9-23
9-4 A1A1 Logic Chassis to A1A3 Panel 9-91
9-5 A1A2 Interchassis 9-95
9-6 A1A2 Logic Chassis 9-99
9-7 A1A2 Logic Chassis to A1A3 Panel 9-164
9-8 A2 Assembly $\quad 9-166$
9-9 A2A1 Interchassis 9-172
9-10 A2A1 Logic Chassis 9-176
9-11 A2A1 Logic Chassis to A2A3 Panel 9-241
9-12 A2A2 Interchassis Wiring 9-243
9-13 A2A2 Logic Chassis 9-247
9-14 A2A2 Logic Chassis to A2A3 Panel 9-308
9-15 A3/A4 Assembly 9-310
9-16 A3/A4 Interassembly 9-322
9-17 A3/A4 Logic Chassis to Memory Stack 9-323
9-18 A3A2/A4A2 Logic Chassis 9-327
9-19 A3/A4 Test Point Wiring 9-344
9-20 A3/A4 Resistor-Capacitor Assembly 9-352
9-21 A3/A4 Resistor-Capacitor Assembly to Logic Chassis $\quad 9-354$
9-22 A3/A4 Bootstrap Assembly 9-355
9-23 A5 Hood Assembly 9-362
9-24 A6/A7 Blower Assembly 9-365
9-25 A12 Power Harness 9-366
9-26 A12 Interassembly 9-369
9-27 A12 Connector 9-380
9-28 PS1 Power Supply $\quad 9-400$

## LIST OF TABLES (continued)

## VOLUME IV

Table No. Description Page
10-1 RCA and ERC Test-Error Indication Table ..... 10-3
10-2 Shift and Inter rupt Subroutine-Error Indication Table ..... 10-6
10-3 Failure Information Displayed ..... 10-11
10-4 Adder Diagnostic Translation ..... 10-15
10-5 Error Number Tables ..... 10-41
10-6 Test Point Information Table ..... 10-47
10-7 Repeat Counter Contents ..... 10-50
10-8 Error Printouts for Memory Test ..... 10-55
10-9 Logic Negation (FC 01) Characteristics ..... 10-58
10-10 TSR (FC 03) Characteristics ..... 10-59
10-11 TRX (FC 04) Characteristics ..... 10-60
10-12 TAX (FC 05) Characteristics ..... 10-61
10-13 CLR (FC 10) Characteristics ..... 10-62
10-14 STR (FC 12) Characteristics ..... 10-63
10-15 RPA (FC 13) Characteristics ..... 10-64
10-16 TRA (FC 15) Characteristics ..... 10-65
10-17 TRD (FC 16) Characteristics ..... 10-66
10-18 SWC (FC 17) Characteristics ..... 10-67
10-19 EXC (FC 20) Characteristics ..... 10-68
10-20 ADC Characteristics ..... 10-69
10-21 ADO (FC 22) Characteristics ..... 10-70
10-22 AID (FC 23) Characteristics ..... 10-71
10-23 STX (FC 26) Characteristics ..... 10-72
10-24 LDX (FC 27) Characteristics ..... 10-73
10-25 CLA (FC 30) Characteristics ..... 10-74
10-26 ADD (FC 31) Characteristics ..... 10-75
10-27 SUB (FC 32) Characteristics ..... 10-76
10-28 Compare (FC 33) Characteristics ..... 10-77
10-29 LGA (FC 34) Characteristics ..... 10-79
10-30 LGM (FC 35) Characteristics ..... 10-80
10-31 ADB Characteristics ..... 10-82
10-32 TCHK/TAXC Characteristics ..... 10-82
10-33 ADDR Characteristics ..... 10-84
10-34 SUBT Characteristics ..... 10-84
10-35 LGMO Characteristics ..... 10-85
10-36 Shift and Interrupt Characteristics ..... 10-87

## LIST OF TABLES (continued)

## VOLUME IV

| Table No. |  | Page |
| :---: | :---: | :---: |
| 10-37 | BCHK Characteristics | 10-88 |
| 10-38 | DOUT, FOUT Characteristics | 10-89 |
| 10-39 | MAGT Special Test Plug Pin Connections | 10-90 |
| 10-40 | MAGT Characteristics | 10-91 |
| 10-41 | PRNT Special Jack/Plug Pin Connections | 10-92 |
| 10-42 | PRNT Characteristics | 10-93 |
| 10-43 | PBER Characteristics | 10-94 |
| 10-44 | PAPT Special Test Cable Pin Connections | 10-95 |
| 10-45 | PAPT Characteristics | 10-96 |
| 10-46 | CNSL Special Jack/Plug Pin Connections | 10-97 |
| 10-47 | CNSL Characteristics | 10-99 |
| 10-48 | AUXC Special Plug Pin Connections | 10-100 |
| 10-49 | AUXC Characteristics | 10-100 |
| 10-50 | Master Program for Auxiliary Computer (A) |  |
|  | Characteristics | 10-102 |
| 10-51 | Slave Program for Auxiliary Computer (B1) |  |
|  | Characteristics | 10-103 |
| 10-52 | Memory Quadrant Octal Addresses | 10-103 |
| 10-53 | Program Locations and Tested Areas | 10-104 |
| 10-54 | Index Allocations | 10-105 |
| 10-55 | Program External Storage Locations | 10-107 |
|  | VOLUME V |  |
| 11-1 | Table of Selectable Input/Output Subtests | 11-22 |
| 11-2 | Input/Output Subtest Variables | 11-22 |
| 11-3 | Starting Addresses for Recyclable Tests and Subtests | 11-27 |
| 11-4 | CHIP Error Stops | 11-30 |
| 11-5 | MDEE Error Stops | 11-41 |
| 11-6 | Load Failure Analysis (Part 1) | 11-74 |
| 11-7 | Load Failure Analysis (Part 2) | 11-78 |
| 11-8 | Load Failure Analysis (Part 3) | 11-83 |
| 11-9 | Console Mode Manual Test | 11-91 |
| 11-10 | Master Clear Manual Test (Part 1) | 11-96 |
| 11-11 | Master Clear Manual Test (Part 2) | 11-102 |
| 11-12 | A Register Flip-Flops | 11-107 |

## LIST OF TABLES (continued)

Table No. Description Page
11-13 B Register Flip-Flops ..... 11-108
11-14 D Register Flip-Flops ..... 11-109
11-15 P Register Flip-Flops ..... 11-110
11-16 S Register Flip-Flops ..... 11-111
11-17 U Register Flip-Flops ..... 11-112
11-18 X Register Flip-Flops ..... 11-113
11-19 Z Register Flip-Flops ..... 11-114
11-20 Acknowledge Flip-Flops ..... 11-116
11-21 Request Flip-Flops ..... 11-117
11-22 Function Register Flip-Flops ..... 11-118
11-23 Output Data Register Flip-Flops ..... 11-119
11-24 Index Register Flip-Flops ..... 11-120
11-25 Fault Designator Flip-Flops ..... 11-121
11-26 Main Timing Flip-Flops ..... 11-122
11-27 Sequence Flip-Flops ..... 11-123
11-28 Phase Flip-Flops ..... 11-124
11-29 Mode Flip-Flops ..... 11-125
11-30 RC0 Register Flip-Flops ..... 11-126
11-31 K0 Register Flip-Flops ..... 11-127
11-32 Miscellaneous Designators ..... 11-128
11-33 Selector ..... 11-129
11-34 Master Clock Manual Test ..... 11-132
11-35 Sequence Enables Manual Test ..... 11-163
11-36 Main Timing Manual Test ..... 11-186
11-37 Advance P Enables Test (Part 1) ..... 11-192
11-38 Advance P Enables Test (Part 2) ..... 11-193
11-39 Advance P Enables Test (Part 3) ..... 11-195
11-40 Advance P Enables Test (Part 4) ..... 11-197
11-41 Advance P Adder Test (Part 1) ..... 11-204
11-42 Advance P Adder Test (Part 2) ..... 11-207
11-43 Advance P Adder Test (Part 3) ..... 11-210
11-44 Function Register Manual Test ..... 11-214
11-45 Parity Manual Test ..... 11-218
11-46 Lower Parity ..... 11-220
11-47 Upper Parity ..... 11-221
11-48 Z to X Enable (Part 1) ..... 11-225
11-49 Z to X Enable (Part 2) ..... 11-227
11-50 Z to X Enable (Part 3) ..... 11-229

## LIST OF TABLES (continued)

| Table No. | Page |  |
| :--- | :--- | ---: |
|  |  |  |
| $11-51$ | Z to X Enable (Part 4) | $11-231$ |
| $11-52$ | Adder to S Enable | $11-236$ |
| $11-53$ | Modification | $11-245$ |
| $11-54$ | Adder to Z Enable | $11-253$ |
| $11-55$ | Adder to A Enable | $11-259$ |
| $11-56$ | A to X Enable | $11-263$ |
| $11-57$ | X to Z Enable | $11-266$ |
| $11-58$ | X to D Enable | $11-271$ |
| $11-59$ | D to A and X to D Enables | $11-277$ |
| $11-60$ | Halt Manual Test | $11-285$ |
| $11-61$ | Magnetic Tape Channel Test (Part 1) | $11-293$ |
| $11-62$ | Magnetic Tape Channel Test (Part 2) | $11-300$ |
| $11-63$ | Paper Tape Channel Test (Part 1) | $11-311$ |
| $11-64$ | Paper Tape Channel Test (Part 2) | $11-316$ |
| $11-65$ | Paper Tape Channel Test (Part 3) | $11-321$ |
| $11-66$ | Priority Manual Test | $11-329$ |
| $11-67$ | Subpriority Manual Test | $11-336$ |
| $11-68$ | Console Channel Manual Test | $11-340$ |
| $11-69$ | Bootstrap Verification | $11-349$ |
| $11-70$ | S Register Translation and Z Register Flip-Flops | $11-350$ |
| $11-71$ | Adder to S with S Set | $11-361$ |
| $11-72$ | Adder to S with S Cleared | $11-363$ |
| $11-73$ | Sense Amplifiers and Inhibits (Part 1) | $11-365$ |
| $11-74$ | Sense Amplifiers and Inhibits (Part 2) | $11-367$ |
| $11-75$ | Stack 0 Sense Amplifiers | $11-368$ |
| $11-76$ | Stack 1 Sense Amplifiers | $11-369$ |
| $11-77$ | Stack 2 Sense Amplifiers | $11-370$ |
| $11-78$ | Stack 3 Sense Amplifiers | $11-371$ |
| $11-79$ | Sense Amplifier OR Circuit | $11-372$ |
| $11-80$ | Stack 0 Inhibits | $11-373$ |
| $11-81$ | Stack 1 Inhibits | $11-374$ |
| $11-82$ | Stack 2 Inhibits | $11-375$ |
| $11-83$ | Stack 3 Inhibits | $11-376$ |
| $11-84$ | Inhibits Current Diverter | $11-377$ |
| $11-85$ | Address Translation, Chassis 6, Bits 0 - | 11 |
| $11-86$ | Address Translation, Chassis 8, Bits 12 - | $11-379$ |
| $11-87$ | Z Register Flip-Flops | $11-381$ |
| $11-88$ | Z to Z Selector with Z Register Set |  |
|  |  |  |

## LIST OF TABLES (continued)

| Table N | o. Description | Page |
| :---: | :---: | :---: |
| 11-89 | Z Selector | 11-384 |
| 11-90 | Z to Z Selector with Z Register Cleared | 11-385 |
| 11-91 | Address Translation - Part 1 | 11-399 |
| 11-92 | Address Translation - Part 2 | 11-401 |
| 11-93 | Address Translation - Part 3 | 11-404 |
| 11-94 | Address Translation - Part 4 | 11-405 |
| 11-95 | Address Translation - Part 5 | 11-407 |
| 11-96 | Error Stop, P = 30004 or 30005 | 11-420 |
| 11-97 | Error Stop, P = 30010 or 30011 | 11-425 |
| 11-98 | Error Stop, P = 30013 or 30015 | 11-428 |
| 11-99 | Error Stop, P = 30020 | 11-430 |
| 11-100 | Error Stop, P = 30025 | 11-434 |
| 11-101 | Error Stop, P = 30034 | 11-438 |
| 11-102 | Special Case Error Stop, $\mathrm{P} \neq 30046$ | 11-441 |
| 11-103 | Error Stop, P = 30051 | 11-442 |
| 11-104 | Error Stop, P = 30055 | 11-443 |
| 11-105 | Error Stop, P = 30063 or 30064 | 11-445 |
| 11-106 | Error Stop, P = 30100 or 30101 | 11-447 |
| 11-107 | Error Stop, P = 30111 or 30114 | 11-451 |
| 11-108 | Error Stop, P = 30215 or 30216 | 11-456 |
| 11-109 | Error Stop, P = 30224 or 30225 | 11-460 |
| 11-110 | Error Stop, P = 30231 or 30232 | 11-461 |
| 11-111 | Error Stop, P = 30241 or 30242 | 11-464 |
| 11-112 | Error Stop, P = 30252 or 30253 | 11-466 |
| 11-113 | Error Stop, P = 30266 or 30267 | 11-469 |
| 11-114 | Error Stop, P = 30274 or 30275 | 11-470 |
| 11-115 | Error Stop, P = 30304 or 30305 | 11-472 |
| 11-116 | Error Stop, P = 30320 or 30321 | 11-474 |
| 11-117 | Error Stop, P = 30324 or 30325 | 11-475 |
| 11-118 | Error Stop, P = 30333 or 30334 | 11-476 |
| 11-119 | Error Stop, P = 30341 or 30342 | 11-478 |
| 11-120 | Error Stop, P = 30360 | 11-480 |
| 11-121 | Error Stop, P = 30366 | 11-481 |
| 11-122 | Error Stop, P = 30371 | 11-482 |
| 11-123 | Error Stop, P = 30375 | 11-483 |
| 11-124 | Error Stop, P = 30454 or 30455 | 11-490 |
| 11-125 | Error Stop, P = 30461 or 30462 | 11-496 |
| 11-126 | Error Stop, P = 30467 or 30470 | 11-499 |

## LIST OF TABLES (continued)

| Table | . Description | Page |
| :---: | :---: | :---: |
| 11-127 | Error Stop, P = 30474 | 11-504 |
| 11-128 | Error Stop, P = 30477 or 30500 | 11-506 |
| 11-129 | Error Stop, P = 30505 or 30506 | 11-507 |
| 11-130 | Error Stop, P = 30511 or 30512 | 11-510 |
| 11-131 | Error Stop, P = 30546 or 30547 | 11-522 |
| 11-132 | Error Stop, P = 30554 or 30555 | 11-525 |
| 11-133 | Error Stop, P = 30563 or 30564 | 11-526 |
| 11-134 | Error Stop, P = 30574 | 11-527 |
| 11-135 | Error Stop, P = 30576 or 30577 | 11-531 |
| 11-136 | Error Stop, P = 30602 or 30603 | 11-534 |
| 11-137 | Error Stop, P = 30610 or 30611 | 11-537 |
| 11-138 | Error Stop, P = 30634 or 30635 | 11-541 |
| 11-139 | Error Stop, P = 30654 or 30655 | 11-545 |
| 11-140 | Error Stop, P = 30661 or 30662 | 11-546 |
| 11-141 | Error Stop, P = 30667 | 11-547 |
| 11-142 | Error Stop, P = 30714 or 30715 | 11-552 |
| 11-143 | Error Stop, P = 30734 | 11-556 |
| 11-144 | Error Stop, P = 32023 | 11-558 |
| 11-145 | Error Stop, P = 32024 | 11-559 |
| 11-146 | Error Stop, P = 32027 | 11-561 |
| 11-147 | Error Stop, P = 30744 | 11-564 |
| 11-148 | Error Stop, P = 30751 | 11-566 |
| 11-149 | Error Stop, P = 30754 | 11-567 |
| VOLUME VI |  |  |
| 11-150 | Error Stop, Z = 00000212 | 11-575 |
| 11-151 | Error Stop, P = 31316 | 11-605 |
| 11-152 | Error Stop, P = 30777 or 31000 | 11-607 |
| 11-153 | Error Stop, P = 31016 or 31017 | 11-610 |
| 11-154 | Error Stop, P = 31035 or 31036 | 11-613 |
| 11-155 | Error Stop, P = 31054 or 31055 | 11-615 |
| 11-156 | Error Stop, P = 31112 or 31113 | 11-617 |
| 11-157 | Error Stop, P = 31434 thru 31437 | 11-620 |
| 11-158 | Error Stop, P = 31443 thru 31447 | 11-622 |
| 11-159 | Error Stop, P = 31453 | 11-623 |
| 11-160 | Error Stop, P = 31461 or 31462 | 11-624 |
| 11-161 | Error Stop, P = 31467 | 11-625 |

## LIST OF TABLES (continued)

| Table N | . Description | Page |
| :---: | :---: | :---: |
| 11-162 | Error Stop, P = 31464, 31473, or 31474 | 11-626 |
| 11-163 | Error Stop, P = 31500 or 31501 | 11-627 |
| 11-164 | Error Stop, P = 31507 or 31510 | 11-628 |
| 11-165 | Error Stop, P = 31514 or 31515 | 11-629 |
| 11-166 | Error Stop, P = 31523 | 11-630 |
| 11-167 | Error Stop, P = 31527 or 31530 | 11-631 |
| 11-168 | Error Stop, P = 31536 thru 31543 | 11-632 |
| 11-169 | Error Stop, P = 31552 or 31553 | 11-633 |
| 11-170 | Error Stop, P = 31560 or 31561 | 11-635 |
| 11-171 | Error Stop, P = 31565 or 31566 | 11-637 |
| 11-172 | Error Stop, P = 31573 or 31574 | 11-638 |
| 11-173 | Error Stop, P = 31600 thru 31607 | 11-640 |
| 11-174 | Error Stop, P = 31613 thru 31626 | 11-641 |
| 11-175 | Error Stop, P = 31632 or 31633 | 11-642 |
| 11-176 | Error Stop, P = 31637 or 31640 | 11-643 |
| 11-177 | Error Stop, P = 31642 or 31646 | 11-644 |
| 11-178 | Error Stop, P = 31652 or 31655 | 11-645 |
| 11-179 | Error Stop, P = 31666 or 31667 | 11-646 |
| 11-180 | Error Stop, P = 31672 or 31675 | 11-647 |
| 11-181 | Error Stop, P = 31701 or 31702 | 11-648 |
| 11-182 | Error Stop, $P=32546$ | 11-650 |
| 11-183 | Error Stop, $P=32165$ | 11-653 |
| 11-184 | Error Stop, P = 32547 | 11-654 |
| 11-185 | Error Stop, P = 32550 | 11-655 |
| 11-186 | Error Stop, $P=32551$ | 11-656 |
| 11-187 | Error Stop, P = 32174 | 11-658 |
| 11-188 | Error Stop, $\mathrm{P}=32176$ | 11-659 |
| 11-189 | Error Stop, $P=32200$ | 11-661 |
| 11-190 | Error Stop, $\mathrm{P}=32552$ | 11-662 |
| 11-191 | Error Stop, $P=32204$ | 11-663 |
| 11-192 | Error Stop, P = 32553 | 11-664 |
| 11-193 | Error Stop, P = 32554 | 11-665 |
| 11-194 | Error Stop, $P=32555$ | 11-666 |
| 11-195 | Error Stop, P = 32556 | 11-667 |
| 11-196 | Error Stop, P = 32557 | 11-670 |
| 11-197 | Error Stop, P = 32560 | 11-674 |
| 11-198 | Error Stop, $P=32561$ | 11-675 |
| 11-199 | Error Stop, P = 32562 | 11-677 |

LIST OF TABLES (continued)

Table No.
11-200 Error Stop, P = 32563 Description

Page
11-679
11-681
11-201 Error Stop, $P=32227$
11-682
11-203 Error Stop, $P=32564$ 11-686
11-204 Error Stop, $P=32565$ 11-691
11-205 Error Stop, P = 32566 11-693
11-206 Error Stop, $P=32567$ 11-695
11-207 Error Stop, $P=32570$ 11-698
11-208 Error Stop, $P=32571$
11-209 Error Stop, P = 32572
11-210 Error Stop, P = 32573
11-211 Error Stop, P = 32300
11-212 Error Stop, P = 32574
11-213 Error Stop, P = 32363
11-214 Error Stop, P $=32375$
11-215 Error Stop, P = 32407
11-216 Error Stop, P = 32576
11-217 Error Stop, P = 32421
11-218 Error Stop, P = 32431
11-219 Error Stop, P = 32433
11-220 Error Stop, P = 32577
11-221 Error Stop, P $=32600$
11-222 Error Stop, P = 32447
11-223 Error Stop, P = 32467
11-224 Error Stop, P $=32725$
11-225 Error Stop, P = 32726
11-226 Error Stop, P = 32634
11-227 Error Stop, P = 32727
11-228 Error Stop, $P=32730$
11-229 Error Stop, $P=32731$
11-230 Error Stop, P = 32732
11-231 Error Stop, P $=32733$
11-232 Error Stop, P $=32751$
11-233 Error Stop, $D=33277$
11-234 Error Stop, P = 32774
11-235 Error Stop, P = 33014
11-236 Error Stop, P = 33234
11-237 Error Stop, P = 33235

11-703
11-705
11-706
11-710
11-713
11-719
11-721
11-724
11-727
11-728
11-729
11-730
11-731
11-732
11-734
11-736
11-738
11-740
11-742
11-746
11-749
11-750
11-751
11-752
11-756
11-757
11-760
11-761
11-764
11-765

## LIST OF TABLES (continued)

| Table N | . Description | Page |
| :---: | :---: | :---: |
| 11-238 | Error Stop, P = 33071 | 11-766 |
| 11-239 | Error Stop, P = 33302 | 11-768 |
| 11-240 | Error Stop, P $=33303$ | 11-770 |
| 11-241 | Error Stop, P = 33304 | 11-772 |
| 11-242 | Error Stop, P = 33305 | 11-774 |
| 11-243 | Error Stop, $P=33306$ | 11-776 |
| 11-244 | Error Stop, P = 33307 | 11-778 |
| 11-245 | Error Stop, P = 33135 | 11-779 |
| 11-246 | Error Stop, $P=33310$ | 11-780 |
| 11-247 | Error Stop, $\mathrm{P}=33311$ | 11-781 |
| 11-248 | Error Stop, P = 33312 | 11-784 |
| 11-249 | Error Stop, $\mathrm{P}=33313$ | 11-785 |
| 11-250 | Error Stop, P = 33676 thru 33701 | 11-790 |
| 11-251 | Error Stop, P = 33702 thru 33705 | 11-798 |
| 11-252 | Error Stop, P = 33706 thru 33711 | 11-800 |
| 11-253 | Error Stop, P = 33712 thru 33715 | 11-803 |
| 11-254 | Error Stop, P = 33716 thru 33721 | 11-805 |
| 11-255 | Error Stop, P = 33722 thru 33725 | 11-808 |
| 11-256 | Error Stop, P = 33726 thru 33731 | 11-810 |
| 11-257 | Error Stop, P = 33732 thru 33735 | 11-813 |
| 11-258 | Error Stop, P = 33736 thru 33741 | 11-815 |
| 11-259 | Error Stop, P = 33742 thru 33745 | 11-819 |
| 11-260 | Error Stop, P = 33746 thru 33751 | 11-821 |
| 11-261 | Error Stop, P = 33752 thru 33763 | 11-824 |
| 11-262 | Error Stop, P = 33753 thru 33764 | 11-828 |
| 11-263 | Error Stop, P = 33754 thru 33765 | 11-830 |
| 11-264 | Error Stop, P = 33766 thru 33771 | 11-833 |
| 11-265 | Error Stop, P = 33772 thru 33775 | 11-836 |
| 11-266 | Error Stop, P = 34333 | 11-838 |
| 11-267 | Error Stop, $P=34310$ | 11-841 |
| 1i-268 | Error Stop, $P=34331$ | 11-842 |
| 11-269 | Error Stop, $P=34303$ | 11-847 |
| 11-270 | Error Stop, P = 37633 | 11-882 |
| 11-271 | S Register Bits | 11-884 |
| 11-272 | Error Stop, P = 37650 | 11-889 |
| 11-273 | Error Stop, $P=37652$ | 11-894 |
| 11-274 | Z Register Bootstrap to Z Gates | 11-895 |



Figure 1-1. CP-818A/U Digital Data Computer (Frontispiece)

## CHAPTER 1

## DESCRIPTION OF EQUIPMENT

I - CLASSIFICATION

1-1. CLASSIFICATION OF EQUIPMENT. - The CP-818A/U Digital Data Computer (figure 1-1, page xlvi) and associated manuals are UNCLASSIFIED. However, the system and associated equipments may carry a higher classification.

## NOTE - SECURITY REQUIREMENT

The memory core stacks may contain classified information. Clear each core stack to all ones or all zeros before removal.

## II - FUNCTIONAL DESCRIPTION

1-2. SYSTEM DESCRIPTION (figure 1-2, page 1-2). - The CP-818A/U computer controls the AN/GYK-9A(V) Data Processing set. The set consists of the following equipments:

1) A magnetic tape subsystem of up to eight tape transports controlled via the C-6573A/GYK-9A(V) Magnetic Tape Control Unit (TCU).
2) Up to four OA-7385A/GYK-9A(V) Control-Indicator Group Consoles.
3) A printer/punch system of up to 40 printers or punches. The C-6572A/GYK-9A(V) Printer-Punch Control Unit (PCU) provides buffering for 40 printers or punches.
4) An auxiliary CP-818A/U Digital Data Computer (optional).
5) A paper tape unit (PTU), the RD-277A/GYK-9A(V) PerforatorReader, with a reader and punch.

1-3. CP-818A/U COMPUTER. - The CP-818A/U computer is a specialpurpose, flexible-format, digital computer. It operates as a flexible format


Figure 1-2. Simplified System Block Diagram
control unit between various types of digital peripheral units and processes data characters of varying lengths and formats. An internally-stored program controls buffered input/output operations and real-time, on-line operations. Functionally the computer contains five sections: control, arithmetic, input/output, memory and power. Except for memory and power the sections do not reflect any division of hardware.
a. Control Section. - The control section consists of a series of registers and command circuits that time and control the internal operations as each instruction is performed. The control section causes an instruction to be read from the memory section and translates this instruction to generate the commands required to perform the instruction.

A master clock generates the timing pulses that control the sequence of events during the execution of each instruction. The master clock cycle is 0.67 microseconds. Six cycles make up one 4 -microsecond sequence. A complete instruction may require one or more sequences.
b. Arithmetic Section. - The arithmetic section contains a subtractive type adder and a series of registers. The registers and adder perform the arithmetic and logical operations required during execution of an instruction. All arithmetic operations are performed in a parallel mode with one's-complement binary arithmetic (except for multiply and divide which are limited to positive numbers). Operations performed by the arithmetic section involve addition, subtraction, multiplying, dividing, complementing, shifting, updating the program address, and modifying operand addresses.
c. Input/Output Section. - The input/output section contains the data paths and control circuits for the eight input/output (I/O) channels. Each I/O channel provides a data communication path to and/or from a peripheral device. The I/O section uses assigned memory addresses to store control words for each channel. The control words in turn specify the memory area affected by the I/O operation and dictate placement of I/O data characters. A data character can consist of $1,2,3,6$, or 8 bits. The control words are loaded as part of the program and can be examined or altered by program steps; however, they are referenced automatically during I/O operations. The I/O section uses a request-acknowledge or interrupt operation to establish real-time communication with each device. A priority network determines precedence in cases of simultaneous I/O requests from two or more peripheral units.
d. Memory Section. - The memory section consists of a main core memory and a bootstrap memory. The main core memory contains 16,368 core storage locations. Each location stores a 26-bit word that consists of 24 data bits and two parity bits. The main memory stores the program instructions, program operands, and data. The main memory cycle time is four microseconds. The bootstrap memory consists of 16 nondestructive-readout storage locations and contains two 8-word program loading routines. The routines are used exclusively for loading utility programs that load the operational programs.

The control section initiates the memory, accepts the memory output, or supplies the words written into memory.
e. Power Section. - The power section contains the voltage control, supply, and distribution circuits. It receives the 115 vac input, converts it to the various dc voltages, and provides voltage distribution to the logic and memory circuits.

## III - PHYSICAL DESCRIPTION

1-4. PHYSICAL CHARACTERISTICS. - The computer cabinet is 71.72 inches high, 25.88 inches wide, 29.30 inches deep, and weighs approximately 850 pounds. It contains two pullout logic drawers (A1 and 'A2), two pullout memory drawers (A3 and A4), a pullout power supply drawer (PS1), a power control panel (A5), and two blower assemblies (A6 and A7) (figures $1-3$, page $1-5$, and $1-4$, page 1-6). Each logic drawer contains two logic chassis and a front door panel (figure 1-5, page 1-7). Each chassis can hold 245 printed circuit cards and has two test point blocks. The logic door panels contain the associated switches and indicators. Each memory drawer contains one chassis. Each chassis can hold 154 printed circuit cards, four memory stacks, a test block, and a bootstrap assembly (figure $1-6$, page 1-8). Each memory stack contains 4,09613 -bit words. The bootstrap assembly consists of four printed circuit cards bolted together and contains 16 13-bit words. Each blower assembly contains two blowers to provide cabinet cooling. The power supply drawer contains the dc voltage supplies and fuses (see figure 1-7, page 1-9). All power and signal cabling connects to the computer via a connector assembly on the top rear portion of the cabinet.

1-5. TECHNICAL CHARACTERISTICS. - Table 1-1, page 1-10, lists the technical characteristics of the computer.


Figure 1-3. Assembly Locations


Figure 1-4. Assembly Numbering


Figure 1-5. Logic Drawer A2


Figure 1-6. Memory Drawer A3


1-6. INSTRUCTION REPERTOIRE. - Table 1-2, page 1-11, lists the computer instruction repertoire. The sequences are explained in paragraph 4-16c, page 4-44.

1-7. ASSIGNED MEMORY ADDRESSES. - Table 1-3, page 1-15, lists the reserved memory addresses. All listed addresses except bootstrap (00060 to 00077) are in core memory.

TABLE 1-1. Technical Characteristics

| Item | Information |
| :---: | :---: |
| Power <br> AC Input <br> Logic | $\begin{aligned} & 115 \mathrm{vac}+1 \% \text { (line-to-line), } 400(-30,+21) \mathrm{Hz} \\ & 3 \text {-phase, } 8 \text { amperes per phase, } 1500 \text { watts } \\ & -15 \mathrm{vdc} \\ & +15 \mathrm{vdc} \\ & -4.5 \mathrm{vdc} \\ & +15 \mathrm{vdc} \text { indicator supply } \end{aligned}$ |
| Signal Levels | Internal $\quad$ I/O Lines |
| High <br> Low | Grd $(\operatorname{logic} 0)$ Grd $(\operatorname{logic} 1)$ <br> $-4.5 v(\operatorname{logic} 1)$ $-6 v(\operatorname{logic} 0)$ |
| Cooling | Four intake blowers, filtered input at 300 cfm |
| Temperature <br> Ambient <br> Alarm <br> Cutoff | $\begin{gathered} 0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right) \text { to } 50^{\circ} \mathrm{C}\left(122^{\circ} \mathrm{F}\right) \\ 46^{\circ} \mathrm{C}\left(115^{\circ} \mathrm{F}\right) \\ 60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right) \end{gathered}$ |

TABLE 1-1. Technical Characteristics (continued)

| Item | Information |
| ---: | :--- |
| Timing |  |
| Cycle time | $670 \pm 34$ nanoseconds |
| Phase pulse | 120 nanoseconds minimum at -2 v amplitude point. <br> No pulse overlap at -1 v amplitude point. (Refer to <br> figure 4-12, page 4-38). <br> Narrow <br> 80 to 100 nanoseconds at -2v amplitude point. No <br> pulse overlap at -1v amplitude point. |

TABLE 1-2. Repertoire of Instructions

| Func. Code | Mnem. | Operation | Sequences | Execution Time in $\mu \mathrm{sec}$ | Instr. <br> Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\{\begin{array}{l} 00 \\ 11 \end{array}\right\}$ | HLT | Halt | I | 4 | VII |
| 37 | HLD | Stop | I | 4 | VII |
| 01 | LGN | Logical Negation | I | 4 | VII |
| 02 | TRF | Transfer on Flip-Flop | I | 4 | IV |
| 03 | TSR | Transfer to Subroutine | I, W | 8 | IV |
| 04 | TRX | Transfer on Index | I, R, (W) | 8** | IV |

() - Sequence is executed only if appropriate conditions exist
** - Add $4 \mu \mathrm{sec}$ if transfer is executed

TABLE 1-2. Repertoire of Instructions (continued)

| Func. Code | Mnem. | Operation | Sequences | Execution Time in $\mu \mathrm{sec}$ | Instr. <br> Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 05 | TAX | Transfer and Augment Index | I, R, (W) | 8** | IV |
| 06 | SHF | Shift |  |  | II |
| 06-0 | SHL | Shift Left (Non-RCA) | I, (R), (W) | 4 per seq |  |
|  |  | Shift Left (RCA) | $\begin{aligned} & \mathrm{I},(\mathrm{R}),(\mathrm{RC} 1), \\ & (\mathrm{RC} 2),(\mathrm{WC}), \\ & (\mathrm{R} / \mathrm{W}),(\mathrm{W}) \end{aligned}$ | $+2 / 3$ <br> per shift |  |
|  | $\mathrm{SCD} / \mathrm{N}$ | Shift Left Type 00 | D indicates decrement |  |  |
|  | $\mathrm{SAD} / \mathrm{N}$ | Shift Left Type 01 | mode; N indicates |  |  |
|  | SXD/N | Shift Left Type 10 | non-decrement |  |  |
|  | SLD/N | Shift Left Type 11 | mode |  |  |
| 06-1 | DIV | Divide | $\mathrm{I}, \mathrm{M}) \mathrm{R}, \mathrm{W}$, | 44* |  |
| 06-2 | SCA | Scale Accumulator | I | $4,+2 / 3$ <br> per shift |  |
| 06-3 | SCL | Scale Index and Accumulator | I, R, (W) $\}$ | 4 per seq. |  |
| 06-4 | SHR | Shift Right | $\mathrm{I},(\mathrm{R}),(\mathrm{W})$ | shift |  |
|  | SCR | Shift Right Type 00 |  |  |  |
|  | SAR | Shift Right Type 01 |  |  |  |

() - Sequence is executed only if appropriate conditions exist

*     - Add $4 \mu \mathrm{sec}$ if indexing (Core) occurs
** - Add $4 \mu \mathrm{sec}$ if transfer is executed

TABLE 1-2. Repertoire of Instructions (continued)

| Func. Code | Mnem. | Operation | Sequences | Execution Time in $\mu \mathrm{sec}$ | Instr. <br> Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SXR | Shift Right Type 10 |  |  |  |
|  | SLR | Shift Right Type 11 |  |  |  |
| 06-5 | MUL | Multiply | I, R, W | 44 |  |
| 06-6 | SUD | Shift Until Different | $\begin{aligned} & \mathrm{I}, \mathrm{R},(\mathrm{RC} 1), \\ & (\mathrm{RC} 2),(\mathrm{WC}), \\ & (\mathrm{R} / \mathrm{W}),(\mathrm{W}) \end{aligned}$ | $\begin{aligned} & 4 \text { per seq } \\ & +1-1 / 3 \\ & \text { per shift } \end{aligned}$ |  |
| 07 | EXF | External Function | $\mathrm{I}, \mathrm{R}$ | 8 | VI |
| 10 | CLR | Clear Memory <br> Address Y | I, (M), W | 8* | I |
| 12 | STR | Store A | I, (M), W | 8* | I |
| 13 | RPA | Replace Address | $\mathrm{I},(\mathrm{M}), \mathrm{W}$ | 8* | I |
| 14 | TRU | Transfer Unconditional | I, (M) | 4* | I |
| 15 | TRA | Transfer on Accumulator | I, (M) | 4* | I |
| 16 | TRD | Transfer if Different | I, (M) | 4* | I |
| 17 | SWC | Sense Word Count | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | V |
| 20 | EXC | Exchange | $\mathrm{I},(\mathrm{M}), \mathrm{R}, \mathrm{W}$ | $12^{*}$ | I |
| 21 | ADC | Add Constant to Memory | I, R, W | 12 | VIII |

( ) - Sequence is executed only if appropriate conditions exist

*     - Add $4 \mu \mathrm{sec}$ if indexing (Core) occurs

TABLE 1-2. Repertoire of Instructions (continued)

| Fun. Code | Mnem. | Operation | Sequences | Execution Time in $\mu \mathrm{sec}$ | Instr. <br> Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 22 | ADO | Add One to Memory | $\mathrm{I},(\mathrm{M}), \mathrm{R}, \mathrm{W}$ | 12* | I |
| 23 | AID | Add One if Different | $\mathrm{I}, \mathrm{M}),(\mathrm{R}, \mathrm{W})$ | 4/12* | I |
| 24 | RCA | Repeat Clear Add | I, (M), R, W | 12* | I |
| 25 | ERC | End Repeat Count | $\mathrm{I},(\mathrm{M}), \mathrm{R}, \mathrm{W}$ | 12* | I |
| 26 | $\begin{aligned} & \text { STX/ } \\ & \text { SCR } \end{aligned}$ | Store Index/Store Repeat Count | $\mathrm{I},(\mathrm{M}), \mathrm{R}, \mathrm{W}$ | 12*/8* | III |
| 27 | $\begin{aligned} & \text { LDX/ } \\ & \text { LRC } \end{aligned}$ | Load Index/Load Repeat Count | $\mathrm{I},(\mathrm{M}), \mathrm{R}, \mathrm{W})$ | 12*/8* | III |
| 30 | CLA | Clear Add | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | I |
| 31 | ADD | Add | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | I |
| 32 | SUB | Subtract | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | I |
| 33 | COM | Compare | $\mathrm{I}, \mathrm{M}), \mathrm{R}$ | 8* | I |
| 34 | LGA | Logical Add | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | I |
| 35 | LGM | Logical Multiply | $\mathrm{I},(\mathrm{M}), \mathrm{R}$ | 8* | I |
| 36 | ADB | Add B to A | I | 4 | VII |

() - Sequence is executed only if appropriate conditions exist

*     - Add $4 \mu$ sec if indexing (Core) occurs

TABLE 1-3. Assigned Memory Addresses

| Octal Address | Content | Function |
| :---: | :---: | :---: |
| 00001-00036 | B Index \#1-B Index \#36 |  |
| 00037 | B Index \#37 and B Box |  |
| 00040-00041 | Control Words \#1 and \#2 | Repeat Clear Add or shift until tally, and jump address on the return jump |
| 00042-00043 | Control Words \#1 and \#2 | Time Base Interrupt |
| 00044-00045 | Control Words \#1 and \#2 | Auxiliary Computer Input |
| 00046-00047 | Control Words \#1 and \#2 | Auxiliary Computer Output |
| 00050-00051 | Control Words \#1 and \#2 | $\begin{aligned} & \text { RD-277A Input (PTU } \\ & \text { Reader) } \end{aligned}$ |
| 00052-00053 | Control Words \#1 and \#2 | RD-277A Output (PTU <br> Punch) |
| 00054-00055 | Control Words \#1 and \#2 | TCU Input |
| 00056-00057 | Control Words \#1 and \#2 | TCU Output |
| 00060-00067 | Paper Tape Bootstrap |  |
| 00070-00077 | Magnetic Tape Bootstrap |  |
| 001XX | OA-7385A/GYK-9A(V) Control Word Addresses (Console 0) |  |
| 002XX | OA-7385A/GYK-9A(V) Control Word Addresses (Console 1) |  |
| 003XX | OA-7385A/GYK-9A(V) Control Word Addresses (Console 2) |  |

TABLE 1-3. Assigned Memory Addresses (continued)

| Octal Address | Content | Function |
| :---: | :---: | :---: |
| 004XX | OA-7385A/GYK-9A(V) Control Word Addresses (Console 3) |  |
| NOTE: $\mathrm{XX}=$ | 00 to 37 Data Inputs <br> 40 \& 41 Special Input <br> $42 \& 43$ Switch Input <br> 44 \& 45 Keyboard Input <br> $46 \& 47$ Time Statement Input | 50 \& 51 Printer Control 52 to 73 Monitor Printer 74 \& 75 Indicator Output 76 \& 77 Special Output |
| 00500-00501 | Control Words \#1 and \#2 | PCU (Printer \#0) |
| 00502-00503 | Control Words \#1 and \#2 | PCU (Printer \#1) |
| 00504-00505 | Control Words \#1 and \#2 | PCU (Printer \#2) |
| 00506-00507 | Control Words \#1 and \#2 | PCU (Printer \#3) |
| 00510-00511 | Control Words \#1 and \#2 | PCU (Printer \#4) |
| 00512-00513 | Control Words \#1 and \#2 | PCU (Printer \#5) |
| 00514-00515 | Control Words \#1 and \#2 | PCU (Printer \#6) |
| 00516-00517 | Control Words \#1 and \#2 | PCU (Printer \#7) |
| 00520-00521 | Control Words \#1 and \#2 | PCU (Printer \#10) |
| 00522-00523 | Control Words \#1 and \#2 | PCU (Printer \#11) |
| 00524-00525 | Control Words \#1 and \#2 | PCU (Printer \#12) |
| 00526-00527 | Control Words \#1 and \#2 | PCU (Printer \#13) |
| 00530-00531 | Control Words \#1 and \#2 | PCU (Printer \#14) |
| 00532-00533 | Control Words \#1 and \#2 | PCU (Printer \#15) |

TABLE 1-3. Assigned Memory Addresses (continued)

| Octal Address | Content | Function |
| :---: | :---: | :---: |
| 00534-00535 | Control Words \#1 and \#2 | PCU (Printer \#16) |
| 00536-00537 | Control Words \#1 and \#2 | PCU (Printer \#17) |
| 00540-00541 | Control Words \#1 and \#2 | PCU (Printer \#20) |
| 00542-00543 | Control Words \#1 and \#2 | PCU (Printer \#21) |
| 00544-00545 | Control Words \#1 and \#2 | PCU (Printer \#22) |
| 00546-00547 | Control Words \#1 and \#2 | PCU (Printer \#23) |
| 00550-00551 | Control Words \#1 and \#2 | PCU (Printer \#24) |
| 00552-00553 | Control Words \#1 and \#2 | PCU (Printer \#25) |
| 00554-00555 | Control Words \#1 and \#2 | PCU (Printer \#26) |
| 00556-00557 | Control Words \#1 and \#2 | PCU (Printer \#27) |
| 00560-00561 | Control Words \#1 and \#2 | PCU (Printer \#30) |
| 00562-00563 | Control Words \#1 and \#2 | PCU (Printer \#31) |
| 00564-00565 | Control Words \#1 and \#2 | PCU (Printer \#32) |
| 00566-00567 | Control Words \#1 and \#2 | PCU (Printer \#33) |
| 00570-00571 | Control Words \#1 and \#2 | PCU (Printer \#34) |
| 00572-00573 | Control Words \#1 and \#2 | PCU (Printer \#35) |
| 00574-00575 | Control Words \#1 and \#2 | PCU (Printer \#36) |
| 00576-00577 | Control Words \#1 and \#2 | PCU (Printer \#37) |
| 00600-00601 | Control Words \#1 and \#2 | PCU (Printer \#40) |

TABLE 1-3. Assigned Memory Addresses (continued)

| Octal Address | Content | Function |
| :---: | :---: | :---: |
| 00602-00603 | Control Words \#1 and \#2 | PCU (Printer \#41) |
| 00604-00605 | Control Words \#1 and \#2 | PCU (Printer \#42) |
| 00606-00607 | Control Words \#1 and \#2 | PCU (Printer \#43) |
| 00610-00611 | Control Words \#1 and \#2 | PCU (Printer \#44) |
| 00612-00613 | Control Words \#1 and \#2 | PCU (Printer \#45) |
| 00614-00615 | Control Words \#1 and \#2 | PCU (Printer \#46) |
| 00616-00617 | Control Words \#1 and \#2 | PCU (Printer \#47) |
| 00620-00621 | Control Words \#1 and \#2 | (Printer \#50) |
| 00622-00623 | Control Words \#1 and \#2 | (Printer \#51) |
| 00624-00625 | Control Words \#1 and \#2 | (Printer \#52) |
| 00626-00627 | Control Words \#1 and \#2 | (Printer \#53) |
| 00630-00631 | Control Words \#1 and \#2 | (Printer \#54) |
| 00632-00633 | Control Words \#1 and \#2 | (Printer \#55) |
| 00634-00635 | Control Words \#1 and \#2 | (Printer \#56) |
| 00636-00637 | Control Words \#1 and \#2 | (Printer \#57) |
| 00640-00641 | Control Words \#1 and \#2 | (Printer \#60) |
| 00642-00643 | Control Words \#1 and \#2 | (Printer \#61) |
| 00644-00645 | Control Words \#1 and \#2 | (Printer \#62) |
| 00646-00647 | Control Words \#1 and \#2 | (Printer \#63) |

TABLE 1-3. Assigned Memory Addresses (continued)

| Octal Address | Content | Function |
| :--- | :--- | :--- |
| $00650-00651$ | Control Words \#1 and \#2 | (Printer \#64) |
| $00652-00653$ | Control Words \#1 and \#2 | (Printer \#65) |
| $00654-00655$ | Control Words \#1 and \#2 | (Printer \#66) |
| $00656-00657$ | Control Words \#1 and \#2 | (Printer \#67) |
| $00660-00661$ | Control Words \#1 and \#2 | (Printer \#70) |
| $00662-00663$ | Control Words \#1 and \#2 | (Printer \#71) |
| $00664-00665$ | Control Words \#1 and \#2 | (Printer \#72) |
| $0066-00667$ | Control Words \#1 and \#2 | (Printer \#73) |
| $00670-00671$ | Control Words \#1 and \#2 | (Printer \#74) |
| $00672-00673$ | Control Words \#1 and \#2 | (Printer \#75) |
| $00674-00675$ | Control Words \#1 and \#2 | (Printer \#76) |
| $00676-00677$ | Control Words \#1 and \#2 | (Printer \#77) |
| $37600-37776$ |  | Bootstrap Load |

## CHAPTER 2

## INSTALLATION

## I - INSTALLATION PROCEDURES

2-1. SITE SELECTION. - Available site facilities govern placement of the equipment. Select a site which protects the equipment, is free of excessive dust, provides proper heat dissipation, and allows adequate space for maintenance and airflow. Figure $2-1$, page $2-2$, shows minimum clearances required.

2-2. INSPECTION. - No elaborate unpacking procedure is necessary as the computer arrives completely assembled. After unpacking the computer, complete the following inspection procedure.

1. Check cabinet for dents, scratches, and bent or broken parts.
2. Extend each drawer and note any binding.
3. Check each drawer for damaged parts.
4. As each drawer is extended check cabinet interior for 'damaged parts.
5. Rotate all fan blades and note any binding.
6. Close each drawer and note any binding.
7. Notify supervisory personnel immediately of any damage noted in steps 1 through 6.

Note: - Damage shall be reported according to the regulaations of the service having jurisdiction over the damaged equipment.

2-3. MOUNTING. - Bolt the computer to the floor or to a base plate welded to the floor and bolt the stabilizers to the wall. This is necessary to prevent forward overbalance when several logic drawers are opened. Figure 2-1, page 2-2, shows the required mounting dimensions. To bolt equipment to floor or base plate and stabilizers, complete the following steps.


BACK VIEW


SIDE VIEW


FRONT VIEW

NOTES:
I. * minimum clearance REQUIRED.
2. 12 " IF COVER REMOVED.


Figure 2-1. CP-818A/U Dimensional Data

1. Remove power supply drawer PS1.
2. Position equipment.
3. Align all bolt holes (base and stabilizers).
4. Insert and tighten all bolts.
5. Replace power supply drawer PS1.

The computer is shipped with the top cover removed. Prior to operation install the cover to insure RFI integrity and drip proofing. To install the cover complete the following procedure.

1. Remove six cover-hinge mounting screws and two folding-stay mounting screws from the computer.
2. Attach cover with six mounting screws.
3. Attach folding stay.
4. Ensure that lifting eyes or plugs are installed for RFI integrity.

Note: - If top cover is not installed, all mounting screws must be in place to insure RFI integrity.

2-4. CABLING CONNECTIONS. - All cable connectors are at the top rear of the computer (see figure 2-1, page 2-2). Table 2-1, page $2-4$, lists all required cables and connectors.
a. Power. - The four-conductor power cable connects to a set of high frequency line filters, FL1, FL2, and FL3, and a common ground. To connect the power cable complete the following procedure.

## WARNING

BEFORE ATTEMPTING TO CONNECT POWER CABLE TO COMPUTER, ENSURE OTHER END OF CABLE IS DISCONNECTED OR EXTERNAL POWER SOURCE IS DE-ENERGIZED AND TAGGED.

CP-818A/U

TABLE 2-1. Cables and Connectors

| Jack <br> No. | External <br> Device | Connector Type | Connectors |
| :--- | :--- | :--- | :---: |
| J1 | Power | MS3106A20-15S | 4 |
| J2 | TCU | Cannon DPD 4500-5207 | 50 |
| J3 | PCU | Cannon DPD 4500-5207 | 50 |
| J4 | RD-277A (PTU) | Cannon DPD 4500-5207 | 50 |
| J6(J10) | AUX CMPTR | Cannon DPD 4500-5207 | 50 |
| J7 | CSL 0 | Cannon DPD 4500-5207 | 50 |
| J8 | CSL 1 2 | Cannon DPD 4500-5207 | 50 |
| J9 | CSL 3 | Cannon DPD 4500-5207 | 50 |

1. Remove J1 cover.
2. Seat plug P1.
3. Tighten retainer ring.
b. Ground. - The dc level input/output communication used in the system makes the cabinet grounding system extremely important. All internal grounds and cable returns connect to a common ground bus. To connect the computer to the system ground, complete the following procedure.
4. Remove nut from E1 ground stud on the back of computer (figure 2-1, page 2-2).
5. Connect system ground lead to stud.
6. Replace and tighten nut.
c. Signal. - All input/output signal connectors are 50 -pin connectors mounted on the top of the cabinet (figure 2-2). Table 2-2, page 2-6, lists the peripheral equipment that connects to each jack and the signal assigned to each pin. Because of the cable drivers in the computer, cable length must not exceed 150 feet.

CAUTION. - Connect only one auxiliary computer cable. An auxiliary-computer cable connected to J5 of the CP-818A/U must connect to J10 of the auxiliary computer or a cable connected to J10 of the CP-818A/U must connect to J5 of the auxiliary computer.

To connect a signal cable, complete the following procedure.

1. Locate proper jack number.
2. Swing retainer strap forward.
3. Insert plug.
4. Push down to seat properly.


Figure 2-2. Input/Output Signal Connectors

TABLE 2-2. CP-818A/U Connector Pin Number Assignments

| Connector Pin No. | $\begin{gathered} \mathrm{J} 2 \\ \text { (TCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 3 \\ \text { (PCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 4 \\ (\mathrm{RD}-277 \mathrm{~A}) \end{gathered}$ | Console 0-J6 <br> Console 1-J7 <br> Console 2-J8 <br> Console 3-J9 | Auxiliary Computer |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | J5 | $\begin{gathered} \mathrm{J} 10 \\ \mathrm{Pin} \text { No. } \end{gathered}$ |
| 1 | Out Data $2^{0} \mathrm{r}$ | Out Data $2^{0} \mathrm{r}$ | Out Data $2^{0} \mathrm{r}$ | Out Data $2^{0} \mathrm{r}$ | Out Data $2^{0} \mathrm{r}$ | 25 |
| 2 | Out Data $2^{1} \mathrm{r}$ | Out Data $2^{1} \mathrm{r}$ | Out Data $2^{1} \mathrm{r}$ | Out Data $2^{1} \mathrm{r}$ | Out Data $2^{1} \mathrm{r}$ | 44 |
| 3 | Out Data $2^{2} \mathrm{r}$ | Out Data $2^{2} \mathrm{r}$ | Out Data $2^{2} \mathrm{r}$ | Out Data $2^{2} \mathrm{r}$ | Out Data $2^{2} \mathrm{r}$ | 45 |
| 4 | Out Data $2^{3} \mathrm{r}$ | Out Data $2^{3} \mathrm{r}$ | Out Data $2^{3} \mathrm{r}$ | Out Data $2^{3} \mathrm{r}$ | Out Data $2{ }^{3} \mathrm{r}$ | 46 |
| 5 | Out Data $2^{4} \mathrm{r}$ | Out Data $2^{4} \mathrm{r}$ | Out Data $2^{4} \mathrm{r}$ | Out Data $2^{4} \mathrm{r}$ | Out Data $2^{4} \mathrm{r}$ | 47 |
| 6 | Out Data $2^{5} \mathrm{r}$ | Out Data $2^{5} \mathrm{r}$ | Out Data $2^{5} \mathrm{r}$ | Out Data $2^{5} \mathrm{r}$ | Out Data $2^{5} \mathrm{r}$ | 48 |
| 7 | Out Data $2^{6} \mathrm{r}$ | Out Data $2^{6} \mathrm{r}$ | Out Data $2^{6} \mathrm{r}$ | Out Data $2^{6} \mathrm{r}$ | Out Data $2{ }^{6} \mathrm{r}$ | 49 |
| 8 | Out Data $2^{7} \mathrm{r}$ | Out Data $2^{7} \mathrm{r}$ | Out Data $2^{7} \mathrm{r}$ | Out Data $2^{7} \mathrm{r}$ | Out Data $2^{7} \mathrm{r}$ | 31 |
| 9 | Out Data $2^{0}$ | Out Data $2^{0}$ | Out Data $2^{0}$ | Out Data $2^{0}$ | Out Data $2^{0}$ | 34 |
| 10 | Out Data $2^{1}$ | Out Data $2^{1}$ | Out Data $2^{1}$ | Out Data $2^{1}$ | Out Data $2^{1}$ | 35 |
| 11 | Out Data $2^{2}$ | Out Data $2^{2}$ | Out Data $2^{2}$ | Out Data $2^{2}$ | Out Data $2^{2}$ | 36 |

TABLE 2－2．CP－818A／U Connector Pin Number Assignments（continued）

| Connector Pin No． | $\begin{gathered} \mathrm{J} 2 \\ \text { (TCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 3 \\ (\mathrm{PCU}) \end{gathered}$ | $\begin{gathered} \mathrm{J} 4 \\ (\mathrm{RD}-277 \mathrm{~A}) \end{gathered}$ | Console 0－J6 <br> Console 1－J7 <br> Console 2－J8 <br> Console 3－J9 | Auxiliary Computer |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | J5 | $\begin{gathered} \mathrm{J} 10 \\ \text { Pin No. } \end{gathered}$ |
| 12 | Out Data $2^{3}$ | Out Data $2^{3}$ | Out Data $2^{3}$ | Out Data $2^{3}$ | Out Data $2^{3}$ | 37 |
| 13 | Out Data $2^{4}$ | Out Data $2^{4}$ | Out Data $2^{4}$ | Out Data $2^{4}$ | Out Data $2^{4}$ | 38 |
| 14 | Out Data $2^{5}$ | Out Data $2^{5}$ | Out Data $2^{5}$ | Out Data $2^{5}$ | Out Data $2^{5}$ | 39 |
| 15 | Out Data $2^{6}$ | Out Data $2^{6}$ | Out Data $2^{6}$ | Out Data $2^{6}$ | Out Data $2^{6}$ | 40 |
| 16 | Out Data $2^{7}$ | Out Data $2^{7}$ | Out Data $2^{7}$ | Out Data $2^{7}$ | Out Data $2^{7}$ | 22 |
| 17 | Tape Mark | In Address $2^{1}$ | Lockout FF | In Address $2^{1}$ | A。CoIn Busy | 18 |
| 18 | Tape Busy | In Address $2^{2}$ | Ext．Function | In Address $2^{2}$ | Out Busy | 17 |
| 19 | Data Transfer Error | In Address $2^{3}$ | Input Active | In Address $2^{3}$ | Spare | 20 |
| 20 | Transport <br> Ready | In Address $2^{4}$ | Spare | In Address 24 | Spare | 19 |
| 21 | Out Request | In Address $2^{5}$ | Out Request | In Address $2^{5}$ | Out Request | 43 |

[^0]| Connector Pin No. | $\begin{gathered} \mathrm{J} 2 \\ \text { (TCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 3 \\ \text { (PCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 4 \\ (\mathrm{RD}-277 \mathrm{~A}) \end{gathered}$ | Console 0-J6 <br> Console 1-J7 <br> Console 2-J8 <br> Console 3-J9 | Auxiliary Computer |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | J5 | $\begin{gathered} \mathrm{J} 10 \\ \text { Pin No. } \end{gathered}$ |
| 22 | Select Error | In Address $2^{6}$ | In Data $2^{7}$ | In Data $2^{7}$ | In Data $2^{7}$ | 16 |
| 23 | Out Ack | Spare | Out Ack | Computer Run | Out Ack | 24 |
| 24 | In Request | Request | In Request | Request | In Request | 23 |
| 25 | In Data $2^{0} \mathrm{r}$ | Spare r (34) | In Data $2^{0} \mathrm{r}$ | In Data $2^{0} \mathrm{r}$ | In Data $2^{0} \mathrm{r}$ | 1 |
| 26 | Tape Mark r | In Address 21 r | Lockout FFr | In Address $2^{1} \mathrm{r}$ | A.C. In Busy | 27 |
| 27 | Tape Busy r | In Address $2^{2} \mathrm{r}$ | Ext. Funct. r | In Address $2^{2} \mathrm{r}$ | Out Busy r | 26 |
| 28 | Data Transfer <br> Error r | In Address $2^{3} \mathrm{r}$ | In. Active r | In Address $2^{3} \mathrm{r}$ | Spare r (19) | 29 |
| 29 | Transport <br> Ready r | In Address $2^{4} \mathrm{r}$ | Spare r (20) | In Address $2^{4} \mathrm{r}$ | Spare r (20) | 28 |
| 30 | Out Request r | In Address $2^{5} \mathrm{r}$ | Out Request | In Address $2^{5} \mathrm{r}$ | Out Request r | 42 |
| 31 | Select Error r | In Address $2{ }^{6} \mathrm{r}$ | In Data $2^{7} \mathrm{r}$ | In Data $2^{7} \mathrm{r}$ | In Data $2^{7} \mathrm{r}$. | 8 |
| 32 | Out Ack r | Spare r (23) | Out Ack r | Computer Fault | Out Ack r | 33 |

$*_{r}=$ return line

| $\begin{array}{\|c} \text { Connector } \\ \text { Pin No. } \end{array}$ | $\begin{gathered} \mathrm{J} 2 \\ \text { (TCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 3 \\ \text { (PCU) } \end{gathered}$ | $\begin{gathered} \mathrm{J} 4 \\ (\mathrm{RD}-277 \mathrm{~A}) \end{gathered}$ | Console 0-J6 <br> Console 1-J7 <br> Console 2-J8 <br> Console 3-J9 | Auxiliary Computer |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | J5 | $\begin{gathered} \mathrm{J} 10 \\ \text { Pin No. } \end{gathered}$ |
| 33 | In Request r | Request r | In Request r | Request r | In Request r | 32 |
| 34 | In Data $2^{0}$ | Spare | In Data $2^{0}$ | In Data $2^{0}$ | In Data $2^{0}$ | 9 |
| 35 | In Data $2^{1}$ | Spare | In Data $2^{1}$ | In Data $2^{1}$ | In Data $2^{1}$ | 10 |
| 36 | In Data $2^{2}$ | Spare | In Data $2^{2}$ | In Data $2^{2}$ | In Data $2^{2}$ | 11 |
| 37 | In Data $2^{3}$ | Spare | In Data $2^{3}$ | In Data $2^{3}$ | In Data $2^{3}$ | 12 |
| 38 | In Data $2^{4}$ | Spare | In Data $2^{4}$ | In Data $2^{4}$ | In Data $2^{4}$ | 13 |
| 39 | In Data $2^{5}$ | Spare | In Data $2^{5}$ | In Data $2^{5}$ | In Data $2^{5}$ | 14 |
| 40 | Spare | Spare | In Data $2^{6}$ | In Data $2^{6}$ | In Data $2^{6}$ | 15 |
| 41 | Spare | Spare | Spare | Parallel Data | Spare | 41 |
| 42 | In Ack r | Ack r | In Ack r | Ack r | In Ack r | 30 |
| 43 | In Ack | Ack | In Ack | Ack | In Ack | 21 |
| 44 | In Data $2^{1} \mathrm{r}$ | Spare r (35) | In Data $2^{1} \mathrm{r}$ | In Data $2^{1} \mathrm{r}$ | In Data $2^{1} \mathrm{r}$ | 2 |

CP-818A/U

$*_{r}=$ return line
5. Raise retainer strap over top of plug.
6. Tighten screw in retainer strap.

## II - ADJUSTMENTS

2-5. POWER. - The de voltage supplies are factory adjusted for the correct output with a 115 vac input. Check the output voltages and fuses of each supply as shown in table 2-3.

TABLE 2-3. DC Voltage Check Points

| Voltage <br> $(+5 \%)$ | Test Point* |  | Fuses |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Number | Color | Number | Rating |
| +15 v | TB1-A4 | Red | F7, 8, 9 | 2 ASB |
| -4.5 v | TB1-A3 | Yellow | F1, 2, 3 | 1ASB |
| -15 v | TB1-A2 | Violet | F4, 5, 6 | 3ASB |
| Ground | TB1-A1 | Black | Black |  |
| +15 v indicator | TB2-G23 |  | F10, 11, 12 | 2ASB |
| +15 v indicator grd | TB2-G01 |  |  |  |

* Chassis A1A1

If the output of a dc supply ( $+15 \mathrm{v},-15 \mathrm{v}$, or -4.5 v ) is not within the specified tolerance, adjust the taps on the primary side of the supply transformer.

## III - REPACKING AND STORAGE

2-6. REPACKING. - To prepare the CP-818A/U for shipment or storage, complete the following procedure.

1. Clear core memory to all zeros or all ones.
2. De-energize and tag main power switch.
3. Disconnect main power cable at J1.

CP-818A/U
4. Disconnect system ground cable at stud E1.
5. Disconnect all input/output signal cables.
6. Open all chassis.
7. Tighten card hold-down straps.
8. Close all chassis.
9. Ensure all chassis locking screws are tight.
10. Remove mounting bolts.

The CP-818A/U is now ready for repacking. The type of crate and amount of repacking depend on the materials available and the equipment destination. However, the packaging used must protect the computer from dust, moisture, and vibration.

2-7. STORAGE. - To prepare the CP-818A/U for storage complete the procedure in paragraph 2-6, page 2-11. The crate or covering used must protect the computer from dust, moisture, and damage. The storage site temperature must be maintained between $-40^{\circ} \mathrm{C}\left(-40^{\circ} \mathrm{F}\right)$ and $60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)$. The relative humidity must not exceed $95 \%$.

## CHAPTER 3

## OPERATING INSTRUCTIONS

## I - CONTROLS AND INDICATORS

3-1. OPERATOR CONTROLS AND INDICATORS. - Operator controls and indicators and all maintenance controls and indicators (except master clock margin and memory adjustment controls) are on the power control panel, logic panel A1A3, and logic panel A2A3. Many of these controls are indi-cator-switches which connect to control flip-flops and register flip-flops. The indicator portion of the indicator-switch is lighted when the associated flip-flop sets. Pressing an indicator-switch sets the associated flip-flop and lights the indicator. Some groups of indicator-switches have an associated clear push-switch. Pressing this switch clears all flip-flops in the group.
a. Power Control Panel (figure 3-1, page 3-2). - Table 3-1 lists the switches and indicators on this panel and describes their function.
b. Logic Panel A1A3 (figure 3-2, page 3-6). - Table 3-2, page 3-5, lists the indicator-switches on this panel and describes their function.
c. Logic Panel A2A3 (figure 3-3, page 3-9). - Table 3-3, page 3-9, lists the indicator-switches and controls on this panel and describe their function.
d. Console Input Bit Switch (figure 3-4, page 3-17). - The console bit selection switch, located behind logic panel A2, selects either 6-bit mode or 8 -bit mode when the console specifies parallel inputs.

TABLE 3-1. Power Control Panel Controls and Indicators

| Control or <br> Indicator | Type | Function |
| :--- | :--- | :--- |
| OVER TEMP | Indicator <br> (red) | Lights when cabinet interior <br> temperature exceeds $46^{\circ} \mathrm{C}$ <br> $\left(115^{\circ} \mathrm{F}\right)$. |



Figure 3-1. Power Control Panel

TABLE 3-1. Power Control Panel Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| AIR FLOW FAULT <br> BYPASS | Indicator <br> (red) <br> Toggle switch | Lights if cabinet airflow stops with power on (air leak, extended chassis, or a blower not operating). <br> Enables dc power to be applied to the computer immediately; bypassing 30 -second initial delay. Also, enables dc power to be applied to computer even though there is not sufficient airflow within cabinet to close internal airflow switch. |
| PROGRAM RUN | Indicator (green) | Lights when computer is operating in high-speed run mode. |
| RTM | Real time meter | Records time that computer dc power is on. The meter cycles from 0 through 9999.9 hours. It cannot be reset. |
| FAULT | Indicator (red) | Lights when one of the following logic fault conditions occurs: <br> 1) Parity error <br> 2) Halt (function code error) <br> 3) Console data input overflow <br> 4) Console switch input overflow <br> 5) Console keyboard input overflow |

TABLE 3-1. Power Control Panel Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| FAULT DISC HORN/HORN CLEAR | Toggle switch (three-position) | Center position: Horn sounds when fault occurs. <br> HORN CLEAR: Silences horn if sounding. Horn will sound again for a different fault or when present fault is removed and occurs again. <br> DISC HORN: Prevents horn from sounding when a fault occurs. |
| INDICATE/SET-OFF-INDICATE | Toggle switch (three-position) | OFF: Disables all indicatorswitches on both logic panels. <br> INDICATE: Indicator-switches indicate flip-flop states but cannot set flip-flops. <br> INDICATE/SET: Indicatorswitches indicate flip-flop states and can set flip-flops. |
| MARGINAL CHECK | Indicator <br> (red) | Lights when marginal check switch on either memory chassis is in HIGH or LOW position, or when either CLOCK NARROW/NORMAL switch behind logic panel A1 is in NARROW position. |
| POWER | Indicator (green) | Lights when ac power is applied to the computer (POWER ON/OFF switch placed to ON position). |

TABLE 3-1. Power Control Panel Controls and Indicators (continued)

| Control or <br> Indicator | Type | Function |
| :--- | :--- | :--- |
| POWER | Toggle switch <br> (two-position) | ON: Applies ac power to the <br> blowers. Thirty seconds later <br> (when rated air flow is reached) <br> dc power is applied to the com- <br> puter logic. |
|  |  | OFF: Removes ac and dc power <br> from the computer logic. |

TABLE 3-2. Logic Panel A1A3, Control and Indicators

| Indicator-Switch | Function |
| :---: | :--- |
| A-register 00-23 | Indicate the state of each bit in the A-register and <br> enable the operator to alter the register contents. <br> The A-register is the arithmetic section accumu- <br> lator. It holds the result of an add or subtract <br> operation; the multiplier and the least significant <br> product bits of a multiply operation, the least <br> significant dividend bits and the quotient of a <br> divide operation, and the mask for a logical oper- <br> ation and is used in shifting and complementing <br> operations. |
| D-register 00-23 | Indicate the state of each bit in the D-register and <br> enable the operator to alter the register contents. <br> The D-register is an arithmetic section operand <br> register. It holds one operand during arithmetic <br> and logical operations. |
| X-register 00-23 | Indicate the state of each bit in the X-r egister and <br> enable the operator to alter the register contents. <br> The X-register is the arithmetic section exchange <br> register. It holds one of the operands during an <br> arithmetic or logic operation and has a direct data <br> path to the Z and D registers and the adder. |



Figure 3-2. Logic Panel A1A3

TABLE 3-2. Logic Panel A1A3, Control and Indicators (continued)

| Indicator--Switch | Function |
| :---: | :---: |
| Z-register 00-23 | Indicate the state of each bit in the Z-register and enable the operator to alter the register contents. The Z-register is the memory input/output buffer register. It routes memory data to the $\mathrm{F}, \mathrm{M}, \mathrm{K}$, $C, X$, and RC-registers and serves as the selector input register for writing data into memory. |
| U-register 00-23 | Indicate the state of each bit in the U-register and enable the operator to alter the register contents. The U-register serves as the lower rank for the A-register during shifting operations. |
| B-register 00-13 | Indicate the state of each bit in the B-register and enable the operator to alter the register contents. The B-register is associated with index 37 in memory and normally contains the 14 -bit address field of index 37. However, it can be used to modify an instruction without using the memory. |
| S-register 00-13 | Indicate the state of each bit in the S -register and enable the operator to alter the register contents. The S-register is the memory address register and holds the addresses to control the memory address translator during the memory cycle. |
| P-register 00-13 | Indicate the state of each bit in the P-register and enable the operator to alter the register contents. The P-register is the program address register. It holds the address of the next instruction while the current instruction is being performed. It is incremented by the arithmetic section or reloaded with a new address (skip condition). |
| $\mathrm{RC}_{0} 0-4$ | Display count in double-rank repeat counter. Load index instruction (27) loads this register. Repeat counter is active during a shift instruction when instruction specifies RCA mode of shifting. Repeat counter decrements by one for each shift when proper mode is selected. |

TABLE 3-2. Logic Pannel A1A3, Control and Indicators (continued)
$\left.\begin{array}{|l|l|}\hline \text { Indicator-Switch } & \text { Function } \\ \hline K_{0} 0-4 & \begin{array}{l}\text { Indicate number of shifts specified by shift (06) } \\ \text { instruction. Register decrements by one as each } \\ \text { shift is executed. }\end{array} \\ \hline \text { RCA } & \begin{array}{l}\text { Lights when repeat-clear-add instruction (24) is } \\ \text { executed and remains lighted until end-repeat- } \\ \text { count instruction (25) is executed or until a buffer } \\ \text { terminate or RC = 0 occurs. }\end{array} \\ \hline \text { RELOAD } & \begin{array}{l}\text { Operates during RC1-sequence of the shift (06) } \\ \text { instruction. Indicator is lighted after repeat } \\ \text { counter reaches zero. }\end{array} \\ \hline \text { A24 } & \begin{array}{l}\text { Operates during a shift (06) instruction. Indicator } \\ \text { is lighted during left shift operation when upper } \\ \text { bit of A-register (A23) is a one and is extinguished } \\ \text { when A23 is a zero. During right shift type 00, } \\ \text { indicator is lighted when A00 is a one and is } \\ \text { extinguished when A00 is a zero. During right } \\ \text { shift type 10 or 11 operations, indicator is lighted } \\ \text { when Z00 is a one and is extinguished when Z00 } \\ \text { is a zero. }\end{array} \\ \hline \text { PARITY } & \begin{array}{l}\text { UPPER }\end{array} \\ \begin{array}{ll}\text { Lights when upper half of a word read from memory }\end{array} \\ \text { (bits 12 through 23) contains an even number of } \\ \text { one bits. } \\ \text { Lights when lower half of a word read from memory } \\ \text { (bits 1 through 11) contains an even number of one }\end{array}\right\}$


Figure 3-3. Logic Panel A2A3

TABLE 3-3. Logic Panel A2A3 Controls and Indicators

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| OUTPUT DATA $0-7$ (C-register) | Indicatorswitches | Display characters sent to peripheral equipments. Indicators clear just prior to reload. |
| ACKNOWLEDGE |  | Indicators do not clear until computer sends another acknowledge. |
| TCU IN | Indicatorswitch | Lights when computer accepts a character from C-6573A/GYK9A(V) (TCU). |
| TCU OUT | Indicatorswitch | Lights when computer sends a character to TCU. |
| CONSOLE $0-3$ | Indicatorswitches | Appropriate indicator lights when computer accepts a character from one of four OA-7385A/GYK-9A(V) consoles or when computer sends a character to a console. |
| PTU IN | Indicatorswitch | Lights when computer accepts a character from RD-277A/GYK9A(V) (PTU). |
| PTU OUT | Indicatorswitch | Lights when computer sends a character to RD-277A. |
| PCU OUT | Indicatorswitch | Lights when computer sends a character to C-6572A/GYK-9A(V) (PCU). |
| AUX COMPUTER OUT | Indicatorswitch | Lights when computer sends a character to auxiliary computer. |
| AUX COMPUTER IN | Indicatorswitch | Lights when computer accepts a character from auxiliary computer. |

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| REQUEST |  |  |
| INT | Indicatorswitch | Lights when an inter rupt request is made by computer. Occurs once every millisecond while inter rupt is armed. |
| TCU OUT | Indicatorswitch | Lights when TCU requests a character from computer. |
| TCU IN | Indicatorswitch | Lights when TCU has a character ready for computer. |
| CONSOLE $0-3$ | Indicator- <br> switches | Lights when a console has a character ready for computer or when a console requests a character from computer. |
| PTU IN | Indicatorswitch | Lights when RD-277A has a character ready for computer. |
| PTU OUT | Indicatorswitch | Lights when RD -277A requests a character from computer. |
| PCU OUT | Indicator- <br> switch | Lights when PCU requests a character from computer. |
| AUX COMPUTER OUT | Indicatorswitch | Lights when auxiliary computer requests a character from computer. |
| AUX COMPUTER IN | Indicatorswitch | Lights when auxiliary computer has a character ready for computer. |

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| INDEX 0-4 <br> (M-register) | Indicatorswitches | Display contents of M-register. M-register contains address of index register used for instruction address modification and also holds status check code during execution of 02 (TRF) instruction and the constant to be added during a 21 (ADC) instruction. |
| INT ARM | Indicatorswitch | Lighted by an EXF (07) instruction with arm interrupt code. Extinguished by RCIN sequence of EXF instruction with disarm code. |
| FUNCTION 0-4 (F-register) | Indicatorswitches | Display function code (octal) of instruction being executed. |
| FAULT INDICATORS |  |  |
| HALT | Indicatorswitch | Lights whenever a halt instruction $(00,11,37)$ is executed if the HALT DISCONNECT switch is in the normal position. Computer operation stops. |
| PARITY | Indicatorswitch | Lights whenever upper half or lower half of word read from memory contains an even number of one bits (including the parity bit). Computer operation stops. |
| OVERFLOW |  |  |
| DATA | Indicatorswitch | Lights when a console sends computer a data character and computer cannot accept character because of zero word count in assigned control words. |

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| SWITCH <br> KEYBOARD | Indicatorswitch <br> Indicatorswitch | Lights when a console sends computer a switch character and computer cannot accept character because of zero word count in assigned control word. <br> Lights when a console sends computer a keyboard character and computer cannot accept character because of zero word count in assigned control word. |
| SEQUENCE |  |  |
| I | Indicatorswitch | Lights during an I sequence (instruction is read from memory) and when computer is in master clear state. |
| M | Indicatorswitch | Lights during an $M$ sequence (instruction address is modified with contents of an index register or divisor read from memory during divide operation). |
| R | Indicatorswitch | Lights during a read sequence (data read from memory). |
| W | Indicatorswitch | Lights during a write sequence (data written into memory). |
| RC1 | Indicator switch | Lights during a read control word 1 sequence (first RCA, SUD shift, or I/O operation. |

CP-818A/U

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or <br> Indicator | Type | Function |
| :--- | :--- | :--- |
| RC2 | Indicator- <br> switch | Lights during a read control word <br> 2 sequence (second RCA, SUD shift, <br> or I/O operation). |
| Indicator- |  |  |
| switch | Lights during a read/write sequence <br> (data from a peripheral equipment <br> written into memory or data for a <br> peripheral equipment read from <br> memory). |  |
| RCIN | Indicator- <br> switch | Lights during a write control word <br> sequence (RCA, SUD shift, or I/O <br> operation). |
| switch |  |  |$\quad$| Indicator- |
| :--- |
| Lights during the RCIN-sequence |
| of an interrupt instruction (TRU |
| function code read from memory |
| and jump address placed in P- |
| register). |

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or Indicator | Type | Function |
| :---: | :---: | :---: |
| MODE |  |  |
| PHASE STEP | Indicatorswitch | Enables computer to operate in PHASE STEP mode. |
| OP STEP | Indicatorswitch | Enables computer to operate in OP STEP mode. |
| RUN | Indicator- <br> switch | Enables computer to operate in RUN mode. |
| HALT DISCONNECT | Toggle switch | Prevents a halt instruction ( 00,11 , 37) or parity error from stopping computer operation. |
| PHASE REPEAT | Toggle switch | Used in conjunction with the PHASE STEP MODE switch and individual phase indicators. |
| FUNCTION REPEAT | Toggle switch | Allows certain instructions to be continuously executed. |
| MASTER CLEAR | Toggle switch | Returns all computer circuits to their initial condition. This switch does not function while computer is operating in high-speed RUN mode. |
| SEQ STOP/STOP | Toggle switch | SEQ STOP: Causes computer to execute one sequence of current instruction when OP STEP mode is selected. <br> Normal: Causes computer to execute one instruction when OP STEP mode is selected. <br> STOP: Stops computer operation. |

CP-818A/U

TABLE 3-3. Logic Panel A2A3 Controls and Indicators (continued)

| Control or <br> Indicator | Type | Function |
| :--- | :--- | :--- |
| RESTART/START <br> STEP | Toggle <br> switch | START STEP (momentary): <br> Starts computer operation in <br> selected mode. |
| RESTART: Allows the OP STEP <br> and PHASE STEP modes to be <br> executed at a rate determined by <br> setting of RESTART SPEED CON- <br> TROL. |  |  |
| RESTART SPEED <br> CONTROL | Potenti- <br> ometer | Controls frequency of a low speed <br> oscillator from 2 to 100 Hz. |

## II - OPERATING PROCEDURES

3-2. ENERGIZING. - Perform the following procedure to apply power to the computer.

1. Throw main power switch on to apply ac voltage to computer cabinet.
2. Place POWER ON/OFF switch to ON. POWER indicator is lighted and approximately 30 seconds later computer is ready for operation if sufficient airflow is attained.

3-3. MASTER CLEAR. - Computer circuits master clear automatically as dc power is initially applied to the computer. To master clear after initial power application, perform the following steps.

1. Place SEQ STOP/STOP switch to STOP.

Note: - The computer cannot be master cleared while operating in the RUN mode.
2. Momentarily place MASTERCLEAR switch to down position.


Figure 3-4. Console Input Bit Switch Location

CP-818A/U

3-4. MODES OF OPERATION. - The computer has three modes of operation: RUN, OP STEP, and PHASE STEP.
a. RUN Mode. - The RUN mode is the normal, computer mode of operation. To place the computer in the RUN mode, perform the following procedure.

1. Momentarily place MASTER CLEAR switch to down position.
2. Press RUN MODE indicator-switch.
3. Manually load P-register with starting address of computer program.
4. Place RESTART/START STEP switch to START STEP. Computer begins executing instructions at high speed and PROGRAM RUN indicator lights. Computer remains running until a fault occurs or until stopped manually.
5. To stop computer operating in RUN mode, place SEQ STOP/ STOP switch to STOP. Computer stops after executing I-sequence of next instruction; PROGRAM RUN indicator goes out.
b. OP STEP Mode. - This mode of operation steps the computer through one instruction or one sequence of an instruction, depending on the position of the SEQ STOP/STOP switch. To operate the computer in the OP STEP mode, perform the following procedure.
6. Place SEQ STOP/STOP switch to STOP if computer is operating in RUN mode.
7. Momentarily place MASTER CLEAR switch to down position.
8. Press OP STEP MODE indicator-switch.
9. Manually load P-register with address of instruction to be executed.
10. Place SEQ STOP/STOP switch to SEQ STOP to enable stepping through one sequence of an instruction at a time, or leave it in normal position to enable stepping through one complete instruction at a time.
11. To enable sequential instructions or sequences to be performed, leave FUNCTION REPEAT switch in down position. To enable the same instruction or sequence to be performed repeatedly, place FUNCTION REPEAT switch in up position.
12. To perform OP STEP mode manually, place RESTART/START STEP switch to START STEP. Each time operator places switch to START STEP, computer executes one instruction or one sequence at high speed and then stops.
13. To perform OP STEP mode automatically, place RESTART/ START STEP switch to RESTART. Computer executes one instruction or one sequence at variable speed and then stops. A low-speed oscillator controls rate at which OP STEP mode is performed. RESTART SPEED CONTROL controls frequency of low-speed oscillator from 2 to 100 cycles per second.
c. PHASE STEP Mode. - This mode of operation steps the computer through one clock phase at a time. This clock phase is either a different clock phase each time (PHASE REPEAT switch in normal position) or the same clock phase repeated (PHASE REPEAT switch in PHASE REPEAT position). To operate the computer in the PHASE STEP mode, perform the following procedure.
14. Place SEQ STOP/STOP switch to STOP if computer is operating in RUN mode.
15. Momentarily place MASTER CLEAR switch to down position.
16. Press PHASE STEP MODE indicator-switch.
17. Manually load P-register with desired address.
18. To perform a single clock phase repeatedly, place PHASE REPEAT switch to PHASE REPEAT (up) position and press one PHASE (1, 2, 3, or 4) indicator-switch. Computer automatically begins high-speed operation executing the selected clock phase. For non phase-repeat operation, omit this step and proceed to following steps.
19. Place PHASE REPEAT switch in normal position.

CP-818A/U
7. Press PHASE 1, 2, 3, or 4 indicator-switch to select beginning clock phase.
8. Place FUNCTION REPEAT switch in up position to continuously execute an allowable instruction.
9. To perform PHASE STEP mode manually, place RESTART/ START STEP switch to START STEP. Each time operator places switch to START STEP, computer generates a single clock phase, performs those operations controlled by that clock phase, and then stops. The next sequential clock phase is performed the next time START STEP is operated.
10. To perform PHASE STEP mode automatically, place RESTART/START STEP switch to RESTART. Computer continuously generates sequential clock phases and performs those operations controlled by each clock phase. The low-speed oscillator controls rate at which clock phases are generated. RESTART SPEED CONTROL controls frequency of low-speed oscillator from 2 to 100 Hz .

3-5. PROGRAM LOADING. - Perform the following procedure to load computer programs from a paper tape unit or a magnetic tape unit.

1. Place SEQ STOP/STOP switch to STOP if computer is operating in RUN mode.
2. Momentarily place MASTER CLEAR switch to down position.
3. Press RUN MODE indicator-switch.
4. If program is on paper tape, manually load P-register with address 00060. This is address of first bootstrap instruction for loading a program from paper tape.
5. If program is on magnetic tape, manually load P-register with address 00070. This is address of first bootstrap instruction for loading a program from magnetic tape.
6. Check tape unit to ensure it is operative and program tape is loaded.
7. Place RESTART/START STEP switch to START STEP. Tape unit starts and reads program into computer.

## 3-6. EMERGENCY OPERATION.

a. Power Off. - If an emergency condition necessitates computer shutdown, perform the procedure in paragraph 3-7, page 3-22.
b. Computer Faults. - There are three types of computer faults: $\operatorname{logic~fault,~overtemperature~faults,~and~airflow~fault.~}$
(1) Logic faults. - There are two types of logic faults, those that can stop computer operation and those that cannot. The logic faults (errors) can be cleared either by momentarily placing the MASTER CLEAR switch to down position or by placing the RESTART/START STEP switch to START STEP.
(a) Halt and parity faults. - Halt and parity faults stop computer operation if the HALT DISCONNECT switch is in the normal position. A halt fault occurs when the computer reads an instruction with a function code of 00,01 , or 37 . A parity fault occurs when the upper half or lower half of the word read from memory, including the associated parity bit, contains an even number of one bits. When either fault occurs, observe the following indications.

1) FAULT indicator lights.
2) Horn sounds (if not disconnected).
3) HALT or PARITY indicator-switch lights.

Notify maintenance personnel if a parity fault or non-programmed halt fault occurs.
(b) Overflow faults. - The overflow faults (data, switch, keyboard) do not stop computer operation. When an overflow fault occurs, observe the following indications.

1) FAULT indicator lights.
2) Horn sounds (if not disconnected).
3) One of OVERFLOW indicator-switches lights.

Overflow faults are not a hardware malfunction. Notify appropriate supervisory personnel when an overflow fault occurs.
(2) Overtemperature fault. - An overtemperature fault occurs when the cabinet internal temperature exceeds ( $46^{\circ} \mathrm{C}$ ) $115^{\circ} \mathrm{F}$. Computer operation does not stop unless temperature rises to $\left(60^{\circ} \mathrm{C}\right) 140^{\circ} \mathrm{F}$ (see note). The horn sounds and the OVER TEMP indicator lights. Unless it is necessary to operate the computer with an overtemperaturefault, perform the following procedure.

1. Place DISC HORN/HORN CLEAR switch to HORN CLEAR (down) position.
2. Place POWER ON/OFF switch to OFF.
3. Notify maintenance personnel.

Note: - A cabinet internal temperature $\left(60^{\circ} \mathrm{C}\right) 140^{\circ} \mathrm{F}$ automatically removes computer dc voltages. However, the blowers continue to operate. To operate the computer with an overtemperature fault place the DISC HORN/HORN CLEAR switch to HORN CLEAR and notify maintenance personnel immediately.
(3) Airflow fault. - An airflow fault occurs when the blowers are not operating properly or when an air leak in the cabinet prevents sufficient airflow. Computer operation does not stop. The horn sounds and the AIR FLOW FAULT indicator lights. If continued computer operation is necessary, place the DISC HORN/HORN CLEAR switch to HORN CLEAR and notify maintenance personnel. However, if the computer is allowed to operate with an airflow fault, the cabinet internal temperature may rise high enough $\left[60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)\right]$ to automatically stop computer operation. If continued computer operation is not necessary, place POWER ON/OFF switch to OFF; then notify maintenance personnel.

3-7. DE-ENERGIZING. - Perform the following procedure to remove power from the computer.

1. Place POWER ON/OFF switch to OFF.
2. Throw main power switch off.

## III - OPERATOR ADJUSTMENTS AND MAINTENANCE

3-8. ADJUSTMENTS. - The $\mathrm{CP}-818 \mathrm{~A} / \mathrm{U}$ requires no operator adjustments.

3-9. MAINTENANCE. - The CP-818A/U requires no operator maintenance.

## CHAPTER 4

## PRINCIPLES OF OPERATION

## I - INSTRUCTION REPERTOIRE

4-1. GENERAL. - The CP-818A/U instruction repertoire consists of 31 instructions (see table 4-1). Since the formats of these instructions vary, the instructions are divided into eight groups. The following paragraphs supply the instruction word format (with any variables) and all associated word formats and a description of how each instruction operates.

TABLE 4-1. Instruction Repertoire

| Function Code (f) | Mnemonic Notation | Instruction Name |
| :--- | :--- | :--- |
| Group I Instructions |  |  |
| 10 | CLR | Clear Memory Address |
| 12 | STR | Store A |
| 13 | RPA | Replace Address |
| 14 | TRU | Transfer Unconditionally |
| 15 | TRA | Transfer on Accumulator |
| 16 | TRD | Transfer if Different |
| 20 | EXC | Exchange |
| 22 | ADO | Add One to Memory |
| 23 | RCA | Add One if Different |
| 24 | ERC | Repeat Clear Add |
| 25 | CLA | End Repeat Count |
| 30 | ADD | Clear Add |
| 31 | SUB | Add |
| 32 |  | Subtract |
| 33 |  | Compare |
|  |  |  |

TABLE 4-1. Instruction Repertoire (continued)

| Function Code (f) | Mnemonic Notation | Instruction Name |
| :---: | :---: | :---: |
| 34 | LGA | Logical Add |
| 35 | LGM | Logical Multiply |
| Group II Instruction (7 Sub-orders) |  |  |
| 06 | SHF | Shift |
| 06-0 | SHL | Shift Left |
|  | $\begin{aligned} & \text { SCD or SCN (Type 00) } \\ & \text { SAD or SAN (Type 01) } \\ & \text { SXD or SXN (Type 10) } \\ & \text { SLD or SLN (Type 11) } \end{aligned}$ | (Suffix D, as in SXD, indicates decrement mode; suffix $N$, as in SXN, indicates nondecrement mode.) |
| 06-1 | DIV | Divide |
| 06-2 | SCA | Scale Accumulator |
| 06-3 | $\mathrm{SCL}$ | Scale Index and Accumulator |
| 06-4 | $\begin{gathered} \text { SHR } \\ \text { SCR (Type 00) } \end{gathered}$ | Shift Right |
|  | SAR (Type 01) |  |
|  | SXR (Type 10) |  |
|  | SLR (Type 11) |  |
| 06-5 | MUL | Multiply |
| 06-6 | SUD | Shift Until Different |
| Group III Instructions |  |  |
| 26 | STX/SRC | Store Index/Store RC0 |
| 27 | LDX/LRC | Load Index/Load RC0 |
| Group IV Instructions |  |  |
| 02 | TRF | Transfer on Flip-Flop or Status Line |
| 03 | TSR | Transfer to Subroutine |
| 04 | TRX | Transfer on Index |

TABLE 4-1. Instruction Repertoire (continued)

| Function Code (f) | Mnemonic Notation | Instruction Name |
| :---: | :---: | :---: |
| 05 | TAX | Transfer and Augment Index |
| Group V Instruction |  |  |
| 17 | SWC | Sense Word Count |
| Group VI Instruction |  |  |
| 07 | EXF | External Function |
| Group VII Instructions |  |  |
| $\left.\begin{array}{l} 00 \\ 11 \\ 37 \\ 36 \\ 01 \end{array}\right\}$ | $\begin{aligned} & \text { HLT } \\ & \text { HLD } \\ & \text { ADB } \\ & \text { LGN } \end{aligned}$ | Halt <br> Stop <br> Add B <br> Logical Negation |
| Group VIII Instruction |  |  |
| 21 | ADC | Add Constant to Memory |

## 4-2. GROUP I INSTRUCTIONS.

a. Formats. - Figure 4-1, page.4-4, illustrates the instruction word formats and the index word format for the group I instructions. Figure 4-1A, page 4-4, shows the instruction word format for index register modification to the base address of the instruction. The lower 14 bits of any one of 368 memory locations ( 00001 through 00036) can be added to the base address of most group I instructions. For example, if the index register address is zero, no base address modification occurs; if the index register address equals one, the lower 14 bits of memory location 00001 are added to the base address of the instruction; if the index register address equals $36_{8}$, the lower 14 bits of memory location 00036 are added to the base address.

Figure 4-1B, page 4-4, shows the instruction word format for most group I instructions when bits 14 through 18 equal 378 . When bits 14 through 18 equal 378 , the contents of the B-register are added to the base address. If
bits 9 through 13 of the instruction are not equal to zero, the contents of an index register are added to the modified address of the instruction. Figure $4-2$, page $4-5$, shows examples of both types of instruction address modification.

Figure 4-1C shows the format of the index words (memory locations 00001 through 00036). The tally field is a value used by the computer program to count various computer conditions or events see paragraphs $4-5 b(3)$, page $4-17$, and $4-5 \underline{b}(4)$, page $4-17$. The address field is the value added to the base address of the instruction.
b. Descriptions.
(1) Clear memory address (10). - This instruction stores zeros in the memory location specified by the address portion of instruction. The base address can be modified with the contents of an index register and/or the B-register. $0 \longrightarrow Y$.

| 23 | - | 19 | 18 | - | 13 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION CODE | INDEX REGISTER |  | BASE ADDRESS |  |  |  |
| (f) | ADDRESS $(18-368)$ |  |  |  |  |  |

A. Instruction Word Format for Index Register Modification

| 23 | - | 19 | 18 | - | 14 | 13 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION CODE |  |  |  |  |  |  |  |
| (f) |  | B-REGISTER | INDEX REGISTER | BASE ADDRESS |  |  |  |
|  |  | ADDRESS (378) | ADDRESS $\left(18-36_{8}\right)$ |  |  |  |  |

B. Instruction Word Format for Index and/orB-Register Modification

| 23 | - | 14 | 13 | - |
| :---: | :---: | :---: | :---: | :---: |
|  | TALLY FIELD |  |  | ADDRESS FIELD |

C. Index Word Format

Figure 4-1. Group I Instruction Word Formats and Index Word Format

A. BASE ADDRESS MODIFICATION WITH MEMORY INDEX REGISTER CONTENTS

B. BASE ADORESS MODIFICATION WITH BOTH MEMORY INDEX REGISTER CONTENTS AND B REGISTER CONTENTS

Figure 4-2. Examples of Instruction Address Modification
(2) Store A (12). - This instruction stores the contents of the Aregister in the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or of the B-register. (A) $\longrightarrow Y$.
(3) Replace address (13). - This instruction replaces the loworder 14 bits of the memory location specified by the address portion of the instruction with the low-order 14 bits of the A-register. The instruction address can be modified with the contents of an index register and/or the B-register. $\left(\mathrm{A}_{0-13}\right) \longrightarrow \mathrm{Y}_{0-13}$ and $\left(\mathrm{Y}_{14-23}\right) \mathrm{i}=\left(\mathrm{Y}_{14-23}\right) \mathrm{f}$.
(4) Transfer unconditionally (14). - This instruction transfers program control from the present memory position to the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or the B-register. $\mathrm{NI}=(\mathrm{Y})$.
(5) Transfer on accumulator (15). - This is a conditional transfer (jump) instruction, and its operation depends upon the contents of the A-register.

1) If the contents of the A-register equal zero, no program transfer occurs and the next sequential instruction is executed. If $\mathrm{A}=0: \mathrm{NI}=(\mathrm{P})$.
2) If the contents of the A-register are positive ( $\mathrm{A}_{23}=0$ ), program control transfers from its present memory position to the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or the B -register. If $\mathrm{A}>0: \mathrm{NI}=\mathrm{Y}$.
$3)$ If the contents of the A-register are negative $\left(A_{23}=1\right)$, the next sequential instruction is skipped. If $\mathrm{A}<0$ : $\mathrm{NI}=(\mathrm{P})+1$.
(6) Transfer if different (16). - This is a conditional transfer instruction, and its operation depends upon the states of the upper bit of the A-register $\left(\mathrm{A}_{23}\right)$ and the $\mathrm{A}_{24}$ flip-flop. The $\mathrm{A}_{24}$ flip-flop sets when the A-register is left shifted and bit $A_{23}$ is a one.
3) If the $\mathrm{A}_{23}$ and $\mathrm{A}_{24}$ flip-flops are both set or both clear, no program transfer occurs and the next sequential instruction is executed. If $\mathrm{A}_{24}=\mathrm{A}_{23}: \mathrm{NI}=(\mathrm{P})$.
4) If the $\mathrm{A}_{23}$ and $\mathrm{A}_{24}$ flip-flops are not in the same state (one set and the other cleared), program control transfers from its present position to the memory location specified by the address portion of the instruction. For this condition the base address can be modified with the contents of an index register and/or the B-register. If $\mathrm{A}_{24} \neq \mathrm{A}_{23}: \mathrm{NI}=\mathrm{Y}$.
(7) Exchange (20). - This instruction exchanges the contents of the A-register with the contents of the memory location specified by the address portion of the instruction. The contents of the A-register go to the memory location and the contents of the memory location go to the A-register. The instruction address can be modified with the contents of an index register and/or the B-register. (A)i $\rightarrow Y$ and $(Y) i \longrightarrow A f$.
(8) Add one (22). - This instruction adds one to the contents of the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or the B-register. $(\mathrm{Y}) \mathrm{i}+1 \longrightarrow \mathrm{Yf}$.
(9) Add one if different (23). - This is a conditional, add-one instruction. Its operation depends upon the states of the upper bit of the Aregister ( $\mathrm{A}_{23}$ ) and the $\mathrm{A}_{24}$ flip-flop. The $\mathrm{A}_{24}$ flip-flop sets when the Aregister is shifted and the bit shifted out of $A_{23}$ is a one.
5) If the $\mathrm{A}_{23}$ and $\mathrm{A}_{24}$ flip-flops are both set or both clear, continue with the next sequential instruction. If $\mathrm{A}_{23}=\mathrm{A}_{24}$ : no addition, $\mathrm{NI}=(\mathrm{P})$.
6) If the $A_{23}$ and $A_{24}$ flip-flops are not in the same state (one set and the other cleared), add one to the contents of the memory location specified by the address portion of the instruction. For this condition the base address can be modified with the contents of an index register and/or the B-register. If A23 $\neq \mathrm{A} 24:(\mathrm{Y}) \mathrm{i}+1 \longrightarrow \mathrm{Yf}$.
(10) Repeat clear add (24). - This instruction replaces the entire contents of the RCA control word (memory location 00040) with the contents
of the memory location specified by the address portion of the instruction and sets the RCA-flip-flop. The base address can be modified with the contents of an index register and/or the B-register. $(Y) \rightarrow$ RCA CW1 and Set RCA FF.

The RCA instruction is used in conjunction with the SHF (06) and ERC (25) instructions to process data one bit at a time. As words being processed in the A-register are shifted, the RC-register is decremented by one for each bit shifted. When the register reaches zero, the next sequential word in memory is loaded into the A-register and the RC-register is reset with the refill count.

Figure 4-3 illustrates the RCA control-word format. The refill count specifies the number of times a word is to be shifted in multiples of four; four is the minimum and 28 the maximum number shifts. The refill count is stored in the RC-register ( $\mathrm{Z}_{21}-23 \rightarrow \mathrm{RC} 02-4$ ). The word count specifies the number of words to be shifted. The address specifies the beginning address of the first memory word to be shifted. Paragraph $4-16 \underline{e}(1)(b)$, page $4-52$, contains a detailed operational description of the RCA shift mode. (The RCA instruction-word format is illustrated in A and B of figure 4-1, page 4-4.)
(11) End repeat count (25). - This instruction stores the contents of the RCA control word (memory location 00040) in the memory location specified by the address portion of the instruction. The address can be modified with the contents of an index register and/or the B-register. The instruction also clears the RCA control-logic flip-flop. (RCA CW1) $\longrightarrow Y$ and Clear RCA FF.


Figure 4-3. RCA Control Word Format
(12) Clear add (30). - This instruction replaces the contents of the A-register with the contents of the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or the B-register. (Y) $\longrightarrow$ A.
(13) Add (31). - This instruction adds algebraically the contents of the memory location specified by the address portion of the instruction to the contents of the A-register. The result remains in the A-register. The base address can be modified with the contents of an index register and/or the B-register. $(\mathrm{A}) \mathrm{i}+(\mathrm{Y}) \longrightarrow$ Af.
(14) Subtract (32). - This instruction subtracts algebraically the contents of the memory location specified by the address portion of the instruction from the contents of the A-register. The result remains in the A-register. The base address can be modified with the contents of an index register and/or the B-register. (A) $-(\mathrm{Y}) \longrightarrow$ Af.
(15) Compare (33). - This instruction is a conditional skip instruction. The contents of the A-register are compared with the contents of the memory location specified by the address portion of the instruction. The base address can be modified with the contents of an index register and/or the B-register. The instruction operates as follows.

Note: For this instruction, all ones are less than all zeros.

1) If the contents of the A-register are greater (more positive) than the contents of the specified memory location, the computer program continues with the next sequential instruction. If $(A)>(Y): N I=(P)$.
2) If the contents of the A-register are less (more negative) than the contents of the specified memory location, the next sequential instruction is skipped and the computer program continues. If $(\mathrm{A})<(\mathrm{Y}): \mathrm{NI}=(\mathrm{P})+1$.
3) If the contents of the A-register are equal to the contents of the specified memory location, the next two sequential instructions are skipped and the computer program continues. If $(\mathrm{A})=(\mathrm{Y}): \mathrm{NI}=(\mathrm{P})+2$.
(16) Logical add (34). - This instruction adds logically (without carries) the contents of the memory location specified by the address portion of the instruction to the contents of the A-register. The result remains in the A-register. The base address can be modified with the contents of an index register and/or the B-register. (A) $\mathrm{i} \oplus(\mathrm{Y}) \longrightarrow$ Af.

Example: (Y) = 0011
$(\mathrm{A}) \mathrm{i}=0101$
(A)f $=0110$
(17) Logical multiply (35). - This instruction multiplies (bit by bit) the contents of the A-register with the contents of the memory location specified by the address portion of the instruction. The results remain in the A-register. The base address can be modified with the contents of an index register and/or the B-register. (A)i $+(\mathrm{Y}) \longrightarrow$ Af.

Example: ( Y ) $=0011$
(A) $\mathrm{i}=0101$
$(\mathrm{A}) \mathrm{f}=0001$

## 4-3. GROUP II INSTRUCTION.

a. Format. - Figure 4-4, page 4-11, illustrates three different in-struction-word formats for the group II (SHF, 06) instruction. The shift count (bits 0 through 4) specifies the number of shifts to be performed; the number of shifts for a divide or multiply operation is normally 2410 .

The sub-order (bits 5 through 7) indicates that one of the sub-orders listed in table 4-2, page 4-12, is to be executed. The mode designator is used for a shift left (06-0) instruction only and indicates the following:

Mode
1 - Do not decrement repeat counter.
0 - Decrement repeat counter if the RCA flip-flop is set.
(See instructions 24 and 25, pages 4-7 and 4-8.)
The type shift (bits 12 and 13) specifies circular or end-off shifting and designates the registers to be shifted. See table 4-3, page 4-12.

| 23 | 19 | 18 | 14 | 13 | 12 | 11 | 10 | 8 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

A. FORMAT FOR SHIFT INSTRUCTIONS OTHER THAN SUB-ORDER OOI 2 AND $\mathrm{IOl}_{2}$

B. FORMAT FOR SUB-ORDER $\mathrm{OOI}_{2}$ (DIVIDE) INSTRUCTION

C. FORMAT FOR SUB-ORDER $10 I_{2}$ (MULTIPLY) INSTRUCTION

Figure 4-4. Shift Instruction Word Format

TABLE 4-2. Shift Instruction Sub-Orders

| Sub-Order <br> Bits |  |  | Shift Instruction | Reference |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 |  |  |
| 0 | 0 | 0 | Shift Left (SHL) | 06-0 |
| 0 | 0 | 1 | Divide (DIV) | 06-1 |
| 0 | 1 | 0 | Scale Accumulator (SCA) | 06-2 |
| 0 | 1 | 1 | Scale Index and Accumulator (SCL) | 06-3 |
| 1 | 0 | 0 | Shift Right (SHR) | 06-4 |
| 1 | 0 | 1 | Multiply (MUL) | 06-5 |
| 1 | 1 | 0 | Shift Until Different (SUD) | 06-6 |

TABLE 4-3. Shift Instruction Type Shift

|  |  | Sub-Order |  |
| :---: | :---: | :---: | :---: |
| Type Bits $13 \quad 12$ |  | $\begin{aligned} & 000 \text { (SHL) } \\ & \text { Left } \\ & \text { Shifting } \end{aligned}$ | 100 (SHR) <br> Right <br> Shifting |
| 00 | Shift A-Register Circular | SCN SCD | SCR |
| 01 | Shift A-Register End-Off | SAN SAD | SAR |
| 10 | Shift Index Register End-Off | SXN SXD | SXR |
| 11 | Shift Index and A-Register End-Off | SLN*SLD** | SLR* |

* Mode 1 or RCA flip-flop clear
** Mode 0 and RCA flip-flop set

For sub-orders 0002 and 1002 (SHL and SHR), the index-register address (bits 14 through 18) designates which of the $37_{8}$ index registers is to be shifted. These bits are only significant for type 10 and 11 instructions. For sub-order 0012 (DIV), bits 14 through 18 designate the address of the index register containing the divisor; bits 9 through 13 designate the address of the index register containing the most significant bits of the dividend. The index-register address is not used for sub-order $010_{2}$ (SCA). For sub-order $011_{2}$ (SCL), the index-register address (bits 14 through 18) designates which index register is to be scaled at the time the A-register is scaled. For sub-order $101_{2}$ (MUL), the index-register address designates the location of the multiplicand. For sub-order $110_{2}$ (SUD), the index register specified by bits 14 through 18 counts the number of times the A-register is shifted.
b. Description. - The shift instruction is divided into six types. The type of shift instruction to be performed is selected by the sub-order code of the shift instruction format. A detailed description of the seven shift functions is provided in paragraph 4-16e, page 4-50.
(1) Shift left (SHL, 06-0). - This instruction sub-order shifts the contents of the A-register (previously loaded) and/or the contents of an index register to the left. The instruction specifies the number of shifts.
(2) Shift right (SHR, 06-4). - This instruction sub-order shifts the contents of the A-register (previously loaded) and/or the contents of an index register to the right. The instruction specifies the number of shifts.
(3) Multiply (MUL, 06-5). - This instruction sub-order multiplies the contents of the specified index register (multiplicand) with the contents of the previously-loaded A-register (multiplier). A 46-bit product of the two operands is obtained by this operation. The low order bits of the product are in the A-register and the high order bits are loaded into the index register that supplied the multiplicand.
(4) Divide (DIV, 06-1). - This instruction sub-order divides a 46 -bit dividend by a 23 -bit divisor. The result is a 23 -bit quotient plus a 23-bit remainder. The low-order bits of the dividend are (previously loaded) in the A-register. The high-order bits of the dividend are in the index register specified by bits 9 through 13 of the instructions. The divisor is in the index register specified by bits 14 through 18 of the instruction.

At the completion of the dividing operation, the quotient is stored in the Aregister and the remainder is loaded into the index register that provided the high-order bits of the dividend.
(5) Scale accumulator (SCA, 06-2). - This instruction sub-order scales the contents of the A-register left (cyclic) until the two high-order bits are different ( $\mathrm{A}_{23} \neq \mathrm{A}_{22}$ ) or shift counter equals zero. Either positive or negative numbers can be scaled. The index field (bits 14 through 18) of the instruction word is not used. The shift counter is loaded with the contents of the shift count in the instruction word. Shifting terminates when $\mathrm{A}_{22}$ and A23 are different (scaled accumulator), or when the shift counter decrements to zero (may or may not be scaled). When shifting terminates because the shift counter decrements to zero, the accumulator is scaled only if $\mathrm{A}_{22}$ and $\mathrm{A}_{23}$ are different (not zeros or ones at the same time).
(6) Scale index and accumulator (SCL, 06-3). - This instruction sub-order scales a 48-bit operand contained in the specified index-register (high-order 24 bits) and the A-register (low-order 24 bits). The index field of the instruction word specifies the index register to be shifted. In this sub-order, the A-register (loaded by the previous instruction) and the L-register are left shifted together one place at a time, end-around. Shifting continues until the two high-order bits of the Z-register ( $\mathrm{Z}_{20}$ and $\mathrm{Z}_{21}$ ) are different, or the shift count register decrements to zero.
(7) Shift until different (SUD, 06-6). - This instruction sub-order shifts the contents of a buffer left (end-off through the A-register) until bits 23 and 24 are different or buffer terminates. The index register specified in this instruction is used to tally the number of shifts. The RCA FF, the mode bit, and the shift field of the instruction word have no significance.

## 4-4. GROUP III INSTRUCTIONS.

a. Format. - Figure 4-5, page 4-15, illustrates the instruction word format for the group III instructions. The two group III instructions load index registers or store the contents of index registers elsewhere in memory. These instructions both operate on an index register and can be modified by an index register.

Bits 14 through 18 specify which register contents are added to the base address of the instruction. If bits 14 through 18 equal 0 , the base address is not modified. If bits 14 through 18 equal $1_{8}$ through 368 , the contents of


Figure 4-5. Group III Instruction Word Format
an index register are added to the base address. If bits 14 through 18 equal 378 , the contents of the B-register are added to the base address.

Bits 9 through 13 specify which register is operated on. Table 4-4 lists the interpretations of these bits for the two group III instructions.
b. Descriptions.
(1) Store index (26). - This instruction replaces the contents of the memory location specified by the address portion of the instruction with the contents of the index register specified by the instruction index field

TABLE 4-4. Group III Instructions, Bits 9 through 13, Interpretation

| Instruction | Interpretation |
| :--- | :--- |
| 26 | Repeat counter is operated on. |
| All zeros | An index register is operated on. |
| $1_{8}$ through $37_{8}$ |  |
| 27 | Repeat counter is operated on. <br> All zeros <br> $1_{8}$ through 368 <br> $37_{8}$ (instruction 26) <br> $37_{8}$ (instruction 27) |
| Index register $37_{8}$ is operated on. <br> Index register $37_{8}$ and the B-register are <br> operated on. |  |

(bits 9 through 13). If no index register is specified, the instruction stores the contents of the repeat counter (RC) in the five low order positions of the memory location specified by the address portion of the instruction. The base address may be modified with the contents of either an index register or the B-register. (I) $\rightarrow Y$ or $\left[(R C) \rightarrow Y_{0-4}\right.$ and $\left.0 \longrightarrow Y_{5-23}\right]$.
(2) Load index (27). - This instruction replaces the contents of the specified index register or index register and B-register with the contents of the memory location specified by the instruction address. If no index or B-register is specified, the five low order bits of the specified memory location are loaded into the repeat counter. The base address can be modified with the contents of either an index register or the B-register. $(\mathrm{Y}) \rightarrow \mathrm{I}$ or $\left(\mathrm{Y}_{0-4}\right) \rightarrow \mathrm{RC}$.

## 4-5. GROUP IV INSTRUCTIONS.

a. Formats. - Figure 4-6 illustrates two different instruction-word formats for the group IV instructions. The base address of the group IV instructions cannot be modified. The index register address (bits 14 through 18) specifies the index register to be operated on. The statuscheck code (bits 14 through 18) specifies which status condition is to be checked.

A. Format for 03 (TSR), 04 (TRX), 05 (TAX) Instructions

| 23 | - | 19 | 18 | - | 14 | 13 | - | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FUNCTION CODE |  |  | STATUS CHECK CODE |  |  | BASE ADDRESS |  |

B. Format for 02 (TRF) Instruction

Figure 4-6. Group IV Instruction Word Formats

## b. Descriptions.

(1) Transfer on flip-flop or status line (02). - This instruction is a conditional transfer instruction. The instruction checks the controllogic jump flip-flop or status line specified by the status-check code portion of the instruction. If the specified flip-flop or status line is set, the program continues in normal sequence. If the specified flip-flop or status line is not set, program control transfers from its present position to the memory location specified by the address portion of the instruction. Table 4-5, page 4-18, lists the status-check codes and the conditions they check. FF CLR: NI $=\mathrm{Y} ; \mathrm{FF}$ Set: $\mathrm{NI}=(\mathrm{P})$
(2) Transfer to subroutine (03). - This is an unconditional transfer instruction. This instruction stores the contents of the P-register (next instruction address) into bits 0 through 13 of the index register specified by the instruction. The lower 14 bits of the instruction (next instruction address) are then transferred to the P-register. $(\mathrm{P}) \longrightarrow \mathrm{I}_{0}-13, \mathrm{NI}=\mathrm{Y}$.
(3) Transfer on index (04). - This is a conditional transfer instruction. If the tally-field portion ( $I_{t}$ ) of the index register specified by the instruction equals zero, no program transfer occurs and the next sequential instruction is executed. If the tally field does not equal zero, it is decremented by one, and program control transfers from its present position to the memory location specified by the instruction address.

If the index-register-address portion of the instruction equals $37_{8}$, only the index register $37_{8}$ is referenced and not the B-register. If $I_{t}=0: N I=(P)$. If $I_{t} \neq 0:\left(I_{t}\right) i-1 \rightarrow I_{t}$ and $N I=Y$.
(4) Transfer and augment index (05). - This is a conditional transfer instruction. If the tally-field portion of index register specified by the instruction equals zero, no program transfer occurs and the next sequential instruction is executed. If the tally field does not equal zero the following occurs.

1) The tally field ( $I_{t}$ ) of the specified index register is decremented by one
2) The address-field ( $I_{a}$ ) of the specified index register is incremented by one

TABLE 4-5. Transfer Conditions

| Status Check <br> Codes | Status Condition | Equipment |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |$|$| Tape Mark | TCU |
| :--- | :--- |
| 0 | 0 | 0

3) Program control transfers from its present position to the memory location specified by the instruction address.

Note: - If the index-register-address portion of the instruction equals $37_{8}$ and the tally-field portion of index register $37_{8}$ does not equal zero, both index register $37_{8}$ and the B-register are operated on. The tally-field portion of the index register is incremented by one, and the incremented address field is transferred to the B-register. If $\left(\mathrm{I}_{\mathrm{t}}\right)=0: \mathrm{NI}=(\mathrm{P})$. If $\left(I_{t}\right) \neq 0:\left(I_{t}\right) i-1 \longrightarrow\left(I_{t}\right) f,\left(I_{a}\right) i+1 \longrightarrow\left(I_{a}\right) f$, and $\mathrm{NI}=\mathrm{Y}$.

## 4-6. GROUP V INSTRUCTION.

a. Format. - Figure 4-7 illustrates the variable instruction-word format for sense word count instruction (17).
b. Description. - The sense word count (SWC) instruction is a conditional skip instruction. It checks the word-count portion of a memory word specified by the address portion of the instruction. This memory is normally an I/O or RCA control word. If the word count equals zero, the next instruction of the program is skipped. If the word count is not equal to zero, no instruction is skipped and the program continues. The 17 instruction has two modes of operation. If bit 9 of the instruction is zero, a 7 -bit word count (bits 14 through 20) is checked. If bit 9 of the instruction is one, an 8 -bit word count (bits 14 through 21) is checked. The base address may be modified with the contents of an index register ( $01_{8}$ through
 If $\mathrm{I}_{14}-20$ or $21=0: \quad \mathrm{NI}=(\mathrm{P})+1$; or Ywc $\neq 0: \mathrm{NI}=(\mathrm{P}) ; \quad \mathrm{Ywc}=0$ :


Figure 4-7. Group V Instruction Word Format

CP-818A/U

## 4-7. GROUP VI INSTRUCTION.

a. Format. - Figure 4-8 illustrates the instruction-word format for the external function instruction (07). The peripheral-unit code specifies which peripheral equipment receives the external function code or specifies time base interrupt. (See table 4-6). When this codes specifies the auxiliary computer, it also specifies the function that the auxiliary computer is to perform.

Note: - The consoles initiate their own input and output operations and thus no external function for the consoles is required.


Figure 4-8. Group VI Instruction Word Format
TABLE 4-6. Peripheral Unit Codes

| Peripheral Unit <br> Code |  | Peripheral Unit |
| :--- | :--- | :--- |
| 0 | 0 | 0 | 0

The external function code specifies the type of operation the computer wants the peripheral unit to perform or the type of interrupt instruction to be performed (arm or disarm). Tables 4-7 through 4-10, pages 4-21 through 4-24, list the function codes for the TCU, RD-277A, PCU and time base interrupt.
b. Description. - This instruction sends an external function code which either instructs a peripheral unit to perform an input or output operation, or controls a time base interrupt operation. The time base interrupt provides a variable count interrupt under program control. The range of variability is from one millisecond to one second in one-millisecond steps. The interrupt is initiated (armed) by an EXF instruction with a $300_{8}$ code. (A 2408 code will disarm the interrupt.) A control word in memory location 42 must be previously loaded with a count (tally) and a jump address (address of subroutine). A control word in memory location 43 must be previously loaded with a TRU function code in order to return to the main routine at the point of exit. The time base interrupt has the highest priority in the I/O system.

## TABLE 4-7. TCU Function Codes

| External Function Code | Function |
| :---: | :---: |
| Bits $2^{2}-2^{0}$ |  |
| 000 | Tape Transport 0 Address |
| $0 \quad 01$ | Tape Transport 1 Address |
| 010 | Tape Transport 2 Address |
| 0111 | Tape Transport 3 Address |
| 100 | Tape Transport 4 Address |
| $1 \begin{array}{lll}1 & 0 & 1\end{array}$ | Tape Transport 5 Address |
| 110 | Tape Transport 6 Address |
| $1 \begin{array}{lll}1 & 1 & 1\end{array}$ | Tape Transport 7 Address |

TABLE 4-7. TCU Function Codes (continued)

| External Function Code | Function |
| :---: | :---: |
| Bits $2^{7}-2^{3}$ |  |
| 10000 | Halt |
| 100001 | Status |
| 10010 | Read Odd Parity |
| $1 \begin{array}{lllll}1 & 0 & 0 & 1 & 1\end{array}$ | Read Even Parity |
| $1 \begin{array}{lllll}1 & 0 & 1 & 0 & 0\end{array}$ | Backspace Odd Parity |
| $1 \begin{array}{lllll}1 & 0 & 1 & 0 & 1\end{array}$ | Backspace Even Parity |
| $1 \begin{array}{lllll}1 & 0 & 1 & 1 & 0\end{array}$ | Rewind |
| $1 \begin{array}{lllll}1 & 0 & 1 & 1 & 1\end{array}$ | Unload |
| $1 \begin{array}{lllll}1 & 1 & 0 & 0 & 0\end{array}$ | Write Odd Parity |
| $\begin{array}{lllll}1 & 1 & 0 & 0 & 1\end{array}$ | Write Even Parity |
| $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | Write End of File |
| $\begin{array}{lllll}1 & 1 & 0 & 1 & 1\end{array}$ | Write End of File |
| $\begin{array}{lllll}1 & 1 & 1 & 0 & 0\end{array}$ | Write Extended Inter-Record Gap, Odd Parity |
| $\begin{array}{lllll}1 & 1 & 1 & 0 & 1\end{array}$ | Write Extended Inter-Record Gap, Even Parity |
| $\begin{array}{lllll}1 & 1 & 1 & 1 & 0\end{array}$ | Write Extended Inter-Record Gap, End of File |
| $\begin{array}{lllll}1 & 1 & 1 & 1 & 1\end{array}$ | Write Extended Inter-Record Gap, End of File |

TABLE 4-8. RD-277A Function Codes

| Function Codes |  |  |
| :---: | :---: | :---: |
| For Computer | For RD-277A |  |
| $2^{10}-2^{7}$ | $2^{6}-2^{0}$ | Function |
| 0001 | 0000001 | Turn Punch Off |
| 0001 | 0001000 | Turn Reader Off |
| 0001 | 0001001 | Turn Reader and Punch Off |
| 1001 | 0101000 | Turn Reader On |
| 1011 | 0101000 | Turn Reader On with Lockout |
| 0101 | 0000101 | Turn Punch On |
| 1101 | 0101101 | Turn Reader and Punch On |
| 1001 | 0101001 | Turn Reader and Punch Off |
| 0101 | 0001101 | Turn Punch On and Reader Off |
| 0111 | 0000101 | Turn Punch On with Lockout |
| 1111 | 0101101 | Turn Reader and Punch On with Lockout |
| 1001 | 1000000 | Zero Suppression |

```
CP-818A/U
```

TABLE 4-9. PCU Function Codes

| External Function Code |  |
| :---: | :--- |
| Bits $2^{7}-22^{0}$ | Function |
| $11 \times \mathrm{xxxxx}$ | Select Printer ${ }^{*}$ |
| 10100000 | Deselect Printer ${ }^{* *}$ |
| 10000000 | No Print |

* Selects one of a possible $40_{10}$ printers/ punches
** The deselect printer function code is in response to a data request from the PCU. The printer/punch deselected is the one that the PCU requested data for.

TABLE 4-10. Time Base Interrupt Function Codes

| External Function Code |  |
| :---: | :---: |
| Bits $2^{7}-\quad 2^{0}$ | Function |
| $11 \times \mathrm{xx} \mathrm{\times x} \mathrm{\times}$ | Arm Interrupt |
| $101 \times \mathrm{xxxx}$ | Disarm Interrupt |
|  |  |

When armed, the computer makes requests at a one KHz rate. As each request is honored, the control word in address 42 is read and a tally check is made:

If the tally does not equal zero, it is decremented by 1 and restored to address 42 with no change in the jump address. The program then proceeds to the next instruction.

If the tally equals zero, the contents of the P-register are written into address 43. The jump address from location 42 is then loaded into the $\mathrm{P}_{-}$ register. The program proceeds to the jump address (address of the subroutine), and the time base interrupt is automatically disarmed. A jump instruction to address 43 is required to return to the interrupted routine (main routine).

## 4-8. GROUP VII INSTRUCTIONS.

a. Format. - Figure 4-9 shows the instruction word format for the group VII instructions. The group VII instructions do not use address modification and are completed within four microseconds.
b. Description.
(1) Halt $(00,11)$. - The halt instruction conditionally stops computer operation. With the HALT DISCONNECT switch in the center position, the computer stops when a halt instruction is executed. The FAULT indicator lights and the horn, if not disabled, sounds. With the HALT DISCONNECT switch in the up position, the computer does not stop when a halt instruction is executed. However, the FAULT indicator lights and the horn, if not disabled, sounds. There is no address modification.
(2) Stop (37). - The stop instruction may be eliminated from a program by operator request during an assembly run. In all other respects, the stop instruction is the same as the halt $(00,11)$ instruction.

| 23 | - | 19 | 18 | - | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION |  |  |  | BLANK |  |
| CODE |  |  |  |  |  |

Figure 4-9. Group VII Instruction Word Format
(3) Logical negation (01). - This instruction complements the contents of the A-register. It changes ones to zeros, and zeros to ones. $\mathrm{Ai} \rightarrow \mathrm{A}$.
(4) Add B (36). - This instruction algebraically adds the contents of the B-register to the contents of the A-register. The 24 -bit result is stored in the A-register and the 14 low order bits are stored in the $B$ register. $(\mathrm{B}) \mathrm{i}+(\mathrm{A}) \mathrm{i} \rightarrow \mathrm{A}$ and $\left(\mathrm{A}_{0}-13\right) \rightarrow \mathrm{B}$.

## 4-9. GROUP VIII INSTRUCTION.

a. Format. - Figure 4-10 shows the instruction word format for the add constant to memory (21) instruction. This instruction does not use index modification. $\mathrm{C}+(\mathrm{Y}) \longrightarrow \mathrm{Y}$.
b. Description. - This instruction adds the five bit constant specified in bits 14 through 18 to the contents of the memory location specified by the address portion of the instruction word.

| 23 | - | 19 | 18 | - | 14 | 13 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION <br> CODE |  | CONSTANT |  | ADDRESS |  |  |  |
|  |  |  |  |  |  |  |  |

Figure 4-10. Group VIII Instruction Word Format

## II - BLOCK DIAGRAM DESCRIPTION

4-10. GENERAL. - The computer consists of five functional sections: control, arithmetic, input/output, memory, and power. Figure A-1, page A-3, is a block diagram of the computer, showing all computer sections except power.

4-11. CONTROL SECTION. - The control section generates timing signals, and memory addresses, and routes data between the memory and all computer sections. The timing and control signals read instructions, interpret them, and execute them. The memory addresses specify the memory locations for reading instructions, instruction operands, and peripheral unit data from memory and for writing instruction operands
and peripheral unit data into memory. All data transfers to and from memory are via the control section.
a. Computer Control. - Computer control master clears, starts, and stops the computer and initiates the mode of operation from panel controls. The computer has three modes of operation: RUN, OP STEP, and PHASE STEP (refer to paragraph 3-4, page 3-18).
b. Timing Circuits. - The timing circuits consist of a master clock, main timing chain, arithmetic timing chain, shift timing chain, and advanceP timing logic.
(1) Master clock. - The master clock generates four pulses every 667 nanoseconds. Each pulse is approximately 167 nanoseconds long. The four pulses ( $\varnothing 1, \varnothing 2, \varnothing 3$, and $\varnothing 4$ ) comprise one clock cycle; six clock cycles (four microseconds) comprise one computer (memory) cycle.
(2) Main timing chain. - The main timing chain, along with outputs from the master clock and other control section circuits, generates the timing signals required to perform the instructions. The main timing chain cycles continuously when the computer is in the RUN mode, stopping momentarily during arithmetic and shift instructions, and during instructions where skip conditions exist.
(3) Arithmetic timing chain. - The arithmetic timing chaingenerates the signals necessary to perform arithmetic operations. Arithmetic operations consist of incrementing and decrementing index words and control words and of performing logical negation, addition, subtraction, division and logical multiplication.
(4) Shift timing chain. - The shift timing chain generates the signals required to perform the shifting portion of the shift instruction.
(5) Advance-P timing logic. - The advance- $P$ timing logic generates the signals required to increment the P-register. The P-register contains the memory address of the next instruction to be performed.
c. Sequence Circuits. - The sequence circuits, along with the timing chains and master clock, generate the signals required to perform the instructions. Each instruction requires that certain sequences be performed in a specific order. The sequence circuits consist of a sequencer and sequence enable circuits. The sequencer indicates the sequence in process

CP-818A/U
and provides multiple outputs throughout the computer logic. These outputs, combined with timing chain outputs, master clock outputs, and other control signals, initiate the functions that must be performed during the sequence. The sequence enable circuits monitor the current sequence, the current instruction, and other control signals to enable the next sequence. At completion of the current sequence, the output of the sequence enable circuits is gated to the sequencer and the next sequence starts.
d. Function Circuits. - The function circuits consist of an F-register and a function code translator. The F-register is loaded from the Zregister when an instruction is read from memory. It stores the 5-bit function code (bits 19 through 23) portion of the instruction while the instruction is executed.

The function code translator decodes the F-register contents into enable signals. These enable signals represent the different instructions; they go to the sequence circuits and other circuits to control execution of the instruction.
e. Shift Circuits. - The shift circuits control computer operation during a shift instruction. The shift circuits consist of a shift counter (K-register), and shift control. The shift counter is loaded from the Zregister when a shift instruction is read from memory. It counts the number of shifts specified by the instruction and indicates to shift control when the specified number of shifts has been performed. The repeat counter is loaded from the Z-register when a shift instruction specifying an RCA mode shift is read from memory. The RCA mode allows the computer to process sequential words in memory as a continuous stream of data. As the word being processed in the accumulator is shifted, the repeat counter is decremented by one for each bit shifted. When the counter reaches zero, the next sequential memory word is read into the accumulator, and the counter is reset to continue the processing. Shift control initiates the type of shift operation specified by the contents of the $K$ and RC-registers and generates the control enables for the appropriate circuits.
f. Address Circuits. - The address circuits consist of the P, S, and B-registers. The P-register holds the memory address of the next instruction to be performed. While an instruction is operating, the contents of $P$ are transferred to $S$ (memory address register) which holds the instruction address while the instruction is being performed. When $S$ is loaded, the address is sent to the memory circuits and the instruction is read into the Z -register. Immediately after the P register contents are
transferred to $S$, they are also sent to the arithmetic section. The arithmetic section adds one to the current address and returns the incremented address to $P$. If the current instruction specifies a jump or skip, the Pregister is cleared and reloaded with the new value later in the instruction.

The B-register functions as an index register or as an operand register. It stores a quantity which can be referenced by instructions to modify the instruction address. Normally it holds the 14 -bit address of index 37 (see figure 4-2, page 4-5). However, a 36 (ADB) instruction loads an operand into the register and it is added to the value in the A-register with the lower order 14 bits returned to $B$.
g. Data Transfer Circuits. - The data transfer circuits transfer data between the memory section to all other computer sections. The data transfer circuits consist of a Z-register, selector, and parity circuits.
(1) Z-register. - The Z-register is a 24 -bit, data-routing register. It is the output register for main memory and bootstrap memory. It is also an output register for the arithmetic section. Portions of the memory data loaded into the Z-register go to the K and RC-registers, F-register, M-register, and C-register. The data which the Z-register receives from the arithmetic section generally goes to the selector for storage in memory.
(2) Selector. - The selector functions as a word assembler and a data transfer path. It assembles characters from input peripheral equipment into words that are stored in main memory. The selector also routes data from the Z-register to main memory and the X-register. Data from the Z-register to the selector transfers directly or shifts one place to the left or right.
(3) Parity circuits. - The parity circuits generate parity bits for data written into memory and for some output operations and check the parity of each word read from memory. When a parity error (the 26 -bit word read from memory contains an even number of ones) occurs, computer operation stops and the PARITY ERROR and FAULT indicators light.
h. M-Register. - The M-register is loaded from the Z-register to perform either of two functions. It holds the memory-index-register-address portion of most instructions and it holds the status check code portion of the 02 (TRF) instruction. The index register addresses go to the S-register to read up the index contents for operand address modification

CP-818A/U
(see figure 4-2, page 4-5). The status check code generates status circuits enables.
i. Status Circuits. - The status circuits monitor and control input/ output conditions and compare the status-check-code portion of the 02 (TRF) instruction (contained in the M-register) with the existing status conditions (see paragraph 4-5, page 4-16). If the status condition specified by the instruction exists, the computer program continues in sequence. If the status condition specified by the instruction does not exist, the program control transfers to another memory location.
j. Fault Circuits. - The fault circuits detect computer faults and control computer operation when a fault occurs. The fault circuits detect five faults: halt, parity, console data overflow, console switch overflow, and console keyboard overflow. When the fault circuits detect a halt or parity fault, the associated indicator and FAULT indicator light, the horn sounds, and computer operation stops. When the fault circuits detect an overflow fault, the associated indicator and FAULT indicator light, the horn sounds, but computer operation does not stop. When any computer fault occurs, it is indicated at the consoles.

4-12. ARITHMETIC SECTION. - The arithmetic section performs arithmetic and logical operations. Arithmetic operations are addition, subtraction, multiplication, and division. Logical operations are complementing, shifting, comparison, addition, and logical multiplication. The control section and the input/output section time-share the arithmetic section. The control section uses the arithmetic section to modify instruction addresses (P-register) and to perform the arithmetic instructions. The input/ output section uses the arithmetic section to update control words. The arithmetic section consists of an X-register, D-register, adder, A-register, and U-register.
a. X-Register. - The X-register is an exchange register between the data transfer circuits and the other arithmetic registers. Operands from memory enter the arithmetic section via the data transfer circuits and the X-register. Data from the arithmetic section that is to be stored in memory leaves the arithmetic section via the X -register (or the adder). The X-register holds one of the operands added or subtracted by the adder.
b. D-Register. - The D-register holds one operand during the multiply or divide instruction and one of the operands added or subtracted by the adder. The D-register inputs are from the X -register, M-register, A-register, or B-register.
c. Adder. - The adder is a 24 -bit subtractive type. It subtracts the complement of the operand in the D-register from the operand in the X register. The X and D-register adder inputs are not gated so the adder output is always the difference between the X-register contents and the complemented D-register contents. Addition is performed by loading X and D with the operands to be added. Subtracting the complement of D from $X$ results in the addition of the two operands. Subtraction is performed by loading $D$ with the complement of the operand and $X$ with the other operand. Then during the D-to-adder transfer the contents of D are recomplemented, and the result is the difference of the two operands.
d. A-Register. - The A-register is an accumulator and a data transfer register. It receives inputs from the adder and the $D$ and U-registers and transfers data to the $\mathrm{X}, \mathrm{U}$, and D -registers. The D-register inputs are for complementing and for exchanging the A-register contents with the contents of a memory location. The U-register inputs are for shifted data. The adder inputs are for the results of arithmetic and logical operations. The A-register outputs to the X-register are for adding the contents of B to A and storing the contents of A in memory. In some SHF operations, $\mathrm{A}_{23}$ is transferred to $\mathrm{X}_{00}$. The A-register outputs to the U-register are for leftshifting or right-shifting the A-register contents. The A-register outputs to the D-register are for logical negation (LGN).
e. U-Register. - The U-register serves as the lower rank for the A-register shifting operations. The contents of the A-register are shifted left or right when sent to the U-register. The shifted data is sent back to the A-register.

4-13. INPUT/OUTPUT SECTION. - The computer receives data from input peripheral equipment and sends data to output peripheral equipment via the input/output section. The computer controls the transfer of data between it and all peripheral equipment. However, the peripheral consoles initiate data transfers to and from the computer when data is available or requested by the operator.
a. Input/Output Control. - Input/output control monitors the sequencer output to determine if an input/output sequence is in process. If no input or output data transfer is in process, input/output control gates input and output requests from the peripheral equipment into the input/ output request logic. Input/output control performs other functions described in paragraph 4-18b(1), page 4-109.
b. Input/Output Requests. - The input/output request logic stores input and output data requests from the peripheral equipment until they have been honored by the computer. Signals from the input/output request logic go to input/output priority and acknowledge circuits.
c. Input/Output Priority. - Priority determines which input or output request is honored first if more than one are present. When an input or output data request is present, the control section delays operation of the computer program at the end of the current instruction, and the I/O data requests present are processed. After processing all I/O requests, the computer program continues until another I/O data request is received. The order of priority is listed in paragraph $4-18 \underline{b}(3)$, page $4-130$.
d. Data Input Gates. - The data circuits gate data from input peripheral equipment to computer memory via the selectors. If the data is from a console or PCU, a memory address accompanies the data. Otherwise, the origin of the input data request determines where in memory the data is to be stored.
e. Address Input Gates. - The address input amplifiers receive the address that accompanies input and output requests from the consoles and the address that accompanies output requests from the PCU and send it to the S-register with preset bits. The console address accompanying console input data identifies the origin of the data within the console and specifies the address of the memory control word for that data. The memory control word specifies where the data is to be stored. The console address accompanying a request for output data identifies the console unit requesting data and specifies the address of the memory control word for the data. The memory control word specifies the memory location from where the data is to be removed. The address accompanying the PCU output request specifies which of the printers or punches is requesting data and the location of the memory control word for that printer or punch. This memory control word specifies the memory location from where the data is stored.
f. C-Register. - The 8-bit C-register temporarily stores output data until it is accepted by peripheral equipment. C-register enables determine which portion of the 24 -bit memory output is transferred from the Z-register to the C-register.
g. Acknowledge Circuits. - The input/output acknowledge circuits monitor the input and output data request selected by priority. From this information, these circuits provide enable signals which gate the appropriate
input data to memory or gate output data from memory to the C -register, and which also generate input and output acknowledge signals for the peripheral equipments.

4-14. MEMORY SECTION. - The memory section consists of a main memory, a bootstrap memory, and associated control and drive circuits. Both memories are random-access, with a four-microsecond cycle time.
a. Main Memory. - The main memory consists of 16,384 (16,368 useable) core storage locations. The memory consists of two chassis. Each chassis stores 16,368 13-bit (half-words) words. One bit of each half-word is a parity bit.
b. Main Memory Control. - Main memory control controls the reading of data from memory and, the writing or restoring of data in memory. It also monitors the printed-circuit-card voltages and disables the memory and stops the computer when logic voltages drop below minimums. Memory control cycles each time a sequence is executed. It does not cycle when a bootstrap memory location is referenced or when the computer is in the PHASE STEP mode.
c. Address Translator. - The address translator translates the Sregister outputs to select the specified memory stack and the read, write, and inhibit current generators.
d. Read, Write, and Inhibit Current Generators. - The current generators supply read, write, and inhibit currents through the memory cores. A read generator supplies read current through the selected cores to read data from memory into the Z-register. A write current generator supplies write current through the selected cores to write data (from the Z-register via the selector) into memory or to restore data previously read out of memory. The inhibit current generator supplies inhibit current opposite in direction to the write current to prevent switching of the cores that are to remain in a zero state.
e. Bootstrap Memory. - The nondestructive-readout bootstrap memory consists of 16 permanently-wired storage locations. This memory is divided into two parts. Each part has 16 permanently wired 13-bit halfwords. One bit is a parity bit. The bootstrap memory addresses are octal 00060 through 00077 . Addresses 00060 through 00067 contain instructions for loading a computer utility program via an RD-277A. Addresses 00070 through 00077 contain instructions for loading a computer utility program via a TCU.

Whenever the S-register contains a bootstrap memory address, the bootstrap control disables main memory control and gates the bootstrap words into the Z-register. The bootstrap address translator automatically activates the proper drive line causing the word to be read out to the Z-register. No restore cycle is required.

4-15. POWER SECTION. - The power section consists of dc power supplies and power control circuits. The dc power supplies furnish power to the printed circuit cards and panel indicators. The power control circuits apply power to the computer, remove power from the computer, and control the lighting and extinguishing of power control indicators.

## III - FUNCTIONAL DESCRIPTION

## 4-16. CONTROL SECTION.

a. Computer Control (figure 4-11, page 4-35).
(1) Master clear (figure 8-1a, page 8-3). - The operator cannot master clear the computer when it is operating in the RUN mode (PROGRAM RUN indicator lighted). Placing the MASTER CLEAR switch to the down (MASTER CLEAR) position returns all computer circuits to their initial operating condition. Also, if any of the printed circuit card voltages drop below the normal value, the computer circuits are master cleared.
(2) Modes of operation. - The computer has three modes of operation: RUN, OP STEP, and PHASE STEP. The RUN mode is the on-line mode of operation. The OP STEP and PHASE STEP modes are off-line modes used for program debugging and maintenance.
(a) RUN mode. - The operator selects the RUN mode (figure 8-1, page 8-1) by pressing the RUN MODE indicator-switch. This starts the master clock via circuit 04J00. The OP STEP MODE and PHASE STEP MODE indicators are extinguished. The operator starts the computer by placing the RESTART/START STEP switch to START STEP. The run flip-flop sets via circuit 02J01 with the high outputs from the RESTART/START STEP switch and the start-enable-one-shot flip-flop. Run flip-flop outputs disable the master clear circuits, light the PROGRAM RUN indicator, start the main timing chain, and light the COMPUTER RUN indicators on the four consoles (figure 8-5, page 8-11). Computer operation begins when the main timing chain starts. An output from the run flip-flop also clears the start-enable-one-shot flip-flop. The start-enable-one-shot flip-flop performs the same function for all modes. The


Figure 4-11. Computer Control Switches and Circuits

CP-818A/U
flip-flop sets when the RESTART/START STEP switch is in the neutral position and clears when the RESTART/START STEP switch is placed to the START STEP position. The flip-flop remains clear until the switch returns to the neutral position.

The purpose of the start-enable-one-shot flip-flop is to ensure that the computer stops when encountering errors, even though the operator may still be holding the RESTART/START STEP switch at START STEP. For example, the operator starts computer operation. A computer error that stops computer operation occurs before the operator releases the RESTART/START STEP switch to the neutral position. Without the start-enable-one-shot flip-flop, computer operation would not stop. With it, computer operation stops no matter how long the RESTART/START STEP switch is in the START STEPposition. The start-enable-one-shot flip-flop that was cleared when computer operation started sets again when the RESTART/START STEP switch returns to the netural position.

Computer operation continues until a halt or parity error occurs, or until the operator places the SEQ STOP/STOP switch to STOP.

A halt occurs when the computer reads an 00, 11, or 37 (HLT) instruction to set the halt flip-flop and clear the run flip-flop at time 5.2 of the I-sequence. A parity error occurs when the 26 -bit word read from memory contains an even number of ones. The parity error can occur during an I, M , or R-sequence; it clears the run flip-flop at time 5.2 of that sequence.

When the SEQ STOP/STOP switch is placed to STOP, the run flip-flop clears at time 5.2 of the next sequence. Any time the run flip-flop clears, it disables the main timing chain and stops the computer.

Note: - A halt or parity error does not stop computer operation if the HALT DISCONNECT switch is in the up (HALT DISCONNECT) position.
(b) OP STEP mode. - The operator selects the OP STEP mode (figure $8-1$, page $8-1$ ) by pressing the OP STEP MODE switch. This starts the master clock via circuit 04J00. The RUN MODE and PHASE STEP MODE indicators are extinguished.

The OP STEP mode can be started manually or automatically. To start it manually, the operator places the RESTART/START STEP to START STEP. To start it automatically, the operator places the RESTART/START STEP switch to RESTART. Then, a low-speed oscillator output performs
the same function as placing the RESTART/START STEP switch to START STEP. The low-speed oscillator is adjustable between 2 and 200 Hz . The computer control logic for starting the OP STEP mode manually or automatically operates the same as that for starting the RUN mode. The computer control logic for stopping the OP STEP mode differs from the RUN mode logic. Once the OP STEP mode starts, the computer operates to perform one instruction or one sequence of an instruction, depending upon the position of the SEQ STOP/STOP switch. If the SEQ STOP/STOP switch is in the SEQ STOP position, the run flip-flop clears at time 5.2 of every sequence. If the SEQ STOP/STOP switch is in the STOP position, the run flip-flop clears at time 1.2 of each I-sequence. Clearing the run flip-flop disables the main timing chain and stops the computer.
(c) PHASE STEP mode. - The PHASE STEP mode (figures $8-1$, page $8-1$, and $8-3$, page $8-7$ ) can be started manually or automatically. The PHASE STEP mode can be executed in two different ways. First, each time the mode is started, a different clock pulse is generated. Secondly, if the PHASE REPEAT switch is in the up (PHASE REPEAT) position, the selected clock pulse is generated continuously. The operator selects the PHASE STEP mode by pressing the PHASE STEP MODE indicator-switch. The RUN MODE and OPSTEP MODE indicators are extinguished. Pressing the PHASE STEP MODE indicator-switch prepares the control logic for the PHASE STEP mode as follows.

1) It disables the memory. No memory reference can be made in the PHASE STEP mode.
2) It disables the clock pulse amplifiers (50C01 through 50C04, figure $8-2$, page $8-5$ ) of the master clock. This enables the PHASE STEP mode logic (figure $8-3$, page $8-7$ ) to control the master clock output.
3) It enables the PHASE STEP logic (figure 8-3, page 8-7).
4) It disables the master clock via circuit 04J00 (figure 8-1, page 8-1). Now only the RESTART/START STEP switch can enable the master clock.
b. Timing Circuits.
(1) Master clock (figure 8-2, page 8-5). - Figure 4-12, page 4-38, shows the four clock pulses produced by the master clock. The

$a=167 \pm 34$ nsec, Pulse Width at $0 \vee$ Amplitude
$b=120$ nsec, Minimum Pulse Width at $-2 v$ Amplitude
$c=10$ nsec, Pulse Separation at $100 \%$ Amplitude
$d=$ No Overlap at $-1 \vee$ Amplitude

Figure 4-12. Master Clock Output
master clock consists of a feedback amplifier, delay network, phase generator circuits, phase flip-flops, and phase drivers.

The feedback amplifier (term 20C00), in series with the delay line network, inverts signals after they have propagated down the delay network. The delay network consists of one 100 -nanosecond delay (term 20C10) and two 50-nanosecond delays (terms 20C20 and 20C30). Each delay has ten taps (taps 6 through 15). For the 100-nanosecond delay, each tap is a 10nanosecond delay. For the 50-nanosecond delay, each tap is a 5-nanosecond delay. Two phase-generator circuits, odd and even, receive delay line outputs and, from these outputs, helpgenerate the clock pulses and set and clear the phase flip-flops. The two phase flip-flops, and the phase generator circuits control the phase drivers to produce the four clock phases. Figure A-2, page A-5, shows the master clock timing.

The clock control logic provides enables for starting and stopping the clock. A high input to the feedback amplifier (20C00) starts the clock; a low input stops it. When the start signal appears, the clock begins cycling. The first pulse generated is an odd-numbered clock pulse. If the previous
stop signal occurred during $\emptyset 1$ or $\emptyset 2$ clock pulse time, the clock starts with a $\emptyset 3$ clock pulse. If the previous stop signal occurred during $\emptyset 3$ or $\emptyset 4$ clock pulse time, the clock starts with a $\varnothing 1$ clock pulse.

While the clock is stopped, all delay, phase-generator-circuit and phasedriver outputs are high. If the clock previously stopped after $\emptyset 2$ clock pulse time, both odd and even phase flip-flops are set. If the clock previously stopped after $\emptyset 4$ clock pulse time, both phase flip-flops are clear. Assume that the first clock pulse to be generated is $\varnothing 1$.

When the clock starts, a low output from the feedback amplifier enables the odd-phase-generator circuit and starts propagating. With the odd-phase-generator output low, and the odd flip-flop clear, phase driver 50C01 is enabled, a $\emptyset 1$ clock pulse is generated, and the even-phase flip-flop sets. The $\emptyset 1$ output remains until the low input from the feedback amplifier propagates through the delay network to tap 9 of delay line 2 . The oddphase generator is disabled and the $\emptyset 1$ clock pulse drops. After the low clock-enable signal propagates through the delay network, the feedback amplifier inverts it to a high, and a high begins propagating through the delay network. When the high signal reaches tap 7 of delay line 1 , it enables the even-phase generator. With the even-phase generator output a low, and the even flip-flop set, phase amplifier 50C02 generates the $\varnothing 2$ clock pulse. Also, the odd-phase flip-flop sets. The $\varnothing 2$ output remains until the high signal propagates through the delay network and reaches tap 9 of delay line 2. The even-phase generator is then disabled and the $\emptyset 2$ clock pulse drops. The high signal, after propagating through the delay network, is again inverted by the feedback amplifier. Clock pulses $\varnothing 3$ and $\varnothing 4$ are initiated and terminated the same as clock pulses $\varnothing 1$ and $\varnothing 2$, except that both phase flip-flops are set for $\emptyset 3$ and $\emptyset 4$.

The CLOCK ODD NARROW/NORMAL and EVEN NARROW/NORMAL switches are maintenance switches. When these switches are in the NORMAL position, the master clock outputs are as shown in figure 4-12, page $4-38$. When the switches are in the NARROW position, the duration of each clock pulse is 80 to 110 nanoseconds.
(2) Main timing chain (figures $8-5$, page $8-11$, and $8-6$, page $8-13)$. - The main timing chain times the operations that are performed during all computer sequences. The maintiming chain consists of 12 seriesconnected flip-flops. During the run mode, these flip-flops continuously set and clear in sequence, stopping momentarily during skip instructions, when the skip condition is satisfied, and during shift instructions. One complete cycle of the main timing chain takes four microseconds.

CP-818A/U

Figure 4-13, page 4-41, is a timing diagram for the main timing chain. Each main timing chain cycle requires six master clock cycles. Six flipflops (T11, T21, T31, T41, T51, T61) set at $\emptyset 2$, remain set for one clock cycle, and clear at the following $\varnothing 2$. The remaining six flip-flops (T13, T23, T33, T43, T53, T63) set at $\varnothing 4$, remain set for one clock cycle, and clear at the following $\emptyset 4$. Thus, two adjacent flip-flops are always set at the same time. The timing chain flip-flops have usable outputs for two of the four clock phases for which they are set. Those flip-flops set at $\varnothing 2$ have outputs used during $\varnothing 4$ and $\varnothing 1$ time; those set at $\varnothing 4$ have outputs used during $\varnothing 2$ and $\varnothing 3$ time. The flip-flop designators (T11, T13, T21, etc.) indicate when the flip-flop sets, clears, and has usable outputs. For example, flip-flop T21 has its usable outputs during $\varnothing 4$ time of the first master clock cycle (time 1.4) and $\emptyset 1$ time of the second master clock cycle (time 2.1). It sets at $\quad \emptyset 2$ time of the first master clock cycle, and clears at $\emptyset 2$ time of the second master clock cycle.

Figure 4-14, page 4-42, shows two examples of how main-timing-chain outputs are used. Figure 4-14A, page 4-42, shows the main-timing-chain output from flip-flop T33. This output along with signals from the sequences and the master clock, generates signals to clear the Z-register and to gate a word from memory into the Z-register. The clear-Z signal occurs at time 3.2 of the R-sequence. Time 3.2 is the second clock phase in the third clock cycle of the R-sequence. The memory $\longrightarrow \mathrm{Z}$ signal occurs one clock phase later. Figure 4-14B, page 4-42, shows the main-timing-chain output from flip-flop T51. The clear-X signal occurs at time 4.4 of the W-sequence. Time 4.4 is the fourth clock phase in the fourth clock cycle of the W-sequence. The $X \rightarrow Z$ signal occurs one clock phase later at time 5.1.

Shift-control flip-flop 2 (figure 8-15, page 8-35) controls the main timing chain during shift instructions. During a shift instruction, the flip-flop sets until the shift operation is complete.
(3) Advance-P timing logic (figure 8-7, page 8-15). - The ad-vance- $P$ timing logic times and controls the incrementing of the $P$-register.

Figure 4-15, page 4-42, shows the operations controlled and timed by the advance- $P$ timing logic and shows how the arithmetic section increments the P-register. The numbers on the lines indicate the order in which the events occur. The advance-P timing logic first clears the $X$ and D-registers and then transfers the contents of the P-register to the X-register.


Figure 4-13. Main Timing Chain, Timing Diagram


A


旦

Figure 4-14. Main Timing Chain Outputs


Figure 4-15. P-Register Operations

The D-register is set to plus one or plus two. The timing logic then clears the P-register and transfers the adder output to the P-register.

The P-register is incremented at different times during computer operation for different conditions.

Table 4-11 lists the conditions that increment the P-register and shows when the timing logic functions are performed.

The output of gate 08L01 (figure 8-7, page 8-15) is used to set the skip flip-flop during the R-sequence of the COM instruction. It also is used to enable the adder $\longrightarrow \mathrm{Z}$ during the shifting sequence of the 06-1 (DIV) instruction.
(4) Arithmetic-timing (figure 8-8, page 8-17). - The arithmetic timing chain initiates and times some arithmetic section operations not controlled by the other computer sequences. The timing chain operates

TABLE 4-11. Increment P-Register Timing

| Normal I-Sequence Time | R-Sequence Time |  |  | I-Sequence <br> Time Instruction 15 \& A Negative | Timing Logic Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Instruction 33 \& $(\mathrm{A})=(\mathrm{Y})$ (Adder Equal FF Set) | Instruction 33 \& $(\mathrm{A})<(\mathrm{Y})$ | Instruc- <br>  <br> Word <br> Counter $=0$ <br> (Skip FF <br> Set) |  |  |
| 1.2 | 5.2 | 5.2 | 5.2 | 5.2 | Clear X and D |
| 1.3 |  | 5.3 | 5.3 | 5.3 | Set D to +1 |
|  | 5.3 |  |  |  | Set D to +2 |
| 1.3 | 5.3 | 5.3 | 5.3 | 5.3 | $\mathrm{P} \rightarrow \mathrm{X}$ |
| 2.2 | 6.2 | 6.2 | 6.2 | 6.2 | Clear P |
| 2.3 | 6.3 | 6.3 | 6.3 | 6.3 | Adder $\longrightarrow \mathrm{P}$ |

during arithmetic instructions 30 (CLA), 31 (ADD), 32 (SUB), 34 (LGA), 35 (LGM) and 36 (ADB); during instructions 01 (LGN) and 20 (EXC); and during the RCA mode of instruction 06-0 (SHL), 06-1 (DIV), and 06-6 (SUD).

The timing chain consists of three series-connected flip-flops. These flipflops cycle once and stop each time the timing chain is enabled. When the timing chain is enabled (by the setting of shift control flip-flop 2) during the shift instruction, it cycles through the last two flip-flops only. The timing chain runs concurrently with the sequence in which it is initiated and ends before the sequence. Thus, the main timing chain is not stopped for the arithmetic timing chain (except for the shifting operation). Table 4-12 lists the conditions that start the arithmetic timing chain and the functions performed by the timing-chain outputs.
c. Sequencer Circuits (figures 8-9 through 8-13 and 8-13a, pages 8-19 through 8-29). - The sequence circuits supply enable signals that, combined with main-timing-chain outputs, master clock outputs, and other computer signals, generate signals to execute all computer instructions. Each instruction requires certain groups of enable signals for proper execution. These groups of enable signals are referred to as sequences. A sequence lasts 4 microseconds (six master clock cycles). Paragraph 4-21, page 4-171, lists each computer instruction, shows the sequences required, shows the order in which they are executed, and contains a detailed description of the functions performed by each sequence.

The computer sequences are as follows.

1) I-sequence - reads the instruction from memory and transfers the various portions of the instructions to the proper circuits.
2) M-sequence - adds the contents of an index register to the address portion of most instructions.

TABLE 4-12. Arithmetic Timing Chain

| Condition | Timing Chain Function |
| :--- | :--- |
| I-Sequence, Time 4.2 | 5.2 Clear X |
| Instruction 01 (LGN) | 5.4 Clear A |
|  | $6.1 \mathrm{X} \oplus \mathrm{D} \longrightarrow \mathrm{A}$ |

TABLE 4-12. Arithmetic Timing Chain (continued)

| Condition | Timing Chain Function |  |
| :---: | :---: | :---: |
| I-Sequence, Time 3.2 Instruction 36 (ADB) | 4.2 Clear X <br> $4.3 \mathrm{~A} \longrightarrow \mathrm{X}, \mathrm{B} \longrightarrow \mathrm{D}$ <br> 4.4 Clear A |  |
| R/W-Sequence, Time 3.2 Instruction 06 (SHF) <br> RCA Mode or SUD | 06-0 SHL RCA | 06-6 SUD |
|  |  | $4.1 \overline{\mathrm{X}}$ <br> D <br> 4.2 Clear X <br> $4.3 \mathrm{~A} \longrightarrow \mathrm{X}$ <br> 4.4 Clear A <br> $5.1 \overline{\mathrm{D}} \longrightarrow \mathrm{A}$ |
| Shift Terminate, Time $\varnothing 4$ Set RC1-Sequence | $\begin{array}{ll} \text { Following } & \\ \phi 2(\mathrm{~T} 6.2) & \text { Clear } \mathrm{X}, \mathrm{D} \\ \emptyset 3(\mathrm{~T} 6.3) & \mathrm{Z} \longrightarrow \mathrm{X} \\ \phi 4(\mathrm{~T} 6.4) & \mathrm{Clear} \mathrm{~A} \\ \emptyset 1(\mathrm{~T} 1.1) & \mathrm{X} \oplus \mathrm{D} \longrightarrow \mathrm{~A} \end{array}$ |  |
| R-Sequence, Time 3.2 Instructions: <br> 20 (EXC), 30 (CLA), <br> 31 (ADD), 32 (SUB), <br> 34 (LGA), 35 (LGM) | $4.1 \overline{\mathrm{X}} \longrightarrow \mathrm{D}$ (instructions 20, 30, 32, 35) <br> $4.1 \mathrm{X} \longrightarrow \mathrm{D}$ (instructions 31, 34) <br> 4.2 Clear X <br> $4.3 \mathrm{~A} \longrightarrow \mathrm{X}$ <br> 4.4 Clear A <br> $5.1 \overline{\mathrm{D}} \longrightarrow \mathrm{A}$ (instructions 20, 30, 35) <br> $5.1 \mathrm{X} \oplus \mathrm{D} \longrightarrow \mathrm{A}$ (instruction 34 ) |  |
| M-Sequence, Time 3.2 Instruction 06-1 (DIV) | $4.1 \bar{X} \longrightarrow \mathrm{D}$ <br> 4.2 Clear X <br> $4.3 \mathrm{~A} \longrightarrow \mathrm{X}$ |  |
| R-Sequence, Time 4.2 Instructions 06-0 (Shift Left, RCA Mode), 06-6 (SUD) if $\mathrm{RCO}=0$ | $5.1 \overline{\mathrm{X}} \longrightarrow \mathrm{D}$ <br> 5.2 Clear X <br> 5.3 A $\longrightarrow \mathrm{X}$ <br> 5.4 Clear A <br> $6.1 \overline{\mathrm{D}} \longrightarrow \mathrm{A}$ |  |

3) R-sequence - reads the operand from the memory location specified by the instruction address.
4) W-sequence - writes the operand in the memory location specified by the instruction address.
5) RC1-sequence - reads control word \#1 from memory. This may be the RCA control word or an input/output control word.
6) RC2-sequence - reads control word \#2 from memory. This may be the RCA control word or an input/output control word. The RC2 sequence is initiated only when the word count of control word \#1 equals zero.
7) $\mathrm{R} / \mathrm{W}$-sequence - reads data from memory for output to peripheral equipment or writes data in memory received from input peripheral equipment.
8) WC-sequence - updates the memory control words. It increments the address, decrements the word count, resets the character count, and writes control word 2 into the address of control word 1.

The sequencer circuits consist of sequence enables and upper and lowerrank sequence flip-flops. Figure 4-16, page 4-47, is a block diagram of these circuits. The sequence-enable circuits monitor the current sequence, the instruction, and the computer conditions encountered while executing the instruction. From this information, they decide which sequence should be executed next. Near the end of the current sequence, a sequence-enable output sets an upper-rank sequence flip-flop that corresponds to the next sequence to be executed.

The upper-rank sequence flip-flops indicate the sequence in process and, near the end of the sequence, indicate the next sequence. There is one flipflop for each sequence. At time 5.4 of the current sequence, the upperrank sequence flip-flops clear. At time 6.1 of the current sequence, the flip-flop corresponding to the next sequence is set by an enable signal from the sequence-enable circuits. Upper-rank sequence flip-flop outputs, along with outputs from the lower-rank sequence flip-flops, help perform the sequence functions.

The lower-rank sequence flip-flops indicate the current sequence. There is a flip-flop for each sequence and only one flip-flop is set at any time.


Figure 4-16. Sequencer Circuits

Outputs from the lower-rank sequence flip-flops help perform the sequence functions. The lower-rank sequence flip-flops are updated at time 1.2 of a new sequence. The flip-flop that sets corresponds to the set upper-rank flip-flop; the previously set lower-rank flip-flop is cleared.

The first sequence of an instruction is always the I-sequence. The sequences that follow depend upon the instruction and conditions encountered during the instruction. Input/output operations have priority over the computer program. Any time input or output requests are present, the computer program stops at the end of an instruction and does not start again until all input or output requests are processed. When the operator stops computer operation, the computer stops after executing the I-sequence of the next instruction.

## d. Function Circuits.

(1) F-register (figure 8-17, page 8-41). - The F-register holds the function-code portion of the instruction (bits $2^{19}$ through $2^{23}$ ) while the instruction is being executed. The function code enters the register at time 3.3 of the I-sequence and remains in the register until time 3.2 of the following I-sequence when the register clears. The contents of the F register are translated to form outputs that represent the various ranges. These outputs go to the translator. With the FUNCTION REPEAT switch in the up (FUNCTION REPEAT) position, the contents of the register do not change and the computer continuously executes the same instruction. The operator clears the F-register by pressing the MASTER CLEAR switch or the FUNCTION Clear pushbutton.
(2) Function code translator (figures 8-18 through 8-20, pages $8-43$ through 8-47). - The function code translator consists of a network of AND and OR circuits that combine the F-register outputs into the enable signals necessary to control the execution of the instructions. Figure 4-17, page 4-49, shows typical translating circuits. The F-register supplies four inputs to these translating circuits.

The output of 30 F 31 is high when the F-register contains function code 31 (ADD); the output of 30 F 32 is high when the F -register contains function code 32 (SUB); and the output of 30 F 36 is high when the F -register contains function code 36 (ADB). When any of the three AND circuits (30F31, 30F32, 30F36) are enabled, OR circuit 50F31 generates a low output signal to transfer the contents of the adder to the A-register. When AND circuit 30 F31 is enabled, it generates a high output to transfer the contents of the X-register to the D-register. When AND 30F36 is enabled, inverter 40F36


Figure 4-17. Typical Function Translation Circuit
generates a low output. This output inhibits the transfer of the complement of the X-register ( $\overline{\mathrm{X}}$ ) to the D-register, transfers the contents of the Bregister to the D-register, conditions the $M$ or $R$-sequences, or transfers the contents of the adder to the B-register.
e. Shift Circuits (figures 8-14, 8-14a, 8-15, and 8-15a, pages 8-31 through 8-37). - There are five different types of shift operations: leftshift, right-shift, multiply, divide, and scaling operands. Shifting is specified by instruction-word function code 06 (SHF). One of seven main categories is selected by the instruction-word sub-order (table 4-2, page 4-12).
(1) Shift left (SHL, 06-0). - The shift left operation is performed in one of two modes: the standard mode and the repeat-clear-add (RCA) mode. Figure 4-18, page 4-51, illustrates the shifting sequence for the SHL operations.
(a) Standard mode. - The standard mode of left shifting is performed if the mode bit (instruction-word bit 11) is a one or if the RCA flip-flop is clear. The instruction word specifies the type of shift (table 4-3, page 4-12) and the number of shifts (shift count, bits 0 through 4). The type and mnemonic codes for left shifting only the A-register are type 00 and 01, SCN and SAN. The type and mnemomic codes for left shifting the index register are type 10 and 11 , SXN and SLN. All shifting sequences begin when shift control flip-flop 2 is set (at time 6.2). Setting this flipflop stops the main timing chain.

During the I-sequence (figure 4-19, page 4-52), the instruction is read from memory into the Z-register. The shift count (bits 0 through 4) is transferred from Z to the K-register. The index-register address (bits 14 through 18), which is used only for type 10 and 11 shifts, is loaded into the M-register. The type, mode, and sub-order portions of the instruction are set into the type, mode, and CAT flip-flops.

If the instruction is a type 10 or 11 (SXN or SLN), an R-sequence follows the I-sequence. (See figure 4-20, page 4-53.) The R-sequence reads the index register contents from memory into the Z-register and the X-register.

Shifting begins at the end of the I-sequence for a type 00 or 01 instruction and at the end of the R-sequence for a type 10 or 11 instruction. The Aregister and/or the index register is shifted left one place and the K-register (shift counter) is decremented by one. $K$ is tested for zero and, if not

| OPERATION | FIG. 4-18; |
| :--- | :---: |
| SCN, SCD | A |
| SAN, SAD | B |
| SXN, SXD | C |
| SLN, SLD | B \& C |
|  |  |

NOTE: THE ABOVE CHART SHOWS THE OPERATIONS THAT USE THE DIFFERENT SHIFTING SEQUENCES illustrated in this figure.

A. A-REGISTER END AROUND


Figure 4-18. Left Shifting Sequences


Figure 4-19. Standard Shift Mode, Type 00 or 01 (SCN, SAN, SCR, SAR) Flow Diagram
at zero, another shift is performed. When K reaches zero, indicating the specified number of shifts has been completed, the shifting stops, shift control flip-flops 1 and 2 are cleared, and the main timing chain takes over to execute the next sequence.

If the instruction was a type 10 or 11 (SXN or SLN), a W-sequence is performed to restore the shifted index-register contents to memory and the next I-sequence or I/O operation is enabled. For the SLN instruction, the shifted A-register contents remain in the A-register.
(b) RCA mode. - The RCA mode of shifting is initiated by an RCA (24) instruction, executed by an SHF (06) instruction, and terminated by an ERC (25) instruction.

1. Control word. - The RCA (24) instruction references the contents of a memory location and transfers the contents to memory location 00040. The data stored in memory location 00040 is the first RCAmode control word (CW1). Memory location 00041 contains the second RCA-mode control word (CW2) (memory location 00041 is loaded by a

separate instruction and not by the RCA instruction). The RCA instruction sets the RCA-mode flip-flop, indicating that the shift instruction is to be executed in the RCA mode. Figure 4-21 shows the format of the RCAmode control word.

| 23 | - | 21 | 20 | - | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0nd <br> and <br> 00041 | Refill <br> Count | Word Count |  | 0 | 0 |

## Figure 4-21. RCA-Mode Control Word Format

The RCA control word, which is referenced during the shift instruction, contains an address field (bits 0 through 13), a word-count field (bits 14 through 20), and a refill-count field (bits 21 through 23 ). The address field specifies the address of the first memory location to be shifted; the wordcount field specifies the number of sequential memory locations to be shifted; and the refill-count field specifies the number of times each memory location is to be shifted. An LDX (27) instruction (with bits 9 through $13=0$ ) loads the refill count $\left(Y_{0-4}\right)$ into the $R C$-register.
2. Shift operation. - The RCA mode of left shifting is performed if the mode bit (instruction-word bit 11) is a zero and the RCA flip-flop is set (by a previous RCA instruction). The instruction word specifies the type of shift (table 4-3, page 4-12) and the number of shifts (shift count, bits 0 through 4). The type and mnemonic codes for shifting only the A-register are type 00 and type 01, SCD and SAD. The type and mnemonic codes for shifting the index register are type 10 and type 11, SXD and SLD. Figure 4-22, page 4-55, is a flow diagram of a left shift instruction in the RCA mode for type 00 or type 01 (A-register shifting only).

The I-sequence reads the instruction word from memory into the Z-register. The shift-count portior of the instruction is loaded from Z into the Kregister. The type, mode, and sub-order portions of the instruction are examined and the appropriate flip-flops are set. The RC-register is examined to see if the refill count is at zero. If $R C$ is zero, the RC1-sequence is performed. (The RC-register could have been loaded by a previous LRC instruction.)


Figure 4-22. Shift Left, RCA-Mode (SCD, SAD) Flow Diagram

CP-818A/U

The RC1-sequence reads CW1 from memory. If CW1 word count (WC) is greater than zero, the refill count from the control word is loaded into the RC-register (upper three bits) and a WC-sequence is performed. The WCsequence updates the control word (increments the address and decrements the word count) and loads it back in memory address 00040.

The $R / W$-sequence reads the data word to be shifted into the A-register. The memory address of the data word (specified by the control word) was stored in the X-register before the control word was updated. If the shift count in $K$ is not zero, the data word in $A$ is shifted left one place, and the shift count (K) and refill count (RC) are decremented. Shifting continues until one of them is decremented to zero.

If the shift-instruction shift-count in $K$ reaches zero first, the instruction is complete. If the refill count reaches zero before, or at the same time as, the shift count, the RC1-sequence is performed. The RC-1 sequence reads the updated CW1 from memory. This control word contains the next sequential memory address of the data word to be shifted. If the word count of CW1 is not zero, CW1 is updated again and returned to memory address 00040 (by the WC-sequence). The new data word is loaded into A by the $R / W$-sequence and, if $(R C) \neq 0 \cdot(K) \neq 0$, shifting continues.

When the CW1 WC reaches zero, the RC2-sequence is performed. RC2 reads CW2 from memory address 00041, stores it in the X-register, and clears address 00041. The CW2 refill count is placed in the RC-register, and the new word count is tested. If WC is zero, the buffer terminate (BT) flip-flop is set, the R/W-sequence is performed to transfer the shift count from K to the A-register, and the instruction is complete. If WC is not zero, the WC-sequence is performed and the updated CW2 is stored in location 00040.

Figure $4-23$, page $4-57$, is a flow diagram of a type 10 or 11 left shift instruction in RCA mode (SXD or SLD). The SXD or SLD shift instructions are the same as the SCD or SAD instructions with the following exceptions:

1) An R-sequence is performed immediately after the I-sequence. The index word specified by bits 14 through 18 of the instruction is loaded into the Z-register.
2) During the shift-sequence, the index word in the Z-register, or the index word and the A-register, are shifted.

3) A W-sequence is performed at the completion of shifting to load the shifted index word back into memory.

The SLD instruction can be used to repack a new word from a memory buffer.
(2) Shift until different (SUD, 06-6). - The SUD operation leftshifts the contents of the A-register (loaded from the memory) until A23 and $\mathrm{A}_{24}$ are different. The SUD operation is similar to the shift left (SHL, $06-0$ ) operation in RCA mode. The primary difference is that shifting continues until A23 and A24 are different instead of until the shift count reaches zero. The shift count portion of the instruction word is not used for the SUD operation. A number indicating the total number of shifts performed is stored in an index register at the end of the operation.

A control word, previously loaded into memory location 00040, is referenced during the SUD operation. The address field (bits 0 through 13) of the control word specifies the address of the first memory location to be shifted. The word count (bits 14 through 20) specifies the number of sequential memory locations to be shifted. The refill count (bits 21 through 23) specifies the number of times each memory location is to be shifted.

Figure 4-24, page 4-59, is a flow diagram of the SUD instruction. The I-sequence reads the instruction word from memory into the Z-register. The shift-count, type, and mode portions of the instruction are not used. The sub-order ( $110_{2}$ ) portion is examined and the appropriate flip-flops are set. The memory address of an index register (bits 14 through 18) is stored in the M-register.

During the R-sequence, following the I-sequence, the specified index word is loaded into the Z-register. If the repeat count is zero, the index word is put into A, the initiate-SUD flip-flop is set, and the RC1-sequence is performed. If RC is not zero, $\mathrm{A}_{23}$ and $\mathrm{A}_{24}$ are tested and the shift-sequence is performed.

During the RC1-sequence, the first control word (CW1) is read from memory location 00040. The word count (WC) portion of CW1 is examined: if WC is zero, the RC2-sequence reads the second control word (CW2); if WC is not zero, the refill count ( RC ) portion of CW1 is loaded into the RC-register, and the WC-sequence is performed. The RC2-sequence reads CW2 from memory location 00041 and stores zeros in that location. The refill count portion of CW2 is loaded into the RC-register, and the word count


Figure 4-24. Shift Until Different (SUD), Flow Diagram
from CW2 is tested. If this word count is zero, the buffer terminate (BT) flip-flop is set and the $R / W$-sequence is performed. If the word count is not zero, the WC-sequence is performed before the $\mathrm{R} / \mathrm{W}$-sequence.

The WC-sequence updates the CW (increments address count and decrements WC) and restores it to the CW1 location in memory. The R/W-sequence reads the data word to be shifted from memory and loads it in the A-register, using the X-register which contains the CW with the non-incremented address, if the previous sequence was WC. If the previous sequence was RC2, the incremented address is used.

If $(R C=0)+B T+(I N I T S U D F F$ clear $) \cdot\left(\mathrm{A}_{23} \neq \mathrm{A}_{24}\right)$, the W -sequence is performed and the operation is complete. The shift-sequence is performed if: $\quad(R C \neq 0) \cdot(\overline{B T}) \cdot\left(\right.$ INIT SUD FF set $\left.+A_{23}=A 24\right)$. The shift sequence adds one to the index word stored in $Z$ for each shift. The RC-register is decremented, and RC and A23 and A24 are tested. (In actual logic implementation, the pre-shifted A22 and A23 are tested.) If RC is decremented to zero, the RC1-sequence is performed to read the updated CW1 from memory. The next sequential memory data word is loaded into $A$ by the R/W-sequence, and the CW1 is again updated and placed back in 00040 by the WC-sequence.

When a difference between $\mathrm{A}_{2} 3$ and $\mathrm{A}_{24}$ is obtained (equivalent to preshifted A22 $\neq \mathrm{A} 23$ ), the W -sequence is performed to store the index word containing the number of shifts performed to its original memory location, and the operation is complete.

The SUD instruction is used to count the number of continuous ones or zeros in a memory buffer. An index register is used to register that number and therefore the index register, or index word, in a SUD operation has a different meaning as compared to the normal use of indexing (address modification) procedures.
(3) Shift right (SHR, 06-4). - The shift right operation is performed in the standard mode only; the repeat-clear-add (RCA) mode is not used. The instruction word specifies the type of shift (table 4-3, page 4-12) and the number of shifts (shift count, bits 0 through 4). The type and mnemonic codes for right shifting only the A-register are type 00 and type $01, S C R$ and SAR. The type and mnemonic codes for shifting the index register are type 10 and 11, SXR and SLR. Figure 4-25, page 4-61, illustrates the shifting sequence for the SHR operations. The right-shift operation is performed in the same manner as the left-shift operation; refer to paragraph $4-16 \underline{e}(1)(a)$, page $4-50$, and figure $4-19$, page $4-52$ ).

| OPERATION | FIGURE 4-25 |
| :---: | :---: |
| SCR | A |
| SAR | B |
| SXR | C |
| SLR | BND C |
|  |  |

NOTE: THE ABOVE CHART SHOWS THE OPERATIONS THAT USE THE DIFFERENT SHIFTING SEQUENCES illustrated in this figure.

A. A-REGISTER END AROUND

C. INDEX-REGISTER END OFF

Figure 4-25. Right Shifting Sequences
(4) Scale accumulator (SCA, 06-2). - The scale accumulator operation shifts the contents of the accumulator (A-register) left until the two high-order bits are different. The number of shifts is limited by the in-struction-word shift count; if the shift count is decremented to zero before a difference between the high-order bits is obtained, the shifting stops.

The index-register-address portion of the instruction word (bits 14 through 18) is not used for the SCA operation. A refill count (normally 2410 ) is assumed to have been previously loaded into the repeat counter (RC-register), and the operand is assumed to have been previously loaded into the Aregister.

During the I-sequence (figure 4-26, page 4-63), the instruction is read from memory into the Z-register and the sub-order portion of the instruction (010) is set into the appropriate CAT flip-flops. The shift count (K) is loaded with the five lower order bits of the instruction. A22 and A23 are tested at the completion of the I-sequence. If the operand in the A-register is already scaled, no shifting is performed, and the repeat counter is not changed; if the operand is not already scaled and the shift count is not zero, the shift sequence begins.

During the shift sequence, $A$ is shifted left (circular) one bit into $U$, and the shifted contents of $U$ are loaded back into A. The K and RC-registers are decremented by one. The decremented contents of $K$ are tested for zero, and the shifted $U_{22}$ and $U_{23}$ are tested for difference. Shifting continues until $K$ is decremented to zero or until the two high-order bits in the $U$ register are different.

At the completion of the operation, the number of shifts performed is indicated by the difference between the initial and final contents of the repeat counter.
(5) Scale index and accumulator (SCL, 06-3). - This shift-instruction sub-order scales a 48-bit operand contained in the index register high-order 24 bits) and the accumulator (low-order 24 bits). The 48 -bit operand is shifted left (cyclic) until bits 21 and 22 of the index register are different or the shift counter decrements to zero. See figure 4-27, page 4-63.

The index register to be scaled is specified by bits 14 through 18 of the instruction word. The accumulator (A-register) is assumed to have been previously loaded. A refill count ( 3110 maximum) is assumed to have been previously loaded into the repeat counter (RC-register). The shift count is specified by bits 0 through 4 of the instruction word.


Figure 4-26. Scale Accumulator (SCA), Flow Diagram


Figure 4-27. Scale Index and Accumulator (SCL), Flow Diagram

CP-818A/U

During the I-sequence (figure 4-28, page 4-65), the instruction is read from memory and the sub-order portion of the instruction (011) is set into the appropriate CAT flip-flops. An R-sequence is performed to load the specified index word into the Z-register. $\mathrm{Z}_{21}$ and $\mathrm{Z}_{22}$ are tested; if the operand in the Z-register is already scaled, no shifting is performed and the repeat counter is not changed. If the operand is not scaled, and the shift count is not at zero, the shift sequence begins.

During the shift sequence, $A$ and $Z$ are shifted left one bit (cyclic) and the $K$ and $R C$ registers are decremented by one. The shifted $Z_{21}$ and $Z_{22}$ are tested for difference (in actual logic implementation, the preshifted $\mathrm{Z}_{20}$ and $\mathrm{Z}_{21}$ are tested), and K is tested for zero. Shifting continues until K is decremented to zero or $\mathrm{Z}_{21}$ and $\mathrm{Z}_{22}$ are different.

At the completion of shifting operation, a W -sequence is performed to load the shifted index contents back into memory. The number of shifts performed is indicated by the difference between the initial and final contents of the repeat counter.
(6) Multiply (MUL, 06-5). - The multiply sub-order forms a 46-bit product of two 23 -bit operands. The operands must be positive numbers (bit 23 a zero). One operand (the multiplier) is assumed to have been previously loaded in the A-register. The other operand (the multiplicand) is located in the index register specified by bits 14 through 18 of the instruction word. During the operation, the multiplicand is loaded into the D-register.

Multiplication is performed in the following manner. When the least significant bit of the multiplier (in the A-register) is zero, the partial product (in the Z-register) and the multiplier are shifted right one place without adding the multiplicand. When the least significant bit of the multiplier is one, the multiplicand is added to the partial product (in the Z-register) and then Z and A are shifted right one place. This procedure is repeated 24 times (until K decrements from 24 to 0 ). The resulting product is in the Z and A-registers.

Figures 4-28 and 4-29, pages 4-65 and 4-66, illustrate the multiply operation. The I-sequence reads the instruction, loads the shift count portion of the instruction in the K-register, and sets the appropriate sub-order flipflops. The R-sequence is performed after the I-sequence to read the multiplicand from an index register and put it in the D-register. The shift count and $A_{0}$ are tested; and, since at this time the Z-register still holds the multiplicand for $\mathrm{A}_{0}=0$ condition, Z is cleared before shifting is performed.


Figure 4-28. Multiply (MUL), Flow Diagram


Figure 4-29. Multiply (MUL) Operation Shifting Sequence

If $\mathrm{A}_{0}=1, \mathrm{Z}$ is shifted without clearing (the multiplicand is already added to the original partial product, which is zero).

During the shift-sequence, Z and A are shifted right one place into X and $U$, respectively, and $Z_{0}$ is shifted to $U_{23} . K$ and $A_{0}\left(U_{0}=A_{0}\right)$ are tested again; and, if $K \neq 0$ and $U_{0}=0$, the partial product (in the $X$-register) is loaded into $Z$ without adding the multiplicand. If $K \neq 0$ and $U_{0}=1$, the sum (in the adder) of the partial product and the multiplicand is loaded into Z . The contents of $U$ are always loaded into A. This process continues until the K-register decrements to zero (normally $24_{10}$ shifts). The resulting product is contained in Z and A . The contents of Z (the high-order 22 bits of the product) are loaded back into the original index register from which the multiplicand was obtained. The low-order 24 bits of the product remain in the accumulator (A-register).
(7) Divide (DIV, 06-1). - The divide sub-order divides a 46-bit operand by a 23 -bit operand and forms a 23 -bit quotient plus a 23 -bit remainder. All operands must be positive numbers. The low-order 24 bits of the dividend are presumed to have been previously loaded into the accumulator (A-register). The high-order 22 bits of the dividend are located in the index register specified by bits 9 through 13 of the instruction word. The divisor is located in the register specified by bits 14 through 18 of the instruction word.

Division is performed in the following manner. For each step of division, the dividend (in the Z and A-registers) is shifted left one position. The high-order bits (in the Z-register) are shifted left into the X-register, and the low-order bits (in the A-register) are shifted left into the U-register. The shifted contents of Z are compared with the divisor. If they are less than the divisor, the shifted dividend is loaded back into the Z and A-registers, and the lowest-order bit of the dividend ( $\mathrm{A}_{0}$ ) is set to zero. If the high-order bits (Z-register contents) are equal to or greater than the divisor, the divisor is subtracted from the shifted dividend, and the result is loaded back into the Z and A-registers. Bit $\mathrm{A}_{0}$ is set to one.

Figures 4-30 and 4-31, pages 4-68 and 4-69, illustrate the divide operation. The I-sequence reads the instruction, stores the shift-count portion of the instruction in the K-register, and sets the appropriate sub-order flip-flops. The address of the index register containing the divisor (bits 14 through 18) is stored in the M-register, and the address of the index register containing the high-order bits of the dividend is stored in the X-register. The contents of the M -register are examined; if they are not zero, an M -sequence is performed.


Figure 4－30．Divide（DIV），Flow Diagram


Figure 4-31. Divide (DIV) Operation Shifting Sequence

The M -sequence references the address in the M -register and reads the divisor from memory. The complement of the divisor is stored in the $D$ register. The address of the high-order half of the dividend is loaded into the M-register.

The R-sequence, which follows the M-sequence, references the address of the high-order half of the dividend (now in the M-register) and reads it from memory. The shift count is tested; and, if it is not zero, the shift sequence is performed.

The shift sequence decrements the shift count by one and performs one subtraction step. The low-order half of the dividend in the A-register is shifted left to the U-register and loaded back in the A-register. The highorder half of the dividend in the Z-register is shifted left into the X-register. If the contents of the X-register are equal to or greater than the divisor, the $D$-register contents are added to the $X$-register contents and a one is set into $A_{0}$. Since the D-register contained the complement of the divisor, the result is to subtract the divisor from the dividend. The adder contents are then loaded back into the Z-register. If the contents of the Xregister are less than the divisor, the shifted X-register contents are loaded back into the Z-register and a zero is set into $\mathrm{A}_{0}$.

The decremented shift count is tested after each shift-sequence. If the shift count (K) is not equal to zero, another shift-sequence is performed. When the shift count is decremented to zero, a W-sequence is performed. The W-sequence writes the Z-register contents (now the remainder) into the memory location that originally contained the high-order bits of the dividend. The A-register now contains the 23 -bit quotient.
(8) Shift function register (figures 8-14 and 8-14a, pages 8-31 and 8-33). - The shift function register stores the type, mode, and suborder portions of the shift instruction (06). The three CAT flip-flops (figure 8-14, page 8-31) and their associated circuits receive instructionword bits 5 , 6 , and 7 from the Z-register, store this data in the flip-flops, and decode the sub-order. Table 4-2, page 4-12, lists the seven sub-orders.

The two type flip-flops (figure 8-14a, page 8-33) and their associated circuits receive instruction-word bits 12 and 13 from the Z-register, store this data in the flip-flops, and decode the type shift. The four types, and the sub-orders in which they are used, are listed in table 4-3, page 4-12. The mode flip-flop is controlled by bit 11 of the shift instruction. When it
is set, the repeat counter is not decremented. Shifting stops when the Kregister (shift counter) reaches zero. If the mode flip-flop is cleared, the repeat counter is decremented; when it reaches zero, the reload sequence starts.
(9) Shift control (figures 8-15 and 8-15a, pages 8-35 and 8-37). Shift control consists of a group of flip-flops and associated circuits that control the shift operations. Two shift-control flip-flops and two shiftcycle flip-flops form a shift timing chain. Outputs from these flip-flops generate enable signals that transfer the data to be shifted through the various registers. The two shift-cycle flip-flops are used only for the multiply, divide, and shift-until-different shift operations.

The bits-different flip-flop is set during the SUD operation when the two high-order bits in the accumulator are different; this clears the shift control flip-flops to stop shifting. The bits-different flip-flop is also set during the SCL operation when bits 45 and 46 of the 48 -bit operand are different; this sets the W -sequence and inhibits the I -sequence. The initiate-SUD flip-flop is set during the R-sequence of a SUD operation or an RCA type 1X shift operation when the repeat counter equals zero; this enables setting shift-control flip-flop 1.

The reload request flip-flop is set when refill-count is zero during either a type 0X shift-left instruction in RCA mode (SCD, SAD) or a SUD instruction. The reload-request flip-flop enables the RC1-sequence. The reload flip-flop is set during the RC1-sequence to provide enables for the RC2, $\mathrm{R} / \mathrm{W}$, and W -sequences.

The RCA flip-flop sets when the repeat-clear-add instruction (24) is executed and remains set until an end-repeat-count instruction (25) is executed, the word count of the second RCA-mode control word equals zero, or the refill count in an RCA-control word is zero. Outputs from the RCA flip-flop control the repeat counter and also indicate to shift control that the RCA operation can be performed.
(10) Shift counter (figures 8-21a and 8-22, pages 8-51 and 8-53). The shift counter (K-register) is a five-bit, double-rank decremental counter. The K-register holds the five-bit shift count specified in the shift instruction. The shift count enters the K-register during the I-sequence of the shift instruction. The register contents are decremented by one each time a shift is performed. The K-register outputs go to the shift control logic to indicate when the counter is equal to zero and when it is not equal
to zero. The K-register enables (figure 8-21a, page 8-51) generate the signals to clear and load the shift counter.
(11) Repeat counter (figures 8-21a and 8-23, pages 8-51 and 8-55).The repeat counter (RC-register) is a five-bit, double-rank decremental counter. During the shift-left (06-0) instruction in RCA mode and the shift-until-different (06-6) instruction, the RC-register holds the refill count specifying the number of times each memory location is to be shifted. During the scale accumulator (06-2) and scale index and accumulator (06-3) instructions, the previously filled counter is used to indicate the number of shifts performed.

The RC-register is loaded with the lower five bits of the 27 (LDX) instruction when no index or B-register is specified, or with the refill-count portion of the RCA-mode or SUD shifting control word. The RC-register is decremented by one each time a shift is performed during the 06-0, 06-2, 06-3, and 06-6 instructions. Outputs from the repeat counter go to the shift control logic to indicate when the counter is equal to zero and when it is not equal to zero. Other outputs from the counter go to the Z-register and are stored in memory during a 26 (STX) instruction when no index register is specified (bits 9 through $13=0$ ).

The RC-register enables (figure 8-21a, page 8-51) generate the signals to clear and load the repeat counter.
f. Address Circuits. - The address circuits consist of four registers (S, P, M, and B) and their associated enable circuits. The registers, along with the arithmetic and input/output sections, generate and temporarily store memory addresses. There are five types of memory addresses generated and/or stored by the address circuits: instruction, instruction operand, index register, I/O control word, and input/output.

The instruction address is the address of the next instruction to be executed. The instruction operand address is the address of the location where instruction information is to be read from or stored. The index register address is the address of one of the 378 index registers. The I/O control word address is the address of the I/O control word for the peripheral equipment that wants to send or receive data. The input/output address (specified by the I/O control word) specifies where input data from peripheral equipment should be stored and from where output data for peripheral equipment should be removed. Figure 4-32, page 4-73, is a block diagram of the address circuits.


Figure 4-32. Address Circuits
(1) S-register (figures 8-29 through 8-31, pages 8-67 through 8-71). - The $\bar{S}-$ register is the 14-bit memory address register. The $S$ register receives instruction addresses from the P-register, input/output and instruction operand addresses from the arithmetic section, index register addresses from the M-register, and I/O buffer control words from the input/output section. The S-register contents go to the memory section for translation. S-register-enable circuits (figure 8-29, page 8-67) generate the signals to clear and load the S-register.
(2) P-register (figures 8-24 through 8-26, pages 8-57 through 8-61). - The P-register is the 14 -bit program address register which holds the address of the next instruction. The P-register receives the next instruction address from either of two sources. When a program transfer instruction is executed and the transfer condition is satisfied, the P-register receives the next instruction address from the $D$-register in the arithmetic section. The D-register receives the address from the data transfer circuits; refer to paragraph 4-17a(2), page 4-85. When no program transfer condition exists, the P-register receives the next instruction address from the adder in the arithmetic section. The adder increments the current instruction address. The P-register contents go to the S-register and the X-register in the arithmetic section. The input to the S-register is the next instruction address. This address also goes to the X -register to be incremented and returned to the P-register. The P-register-enable circuits (figure $8-24$, page $8-57$ ) generate the signals to clear and load the P-register.
(3) M-register (index) (figure 8-21, page 8-49). - The 5-bit Mregister holds the address of the index register specified by an instruction. The M-register receives the 5 -bit address via the $Z$-register when the instruction is read from memory. The index register address goes to the S-register during the M-sequence. Then, when the index register contents are read from memory, they go to the arithmetic section via the data transfer circuit. In the arithmetic section the contents of the index register are added to an instruction operand address. This address then goes from the arithmetic section to the S-register as an instruction operand address. The M-register-enable circuits (figure 8-16, page 8-39) generate the signal to clear and load the M-register.
(4) B-register (figures $8-24,8-27$, and $8-28$, pages $8-57,8-63$, and 8-65). - The 14-bit B-register holds a value referenced by some instructions to modify an instruction operand address. The register receives
the modifying value from memory via the data transfer circuits and arithmetic section. When an instruction references the B-register, the arithmetic section adds the B-register contents to an instruction operand address. This address then goes to the S-register as an instruction operand address. The B-register-enable circuits (figure 8-24, page 8-57) generate the signals to clear and load the B-register.
(5) Register enable circuits. - The register-enable circuits control the inputs to the address registers. Figure 4-33, page 4-76, shows the logic to clear P and load P with the contents of the D-register. During the W-sequence of the 03 (TSR) instruction, AND circuit 07N02 is enabled. The P-register clears at time 2.2 of the $W$-sequence and, at time 2.3 , is loaded with the contents of the D-register. During the R-sequence of a 04 (TRX) or 05 (TAX) instruction when bits 14 through 23 of the Z-register are not equal to zero, AND circuit 05N22 is enabled. The P-register clears at time 3.2 of the R-sequence and, at time 3.3 , is loaded with the contents of the D-register. The instruction timing charts in paragraph 4-21, page 4-171, show the time and sequence for the clearing and loading of the address registers during each instruction.
g. Data Transfer Circuits. - The data transfer circuits distribute information read from memory to other computer circuits and peripheral equipment, and collect information from computer circuits and peripheral equipments to store in memory. The data transfer circuits also add correct parity to the data stored in memory and then check the parity of all data read from memory. The data transfer circuits consist of the Zregister, selector, and parity circuits.
(1) Z-register (figures 8-54 through 8-58, pages 8-123 through 8-131). - The 24-bit Z-register is a memory input/output register. All data read from memory enter the Z-register. The Z-register also receives data from the X-register, the RC-register, and the adder. The data goes to memory via the selector.

The Z-register distributes data read from memory to the registers and circuits shown in figure A-3, page A-7. A of figure A-3, page A-7, shows the $Z$-register outputs going to the C-register during 8-bit output data transfers to various peripheral equipments. B of figure A-3, page A-7, shows the Z-register outputs going to the C-register during 6-bit output data transfers. $C$ of figure A-3, page A-7, shows the Z-register outputs to the $\mathrm{F}, \mathrm{M}$, and K-registers when the Z-register holds an instruction


Figure 4-33. Typical Register Enable Circuit
word. D of figure A-3, page A-7, shows the Z-register outputs to the RCregister for the 27 (LDX) instruction, the paper tape unit enables for the 07 (EXF) instruction, the shift type and mode flip-flops for the 06 (SHF) instruction, and the sequence-enable and console-data-terminate circuits when console serial data input is performed. E of figure A-3, page A-7, shows Z-register outputs to sensing circuits. These circuits constantly check the contents of bits 14 through 23 of the Z-register and indicate the following.

1) Index address $=0$
2) Index address $=37$
3) Word count $=0$
4) $\mathrm{Z}_{14}-\mathrm{Z}_{23} \neq 0$

F, G, and H of figure A-3, page A-7, show the Z-register outputs to the selector for left-shifting, right-shifting, or transferring Z-register data to memory without shifting.
(2) Selector (figures 8-59 through 8-65, pages 8-133 through 8-145). - The selector is a 24-bit word assembler and memory input gate. All data for memory enters the selector from either the Z-register (internal data) or data input gates (external data). Figure A-4, page A-9, shows the selector inputs.

A, B, and C of figure A-4, page A-9, show the selector inputs from the Zregister for left-shifting, right-shifting, or transferring data to memory without shifting. D of figure A-4, page A-9, shows the K-register input to the selector; this input is used during some shift operations to transfer the shift count from the K-register to the A-register. E, F, and G of figure A-4, page A-9, show the selector input from the Z-register and the consoles for one, two, and three-bit data transfers. H of figure A-4, page A-9, shows the selector inputs from the data input gates during 6-bit input data transfers. I of figure A-4, page A-9, shows the selector inputs from the data input gates during 8-bit input data transfers.

Selector outputs go to memory, X-register, and parity circuits. The parity circuits receive the same data as memory and generate parity bits for the data to be stored in memory. The selector outputs to the X-register are operands read from memory and transferred to the arithmetic section via the Z-register, selector, and X-register.
(3) Parity circuits. - The parity circuits have four functions:

1) Add parity bits to each half-word written into memory.
2) Check the parity of each half-word read from memory.
3) Add a parity bit to each 6-bit character transferred to the RD-277A or TCU.
4) Generate the necessary control signals when a parity fault occurs.

The parity circuits assure that the parity of the data read from memory is the same as the parity of the data written into memory. If not, they indicate a parity error. However, the parity circuits cannot detect a parity error if an even number of significant bits (ones) are dropped or picked up during a memory cycle. The parity circuits consist of lower parity check, upper parity check, and parity alarm. Figure 4-34, page 4-79, shows the parity circuits, and the associated circuits.
(a) Lower parity check (figure 8-66, page 8-147). - The computer recognizes odd parity as valid parity; that is, each half-word written into or read from memory must contain an odd number of ones, including the parity bit. The lower-parity circuits check the number of ones in the lower half (bits 0 through 11) of the word being written into memory via the Z-register and selector. If the number of ones is odd, a zero from the lower parity circuit accompanies the 12 -bit half-word to lower memory. If the number of one bits is even, a one from the lower parity circuit accompanies the 12 -bit half-word to lower memory.

The lower parity circuit also checks the number of ones in the lower half of each word read from memory. When a word is read from memory, each half-word, minus the parity bit, goes to the selector and lower parity circuit via the Z-register. The parity bitgoes to the parity alarm circuit. The lower parity circuit checks the number of ones in the lower half of the selector and sends an odd or even signal to the parity fault circuit where it is compared with the parity bit. If the parity changed, a parity error signal is generated. The lower parity circuit also checks the parity of 6-bit characters transferred from lower memory to the computer. If the number of ones in the character is odd, the lower parity circuit sends a zero to position $2^{6}$ of the C-register.


Figure 4-34. Parity and Associated Circuits
(b) Upper parity check (figure 8-67, page 8-149). - These circuits function the same as the lower parity circuits except they generate and check parity for the upper 12 -bits of the words written into and read from upper memory.
(c) Parity fault (figure $8-90$, C5, page 8-195). - The parity fault circuits detect parity errors and control computer operation when one occurs (see paragraph 4-16́ㅣ, page 4-82). A parity error can occur during an I-sequence when the instruction is read from memory, during the Msequence when the contents of the specified index register are read from memory, or during the R-sequence when instruction operands are read from memory. The parity fault circuits compare the outputs of the two parity check circuits with the two parity bits (one for each half-word) read from memory. A parity error in either of the half-words read from memory sets the parity-fault flip-flop and the following occurs:

1) Computer operation stops, providing HALT DISCONNECT switch is not in up (HALT DISCONNECT) position.
2) FAULT indicator on power control panel is lighted and horn sounds.
3) Computer fault is gated to the consoles.
h. Status Circuits. - The status circuits store status signals from the TCU and auxiliary computer and internal status signals. When the computer executes the 02 (TRF) instruction, the status circuits compare the status-check-code portion of the instruction with the specified status signal. If the status signal specified by the instruction is present, the status circuits generate a signal from the control section to continue the computer program in normal sequence. If the status signal specified by the instruction is not present, the status circuits generate a signal from the control section to jump the computer program from its present position in memory to the memory location specified by the address portion of the 02 (TRF) instruction. Table 4-5, page 4-18, lists the status check codes of the 02 (TRF) instruction and the status conditions that are checked with the codes. The M-register (index) holds the status check codes during the instruction. The status circuits consist of status detectors and a status translator.
(1) Status detectors (figures $8-79$ and $8-80$, pages $8-173$ and 8-175). - There are three sets of status detectors: one for TCU status
signals, one for auxiliary-computer-status signals, and one for consolestatus signals.

The TCU status detectors for control er ror, transport ready, data transfer error, and tape mark operate the same. When the computer is master cleared, flip-flop 7XV05 sets and flip-flop 7XV00 clears. The two flip-flops remain in this state until TCU sends the tape-mark signal. Then, flip-flop 7 XV 00 sets at time 5.3 of any following sequence. One phase later flipflop 7XV05 clears. The flip-flops remain in this state until TCU removes the tape-mark signal or the 02 (TRF) instruction, specifying the tape-mark status line, is executed. If TCU removes the tape-mark signal before the instruction is executed, flip-flop 7XV05 again sets in preparation for the next tape-mark signal. If the 02 (TRF) instruction is executed and the tapemark status line is specified, flip-flop 7 XV 00 clears at time 6.2 of the Isequence of the 02 (TRF) instruction. Flip-flop 7XV00 remains clear until TCU removes the tape-mark signal. With the tape-mark signal gone, flipflop 7XV05 sets and the tape-mark detector is ready to receive the next tape-mark signal. The TCU input-overflow detector, flip-flop 7XV20 sets when the computer honors a TCU input request and the memory area for TCU input data is full (buffer-terminate condition). The flip-flop remains set until it is sensed by the 02 (TRF) instruction. The flip-flop clears at time 6.2 of the I-sequence of the 02 (TRF) instruction. The TCU busy detector sends the signal directly to the status translation circuits as long as TCU sends the busy signal.

The auxiliary-computer-status detectors consist of flip-flops 7XV50 and 7XV55. Flip-flop 7XV50 is for the input-busy-status signal, and flip-flop 7XV55 is for the initiate-status signal. There is no flip-flop for the outputbusy signal as the signal is generated by the input busy flip-flop of the auxiliary computer. Flip-flops 7XV50 and 7XV55 set when the auxiliary computer sends an external function code of $300_{8}$ to the computer. Flipflop 7 XV 55 remains set until the computer (not auxiliary computer) executes an external-function code of 1008 . Flip-flop 7XV50 remains set until the auxiliary computer requests an output character from the computer and all characters in the memory area have been transferred, (resulting in a terminate code of 2008 sent to the auxiliary computer) or until the memory area in the auxiliary computer is full and the auxiliary computer sends the terminate code of 2008 .

The console status detectors consist of flip-flops 7XV60, and 7XV71 through 7XV74. Flip-flop 7XV60 detects the completion of a console switch input word. Flip-flop 7XV60 sets when a console-switch-input character is
received by the computer, and the I/O control word has a character count equal to 102 . A character count of 102 indicates that memory location specified by the address portion of the I/O control word is filled with three console-switch-input characters. Flip-flop 7XV60 sets at time 4.3 of the RC1-sequence and remains set until it is sensed by the TRF instruction.

Flip-flops 7XV71 through 7XV14 detect and store the status of the first I/O control word assigned to each console input data operation. Flip-flop 7XV71 sets when the computer accepts a data character from console 0 , and the memory area specified by console-data I/O control-word 1 is full. One of the flip-flops, 7XV71 through 7XV74, depending on the console request, sets at time 4.3 of the RC 2 -sequence and remains set until sensed by the 02 (TRF) instruction.
(2) Status translator (figure 8-81, page 8-177). - The status translator compares the status-check-code portion of the 02 (TRF) instruction with the specified status line or flip-flop output. If the specified status line is active or the flip-flop is set, flip-flop 0XM46 remains clear and no transfer of the computer program occurs. If the specified status line is not active or the specified flip-flop is not set, flip-flop 0XM46 sets and a signal from the flip-flop goes to the control section to jump the computer program from its present position to the memory location specified by the address portion of the 02 (TRF) instruction.
i. Fault Circuits (figure 8-90, page 8-195). - The fault circuits detect and display faults in the input/output section and errors in data read from memory (parity errors).

The input/output faults detected and displayed by the fault circuits are data overflow, switch overflow, and keyboard overflow. The data-overflow flipflop is set when the memory area for console input data is full (word count of control words 1 and 2 equals 0 ) and the console attempts to send more data to the computer. The switch-overflow flip-flop is set when the memory area for console switch input is full and the console attempts to send more switch data to the computer. The keyboard-overflow flip-flop is set when the memory area for console keyboard input is full and the console attempts to send more keyboard data to the computer. The three overflow flip-flops clear when the computer is master cleared, the FAULT INDICATORS Clear switch is pressed, or the start signal is activated at the beginning of an operation.

A parity error occurs when either of the half-words, including the parity bit, read from memory does not contain an odd number of one bits. The parity fault circuits consist of lower-parity, upper-parity, and parity-fault flip-flops. The lower-parity flip-flop sets when the parity bit for the lower 12 bits of the word read from memory is a one. The upper-parity flip-flop sets when the parity bit for the upper 12 bits of the word read from memory is a one. The parity-fault flip-flop sets at time 4.2 of an I, M, or R-sequence to signify a parity fault. If the lower-parity flip-flop is set, indicating the parity bit is a one, and the lower half-word contains an odd number of ones, the parity-fault flip-flop sets. If the lower-parity flip-flop remains clear, indicating that the parity bit is a zero, and the lower half-word contains an even number of ones, the parity-fault flip-flop sets. The upperparity flip-flop operates the same way. When any of the described faults and errors or the halt error occur, the FAULT indicator on the power control panel is lighted, the horn sounds (if not disabled), the appropriate error indicator on logic panel A2 is lighted, and a fault control signal is gated to each console. In addition, if a parity or halt error occurs and the HALT DISCONNECT switch is not in the up (HALT DISCONNECT) position, computer operation stops.

4-17. ARITHMETIC SECTION. - The arithmetic section performs arithmetic and logical operations. Arithmetic operations consist of algebraic addition, subtraction, multiplication, and division. In algebraic addition and subtraction, results include all borrows. Logical operations consist of shifting, negation, logical addition, and logical multiplication. In logical addition and multiplication, results do not include any borrows that may be generated. The following paragraphs contains a functional description of each part of the arithmetic section and a description of each arithmetic section operation.
a. Function Sections. - The arithmetic section consists of the following sections: X-register, D-register, adder, A-register, and U-register. Figure 4-35, page 4-84, is a functional block diagram of the arithmetic section.
(1) X-register (figures 8-32 through 8-36, pages 8-73 through 8-81). - The X-register is the data exchange register between the memory and the arithmetic section. All data from memory enters the arithmetic section via the X-register. Data to memory leaves the arithmetic section via the X-register or adder. Data leaving the arithmetic section via the adder is data resulting from an add, subtract, or logical operation involving a memory value. Data leaving the arithmetic section via the X-register is data that has not been operated on by the adder. This data includes


Figure 4-35. Arithmetic Section, Functional Block Diagram
store-the-contents-of-A, replace-an-address, and exchange-the-contents-of-A. The X-register also receives the shifted data from the Z-register.

Other X-register inputs are from the P, B, and A-registers. The P-register input occurs every time the P-register must be incremented. The Bregister input occurs every time the instruction specifies B-register modification of the address in the instruction. A-register inputs occur at three different times:

1) During the STR (12) and RPA (13) operations when the contents of A or the lower 14 bits of A are stored in memory.
2) During the EXC (20), CLA (30), ADD (31), SUB (32), LGA (34), LGM (35) R-sequence operations, the ADB (36) Isequence operation, and the 06-0 RCA mode and 06-6 $R / W$-sequence operations when the contents of $A$ are required to be exchanged with the contents of a memory location (EXC), the original contents of A aretransferred to X (CLA, ADD, SUB, LGA, LGM); or the contents of A are to be added together with the contents of $\mathrm{B}(\mathrm{ADB})$.
3) During some shifting sequences, $A_{23}$ enters $X_{00}$ when required. The other X-register output is to the D-register. Refer to paragraph 4-17a(2), below.

The X-register-enable circuits (figure 8-32, page 8-73) generate the signals to clear and load the X-register at the proper times. Paragraph 4-21, page 4-171, contains timing charts for each instruction. These timing charts show when the X-register is loaded, what it is loaded with, the destination of X-register outputs, and when these outputs leave the X-register.
(2) D-register (figures 8-37 through 8-42, pages 8-83 through 8-93). - The D-register holds one of the operands to be added or subtracted. During transfer instructions the D-register holds the transfer address.

The D-register inputs are from the X, A, M, and B-registers and also from control logic. The D-register receives operands from the X-register. During the add operation, the D-register input from the X-register is a straight $X$ to $D$ transfer. During the subtract operation, this transfer is $\bar{X}$ (complement of $X$ ) to D. During the logical negation (01), compare (33), and logical multiply (35) operations, the complement of A is transferred to D. The M-register input occurs only during the ADC instruction when

CP-818A/U
bits 14 through 18 of the instruction are added to the contents of a memory location. The B-register input occurs during the ADB instruction when the contents of the B and A-registers are added. Control logic inserts values into the D-register when the following occur.

1) One is added to a operand.
2) P-register is incremented.
3) Input/output and RCA control words are updated.
4) Index words are augmented.

Control logic sets the D-register to +1 when one is added to a memory location and to +1 or +2 when the instruction address ( $\mathrm{P}-\mathrm{register} \mathrm{)} \mathrm{is} \mathrm{in-}$ cremented. Control logic sets bits 14 through 23 of the D-register to all ones when the word-count portion of input/output and RCA control words and the tally portion of the index words is to be decremented by one. Other enables which are generated when bits 14 through 18 of the D-register are set to ones, go to the adder to increment the address portion if required.

The D-register-enable circuits (figures 8-37 and 8-38, pages 8-83 and 8-85) generate the signals to clear and load the D-register at the proper times. Paragraph 4-21, page 4-171, contains timing charts for each instruction. These timing charts show when the D-register is loaded, what it is loaded with, the destination of D-register outputs, and when these outputs leave the D-register.
(3) Adder (figures 8-43 through 8-47, pages 8-95 through 8-103). The adder (figure A-5, page A-11) is a subtractive type adder. It subtracts the complement of the D-register contents from the X-register contents to perform the addition. The adder automatically complements the D-register input. The adder inputs are not gated; therefore, the output is always the sum of the contents of the X-register and the contents of the D-register. The adder has two types of outputs: the half-subtract output and the fullsubtract output. The half-subtract output is the difference between the Xregister and the complemented contents of the D-register without consideration to any borrows that may be generated. The full-subtract output is the difference between the X-register and the complemented contents of the D-register with all borrows satisfied.

Operation of the subtractive adder is exactly the same for addition and subtraction. For addition, the addend is obtained by a straight X-to-D transfer. The D input to the adder is automatically complemented. This complemented addend ( D ) is subtracted from the augend (X). The difference output from the subtractive adder is actually the sum of $X$ and $D$. For subtraction, because the adder is actually a subtracter, no complementing should be needed. However, to compensate for the automatic D-to-adder complementing, an $\bar{X}$-to-D transfer occurs. This complements the addend before it enters $D$. Then when the automatic $D$-to-adder complementing occurs, the contents of D is recomplemented so that the original addend enters the adder. Now when the addend is subtracted from the augend, the subtractive adder output is the difference of X and D .

The subtractive adder consists of four parts: half-subtracters, difference generators, borrow generators, and group borrow logic. There are 24 stages, each consisting of a half-subtracter, a difference generator, and a borrow generator. Each stage corresponds to a bit and six stages comprise a group. Figure A-5, page A-11, is a simplified block diagram showing the first of four groups.
(a) Half-subtracter. - Figure 4-36, page 4-88, shows a halfsubtracter stage. The 30A circuits are the half-subtracters of each stage. They compare the corresponding bits of the X and D registers and effectively subtract the subtrahend (D) from the minuend (X), disregarding borrows.

Note: - The inputs being compared by the half-subtracter are from the opposite sides of the X and D-register flip-flops. Effectively, this is the same as comparing $\overline{\mathrm{X}}$ and $\overline{\mathrm{D}}$. If the same sides of the flip-flops were compared, it would be a comparison of $X$ and $D$.

When $X$ and $\bar{D}$ are equal [both ones (L) or zeros (H)] the half-subtracter outputs a zero (H). When $X$ and $\bar{D}$ are not equal, the output is a one (L). This logic corresponds to normal binary subtraction, disregarding borrows.
(b) Borrow generator. - Figure 4-37, page 4-89, shows an odd and even bit borrow-generator stage. The 40A circuits are the borrowgenerators of each stage, and determine if a borrow is required from the next higher stage. The borrow-generator logic reverses at each stage. A zero (H) output from the odd-numbered 40A circuits implies that a borrow is required from the next higher stage. A one (L) output from the evennumbered 40 A circuit implies that a borrow is required from the next


Figure 4-36. Half-Subtracter
higher stage. The odd-numbered 40 A circuits produce a zero (H) output when the result of the half-subtract is a zero (H) (indicating $X=\bar{D}$ ) and a borrow is required from the previous stage or the result of the half-subtract is a one (indicating $\mathrm{X} \neq \overline{\mathrm{D}}$ ) and $\overline{\mathrm{D}}$ is a one (L).

The even-numbered 40A circuits produce a one (L) output when the halfsubtracter indicates a borrow may be required ( $\mathrm{X} \neq \overline{\mathrm{D}}$ ) and $\overline{\mathrm{D}}$ is a one (L) or when the previous stage requires a borrowand either $\overline{\mathrm{D}}$ is a one (L) or X is a zero (H).

Note: - If a stage requires a borrow, because $\overline{\mathrm{D}}>\mathrm{X}$, it can satisfy a borrow from the previous stage. If a stage does not require a borrow, it cannot satisfy the borrow from a previous stage and it propagates to the next higher stage.


Figure 4-37. Borrow Generator

Referring to the example below, stages $2^{1}$ and $2^{2}$ require borrows.

Example: |  | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 1 | X |  |
| 0 | 0 | 1 | 1 | 1 | 0 | $\overline{\mathrm{D}}$ |  |
| 0 | 0 | 0 | 1 | 1 | 1 | Half-Subtract (30A) |  |
| 1 | 1 | 1 | 1 | 0 | 1 | Borrows (40A) |  |
|  | 1 | 1 | 1 | 0 | 1 | 0 | Full-Subtract (70A) |

Because $2^{2}$ requires a borrow, it satisfies the borrow required by $2^{1}$. Also, $2^{3}, 2^{4}$, and $2^{5}$ do not require borrows and cannot satisfy a borrow. Thus, the borrow required from $2^{2}$ must propagate end-around and be satisfied by 20. Any time a borrow propagates through a stage that cannot satisfy it, the half-subtract result is complemented in the final result.
(c) Difference generator. - Figure 4-38, page 4-91, shows the difference-generator stages. The 70A circuits are the difference generators of each stage and compare the output of the half-subtracter with the output of the borrow generator of the previous stage. The output from these circuits is the final result of the arithmetic operation.

The difference generator output is a one (L) if the output from the halfsubtracter is a one (L) and the previous stage does not require a borrow or if the output from the half-subtracter is a zero (H) and the previous stage requires a borrow. The difference-generator output is a zero (H) if the output from the half-subtracter is a one ( L ) and the previous stage requires a borrow, or if the output from the half-subtracter is a zero (H) and the previous stage does not require a borrow.
(d) Group borrow logic (figure 8-43, page 8-95). - The group borrow logic reduces the time required to perform a full-subtract operation when borrows are required. It is possibleduring a full-subtract operation that the low-order stage $\left(2^{0}\right)$ may require a borrow and this bor row can only be satisfied by the high-order stage ( $2^{23}$ ). The group-borrow logic reduces the time consumed propagating this borrow through all stages of the adder until it reaches stage 223 . The group-borrowlogic consists of four group-borrow-enable circuits, and four group-borrow circuits. Figure A-6, page


Figure 4-38. Difference Generator
A-13, shows these circuits along with simplified blocks of the adder and the X and D -registers.

Each group-borrow-enable circuit monitors the half-subtract outputs of a 6-bit adder group. When the half-subtract outputs from a group indicate that the contents of $X$ and $\bar{D}$ are equal [all zeros (H) or all ones (L)], the group-borrow-enable circuit generates a borrow-enable signal. The signal indicates that the adder group does not require a borrow and thus cannot satisfy a borrow. The borrow-enable signals are combined to indicate which adder groups cannot satisfy borrows. The combined signals go to the group-borrow circuits.

The group-borrow circuits, one for each group, monitor the borrow-enable signals and control the propagation of the group borrows. For example, if group one requires a bor row and group two cannot satisfy it, but group three can, the borrow from group one bypasses group two and immediately starts propagating through group three, where it is satisfied. Also, if group one requires a borrow and groups two, three, and four cannot satisfy the borrow, it bypasses these groups and immediately begins propagating through group one where it is satisfied as an end-around borrow. The same operation occurs for any combinations of groups requiring borrows and any
combinations of groups not able to satisfy borrows. Anytime a group is bypassed because it cannot satisfy an existing borrow, the full-subtract output [all zeros (H)] is complemented to all ones(L).
(4) A-register (figures 8-48 through 8-52, pages 8-105 through 8-113). - The A-register (accumulator) receives two different outputs from the adder during normal arithmetic operations: the logical difference between the contents of the X-register and the complemented contents of the D-register, and the algebraic difference between the contents of the X register and the complemented contents of the D-register. The A-register operates in conjunction with the U-register to left-shift the contents of the A-register. The A-register also operates in conjunction with the D-register to perform the logical negation, logical multiply, compare, exchange, clear add, RCA shift, and SUD shift instructions and the R/W reload sequence.

The A-register-enable circuits (figure $8-48$, page $8-105$ ) generate the signals to clear and load the A-register at the proper times. Paragraph 4-21, page 4-171, contains timing charts for each instruction. These timing charts show when the A-register is loaded, what it is loaded with, the destination of the outputs, and when these outputs leave the A-register.
(5) U-register (figures 8-53a, 8-53b and 8-53c, pages 8-117 through 8-121). - The U-register serves as the lower rank for the A-register during shifting operations. The contents of the A-register are rightshifted or left-shifted by sending the shifted contents of $A$ to $U$, and returning the contents of $U$ to $A$. The U-register enable circuits (figure 8-53a, page 8-117) generate the signals to clear and load the U-register at the proper times. Paragraph 4-21, page 4-171, contains timing charts that show when the U-register is loaded from the A-register and the time when the U-register is transferred to the A-register.
b. Description of Operation. - The following paragraphs describe the arithmetic and logical operations performed by the arithmetic section.
(1) Control word and index register updating. - Figure 4-39, page 4-93, shows how the arithmetic section updates input/output control words, RCA control words, and index registers. The input/output control words and RCA control words consist of a word count and an address. During computer operation these control words are updated. The word count is decremented by one and the address is incremented by one. The index words consist of a tally field and an address field. During the execution of a 05 (TAX) instruction (and tally field not equal to zero), the tally field is


Figure 4-39. Control Word and Index Word Updating
decremented by one and the address field is incremented by one. During the execution of a 04 (TRX) instruction (and tally field not equal to zero), the tally field is decremented by one but the address field remains constant.

The X register holds the word to be updated. In this example, the word count equals 7 and the address equals 7. Bits 14 through 23 of the D-register are set to all ones. The contents of the $X$ and D-registers enter the adder. The adder automatically complements the D-register contents.

If the word being updated during the 05 (TAX) instruction is a control word or index word, two signals are generated for the adder to alter the halfsubtract result of $X$ and $\bar{D}$. These signals are force-borrow $\longrightarrow 214$ and inhibit-end-around-borrow. The force-borrow signal simulates a borrow from bit position $2^{13}$, regardless of the value of the address portion of the control or index word, to decrement the word count or tally field to 6. Also, since the half-subtract result of the address portion of the control word or index word and bits $2^{0}$ through 213 of $\overline{\mathrm{D}}$ is always one larger than the initial address, an inhibit-end-around-borrow signal is generated. This signal ensures that no end-around-borrow occurs to alter the incremented
address of 8 . If the index word is being updated during the 04 (TRX) instruction, the force-borrow $\longrightarrow 2^{14}$ and force-end-around-borrow signals are generated for the adder to alter the half-subtract result of $X$ and $D$. The force-borrow decrements the tally field to 6 as in a 05 (TAX) instruction. The force-end-around-borrow signal simulates an end-aroundborrow signal to subtract one from the incremented address, returning the address portion of the index word to its initial value of 7.
(2) P-register incrementing. - Figure 4-40, page 4-95, shows how the arithmetic section increments the P-register. The P-register contents go to the X-register, the D-register is set to +1 or +2 (depending upon whether the P-register is to incremented by one or two), and the results of the addition return to the P-register.
(3) Index register address modification. - Figure 4-41, page 4-95, shows how the arithmetic section adds the contents of an index register to the address of an instruction. First, the instruction is read from memory into the Z-register. Then the address portion of the instruction goes to the X-register and on to the D-register. The index register contents are read from memory and the lower 14 bits go to the X-register. The adder output is the sum of the two values in X and D . This modified address specifies the memory location of an operand.
(4) B-register address modification. - Figure 4-42, page 4-96, shows how the arithmetic section adds the contents of the B-register to the address of an instruction. First the instruction is read from memory into the Z-register. Then the address portion of the instruction goes to the X-register and on to the D-register. The B-register contents then go to the X-register. The adder output is the sum of the 14 -bit B-register contents and the 9-bit address in the D-register. This modified address specifies the memory location of an operand.
(5) Add one to memory. - Figure 4-43, page 4-96, shows how the arithmetic section adds one to a memory location for a 22 ( ADO ) instruction. The X-register holds the contents of the specified memory location and the D-register is set to +1 . The adder output goes to the selector and returns to memory.
(6) Add constant to memory. - Figure 4-44, page 4-97, shows how the arithmetic section adds a 5-bit constant to the contents of a memory location for a 21 (ADC) instruction. The 5-bit constant is specified in


Figure 4-40. P-Register Incrementing

NOTE: NUMBERS INDICATE
SEQUENCE OF EVENTS


Figure 4-41. Index Register Address Modification

CP-818A/U
$\begin{aligned} & \text { NOTE: } \text { NUMBERS INDICATE } \\ & \text { SEQUENCE OF EVENTS }\end{aligned}$


Figure 4-42. B-Register Address Modification



Figure 4-44. Add Constant to Memory
the instruction. First the instruction is read from memory into the Zregister. The 5-bit constant then goes to the M-register. Next, the contents of the specified memory location are read from memory into the Z-register and go on to the X-register. The 5-bit constant in the M-register goes to the D-register. The adder output which is the sum of the contents of the memory location and the constant goes to the selector and returns to memory.
(7) Add A and B-registers. - Figure 4-45, page 4-98, shows how the arithmetic section adds the contents of the B and A-registers for a 36 (ADB) instruction. The 24-bit A-register contents go to the X-register and the 14 -bit B-register contents go to the D-register. The sum from the adder goes to both the A and B-registers. The A-register receives the 24 -bit sum. The B-register receives the lower 14 bits of the sum.
(8) Add, subtract memory and A-register contents. - Figure 4-46, page 4-98, shows how the arithmetic section performs the algebraic add, algebraic subtract, and logical add operations involving the contents of a memory location and the contents of the A-register. First, the contents of the specified memory location are read from memory into the Z-register. The memory contents then go through the X-register to the

CP-818A/U

NOTE: NUMBERS INDICATE
SEQUENCE OF EVENTS


Figure 4-45. Add A and B-Register Contents


Figure 4-46. Add, Subtract Memory Contents and A-Register Contents

D-register. The X-register clears and the A-register contents go to the X-register; the A-register then clears. The adder output (result of the operation) goes to the A-register. The adder output may be an algebraic or a logical output.
(9) Logical negation. - Figure 4-47, page 4-100, shows how the arithmetic section performs the 01 (LGN) logical-negation instruction.
(10) Logical multiply. - Figure 4-48, page 4-100, shows how the arithmetic section performs the 35 (LGM) logical-multiply instruction. One of the values to be multiplied is in the A-register. The other value comes from memory into the X-register via the Z-register and selector; the complement of this value then goes to the D-register, and the complement of the contents of the A-register goes to the D-register. The complement of the contents in D , then, is sent back to the A-register. Thus, the A-register contains the logical-multiply result of the original A-register contents and the contents of the memory location specified by the instruction.
(11) Exchange. - Figure 4-49, page 4-100, shows how the arithmetic section exchanges the contents of the A-register with the contents of a memory location specified by the address portion of a 20 (EXC) instruction. The contents of a memory location are read into the X-register through the Z-register and the selector during an R-sequence. The Xregister contents are complemented and sent to the D-register. Then, the A-register contents go to the X-register. The contents of the D-register are recomplemented ( $\overline{\mathrm{D}}$ ) and sent to the A-register. During a W-sequence, the original A-register contents go to the Z-register where they are read into the memory location.
(12) Clear add. - Figure 4-50, page 4-101, shows how the arithmetic section replaces the contents of the A-register with the contents of a memory location specified by the address portion of a 30 (CLA) clear add instruction. First, the contents of a memory location are read through the Z-register into the X-register. Then, the complement of the contents in the X -register $(\overline{\mathrm{X}})$ goes to the D -register. Then, the complement of the contents in the D-register ( $\overline{\mathrm{D}}$ ) goes to the A-register.
(13) Shift A-register. - Figures 4-18 and 4-25, pages 4-51 and 4-61, show how the arithmetic section performs the A-register shift.
(14) Multiply. - Figures 4-28 and 4-29, pages 4-65 and 4-66, illustrate the multiply operation.


NOTE: NUMBERS INDICATE SEQUENCE OF EVENTS

Figure 4-47. Logical Negation, Instruction 01


Figure 4-48. Logical Multiply, A-Register


Figure 4-49. Exchange


Figure 4-50. Clear Add
(15) Divide. - Figures 4-30 and 4-31, pages 4-68 and 4-69, show the divide operation.

4-18. INPUT/OUTPUT SECTION. - The computer has eight input/output channels that connect to peripheral equipments (figure 4-51, page 4-103). Table 4-13 lists the types of peripheral equipment.

The computer controls all peripheral equipments except the consoles. The consoles send data to the computer and request data from the computer. The computer controls all data transfers. For example, if the computer wants to send data to the TCU, the computer executes the 07 (EXF) instruction with a peripheral unit code that instructs the TCU unit to request data from the computer. If the computer wants to input data from the RD-277A unit, the computer executes the 07 (EXF) instruction with a peripheral unit code that instructs the $\mathrm{RD}-277 \mathrm{~A}$ to read data into the computer.

Request signals from the peripheral equipment and acknowledge signals from the computer initiate data transfers between the computer and peripheral equipment. A request signal indicates that a peripheral equipment has data ready for transmission to the computer (input request) or can accept data from the computer (output request). An acknowledge signal is the computer response to a request signal. If the request was an input request, the acknowledge signal indicates that the computer has accepted the input data. If the request was an output request, the acknowledge signal indicates that the computer has placed data on the I/O lines for the requesting peripheral equipment.

TABLE 4-13. Peripheral Equipment

| Input | Output | Input/Output |
| :--- | :--- | :--- |
| *Keyboard | PCU | TCU |
| *Switches | *Monitor printers | RD-277A (PTU) |
| *Time generator | *Control printers | Auxiliary computer |
| *Console data generator | *Status indicators | Consoles |
| *Spare device |  |  |
| $*$ Contained in console |  |  |



Figure 4-51. Peripheral Equipment

The input/output section monitors the request signals from the peripheral equipment. When a peripheral equipment has data for the computer or is requesting data from the computer, the input/output section sends an I/O enable to the control section. As soon as the current computer instruction is completed, the computer program stops and the peripheral equipments requesting data or sending data to the computer are serviced. Then the computer program resumes and continues until the input/output section detects another request from a peripheral unit.
a. Interface. - Figures 4-52 through 4-56, pages 4-105 through 4-107, show the data lines, control lines, and status lines between the computer and the peripheral equipment. The following paragraphs describe the lines common to all peripheral equipment.
(1) Data, request, and acknowledge lines. - All data lines carry input data to the computer or output data from the computer to the peripheral equipment.

The request lines carry request signals to the computer. A request signal from the PCU indicates that it is ready to accept a character from the computer. A request signal from the console indicates that the console either has a character for the computer or wants a character from the computer. The accompanying 5 -bit address determines the type of request (input or output) and part of the control word address. All input request signals from the other equipments indicate that the peripheral equipment has placed a data character on the computer input lines. Output request signals indicate that the peripheral equipment can accept a data character from the computer.

The acknowledge lines carry acknowledge signals to the peripheral equipment. An acknowledge signal to the PCU indicates that the computer has a character for the PCU.

An acknowledge signal to the console indicates that the computer has either accepted an input character or placed an output character on the data lines to the console. The output acknowledge signals to the other peripheral equipment indicate that the computer has placed a data character on the output lines.
(2) Computer - TCU (figure 4-52, page 4-105).

1) Tape mark - indicates that the TCU read a tape-mark character from magnetic tape.


Figure 4-52. Computer - TCU Interface


Figure 4-53. Computer - RD-277A Interface

CP-818A/U


Figure 4-54. Computer - PCU Interface
2) TCU busy - indicates that the TCU is busy with an operation and cannot start a new one.
3) Data transfer error - indicates that the TCU detected an echo-check, output-timing, input-timing, read-parity, or output-parity error.
4) Transport ready - indicates that the tape transport selected by an external function can accept or send data.


Figure 4-55. Computer - Console Interface


Figure 4-56. Computer - Auxiliary Computer Interface
5) Control error - occurs for any of three conditions: the computer instructs the TCU to perform an operation when the TCU is performing an operation; the computer instructs the TCU to perform a write operation on a tape transport that does not have a file protect ring on; or the computer instructs the TCU to perform an operation on a tape transport that is not ready for operation.
(3) Computer - RD-277A(PTU) (figure 4-53, page 4-105).

1) External function - indicates to the RD-277A that the information on the data lines is a function code and not a data character. The function code specifies the operation to be performed by the RD-277A.
2) Reader lockout - when present, the RD-277A stops when the input buffer is no longer active. The operator must then manually restart the reader for further reader operation.
3) Input active - indicates to the RD-277A that the input buffer memory area assigned to the RD-277A is not yet full.
(4) Computer - PCU (figure 4-54, page 4-106). - The address-in lines carry a 6-bit address to the computer when the PCU requests a character. This address specifies part of the memory address of the control word associated with the requesting punch. The address-in bits $2^{0}$ through $2^{5}$ specify bits $2^{1}$ through $2^{6}$ of the memory address.
(5) Computer - console (figure 4-55, page 4-106).
4) Address in - provide a 5 -bit address to the computer when the console sends data to the computer or requests data from the computer. This address specifies part of the memory address of the control word associated with the request. The address in bits $2^{0}$ through $2^{4}$ specifies bits $2^{1}$ through $2^{5}$ of the memory address.
5) Computer fault - indicates to the console that one of the computer faults has occurred: halt, parity, consolekey-board-overflow, console-data-overflow, and console-switch-overflow.
6) Computer run - indicates to the console that the computer is operating in the normal, high-speed run mode.
7) Serial/parallel data - a high signal (0v) indicates that the computer will accept console data in a parallel mode and store three 8-bit or four 6-bit console data characters in each memory location. A low signal (-6v) or an open line indicates that the computer will accept console data in a serial mode and store 24 one-bit, 12 two-bit, or 8 three-bit console data characters in each memory location.
(6) Computer - auxiliary computer (figure 4-56, page 4-107).
8) Initiate - indicates that the computer wants to send data to the auxiliary computer and sets the busy status line in the auxiliary computer. See paragraph 4-18c(3), page 4-150, for more information on this signal.
9) Busy status - accompanies the initiate signal and causes the auxiliary computer to return a busy status. Indicates to both computer programs that an I/O operation is in process.
b. Functional Sections. - Figure 4-57, page 4-110, is a functional block diagram of the input/output section.
(1) Input/output control. - The control section circuits generate most of the signals that control the operation of the input/output section.
(a) Scan timing (figure 8-68, page 8-151). - Scan timing generates the timing enables that gate input and output request signals from the peripheral equipment into the I/O request logic (figures 8-69 and 8-70, pages 8-153 and 8-155). Scan timing also disables the console translation logic during the time input and output requests enter the I/O request logic to prevent translation when the requests are changing. Scan timing consists of a scan flip-flop, request-enable circuits, and a console-translation-timing flip-flop.

The scan flip-flop determines when requests enter the I/O request logic. It sets at time 3.4 of most computer sequences. It does not set during the RC 1 or RC 2 -sequences or when the computer operates in the function repeat condition. Also, the scan flip-flop does not set during the WC-sequence of a shift instruction, or $R / W$ sequence when the buffer terminate flip-flop is clear and other conditions met. The scan flip-flop remains set for one clock cycle. During this time, it enables the request-enable circuits.

The request-enable circuits generate the signals that clear and load the I/O request circuits with the input and output requests from the peripheral equipment. The request-enable circuits generate the following signals.
Time
4.2 of Scan
4.3 of Scan
1.3 of $R / W$ Sequence

Function
Clear Resync flip-flops
Load Resync flip-flops
Clear Resync One-Shot flip-flops

The console-translation-timing flip-flop disables the console translation logic (figure $8-77$, page $8-169$ ) during the time input and output requests enter the I/O request logic. It sets with the scan flip-flop and remains set for approximately two clock cycles.


Figure 4-57. Input/Output Section, Functional Block Diagram
(b) Input/output control words. - Input/output control words specify where (memory locations) to store input data from peripheral equipment or where to extract output data for peripheral equipment. The control words also specify the size of the memory areas assigned to peripheral equipment. Since each memory location stores 24 bits of data and the peripheral equipment can send $1,2,3,6$, or 8 -bit characters and receive 6 and 8 -bit characters, the control words specify the number of peripheral equipment characters stored in or extracted from one memory location.

Table 1-3, page 1-15, lists the memory locations of the input/output control words assigned to each peripheral equipment. All peripheral equipment except the consoles and PCU have four input/output control words, two for input and two for output. When the memory area specified by the first control word is full (input) or emptied (output), the second control word is referenced. The second control word is transferred to the memory location of the first control word, and the memory location of the second control word is cleared. The memory location of the second control word can be loaded with another control word by the computer program. Each console has 1008 control words for the input and output equipments shown in table 4-13, page 4-102. The PCU has two control words for each of 40 printers or punches. Figure 4-58, page 4-112, shows the format for three types of input/output control words.

Figure 4-58, page 4-112, shows the format for all of the input/output control words except those for the RD-277A and the console-data-input function when the computer is operating in the serial data mode (see paragraph $4-18 \mathrm{~b}(9)(\mathrm{c})$, page $4-143$ ). The address portion of the control word specifies the memory location in which input characters are to be stored or from which output characters are to be extracted. The word-count portion specifies the number of locations in memory assigned to a peripheral unit. For example, if the word count equals 258 , the input/output control word specifies $21_{10}$ memory locations. The character-count portion of the con-trol-word counts the number of characters written into or read from a 24-bit memory location. Each time the character count reaches 102 , for 8 -bit characters, or 112 , for 6 -bit characters, the control word is updated and the character count returned to 00 .

Figure 4-58B, page 4-112, shows the format for the RD-277A control words. This control word contains a mode bit. When the mode bit equals zero, four 6-bit characters are stored in each memory location or extracted from each memory location before the control word is updated. When the mode bit equals one, three 8 -bit characters are stored in each memory

| $23-22$ | 21 | - | 14 | 13 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 7 | WORD COUNT |  | 0 |  |  |

CHARACTER COUNT
$\left.\begin{array}{l}00=\text { CHAR } 1 \\ 01=\text { CHAR } 2 \\ 10=\text { CHAR } 3 \\ 11=\text { CHAR } 4\end{array}\right\} 8$-BIT $\} 6-B I T$
A. TAPE CONTROL UNIT, AUXILIARY COMPUTER, PUNCH CONTROL UNIT, CONSOLE KEYBOARD INPUT, CONSOLE SWITCH INPUT, CONSOLE MONITOR PRINTER OUTPUT, CONSOLE CONTROL PRINTER OUTPUT, CONSOLE SPARE DEVICE INPUT, CONSOLE TIME STATEMENT INPUT, CONSOLE STATUS INDICATOR OUTPUT, AND CONSOLE DATA INPUT (PARALLEL DATA MODE)

| $23-22$ | 21 | 20 | - | 14 | 13 |
| :--- | :--- | :--- | :--- | :--- | :--- |

B. RD-277A (PTU)


Figure 4-58. Input/Output Control Word Format
location or extracted from each memory location before the control word is updated.

Figure 4-58C, page 4-112, shows the format for the console-data-input control word when the input/output section is accepting console input data in the serial data mode. Bits 22 and 23 of the control word are input mode bits. When the input mode designator equals 00 , the input/output section stores 24 one-bit characters of console data input in each memory location. When the input mode designators equal 01 the input/output section stores 12 two-bit characters of console data input in each memory location. When the designators equal 10, the input/output section stores 8 three-bit characters of console data input in each memory location.
(c) Input/output sequences. - The control section generates the input/output sequences. The input/output sequences are RC1, RC2, R/W, and WC. All input data transfers or output data transfers require at least an RC1 and R/W-sequence. Sometimes these data transfers require an $R C 1, R / W$, and $W C$-sequence. Sometimes they require an $R C 1$, $R C 2, R / W$, and WC-sequence. No WC-sequence is required when the wordcount field of CW2 reaches zero. Figure 4-59, page 4-114, shows the input/ output sequences, when the different groups of sequences are required, and the general functions performed by each sequence. Tables 4-14 through 4-17, pages 4-115 through 4-122, contain detailed lists of I/O sequence functions. The following paragraphs describe when each group of sequences are used and the functions they perform. Each input data transfer or output data transfer always requires the $R C 1$ and $R / W$ - sequences. The RC1sequence reads control word \#1 from memory, adds one to the charactercount portion of the control word, and restores it. The control word is gated to the X-register to provide required enables. The $R / W$-sequence either writes a character from the peripheral equipment into memory at the address specified by the control word or reads a character for the peripheral equipment from memory at the address specified by the control word. The character count determines in what portion of the memory location the input data is stored or what portion of the memory location is transferred to the peripheral equipment. After the $R / W$-sequence, the next input/output request is processed; or, if none are present, the computer program resumes and the next instruction is executed.

An input or output data transfer requires an $R C 1, R / W$, and the $W C$-sequence when the character-count portion of the control word indicates that the memory location specified by the address portion of the control word


TABLE 4-14. RC1-Sequence

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 4.3 | Set appropriate resync flipflop. Enable appropriate Sregister bits 6,7 , and 8 | If scan flip-flop, or request one-shot flip-flop set, and I/O request. If request is from PCU or console. |
| 4.4 | Clear scan flip-flop | Cleared every 4.4 time regardless of sequence type. |
| 6.1 | Set RC1-sequence enable flipflop | If I/O request |
| 6.4 | Clear S and Z |  |
|  | Set console data flip-flop | Only for console serial data input request. |
|  | Clear advance character count flip-flop | Cleared every 6.4 time regardless of sequence type. |
| 1.1 | $\mathrm{I} / \mathrm{O} \longrightarrow \mathrm{S}$ | Control word address to S . For consoles and PCU the input address is added to the control word address. |
| 1.2 | Set RC1-sequence flip-flop | Set selector bit 21 if console data flip-flop set. |
| 1.4 | Set advance character count flip-flop | Disabled on console serial data inputs, inter rupt, or if CW rewrite flip-flop is set. |
| 2.2 | Strobe (memory to Z) | Read control word 1 |
| 2.3 | Clear X and D registers |  |

TABLE 4-14. RC1-Sequence (continued)

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 3.3 | $\mathrm{Z} \longrightarrow \mathrm{X}$ $\mathrm{Z}_{23-22}+1 \rightarrow \mathrm{X}_{23-22}$ <br> (no increment if $\mathrm{Z}_{21}=1$ ) <br> Clear console-data-terminate flip-flop | Control word to X. |
| 3.4 | Disable set scan flip-flop Enable write | Restore updated control word |
| 4.2 | Set console-data-terminate flip-flop | Only on console serial data input and $Z_{21}=0$. |
| 4.3 | Set CSL switch flip-flop | Only on CSL switch input request when character count $=102$. |
| 4.4 | Clear scan flip-flop |  |
| 5.4 | Clear RC1-sequence enable flip-flop |  |
| 6.1 | Set $R / W$-sequence enable flip-flop | If $Z_{14-21} \neq 0$. |
|  | Set RC2-sequence enable flip-flop | If $Z_{14-21}=0$ (buffer terminate flip-flop set). |
|  | This sequence is initiated by all I/O requests and serves to read up control word \#1. Control word formats are shown in figure 4-58, page 4-112. It is followed by an RC2-sequence if the word count (bits 14 through 21) is 0 or by an $R / W$-sequence if the word count is not 0 . |  |

TABLE 4-15. RC2-Sequence

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 6.4 | Clear Z-register |  |
| 1.1 | $\mathrm{I} / \mathrm{O} \longrightarrow \mathrm{S}$ (set $\mathrm{S}_{00}$ flip-flop) | Address of control word 2. |
| 1.2 | Set RC2-sequence flip-flop |  |
|  | Clear RC1-sequence flip-flop |  |
|  | Enable all inhibits |  |
| 1.4 | Set advance character count flip-flop | Disabled on console serial data inputs, interrupt, or if CW rewrite flip-flop is set. |
| 2.2 | Strobe (memory to Z) | Read control word 2 |
| 3.2 | Clear X and D-registers |  |
| 3.3 | $\mathrm{Z} \longrightarrow \mathrm{X}$ | Control word \#2 to X. Memory location of control word 2 is cleared. |
| 3.4 | Disable set scan flip-flop |  |
|  | Inhibit write | Control word 2 location remains cleared. |
| 4.2 | Set console data terminate flip-flop | Only on console serial data input and $\mathrm{Z}_{21}=0$. |
| 4.4 | Set buffer terminate flip-flop | $\begin{aligned} & \text { If ( } \overline{\mathrm{INT}} \cdot \mathrm{Z}_{14-20}=0 \cdot\left(\mathrm{Z}_{21}\right. \\ & =0+\mathrm{PTU} \text { REQ }+\mathrm{CSL} \text { SDI } \\ & \text { REQ }) \end{aligned}$ |
|  | Set $2^{7}$ bit in C-register | $\mathrm{C}=200_{8} \text { if } \mathrm{Z}_{14-21}=0$ |

TABLE 4-15. RC2-Sequence (continued)

| Time | Action | Conditions and Notes |
| :--- | :--- | :--- |
| 4.4 <br> (cont.) | Set data overflow flip-flop <br> on next T33 <br> Clear scan flip-flop | If buffer terminate flip-flop <br> is set and console data input. |
| 5.4 | Set control-word-rewrite <br> flip-flop | Clear RC2-sequence-enable <br> flip-flop <br> If buffer terminate flip-flop <br> is cleared. |
| Set R/W-sequence enable flip- <br> flop | This sequence is initiated only when the word count of control <br> word \#1 is 0 and upon the completion of an RC1-sequence. It <br> serves to read up control word \#2 so it can be placed at the <br> address of control word \#1. |  |

TABLE 4-16. $R / W$-Sequence

| Time | Action | Conditions and Notes |
| :--- | :--- | :--- |
| 6.4 | Clear S and Z registers |  |
| 1.1 | Adder to S | Buffer address. |
| 1.2 | Set R/W-sequence flip-flop |  |
|  | Clear RC1-sequence flip-flop | Or RC2-sequence flip-flop if <br> following an RC2-sequence. |
|  |  |  |

TABLE 4-16. $\mathrm{R} / \mathrm{W}$-Sequence (continued)

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 1.3 | Set appropriate acknowledge flip-flop |  |
|  | Clear appropriate request-oneshot flip-flop | If request is granted |
|  | Enable data input gates |  |
| 1.4 | Clear 6 bits in flip-flop and 8 bits in flip-flop | Both flip-flops are cleared every 1.4 time regardless of sequence type. |
| 2.2 | Strobe (memory to Z) | If console data terminate flip-flop clear or buffer terminate flip-flop set. |
|  | Inhibit strobe | If console data terminate flip-flop set and BT flipflop clear. |
| 2.4 | Set 8 bits in flip-flop ( ${ }^{0}-7$ to selector)* | If input request from RD 277 A with $\mathrm{X}_{21}=1$ or CSL input in 8-bit mode and buffer terminate flip-flop is clear. |
|  | Set 6 bits in flip-flop ( $I_{0-5}$ to selector)* <br> *Placement in selector controlled by $\mathrm{X}_{22}-23$. | If input request from RD277 A with $\mathrm{X}_{21}=0$, TCU , auxiliary computer, or CSL input in 6-bit mode and buffer terminate flip-flop clear. |
|  | Set serial input flip-flop Enable data to selector mode 00-1 bit mode 01 - 2 bits mode $10-3$ bits | Console data serial input only. |

CP-818A/U

TABLE 4-16. R/W-Sequence (continued)

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 2.4 <br> (cont.) | Set selector bit $01=1$ and inhibit memory to Z | If console data terminate flip-flop set and BT flipflop clear. |
| 3.2 | Clear C-register | If buffer terminate flip-flop is set or CSL output, or any one of the following output acknowledge flip-flops are set: TCU, auxiliary computer, PCU and RD-277A. |
|  | Clear control word rewrite flip-flop | If last character count is reached. |
| 3.3 | Z to C (as determined by character count) |  |
|  | $\begin{array}{ll} \mathrm{x}_{22-23}=01 & \mathrm{Z}_{18-23} \text { to } \mathrm{C} \\ \mathrm{X}_{22-23}=10 & \mathrm{Z}_{12-17} \text { to } \mathrm{C} \\ \mathrm{X}_{22-23}=11 & \mathrm{Z}_{6-11} \text { to } \mathrm{C} \\ \mathrm{X}_{22-23}=00 & \mathrm{Z}_{0-5} \text { to } \mathrm{C} \end{array}$ | If 6-bit output to TCU tape, auxiliary computer or RD277A (6-bit mode). |
|  | or $\begin{array}{ll} \mathrm{X}_{23-22}=01 & \mathrm{Z}_{16-23} \text { to } \mathrm{C} \\ \mathrm{X}_{23-22}=10 & \mathrm{Z}_{8-15} \text { to } \mathrm{C} \\ \mathrm{X}_{23-22}=11 & \mathrm{Z}_{0-7} \text { to } \mathrm{C} \\ 200 \text { to } \mathrm{C} & \end{array}$ | If 8-bit output to printer buffer, consoles, or RD-277A (8-bit mode). <br> If BT flip-flop is set. |
| 3.4 | Set scan flip-flop <br> Enable write | If BT flip-flop is set or none of the conditions listed in time 6.1 exist. |

TABLE 4-16. $\mathrm{R} / \mathrm{W}$-Sequence (continued)

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 4.2 | Clear appropriate resync flip-flop | If scan flip-flop is set. |
| 4.3 | Set $\mathrm{D}_{14-23}$ flip-flops | If control-word-rewrite flipflop is clear. |
|  | Tally -1 enable |  |
|  | Address +1 enable | No forced end around borrow. |
|  | Set appropriate resync flipflop | If scan flip-flop and request one-shot flip-flop set and I/O request. |
| 4.4 | Clear scan flip-flop |  |
| 5.4 | Clear R/W-sequence-enable flip-flop |  |
| 6.1 | Set WC-sequence-enable flip-flop | If the buffer terminate flipflop is cleared and one of the following exist: |
|  |  | 1) 6 -bit I/O and $\mathrm{X}_{23-22}=00$. <br> 2) 8 -bit I/O and $X_{23-22}=11$. |
|  |  | a) $Z_{7}=1$ and $X_{23-22}=10$. <br> b) $Z_{11}=1$ and $X_{23-22}=01$. <br> c) $Z_{23}=1$ and $Z_{23-22}=00$. <br> 4) Control-word-rewrite flipflop set (by RC2 sequence). |
|  | Set new sequence-enable flip-flop | If WC-sequence not enabled |

TABLE 4-16. R/W-Sequence (continued)

| Time | Action | Conditions and Notes |
| :--- | :--- | :---: |
| 6.3 | Set enable acknowledge flip- <br> flop to send acknowledge to <br> appropriate I/O device. | 4-microsecond duration |
|  | This sequence is initiated by the completion of an RC1-se- <br> quence when the word count is not equal to 0 or upon the <br> completion of an RC2-sequence. It is followed by an I-se- <br> quence if the I/O control word does not have to be updated <br> and no new request is waiting, or by a WC-sequence if up- <br> dating is necessary. |  |

TABLE 4-17. WC-Sequence

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 6.4 | Clear S and Z registers |  |
|  | Clear BT flip-flop | Even if WC-sequence does not exist, BT flip-flop is cleared at T6.4 by the new sequence. |
| 1.1 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \longrightarrow \mathrm{~S} \\ & \text { Adder } \longrightarrow \mathrm{Z} \end{aligned}$ | ```S = address of control word #1 address incremented, tally decremented.``` |
| 1.2 | Set WC-sequence flip-flop |  |
|  | Clear $\mathrm{R} / \mathrm{W}$-sequence flip-flop |  |
|  | Set selector bit 21 | If console-data-terminate flip-flop set and console data input request, or CSL data input request and $\mathrm{Z}_{21}=1$. |

TABLE 4-17. WC-Sequence (continued)

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 1.4 | Set advance character count flip-flop <br> Clear serial input flip-flop | Disabled on console serial data inputs, interrupt, or CW rewrite flip-flop set. |
| 2.4 | Inhibit $Z_{23-22}$ to selector 23-22 | If advance character count flip-flop is set. |
| 3.2 | Clear control-word rewrite flip-flop |  |
| 3.4 | Set scan flip-flop | If not shift reload. |
|  | Enable write | Rewrite updated control word (address incremented, word count decremented, and character count reset to $\mathrm{OO}_{2}$ ). |
| 4.2 | Clear appropriate resync flip-flop | If scan flip-flop is set. |
| 4.3 | Set appropriate resync flip-flop | If scan flip-flop is set and I/O request. |
| 5.4 | Clear WC-sequence-enable flip-flop |  |
| 6.1 | Set new sequence-enable flipflop | I-sequence if no I/O request. RC1-sequence if I/O request. |
|  | This sequence is initiated upon the completion of an $R / W-$ sequence to update the control word or upon the completion of an RC2-sequence to transfer control word 2 to the address of control word 1 and clear memory location that held word 2. |  |

is full. The RC1 and $R / W$-sequences perform the same function as previously described. The WC-sequence increments the memory address by one, decrements the word count by one, and restores the updated control word in its memory location. After the WC-sequence, the next input/output request is processed; or, if none are present, the computer program resumes and the next instruction is executed.

An input or output data transfer requires an $R C 1, R C 2, R / W$, and WC-sequence when the word-count portion of control word \#1 equals zero. This means that the memory area specified by the control word \#1 is either full or all data in the memory area has been transferred out to the peripheral equipment. The RC1-sequence performs the same function as described previously. The RC2-sequence follows the RC1-sequence. This sequence reads control word \#2 from memory, gates it to the X-register, and writes all zeros in the control-word\#2 memory location. Control word \#2 remains in the X-register during the WC-sequence. The $\mathrm{R} / \mathrm{W}$-sequence performs the same function as described previously. The WC-sequence writes the contents of control word \#2 into the memory location for control word \#1. Thus control word \#2 becomes control word \#1. If, during the RC2-sequence, the word count of control word \#2 equals zero, the computer does not accept or send data to the requesting peripheral equipment. The following $R / W$-sequence differs from the normal $R / W$-sequence. Instead of storing or reading data for the requesting peripheral equipment, the $R / W-$ sequence sends the $200_{8}$ terminate code and, if the request was an input data transfer from a console keyboard, switches, or data generator, lights OVERFLOW indicators.
(d) Input/output timing. - The computer requires a minimum of 8 microseconds and a maximum of 16 microseconds for each input or output data transfer depending upon the status of the I/O control word. If the character-count portion of the control word does not indicate that the memory location specified by control word \#1 will be filled or emptied, the time for one input or output operation is 8 microseconds, the time required for an $R C 1$ and $R / W$-sequence. If the character count portion of the control word does indicate that the memory location specified by control word \#1 will be filled or emptied, the control word needs updating and the time required for the input or output operation is 12 microseconds, the time required for an $R C 1, R / W$, and a $W C$-sequence. If the word-count portion of. control word \#1 equals zero, a new control word is required. The time required for the input or output operation is 16 microseconds, the time required for an $\mathrm{RC} 1, \mathrm{RC} 2, \mathrm{R} / \mathrm{W}$, and a WC-sequence. If the word count portion of control word \#2 equals zero, the following R/W-sequence sends a stop code 2008 and terminates the operation. The time required
for the input or output operation is 12 microseconds (the time required for an $R C 1, R C 2$, and $R / W-$ Sequence).

Figure 4-60, page 4-126, shows input/output timing for an 8-microsecond data transfer. The scan pulse (approximately 0.17 microseconds) occurs in every computer sequence (at 4.3 time) except when inhibited. If a request is present when a scan occurs, an input or output operation begins. If the request is an input request, the data is available before the request signal. After the scan pulse gates the request into the input/output section, the RC1sequence begins, followed by the $\mathrm{R} / \mathrm{W}$-sequence. If the request is an output request, output data is placed on the output data lines near the middle of the $\mathrm{R} / \mathrm{W}$-sequence and remains on the output data lines until the next output data operation. At the middle of the $\mathrm{R} / \mathrm{W}$-sequence, the scan occurs again; and, if another request (from a different channel) is present, an RC1-sequence follows the $R / W$-sequence. Near the end of the $R / W$-sequence, the acknowledge signal occurs and remains for 4 microseconds. When the peripheral equipment detects the acknowledge signal, it drops the request and input data in preparation for its next input or output operation.

Figure 4-61, page 4-127, shows input/output timing for a 12 -microsecond data transfer. This data transfer differs from an 8-microsecond data transfer in two ways.

1) A WC-sequence follows the $R / W$-sequence to update and restore the I/O control word.
2) The scan does not occur until the middle of the WCsequence.

Figure 4-62, page 4-128, shows input-output timing for a 16 -microsecond data transfer. This data transfer differs from an 8-microsecond data transfer in two ways also.

1) An RC2-sequence follows the RC1-sequence, and a WC-sequence follows the $\mathrm{R} / \mathrm{W}$-sequence.
2) The scan does not occur until the middle of the WCsequence.
(2) Input/output requests (figures 8-69 and 8-70, pages 8-153 and 8-155). - The I/O request logic holds input and output requests from peripheral equipment and presents these requests to the I/O priority circuits (figure 8-71, page 8-157) until they are honored by the priority section. The

CP-818A/U


Figure 4-60. 8-Microsecond Data Transfer Cycle


Figure 4-61. 12-Microsecond Data Transfer Cycle


Figure 4-62. 16-Microsecond Data Transfer Cycle

I/O request logic consists of 11 request circuits, one for each request line from the peripheral equipment. Each request circuit consists of a request-one-shot flip-flop and a resync flip-flop. The following paragraphs describe each type of request circuit.

All request circuits shown on figures $8-69$ and $8-70$, pages $8-153$ and $8-155$, operate the same. This paragraph describes the TCU output request circuit. When the computer is master cleared or when no TCU-outputrequest signal is present, the request one-shot flip-flop sets. If the scan flip-flop is set (at time T3.4) when TCU sends an output request signal, the resync flip-flop sets at T4.3. Outputs from the resync flip-flop indicate to the I/O priority and other I/O circuits that TCU is requesting an output character. The request one-shot flip-flop remains set until the I/O section honors the request (no inter rupt request present) at time 1.3 of the $R / W$ sequence, or time 1.3 of the $\mathrm{WC}^{2} / \mathrm{RCI}_{\mathrm{N}}$ interrupt sequence. The resync flip-flop clears at time 4.2. The request-one-shot flip-flop remains clear until the TCU output request signal drops. This ensures that each TCU output request signal is recognized only once no matter how long it remains. When the TCU output request signal drops, the request-one-shot flip-flop sets and the request circuit is ready for the next TCU output request signal.

There are two differences between the operation of the RD-277A (PTU) input request circuit and the TCU output request circuit.

1) The computer program must execute a 07 (EXF) instruction specifying a paper tape input before the PTU input request circuit accepts the request signals.
2) While the computer executes an external function instruction specifying a paper tape input, the PTU input request circuit is disabled.

A comparison between the operation of the PTU output request circuit and the TCU output request circuit is similar since the PTU input and output request circuits operate in the same manner.

1) The computer program must execute a 07 (EXF) instruction specifying a paper tape output before the PTU output request circuit accepts PTU output request signals.
2) While the computer executes an external function instruction for the RD-277A, the PTU output request circuit is disabled.

The auxiliary-computer-output and auxiliary-computer-input request circuit operations differ from that of the other request circuits. This paragraph describes the auxiliary-computer output request circuit. Assume that the request circuit is in the initial state (both flip-flops clear). The auxiliary-computer-request-one-shot flip-flop sets when an auxiliary-computer-output-request signal is present and the computer is conditioned for intercomputer operation. At time 4.3 of the scan cycle, the resync flip-flop sets. Outputs from the resync flip-flop indicate to I/O priority and other input/output circuits that the auxiliary computer wants a character from the computer. The request circuit remains in this state until the input/output section honors the request. Then at time 1.3 of the $R / W-$ sequence, when the character is read from memory, the request-onemshot flip-flop clears, and at time 4.2, the resync flip-flop clears. The request-one-shot flip-flop sets again as soon as the next auxiliary-computer outputrequest signal occurs.
(3) Input/output priority (figure 8-71, page 8-157). - The I/O priority logic monitors request circuit outputs, and determines which request is honored first if more than one are present. The I/O priority logic also helps generate the addresses of I/O control words. The priority of the input/output system is as follows.

1) Time base inter rupt
2) TCU output
3) TCU input
4) Console 0
5) Console 1
6) Console 2
7) Console 3
8) $\mathrm{RD}-277 \mathrm{~A}(\mathrm{PTU})$ input
9) $\quad \mathrm{RD}-277 \mathrm{~A}(\mathrm{PTU})$ output
10) PCU
11) Auxiliary computer output

## 12) Auxiliary computer input

In addition to indicating which input or output operation has been selected, outputs from the I/O priority logic perform the following functions.

1) A group of outputs enables the appropriate input data gates to gate data into the computer during an input request.
2) Another group of outputs (if a console or PCU request is honored) enables the appropriate address input amplifiers to gate an address into the computer.
3) An output to the appropriate request circuit clears it.
4) An output to the acknowledge circuits sets the proper input or output acknowledge flip-flop to generate the peripheral equipment acknowledge signal.
5) Outputs to the address input amplifiers and S-register help generate the I/O control word address.
(4) Address input amplifiers (figures 8-72 and 8-73, pages 8-159 and 8-161). - The address-input-amplifier circuits gate the addresses from the consoles and PCU to the address circuits to generate control word addresses.

With each request the consoles send a 5-bit address to identify the origin of the request. The PCU sends a 6-bit address with each output request to specify which punch wants an output character. When I/O priority honors a request from a console or the PCU, it generates an enable signal that gates the appropriate address into the input/output section. These addresses help generate the address of the I/O control word. Table 1-3, page $1-15$, lists the assigned control word memory addresses that are generated by the I/O priority outputs and the outputs from the address input amplifiers.

Address-input-amplifier circuits 51101 through 51106 and 24 V 08 encode the output from the address input amplifiers and some of the I/O priority outputs into a control word address. This address goes to the S-register to specify part of the control word address associated with the input or output operation being processed. The address-input-amplifier circuits also gate in the serial/parallel control signal from the consoles and route this signal on to the console I/O translation logic (figure 8-77, page 8-169). Outputs
from the address input amplifiers also go to the console I/O translation logic described in paragraph 4-18b(9)(b), page 4-143).
(5) Data input amplifiers (figures $8-74$ through $8-76$, pages $8-163$ through 8-167). - The data input amplifiers gate data from the peripheral equipment into the input/output section. The peripheral equipments sending input data are consoles, TCU, and RD-277A. The consoles send 1, 2, 3 , 6 , or 8 -bit characters to the computer. The RD-277A sends 6 or 8 -bit characters, as required by the computer program. The TCU sends 6-bit characters. Characters enter the input/output section via the data input amplifiers at time 1.3 of the $\mathrm{R} / \mathrm{W}$-sequence. The origin of the character that enters depends upon which input request I/O priority honors. For example, if priority honors an input request from console 3, the data input amplifiers for console 3 are enabled and the character enters the input/ output section. After a character enters the input/output section, it is stored in memory.

Each memory location stores 24 bits of data. Thus, each memory location can store 3 eight-bit input characters, 4 six-bit input characters, 8 threebit characters, 12 two-bit characters, or 24 one-bit characters.

Figure 4-63, page 4-133, shows how 8-bit input characters enter memory. During time 1.3 of the $R / W$ sequence, an 8 -bit character enters the input/ output section via the data input amplifiers. The character-count portion of the I/O control word (in the X register, loaded by the previous RC1-sequence) determines which bits of the selector the input character enters. If no previous characters have been stored in the memory location, the input character is transferred to bits 216 through 223 of the selector. If one character has already been stored in the memory location, the input character is transferred to bits $2^{8}$ through $2^{15}$ of the selector; and if two characters have already been stored in memory location, the input characters enter bits $2^{0}$ through $2^{7}$ of the selector. During the R/W-sequence the contents of the selector are returned to memory. When the memory location contains three 8-bit characters, the I/O control word is updated, and a new memory location is referenced for the next input character.

Figure 4-64, page 4-134, shows how 6-bit input characters enter memory. The same procedure is used but the character counts and character placement in the word are different.


Figure 4-63. Input Data Path, Consoles and RD-277A


Figure 4-64. Input Data Path, Consoles, TCU, RD-277A, and Auxiliary Computer
(3) C-register (figures 8-82 through 8-84, pages 8-179 through 8-183). - The C-register is an 8 -bit output register shared by all peripheral equipment. It temporarily stores characters transferred from computer memory to the peripheral equipment. The C-register has inputs from the Z-register, the buffer-terminate detector (figure 8-87, page $8-189$ ), and the parity circuits (figures $8-66$ and $8-67$, pages $8-147$ and $8-149)$. The inputs from the Z-register consist of two groups of inputs. One group of inputs transfers three 8-bit characters per memory location to the peripheral equipment. The other group transfers four 6-bit characters per memory location to the peripheral equipment. An input from the buffer-terminate detector generates a terminate code of 2008 when all characters in the memory area assigned to the peripheral equipment requesting data have been transferred. The parity input from the parity check circuits adds odd parity to all 6-bit characters transferred to the peripheral equipment.

The C-register enable logic (figure 8-82, page 8-179) generates the signals that clear the C-register and load it with the proper part of the data in the Z-register. The C-register clears at time 3.2 of an $\mathrm{R} / \mathrm{W}$ or R-sequence of the 07 (EXF) instruction. A data character is loaded into the C-register at time 3.3 of the $\mathrm{R} / \mathrm{W}$-sequence. An external function character is loaded into the C-register at time 3.3 of the R -sequence. The character-count portion of the control word determines which character in a memory location is transferred to the C-register. The C-register-enable logic monitors the character count and the peripheral equipment requesting data and generates the enable signals to gate the appropriate character into the C-register.

Figures 4-65 and 4-66, pages 4-136 and 4-137, show the data path of 6 and 8 -bit characters transferred from memory to the peripheral equipment. Figure $4-65$, page $4-136$, shows that when the character count portion of the I/O control word equals 00 , bits 16 through 23 of the memory location specified by the I/O control word transfer to the peripheral equipment requesting the character. When the character count equals 10 , the last character of the specified memory location (bits 0 through 7 ) transfers to the peripheral equipment. The I/O control word is then updated. The character count returns to 00 , the word count is decremented by one, and the address is incremented by one. When the computer executes a 07 (EXF) instruction, the C-register-enable logic simulates a character count of 10 , and bits 0 through 7 of the instruction are sent to the specified peripheral equipment as a control character.

CP-818A/U


Figure 4-65. Output Data Path, Console, PCU, RD-277A (8-Bit Mode), Auxiliary Computer (EF), and TCU (EF)


Figure 4-66. Output Data Path, TCU, RD-277A, and Auxiliary Computer (6-Bit Mode)

Figure 4-66, page 4-137, shows how 6-bit characters transfer from the memory location specified by the I/O control word to the TCU, auxiliary computer, and RD-277A when it is operating in the 6-bit mode. The first character transferred consists of bits 18 through 23. The last character transferred consists of bits 0 through 5.
(7) Acknowledge circuits. - The acknowledge circuits generate input and output acknowledge signals for the peripheral equipment. When the input/output section honors an input request, it sends an input acknowledge signal that indicates to the peripheral equipment that the computer has accepted the input character. When the input/output section honors an output request, it sends an output acknowledge signal indicating to the peripheral equipment that the computer has placed an output character on the output data lines. The acknowledge circuits consist of acknowledge flip-flops and acknowledge enable circuits.
(a) Acknowledge enable circuits (figure 8-86, page 8-187). The acknowledge-enable circuits generate the signals that clear and set the acknowledge flip-flops and gate the acknowledge signals to the peripheral equipment. When the acknowledge signal is in response to a data request, an acknowledge flip-flop clears at time 1.2 ( $\mathrm{R} / \mathrm{W}$-sequence) and sets at time 1.3 ( $\mathrm{R} / \mathrm{W}$-sequence). The acknowledge signal does not go to the peripheral equipment until time 6.3 of the $R / W$-sequence. The acknowledge signal remains until time 6.3 of the next sequence (approximately 4 microseconds). However, the acknowledge flip-flop remains set until time 1.2 of the next $\mathrm{R} / \mathrm{W}$-sequence or R -sequence of a 07 (EXF) instruction. The acknowledge signal accompanies an external function character in an $R$-sequence. All flip-flops acknowledge clear at time 1.2.
(b) Acknowledge flip-flops (figures 8-85 and 8-86, pages 8-185 and 8-187). - There is one acknowledge flip-flop for each of the acknowledge signals generated by the input/output section. The conditions for generating acknowledge signals differ for the different peripheral equipment. The following paragraphs describe the conditions necessary to generate each acknowledge signal.

The TCU output acknowledge signal occurs for two different conditions. It occurs each time the input/output section honors a TCU output request. It also occurs when the computer executes the external function instruction with a peripheral unit code of 000012 . A TCU output acknowledge signal accompanies each data and external function character sent to the TCU. The TCU input acknowledge signal occurs each time the input/output section honors a TCU input request.

The console acknowledge signal occurs when the input/output section honors a console request. If the request is for output, the acknowledge signal accompanies the character sent to the console. If the request is for input, only the acknowledge signal goes to the console.

The PTU input acknowledge signal occurs when the input/output section honors a PTU input request. The PTU output acknowledge signal occurs each time the input/output section honors a PTU output request. The PTU output acknowledge signal accompanies each data character sent to the RD-277A.

The auxiliary-computer input acknowledge signal occurs and is sent to the auxiliary computer for two different conditions. It occurs each time the input/output section honors an auxiliary-computer input request. It also occurs when the computer executes the 07 (EXF) instruction with a peripheral unit code of 001102 . The auxiliary-computer output acknowledge signal occurs for two different conditions. It occurs each time the input/ output section honors an auxiliary-computer output request. It also occurs when the computer executes the 07 (EXF) instruction with a peripheral unit code of 001002 .

The PCU output acknowledge signal occurs for two different conditions. It occurs each time the input/output section honors a PCU output request. It also occurs when the computer executes the 07 (EXF) instruction with a peripheral unit code of 000112 . The PCU output acknowledge signal accompanies each data character and external function character sent to PCU.
(8) Time base interrupt. - Two interrupt control words (figure 4-67, page 4-140) must be loaded into memory prior to executing the time base inter rupt instruction. The control word loaded into memory location 42 contains the address of a subroutine (jump address) in bits 0 through 13 and a word count (tally) in bits 14 through 23 . The value of the tally determines the length of the inter rupt: all bits at zero result in 1 millisecond; all bits at one ( 102410 decrements) result in 1 second. The control word at location 43 is loaded with the address of the interrupted instruction. At the completion of the jump instruction, address 43 must be referenced to return to the interrupt instruction.

The time base inter rupt operation uses the $R C 1, R C 1 N$, and WC-sequences. The inter rupt operation flow diagram is shown in figure 4-68, page 4-140. The RC1 and WC-sequences are the same as for the other I/O operations

| 23 | - | 14 | 13 | - | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
|  | TALLY |  |  |  |  |
|  |  |  |  |  |  |

A. CONTROL WORD AT MEMORY LOCATION 42

| 23 | - | 19 | 18 | - | 14 | 13 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

B. CONTROL WORD AT MEMORY LOCATION 43

Figure 4-67. Time-Base-Interrupt Control Word Formats


Figure 4-68. Interrupt Operation Flow Diagram
and are shown in tables 4-14 and 4-17, pages 4-115 and 4-122. The $R C 1{ }_{N}$-sequence, used only for time base interrupt, is shown in table 4-18.

TABLE 4-18. $\quad \mathrm{RC1}_{\mathrm{N}}$-S equence

| Time | Action | Conditions and Notes |
| :---: | :---: | :---: |
| 6.4 | Clear S- and Z-registers |  |
| 1.1 | $43 \longrightarrow$ S |  |
| 1.2 | Clear X-register and inter rupt arm flip-flop | Disable future inter rupt until enabled by programmer |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X}$ |  |
| 2.1 | $\mathrm{X}_{0-13} \longrightarrow \mathrm{Z}$ | Store next instruction word address of interrupted program in location 43. Upper half of 43 should contain TRU function code |
| 2.2 | Strobe upper and clear P |  |
| 2.3 | $\mathrm{D}_{0-13} \longrightarrow \mathrm{P}$ | Address of first instruction for new program |
| 3.2 | Clear D |  |
| 5.4 | Clear RC1 ${ }^{\text {- }}$-sequence flip-flop |  |
| 6.1 | Set I-sequence enable flip-flop | Or RC1-sequence if I/O request is present |
|  | This sequence is used only during an interrupt operation when bits 14 through 23 in memory location 42 (interrupt control word 1) equal zero. The sequence clears the interrupt arm flip-flop, stores the present contents of the Pregister into the 14 low-order bits of memory location 43, and loads a new address (from bits 0 through 13 of memory location 42) into the P-register. |  |

The time base interrupt logic (figures 8-69 and 8-88, pages 8-153 and 8-191), when armed, generates requests to the I/O system at a $1-\mathrm{KHz}$ rate. The inter rupt request-one-shot flip-flop sets when the inter rupt arm flipflop is set and the oscillator output is low. It remains set until:

1) The program executes a disarm code, which clears the inter rupt arm flip-flop,
2) Word count equals zero during the $R C 1{ }_{N}$-sequence,
3) Approximately $1 / 2$ millisecond later if the resync flipflop is set, and at time 1.3 of the $R / W$-sequence or the WC or $R C 1{ }_{N}$ inter rupt-sequences.

The resync flip-flop sets approximately $1 / 2$-millisecond after the inter rupt one-shot flip-flop is set if the scan flip-flop is set (time 3.4 of the scan cycle). Outputs from the resync flip-flop indicate to the I/O priority and other I/O circuits that an interrupt is underway and appropriate operations are to be followed. At time 4.2, the resync flip-flop clears. The request one-shot flip-flop remains clear until the interrupt arm flip-flop is set again by the program. The cycle time for the inter rupt is thus approximately 1 millisecond.
(9) Miscellaneous input/output circuits. - The following input/ output circuits perform special functions not common to all input/output operations.
(a) Buffer terminate (figure 8-87, page 8-189). - The buffer terminate circuit monitors the memory areas assigned to the peripheral equipment. When an input memory area has been filled or all the data in an output memory area has been transferred to the peripheral unit, the buffer-terminate circuit indicates a terminate condition. The bufferterminate circuit also monitors the memory area specified by the RCA control words (shift instruction, RCA mode). When the contents of the specified memory area have been shifted, the buffer-terminate circuit sends a signal to the shift control logic to stop the shift operation.

The buffer-terminate flip-flop sets at time 4.4 of the $R C 2$-sequence when the word-count portion of the second I/O control word or RCA control word equals zero and no interrupt is granted. The buffer-terminate flip-flop remains set until time 6.4 of the W -sequence. When set, the buffer-terminate flip-flop indicates the terminate condition.
(b) Console I/O translation (figure 8-77, page 8-169). - The console I/O translation logic consists of a priority network and a translator. The priority network operates when I/O priority (figure 8-71, page 8-157) grants priority to a console. The console priority logic then determines which console is serviced if more than one are requesting. Outputs from the console priority network enable the appropriate input data and address gates.

The console translator translates the 5 -bit address that accompanies each console request. From this address, the translator determines whether the request is for input or output and which equipment in the console is requesting to send data to or receive data from the computer. The console translator also monitors the serial/parallel line from the consoles (figure 8-73, page $8-161$ ) to determine the type of input data the console is sending. If it is serial data, the computer accepts the console input data one, two, or three bits at a time, depending upon the mode portion of the I/O control word. If it is parallel data the computer accepts the console input data six or eight bits at a time, depending upon the position of the console bit selector switch (figure 8-60, page 8-135).
(c) Console data terminate logic (figure 8-78, page 8-171). The terminate logic generates control bits for the control section so that the control section can count the number of console-data-input transfers and update the I/O control words associated with console data input.

Before any console data input has been entered into a memory location, bit 21 of the I/O control word equals zero. This indicates that no console data input has been transferred into the memory location specified by the address portion of the I/O control word. When the first console data input occurs, the terminate logic generates a signal that sets bit 21 of I/O control word to one. For the first console data input transfer in each memory location the terminate logic sets bit 1 of the memory location where the console input data is being stored to one. As each console data input occurs, the contents of the memory location are shifted as shown in figure A-4, page A-9. The control section continuously monitors bit 7, 11, or 23 of the memory location where console data input is being stored. If the modedesignator portion of the I/O control word indicates that the computer is accepting one bit of console data input at a time, the control section monitors bit 23 of the memory location. When the control bit inserted in bit position 1 of the memory location reaches bit position 23, the control section knows that the 24th console data input is occurring. The I/O control word is then updated, and bit 21 of the I/O control word cleared to zero. If the mode designator position of the I/O control word indicates that
the computer is accepting two bits of console data input at a time, the control section monitors bit 11 of the memory location. When the control bit inserted in bit position 1 of the memory location reaches bit position 11, the control section knows that the 12th console data input transfer is occurring. The I/O control word is then updated, and bit 21 of the I/O control word cleared to zero. If the mode designator portion of the I/O control indicates that the computer is accepting three bits of console data input at a time, the control section monitors bit 7 of the memory location. When the control bit inserted in bit position 1 of the memory location reaches bit position 7, the control section knows that eighth console data input transfer is occurring. The I/O control word is then updated and bit 21 cleared to zero.
(d) RD-277A enable circuits (figure 8-88, page 8-191). - The RD-277A I/O enable circuits generate control signals that accompany PTU external function characters to the RD-277A. These signals are: external function, PTU lockout, and input active. Control signals and external function codes go to the RD-277A each time the computer program executes the external function instruction and this instruction references the RD-277A The RD-277A I/O enable circuits consist of four flip-flops: external function, lockout, output, and input. Figure 4-69, page 4-145, shows these flipflops and associated circuits. During a 07 (EXF) instruction when the RD-277A is refer enced, the external function code (bits 0 through 10 of the instruction) goes to the C-register and the RD-277A I/O enable circuits during the R-sequence of the instruction. Bits 0 through 7 of the Z-register are gated to the C-register at time 3.3 of the R -sequence. Bits 7 through 10 are gated to the RD-277A I/O enable flip-flops at time 5.1 of the R-sequence. The outputs of the C-register and three of the RD-277A I/O enable flip-flops go to the RD-277A.

The external function flip-flop sets at time 5.1 of the R-sequence of the 07 (EXF) instruction when the RD-277A is referenced and bit 7 of the instruction equals one. When the flip-flop sets, one output prevents input and output requests from the RD-277A from being honored while the 07 (EXF) instruction for the RD-277A is executed. The other output, combined with the acknowledge enable signal, generates the PTU external function signal for approximately 4 microseconds.

The lockout flip-flop sets at time 5.1 of the $R$-sequence of the 07 (EXF) instruction when the RD-277A is referenced and bit 8 of the instruction equals one. The flip-flop remains set until time 4.2 of the next sequence. While the flip-flop is set, the reader lockout signal is present.


Figure 4-69. RD-277A I/O Enable Circuit and Associated Circuits

The output flip-flop sets at time 5.1 of the R-sequence of a 07 (EXF) instruction when the RD-277A is referenced and bit 9 of the instruction equals one. The flip-flop remains set until the RD-277A requests an output character and all characters in the memory area for paper tape output have been transferred. While the output flip-flop is set, the input/output section accepts output requests from the $\mathrm{RD}-277 \mathrm{~A}$.

The input flip-flop sets at time 5.1 of the R-sequence of a 07 (EXF) instruction when the RD-277A is referenced and bit 10 of the instruction equals one. The flip-flop remains set until the $\mathrm{RD}-277 \mathrm{~A}$ sends an input request to the computer and the memory area for RD-277A input is full. While the input flip-flop is set, the input/output section accepts input characters from the RD-277A. Also, an input active signal is sent to the RD-277A. This signal indicates to the RD-277A that the computer memory area is not full and the computer will accept input characters.

## c. Description of Operation.

(1) External function transfers. - The computer sends external function characters to the TCU, RD-277A, auxiliary computer, and PCU to instruct them to perform one of the functions listed in tables 4-7 through $4-9$, pages $4-21$ through $4-24$. To send the character, the computer executes a 07 (EXF) instruction which contains a peripheral unit code and a function code. The peripheral unit code specifies which peripheral equipment will receive the function code. The function code specifies the operation to be performed by the peripheral equipment. In the case of the PCU, a function code could specify which punch is to be selected.

The 07 (EXF) instruction requires an Iand R-sequence. The instruction is read from memory during the I-sequence. During the R-sequence the peripheral unit code enters the C-register. Near the end of the R-sequence, the appropriate acknowledge flip-flop sets, and an acknowledge signal and function code are sent to the peripheral equipment.
(2) Peripheral equipment data transfers. - The computer sends data to all of the peripheral equipment and accepts data from all peripheral equipment except the PCU.
(a) Output to TCU. - The TCU initiates the output data transfer operation after the computer instructs it to accept data. The TCU sends an output request signal to the computer. During the following scan cycle, the output request signal enters the input/output request logic and sets the

TCU-output-request flip-flop. When input/output priority honors the request, the output data transfer begins. An RC-sequence reads the I/O control word for TCU output at memory location 00056. During the R/W-sequence the contents of the memory location specified by the I/O control word are read. One character from this memory location enters the Cregister. At the end of the $\mathrm{R} / \mathrm{W}$-sequence the TCU-output-acknowledge flip-flop sets. The character and an acknowledge signal go to the TCU. The TCU detects the acknowledge signal, accepts the character, and drops its output request. Four microseconds later it issues another request signal to the computer. This process continues until all data specified by the I/O control words in addresses 00056 and 00057 has been transferred. When all of the data has been transferred, the computer responds to succeeding output request signals by sending a buffer terminate character of 2008 to the tape control unit. This terminate character is sent to the TCU until the TCU stops requesting data or until the I/O control words are reloaded.
(b) Output to RD-277A. - The RD-277A initiates the output data transfer operation after the computer instructs it to request data. The RD-277A sends an output request signal to the computer. During the following scan cycle, the output request signal enters the input/output request logic and sets the PTU-output-resync flip-flop. When input/output priority honors the request, the output data transfer begins. The RC-sequence reads the $I / O$ control word from paper tape output at memory location 00052. During the $\mathrm{R} / \mathrm{W}$-sequence the contents of the memory location specified by the I/O control word are read. One character of this memory location enters the C-register and the character and an acknowledge signal go to the RD-277A. The RD-277A detects the acknowledge signal, accepts the character, drops the output request, and 4 microseconds later sends another output request signal to the computer. This sequence continues until all data specified by the I/O control words in addresses 00052 and 00053 has been transferred. When all of the data has been transferred, a buffer terminate occurs and the RD-277A acknowledge and output request logic are disabled. The computer does not accept any more RD-277A output request signals until after another 07 (EXF) instruction.
(c) Output to PCU. - The PCU controls a group of punches. The computer enables the punches by executing the 07 (EXF) instruction (one instruction enables one punch). The PCU generates a 6-bit address and a PCU request signal for the computer. The address specifies which punch will receive the data. During the following scan cycle, the request enters the input/output request logic and sets the PCU resync flip-flop. When input/output priority honors the request, the output data transfer

CP-818A/U
begins. The RC-sequence reads the I/O control word from memory. The address accompanying the request signal from the PCU and the request signal determine the address of the I/O control word (see table 1-3, page 1-15). During the $R / W$-sequence the contents of the memory location specified by the I/O control word are read. One 8-bit character from this memory location enters the C-register. The character and an acknowledge signal go to the PCU. The PCU detects the PCU acknowledge signal and accepts the character. The PCU then scans the punch addresses for other enabled punches and, when one occurs, it generates another address and another PCU request signal for the computer. This sequence continues until all punches are disabled. The computer disables a punch by responding to a PCU request signal with character 2408 . The PCU then stops requesting data for that punch. The computer must execute another 07 (EXF) instruction to enable the punch again. If all of the data specified by the I/O control words have been transferred to a punch and that punch continues to request data, the computer responds to the request with a buffer terminate (no print) character of $2 \mathrm{XX}_{8}$.
(d) Output to console. - The console initiates an output data transfer by sending a request signal and an address to the computer. The address specifies the address of the I/O control word associated with the output equipment in the console. See table 1-3, page 1-15, for console I/O control word addresses. During the following scan cycle, the request enters the input/output request logic and sets the appropriate console resync flip-flop. When input/output priority honors the request, the data transfer begins. The RC-sequence reads the appropriate I/O control word from memory. During the $R / W$-sequence the contents of the memory location specified by the I/O control word are read. One character of this memory location enters the C-register. The character and acknowledge signal go to the console. The console detects the acknowledge signal, accepts the character, drops its request and generates another request signal. Some console output request signals are generated throughout the console operation. If the console generates a request, and the I/O control words for that request indicate that all of the data has been transferred, the computer responds to the request (and succeeding requests) with a buffer terminate character of 2008 until the console stops requesting or until the I/O control words are reloaded.
(e) Input from TCU. - The TCU initiates the input data transfer operation after the computer instructs it to send data. The TCU sends an input request signal and an input character to the computer. During the following scan cycle, the input request signal enters the input/output request logic and sets the TCU input-resync flip-flop. When input/output priority
honors the request, the input data transfer begins and the character enters the data input amplifiers. The RC -sequence reads the I/O control word for TCU input at memory location 00054. During the $R / W$-sequence the input character is stored in memory at the location specified by the I/O control word. At the end of the $\mathrm{R} / \mathrm{W}$-sequence the TCU-input-acknowledge flip-flop sets, and the acknowledge signal goes to the TCU. The TCU detects the acknowledge signal, removes the input request signal and input character, and generates another input request signal and input character. This sequence continues until the memory area specified by the I/O control words for TCU input is full. When the memory area is full, the computer responds to input request signals with an acknowledge signal and a buffer terminate character of 2008 until the TCU stops requesting or until the I/O control words are reloaded.
(f) Input from RD-277A. - The RD-277A initiates the input data transfer operation after the computer instructs it to send data. The RD-277A sends an input request signal and an input character to the computer. During the following scan cycle, the input request signal enters the input/output request logic and sets the PTU-input-resync flip-flop. When input/output priority honors the request, the input character enters the data input amplifiers and the input data transfer begins. The RC-sequence reads the I/O control word for PTU input at memory location 00050. During the $\mathrm{R} / \mathrm{W}$-sequence, the input character is stored in memory at the location specified by the I/O control word. At the end of the $R / W$-sequence, the PTU-input-acknowledge flip-flops set, and the acknowledge signal goes to the RD-277A. The RD-277A detects the acknowledge signal, removes the input request signal and input character, and generates another input request signal and character. This sequence continues until the memory area specified by the I/O control words is full. When the memory area is full, the computer disables the last acknowledge signal and disables the PTU-input-resync flip-flop. This prevents the computer from honoring any more input request signals from the $\mathrm{RD}-277 \mathrm{~A}$ until the $\mathrm{I} / \mathrm{O}$ control words are reloaded.
(g) Input from console. - The console initiates an input data transfer by sending a request signal, an input character, and an address to the computer. The address specifies the address of the I/O control words associated with input equipment in the console. See table 1-3, page 1-15, for console I/O control word addresses. During the following scan cycle, the request signal enters the input/output request logic and sets the appropriate console flip-flop. When input/output priority honors the request, the input character enters the data input amplifiers and the input data transfer
begins. The RC-sequence reads the appropriate control word from memory. During the $\mathrm{R} / \mathrm{W}$-sequence the input character is stored in memory at the location specified by the I/O control word. At the end of the R/W-sequence, the appropriate console-acknowledge flip-flop sets, and the acknowledge signal goes to the console. The console detects the acknowledge signal; removes the input character and request signal; and generates another character, address, and request signal. This sequence continues as long as the console has data for the computer. If the memory area from a particular type of input data is full, the computer continuously responds to the request with a buffer terminate character of 2008 and an acknowledge signal.
(3) Intercomputer operation (figures 8-80 and 8-89, pages 8-175 and 8-193). - The computer can send data to and receive data from another $\overline{\mathrm{CP}}-818 \mathrm{~A} / \mathrm{U}$ computer, referred to as the auxiliary computer. The computers have equal priority, thus, for this intercomputer description, the two computers are called computer A and computer B. Either computer can establish communication with the other.

Each computer has two intercomputer cable connectors, labeled J5 and J10, mounted on the top of the cabinet. Only one intercomputer cable connects the two computers. If the cable connects to J 5 of computer A, it must connect to J10 of computer B. Figure 4-70, page 4-151, shows how the intercomputer cable must be connected.

CAUTION. - If the cable is not connected as shown in figure $4-70$, page $4-151$, printed circuit cards are damaged.

Figure 4-71, page 4-151, shows the data and control lines between the two computers. With reference to figure 4-71, page 4-151, note the following.

1) The output acknowledge signal that accompanies an output data character or external function character enters the input request circuit of the other computer.
2) The input acknowledge signal that informs the auxiliary computer that the computer has accepted an input character enters the output request circuit of the other computer.
3) Bits 6 and 7 of the C-register are ones when a computer sends an external function to the other computer. This


OR


Figure 4-70. Intercomputer Cabling


Figure 4-71. Intercomputer Interface
sets the initiate and input-busy status flip-flops in the other computer.
4) When a computer sends an external function to the other computer and the input-busy status flip-flop sets, an output from the input-busy flip-flop activates the output-busy status line in the computer that sent the external function.

The following sequence of events occurs during intercomputer communication. Assume that computer A initiates the data transfer operation. Since the computers are identical, the same sequence of events occurs, when computer B initiates the data transfer operation.

1) Computer A executes a 07 (EXF) instruction that specifies auxiliary-computer output (computer B) and contains an external function code of 3008 . The instruction also generates an external function (output acknowledge) signal. This external function signal and the external function code are sent to computer B.
2) Bits 6 and 7 of the external function code from computer A set the initiate and input-busy status flip-flops in computer B. An output from the input-busy status flip-flop activates the output-busy status line to computer A.

Note: - When bits 6 and/or 7 of the character transferred to computer B are set, computer B recognizes the character as an external function, and the character does not enter the intercomputer register (figure 8-89, page 8-193) of computer B. Computer B does not acknowledge the external function character.
3) Computer $B$ has its initiate and input-busy status flipflops set, and computer A has its output-busy status line active. The intercomputer operation remains in this state until the computer B program senses, via a 02 (TRF) instruction that computer A wants to send data.
4) In computer $B$ the 02 (TRF) instruction senses the initiate and input-busy status flip-flops. When computer B executes the 02 (TRF) instruction and senses the initiate status flip-flop is set, computer Bknows that computer A
wants to send data. Computer B responds by executing the 07 (EXF) instruction. This instruction specifies auxiliary-computer input (computer A) and contains a function code of 1008.
5) When computer $B$ executes external function 1008 , this instruction clears the initiate status flip-flop in computer $B$ and generates an external function (input acknowledge) signal for computer A. With the initiate status flip-flop cleared and the input-busy status flip-flop set, computer $B^{\prime}$ 's program knows that intercomputer communication has been established with computer A.
6) Computer $A$ receives the external function (input acknowledge) signal from computer $B$ as an auxiliarycomputer output request signal. Computer A recognizes bits 6 and/or 7, when set, as an external function code from computer $B$ and does not enable the input gates on its intercomputer register and does not acknowledge the external function from computer $B$.
7) Since the output-busy status line in computer A is active, computer $A$ accepts the input acknowledge signal from computer $B$ as an auxiliary-computer output request signal.
8) When I/O priority in computer A honors the auxiliarycomputer output request signal, computer A sends 6-bit character and an output acknowledge signal to computer B.
9) Computer $B$ gates the 6-bit data character from computer A into the intercomputer register.
10) The character is then stored in memory and computer $B$ returns an input acknowledge signal to computer A requesting the next character. The input acknowledge signal is interpreted by computer A as an auxiliarycomputer output request signal.
11) Events 7 through 10 repeat until one of two conditions occurs. First, if computer A transfers all of its specified data to computer B, events 12,13 , and 14 occur. Secondly,
if computer B fills its memory area assigned to auxiliary computer input, events 15 and 16 occur.
12) Computer A generates a buffer terminate code of 2008 and sends this code and an output acknowledge signal to computer B.
13) Computer B does not accept the terminate code into the intercomputer register, but the terminate code clears the input-busy status flip-flop. The program in computer B senses, via a 02 (TRF) instruction, the inputbusy status flip-flop and the word count of the I/O control word from auxiliary computer input and determines that computer A terminated the intercomputer operation.
14) When the input-busy status flip-flop in computer $B$ clears, the output-busy status line in computer A is inactive. The program in computer $A$ can sense the output-busy status line and the word count of the I/O control word from auxiliary computer output and determine that computer A terminated the intercomputer operation.
15) The buffer-terminate flip-flop in computer B sets and the input-busy status flip-flop clears. This clears the output-busy status line in computer A.
16) The computer A program can sense its output-busy status line and the word-count portion of the I/O control word from auxiliary computer output and determine that computer B terminated the intercomputer operation. Conversely, the computer B program can sense the inputbusy status flip-flop and the word-count portion of the I/O control word for auxiliary computer input and determine that computer $B$ terminated the intercomputer operation.

## 4-19. MEMORY SECTION (see figure A-7, page A-15).

a. Main Memory. - The main memory is a random-access, bitoriented, destructive-readout, magnetic core memory. All memory circuits are contained in the two lower chassis, A3A2(6) and A4A2(8) of the computer. Except for the bootstrap modules, the chassis are identical and
interchangeable. All memory logic schematics (figures 8-92 through 8-99, pages 8-199 through 8-213) represent both chassis. Chassis A3A2(6) (lower left) contains the circuits for bits 0 through 11 and the lower parity bit. Chassis A4A2(8) (lower right) contains the circuits for bits 12 through 23 and the upper parity bit. Each chassis contains four identical plug-in core stacks (A20-A23) that contain 4096 13-bit storage locations.

The core stacks are sealed, non-repairable packages and must be replaced if a malfunction is traced to a stack. Table 4-19 lists the address range and bits associated with each stack. The random-access feature allows words to be read from memory in any order. Thus, the addresses placed in the S-register do not have to be sequential. The bit-oriented feature causes the word to be read from memory in a parallel mode. The destructivereadout feature clears the memory location to zero when its contents are read out. Ther efore, the word must be written back into memory (restored) if it is to be retained.
(1) Magnetic core characteristics. - A magnetic core is a bistable device capable of storing a one or a zero depending on the polarity of its residual magnetization. The cores used in main memory are made of ferrite material. The characteristics of these cores are such that a current of approximately 500 milliamperes for a period of 1.2 microseconds is required to switch them from one stable state to the other. The coincident current method is employed to address the cores. Four wires pass through each core, as shown in figure 4-72, page 4-156: an X-axis drive wire, a Y -axis drive wire, an inhibit wire parallel to the Y -drive wire, and a sense wire.

TABLE 4-19. Memory Stack Select Codes

| S | Bits |  | A3A2(6) <br> Stack <br> Bits 0-11 | A4A2(8) <br> Stack <br> Bits 12-23 | Address <br> Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13 | 12 |  |  |  |
| 0XXXX | 0 | 0 | A20 | A20 | 00000-07777 |
| 1XXXX | 0 | 1 | A21 | A21 | 10000-17777 |
| 2XXXX | 1 | 0 | A22 | A22 | 20000-27777 |
| 3 XXXX | 1 | 1 | A23 | A23 | 30000-37777 |



Figure 4-72. Typical Magnetic Core
The magnetization characteristics of ferrite cores are shown in figures $4-73$ through 4-76, pages 4-157 through 4-158. Table 4-20, page 4-159, summarizes core operations. These figures are diagrams of a hysteresis loop, plotting magnetic flux as a function of the magnetizing field induced by the currents in the $X$ and Y-drive wires. Ferrite cores tend to resist the effect of a magnetizing force; and, if this force is not sufficient to cause the polarity of their magnetization to reverse, they tend to return to their original state when the magnetizing force is removed. If the magnetizing force is sufficient to switch them, they change rapidly to the opposite polarity of magnetization.

The hysteresis loop shown in figure 4-73, page 4-157, assumes that the core is originally in the one state of magnetization. If the magnetizing force on the X and Y -wires is great enough, it will drive the core to the zero state, thus causing a change of flux within the core. A change of flux induces a voltage in the wires passing through the core.

The induce voltage on the sense wire is sampled to see if the core was in the one state. If it was, an output of approximately 50 millivolts should be induced in the sense line as the core switches. If, on the other hand, the core was originally in the zero state, as shown in figure 4-74, page 4-157,


Figure 4-73. Reading and Restoring a Core in the One State
"0" state


Figure 4-74. Reading and Restoring a Core in the Zero State

CP-818A/U


Figure 4-75. Writing a One into a Core that was in the Zero State


Figure 4-76. Writing a Zero into a Core that was in the One State

TABLE 4-20. Core Operation

| Operation | Core State |  | Figure | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Initial | Final |  |  |
| Read-Restore Cycle |  |  |  |  |
| Read | One | Zero | $\begin{array}{\|l} \text { 4-73, } \\ \text { page } \\ 4-157 \end{array}$ | Clear/read pulses on X and Y -wires drive core state from $\mathrm{H}, \mathrm{L}$, or K to C ; and a one output (about 50 millivolts) is produced on sense wire. When pulses terminate, core settles back to D. |
|  | Zero | Zero | $\begin{aligned} & 4-74, \\ & \text { page } \\ & 4-157 \end{aligned}$ | Clear/read pulses on X and Y -wires drive core state from A or F to C. No appreciable change in flux; no output observed or sense wire. When pulses terminate, core settles back to $D$. |
| Restore | Zero | One | 4-73, page 4-157 | Write/restore pulses on X and Y wires drive core state from D to G. No inhibit pulse is applied. When pulses terminate, core settles back to H. Succeeding half-currents (on X, Y, or inhibit wires) shift core state from H to I to Kand then around minor hysteresis loops from K to M to L, L to J to $\mathrm{K}, \mathrm{K}$ to J to K , or L to M to L . |
|  | Zero | Zero | $\left\lvert\, \begin{aligned} & 4-74, \\ & \text { page } \\ & 4-157 \end{aligned}\right.$ | Inhibit pulse on inhibit wire cancels effect of restore pulse on Y-wire; thus, half-amplitude pulse on X -wire shifts core state from $D$ to $E$ to $A$. Succeeding half-currents (on X, Y, or inhibit wires) shift core around minor loops from $A$ to $B$ to $F, F$ to $E$ to $A, F$ to $B$ to $F$, or $A$ to $E$ to $A$. |

TABLE 4-20. Core Operation (continued)

| Operation | Core State |  | Figure | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Initial | Final |  |  |
| Clear-Write Cycle |  |  |  |  |
| Clear | Zero | Zero | $\begin{aligned} & 4-75, \\ & \text { page } \\ & 4-158 \end{aligned}$ | Clear/read pulses on X and Y -wires drive core state from $A$ or $F$ to $C$. Output induced on sense wire is negligible; sensing circuitry is not activated. When pulses terminate, core settles back to D. |
|  | One | Zero | $\begin{aligned} & 4-76, \\ & \text { page } \\ & 4-158 \end{aligned}$ | Clear/read pulses on X and Y -wires drive core state from $\mathrm{K}, \mathrm{L}$, or H to C . Induced output on sense wire is ignored since core state prior to write operation is not important. When pulses terminate, core settles back to D . |
| Write | Zero | One | $\begin{aligned} & 4-75, \\ & \text { page } \\ & 4-158 \end{aligned}$ | Write/restore pulses on X and Y wires drive core state from $D$ to $G$. No inhibit pulse is generated. When pulses terminate, core settles back to H. Succeeding half-currents (on X, Y, or inhibit wires) drive core from $H$ to $J$ to $K$, then around minor loops from K to M to $\mathrm{L}, \mathrm{L}$ to J to $\mathrm{K}, \mathrm{K}$ to J to K , or L to M to L . |
|  | Zero | Zero | 4-76, page 4-158 | Inhibit pulse on inhibit wire cancels effect of write/restore pulse on Ywire; thus, half-amplitude pulse on X-wire shifts core state from D to E . When pulses terminate, core settles back to A. Succeeding half-currents (on $\mathrm{X}, \mathrm{Y}$, or inhibit wires) shift core around minor loops from $A$ to $B$ to $F$, $F$ to $E$ to $A, F$ to $B$ to $F$, or $A$ to $E$ to $A$. |

the magnetizing force produces only a small change in the state of the core and no appreciable flux change occurs. Therefore, no output is observed on the sense wire. Because the state of the core is determined by clearing it (switching it to the zero state), the current pulse producing this action is called the clear/read pulse.

The core will always be in the zero state after it has been read (destructive readout). To restore the core to a one condition, a write current opposite in polarity to the clear/read pulse is applied on the X and $\mathrm{Y}-$ wires. If a zero is to be stored, another current opposite in polarity to the write pulse on the Y -wire is simultaneously applied to the inhibit wire. This pulse reduces the effect of the X and Y -pulses sufficiently to prevent the core from being driven to the one state, and it remains in the zero state. The pulses associated with the write function are called write/ restore pulses and are equal in amplitude, but opposite in polarity from the clear/read pulses.

When reading from cores, the process is called a read-restore cycle. The clear/read pulses switch all cores to the zero state, and the output from the sense lines is stored in a flip-flop register. The write/restore pulses then, controlled by the inhibit pulses, write the information back into the cores by switching the required cores back to the one state. When writing into cores, the process is called a clear-write cycle. The clear/ read pulses switch the cores to the zero state, but the output from the sense lines is ignored. The write/restore pulses then, controlled by the inhibit pulses, write the information from a flip-flop register into the cores. See figures 4-75 and 4-76, page 4-158, for hysteresis loops involved in writing.
(2) Core memory addressing. - A coincident-current core storage system stores information in parallel form, using one magnetic core for each binary digit. The cores which store the corresponding bit of all words are contained on a single digit plane. Each digit plane of the memory contains 4096 magnetic cores and their control wires are arranged in a $64 \times 64$ array. The cores are held in position by the wires, which are soldered to a square printed-circuit frame. The complete core stack assembly consists of 13 such planes.

Each word in the memory is identified by an address consisting of the X and Y -coordinates corresponding to its position. The X and Y -wires thread through the cores of the memory assembly in a three-dimensional pattern similar to that illustrated in figure 4-77, page 4-162. The cores in each horizontal plane throughout the entire core assembly are connected in series

(A) INTERCONNECTION OF X-WIRES in adjacent digit planes

(C) INTERCONNECTIONS OF Y-WIRES IN ADJACENT DIGIT PLANES

(B) COINGIDENT-CURRENT SELECTION
OF A WORD IN MAGNETIC CORE MEMORY

(D) PATH OF I-WIRE THROUGH EACH
DIGIT PLANE

Figure 4-77. Core Addressing
by the X -wire; the cores in each vertical plane are connected in series by the Y -wire. The coincidence of currents at each intersection of one X -wire and one $Y$-wire provides the means for manipulating all cores identified with one word (see figure 4-77, page 4-162). Only those cores at the intersections of a selected pair of $X$ and $Y$-wires are affected by coincident currents. The other cores along these wires are not affected, since the pulse on a single wire is not sufficient to switch the cores.

The inhibit wires provide the means for writing any desired combination of binary digits into any word address. Since each digit plane stores one digit of the word, a separate inhibit wire must be provided for each plane. The presence or absence of the inhibit current determines whether a zero or a one will be stored in that plane by the coincident $X$ and $Y$-write pulses. Each inhibit wire threads through all the cores of a plane in series paralleling in the Y-wires, as shown in figure 4-77, page 4-162. The current flow in the inhibit wire is opposite in direction to the write/restore current in the Y -wire.

The sense wires provide the means for reading the words stored in memory. The digits of the word are read in parallel fashion. A separate sense wire is provided for each digit plane, and it follows a diagonal path with respect to the $X$ and $Y$-wires, connecting all the cores of that plane in series. During a reading operation, the presence or absence of a pulse on the sense wire is an indication of the information stored in that plane at the address specified by the X and Y -coordinates. The path of the S -wire through the core matrix is chosen so the output voltages induced in the sense wire from unselected cores cancel one another, since the sum of these voltages would otherwise approach the amplitude of the desired signal. The sense wire passes back and forth over each $X$ and $Y$-wire an even number of times so the transients produced in the wire by inductive coupling to the X and Y -wires tend to cancel each other.
b. Main Memory Control. - The main memory control consists of the cycle control circuits and the memory protect circuits.
(1) Cycle control circuits (figure 8-91, page 8-197). - The cycle control circuits generate the read, write, address, and inhibit enables. Main timing pulses set and clear the read, write, and inhibit flip-flops to generate the read, write, and inhibit enables. The read and write flip-flops also generate the address enable which is extended by the two timing pulses (01T31 and 03T53) to 14A00. Figure 4-78, page 4-164, shows the memory cycle timing. The read and the address enables activate the read current diverters causing a word to be read out and clearing the memory location


Figure 4-78. Memory Cycle Timing
to all zeros. The read flip-flop, when set, also initiates the read strobe timing circuits that gate the memory word into the Z-register (figure $8-54$, page $8-123$ ). The word is gated into Z approximately 1 microsecond after the memory cycle starts. At the completion of the read cycle, the write and address enables activate the write current diverters (19Y00 and 19Y02) and the inhibit enable, via selector circuit, activates the inhibit current diverters. The write currents attempt to write a word of all ones into the memory. The write current is cancelled by the inhibit current in cores that are to contain a zero. Thus the word read from memory is restored during the write cycle. The complete memory cycle of read and restore requires 4 microseconds.
(2) Memory protect circuits (figure 8-91, C2, page 8-197). - The memory protect circuits consist of a -4.5 v sensor and $\mathrm{a} \pm 15 \mathrm{v}$ sensor. These sensors act as switches to open the +V regulator supply if the 115 vac, $400-\mathrm{Hz}$ input voltage drops below approximately 100 vac . The sensors enable OR 90J03 forcing the computer into the PHASE STEP mode at the end of the present memory cycle. The computer then master clears.
c. Address Translation. - The address in the S-register goes directly into the stack selection circuits and the X and Y -transformer and diode translator circuits of both memory chassis.
(1) Stack selector (figure 8-92, page 8-199). - The stack selector circuits are enabled by the address enable and translate the contents of bits 12 and 13 of the S-register to select one of the four core stacks in each chassis. Table 4-19, page 4-155, shows the stack selected in each chassis for the combinations of bits 12 and 13 and the address range contained in the stacks. The stack-select outputs enable the inhibit, read, and write switches on the selected core stack.
(2) X and Y -translator circuits. - The X and Y -transformer (16YXX terms) and diode (17YXX terms) translator circuits select one X and one Y-drive line in the selected core stack. S-register bits 6 through 8, for the X-line (figure 8-93, A3, page 8-201) and bits 0 through 2, for the Y-line (figure 8-95, A3, page 8-205), are decoded via the transformer translator circuits to select one of eight groups of eight lines (figures 8-94 and 8-96, pages 8-203 and 8-207). S-register bits 9 through 11, for the X-line (figure 8-93, C3, page 8-201) and bits 3 through 5 , for the $Y$-line (figure 8-95, C3, page 8-205) are decoded, via the diode translator circuits, to select one of eight lines in each of the selected groups (figures 8-94 and $8-96$, pages $8-203$ and $8-207$ ).
d. Memory Drive Circuits. - There are two types of drive circuits in the main memory, the read/write drive circuits, and inhibit drive circuits.
(1) Read/write drive circuits. - The read/write drive circuits consist of the R/W-current diverters and switches. These circuits control the direction of current flow in the memory drive lines. When the read flip-flop sets, it enables the X and Y -read current diverters (19Y03 and 19Y01) which enable the read switches in the stack selection circuits. The combination of the read diverters and two switches being enabled induces a voltage across the X and Y -transformer assemblies (figures 8-94 and $8-96$, pages $8-203$ and $8-207$ ) on the core stacks to cause current flow in the selected memory drive line. The write circuits operate in the same manner as the read circuits except they are enabled by the write flip-flop; the voltage induced on the X and Y -transformer assemblies is of the opposite polarity, and the drive-line current flow is in the opposite direction.
(2) Inhibit drive circuits (figures 8-97, and 8-98, pages 8-209 and 8-211). - The inhibit drive circuits consist of the inhibit current diverters, switches, and transformer assemblies. They generate current flow in one inhibit line in each core plane of the selected stack. The inhibit current counteracts the effect of the write current when a core is to remain a zero. The inhibit switches of a selected stack are enabled by the stack-select circuits. The inhibit current diverters are enabled by the selector circuits when a bit is to remain a zero and the inhibit flipflop sets. When a switch and diverter are enabled, the inhibit current flows from the diverter to the inhibit transformer assembly, through the transformer primary, and on to the switch. Current flow through the transformer primary induces a current on the inhibit line of a core plane and prevents all cores on the plane from switching.
e. Sense Amplifiers (figure 8-99, page 8-213). - A sense line from each of the 13 core planes of all four stacks in each chassis connects to sense amplifiers. The outputs of the amplifiers of corresponding bits in all four stacks connect to an OR circuit. The OR circuit output, a logic low when a logic one is read from the core plane, connects to the corresponding bit in the Z-register and is gated into the register by the read strobe from memory control. Operating the Marginal Check HIGH/NORMAL/LOW switch changes the sense amplifier bias by connecting pin 7 to the +15 v supply (for low) or to the -15 v supply (for high). In the HIGH position less of the signal is sensed and the amplifier may fail to sense a switching core. In the LOW position more of the signal is sensed and the amplifier may sense background noise as a logic one. Either condition indicates the drive currents are out of adjustment or are not functioning properly.

## f. Bootstrap Memory (figure 8-100, page 8-215).

(1) Assembly. - The bootstrap memory is a permanent, prewired memory. It consists of two assemblies, one in each memory chassis. Each assembly contains four printed circuits bolted together and has a capacity of 32 words of 18 bits each. Only 16 words of 13 bits each (12 data bits plus a parity bit) are used. However, the 16 unused words are wired with the same information as the 16 that are used. To use the duplicate information move the wire on pin J2D6 to J2D8 and the wire on pin J2D5 to J2D7. The chassis-bit-position assignment is the same as used in main memory, bits 0 through 11 and lower parity bit in chassis A3A2(6) and bits 12 through 23 and upper parity in chassis A4A2(8). Figure A-8, page A-17, shows a schematic of the assembly. Card locations $2 \mathrm{D}, 3 \mathrm{D}$, and 5D shown in the figure indicate the position of the assemblies in each chassis. The memory elements are 18 toroid coils mounted over
holes in the cards, with a hole next to each coil and a word line for each word. The coil and associated hole represent one bit of all words. If a bit is a one, the word line threads through the coil; if the bit is a zero, the word line threads through the hole. For the five bits shown wired as zeros in figure A-8, page A-17, all 32 word lines are threaded through the first five holes.
(2) Control. - The prewired bootstrap memory contains two 8word automatic-program-loading routines. One routine loads from paper tape and the other from magnetic tape. The 16 words are assigned addresses 000608 to 000778 . Figure $4-79$, page $4-168$, shows a block diagram of the bootstrap memory and figure 4-80, page 4-168, the functional operation of the bootstrap memory. When the S-register contains an address in the bootstrap range, a word group driver, a word line driver, the bootstrap enable, and bootstrap-to-Z-gate are enabled. S-register bits 4-13 generate the bootstrap enable to disable main memory control and the bootstrap-to-Z-gate to enable the input gates at the Z-register. Bit 3 of the S-register enables one of the two group drivers and bits 0 through 2 are translated to enable one of eight line drivers. With a group and line driver enabled, current flows in a specific word line, and the word is read out and gated into the Z-register. Once the word is in the Z-register, it is treated as if it came from main memory.

4-20. POWER SECTION (figure 8-101 through 8-103, pages 8-217through 8-221). - The power section controls the ac power and provides dc voltage.
a. Control and AC Distribution. - The power control circuits are in the power supply (PS1) and on the hood control panel. Figure A-9, page A-19, shows the simplified power control circuits. Placing the POWER ON/OFF switch to ON initiates the following power-on sequence.

1) POWER ON/OFF switch contacts 1-2 close to energize power sequencing relay PS1K1 ( $\varnothing \mathrm{A}$ and $\emptyset \mathrm{B}$ ).
2) Relay PS1K1 contacts close to energize the +15 v indicator supply, the memory blowers, the cabinet blowers, and heater voltage for relays A 2 K 1 and A 2 K 2 ( $\varnothing \mathrm{A}$ and $\varnothing \mathrm{B}$ ).
3) Approximately 30 seconds after PS1K1 energizes, if +15 v indicator voltage is up, thermal time delay relay A2K2 contact closes, allowing A2K3 to energize if airflow sensor relay A2K1 has been activated by cabinet airflow.


Figure 4-79. Bootstrap Block Diagram


Figure 4-80. Bootstrap Operation
4) Relay A2K3 contacts 2-5 close to energize PS1K2 if the power supply interlock and $60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)$ thermostats are closed.
5) Relay PS1K2 contacts close to energize the $-15 \mathrm{v},+15 \mathrm{v}$, and -4.5 v dc supplies.

The AIR FLOW BYPASS switch when operated bypasses contacts $2-5$ of relay A 2 K 3 to energize relay PS1K2 without the 30 -second delay or sufficient airflow. Table 4-21, page 4-170, lists all relays and contact functions.
b. DC Supplies and Distribution (figure 8-103, page 8-221). - The dc voltage supplies are mounted in the power supply PS1. When power sequencing relay PS1K1 energizes, the +15 v indicator supply ( T 2 ) is energized. The +15 v indicator supply connects to all indicators in the hood control panel, and both logic panels. Energizing the $+15 v$ indicator supply before energizing the logic voltages causes all indicators to light until the logic voltages are available. Energizing power sequencing to relay PS1K2 energizes the dc logic voltage supplies ( $-4.5,-15$, and +15 ). The logic voltage and ground distribution networkds and test points are shown in figure $8-103$, page $8-221$. The fuses protecting each voltage supply are listed in table 5-3, page 5-10.
c. Fault Indicator Control Circuits (figure 8-101, page 8-217). - The fault indicator control circuits consist of three flip-flops, driver circuits, indicators, and the fault horn.
(1) Airflow fault circuits. - The airflows fault circuits are activated when the airflow is insufficient to hold relay A 2 K 1 contact closed. When relay A2K1 contact opens, relay A2K3 de-energizes. Contact A2-A3 of A2K3 closes to light the AIR FLOW FAULT indicator, and contact A2-A1 opens applying a logic low to AND gate 1 of 94 V 01 which has been conditioned by flip-flop 9XV52. When 94V01 is enabled, the horn sounds until the airflow fault drops or the FAULT DISC HORN/HORN CLEAR switch is placed to HORN CLEAR to clear flip-flop 9XV52. Flip-flop 9XV52 is set again when the airflow fault drops.
(2) Overtemperature fault circuits. - The overtemperature fault circuits are activated when either of the $46^{\circ} \mathrm{C}\left(115^{\circ} \mathrm{F}\right)$ thermostats close. In the quiescent state the overtemperature flip-flop 9XV51 is held set by a constant enable, and AND gate 2 of 94 V 01 is conditioned. When internal cabinet temperature exceeds $46^{\circ} \mathrm{C}\left(115^{\circ} \mathrm{F}\right)$, one or both of the thermostats

TABLE 4-21. Power Relay Contact Functions

| Relay | Location | Contact | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| K1 | PS1 |  |  | Power sequencing. |
|  |  | A1-A2 | NO. | $\varnothing \mathrm{A}$ to blowers and +15 v indicator supply. |
|  |  | B1-B2 | NO. | Ø'B to blowers, +15 v indicator supply and heaters on A2K1 and A2K2. |
|  |  | C1-C2 | NO. | $\varnothing$ C to blowers, +15 v indicator supply, and PS1K2 coil. |
|  |  | D1-D2 | NO. | Holding path. |
| K2 | PS1 |  |  | Power sequencing. |
|  |  | A1-A2 | NO. | $\emptyset A$ to dc supplies. |
|  |  | B1-B2 | NO. | $\emptyset \mathrm{B}$ to dc supplies and time meter. |
|  |  | C1-C2 | NO. | $\phi$ C to dc supplies. |
|  |  | D1-D2 | NO. | Holding path. |
| K1 | A2 |  |  | Airflow sensor. |
|  |  | 3-8 | NC | Opens if no air flow. |
| K2 | A2 |  |  | 30-second time delay (approximately). |
|  |  | 5-7 | NO. | Closes approximately 30 seconds after heater voltage applied. |
| K3 | A2 |  |  | Power sequencing. |
|  |  | B1-B2 | NO. | Energize PS1K1. |
|  |  | A2-A1 | NO. | Holding path. |
|  |  | A2-A3 | NC | AIR FLOW FAULT indicator. |

will close applying a logic high to 93 V 02 which enables 94 V 01 to sound the horn and 93V03 to light the OVERTEMP indicator. This condition remains until the FAULT DISC HORN/HORN CLEAR switch is placed to HORN CLEAR to clear flip-flop 9XV51 or until the cabinet temperature drops to disable 94V01 and 93V03. If the switch is used, flip-flop 9XV51 clears and the horn is silenced, but the indicator remains lighted. In this condition the horn will not sound until another fault occurs. When the overtemperature fault drops, the horn is silenced (if the FAULT DISC HORN/HORN CLEAR switch was not used), the OVER TEMP indicator goes out, and the constant set enable is applied to flip-flop 9XV51.
(3) Logic fault circuits. - The logic fault circuits are activated when a logic fault (see paragraph 4-16i, page 4-82) occurs. In the quiescent state the fault flip-flop 9XV50 receives a constant set enable to condition AND gate 4 of 94 V 01 . When the fault occurs the fault flip-flop enables 91 V 04 and 91V03 to light the FAULT indicator and activate the horn. This condition remains until the FAULT DISC HORN/HORN CLEAR switch is placed to HORN CLEAR which clears flip-flop 9XV05 and silences the horn. If the switch has been placed in the DISC HORN position prior to the fault, the horn will not sound when the fault occurs. When the logic fault condition drops, the constant set enable is placed on 9XV50, AND gate 4 of 94V01 is disabled to silence the horn, and 91V04 is disabled to extinguish the FAULT indicator.

## IV - INSTRUCTION TIMING

4-21. INSTRUCTION TIMING CHARTS. - The instruction timing charts list the sequences required to execute the instruction and the functions performed during each clock phase of each sequence.

These timing charts are good reference data for maintenance personnel already familiar with the operation of the computer. Table 4-22, page 4-172, is an index to the instruction timing charts for the complete repertoire of instructions. The charts are subdivided according to function code and mnemonic notation.

CP-818A/U

TABLE 4-22. Index of Timing Charts

| Mnemonic | Function Code (and 06 - Sub-Order) | Table | Page |
| :---: | :---: | :---: | :---: |
| HLT, HLD | 00, 11, 37 | 4-23 | 4-174 |
| LGN | 01 | 4-24 | 4-175 |
| TRF | 02 | 4-25 | 4-176 |
| TSR | 03 | 4-26 | 4-177 |
| TRX | 04 | 4-27 | 4-178 |
| TAX | 05 | 4-28 | 4-179 |
| SCN, SAN, SXN, SLN (SHL) <br> I, R, W-Sequences <br> Shift-Sequences | $\begin{aligned} & 06-0 \\ & \text { Mode }=1+(\overline{\mathrm{RCA}}) \end{aligned}$ | 4-29 | 4-180 |
| SCD, SAD, SXD, SLD (SHL) <br> I, R, W-Sequences <br> Shift-Sequences | $\begin{aligned} & 06-0 \\ & \text { Mode }=0 \cdot(\mathrm{RCA}) \end{aligned}$ | 4-30 | 4-183 |
| DIV <br> I, M, R, W-Sequences Shift-Sequence | 06-1 | 4-31 | 4-187 |
| SCA | 06-2 | 4-32 | 4-189 |
| SCL <br> I, R, W-Sequences Shift-Sequence | 06-3 | 4-33 | 4-191 |
| SCR, SAR, SXR, SLR (SHR) <br> I, R, W-Sequences <br> Shift-Sequences | 06-4 | 4-34 | 4-193 |
| MUL <br> I, R, W-Sequences Shift-Sequence | 06-5 | 4-35 | 4-196 |
| SUD <br> I, R,W-Sequences Shift-Sequence | 06-6 | 4-36 | 4-198 |

TABLE 4-22. Index of Timing Charts (continued)

| Mnemonic | Function Code (and 06 - Sub-Order) | Table | Page |
| :---: | :---: | :---: | :---: |
| Reload-Sequences (RC1, RC2, WC) |  | 4-37 | 4-201 |
| R/W-Sequence |  | 4-38 | 4-202 |
| EXF | 07 | 4-39 | 4-204 |
| CLR | 10 | 4-40 | 4-205 |
| STR | 12 | 4-41 | 4-208 |
| RPA | 13 | 4-42 | 4-207 |
| TRU | 14 | 4-43 | 4-208 |
| TRA | 15 | 4-44 | 4-209 |
| TRD | 16 | 4-45 | 4-210 |
| SWC | 17 | 4-46 | 4-211 |
| EXC | 20 | 4-47 | 4-213 |
| ADC | 21 | 4-48 | 4-215 |
| ADO | 22 | 4-49 | 4-216 |
| AID | 23 | 4-50 | 4-218 |
| RCA | 24 | 4-51 | 4-220 |
| ERC | 25 | 4-52 | 4-222 |
| STX, SRC | 26 | 4-53 | 4-224 |
| LDX, LRC | 27 | 4-54 | 4-226 |
| CLA | 30 | 4-55 | 4-228 |
| ADD | 31 | 4-56 | 4-229 |
| SUB | 32 | 4-57 | 4-230 |
| COM | 33 | 4-58 | 4-231 |
| LGA | 34 | 4-59 | 4-233 |
| LGM | 35 | 4-60 | 4-235 |
| ADB | 36 | 4-61 | 4-236 |
| Interrupt-Sequences |  | 4-62 | 4-237 |

TABLE 4-23. $\mathbf{f}=00,11,37$, Instruction Timing Chart


TABLE 4-24. $f=01$, Instruction Timing Chart

(1) Enabled by Arithmetic Timing Chain

CP-818A/U

TABLE 4-25. $f=02$, Instruction Timing Chart

(1) FF may be cleared as late as time 6.4, depending on waveform of T11.

TABLE 4-26. $f=03$, Instruction Timing Chart


TABLE 4-27. $\mathrm{f}=04$, Instruction Timing Chart

| TRX |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I Sequence | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D <br> Initiate Memory | Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |
| 2.1 |  | $\mathrm{X} \longrightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory <br> Clr: P | Strobe Memory |  |
| 2,3 | Adder $\longrightarrow \mathrm{P}$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X <br> If $Z_{14}-23 \neq 0$, Clr: P |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \longrightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \longrightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-\mathrm{K}_{0} 3 \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\begin{aligned} & \text { If } \mathrm{Z}_{14}-23 \neq 0, \\ & \mathrm{D} \xrightarrow{ }, \mathrm{Z} \xrightarrow{ } \end{aligned}$ |  |
| 4.2 |  | Clr: D |  |
| 4.3 |  | Set: $D_{14-23}$, Force Borrow Enable FF (1) |  |
| 5.4 | Clr: I-Seq | Clr: R-Seq | Clr: W-Seq |
| 6.1 | Set: R-Seq | If $\mathrm{Z}_{14}-23 \neq 0$, <br> Set: W-Seq <br> If $Z_{14-23}=0$, <br> Set: NI or I/O-Seq | Set: NI or I/O-Seq |

(1) Forced End Around Borrow

TABLE 4-28. $f=05$, Instruction Timing Chart

| TAX |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | R-Sequence | W-Sequence |
| 6-4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory <br> Clr: P | Strobe Memory |  |
| 2.3 | Adder $\longrightarrow P$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X <br> If $Z_{14}-23 \neq 0$, Clr: P |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{M} \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\begin{aligned} & \text { If } \mathrm{Z}_{14}-23 \neq 0: \\ & \mathrm{D} \longrightarrow \mathrm{P}, \mathrm{Z} \xrightarrow{ } \mathrm{X} \end{aligned}$ |  |
| 4.2 |  | Clr: D |  |
| 4.3 |  | Set: D14-23, Force Borrow Enable FF (1) |  |
| 5.4 | Clr: I-Seq | Clr: R-Seq | Clr: W-Seq |
| 6.1 | Set: R-Seq | If $\mathrm{Z}_{14}-23 \neq 0$, <br> Set: W-Seq <br> If $\mathrm{Z}_{14}-23=0$, <br> Set: NI or I/O-Seq | Set: NI or I/O-Seq |
| 6.2 |  | If $\mathrm{M}=37$, Clr : B |  |
| 6.3 |  | $\begin{aligned} & \text { If } \mathrm{M}=37, \\ & \text { Adder } \xrightarrow{\mathrm{B}}(2) \end{aligned}$ |  |

(1) No Forced End Around Borrow
(2) B is incremented by 1

## CP-818A/U

TABLE 4-29. $\mathrm{f}=06-0$, Mode $=1+(\overline{\mathrm{RCA}})$, Instruction Timing Chart

| SCN, SAN, SXN, SLN |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | R-Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | Clr: X, D <br> Initiate Memory | Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |
| 2.2 | Strobe Memory Clr : P | Strobe Memory |  |
| 2.3 | Adder $\rightarrow \mathrm{P}$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X (d) |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z} \rightarrow \mathrm{X}$ (d) |  |
| 4.4 | $\mathrm{Z} 0-4 \rightarrow \mathrm{~K}_{0}, \mathrm{Clr}:$ <br> Type, Mode, CAT FF's |  |  |
| 5.1 | Enable: Type, Mode, CAT FF's |  |  |
| 5.4 | Clr: I-Seq <br> If Type 0X $\cdot \mathrm{K}_{0}=0$, Set: SHF CTL FF 1 | Clr: R-Seq If $K_{0} \neq 0$, Set: SHF CTL FF 1 | Clr: W-Seq |
| 6.1 | If Type 1X: Set: R-Seq If Type $0 \mathrm{X} \cdot \mathrm{K}_{0}=0$, Set: NI or I/O-Seq, Clr: K | If $K_{0}=0$, Set: NI or I/O-Seq <br> Clr: $\mathrm{K}_{1}$ | Set: NI or I/OSeq |
| 6.2 | If SHF CTL FF1 Set, Set: SHF CTL FF2 \& Begin SHL Shift-Seq | If SHF CTL FF1 Set, Set: SHF CTL FF2 \& Begin SHL ShiftSeq |  |

(d) Don't Care Condition.

TABLE 4-29. $f=06-0$, Mode $=1+(\overline{\mathrm{RCA}})$, Instruction Timing Chart (continued)

| SHL Shift-Sequence |  |  |
| :---: | :---: | :---: |
| Time | SCN Type 00 | Column B |
| ¢2 | Clr: U, A24 ( $\left.\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| ¢3 | $\mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{A}_{23} \rightarrow \mathrm{~A}_{24} \rightarrow \mathrm{U}_{00} \quad$ Clr $: \mathrm{K}_{0}$ |  |
| ¢4 | Clr: $\mathrm{A} \quad \mathrm{K} 1 \rightarrow \mathrm{~K} 0 \quad$ If $\mathrm{K}_{1}=0, \mathrm{Clr}$ : SHF CTL FF1, Set: NI or I/O-Seq | Begin NI or I/O-Seq (T6.4) |
| $\not)^{\prime}$ | $\mathrm{U} \rightarrow \mathrm{A} \quad \mathrm{Clr}: \mathrm{K}_{1} \quad$ If NI or $\mathrm{I} / \mathrm{O}-\mathrm{Seq}$ set, go to Column B; if not, repeat this column |  |
|  | SAN Type 01 | Column B |
| $\emptyset 2$ | Clr: U, A $24 \quad\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| ¢3 | $\mathrm{AL} 1 \rightarrow \mathrm{U}, \mathrm{A}_{23} \rightarrow \mathrm{~A}_{2} 4$ Clr: $\mathrm{K}_{0}$ |  |
| $\emptyset 4$ | Clr: $\mathrm{A} \quad \mathrm{K}_{1} \longrightarrow \mathrm{~K}_{0} \quad$ If $\mathrm{K}_{1}=0, \mathrm{Clr}$ : SHF CTL FF1, Set: NI or I/O-Seq | Begin NI or I/O-Seq (T6.4) |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A} \quad \mathrm{Clr}: \mathrm{K}_{1} \quad$ If NI or I/O-Seq set, go to Column B; if not, repeat this column |  |
|  | SXN Type 10 | Column B |
| ¢2 | Clr: $\mathrm{X}\left(\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr : SHF CTL FF2 |
| ¢3 | $\mathrm{Z}_{\mathrm{L} 1} \rightarrow \mathrm{X}$ Clr: $\mathrm{K}_{0}$ |  |
| $\emptyset 4$ | $\begin{aligned} & \text { Clr: } \mathrm{Z} \quad \mathrm{~K}_{1} \longrightarrow \mathrm{~K}_{0} \quad \text { If } \mathrm{K}_{1}=0, \\ & \text { Clr: SHF CTL FF1, Set: W-Seq } \end{aligned}$ | Begin W-Seq (T6.4, page 4-180) |
| $\not \subset 1$ | $\mathrm{X} \rightarrow \mathrm{Z}$ Clr: $\mathrm{K}_{1}$ If W -Seq set, go to Column B; if not, repeat this column |  |

TABLE 4-29. $f=06-0$, Mode $=1+($ RCA $)$, Instruction Timing Chart (continued)

| SHL Shift-Sequence |  |  |
| :---: | :---: | :---: |
| Time | SLN Type 11 | Column B |
| $\emptyset 2$ | Clr: X, U, A $24 \quad\left(\mathrm{~K}_{0}-1\right) \longrightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| $\emptyset 3$ | $\begin{aligned} & \mathrm{A}_{\mathrm{L} 1} \longrightarrow \mathrm{U}, \mathrm{~A}_{23} \longrightarrow \mathrm{~A}_{24}, \mathrm{Z}_{\mathrm{L} 1} \longrightarrow \mathrm{X}, \\ & \mathrm{~A}_{23} \longrightarrow \mathrm{X}_{00} \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ |  |
| ¢4 | $\text { Clr: } \mathrm{A}, \mathrm{Z} \mathrm{~K}_{1} \longrightarrow \mathrm{~K}_{0} \quad \text { If } \mathrm{K}_{1}=0,$ <br> Clr: SHF CTL FF1, Set: W-Seq | Begin W-Seq (T6.4, page 4-180) |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A}, \mathrm{X} \longrightarrow \mathrm{Z}, \mathrm{Clr}: \mathrm{K}_{1} \quad$ If W -Seq <br> set, go to Column $B$; if not, repeat this column |  |

TABLE 4-30. $f=06-0$, Mode $=0 \cdot(R C A)$, Instruction Timing Chart

| SCD, SAD, SXD, SLD |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence |  |
| 6.4 | Clr : S, Z |  |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ |  |
| 1.2 | Clr: X, D Initiate Memory |  |
| 1.3 | $\mathrm{P} \rightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ |  |
| 2.2 | Clr: P Strobe Memory |  |
| 2.3 | Adder $\longrightarrow$ P |  |
| 3.2 | Clr: X, D, F, M |  |
| 3.3 | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \quad \mathrm{Clr}: \mathrm{K}_{0}$ |  |
| 4.4 | $\mathrm{Z} 0-4 \rightarrow \mathrm{~K} 0$, Clr: Type, Mode, CAT FF's |  |
| 5.1 | Enable: Type, Mode, CAT FF's |  |
|  | If $\mathrm{RC}_{0}=0$ : | If $\mathrm{RC}_{0} \neq 0$ : |
| 5.3 | If Type 0X, Set: REL REQ FF |  |
| 5.4 | Clr: I-Seq | Clr: I-Seq If Type $0 X \cdot K_{0} \neq 0$, Set: SHF CTL FF1 |
|  | If Type 1X, Set: R-Seq (page 4-184) |  |
| 6.1 | If Type 0X, Set: RC1-Seq (table 4-37, page 4-201) | If Type $0 \mathrm{X} \cdot \mathrm{K}_{0}=0$, <br> Set: NI or I/O-Seq. Clr: K |
| 6.2 |  | If SHF CTL FF1 Set, Set: SHF CTL FF2; Begin ShiftSeq (page 4-185) |

TABLE 4-30. $\mathrm{f}=06-0$, Mode $=0 \cdot(\mathrm{RCA})$, Instruction Timing Chart (continued)

| SCD, SAD, SXD, SLD |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | R -Sequence |  | W-Sequence |
| 6.4 | Clr: S, Z |  | Clr: S, BT FF |
| 1.1 | $\mathrm{M} \longrightarrow \mathrm{S}$ |  | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | Initiate Memory |  | Initiate Memory |
| 2.2 | Strobe Memory |  |  |
| 3.2 | Clr: X |  |  |
| 3.3 | $\mathrm{Z} \rightarrow \mathrm{X}$ |  |  |
|  | If $\mathrm{RC}_{0}=0$ : | If $\mathrm{RC}_{0} \neq 0$ : |  |
| 4.2 | Initiate Arithmetic Timing Chain |  |  |
| 5.1 | $\overline{\mathrm{X}} \rightarrow \mathrm{D}$ (1) |  |  |
| 5.2 | Clr: X (1) |  |  |
| 5.3 | $A \rightarrow X(1)$ <br> Set: REL REQ FF |  |  |
| 5.4 | $\begin{aligned} & \text { Clr: R-Seq } \\ & \text { Clr: A (1) } \end{aligned}$ | Clr: R-Seq If $\mathbb{K}_{0} \neq 0$, Set: SHF CTL FF1 | Clr: W-Seq |
| 6.1 | Set: RC1-Seq (table 4-37, page 4-201) $\stackrel{\rightharpoonup}{\mathrm{D}} \rightarrow \mathrm{A}(1)$ | $\begin{aligned} & \text { If } \mathrm{K}_{0}=0 \text {, Set: } \mathrm{NI} \\ & \text { or } \mathrm{I} / \mathrm{O}-\mathrm{Seq} \\ & \text { Clr: } \mathrm{K}_{1}, \mathrm{RC}_{1} \end{aligned}$ | Set: NI or I/O-Seq |
| 6.2 |  | If SHF CTL FF1 Set, Set SHF CTL FF2, Begin ShiftSeq (page 4-185) |  |

## 1 Enabled by Arithmetic Timing Chain

TABLE 4-30. $\mathrm{f}=06-0$, Mode $=0 \cdot(\mathrm{RCA})$, Instruction Timing Chart (continued)

| SHL Shift-Sequences |  |  |
| :---: | :---: | :---: |
| Time | SCD Type 00 | Column B |
| $\not \chi^{2}$ | $\mathrm{Clr}: \mathrm{U}, \mathrm{A} 24\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K}_{1},\left(\mathrm{RC}_{0}-1\right) \rightarrow \mathrm{RC}_{1}$ | $\begin{aligned} & \text { Clr: SHF CTL FF2 } \\ & \text { Clr: X, D (1) } \end{aligned}$ |
| ¢3 | $\mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{A}_{23} \rightarrow \mathrm{~A}_{24} \rightarrow \mathrm{U}_{00} \mathrm{Clr}: \mathrm{K}_{0}, \mathrm{RC}_{0}$ | $\mathrm{z} \rightarrow \mathrm{x}$ (1) |
| $\phi 4$ | Clr: $\mathrm{A} \mathrm{K}_{1} \rightarrow \mathrm{~K}_{0}, \mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0}$ <br> If $\mathrm{K}_{1}=0 \cdot \mathrm{RC}_{1} \neq 0$ : (2) Clr SHF CTL FF1, Set: NI or I/O-Seq <br> If $\mathrm{RC}_{1}=0$, (2) Clr: SHF CTL FF1, Initiate Arithmetic Timing Chain; Set: Reload REQ FF and RC1-Seq | Begin NI or I/OSeq (T6.4) or RC1Seq (T6.4, table 4-37, page 4-201) Clr: A (1) |
| $\not \chi_{1}$ | $\mathrm{U} \longrightarrow \mathrm{A} \quad$ Clr: $\mathrm{K}_{1}, \mathrm{RC}_{1}$, Reload FF If NI, I/O, or RC1-Seq set, go to Column B. If not, repeat this column. | $\mathrm{X} \oplus \mathrm{D} \rightarrow \mathrm{A}$ (1) |
|  | SAD Type 01 | Column B |
| ¢2 | $\begin{aligned} & \text { Clr: U, A } 24 \underset{1}{\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K}_{1}} \\ & (\mathrm{RC} 0-1) \rightarrow \mathrm{RC}_{1} \end{aligned}$ | $\begin{aligned} & \text { Clr: SHF CTL FF2 } \\ & \text { Clr: X, D (1) } \end{aligned}$ |
| ¢3 | $\mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{A}_{23} \rightarrow \mathrm{~A}_{24} \quad \mathrm{Clr}: \mathrm{K}_{0}, \mathrm{RC}_{0}$ | $\mathrm{Z} \rightarrow \mathrm{x}$ (1) |
| ¢4 | $\text { Clr: } \mathrm{A} \mathrm{~K}_{1} \rightarrow \mathrm{~K}_{0}, \mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0}$ <br> If $\mathrm{K}_{1}=0 \cdot \mathrm{RC}_{1} \neq 0$, (2) Clr: SHF CTL FF1, Set: NI or I/O-Seq; If $\mathrm{RC}_{1}=0$, (2) Clr : SHF CTL FF1, Initiate Arithmetic Timing Chain, Set: Reload REQ FF, RC1-Seq | Begin NI or I/OSeq (T6.4) or RC1Seq (T6.4, table 4-37, page 4-201) Clr: A (1) |
| $\not \chi_{1}$ | $\mathrm{U} \rightarrow \mathrm{A}$ Clr: $\mathrm{K}_{1}, \mathrm{RC}_{1}$, Reload FF If NI, I/O, or RC1-Seq set, go to Column <br> B. If not, repeat this column. | X ¢ $+\mathrm{D} \rightarrow \mathrm{A}$ (1) |

1 Enabled By Arithmetic Timing Chain.
2 If $\mathrm{RC}_{1}=0 \cdot \mathrm{~K}_{1}=0$ at same time, reload operation (table 4-37, page $4-201$ ) will occur first; and then NI or I/O-Seq will be set, completing shift instruction.

TABLE 4-30. $\mathrm{f}=06-0$, Mode $=0 \cdot(\mathrm{RCA})$, Instruction Timing Chart (continued)

| SHL Shift-Sequence |  |  |
| :---: | :---: | :---: |
| Time | SXD Type 10 | Column B |
| $\emptyset 2$ | Clr: $\mathrm{X}\left(\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1},(\mathrm{RC} 0-1) \rightarrow \mathrm{RC}_{1}$ | $\begin{aligned} & \text { Clr: SHF CTL FF2 } \\ & \text { Clr: X, D } 1 \end{aligned}$ |
| $\phi 3$ | Z L1 $\rightarrow$ X, Clr: $\mathrm{K}_{0}, \mathrm{RC}_{0}$ | $\mathrm{Z} \rightarrow \mathrm{x}$ (1) |
| $\emptyset 4$ | Clr: $\mathrm{Z} \quad \mathrm{K}_{1} \rightarrow \mathrm{~K}_{0}, \mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0}$ <br> If $K_{1}=0 \cdot \mathrm{RC}_{1} \neq 0$, (2) Clr: SHF CTL FF1, Set: W-Seq; If $\mathrm{RC}_{1}=0$, (2) CIr: SHF CTL FF1, Initiate Arithmetic Timing Chain, Set: Reload REQ FF and RC1-Seq. | (T6.4) Begin WSeq (page 4-184) or RC1-Seq (table 4-37, page 4-201). Clr: A (1) |
| $\emptyset 1$ | $\mathrm{X} \rightarrow \mathrm{Z} \quad$ Clr: $\mathrm{K}_{1}, \mathrm{RC}_{1}$, Reload FF <br> If RC1 or W-Seq set, go to Column B. If not, repeat this column. | $\mathrm{X} \oplus \mathrm{D} \rightarrow \mathrm{A}(1)$ |
|  | SLD Type 11 | Column B |
| $\emptyset 2$ | $\begin{aligned} & \mathrm{Clr}: \mathrm{X}, \mathrm{U}, \mathrm{~A}_{24} \\ & (\mathrm{RC} 0-1) \rightarrow \mathrm{RC}_{1} \end{aligned}$ | $\begin{aligned} & \text { Clr:SHF CTL FF2 } \\ & \text { Clr: X, D (1) } \end{aligned}$ |
| $\emptyset 3$ | $\begin{aligned} & \mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{Z}_{\mathrm{L} 1} \rightarrow \mathrm{X}, \mathrm{~A}_{23} \rightarrow \mathrm{~A}_{24} \rightarrow \mathrm{X}_{00} \\ & \text { Clr: } \mathrm{K}_{0}, \mathrm{RC}_{0} \end{aligned}$ | $\mathrm{Z} \rightarrow \mathrm{X}$ (1) |
| $\emptyset 4$ | Clr: Z, A $\quad \mathrm{K}_{1} \rightarrow \mathrm{~K}_{0}, \mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0}$ <br> If $\mathrm{K}_{1}=0 \cdot \mathrm{RC}_{1} \neq 0$, (2) Clr: SHF CTL FF1, Set: W-Seq; If $\mathrm{RC}_{1}=0$, (2) Clr: SHF CTL FF1, Initiate Arithmetic Timing Chain, Set Reload REQ FF and RC1-Seq | (T6.4) Begin WSeq (page 4-184) or RC1-Seq (table 4-37, page 4-201) Clr: A 1 |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A}, \mathrm{X} \rightarrow \mathrm{Z}$ Clr: $\mathrm{K}_{1}, \mathrm{RC}_{1}$, Reload FF <br> If RC1 or W -Seq set, go to Column B. <br> If not, repeat this column. | $\mathrm{X} \oplus \mathrm{D} \rightarrow \mathrm{A}(1)$ |

(1) Enable By Arithmetic Timing Chain.
(2) If $\mathrm{RC}_{1}=0 \cdot \mathrm{~K}_{1}=0$ at same time, reload operation (table 4-37, page 4-201) will occur first; and then W-Seq (page 4-184) will be set, completing shift instruction.

TABLE 4-31. $f=$ 06-1, Instruction Timing Chart

| DIV |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: X, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | $\begin{array}{ll} \text { Clr: } \mathrm{M} & \text { Initiate Memory } \\ \text { Clr: } \mathrm{X}, \mathrm{D}, \mathrm{~d} \end{array}$ |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z} 9-13 \rightarrow \mathrm{M}, \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ (d) |
| 1.4 |  | Clr: Z |
| 2.2 | Clr: P Strobe Memory | Strobe Memory |
| 2.3 | Adder $\longrightarrow P$ |  |
| 3.2 | Clr: X, D, F, M | Clr: X Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |
| 4.1 |  | $\overline{\mathrm{X}} \rightarrow \mathrm{D}$ (1) |
| 4.2 |  | Clr: X (1) |
| 4.3 |  | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |
| 4.4 | $\mathrm{Z}_{0}-4 \rightarrow \mathrm{~K}_{0}$ Clr: Type, Mode, CAT FF's | 1 |
| 5.1 | Enable: CAT FF's |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $M \neq 0+37$, Set: $M-$ Seq If $M=0+37$, Set: R-Seq | Set: R-Seq |

[^1]TABLE 4-31. $f=06-1$, Instruction Timing Chart (continued)

| DIV |  |  |
| :---: | :---: | :---: |
| Time | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S |
| 1.1 | $\mathrm{M} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | Initiate Memory | Initiate Memory |
| 2.2 | Strobe Memory |  |
| 3.2 | Clr: x (d) |  |
| 3.3 | $\mathrm{Z} \longrightarrow \mathrm{X}$ |  |
| 5.4 | Clr: R-Seq, If $\mathrm{K}_{0} \neq 0$, Set: SHF CTL FF1 | Clr: W-Seq |
| 6.1 | If $\mathrm{K}_{0}=0$, Set: NI or I/O-Seq Clr : $\mathrm{K}_{1}$ | Set: NI or I/O-Seq |
| 6.2 | If SHF CTL FF1 Set, Set: SHF CTL FF2, Begin DIV Shifting-Seq |  |
|  | DIV Shifting Sequences | Column B |
| $\emptyset 2$ | Clr: X, U ( $\left.\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| $\emptyset 3$ | $\mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{Z}_{\mathrm{L} 1} \rightarrow \mathrm{X}, \mathrm{~A}_{23} \longrightarrow \mathrm{X}_{00} \text { Clr: } \mathrm{K} 0$ Set: SHF CYC FF1 |  |
| $\emptyset 4$ | Clr : Z, A $\mathrm{K}_{1} \rightarrow \mathrm{~K}_{0}$ | Begin W-Seq (6.4) |
| $\emptyset 1$ | $\mathrm{U} \longrightarrow \mathrm{A}$ (1) Set: SHF CYC FF2 |  |
| ¢2 |  |  |
| $\emptyset 3$ | Clr: SHF CYC FF1 |  |
| $\phi 4$ | Clr: A (1) If $\mathrm{K}_{1}=0$, Clr: SHF CTL FF1, Set: W-Seq |  |
| $\emptyset 1$ | $\mathrm{U} \longrightarrow \mathrm{A}, \mathrm{Clr}: \mathrm{K}_{1}$ Clr: SHF CYC FF2 <br> If $\mathrm{X} \geq \overline{\mathrm{D}}:$ Adder $\rightarrow \mathrm{Z},+1 \longrightarrow \mathrm{~A}_{0}$ <br> If $\mathrm{X}<\overline{\mathrm{D}}: \mathrm{X} \longrightarrow \mathrm{Z}, 0 \rightarrow \mathrm{~A}_{00}$ <br> If W-Seq is set, go to Column B; if not, repeat this column |  |

(d) Don't-Care Condition
(1) May or may not occur due to race condition; has no effect on final result.

TABLE 4-32. $\mathrm{f}=$ 06-2, Instruction Timing Chart


TABLE 4-32. $f=$ 06-2, Instruction Timing Chart (continued)

| SCA |  |  |
| :---: | :---: | :---: |
| Time | Shift-Sequence | Column B |
| $\emptyset 2$ |  | Clr: SHF CTL FF2 |
| $\emptyset 3$ | $\begin{aligned} & \mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{~A}_{23} \rightarrow \mathrm{U}_{00}, \mathrm{Z}_{\mathrm{L} 1} \rightarrow \mathrm{X} \\ & \text { (Lower) (d) Clr: } \mathrm{K}_{0}, \mathrm{RC}_{0} \end{aligned}$ |  |
| $\phi 4$ | $\begin{aligned} & \text { Clr: A, Z @ } \mathrm{K}_{1} \rightarrow \mathrm{~K}_{0}, \mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0} \\ & \text { If } \mathrm{K}_{1}=0 \text {, Clr: SHF CTL FF1, Set: } \\ & \text { NI or I/O-Seq } \end{aligned}$ | Begin NI or I/O-Seq (T6.4) |
| $\not \chi^{\prime}$ | $\mathrm{U} \longrightarrow \mathrm{A}, \mathrm{X} \longrightarrow \mathrm{Z}$ (d) $\mathrm{Clr}: \mathrm{K}_{1}, \mathrm{RC}_{1}$ If $\mathrm{U}_{22} \neq \mathrm{U}_{23}$, Clr: SHF CTL FF1, Set: NI or I/O-Seq, go to Column B |  |

(d) Don't-Care Condition

TABLE 4-33. $\mathrm{f}=06$ - 3 , Instruction Timing Chart

| SCL |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time | I-Sequence |  | R -Sequence |  | W-Sequence |  |
| 6.4 | Clr: S, Z |  | Clr: S, Z |  | Clr: S |  |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ |  | $\mathrm{M} \longrightarrow \mathrm{S}$ |  | $\mathrm{M} \longrightarrow \mathrm{S}$ |  |
| 1.2 | $\begin{aligned} & \text { Clr: } \mathrm{X}, \mathrm{D} \\ & \text { Initiate Memory } \end{aligned}$ |  | Initiate Memory |  | Initiate Memory |  |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |  |  |  |
| 2.2 | Strobe Memory Clr: P |  | Strobe Memory |  |  |  |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |  |  |  |  |
| 3.2 | Clr: X, D, F, M |  | Clr: X (d) |  |  |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{1}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ |  | $\mathrm{Z} \rightarrow \mathrm{X}$ (d) |  |  |  |
| 4.4 | $\mathrm{Z}_{0}-4 \rightarrow \mathrm{~K}_{0} \text { Clr: Type, }$ Mode, CAT FF's |  |  |  |  |  |
| 5.1 | Enable: CAT FF's |  |  |  |  |  |
|  | If $\mathrm{Z}_{21}=\mathrm{Z}_{22}$ : |  |  | If $\mathrm{Z}_{21} \neq \mathrm{Z}_{22}$ : |  |  |
| 5.4 | Clr: I-Seq | Clr: R-Seq If $K_{0} \neq 0$, Set: SHF CTL FF1 |  | Clr: R-Seq |  | Clr: W-Seq |
| 6.1 | Set: R-Seq | $\begin{array}{\|l\|} \text { Clr: } \mathrm{K}_{1} \\ \text { If } \mathrm{K}_{0}=0 \text {, Set: NI } \\ \text { or I/O-Seq } \\ \hline \end{array}$ |  | Set: W-Seq |  | Set: NI or I/O-Seq |
| 6.2 | If SHF CTL FF1 Set, Set: SHF CTL FF2, Begin Shifting-Seq |  |  |  |  |  |

(d) Don't-Care Condition

TABLE 4-33. $f=$ 06-3, Instruction Timing Chart (continued)


TABLE 4-34. $\mathrm{f}=$ 06-4, Instruction Timing Chart

| SCR, SAR, SXR, SLR |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \rightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \rightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |  |
| 2.3 | Adder $\longrightarrow$ P |  |  |
| 3.2 | Clr : X, D, F, M | Clr: X |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |  |
| 4.4 | $\mathrm{Z}_{0-4} \rightarrow \mathrm{~K}_{0} \text { Clr: }$ <br> Type, Mode, CAT FF's |  |  |
| 5.1 | Enable: Type, Mode, CAT FF'S |  |  |
| 5.4 | Clr: I-Seq <br> If Type $0 \mathrm{X} \cdot \mathrm{K}_{0} \neq 0$, <br> Set: SHF CTL FF1 | Clr: R-Seq If $\mathrm{K}_{0} \neq 0$, Set: SHF CTL FF1 | Clr: W-Seq |
| 6.1 | Clr: $\mathrm{K}_{1}$ <br> If Type $0 X \cdot K_{0}=0$, <br> Set: NI or I/O-Seq <br> If Type 1X, Set: R-Seq | Clr: K <br> If $\mathrm{K}_{0}=0$ : Set: <br> NI or I/O-Seq | Set: NI or I/O-Seq |
| 6.2 | If SHF CTL FF1 Set, Set: SHF CTL FF2, Begin Shift-Seq | If SHF CTL FF1 Set, Set: SHF CTL FF2, Begin Shift-Seq |  |

TABLE 4-34. $f=06-4$, Instruction Timing Chart (continued)

| SHR Shift-Sequences |  |  |
| :---: | :---: | :---: |
| Time | SCR Type 00 | Column B |
| $\emptyset 2$ | Clr: U, A $24\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| $\emptyset 3$ | $\mathrm{A}_{\mathrm{R} 1} \rightarrow \mathrm{U}, \mathrm{A} 00 \rightarrow \mathrm{~A} 24 \rightarrow \mathrm{U}_{23}$ Clr $: \mathrm{K}_{0}$ |  |
| $\emptyset 4$ | Clr: A $\mathrm{K}_{1} \rightarrow \mathrm{~K}_{0} \quad$ If $\mathrm{K}_{1}=0$, Clr: SHF CTL FF1, Set: NI or I/O-Seq | Begin NI or I/O-Seq (T6.4) |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A}$ Clr: $\mathrm{K}_{1}$ If NI or I/O-Seq set, go go Column B; if not, repeat this column |  |
|  | SAR Type 01 | Column B |
| ¢2 | Clr: $\mathrm{U}\left(\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| ¢3 | $\mathrm{A}_{\mathrm{R} 1} \rightarrow \mathrm{U} \quad$ Clr $: \mathrm{K}_{0}$ |  |
| $\emptyset 4$ | Clr: $\mathrm{A} \mathrm{K}_{1} \rightarrow \mathrm{~K}_{0} \quad$ If $\mathrm{K}_{1}=0, \mathrm{Clr}: \mathrm{SHF}$ CTL FF1, Set: NI or I/O-Seq | $\begin{aligned} & \text { Begin NI or I/O-Seq } \\ & \text { (T6.4) } \end{aligned}$ |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A}$ Clr: $\mathrm{K}_{1}$ If NI or I/O-Seq set, go to Column B; if not, repeat this column |  |
|  | SXR Type 10 | Column B |
| $\emptyset 2$ | Clr: X, A $24\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K} 1$ | Clr : SHF CTL FF2 |
| $\emptyset 3$ | $\mathrm{Z}_{\mathrm{R} 1} \rightarrow \mathrm{X}, \mathrm{Z}_{00} \rightarrow \mathrm{~A}_{24} \mathrm{Clr}: \mathrm{K}_{0}$ |  |
| ¢4 | Clr: Z $\mathrm{K}_{1} \rightarrow \mathrm{~K}_{0} \quad$ If $\mathrm{K}_{1}=\mathrm{K}_{0}$, <br> Clr: SHF CTL FF1, Set : W-Seq | Begin W-Seq (T6.4) |
| $\emptyset 1$ | $\mathrm{X} \longrightarrow \mathrm{Z} \quad$ Clr: $\mathrm{K}_{1} \quad$ If W -Seq set, go to Column B, if not, repeat this column |  |

TABLE 4-34. $\mathrm{f}=06$-4, Instruction Timing Chart (continued)

| SHR Shift-Sequences |  |  |
| :---: | :---: | :---: |
| Time | SLR Type 11 | Column B |
| $\emptyset 2$ | Clr: X, U, A24 ( $\left.\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| $\emptyset 3$ | $\begin{aligned} & \mathrm{A}_{\mathrm{R} 1} \rightarrow \mathrm{U}, \mathrm{Z}_{\mathrm{R} 1} \longrightarrow \mathrm{X}, \mathrm{Z}_{00} \rightarrow \mathrm{~A}_{24} \longrightarrow \mathrm{U}_{23} \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ |  |
| $\phi 4$ | $\mathrm{Clr}: \mathrm{A}, \mathrm{Z} \quad \mathrm{~K}_{1} \longrightarrow \mathrm{~K}_{0}$ <br> If $K_{1}=0$, Clr: SHF CTL FF1, Set: W-Seq | Begin W-Seq (T6.4) |
| $\emptyset 1$ | $\mathrm{U} \rightarrow \mathrm{A}, \mathrm{X} \rightarrow \mathrm{Z}, \mathrm{Clr}: \mathrm{K}_{1}$ If W -Seq set, go to Column B; if not, repeat this column |  |

TABLE 4-35. $f=$ 06-5, Instruction Timing Chart

| MUL |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |  |
| 2.3 | Adder $\longrightarrow P$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-18 \longrightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \longrightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |  |
| 4.1 |  | $\mathrm{X} \longrightarrow \mathrm{D}$ |  |
| 4.4 | $\mathrm{Z}_{0}-4 \rightarrow \mathrm{~K}_{0} \text { Clr: }$ <br> Type, Mode, CAT FF's |  |  |
| 5.1 | Enable: CAT FF's |  |  |
| 5.4 | Clr : I-Seq | Clr: R-Seq <br> If $K_{0} \neq 0$, Set: <br> SHF CTL FF1 <br> If $\mathrm{A}_{00}=0$, <br> Clr: Z | Clr: W-Seq |
| 6.1 | Set: R-Seq | $\begin{aligned} & \text { Clr: } \mathrm{K}_{1} \text { If } \mathrm{K}_{0}=0, \\ & \text { Set: NI or I/O-Seq } \end{aligned}$ | Set: NI or I/O-Seq |
| 6.2 |  | If SHF CTL FF1 <br> Set, Set: SHF CTL <br> FF2, Begin MUL Shift-Seq |  |

TABLE 4-35. $f=06-5$, Instruction Timing Chart (continued)

| MUL |  |  |
| :---: | :---: | :---: |
| Time | MUL Shifting Sequence | Column B |
| ¢2 | Clr: $\mathrm{X}, \mathrm{U} \quad\left(\mathrm{K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ | Clr: SHF CTL FF2 |
| $\not{ }^{\prime}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{R} 1} \rightarrow \mathrm{U}, \mathrm{Z}_{\mathrm{R} 1} \rightarrow \mathrm{X}, \mathrm{Z}_{00} \rightarrow \mathrm{U}_{23} \\ & \text { Clr: } \mathrm{K}_{0} \quad \text { Set: SHF CYC FF } 1 \end{aligned}$ |  |
| ¢4 | Clr: Z, A $\mathrm{K}_{1} \longrightarrow \mathrm{~K}_{0}$ | $\begin{array}{\|l} \hline \text { Begin W-Seq } \\ \text { (T6.4) (table 4-31, } \\ \text { page 4-188) } \end{array}$ |
| ø1 | $\mathrm{U} \rightarrow \mathrm{A}(1)$ Set: SHF CYC FF2 |  |
| ¢2 |  |  |
| ø3 | Clr: SHF CYC FF1 |  |
| ¢4 | Clr: A (1) If $\mathrm{K}_{1}=0$, Clr: SHF CTL FF1, Set: W-Seq |  |
| $\not \chi_{1}$ | $\mathrm{U} \longrightarrow \mathrm{A}$ Clr: $\mathrm{K}_{1} \quad$ Clr: SHF CYC FF2 <br> If $\mathrm{U}_{00}+\mathrm{K}_{0}=0, \mathrm{X} \longrightarrow \mathrm{Z}$ <br> If $U_{00}=1 \cdot \mathrm{~K}_{0} \neq 0$, Adder $\longrightarrow \mathrm{Z}$ <br> If W -Seq is set, go to Column B; if not, repeat this column. |  |

(1) May or may not occur, due to race condition; has no effect on final result.

TABLE 4-36. $f=$ 06-6, Instruction Timing Chart

| SUD |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Time | I-Sequence |  | R -Sequence |  | W-Sequence |
| 6.4 | Clr: S, Z |  | Clr: S, Z |  | Clr: S, BT FF |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ |  | $\mathrm{M} \rightarrow \mathrm{S}$ |  | $\mathrm{M} \longrightarrow \mathrm{S}$ |
| 1.2 | Clr: X, D <br> Initiate Memory |  | Initiate Memory |  | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |  |  |  |
| 2.2 | Strobe Memory Clr: P |  | Strobe Memory |  |  |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |  |  |  |
| 3.2 | Clr: X, D, F, M |  | Clr X |  |  |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0}, \text { INIT SUD FF } \end{aligned}$ |  | $\mathrm{Z} \longrightarrow \mathrm{X}$ |  |  |
|  | If $\mathrm{RC}_{0}=0$ : |  |  | If $\mathrm{RC}_{0} \neq 0$ : |  |
| 4.2 | Initiate Arithmetic Timing Chain |  |  |  |  |
| 4.4 | $\mathrm{Z}_{0}-4 \rightarrow \mathrm{~K}_{0},$ <br> Clr: Type, <br> Mode, CAT FF'S |  |  |  |  |
| 5.1 | $\begin{aligned} & \text { Enable CAT } \\ & \mathrm{FF}^{\prime} \mathrm{S} \end{aligned}$ | $\overline{\mathrm{x}} \longrightarrow \mathrm{D}$ (1) |  |  |  |
| 5.2 |  | Clr: X (1) |  |  |  |
| 5.3 |  | $\begin{aligned} & \mathrm{A} \longrightarrow \mathrm{X}(1) \\ & \mathrm{REL} R E Q \end{aligned}$ |  |  |  |

(1) Enabled by Arithmetic Timing Chain

TABLE 4-36. $f=06-6$, Instruction Timing Chart (continued)

| SUD |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Time | I-Sequence | R -Sequence |  | W-Sequence |
| 5.4 | Clr: I-Seq | If $\mathrm{RC}_{0}=0$ : | If $\mathrm{RC}_{0} \neq 0$ : |  |
|  |  | $\begin{aligned} & \text { Clr: R-Seq } \\ & \text { Clr: A (1) } \end{aligned}$ | Clr: R-Seq If $\left(\mathrm{A}_{23}=\mathrm{A}_{24}\right)+$ (INIT SUD FF $\mathrm{Clr}) \cdot\left(\mathrm{A}_{23} \neq\right.$ A24), Set: SHF CTL FF1 | Clr: W-Seq |
| 6.1 | Set: R-Seq <br> If $\mathrm{RC}_{0}=0$, <br> Set: INIT <br> SUD FF | $\begin{array}{\|l\|l} \text { Set: RC1-Seq } \\ \overline{\mathrm{D}} \longrightarrow \mathrm{~A}(1) \end{array}$ | Clr: $\mathrm{RC}_{1}$ <br> If $\mathrm{A}_{23} \neq \mathrm{A}_{24}$ : <br> Set NI or I/O- <br> Seq | Set: NI or I/O-Seq |
| 6.2 |  |  | If SHF CTL FF1 <br> Set, Set: SHF CTL FF2, Begin Shift-Seq |  |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-36. $\mathrm{f}=06-6$, Instruction Timing Chart (continued)

| SUD |  |  |
| :---: | :---: | :---: |
| Time | SUD Shifting-Sequence |  |
| $\emptyset 2$ | Clr: X, U, A $24(\mathrm{RC} 0-1) \rightarrow \mathrm{RC}_{1} \quad\left(\mathrm{~K}_{0}-1\right) \rightarrow \mathrm{K}_{1}$ (d) |  |
| $\emptyset 3$ | $\mathrm{A}_{\mathrm{L} 1} \rightarrow \mathrm{U}, \mathrm{A}_{23} \rightarrow \mathrm{~A}_{24}, \mathrm{Z} \rightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ Set: SHF CYC FF1 Clr: RC0 and INIT SUD FF If $A_{22} \neq \mathrm{A}_{23}$, Set: BITS DIFF FF |  |
| $\emptyset 4$ | Clr: Z, A $\mathrm{RC}_{1} \rightarrow \mathrm{RC}_{0} \quad \mathrm{~K}_{1} \rightarrow \mathrm{~K}_{0}$ (d) |  |
| ¢1 | $\mathrm{U} \rightarrow \mathrm{A}$ (2) Set: SHF CYC FF2 Clr: Reload FF |  |
| ¢2 |  |  |
| $\not{ }^{\prime}$ | Clr: SHF CYC FF1 |  |
| $\emptyset 4$ | Clr: A (2) If $\mathrm{RC}_{1}=0$, Set: RC1-Seq, Set: REL REQ FF, Clr: SHF CTL FF1, Initiate Arithmetic Timing Chain If BITS DIFF FF Set and RC1 $\neq 0$, Set: W-Seq |  |
| $\not \chi^{\prime}$ | $\mathrm{U} \rightarrow \mathrm{A}, ~ A d d e r \rightarrow \mathrm{Z}$ Clr: RC1, SHF CYC FF2 <br> If BITS DIFF FF Set, Clr: SHF CTL FF1 <br> If neither RC1-Seq nor W-Seq was set at $\emptyset 4$, repeat shift-seq ( $\varnothing 2$ ) |  |
|  | If W-Seq Set: | If RC1-Seq Set: |
| $\emptyset 2$ | Clr: SHF CTL FF2 | $\begin{aligned} & \text { Clr: SHF CTL FF2 } \\ & \text { Clr: X, D (1) } \end{aligned}$ |
| $\emptyset 3$ | Clr: BITS DIFF FF | Clr: BITS DIFF FF $\quad \mathrm{Z} \rightarrow \mathrm{X}$ (1) |
| $\emptyset 4$ | Go To W-Seq, Time 6.4 (Page 4-198) | Clr: A (1) RC1-Seq begins at Time 6.4 (table 4-37, page 4-201) |
| $\emptyset 1$ |  | $X \oplus D \rightarrow A(1)$ |

(1) Enabled by Arithmetic Timing Chain
(2) May or may not occur due to race condition. Has no effect on final result.
(d) Don ${ }^{\text {P }}$-Care Condition

TABLE 4-37. Reload Sequences, Instruction Timing Chart

| Time | RC1-Sequence | RC2-Sequence | WC-Sequence |
| :---: | :---: | :---: | :---: |
| 6.4 | Clr : S, Z $40 \rightarrow$ S | Clr: Z | Clr : S, Z 40 ${ }^{\text {S }}$ S |
| 1.1 |  | $41 \rightarrow$ S | Adder $\longrightarrow$ Z |
| 1.2 | Initiate Memory | Initiate Memory | Initiate Memory |
| 1.4 | Set: Reload FF (1) |  |  |
| 2.2 | Strobe Memory Clr: REL REQ FF (2) | Strobe Memory |  |
| 3.2 | Clr: X, D | Clr: X, D | Clr: D |
| 3.3 | $\mathrm{Z} \rightarrow \mathrm{X}$ | $\mathrm{Z} \rightarrow \mathrm{X}$ |  |
| 3.4 |  | Inhibit Write |  |
| 4.3 | If $\mathrm{Z}_{14}-20 \neq 0$, Clr: $\mathrm{RC}_{0}$ Set: $\mathrm{D}_{14}-23$ | $\begin{aligned} & \text { Clr: } \mathrm{RC}_{0} \\ & \text { Set } \mathrm{D}_{14}-23 \end{aligned}$ |  |
| 4.4 | $\begin{aligned} & \text { If } \mathrm{Z}_{14}-20 \neq 0, \\ & \mathrm{Z}_{21}-23 \rightarrow \mathrm{RC}_{0}-4 \end{aligned}$ | If $Z_{14-20}=0$, Set Buffer TERM FF $\mathrm{Z}_{21-23} \rightarrow \mathrm{RC}_{2}{ }_{2-4}$ | . |
| 5.4 | Clr: RC1-Seq | Clr: RC2-Seq | Clr: WC-Seq |
| 6.1 | If $\mathrm{Z}_{14}-20 \neq 0$, <br> Set: WC-Seq <br> If $Z_{14-20}=0$, <br> Set: RC2-Seq | If Buffer Terminate, Set: R/W-Seq (table 4-38, page 4-202) If Not Buffer Term, Set: WC-Seq | Set: R/W-Seq |

(1) FF may set as late as T2.2, depending on T23 waveshape.
(2) FF may set as late as T3.2, depending on Reload FF.

TABLE 4-38. R/W Sequence, Instruction Timing Charts

| Time | SUD (SCD, SAD, SXD, SLD) |  |  | SUD |
| :---: | :---: | :---: | :---: | :---: |
| 6.4 | Clr: X, Z |  |  |  |
| 1.1 | Adder $\longrightarrow$ S |  |  |  |
| 1.2 | Initiate Memory |  |  |  |
| 2.2 | Strobe Memory If $\mathrm{RC}_{0}=0+\mathrm{BT}, \mathrm{Clr}$ : X |  |  | Strobe Memory |
| 2.3 | If $\mathrm{RC}_{0}=0+\mathrm{BT}, \overline{\mathrm{K}}_{0} \rightarrow \mathrm{X}_{0}-4$, Set: $\mathrm{X}_{5}-23$ |  |  |  |
| 3.2 | Initiate Arithmetic Timing Chain, Clr: D |  |  |  |
|  | If $\mathrm{RC}_{0} \neq 0 \cdot \overline{\mathrm{BT}}, \mathrm{Clr}: \mathrm{X}$ |  |  | Clr: X |
| 3.3 | If $\mathrm{RC} 0 \neq 0 \cdot \overline{\mathrm{BT}}, \mathrm{Z} \rightarrow \mathrm{X}$ |  |  | $\mathrm{Z} \rightarrow \mathrm{X}$ |
| 4.1 | $\begin{aligned} & \text { If } \mathrm{RC}_{0} \neq 0 \cdot \overline{\mathrm{BT}}, \overline{\mathrm{X}} \longrightarrow \mathrm{D}(1) \\ & \text { If } \mathrm{RC}_{0}=0+\mathrm{BT}, \mathrm{X} \rightarrow \mathrm{D}(1) \end{aligned}$ |  |  | $\overline{\mathrm{X}} \rightarrow \mathrm{D}(1)$ |
| 4.2 | Clr: X (1) |  |  |  |
| 4.3 | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |  |  |  |
| 4.4 | Clr: A (1) |  |  |  |
| 5.1 | $\overline{\mathrm{D}} \rightarrow \mathrm{A}$ (1) |  |  |  |
| 5.2 | Clr: D |  |  |  |
| 5.4 | $\begin{aligned} & \text { If }\left(\mathrm{K}_{0}=0\right)+ \\ & (\mathrm{RC} 0=0)+(\mathrm{BT}), \\ & \text { Set: SHF CTL FF1 } \end{aligned}$ | $\begin{aligned} & \text { If }\left(\mathrm{K}_{0} \neq 0\right) \cdot \\ & (\mathrm{RC} 0 \neq 0) \cdot \overline{(\mathrm{BT})} \\ & \text { Set: SHF CTL } \\ & \text { FF } 1 \\ & \text { Clr: } \mathrm{Z}, \mathrm{R} / \mathrm{W}-\text { Seq } \\ & \mathrm{X} \longrightarrow \mathrm{Z} \end{aligned}$ |  | $\begin{aligned} & 0 \neq 0) \cdot \overline{\mathrm{BT}} \cdot(\mathrm{INIT} \\ & \left.\mathrm{F} \text { Set }+\mathrm{A} 23=\mathrm{A}_{2} 4\right), \\ & \text { HF CTL FF1 } \end{aligned}$ |

(1) Enabled by Arithmetic Timing Chain

TABLE 4-38. R/W Sequence, Instruction Timing Chart (continued)


TABLE 4-39. $\mathrm{f}=07$, Instruction Timing Chart

| EXF |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | R -Sequence |
| 6.4 | Clr: S, Z | Clr: Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ |  |
| 1.2 | Clr: X, D Initiate Memory | Clr: Acknowledge $\mathrm{FF}^{\prime} \mathrm{S}$ Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |
| 3.2 | Clr: X, D, F, M | Clr: X, C Clr: D (d) |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z} 19-23 \longrightarrow \mathrm{~F}, \quad \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \longrightarrow \mathrm{X} \\ & \mathrm{Z} 0-7 \rightarrow \mathrm{C} \end{aligned}$ |
| 5.1 |  | If $M \neq 7$, Set: Appropriate I/O $\mathrm{FF}^{\mathbf{t}} \mathrm{S}$ If $\mathrm{M}=7$, Set/Clr: INTERRUPT ARM FF (2) |
| 5.4 | Clr: I-Seq | Clr: R-Seq |
| 6.1 | Set: R-Seq | Set: NI or I/O-Seq |
| 6.3 |  | Set: Enable ACK FF(1) |

(1) Cleared after $4 \mu \mathrm{sec}$; acknowledge signal is sent to I/O device during this $4-\mu$ sec period.
(2) If $M=1$, Set: TCU Output Acknowledge FF

If $M=2$ and $Z_{7}=1$, Set: External Function $F F$
If $M=2$ and $Z_{8}=1$, Set: PTU Lockout $F F$
If $\mathrm{M}=2$ and $\mathrm{Z} 9=1$, Set: PTU Output FF
If $M=2$ and $Z_{10}=1$, Set PTU Input FF
If $M=3$, Set: PCU Output Acknowledge FF
If $M=4$, Set: Aux CMPTR Output Acknowledge FF
If $M=6$, Set: Aux CMPTR Input Acknowledge $F F$
If $\mathrm{M}=7, \mathrm{C}_{6}=1$, and $\mathrm{C}_{7}=1$, Set: INT ARM FF
If $\mathrm{M}=7, \mathrm{C}_{5}=1, \mathrm{C}_{6}=0$, and $\mathrm{C}_{7}=1, \mathrm{Clr}$ : INT ARM FF
(d) Don't-Care Condition

TABLE 4-40. $f=10$, Instruction Timing Chart

| CLR |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: X, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ (Instruction Address) | $\xrightarrow[\text { Adder }]{\mathrm{M} \longrightarrow \mathrm{Z}}$ | Adder $\longrightarrow$ S |
| 1.2 | Clr: X, D <br> Initiate Memory | Clr: X, D <br> Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |  |
| 2.3 | Adder $\rightarrow$ P |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X | Clr: D (d) |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-14 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |  |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |  |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M} \end{aligned}$ |  |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq | Clr: W-Seq |
| 6.1 | If $M=0$, Set: $W-S e q$ <br> If $M \neq 0$, Set: $M-$ Seq | Set: W-Seq | Set: NI or I/O-Seq |

(d) Don't-Care Condition

TABLE 4-41. $f=12$, Instruction Timing Chart

| STR |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\begin{aligned} & \mathrm{M} \longrightarrow \mathrm{~S}, \\ & \text { Adder } \longrightarrow \mathrm{Z} \end{aligned}$ | Adder $\rightarrow$ S |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Clr: X <br> Initiate Memory |
| 1.3 | $\mathrm{P} \rightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ | $\mathrm{A} \rightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ | $\mathrm{X} \longrightarrow \mathrm{Z}$ |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |  |
| 2.3 | Adder $\longrightarrow$ P |  |  |
| 3.2 | Clr : X, D, F, M | Clr : X | Clr: D @ |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \longrightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \longrightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |  |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |  |
| 4.3 | $\begin{aligned} & \text { If } Z_{M}=37, B \rightarrow X, \\ & Z_{9}-13 \rightarrow M \end{aligned}$ |  |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq | Clr: W-Seq |
| 6.1 | If $\mathrm{M}=0$, Set: W-Seq <br> If $M \neq 0$, Set: $M-$ Seq | Set: W-Seq | Set: NI or I/O-Seq |
|  |  |  |  |

(d) Don't-Care Condition

TABLE 4-42. $f=13$, Instruction Timing Chart

| RPA |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\begin{aligned} & \mathrm{M} \longrightarrow \mathrm{~S} \\ & \text { Adder } \longrightarrow \mathrm{Z} \end{aligned}$ | Adder $\longrightarrow$ S |
| 1.2 | Clr: X, D <br> Initiate Memory | Clr: X, D <br> Initiate Memory | Clr: X <br> Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ | $\mathrm{A} \longrightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \longrightarrow \mathrm{D}$ | $\mathrm{X}_{0}-13 \longrightarrow \mathrm{Z}$ |
| 2.2 | Strobe Memory <br> Clr: P | Strobe Memory | Strobe Memory <br> (Upper 10) |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X | Clr: D (d) |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F} \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |  |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \longrightarrow \mathrm{D}$ |  |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |  |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M} \end{aligned}$ |  |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq | Clr: W-Seq |
| 6.1 | If $\mathrm{M}=0$, Set: W -Seq <br> If $M \neq 0$, Set: M -Seq | Set: W-Seq | Set: NI or I/O-Seq |

## (d) Don't-Care Condition

TABLE 4-43. $f=14$, Instruction Timing Chart

| TRU |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: X, D Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X} \longrightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr : P | Strobe Memory |
| 2.3 | Adder $\longrightarrow$ P |  |
| 3.2 | Clr: X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}_{2}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X} \\ & \mathrm{Z}_{9}-13 \rightarrow \mathrm{M} \end{aligned}$ |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $M=0$, Set: NI or I/O-Seq If $M \neq 0$, Set: $M-S e q$ | Set: NI or I/O-Seq |
| 6.2 | If $\mathrm{M}=0, \mathrm{Clr}$ : P | Clr: P |
| 6.3 | If $\mathrm{M}=0$, Adder $\rightarrow P$ | Adder $\longrightarrow \mathrm{P}$ |

TABLE 4-44. $f=15$, Instruction Timing Chart

(1) Skip FF cleared every T6.4 regardless of sequence type.

TABLE 4-45. $f=16$, Instruction Timing Chart


TABLE 4-46. $f=17$, Instruction Timing Chart

| SWC |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\mathrm{M} \rightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: $\mathrm{X}, \mathrm{D}, \mathrm{M}$ Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{9}-13 \rightarrow \mathrm{M}$ (1) |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |
| 2.3 | Adder $\rightarrow$ P |  |
| 3.2 | Clr: X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M}$ <br> If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}$ |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $Z_{M}=0+37$, Set: R-Seq <br> If $Z_{M} \neq 0+37$, Set: $M-$ Seq | Set: R-Seq |

(1) If $M=0$, check bit $14-20$ which is a word count of 1778 If $\mathrm{M} \neq 0$, check bit $14-21$ which is a word count of 3778

TABLE 4-46. $f=17$, Instruction Timing Chart (continued)

| SWC |  |  |
| :---: | :---: | :---: |
| Time | R -Sequence |  |
| 6.4 | Clr: S, Z, Skip FF |  |
| 1.1 | Adder $\longrightarrow$ S |  |
| 1.2 | Initiate Memory |  |
| 2.2 | Strobe Memory |  |
| 3.2 | Clr: X Clr: D (d) |  |
| 3.3 | $\mathrm{Z} \rightarrow \mathrm{X}$ |  |
|  | If $\mathrm{Z}_{\mathrm{WC}}$ (1) $\neq 0$ : | If $Z_{W C}(1)=0$ : |
| 4.4 |  | Set: Skip FF |
| 5.2 |  | Clr : X, D |
| 5.3 |  | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |
| 5.4 | Clr: R-Seq | Clr: R-Seq |
| 6.1 | Set: NI or I/O-Seq | Set: NI or I/O-Seq |
| 6.2 |  | Clr: P |
| 6.3 |  | Adder $\longrightarrow \mathrm{P}$ |
|  |  |  |
|  |  |  |
|  |  |  |

(1) If $\mathrm{M}=0$, check bit $14-20$ which is a word count of 1778 If $M \neq 0$, check bit $14-20$ which is a word count of 3778
(d) Don't-Care Condition

TABLE 4-47. $f=20$, Instruction Timing Chart


TABLE 4-47. $f=20$, Instruction Timing Chart (continued)

(1) Enabled By Arithmetic Timing Chain
(d) Don't-Care Condition

TABLE 4-48. $\mathrm{f}=21$, Instruction Timing Chart


TABLE 4-49. $f=22$, Instruction Timing Chart


TABLE 4-49. $f=22$, Instruction Timing Chart (continued)

| ADO |  |  |
| :---: | :---: | :---: |
| Time | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | Clr: Z |
| 1.1 | Adder $\rightarrow$ S | Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Initiate Memory | Initiate Memory |
| 2.2 | Strobe Memory |  |
| 3.2 | Clr : X, D | Clr: D (d) |
| 3.3 | $\mathrm{Z} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ |  |
| 5.4 | Clr: R-Seq | Clr: W-Seq |
| 6.1 | Set: W-Seq | Set: NI or I/O-Seq |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

(d) Don't-Care Condition

TABLE 4-50. $f=23$, Instruction Timing Chart


TABLE 4-50. $f=23$, Instruction Timing Chart (continued)

(d) Don't-Care Condition

TABLE 4-51. $f=24$, Instruction Timing Chart

| RCA |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: X, D Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr : P | Strobe Memory |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |
| 3.2 | Clr : X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \longrightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | Z0-13 $\rightarrow$ X |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}, \\ & \mathrm{Z} 9-13 \rightarrow \mathrm{M} \end{aligned}$ |  |
| 5.3 | Set: RCA FF | Set: RCA FF |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $M=0$, Set: $R-S e q$ <br> If $M \neq 0$, Set: $M-$ Seq | Set: R-Seq |
|  |  | $\cdots$ |

TABLE 4-51. $f=24$, Instruction Timing Chart (continued)

(d) Don't-Care Condition

TABLE 4-52. $f=25$, Instruction Timing Chart

| ERC |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: X, D Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |
| 2.3 | Adder $\longrightarrow$ P |  |
| 3.2 | Clr: X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M} \end{aligned}$ |  |
| 5.3 | Clr: RCA FF | Clr: RCA FF |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $M=0$, Set: $R-S e q$ <br> If $M \neq 0$, Set: $M-$ Seq | Set: R-Seq |

TABLE 4-52. $f=25$, Instruction Timing Chart (continued)

| ERC |  |  |
| :---: | :---: | :---: |
| Time | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z, $\quad 40 \rightarrow$ S | Clr: S |
| 1.1 |  | Adder $\longrightarrow$ S |
| 1.2 | Initiate Memory | Initiate Memory |
| 2.2 | Strobe Memory |  |
| 3.2 |  | Clr: D © |
| 5.3 | Clr: RCA FF | Clr: RCA FF |
| 5.4 | Clr: R-Seq | Clr: W-Seq |
| 6.1 | Set: W-Seq | Set: NI or I/O-Seq |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

(d) Don't-Care Condition

TABLE 4-53. $f=26$, Instruction Timing Chart

| STX, SRC |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: X, D, M Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{9}-13 \rightarrow \mathrm{M}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |
| 2.3 | Adder $\rightarrow \mathrm{P}$ |  |
| 3.2 | Clr: $\mathrm{X}, \mathrm{D}, \mathrm{F}, \mathrm{M}$ | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | If $Z_{M}=0+37, Z_{9}-13 \longrightarrow M$ <br> If $Z_{M}=37, B \rightarrow X$ |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $Z_{M}=0+37$, Set: $R-$ Seq <br> If $Z_{M}=0+37$, Set: $M-$ Seq | Set: R-Seq |

TABLE 4-53. $f=26$, Instruction Timing Chart (continued)

| STX, SRC |  |  |
| :---: | :---: | :---: |
| Time | R -Sequence | W-Sequence |
| 6.4 | Clr: S, Z | $\begin{aligned} & \text { Clr: } \mathrm{S} \\ & \text { If } \mathrm{M}=0, \mathrm{Clr}: \mathrm{Z} \end{aligned}$ |
| 1.1 | $\mathrm{M} \rightarrow \mathrm{S}$ | Adder $\longrightarrow S$ <br> If $\mathrm{M}=0, \mathrm{RC}_{0} \rightarrow \mathrm{Z}_{0}-4$ |
| 1.2 | Initiate Memory | Initiate Memory |
| 2.2 | Strobe Memory |  |
| 3.2 |  | Clr: D (d) |
| 5.4 | Clr: R-Seq | Clr: W-Seq |
| 6.1 | Set: W-Seq | Set: NI or I/O-Seq |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

(d) Don't-Care Condition

TABLE 4-54. $f=27$, Instruction Timing Chart

| LDX, LRC |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\mathrm{M} \rightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | $\begin{aligned} & \text { Clr: X, D, M } \\ & \text { Initiate Memory } \end{aligned}$ |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \rightarrow \mathrm{M} \end{aligned}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr : P | Strobe Memory |
| 2.3 | Adder $\longrightarrow P$ |  |
| 3.2 | Clr: X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | If $\mathrm{Z}_{\mathrm{M}}=0+37, \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M}$ If $Z_{M}=37, B \longrightarrow X$ |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $Z_{M}=0+37$, Set: R-Seq <br> If $Z_{M}=0+37$, Set: $M-$ Seq | Set: R-Seq |

TABLE 4-54. $f=27$, Instruction Timing Chart (continued)

(1) If $\mathrm{M}=37$, IDX 37 and B-register will be loaded If $\mathrm{M}=0, \mathrm{RC}_{0}$ will be loaded

TABLE 4-55. $f=30$, Instruction Timing Chart

| CLA |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | R-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\begin{aligned} & \mathrm{M} \longrightarrow \mathrm{~S} \\ & \text { Adder } \end{aligned}$ | Adder $\longrightarrow$ S |
| 1.2 | Clr: X, D | Clr: X, D <br> Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z} 0-13 \longrightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory | Strobe Memory |
| 2.3 | Adder $\longrightarrow P$ |  |  |
| 3.2 | Clr: X, D, F, M | Clr: X | Clr: X, D Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{1} 4-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{1} 9-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |
| 4.1 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \\ & \mathrm{X}_{0}-8 \longrightarrow \mathrm{D} \end{aligned}$ |  | $\mathrm{X} \rightarrow \mathrm{D}$ (1) |
| 4.2 | $\begin{aligned} & \text { If } \mathrm{ZM}_{\mathrm{M}}=37 \text {, } \\ & \mathrm{Clr}: \mathrm{X}, \mathrm{M} \\ & \hline \end{aligned}$ |  | Clr: X (1) |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X}, \\ & \mathrm{Z} 9-13 \longrightarrow \mathrm{M} \end{aligned}$ |  | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |
| 4.4 |  |  | Clr: A (1) |
| 5.1 |  |  | $\mathrm{D} \rightarrow \mathrm{A}$ (1) |
| 5.4 | Clr: I-Seq | Clr: M-Seq | Clr: R-Seq |
| 6.1 | If $M=0$, Set: R-Seq <br> If $M \neq 0$, Set: $M-$ Seq | Set: R-Seq | Set: NI or I/O-Seq |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-56. $\mathrm{f}=31$, Instruction Timing Chart

| ADD |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | R -Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\mathrm{M} \longrightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ | Adder $\longrightarrow$ S |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \rightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \longrightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory | Strobe Memory |
| 2.3 | Adder $\longrightarrow P$ |  |  |
| 3.2 | Clr : X, D, M, M | Clr: X | Clr: X, D Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \\ & \hline \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |
| 4.1 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \\ & \mathrm{X}_{0}-8 \longrightarrow \mathrm{D} \end{aligned}$ |  | $\mathbf{X} \rightarrow$ D (1) |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{CLR}: \mathrm{X}, \mathrm{M}$ |  | Clr: X (1) |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \rightarrow \mathrm{M} \end{aligned}$ |  | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |
| 4.4 |  |  | Clr: A (1) |
| 5.4 | Clr: I-Seq | Clr: M-Seq | Clr: R-Seq |
| 6.1 | If $M=0$, Set: R-Seq <br> If $M \neq 0$, Set: $M-$ Seq | Set: R-Seq | Set: NI or I/O-Seq <br> Adder $\longrightarrow$ A |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-57. $f=32$, Instruction Timing Chart

| SUB |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | R -Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\mathrm{M} \rightarrow \mathrm{S}$ Adder $\rightarrow \mathrm{Z}$ | Adder $\rightarrow$ S |
| 1.2 | Clr: X, D | Clr: X, D | InitiateMemory |
|  | Initiate Memory | Initiate Memory |  |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory | Strobe Memory |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |  |
| 3.2 | Clr : X, D, F, M | Clr: X | Clr: X, D Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ | $\mathrm{Z} \longrightarrow \mathrm{X}$ |
| 4.1 | $\begin{aligned} & \text { If } Z_{M}=37, \\ & X_{0}-8 \rightarrow D \end{aligned}$ |  | $\overline{\mathbf{x}} \rightarrow \mathrm{D}$ (1) |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  | Clr: X (1) |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X} \\ & \mathrm{Z} 9-13 \rightarrow \mathrm{M} \end{aligned}$ |  | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |
| 4.4 |  |  | Clr: A 1 |
| 5.4 | Clr : I-Seq | Clr: M-Seq | Clr: R-Seq |
| 6.1 | If $M=0$, Set: R-Seq <br> If $M \neq 0$, Set: $M-S e q$ | Set: R-Seq | Set: NI or I/O-Seq <br> Adder $\longrightarrow \mathrm{A}$ |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-58. $f=33$, Instruction Timing Chart

| COM |  |  |
| :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \rightarrow \mathrm{S}$ | $\mathrm{M} \rightarrow \mathrm{S}$, Adder $\longrightarrow \mathrm{Z}$ |
| 1.2 | Clr: X, D Initiate Memory | Clr: X, D Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |
| 1.4 |  | Clr: Z |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |
| 2.2 | Strobe Memory Clr: P | Strobe Memory |
| 2.3 | Adder $\longrightarrow P$ |  |
| 3.2 | Clr: X, D, F, M | Clr: X |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \mathrm{Z}_{14}-18 \rightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  |
| 4.3 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X}$ |  |
|  | $\mathrm{Z}_{9}-13 \longrightarrow \mathrm{M}$ |  |
| 5.4 | Clr: I-Seq | Clr: M-Seq |
| 6.1 | If $M=0$, Set: $R-$ Seq <br> If $M \neq 0$, Set: $M-$ Seq | Set: R-Seq |

TABLE 4-58. $f=33$, Instruction Timing Chart (continued)

(1) Skip and Adder Equal $\mathrm{FF}^{\text {'s }}$ cleared every T6.4 regardless of sequence type

TABLE 4-59. $f=34$, Instruction Timing Chart

| LGA |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | R-Sequence |
| 6.4 | Clr: S, z | Clr: S, Z | Clr: S, Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\xrightarrow[\text { Adder }]{\mathrm{M} \longrightarrow \mathrm{~S}}$ | Adder $\longrightarrow$ S |
| 1.2 | Clr: X, D <br> Initiate Memory | Clr: X, D <br> Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \longrightarrow \mathrm{X},+1 \longrightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{x} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory | Strobe Memory |
| 2.3 | Adder $\longrightarrow \mathrm{P}$ |  |  |
| 3.2 | Clr : X, D, F, M | Clr: X | Clr: X, D, Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{14}-18 \rightarrow \mathrm{M}, \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | $\mathrm{Z}_{0}-13 \rightarrow \mathrm{X}$ | $\mathrm{Z} \rightarrow \mathrm{X}$ |
| 4.1 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \\ & \mathrm{X}_{0}-8 \longrightarrow \mathrm{D} \end{aligned}$ |  | $\mathrm{X} \rightarrow \mathrm{D}$ (1) |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  | Clr: X (1) |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \rightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \longrightarrow \mathrm{M} \end{aligned}$ |  | $\mathrm{A} \rightarrow \mathrm{X}$ (1) |
| 4.4 |  |  | Clr: A (1) |
| 5.1 5.4 | Clr: I-Seq | Clr: M-Seq | $\begin{aligned} & \mathrm{X} \oplus \mathrm{D} \longrightarrow \mathrm{~A}(1) \\ & \mathrm{Clr}: \mathrm{R}-\mathrm{Seq} \end{aligned}$ |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-59. $f=34$, Instruction Timing Chart (continued)

| LGA |  | M-Sequence | R-Sequence |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | Set: R-Seq | Set: NI or I/O-Seq |
| 6.1 | If $M=0$, Set: R-Seq <br> If $M \neq 0$, Set: M-Seq |  |  |

TABLE 4-60. $f=35$, Instruction Timing Chart

| LGM |  |  |  |
| :---: | :---: | :---: | :---: |
| Time | I-Sequence | M-Sequence | R -Sequence |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr : S,Z |
| 1.1 | $\mathrm{P} \longrightarrow \mathrm{S}$ | $\begin{aligned} & \mathrm{M} \rightarrow \mathrm{~S} \\ & \text { Adder } \longrightarrow \mathrm{Z} \end{aligned}$ | Adder $\longrightarrow$ S |
| 1.2 | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | $\mathrm{Clr}: \mathrm{X}, \mathrm{D}$ <br> Initiate Memory | Initiate Memory |
| 1.3 | $\mathrm{P} \rightarrow \mathrm{X},+1 \rightarrow \mathrm{D}$ | $\mathrm{Z}_{0}-13 \longrightarrow \mathrm{X}$ |  |
| 1.4 |  | Clr: Z |  |
| 2.1 |  | $\mathrm{X} \rightarrow \mathrm{D}$ |  |
| 2.2 | Strobe Memory Clr: P | Strobe Memory | Strobe Memory |
| 2.3 | Adder $\rightarrow$ P |  |  |
| 3.2 | Clr : X, D, F, M | Clr: X | Clr: X, D Initiate Arithmetic Timing Chain |
| 3.3 | $\begin{aligned} & \mathrm{Z}_{0}-13 \rightarrow \mathrm{X} \\ & \mathrm{Z}_{14}-18 \longrightarrow \mathrm{M} \\ & \mathrm{Z}_{19}-23 \rightarrow \mathrm{~F}, \\ & \mathrm{Clr}: \mathrm{K}_{0} \end{aligned}$ | Z0-13 $\rightarrow$ X | $\mathrm{Z} \longrightarrow \mathrm{X}$ |
| 4.1 | If $\mathrm{Z}_{\mathrm{M}}=37$, $\mathrm{X}_{0}-8 \rightarrow \mathrm{D}$ |  | $\begin{align*} & \overline{\mathrm{X}} \longrightarrow \mathrm{D}  \tag{1}\\ & \overline{\mathrm{~A}} \longrightarrow \mathrm{D} \\ & \hline \end{align*}$ |
| 4.2 | If $\mathrm{Z}_{\mathrm{M}}=37, \mathrm{Clr}: \mathrm{X}, \mathrm{M}$ |  | Clr: X (1) |
| 4.3 | $\begin{aligned} & \text { If } \mathrm{Z}_{\mathrm{M}}=37, \mathrm{~B} \longrightarrow \mathrm{X}, \\ & \mathrm{Z}_{9}-13 \rightarrow \mathrm{M} \end{aligned}$ |  | $\mathrm{A} \longrightarrow \mathrm{X}$ (1) |
| 4.4 |  |  | Clr: A (1) |
| $\begin{aligned} & 5.1 \\ & 5.4 \\ & 6.1 \end{aligned}$ | Clr: I-Seq <br> If $\mathrm{M}=0$, Set: $\mathrm{R}-$ Seq <br> If $\mathbf{M} \neq 0$, Set: M -Seq | $\begin{aligned} & \text { Clr: M-Seq } \\ & \text { Set: R-Seq } \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{D}} \rightarrow \mathrm{~A} \text { (1) } \\ & \text { Clr: R-Seq } \\ & \text { Set: NI or I/O-Seq } \end{aligned}$ |

(1) Enabled By Arithmetic Timing Chain

TABLE 4-61. $f=36$, Instruction Timing Chart

(1) Enabled By Arithmetic Timing Chain

TABLE 4-62. Interrupt Sequences, Instruction Timing Chart

| Time | RC1-Sequence | WC-Sequence | $\mathrm{RCI}_{\mathrm{N}^{-S}}$ - ${ }^{\text {duence }}$ |
| :---: | :---: | :---: | :---: |
| 6.4 | Clr: S, Z | Clr: S, Z | Clr: S, Z |
| 1.1 | $42 \rightarrow$ S | $\begin{aligned} & 42 \longrightarrow \mathrm{~S} \\ & \text { Adder } \longrightarrow \mathrm{Z} \end{aligned}$ | $43 \rightarrow$ S |
| 1.2 | Initiate Memory | Initiate Memory | Initiate Memory Clr: X, INT ARM FF |
| 1.3 |  | Clr: Appropriate Request-OneShot FF's | $\mathrm{P} \rightarrow \mathrm{X} \mathrm{Clr}:$ <br> Appropriate Request-One-Shot FF's |
| 2.1 |  |  | $\mathrm{X}_{0}-13 \rightarrow \mathrm{Z}$ |
| 2.2 | Strobe Memory |  | Clr: P Strobe <br> Memory (Upper 10) |
| 2.3 |  |  | $\mathrm{D} \rightarrow \mathrm{P}$ |
| 3.2 | Clr: X, D |  | Clr: D (d) |
| 3.3 | $\mathrm{Z} \rightarrow \mathrm{X}$ |  |  |
| 4.3 | If $Z_{14}-23 \neq 0$, Set: $D_{14}$-23, Force Borrow Enable FF (1) |  |  |
| 5.1 | ${\underset{\mathrm{If}}{\mathrm{Z}}}_{\mathrm{Z}}^{\mathrm{X}} \mathrm{D}-23=0,$ |  |  |
| 5.4 | Clr: RC1-Seq | Clr: WC-Seq | Clr : $\mathrm{RCI}^{\text {N }}$-Seq |
| 6.1 | If $\mathrm{Z}_{14}-23, \neq 0$, Set: WC-Seq, If Z14-23 = 0 , Set $\mathrm{RCI}_{\mathrm{N}}$-Seq | Set: NI or I/OSeq | Set: NI or I/O-Seq |
| (d) Don't-Care Condition |  |  |  |
|  |  |  |  |

## V - FUNCTIONAL SYMBOLS AND TERMS

4-22. LOGIC SYMBOLOGY. - The CP-818A/U Digital Data Computer contains many similar types of transistor circuits. These circuits are mounted on printed circuit cards that are identified by an $0 N$ number. The cards plug into chassis jacks that are arranged in a grid coordinate system on each chassis. The chassis map shows the correct card type for each jack.

The logic diagrams in Volume II contain symbols representing the various logic functions performed by the circuits. The shape of the symbol identifies the logic function. Information inside the symbol identifies the circuit type and location. Information outside the symbol gives wiring information and operating characteristics. The wiring information corresponds to that in the wire tabulations in Chapter 9, Volume III. Page xvii of Volume II also contains logic symbology diagrams.
a. Tagging Lines. - The three tagging lines inside the logic symbol serve the following purposes (see figure 4-81).

The top tagging line is a unique circuit identifier term. In all symbols except flip-flops, it consists of two digits, a letter, and two more digits. In flip-flop terms, the second digit is an X . The first two digits generally identify similar circuits. The letter identifies a functional group of circuits (see table 4-63, page 4-239). The last two digits generally indicate the circuit level. For example, the $93 V 02$ term drives the 93 V 03 term.

The second tagging line is the 0 N card type number.
The third tagging line is the chassis location of the card. The first digit is the logic chassis number. J designates a jack, and the following digits and letter designate the horizontal and vertical coordinates of the jack.


Figure 4-81. Tagging Lines

TABLE 4-63. Circuit Identifier Cross Reference

| Letter | Circuit |
| :--- | :--- |
| A | A-Register, Adder, A24 |
| B | B-Register, and Bootstrap Memory |
| C | C-Register, Master Clock and Distribution |
| D | D-Register |
| E | Unassigned |
| F | F-Register, Function Coding, Halt Circuits |
| G | Unassigned |
| H | Unassigned |
| I | Data Input, Address Input |
| J | Console Control, Phase Step |
| K | Shift (K) Register, Repeat Count Register |
| L | Memory Control, Advance P, Timing Chain, Low Speed Osc |
| M | M-Register, Status Circuits |
| N | Command Enables |
| O | Acknowledge Circuits |
| P | P-Register |
| Q | Unassigned |
| R | Shift Control |
| S | S-Register |
| T | Main and Arithmetic Timing Chain, Sequence Circuits |
| U | Memory Voltage Regulator and Sensors |
| V | Command Enables (I/O), Fault Indicator Control Circuits |
| W | Intercomputer Circuits |
| X | X-Register |
| Y | Input Amplifiers, Output Amplifiers |
| Z-Register, Selector, Parity |  |

b. Signal Line Information. - The information on the input and output signal lines cross references the logic diagrams (see figure 4-82). When the source of destination term is a flip-flop, a -1 or -0 added to the circuit term designates the set or clear side. The signal name below the line (input or output) describes the active state of the signal. The H (high, 0 v ) or $L$ (low, -4.5 v ) in the signal name denotes the logic level of the active state. A small circle on a symbol input indicates the line must be a logic low ( -4.5 v ) to activate the circuit. No circle indicates the line must be a logic high. A circle on the symbol output indicates the line is a logic low $(-4.5 \mathrm{v})$ when the circuit activated; no circle indicates a logic high (0v) when activated (see figure 4-83).


Figure 4-82. Signal Lines



Figure 4-83. Logic States
c. Connector And Test Point Information. - A connector shown on the logic diagrams is accompanied by all its location information (see figure 4-84). The number in front of the $P$ is the chassis number. The $J$ and following number represent the matching jack of the given plug number. The movable portion of a connector is defined as the plug; the stationary part as the jack. The number in the connector symbol is the pin number within the connector. The dashed line between signal lines indicates the lines are in the same connector. The test point shown in figure $4-84$ is on a logic chassis. The memory chassis differ only in that there is no test block number.


Figure 4-84. Connector and Test Point Locations
d. Indicator Switch. - The panel indicator switches are shown as a rectangle on the logic diagrams. The indicator displays the state of the driving circuit, in most cases a flip-flop, and the switch provides a means of setting the flip-flop or activating the driving circuit. Figure $4-35$ shows a schematic of the indicator switch module. The logic signal connects to pin 5, pin 3 or 4 connects to ground, and pin 1 or 6 to the +15 v indicator supply. The incandescent bulb can be replaced by removing the lens from the front. Connections to module are via wire wrap to pins on the back of the module.


Figure 4-85. Indicator-Switch Module

CP-818A/U

4-23. CHASSIS MAPS (figures 8-104 through 8-108, pages 8-223 through 8-231). - A chassis map shows card side view of the location of each card on the chassis and the circuit terms of each card (see figure 4-86). The card can contain from one to five circuit terms depending on the card type. An unused circuit on a card is shown by five dashes.


Figure 4-86. Chassis Map Card Location
4-24. ABBREVIATIONS. - Table 4-64 lists the abbreviations used on the logic schematics in addition to the abbreviations used in the instructions repertoire.

TABLE 4-64. Abbreviations

| ACK | Acknowledge | FNCTN | Function |
| :--- | :--- | :--- | :--- |
| ADD | Adder | GRP | Group |
| ADR | Address | INHIB | Inhibit |

TABLE 4-64. Abbreviations (continued)

| ADV | Advance | LWR | Lower |
| :---: | :---: | :---: | :---: |
| AMPL | Amplifier | MN | Main |
| ARITH | Arithmetic | MA | Master |
| ASSY | Assembly | MEM | Memory |
| BTSTRP | Bootstrap | PRIOR | Priority |
| BRW | Borrow | PWR | Power |
| BFFR | Buffer | REG | Register |
| CKT | Circuit | REP | Repeat |
| CLR | Clear | REQ | Request |
| CMPTR | Computer | SEL | Selector/Select |
| CSL | Console | SEQ | Sequence |
| CTL | Control | T | Timing/Time |
| CTR | Counter | TERM | Terminate |
| CW | Control Word | TRNSLTR | Translator |
| DISTR | Distribution | UP | Upper |
| ENBL | Enable | - | And ( $\mathrm{x} \cdot \mathrm{y}=>\mathrm{x}$ and y ) |
|  |  | + + | Or $(x+y=>\quad x$ or $y)$ <br> Logical ADD <br> (Exclusive OR) |

## CHAPTER 5

PREVENTIVE MAINTENANCE
I - GENERAL

5-1. TOOLS AND TEST EQUIPMENT. - Computer maintenance requires the following tools and test equipment.

1) Oscilloscope, Tektronix Model 545B or equivalent
2) Preamplifier, Dual Trace, Tektronix Model CA or equivalent
3) Voltage Probe, X10 Attenuated, Tektronix P6006, 6 ft . or equivalent
4) Voltage Probe, X1 Straight, Tektronix P6028, 6 ft. or equivalent
5) Voltohmmeter, AN/PSM-4 Series or equivalent
6) Wire Wrap Tool, Hand Operated, Gardner-Denver \#14H-1C, or equivalent
7) Nose Assembly for \#14H-1C Tool, Gardner-Denver \#500312, or equivalent
8) Bit and Sleeve Unit for Wire Wrap Tool, Gardner-Denver, or equivalent
18 gauge - Bit \#A-26336 - Sleeve \#19688
20 gauge - Bit \#18633 - Sleeve \#26245
24 gauge - Bit \#A-17612-2 - Sleeve \#18840
9) Wire Unwrapping Tool, Dual Right and Left Hand 20-26 gauge, Gardner-Denver \#500130
10) Taper Pin Driver, AMP \#389396-5
11) Tips for Taper Pin Driver 18-20 gauge - Berg \#35847
22-24 gauge - Berg \#34965
12) Taper Pin Crimpers

16-20 gauge, Berg \#HT17
22-24 gauge, Berg \#HT14
13) Hand Terminal Lug Crimper, 10-24 gauge, Thomas and Betts \#WT-145A
14) Hand Terminal Lug Crimper, AMP \#69061
15) Die for AMP Hand Terminal Lug Crimper, AMP \#48752
16) Card Extender Cable Assembly, 0 N068146
17) Indicator-Switch Wrench (spintight), Gulmite Socket, $1 / 2$ OD\#1418 or equivalent

5-2. MAINTENANCE SCHEDULES. - Regular scheduled maintenance of the computer consists of logic maintenance and cleaning.
a. Logic Maintenance. - Logic maintenance consists of running the automatic maintenance routines and diagnostic tests. The computer maintenance routines (Chapter 10, Volume IV) and diagnostic tests (Chapter 11 , Volumes V and VI) contain the dynamic tests for the computer and all procedures required to run them. These tests can be used as a preventive maintenance check. Completion of the tests without an error ensures that the computer is operating properly. The schedule for running the routines and tests as preventive maintenance checks depends on the operating schedule of the system. However, they should be run on a regularly scheduled basis not exceeding a weekly schedule.
b. Cleaning. - Table 5-1, page 5-2, contains the cleaning schedules and procedures.

5-3. POWER CHECKS. - Use the following procedure to check the dc voltages on each chassis.

1. Place POWER ON/OFF switch to ON.
2. Check input voltage for 115 vac , line-to-line $\pm 1 \%$ of the average. Measure at power supply terminal board TB1, pins 4, 5, and 6.

TABLE 5-1. Cleaning Schedule and Procedures

| Time | Item | Procedure |
| :---: | :---: | :---: |
| Weekly | Air filter <br> Air exhaust vent <br> Cabinet exterior | 1. Release snap screws on filter grill (above power control panel). <br> 2. Pull grill work out and up to expose filter. <br> 3. Remove air filter. <br> 4. Clean thoroughly with hot soapy water or steam. <br> 5. Dry thoroughly. <br> 6. Re-oil with light film of high-grade, filter oil. <br> 7. Replace filter (reverse steps 1 through 3). <br> 1. Check for obstructions in louvers. <br> 2. Place main power switch off. <br> 3. Extend power supply drawer (refer to paragraph $5-4 \mathrm{~b}$, page $5-6$ ). <br> 4. Vacuum exhaust port at rear of cabinet. <br> 5. Close power supply drawer. <br> 1. Place main power switch off. <br> 2. Wipe cabinet exterior with damp cloth. <br> 3. Using a soft brush, dust both logic panels and power control panel. |
| Monthly | Drawer <br> slide <br> lubrication | 1. Place main power switch off. <br> 2. Extend logic drawer A1. |

TABLE 5-1. Cleaning Schedule and Procedures (continued)

| Time | Item | Procedure |
| :---: | :---: | :---: |
| Monthly (cont.) | Drawer <br> slide <br> lubrication | 3. Apply a light film of oil to bearing races of both drawer slides using a cloth dipped in a light lubricating oil. <br> 4. Move drawer back and forth several times. <br> 5. Close drawer. <br> 6. Repeat for drawers A2, A3, A4, and PS1. |
| As required | Cabinet interior | 1. Place main power switch off. <br> 2. Extend logic drawer A1 (refer to paragraph 5-4a). <br> 3. Vacuum inside of cabinet behind extended drawer. <br> 4. Vacuum drawer. <br> 5. Close drawer. <br> 6. Repeat steps 2 through 5 for each drawer. <br> 7. Vacum top connector assembly. |

3. Check dc voltages at test points shown in table $5-2$, page $5-5$. Measure voltage between listed test point and corresponding ground test point.

## II - SERVICING

## 5-4. DRAWER ACCESS AND REMOVAL.

a. Logic and Memory. - To remove a logic or memory drawer complete the following procedures. To gain access to the test points perform steps 1 through 5. If it is not necessary to completely remove drawer, perform steps 1 through 8 to bring drawer to extended position.

TABLE 5-2. DC Voltage Test Points

| Chassis | Test Point |  | Voltage <br> ( $\pm 5 \%$ Tolerance) | Max. Ripple <br> Voltage (Peak-to-Peak) |
| :---: | :---: | :---: | :---: | :---: |
|  | Number | Color |  |  |
| A1A1 | TB1-A4 | Red | +15 | 0.2 |
|  | TB1-A3 | Yellow | -4.5 | 0.2 |
|  | TB1-A2 | Violet | -15 | 0.2 |
|  | TB1-A1 | Black | Ground |  |
|  | TB2-G33 |  | +15 indicator |  |
|  | TB2-G01 |  | +15 indicator grd |  |
| A1A2 | TB1-A4 | Red | +15 | 0.2 |
|  | TB1-A3 | Yellow | -4.5 | 0.2 |
|  | TB1-A2 | Violet | -15 | 0.2 |
|  | TB1-A1 | Black | Ground |  |
| A2A1 | TB1-A4 | Red | +15 | 0.2 |
|  | TB1-A3 | Yellow | -4.5 | 0.2 |
|  | TB1-A2 | Violet | -15 | 0.2 |
|  | TB1-A1 | Black | Ground |  |
| A2A2 | TB1-A4 | Red | +15 | 0.2 |
|  | TB1-A3 | Yellow | -4.5 | 0.2 |
|  | TB1-A2 | Violet | -15 | 0.2 |
|  | TB1-A1 | Black | Ground |  |
|  | TB1-G11 |  | +15 indicator |  |
|  | TB1-G33 |  | +15 indicator grd |  |
| A3A2 | C27 |  | +15 | 0.2 |
|  | A27 |  | -15 | 0.2 |
|  | B27 |  | -4.5 | 0.2 |
| A4A2 | C27 |  | +15 | 0.2 |
|  | A27 |  | -15 | 0.2 |
|  | B27 |  | -4.5 | 0.2 |

1. Place POWER ON/OFF switch to OFF.
2. Lift and turn drawer door handle and swing door open.
3. To remove door swing open and lift straight up.
4. Remove knob in center of indicator panel.
5. Using Allen-end of drawer wrench, loosen three screws on edge of indicator panel.
6. Swing indicator panel open.
7. Insert drawer wrench in square socket at center of drawer and turn counterclockwise until drawer is free.
8. Pull drawer to extended position (locking catch engages).

CAUTION. - Due to weight of drawer do not attempt to remove it alone.
9. Remove drawer locking screws on upper and lower slide rails (see figure 1-5, page 1-7).
10. Release rear locking catch on lower rail.
11. Pull drawer from main cabinet and place on a hard smooth surface. Do not lay drawer on its sides.
12. To replace drawer, extend the slide rails and reverse removal procedure. To close extended drawer, release front locking catch on lower slide rail and reverse steps 1 through 8.
b. Power Supply. - To remove the power supply drawer complete the following procedure. If it is not necessary to completely remove drawer, perform steps 1 through 4 to bring drawer to extended position.

1. Place POWER ON/OFF switch to OFF.
2. Throw main power switch off.
3. Lift and turn the two catches on the front panel.
4. Pull drawer to extended position (locking catches on both slide rails engage).
5. Disconnect plugs P1 and P2 (see figure 1-7, page 1-9).
6. Release both rear locking catches.
7. Pull drawer out of cabinet.
8. Place drawer on hard smooth surface.
9. To replace drawer, extend slide rails and reverse removal procedure. To close extended drawer, release both front locking catches and reverse steps 1 through 3.

## 5-5. REPLACEMENT PROCEDURES.

a. Printed Circuit Cards. - To replace a printed circuit card in a logic or memory drawer complete the following procedure.

1. Place POWER ON/OFF switch to OFF.
2. Open drawer (see paragraph 5-4a, page 5-4).
3. Check associated chassis map (see paragraph 4-22, page 4-238) for chassis coordinates and card type of card to be replaced.
4. Remove card hold-down straps on each end of card.
5. Grasping card at upper and lower edge pull it out of jack with a slight rocking motion.
6. To install a card in a chassis, check chassis map for correct card type and reverse steps 4 and 5.
b. Indicator-Switch. - To remove and replace an indicator-switch or push-switch on the logic panel, complete the following procedure.
7. Place POWER ON/OFF switch to OFF.
8. Open logic drawer panel (see paragraph 5-4a, page 5-4).
9. Lift catch at top of protective plate and slide out plate.
10. Tag and remove wire-wrap connections from back of switch.
11. Remove locking nut on front panel with special wrench.
12. Remove switch.
13. Insert new switch.
14. Tighten locking nut with special wrench.
15. Rewire with wire-wrap tool. Original wires being rewrapped must also be soldered.

To replace the indicator portion complete the following procedure.

1. Turn amber lens counterclockwise and lift out.
2. Pry bulb from the lens and replace.
3. Replace bulb and lens assembly and turn clockwise until tight. c. Power Panel.
(1) Switches. - To replace switches or indicator sockets on the power panel use the following procedure.
4. Release six snap-screws on grill and raise grill.
5. Remove filter.
6. Remove five screws along bottom edge of power panel.
7. Swing grill work up and remove five screws along inner top edge of the panel.
8. Pull panel forward and down for access to panel wiring.
9. Remove locking ring.
10. Push switch back through panel.
11. Tag and remove all wires.
12. To install new switch connect all wires and reverse removal procedure.
(2) Indicator bulbs. - To replace an indicator-bulb complete the following procedure.
13. Place POWER ON/OFF switch to OFF.
14. Unscrew the lens cover.
15. To remove bulb, press and turn counterclockwise onequarter turn.
16. Insert new bulb, press, and turn clockwise.
17. Replace lens cover.
d. Fuses.
(1) Power supply. - To replace a fuse in the power supply complete the following procedure. Table 5-3, page 5-10, lists the location, rating, and associated circuit of fuse.
18. Place POWER ON/OFF switch to OFF.
19. Open power supply drawer (see paragraph $5-4 \mathrm{~b}$, page $5-6$ ).
20. Locate faulty fuse.
21. Unscrew fuse cap.
22. Remove blown fuse from cap.
23. Replace fuse with new fuse of proper current and voltage rating.
24. Replace fuse cap.
(2) Main cabinet. - Fuses are located behind each drawer in the main cabinet. To replace a fuse located behind a drawer complete the following procedure.
25. Throw main power switch off.
26. Place POWER ON/OFF switch to OFF.

TABLE 5-3. Fuses

| Fuse | Location | Rating | Volts | Circuit Protected |
| :---: | :---: | :---: | :---: | :---: |
| F16 | PS1 | 8A* | 115 | 115v ¢1 |
| F17 | PS1 | 8A* | 115 | $115 \mathrm{v} \emptyset 2\} \begin{aligned} & \text { Input voltage } \\ & \text { fuses } \end{aligned}$ |
| F18 | PS1 | 8A* | 115 | $115 \mathrm{v} \emptyset 3$ |
| F10 | PS1 | 2A* | 115 | +15v indicator supply |
| F11 | PS1 | 2 A * | 115 | +15v indicator supply |
| F12 | PS1 | 2 A * | 115 | +15v indicator supply |
| F13 | PS1 | 2A* | 115 | A6 and A7 Blower Assembly |
| F14 | PS1 | $2 A^{*}$ | 115 | A3 and A4 Blower Assembly |
| F15 | PS1 | 2 A * | 115 | A3 and A4 Blower Assembly |
| F1 | PS1 | 1A* | 115 | -4.5v supply |
| F2 | PS1 | 1A* | 115 | -4.5v supply |
| F3 | PS1 | $1 A^{*}$ | 115 | -4.5v supply |
| F4 | PS1 | $3 A^{*}$ | 115 | -15 v supply |
| F5 | PS1 | 3 A * | 115 | -15 v supply |
| F6 | PS1 | 3 A * | 115 | $-15 v$ supply |
| F7 | PS1 | $2 A^{*}$ | 115 | +15v supply |
| F8 | PS1 | 2 A * | 115 | +15v supply |
| F9 | PS1 | 2 A * | 115 | +15v supply |
| F1 | A1 | 8A | 4.5 | -4.5v supply |

* Slow blow

TABLE 5-3. Fuses (continued)

| Fuse | Location | Rating | Volts | Circuit Protected |
| :--- | :--- | :--- | :--- | :--- |
| F2 | A1 | 10 A | 15 | -15 v supply |
| F3 | A1 | 3 A | 15 | +15 v supply |
| F4 | A1 | 8 A | 4.5 | -4.5 v supply |
| F5 | A1 | 10 A | 15 | -15 v supply |
| F6 | A1 | 3 A | 15 | +15 v supply |
| F1 | A2 | 8 A | 4.5 | -4.5 v supply |
| F2 | A2 | 10 A | 15 | -15 v supply |
| F3 | A2 | 3 A | 15 | +15 v supply |
| F4 | A2 | 8 A | 4.5 | -4.5 v supply |
| F5 | A2 | 10 A | 15 | -15 v supply |
| F6 | A2 | 3 A | 15 | +15 v supply |
| F4 | A3 | 8 A | 4.5 | -4.5 v supply |
| F5 | A3 | 10 A | 15 | -15 v supply |
| F6 | A3 | 10 A | 15 | +15 v supply |
| F4 | A4 | 8 A | 4.5 | -4.5 v supply |
| F5 | A4 | 10 A | 15 | -15 v supply |
| F6 | A4 | 10 A | 15 | +15 v supply |

3. Open affected drawer (see paragraph 5-4a, page 5-4).
4. Release chassis lock at rear left-hand chassis.
5. Swing movable chassis open.
6. Locate and remove fuse cap containing faulty fuse.
7. Replace fuse with new fuse of proper current and voltage rating.
8. Replace fuse cap.
e. Wiring. - Wiring replacement should be accomplished only when the trouble has been definitely traced to the wiring or the replacement of another part requires wiring replacement. To replace a logic or memory chassis wire complete the following procedure.
9. Throw main power switch off.
10. Place POWER ON/OFF switch to OFF.
11. Open affected drawer (see paragraph 5-4a, page 5-4).
12. Release chassis lock at rear of left-hand chassis.
13. Swing movable chassis open.
14. Locate wire to be replaced.
15. Remove one end of wire with unwrapping tool.

Note: - If the wire being replaced is on the second or third level the wires above it and all affected wires must also be replaced.
8. Remove other end of wire (see note).
9. Use wire-wrap tool to replace wire. Use the same gauge, color, and length as the original wire.
10. Repeat steps 6 through 8 until all affected wires are replaced.
11. Close chassis.
12. Close drawer.

## 5-6. ADJUSTMENTS.

a. Master Clock. - Adjust the master clock if the output does not meet the following requirements.

Note: - Before adjusting the clock, check for malfunction or marginal conditions in the associated circuits. Any change in circuit loading affects the clock output.

1) Cycle time: $670 \pm 34$ nanoseconds (test point $2 T B 2 G 11$, figure 5-1.
2) Pulse width: 120 nanoseconds minimum at -2 v amplitude.

Testpoints: $\quad \varnothing 1$ - 2TB2G1
申2 - 2TB2G2
ø3 - 2TB2G3
$\varnothing 4$ - 2TB2G4.
3) No phase pulse overlap between adjacent pulses at -1v ampli-


Figure 5-1. Master Clock Waveforms
(1) Cycle time adjustment. - To adjust the master-clock cycletime, complete the following procedure.

1. Place POWER ON/OFF switch to ON.
2. Momentarily place MASTER CLEAR switch to down position.
3. Press OP STEP MODE switch.
4. Adjust oscilloscope for an amplitude of 2 volts/cm and a time base of $0.1 \mu \mathrm{sec} / \mathrm{cm}$.
5. Connect scope probe to test point 2TB2G11 and measure cycle time. Figure $5-1$, page $5-13$, shows the idealized waveform.
6. If cycle time is greater than 704 nanoseconds, move the lead going to pin 8 of the 64016 card at $2 \mathrm{~J} 34 \mathrm{C}(20 \mathrm{C} 00$ ) to a delay line tap on 20 C 20 or 20 C 30 that provides less time delay (figure 5-2, page 5-15).
7. If cycle time is less than 636 nanoseconds, move the lead to a delay line tap that provides more time delay.

Changing the cycle time will affect the phase pulse timing. After adjusting the cycle time, check and adjust the phase pulse timing as required.
(2) Phase pulse adjustment. - To adjust phase pulse timing complete the following procedure.

1. Complete steps 1 through 4 of cycle-time, adjustment procedure in paragraph 5-6a(1).
2. Measure and record the pulse width of each phase pulse. Figure 5-2, page 5-15, shows initiation and termination control of each pulse. Figure 5-1, page 5-13, shows the idealized, phase-pulse waveforms.
3. Display adjacent pulses on dual traces of oscilloscope (1 and 2, 2 and 3,3 and 4,4 and 1) and record results.


Figure 5-2. Master Clock Adjustment

4 Place clock margin switches, ODD and EVEN, to NARROW position.
5. Repeat steps 2 and 3. Phase pulse width should be between 80 and 110 nanoseconds at -2 v amplitude.
6. From results of steps 2 through 5 adjust delay line taps as required.
b. Memory-Protect Voltage Adjustment. - Adjust the four voltagesensor cards (two on each memory chassis) to force the computer into the phase-step mode when a logic voltage or the input voltage drops to 100 volts. Use the following procedure.

1. Place POWER ON/OFF switch to OFF.
2. Open chassis A4, remove cards at locations A12 and A13, and close chassis.
3. Open memory chassis A3 and remove cards at locations A12 and A13.
4. Insert card extenders in jack locations A12 and A13 and close chassis A3.
5. Insert one of the 68006 cards in A13 extender and connect oscilloscope probe to test point A3TB1G33.
6. On front panel of motor generator controller, turn AUTO VOLTAGE ADJUST rheostat to obtain A-C VOLTS meter indication of 100 .
7. Check computer input voltage. If less than 100 vac repeat step 6.
8. Place POWER ON/OFF switch to ON.
9. Adjust R7 on 68006 card for a small negative signal (-0.1v) on oscilloscope. (Scope indications: ground, then slight oscillation, then -0.1 v .)
10. Place POWER ON/OFF switch to OFF.
11. Place other 68006 card in extender.
12. Repeat steps 8 and 9 .
13. Place POWER ON/OFF switch to OFF.
14. Remove 68006 card from extender.
15. Place one of the 68002 cards in A12 extender.
16. Place POWER ON/OFF switch to ON.
17. Adjust R3 and R8 on 68002 card for a small negative signal ( -0.1 v ) on oscilloscope.
18. Place POWER ON/OFF switch to OFF.
19. Repeat steps 16 through 18 using other 68002 card.
20. Place one of the 68006 cards in A13 extender.
21. Place POWER ON/OFF switch to ON.
22. Press RUN MODE switch.
23. Turn AUTO VOLTAGE ADJUST rheostat to reduce A-C VOLTS meter indication by slight amount ( 0.5 v ). Computer should switch to PHASE STEP mode.
24. Place POWER ON/OFF switch to OFF.
25. Turn AUTO VOLTAGE ADJUST rheostat to obtain A-C VOLTS meter indication of 100.
26. Repeat steps 21 through 24 using other set of cards ( 68006 and 68002).
27. Open chassis A4, replace 68002 card in jack A13, replace 68006 card in jack A12, and close chassis.
28. Repeat step 27 with chassis A3.
29. Place POWER ON/OFF switch to ON.
30. Press RUN MODE switch.
31. Repeat step 23. Computer should switch to PHASE STEP mode. If it does not, readjust all cards.
32. Turn AUTO VOLTAGE ADJUST rheostat to obtain A-C VOLTS meter indication of 115.
33. Check computer input voltage for 115 vac , line to line $\pm 1 \%$ of average.

## CHAPTER 6

## CORRECTIVE MAINTENANCE

I - GENERAL

6-1. TOOLS AND TEST EQUIPMENT. - Paragraph 5-1, page 5-1, lists all tools and test equipment required for corrective maintenance.

6-2. MAINTENANCE ROUTINES AND DIAGNOSTIC TESTS. - Chapter 10, Volume IV, contains complete maintenance routines which test all computer circuits.

Chapter 11, Volumes V and VI, contains complete corrective maintenance procedures for all logic and memory circuits. The manual contains all procedures for running the tests and isolating the malfunction to a card or cards.

## II - TROUBLESHOOTING

6-3. OBSERVABLE SYMPTOMS. - When a malfunction is suspected, inspect the panel switches and indicators and the fuses for any indications which may isolate the trouble. If a malfunction occurs during program loading or shortly after starting a new program, check the initial switch settings as contained in the program documentation. Table 6-1 lists malfunction indications and possible cause of the malfunction. Table 5-3, page $5-10$, lists all fuses and associated circuits.

TABLE 6-1. Malfunction Indications

| Indication | Probable Cause | Reference |
| :--- | :--- | :--- |
| Power not applied <br> when POWER ON | 1. Main power switch open |  |
| OFF switch is <br> placed to ON | 2. Fuses PS1, F16, F17, <br> and F18 | Table 5-3, page 5-10 |
|  | 3. Power sequence relay <br> PS1K1 | Figure 8-102, page <br> $8-219$ |
|  | 4. POWER ON/OFF switch | Figure 8-101, page <br> $8-217$ |

TABLE 6-1. Malfunction Indications (continued)

| Indication | Probable Cause | Reference |
| :---: | :---: | :---: |
| Logic voltages not applied | 1. Airflow sensor relay A5A2K1 <br> 2. Time delay relay A5A2K1 | Figure 8-101, page <br> 8-217 and paragraph <br> 6-6, page 6-28 <br> Figure 8-101, page <br> 8-217 |
| Power applied, blowers (cabinet \& memory) do not start | 1. Fuses PS1, F16, F17, F18, F13, F14, or F15 <br> 2. Power sequence relay K1 <br> 3. $60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)$ sensors <br> 4. PS1 interlock <br> 5. Blower motors <br> 6. Memory chassis not fully engaged (memory blowers only) | Table 5-3, page 5-10 <br> Figure 8-102, page 8-219 |
| Power applied, blowers start, indicators are not lighted | 1. Fuses F10, F11, and F12 <br> 2. +15 v indicator-supply transformer T2 and associated circuits | Table 5-3, page 5-10 <br> Figure 8-103, page 8-221 |
| Indicators are not extinguished | 1. Fuses F1, F2, and F3 <br> 2. -4.5 v transformer T 4 and associated circuits | Table 5-3, page 5-10 <br> Figure 8-102, page 8-219 |
| Individual indicators are not lighted or extinguished. | 1. Indicator-switch module <br> 2. Indicator-driver circuit <br> 3. Panel wiring | Paragraph 4-22d, page 4-241 <br> Chapter 9, Volume III |

TABLE 6-1. Malfunction Indications (continued)

| Indication | Probable Cause | Reference |
| :---: | :---: | :---: |
| Horn sounding and OVER TEMP alarm indicator lights | 1. Cabinet temperature exceeds $46^{\circ} \mathrm{C}\left(115^{\circ} \mathrm{F}\right)$ <br> 2. $46^{\circ} \mathrm{C}\left(115^{\circ} \mathrm{F}\right)$ sensor shorted | Figure 8-101, page 8-217 |
| Horn sounding and OVER TEMP indicator is lighted, when all indicators are lighted | 1. Cabinet temperature exceeds $60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)$ <br> 2. $60^{\circ} \mathrm{C}\left(140^{\circ} \mathrm{F}\right)$ sensor open | Figure 8-102, page $8-219$ |
| Horn sounds and AIR FLOW FAULT indicator lights during operation | 1. Cabinet air leak (insufficient airflow) <br> 2. Relays A5A2 K1, K2, or K3 <br> 3. Blowers inoperative | Figure 8-101, page 8-217 <br> Figure 8-102, page 8-219 |
| MARGINAL CHECK indicator is not lighted when memory or clock margin switch is operated | 1. Indicator bulb <br> 2. Logic terms 92V02 \& 92V03 <br> 3. Memory or clock margin switch | Paragraph 5-5, page 5-7 <br> Figure 8-101, page 8-217 <br> Figure 8-99, page $8-213$ or $8-2$, page 8-5 |
| PROGRAM RUN indicator is not lighted when RUN MODE switch is pressed | 1. Indicator bulb <br> 2. Logic term 90V03 <br> 3. Run flip-flop circuits | Paragraph 5-5, page 5-7 <br> Figure 8-101, page 8-217 <br> Figure 8-1, page 8-1 |

TABLE 6-1. Malfunction Indications (continued)

| Indication | Probable Cause | Reference |
| :--- | :--- | :--- |
| FAULT indicator | Logic fault exists | Figure 8-90, page |
| and one of the |  | $8-195$, and paragraph |
| FAULT INDI- |  | $4-16 \mathrm{i}$, page 4-82 |
| CATORS are |  |  |
| lighted |  |  |

6-4. SECTIONAL TROUBLESHOOTING. - The computer comprises three troubleshooting sections, power; memory, and logic. The procedures listed for each section serve to isolate a malfunction to that particular section and to check most of the circuits in that section. The example in each section assumes that a malfunction has been isolated to that section and shows a typical procedure for further isolation of the malfunction. The symptoms used in the example may not occur in normal operation and may be caused by a circuit other than the one isolated.
a. Power Section. - Use the following procedure to isolate a malfunction within the power section.
(1) Power troubleshooting procedure. - Perform the following steps to check the power circuits.

1. Place POWER ON/OFF switch to ON. The following normal power-up sequence occurs.
1) AIR FLOW FAULT indicator and all logic panel indicators light.
2) Thirty seconds after power-on, AIR FLOW FAULT and logic panel indicators go out, and dc logic voltages become available.
2. If normal power-up sequence does not occur, see table $6-1$, page $6-1$, for indication and probable cause of malfunction.
3. Check line-to-line input voltage ( 115 vac , line-to-line, $\pm 1 \%$ of average 400 Hz ).
4. Check dc logic voltages. Table 5-2, page 5-5, lists test points and voltages.
5. If a dc logic voltage is not as specified in table 5-2, page $5-5$, check associated fuses (table 5-3, page $5-10$ ) and circuits (figure 8-103, page 8-221).
(2) Power troubleshooting example. - Use this example as a guide in analyzing a malfunction to isolate a defective component.
(a) Conditions and symptoms.
1) POWER ON/OFF switch placed to ON.
2) Normal power-up sequence occurs with one exception: logic panel indicators are not extinguished after 30 -second delay.
(b) Logical analysis. - The +15 v indicator supply, the -4.5 v supply, and the individual driver circuits control the logic panel indicators. Since all indicators are affected, the individual driving circuits are not causing the malfunction. The +15 v indicator supply turns on the individual collectors (see figure 4-85, page 4-241); therefore it is not causing the malfunction. The -4.5 v supply provides the base bias on the indicator modules to hold the indicators extinguished until they are lighted by the individual driver circuits. Therefore the -4.5 v supply is the probable cause of the malfunction. Perform the following steps to further isolate the defective component.
1. Check all dc logic voltages. The +15 v and -15 v are present and within tolerance. The $-4.5 v$ is not available at any chassis test points.
2. Place POWER ON/OFF switch to OFF.
3. Open power supply drawer.
4. Check fuses PS1F1, PS1F2, and PS1F3. Fuses are not defective.
5. Check diodes CR19 through CR24 for open or shorted diodes. Diodes are not defective.
6. Check inductor L2 for open circuit. Inductor L2 is an open circuit.
7. Remove and replace inductor L2.
8. Close power supply drawer.
9. Place POWER ON/OFF switch to ON. Normal power-up sequence now occurs.
10. Check output of -4.5 v supply on each chassis (see table $5-2$, page $5-5$ ). Voltage is present and within tolerance; malfunction is corrected.
b. Memory Section.
(1) Memory troubleshooting procedure. - Memory errors that occur in a logical pattern generally indicate component failure, either in the memory itself or in associated logic circuits. Random memory errors generally indicate poorly adjusted drive currents or read strobe. See paragraph 6-5, page 6-22, for drive current and read strobe adjustment procedures.

CAUTION. - Do not adjust memory drive currents or read strobe timing until the equipment has been energized for at least four hours and no circuit malfunctions exist.

Paragraphs $6-4 \underline{b}(1)(a)$ through $6-4 \underline{b}(1)(h)$, pages $6-7$ through $6-14$, provide procedures for checking the memory section and isolating malfunctions. Perform the following preliminary procedure before performing these checks.

1. Check dc voltages (see table 5-2, page 5-5).
2. Check $S$ and P-registers to make sure they function correctly and P advances correctly.
3. OP STEP through a 12 (STR) and then a 30 (CLA) instruction to see if logic circuits concerned with storing and reading are working correctly. Paragraph 4-21, page 4-171, contains instruction timing charts.
4. Set computer switches as follows.

HALT DISCONNECT in up position
FUNCTION REPEAT in up position
MASTER CLEAR momentarily to down position
F-register equal zero
RUN MODE pressed
RESTART/START STEP to START STEP
5. Cycle the computer to check the memory. Computer cycles 00 (HLT) instructions, advancing $P$ through its entire range and reading all memory addresses.
(a) Memory control check.

1. Use the following oscilloscope settings.

Time/cm: $\quad 0.5 \mathrm{sec}$
Triggering mode: EXT -
Trigger input: A2A1TB1G01 (02T11)
2. Check waveforms of following circuits in both memory chassis at test points indicated (see figure 8-91, page 8-197, for waveforms).

Read enable (10L11) N27
Write enable (10L10) O27
Address enable (14L01) N22
Address enable (15L00) P27
Address enable (17L00) Q27
3. Check the following at the test points indicated.

| Inhibit enable | $(12 \mathrm{~L} 02)$ A1A1TB1A10 |
| :--- | :--- |
| Inhibit enable | (14L02) A1A2TB2G8 |
| Read strobe (mem | Z) - lower (30N30) A1A1TB1G1 |
| Read strobe (mem | Z) - upper (31N30) A1A2TB2A33 |

(b) Y-transformer translation check.

1. To force the computer to operate with only one stack in each memory chassis, insert jumpers listed in table 6-2.
2. Use the following oscilloscope settings.

Time/cm: $\quad 5 \mathrm{sec}$
Triggering mode: EXT +
Trigger input: $\quad$ P12 (16Y00) on memory chassis

TABLE 6-2. Jumper Connections for One-Stack Memory Operation

| Stack | Jumper Connections From Ground <br> (A1A1TB2A33) to |
| :--- | :---: |
| A20 (S13 and S12) <br> Translation 00 | 01 P 12 (A1A1TB2A23) and 00P13 (A1A2TB2C23) |
| A21 (S13 and S12) <br> Translation 01 | 00 P 12 (A1A1TB2B23) and 00P13 (A1A2TB2C23) |
| A22 (S13 and S12) <br> Translation 10 | 01 P 12 (A1A1TB2A23) and 00P13 (A1A2TB2D23) |
| A23 (S13 and S12) <br> Translation 11 | 01 P 12 (A1A1TB2B23) and 00P13 (A1A2TB2D23) |

3. Check for the following waveforms in both memory chassis.

P12 (16YOO)
QI2 (I6YOI)
RI2 (I6YO2)

SI2 (I6YO3)

TI2 (I6YO4)
UI2 (I6YO5)
VI2 (I6YO6)

WI2 (IGYO7)


1 hw

4. Repeat waveform check for each memory stack.
(c) Y-diode translation check

1. Make jumper connections listed in table 6-2, page 6-8.
2. Use the following oscilloscope settings.

Time/cm: $\quad 50 \mu \mathrm{sec}$
Triggering mode: EXT +
Trigger input: P10 (17Y00)

CP-818A/U
3. Check for the following waveforms in both memory chassis.


PIO (I7YOO)
Q1O (ITYOI)
RIO (17YOZ)
SIO (I7YO3)
TIO (17YO4)

4. Repeat waveform check for each memory stack.
(d) X-transformer translation check.

1. Make jumper connections listed in table 6-2, page 6-8.
2. Use the following oscilloscope settings.

Time/cm: $\quad 200 \mu \mathrm{sec}$
Triggering mode: EXT +
Trigger input: P15 (16Y08)
3. Check for the following waveforms in both memory chassis.

4. Repeat waveform check for each memory stack.
(e) X-diode translation check.

1. Make jumper connections listed in table 6-2, page 6-8.
2. Use the following oscilloscope settings. Time/cm: $\quad 2 \mathrm{~ms}$

Triggering mode: EXT +
Trigger input: P13 (17Y08)
3. Check for the following waveforms in both memory chassis.

4. Repeat waveform check for each memory stack.
(f) Stack selection translation check.

1. Use the following oscilloscope settings.
Time/cm: $\quad 10 \mathrm{~ms}$

Triggering mode: EXT +
Trigger input: N21 (10S00)
2. Check for the following waveforms in both memory chassis.

(g) Read/write transient checks.

1. Use the following oscilloscope settings.

Time/cm: $\quad 1 \mu \mathrm{sec}$
Triggering mode: EXT -
Trigger input:
A2A1TB1G01 (02T11)
2. Check for the following waveform in both memory chassis.

> Y Write (19Y00) T24

Y Read (19Y01) T25
X Write (19Y02) S22
X Read (19Y03) T23

Correct waveform is approximately as follows. Actual voltage levels will depend on potentiometer (current) adjustment. A waveform similar to the dotted line indicates an open circuit.


An open indication for both read and write of a particular axis usually indicates an open drive line. An open indication on only the read or the write usually indicates an open diode. Diode numbering coincides with diode translation. To discover the location of the open circuit compare the frequency of its appearance with the translation frequencies in paragraphs $6-4 \underline{b}(1)(b)$ through $6-4 \underline{b}(1)(f)$, pages $6-8$ through $6-13$, or load all address with ones, read them back, and observe the pattern of failing addresses.
(h) Sense output and inhibit checks. - This procedure checks the inhibit circuits by proving the ability of the memory to read and write ones and zeros.

1. Use the following oscilloscope settings.

Time/cm: $\quad 0.5 \mathrm{sec}$

Triggering mode: EXT -
Trigger input: A2A1TB1G01 (02T11)
2. While computer is cycling, hold each bit of Z set momentarily to load all ones into memory.
3. Check the following in both memory chassis.

A20 (14Y00) $2^{0}$ or $2^{12}$
B20 (14Y01) $2^{1}$ or $2^{13}$
C20 (14Y02) $2^{2}$ or $2^{14}$
D20 (14Y03) $2^{3}$ or $2^{15}$
E20 (14Y04) $2^{4}$ or $2^{16}$
F20 (14Y05) $2^{5}$ or $2^{17}$
G20 (14Y06) $2^{6}$ or $2^{18}$
H20 (14Y07) $2^{7}$ or $2^{19}$
I20 (14Y08) $2^{8}$ or $2^{20}$
J20 (14Y09) $2^{9}$ or $2^{21}$
K20 (14Y10) $2^{10}$ or $2^{22}$
L20 (14Y11) $2^{11}$ or $2^{23}$
M20 (14Y12) Parity
The waveforms should appear approximately as follows.

4. Place Marginal Check switch to HIGH position.
5. Press and hold Z-register Clear button to load all zeros into memory.
6. Repeat step 3. The signals remain at 0 v .
7. Hold one bit of the Z-register set momentarily to clear parity bit to a zero.
(2) Memory troubleshooting example.
(a) Conditions and symptoms.

1) Computer running.
2) PARITY ERROR indicator is lighted.
3) Preliminary troubleshooting indicates bit 0 of the A-register does not set unless indicator-switch is pressed.
(b) Logical analysis. - Perform the following procedure to systematically isolate the malfunction.
1. Perform steps 1 and 2 of paragraph $6-4 \underline{b}(1)$, page 6-6. This procedure fails to isolate malfunction.
2. Step through a 12 (STR) instruction with all bits of the A-register set to one and $P$ set to $0700_{8}$.
3. Step through a 30 (CLA) instruction with P set to ${ }^{0700} 8_{8}$. Bit 1 of the A-register fails to set.
4. Set computer to cycle 00 (HLT) instruction see step 5 of paragraph 6-4ㅁ(1), page 6-6. Since malfunction affects only bit 0, malfunction is probably in bit-0 sense, inhibit, or gating circuits.
5. Perform procedures in paragraph $6-4 \underline{b}(1)(h)$, page 6-14. Check waveform at test point A20 of chassis A3A2. Waveform is a constant ground potential.
6. Check input to bit-0 inhibit generators a bit-0 selector output (A1A1TB1 F7). Input is -4.5 v necessary to write a one in bit-0.
7. Check output waveforms of all four bit-0 sense amplifiers at A21, A22, A23, and A24 on chassis A3A2. Each waveform is a positive-going, $0.5 \mu \mathrm{sec}$ pulse every $6.8 \mu \mathrm{sec}$. This isolates the malfunction to logic term 14Y00 (figure 8-99, page 8-213) at card location A3A2-J2C.
8. De-energize computer (see paragraph 3-7, page 3-22.
9. Open chassis A3A2.
10. Remove and replace 71761 card at jack 2 C .
11. Close chassis.
12. Energize computer (see paragraph 3-2; page 3-16).
13. Perform procedure in paragraph $6-4 \underline{b}(1)(\mathrm{h})$, page 6-14. Malfunction is corrected.
(3) Bootstrap memory troubleshooting procedure. - To check the operation of the bootstrap memory complete the following procedure after the computer has been energized.
14. Momentarily place MASTER CLEAR switch to down position.
15. Place FUNCTION REPEAT switch in up position.
16. Press OP STEP MODE indicator switch.
17. Set F-register to $30_{8}$ (CLA) instruction.
18. Set P-register to 60 (first bootstrap address).
19. Place RESTART/START-STEP to START-STEP. The contents of the first bootstrap address should be read
into the Z-register. Table 6-3, lists the contents of all bootstrap addresses.
20. Repeat step 6 for all $20_{8}$ addresses.
21. If a malfunction occurs refer to figure 8-100, page 8-215, and check the output, the word drivers, and the bootstrap to Z-register gates.

## c. Logic Section.

(1) Troubleshooting procedures. - Logic errors that occur as solid recurring faults generally indicate component failure. Intermittent or random errors generally indicate an intermittent component failure or failure of a timing circuit component. Paragraph 5-6a, page 5-13, contains computer timing check and adjustment procedures. Use the following general procedure to check the operation of the logic section of the computer. For complete checkout procedures, see the manuals listed in paragraph 6-2, page 6-1.

1. Energize computer (see paragraph 3-2, page 3-16).

TABLE 6-3. Bootstrap Memory Contents

| Address | Contents | Address | Contents |
| :--- | :--- | :--- | :--- |
| 00060 | 20000051 | 00070 | 20000055 |
| 00061 | 60000067 | 00071 | 60000077 |
| 00062 | 24000050 | 00072 | 24000054 |
| 00063 | 16102351 | 00073 | 16040220 |
| 00064 | 36001050 | 00074 | 36000054 |
| 00065 | 30000064 | 00075 | 30000074 |
| 00066 | 30037600 | 00076 | 30037600 |
| 00067 | 04037600 | 00077 | 07777600 |

2. Check dc voltages on each logic chassis (see table 5-2, page 5-5).
3. Check master clock output (see paragraph 5-6a, page 5-13).
4. Check operation of all registers by pressing all register indicator-switches and associated clear switches.
5. Set computer switches as follows.

HALT DISCONNECT in up position
FUNCTION REPEAT in up position
RESTART SPEED CONTROL turned fully counterclockwise

MASTER CLEAR momentarily to down position
F-register equal zero
OP STEP MODE pressed
RESTART/START STEP to RESTART
6. Cycle computer to check preliminary operation. Computer cycles 00 (HLT) instructions to advance $P$ through its entire range at slow speed.
7. If the malfunction occurs, stop computer and OP STEP through the 00 (HLT) instruction. (See paragraph 4-21, page 4-171, for 00 (HLT) instruction timing.)
8. If the malfunction prevents the advance of $P$, check $P$ register enables, P-register, and adder.
9. OP STEP computer through the first three instructions in table 6-4, page 6-21, in the order listed.
10. Set computer switches as follows.

HALT DISCONNECT in up position

MASTER CLEAR momentarily to down position
PHASE STEP MODE pressed
11. Repeatedly place RESTART/START STEP switch to START STEP to generate successive phase pulses.
12. PHASE STEP computer through the last two instructions in table $6-4$, page $6-21$, in the order listed.

Table 6-4, page 6-21, lists the result of each instruction if the circuits are operating properly. If the listed result is not obtained, trace the malfunction by analyzing the contents of the A-register and the events listed in the instruction timing charts.
(2) Troubleshooting example.
(a) Conditions and symptoms.

1) Computer running.
2) FAULT indicator is lighted.
3) Horn sounds.
4) FAULT INDICATORS HALT indicator is lighted.
5) P-register contains 01777.
(b) Logical analysis. - Perform the following procedures to systematically isolate the malfunction.
1. Perform steps 1 through 4 of paragraph $6-4 \underline{c}(1)$, page 6-18. This fails to isolate malfunction.
2. Set computer to op step through 00 (HLT) instruction. Normal operation continues until P-register contains 01777.
3. Stop computer and manually check operation of $P$ register. No malfunction is evident.
4. Set the P-register to 01776.

TABLE 6-4. Instruction Logic Checks

| Instruction | Initial Register Settings | Result |
| :---: | :---: | :---: |
| $\operatorname{LGN}(\mathrm{f}=01)$ | $\begin{aligned} & \mathrm{F}=01_{8} \\ & \mathrm{M}=00 \\ & \mathrm{~A}=00000000 \end{aligned}$ | $\mathrm{A}=777777778$ |
| $\operatorname{STR}(\mathrm{f}=12)$ | $\begin{aligned} & F=128 \\ & M=00 \\ & Z_{0-13}=00010 \\ & A=7777777 \end{aligned}$ | $77777777_{8}$ <br> (stored in memory address 00010. Checked with next instruction). |
| $\operatorname{CLA}(\mathrm{f}=30)$ | $\begin{aligned} & \mathrm{F}=308 \\ & \mathrm{M}=00 \\ & \mathrm{Z}_{0-13}=00010 \end{aligned}$ | $\mathrm{A}=77777778$ (placed in memory address 00010 by STR instruction above). |
| $\operatorname{ADD}(\mathrm{f}=31)$ | $\begin{aligned} & F=31_{8} \\ & M=00 \\ & A=67777777_{8} \\ & X=01_{8} \text { (at } T 32 \text { of } R \text { seq.) } \end{aligned}$ | $\mathrm{A}=70000000_{8}$ |
| $\mathrm{SHF}(\mathrm{f}=06)$ | $\begin{aligned} & \mathrm{F}=068 \\ & \mathrm{M}=00 \\ & Z_{0-13}=040068 \\ & \mathrm{~A}=00770077 \end{aligned}$ | $\mathrm{A}=77007700$ |

5. Set computer to PHASE STEP through 00 (HLT) instructions. The P-register advances to 01777 through the first instruction but fails to advance to 02000. The advance from 01777 to 02000 requires that bit 10 set and bits 0 through 9 clear.
6. Check P-register logic schematics (figures 8-24, $8-25$, and $8-26$, pages $8-57,8-59$, and $8-61$ ). $P_{10}$ is set by either of two gates, adder or D-register.
7. Since register failed when used with adder, check adder gate on bit 10.
8. To enable the gate, set master clock $\varnothing 1$ and ground test point A2A1TB1 B33 (output of term 07N02, figure 8-24, page 8-57).
9. Simulate the output of adder term 70A10 by grounding test points A1A1TB1 B17 and A1A1TB2 A6. Indi-cator-switch $\mathrm{P}_{10}$ is not lighted. Malfunction is in term 0XP10.
10. De-energize computer (see paragraph 3-7, page 3-22).
11. Open logic drawer A1.
12. Remove and replace 71760 card at A1A1J8D.
13. Close logic drawer.
14. Energize computer (see paragraph 3-2, page 3-16) and repeat steps 8 and 9.
15. Remove jumpers used for grounding in steps 8 and 9 .
16. Repeat steps 4 and 5. P-register advances without error; malfunction is corrected.

## III - ADJUSTMENTS

6-5. MEMORY CIRCUITS. - The read and write drive currents switch magnetic field direction in the ferrite cores in the memory stacks. The inhibit currents prevent this switching during the write cycle when zeros are written. High read or write currents usually cause a random pickup of bits, low currents usually cause a random dropping of bits.

Note: - Before adjusting memory current, make sure no failure, intermittent, or marginal conditions exist in the associated memory and computer logic circuits. Do not adjust memory currents or read strobe timing until the equipment has been energized for at least four hours.

## a. Initial Setup.

1. Open memory drawer and install memory chassis extender cables (see paragraph 5-4a, page 5-4).

Note: - The extender cables must not be used while operating.
2. Clear memory using the following procedure.

1) Press RUN MODE switch.
2) Momentarily place MASTER CLEAR switch to down position.
3) Place FUNCTION REPEAT switch to up position.
4) Set F-register to 010002 .
5) Place RESTART/START-STEP switch to START-STEP.
6) Press SEQ STOP/STOP switch to STOP.
3. Store $77777777_{8}$ at alternate addresses throughout memory using the following procedure.
1) Momentarily place MASTER CLEAR switch to down position.
2) Place FUNCTION REPEAT switch to up position.
3) Set F-register to 010102 .
4) Set A to 7777777 .
5) Press and hold bit 0 of P-register while performing substeps 6) and 7).
6) Place RESTART/START-STEP switch to START-STEP.
7) Place SEQ STOP/STOP switch to STOP.
4. Ground test points A1A1TB2 A23 and C23.

Note: - Step 4 holds bits 13 and 12 of the P-register cleared. This reduces current repetition in the memory and stabilizes the oscilloscope presentation.

CAUTION. - Solid wires are used between the core stacks and the logic circuits. Do not bend or flex these wires.
5. Use the following oscilloscope settings.

Time/cm: 1 usec
Triggering mode: EXT + , AC FAST
Trigger input:
A2A1TB1 G1 (02T11)
b. Inhibit Current Adjustment. - Use the following procedure to adjust the inhibit currents on both memory chassis.

1. Perform steps 1 through 4 of paragraph 6-5a, page 6-23 .
2. Place current probe around leads from A4J203-1 (figure 8-97, B1, page 8-209). Observe waveform $A$ on figure 6-1, page 6-25.
3. Adjust the +V regulator potentiometer, R24 (figure 8-91, B3, page $8-197$ ) to obtain $230 \pm 20 \%$ ma pulse (figure $6-1$, page 6-25).
4. Connect oscilloscope probe to test point H27 (figure 8-97, B1, page 8 -209) and record value obtained. It should be 2.3 v $\pm 10 \%$. For further adjustments, this procedure and value of $\bar{d}$ rive current can be used.
5. Place voltage scope probe at test point H 27 .
6. Adjust +V regulator potentiometer (figure 8-91, page 8-197) to obtain a $2.3 \mathrm{v} \pm 10 \%$ pulse. Figure $6-1 \mathrm{~A}$, page $6-25$, shows the approximate waveform. The pulse is the inhibit transformer primary current and is approximately 20 ma greater than the bit plane currents.


Figure 6-1. Memory Waveforms
c. X-Axis Read and Write Current Adjustment. - Use the following procedure to adjust the X read and write currents.

Note: - Adjust the inhibit current before adjusting the read and write current.

1. Perform steps 1 through 4 of paragraph 6-5a, page 6-23.
2. Place current probe around leads from J202-17 and J212-18 (figure 8-93, C4, page 8-201), observe waveform $B$ on figure $6-1$, page $6-25$.
3. Adjust XR potentiometer (R22, figure 8-93, C6, page 8-201) to obtain a 230 ma read pulse (figure 6-1, C, page 6-25).
4. Connect scope probe to test point E27 and record value obtained. It should be $3.0 \mathrm{v} \pm 10 \%$. For further adjustments

5. Adjust XW potentiometer (R23, figure 8-93, B6, page 8-201) to obtain a 240 ma write pulse (figure $6-1, \mathrm{D}$, page $6-25$ ).
6. Connect scope probe to test point D27 (figure 8-93, B6, page $8-201$ ) and record value obtained. It should be $3.1 \mathrm{v}+10 \%$.
d. Y-Axis Read and Write Current Adjustments. - Use the following procedure to adjust Y read and write currents.
7. Perform steps 1 through 4 of paragraph 6-5a, page 6-23.
8. Place current probe around leads from J202-1 and J202-2 (figure $8-95, \mathrm{C} 4$, page $8-205$ ) and observe waveform B on figure 6-1 (page 6-25).
9. Adjust YR potentiometer (R20, figure 8-95, C6, page 8-205) to obtain $230 \pm 20 \%$ ma read pulse (figure 6-1, C, page 6-25).
10. Connect scope probe to test point G27 (figure 8-95, page $8-205$ and record value obtained. It should be $3.1 \mathrm{v} \pm 10 \%$.
11. Adjust YW potentiometer (R21, figure 8-95, B6, page 8-205) to obtain a $240 \pm 20 \%$ ma write pulse (figure $6-1$, D, page 6-25).
12. Connect scope probe to test point F27 and record value obtained. It should be $3.1 \mathrm{v} \pm 10 \%$.

If required, repeat procedures in paragraphs 6-5 $\underline{c}$ and 6-5d, page 6-26, for the second memory chassis.
e. Memory to Z Strobe (Read Strobe) Adjustment. - An adjustable strobe pulse provides correction timing for the pulse which gates information from the memory sense amplifiers to the Z-register. An early strobe results in bits being picked up; a late strobe results in bits being dropped.

Note: - Before the strobe adjustment is made, make sure no failure, marginal, or intermittent conditions exist in the associated logic and memory circuitry.

1. Store $77777777_{8}$ throughout memory.
2. Run a CLA (30) instruction continuously.
3. Use the following oscilloscope settings.

Time/cm: $\quad 0.1 \mu \mathrm{sec}$
Triggering mode:
EXT +, AC FAST
Trigger input:
A2A1TB1 G01 (02T11)
4. Insert channel A probe (dual-trace preamplifier) into A1A1TB1 G1 to display strobe pulse for $\mathrm{Z}_{0}-13$ (pulse for $\mathrm{Z}_{14-23}$ is identical when observed at A1A2TB2 A33). The strobe pulse is approximately 140 nanosecond at the -2 v level.
5. If necessary, adjust strobe pulse on 64024 card (figure 8-54, B2, page $8-123$ ) by increasing or decreasing total number of tap positions which separate initiations and terminating signals going to 64015 card.
6. Insert probe B into sense amplifier output test point (A20 to M20 on both memory chassis) which has narrowest pulse width.

CP-818A/U
7. Use an alternate dual-trace to compare sense output and timing of strobe. The strobe pulse occurs in the last half of the sense pulse.

COMPUTER TIME:

8. To adjust strobe timing, move both initiating and terminating signal taps on 64024 card forward (earlier) or backward (later) an equal number of taps.
9. Run BRAINWASH memory test (refer to paragraph 10-3f, page 10-50, Volume IV). If errors occur in normal, high margin, or low margin, further adjustment is necessary.
10. Scope sense amplifiers of failing bits during BRAINWASH to check if strobe must be advanced and retarded in sense amplifier pulse.

6-6. AIRFLOW SENSOR ADJUSTMENT. - Perform the following steps to adjust the airflow sensor.

Note: - Make sure airflow sensor needs adjusting. Check fans and air intake and exhaust ports before making adjustment. Sensor operation is temperature dependent. If the ambient room temperature changes, sensor adjustment may be required.

1. Release snap screws on filter grill (above power control panel).
2. Pull grill work out and up to expose filter.
3. Remove air filter.
4. Place POWER ON/OFF switch to ON.
5. Loosen clamp and remove tape covering sensor adjustment screw hole.
6. Using a screwdriver, turn adjustment screw clockwise (switch operates at decreased airflow) $1 / 8$ turn.
7. Replace tape covering the adjustment screw hole and tighten clamp.

Note: - The hole for adjustment must be covered for the sensor to operate properly.
8. Replace air filter and close grill.
9. Open logic panel A1A3. The AIR FLOW FAULT indicator is lighted.

## CHAPTER 7

## ILLUSTRATED PARTS BREAKDOWN

I - INTRODUCTION
7-1. EXPLANATION. - The Mlustrated Parts Breakdown identifies assemblies and detail parts contained in the CP-818A/U Digital Data Computer. The parts list should not be used for disassembly or assembly procedures. Maintenance, overhaul, or repair should be performed by authorized personnel using the applicable maintenance, service, or overhaul instructions. This publication is divided into three sections.

## II - GROUP ASSEMBLY PARTS LIST

7-2. EXPLANATION. - The group assembly parts list consists of exploded view illustrations and listings of assemblies and detail parts. Each assembly listed in this section is followed by its component parts listing. Attaching parts are listed immediately following the assembly or part which they secure. The symbol "---*---" is used to denote the end of the attaching parts.

7-3. FIGURE AND INDEX COLUMN. - This column shows the chapter number, a figure number of an assembly and all index numbers assigned to its component parts.

7-4. REFERENCE DESIGNATION COLUMN. - This column lists the reference designator assigned to the assembly or detail part. These designators coincide with the designation marked on the equipment, drawings, and diagrams. The designator complies with MIL-STD-16.

7-5. DESCRIPTION COLUMN. - This column lists the item name of a part or assembly, followed by an identifying description, when required. The data is indented to show relationship. Whenever parts are procured from a vendor, the vendor's part number is listed in the Part Number column and the vendor's code " $\left(\varnothing^{\prime} \phi^{\prime} \phi \emptyset\right)$ " is placed after the description of the item. The Department of Defense drawing number is also listed after the vendor code number. The vendor's code number is taken from the Federal Supply Code for Manufacturer's Cataloging Handbook H4-1. These codes are listed in numerical sequence at the end of the Introduction.

7-6. PART NUMBER COLUMN - The column lists the Department of Defense drawing numbers except when military part numbers are listed.

CP-818A/U
a. "No Number" Entry. - This entry indicates that a part number has not been assigned to the part or assembly. Reference to its next procurable item is made by indenture or explanation in the Description column.
b. "Coml' Entry. - This entry indicates that the part may be procured from normal commercial sources. Sufficient descriptive information is given to permit part procurement.

7-7. UNITS PER ASSEMBLY COLUMN. - This column indicates the quantity of parts per assembly. If an equipment contains two or more identical assemblies, or if similar assemblies have been combined in one illustration, this column will indicate the quantity of parts for one assembly only.
a. "NP" (Nonprocurable) Entry. - This designation is entered when a part or assembly is listed as a "No Number" in the Part Number column.
b. "AR" (As Required) Entry. - This designation is entered when a definite quantity is not specified.
c. "Ref" (Reference) Entry. - This designation is entered when the quantity of an assembly has been previously considered.

7-8. USABLE ON CODE COLUMN. - This column has not been employed in this Illustrated Parts Breakdown.

## III - NUMERICAL INDEX

7-9. EXPLANATION. - This index lists all part numbers, figure and index numbers, and quantities listed in the group assembly parts list. The part numbers are arranged in alphanumeric sequence.

## IV - REFERENCE DESIGNATOR INDEX

7-10. EXPLANATION. - This index lists all reference designations assigned in the group assembly parts list. The reference designations are arranged in alphamumeric sequence with the corresponding figure and index number and part number.

## VENDORS' CODES

| Code | Name and Address |
| :---: | :---: |
| $\not \subset \emptyset 142$ | EFCO Hydraulics Inc. 235 Kilvent St. <br> Warwick, R. I. $\emptyset 2886$ |
| $\emptyset 1295$ | Texas Instruments Inc. $135 \not{ }^{\prime} \emptyset$ North Central Expressway Dallas, Texas 75231 |
| Q/266 ${ }^{\prime}$ | Amphenol Corp. <br> $28 \varnothing 1$ S. 25th Ave. <br> Broadview, Ill. $6 \not{ }^{6} 153$ |
| $\emptyset 5236$ | Jonathan Mfg. Co. <br> $72 \emptyset$ E. Walnut <br> Fullerton, Calif. 92632 |
| $\emptyset 5581$ | A.G.I. Rubber Co. <br> PO Box 898 <br> Bridgeport, Conn. $\varnothing 66 \not{ }^{1} 1$ |
| $\emptyset 5587$ | Couch Ordnance Inc. North Quincy, Mass. |
| $\emptyset 7137$ | Transistor Electronics Corp. <br> Hwy 169 - Co. Rd 18 <br> P.O. Box 6191 <br> Minneapolis, Minn. 55424 |
| ¢88¢ 6 | General Electric Co. <br> Miniature Lamp Dept. <br> Nela Park, Cleveland, Ohio 44112 |
| $\emptyset 9922$ | Burndy Corp. <br> Richards Ave. <br> Norwalk, Conn. $\varnothing 6852$ |
| 12881 | Metex Corp. $97 \varnothing$ New Durham Road Edison, N.J. $\varnothing 8817$ |

## VENDORS' CODES (continued)

| Code | Name and Address |
| :---: | :---: |
| 15605 | Cutler-Hammer Inc. 4201 N. 27th St. <br> Milwaukee, Wis. 53216 |
| 16512 | National Connector Corp. 9210 Science Center <br> Minneapolis, Minn. 55429 |
| 22526 | Berg Electronics, Inc. <br> New Cumberland, Pa. 17 $17 \varnothing$ |
| 37942 | Mallory P.R. and Co., Inc. 3029 East Washington St. Indianapolis, Ind. $462 \not 66$ |
| 43766 | Nice Ball Bearing Co. 30th and Harting Park Ave. Philadelphia, Pa. $1914 \varnothing$ |
| 56289 | Sprague Electric Co. <br> Marshall St. <br> North Adams, Mass. $\varnothing 1247$ |
| 79674 | ADC Products Inc. 6405 Cambridge St. Minneapolis, Minn. 55426 |
| 71279 | Cambridge Thermionic Corp. 445 Concord Ave. Cambridge, Mass. $\emptyset 2138$ |
| 71286 | Camloc Fastener Corp. 22 Spring Valley Rd. Paramus, N.J. $\emptyset 7652$ |
| $7140 \varnothing$ | Bussmann Mfg., Division of McGraw Edison 2536 W. University St. <br> St. Louis, Mo. $63 \not 017$ |

VENDORS' CODES (continued)

| Code | Name and Address |
| :---: | :---: |
| 71468 | ITT, Cannon Electric Inc. $32 \varnothing 8$ Humbolt St. <br> Los Angeles, Calif. 9 ${ }^{\prime} \emptyset^{\prime} 31$ |
| 71744 | Chicago Miniature Lamp Works 4433 Ravenswood Ave. Chicago, Il. 6Ø64ø |
| 72619 | Dialight Corp. <br> $6 \emptyset$ Stewart Ave. <br> Brooklyn, N.Y. 11237. |
| 72962 | Elastic Stop Nut Corp. of America 2330 Vauxhall Road <br> Union, N.J. $\not 7 \not \subset 83$ |
| 73893 | Metals and Controls, Inc. Metallurgical Products Group 34 Forest St. Attleboro, Mass. $\varnothing 27 \not{ }^{2} 3$ |
| 74545 | Hubbell Harvey Inc. State St. and Bostwick Ave. Bridgeport, Conn. $\varnothing 66 \emptyset 2$ |
| 78189 | Shakeproof, Division of Illinois Tool Works, Inc. St. Charles Road Elgin, Il. 6ø12ø |
| $8 \chi^{\prime} \not{ }^{\prime} 23$ | Schott, Oscar A. Co., Inc. $5 \emptyset \emptyset$ 11th Ave. S. Minneapolis, Minn. 55415 |
| $8 \emptyset 294$ | Bourns Inc. $12 \not{ }^{\prime} \emptyset$ Columbia Ave. Riverside, Calif. $925 \not{ }^{\circ} 7$ |

# VENDORS' CODES (continued) 

| Code | Name and Address |
| :---: | :---: |
| 82877 | Rotron Mfg. Co., Inc. 7-9 Hasbrouck Lane Woodstock, N.Y. 12498 |
| 83058 | Carr Fastener Co. 238 Main St. <br> Cambridge, Mass. Ø2142 |
| $9 \nmid 536$ | Univac, Division of Sperry Rand Corp. Univac Park <br> St. Paul, Minn. 55116 |
| 91506 | Augat, Inc. <br> 33 Per ry Ave. <br> Attleboro, Mass. $\varnothing 27 \emptyset 3$ |
| 91637 | Dale Electronics, Inc. <br> P.O. Box $6 \not{ }^{\circ} 9$ <br> Columbus, Nebr. 68601 |
| 91886 | Malco Mfg. Co., Inc. $4 \not \subset 25$ W. Lake Chicago, Ill. 6Ø624 |
| 91929 | Honeywell, Inc., Micro Switch Division Chicago and Spring Streets Freeport, Ill. 61Ø32 |
| 93929 | G-V Controls, Inc. 81 Okner Parkway Livingston, N.J. $\varnothing 7 \not \subset 39$ |
| 94144 | Raytheon Co. 465 Centre St. <br> Quincy, Mass. $\varnothing 2169$ |
| 94222 | South Chester Corp. Chester, Pa. |

VENDORS' CODES (continued)
Code $\quad$ Name and Address
96881 Thomson Industries, Inc. 1029 Plandome Rd. Manhasset, N.Y. 11ф3


Figure 7-1. CP-818A/U Digital Data Computer

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST

| FIG. AND INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | $\begin{aligned} & \text { UNITS } \\ & \text { PER } \\ & \text { ASSY. } \end{aligned}$ | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7-1- |  | (ATTACHING PARTS, for indexes 11 thru 14) <br> SCREW, flat hd, $0.312-18 \mathrm{UNC}-2 \mathrm{~A}$ by $1 \mathrm{in} . \mathrm{lg}$ (DOD no. ØN123131-3). <br> SCREW, pan hd, $0.312-18 U N C-2 A$ by $0.5 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123143-1) <br> SPACER, sleeve, $0.166 \mathrm{in} . \mathrm{Ig}$ | Coml <br> Coml ØN067062 | 8 8 8 |  |
| -15 |  | PLATE, identification (component of 0 N116826). .. <br> (ATTACHING PARTS) <br> SCREW, pan hd, 4-4ఏUNC-2A by Ø. $5 \mathrm{in} . \lg . . . .$. <br> WASHER, flat, no. 4 <br> NUT, self-locking, hex . . . . . . . . . . . . . . . . . . . | 0N116857-2 <br> MS51957-17 <br> MS15795-803 <br> MS21044-C04 | $\begin{aligned} & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |
| -16 | PS1 | POWER SUPPLY (For breakdown see <br> Figure 7-11, page 7-48). <br> (ATTACHING PARTS) <br> SCREW, flat hd, 10-32UNF-2A by $0.625 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. ØN123394-4) | ¢N116826 Coml | 1 16 |  |
| -17 | A6, A7 | - FAN ASSEMBLY (For breakdown see Figure 7-12, page 7-52). | ON116843 | 2 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC- 2 A by 0.625 in .1 g <br> (DOD no. ØN123137-6) <br> SCREW, pan hd, 6-32UNC-2A by $\varnothing .5 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. $0 \mathrm{~N} 123137-5$ ) <br> WASHER, flat, no. 6 <br> NUT, self-locking, hex | Coml <br> Coml <br> MS15795-805 <br> MS21044-C 06 | $\begin{gathered} 4 \\ 16 \\ 16 \\ 16 \end{gathered}$ |  |
| $\begin{aligned} & -18 \\ & -19 \end{aligned}$ |  | - HINGE, upper, th . <br> - HINGE, upper, lh . | $\begin{aligned} & \not \mathrm{N}_{1} 16841-1 \\ & \rho \mathrm{~N} 116463-1 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |
| -20 |  | (ATTACHING PARTS, for indexes 18 and 19) <br> . SCREW, flat hd, $8-32 \mathrm{UNC}-2 \mathrm{~A}$ by 0.375 in .1 Ig (DOD no. ©N123126-1) . . . . . . . . . . . . . | Coml | 24 |  |
| -21 |  | . HINGE, lower | ON116840 | 8 |  |
| -22 |  | (ATTACHING PARTS) <br> SCREW, flat hd, $8-32$ UNC-2A by $1.25 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123126-9) | Coml | 16 |  |
| -23 |  | . PLUNGER, hinge | 0N116854 | 8 |  |
| -24 |  | SPRING, hinge. | \% N 116859 | 8 |  |
| -25 |  | - LATCH, rim clinching (94222) (DOD no. ©Ni23197-1) | 62-99-193-1б | 16 |  |
| -26 |  | - LATCH, rim clinching . . . . | ¢N116853-1 | 2 |  |
| -27 |  | - PAWL, latch | ON116850-1 | ${ }^{8}$ |  |
| -28 -29 |  | - PAWL, latch . . . . . . . . . . . | ON116850-2 ON116856 | 1 |  |
| $\begin{aligned} & -30 \\ & -31 \\ & -32 \\ & -33 \end{aligned}$ |  | Plate, identification "WARNING," 1.74 in. by 3.6 in . (90536) (DOD no. ©N123282) <br> DOOR, electrical equipment <br> DOOR, electrical equipment <br> DOOR, electrical equipment | $\begin{aligned} & 7901489-00 \\ & \text { oN1168币7-1 } \\ & \text { oN1168币7-3 } \\ & \text { ON116807-2 } \end{aligned}$ | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 2 \end{aligned}$ |  |



Figure 7-2. Upper Cabinet

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST

| FIG. AND INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | UNITS PER ASSY. | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7-2-31 -32 |  | - SHIM, catch | $\begin{aligned} & \text { ON116852-2 } \\ & \text { ON116852-3 } \end{aligned}$ | $\begin{aligned} & \mathrm{AR} \\ & \mathrm{AR} \end{aligned}$ |  |
|  |  | (ATTACHING PARTS, for indexes 28 thru 32) <br> SCREW, flat hd, 8-32UNC-2A by 1 in . Ig (DOD no. 0N123126-7) <br> SCREW, flat hd, 8-32UNC-2A by $1.25 \mathrm{in} . \mathrm{lg}$ (DOD no. $0 \mathrm{~N} 123126-9)$ | $\begin{aligned} & \text { Coml } \\ & \text { Coml } \end{aligned}$ | 8 8 |  |
| -33 |  | . CABINET, electrical equipment . . COVER, plate . . . . . . | 0N116805 0N068152 | 1 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC-2A by $0.5 \mathrm{in}$. <br> (DOD no. ON123137-5) <br> WASHER, flat, no. 6 . . . . . . . . . . . . . . | $\begin{aligned} & \text { Coml } \\ & \text { MS15795-8ø5 } \end{aligned}$ | 6 |  |
| $\begin{aligned} & -34 \\ & -35 \\ & -36 \end{aligned}$ | J1 | COVER, electrical connector CONNECTOR, receptacle, elect SHIELDING, gasket, elect | MS25043-20C MS3102A20-15PW 0 0 068132 | 1 1 1 |  |
|  |  | (ATTACHING PARTS, <br> for indexes 35 and 37) <br> SCREW, pan hd, 4-4币UNC-2A by $0.562 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. $0 \mathrm{~N} 123136-8$ ) <br> WASHER, flat, no. 4. <br> NUT, self-locking, hex | Coml MS15795-8ø3 MS21044-C04 | $\begin{aligned} & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |
| -37 -38 | $\begin{aligned} & \text { FL1, FL2, } \end{aligned}$ | FILTER, radio interference, $400 \mathrm{vdc}, 20 \mathrm{amp}$ (56289) (DOD no. ON123202) BRACKET, electrical connector | $\begin{aligned} & \text { 2øుX31 } \\ & \text { ¢N } \varnothing 6823 \rho-2 \end{aligned}$ | 3 1 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, flat hd, $10-32 U N F-2 A$ by $0.625 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. ©N123394-4). <br> SCREW, pan hd, $10-32 U N F-2 A$ by $\emptyset .625 \mathrm{in} . \mathrm{lg}$ (DOD no. ©N123140-4). <br> WASHER, flat, no. 10 | Coml <br> Coml MS15795-808 | 5 19 19 |  |
| $\begin{aligned} & -39 \\ & -40 \\ & -41 \end{aligned}$ |  | BRACKET, stabilizer <br> BRACKET, stabilizer <br> SHIELDING, gasket, electronic | ON116863-1 0 N116863-2 0N123363-34 | 1 1 AR |  |
|  |  | (ATTACHING PARTS, <br> for indexes 39 thru 41) <br> SCREW, pan hd, $100-32 \mathrm{UNF}-2 \mathrm{~A}$ by $0.75 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. 0N123140-5) <br> WASHER, flat, no. 10 . . . . . . . . . . . . . . . . | $\begin{aligned} & \text { Coml } \\ & \text { MS15795-808 } \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  |
| $\begin{aligned} & -42 \\ & -43 \end{aligned}$ | W1 | . . SHIELDING, gasket, electronic . . . . . . . . . . . | $\begin{aligned} & \text { oN123319-17 } \\ & \text { ON } 668212 \end{aligned}$ | AR <br> 1 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC-2A by $0.562 \mathrm{in} . \mathrm{lg}$ <br> (DOD no. ON123137-9) $\qquad$ <br> WASHER, flat, no. 6. $\qquad$ <br> NUT, self-locking, hex, 6-32UNC-3B (72962) (DOD no. $0 \mathrm{~N} 123044-2$ ) <br> ---*--- | Coml <br> MS15795-8p5 <br> L79NKM-62 | 4 4 4 |  |
| -44 | W2, W3, W4 | . BUS BAR | ¢0N668213 | 3 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC-2A by $0.5 \mathrm{in}$. <br> (DOD no. $0 \mathrm{~N} 123137-5$ ) <br> WASHER, flat, no. 6. | $\begin{aligned} & \text { Coml } \\ & \text { MS15795-8ø5 } \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |
| -45 |  | . . insulator, bus bar . . . . . . . . . . . . . . | ¢N068136 | 2 |  |

GROUP ASSEMBLY PARTS LIST



Figure 7-3. Lower Cabinet

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST

| FIG. AND INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | $\begin{aligned} & \text { UNITS } \\ & \text { PER } \\ & \text { ASSY. } \end{aligned}$ | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| -17 | A12A3F2, A12A3F3, A12A3F5, A12A3F6, A12A4F2, A12A4F3, A12A4F5, A12A4F6 A12A3XF2, A12A3XF3, A12A3XF5, A12A3XF6, A12A4XF2, A12A4XF3, A12A4XF5, A12A4XF6 A12A3XF1, A12A3XF4, A12A4XF1, A12A4XF4 | FUSE, cartridge <br> FUSEHOLDER $\qquad$ <br> FUSEHOLDER, indicating, $2 \varnothing \mathrm{amp} 4-6 \mathrm{v}$ (7140б) (DOD no. ØN123229) | F03A250V10AS | 8 |  |
| -18 |  |  | FHL18G2-1 | 8 |  |
| -19 |  |  | HKU | 4 |  |
| $\begin{aligned} & -2.0 \\ & -21 \end{aligned}$ |  | . . BRACKET, angle, fuseholder . | $\begin{aligned} & \not 0 \mathrm{~N} 16848-2 \\ & \text { ON116848-1 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |
|  |  | (ATTACHING PARTS, for indexes $2 \varnothing$ and 21) <br> SCREW, pan hd, 8-32UNC-2A by $\varnothing .5 \mathrm{in} . \mathrm{lg}$ (DOD no. $0 \mathrm{~N} 123138-5$ ) | Coml | 6 |  |
|  | $\begin{aligned} & \text { A12A3, } \\ & \text { A12A4 } \end{aligned}$ | . . CONNECTOR ASSEMBLY | ON068180-2 | 2 |  |
|  |  | (ATTACHING PARTS) <br> SCREW; pan hd, $10-32 \mathrm{UNF}-2 \mathrm{~A}$ by $1.25 \mathrm{in} . \mathrm{lg}$ (DOD no. ©N123140-8) <br> WASHER, flat, no. 10 <br> WASHER, lock, spring, no. 10 | Coml <br> MS15795-8ø8 <br> MS35338-138 | $\begin{aligned} & 16 \\ & 16 \\ & 16 \end{aligned}$ |  |
| -22 |  | . . SUPPORT, connector bracket | 0n0672ø3 | 2 |  |
| -23 |  | . . SHIM, 0.02 in. thk by $4.78 \mathrm{in}$. | ON067128 | 4 |  |
| -24 -25 |  | . . . SHIM, $0.032 \mathrm{in} \mathrm{thk} \mathrm{by} 4.78 \mathrm{in} .$. | ¢N067138 ON067139 | 2 |  |
|  |  | (ATTACHING PARTS, <br> for indexes 22 thru 25) <br> NUT, self-locking, hex $\qquad$ <br> WASHER, flat, no. 8 . $\qquad$ | $\begin{aligned} & \text { MS21ø44-Cø8 } \\ & \text { MS15795-8ø7 } \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  |
| -26 | $\begin{aligned} & \text { A12A3J1 } \\ & \text { thru } \\ & \text { A12A3J4, } \\ & \text { A12A441 thru } \\ & \text { A12A4J4 } \end{aligned}$ | CONNECTOR, receptacle, elect, 73 male and 4 female contact (91886) (DOD no. ØN123228) | 3614679 | 4 |  |
|  |  | (ATTACHING PARTS) <br> . . . NUT, self-locking, hex . . . . . . . . . . . . | MS21044-C06 | 16 |  |
| -27 |  | . . . . CONTACT, elect, male, snap-in (91886) (DOD no. ON123467-1). | 3614792-4-3610013 | 73 |  |
| -28 |  | . . . . CONTACT, elect, female, snap-in (91886) (DOD no. ON123231-2) | 3614791-4-3610010W | 4 |  |
| -29 |  | . . . NUT, plain, plate . . . . . . . . . . . . . . . | ON116625 | 4 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, flat hd, 10-32UNF-2A by $1 \mathrm{in}$. (DOD no. 0N123394-7) <br> NUT, self-locking, hex | $\begin{aligned} & \text { Coml } \\ & \text { MS21044-C3 } \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ |  |
| $-30$ |  | - . BRACKET, electrical connector . . . . . . | ON068181 | 1 |  |
| -31 -32 | A12P1A12P2 | . . CONNECTOR, receptacle, elect . . . . . . . . . | MS3106A32-6S | 1 |  |
| -33 |  | - ADAPTER, cable to connector | MS3057-20A | 2 |  |
| $\begin{aligned} & -34 \\ & -35 \end{aligned}$ |  | . . BUSHING, elect conductor . . . . . . . . . . . . | MS39056-7 | 2 |  |
|  |  | (DOD no. 0 N 123045 ) . . . . . . | Coml | 2 |  |

GROUP ASSEMBLY PARTS LIST

CP-818A/U


Figure 7-4. Hood Assembly

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST



Figure 7-5. Digital to Digital Converter

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST



Figure 7-6. Memory Chassis Assembly

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST



Figure 7-7. Control Indicator, A1A3

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST



Figure 7-8. Control Indicator, A2A3

GROUP ASSEMBLY PARTS LIST

| $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | REF. DESIGN. | DESCRIPTION | PART NO. | UNITS PER ASSY. | usable ON CODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7-8- | A2A3A1 | CONTROL-INDICATOR (For NHA see |  |  |  |
| -1 |  | figure 7-5, page 7-26) <br> SHIELD, control-indicator | ON116810 | Ref 1 |  |
| -1 |  | - SHIELD, control-indicator | 0N068272 | 1 |  |
|  | XDS1B thru | - SWITCH, push, indicator type | ON123195-24 | 76 |  |
|  | XDS11, XDS2C thru XDS2F, |  |  |  |  |
|  | XDS2H, XDS2I, |  |  |  |  |
|  | XDS3B, XDS3C, XDS3E, XDS3G, |  |  |  |  |
|  | XDS $3 \mathrm{H}, \mathrm{XDS4C}$ thru XDS4F, |  |  |  |  |
|  | XDS4H, XDS4I, XDS5B, XDS5C |  |  |  |  |
|  | XDS5E, XDS5G, |  |  |  |  |
|  | XDS5H, XDS5I, XDS6B thru |  |  |  |  |
|  | XDS6D, XDS6F, XDS6G, XDS7B |  |  |  |  |
|  | thru XDS7D, |  |  |  |  |
|  | XDS7F, XDS7G, XDS71, XDS8C, |  |  |  |  |
|  | thru XDS8E, |  |  |  |  |
|  | XDS8H, XDS8I, XDS9A thru |  |  |  |  |
|  | XDS91, XDS 10 B |  |  |  |  |
|  | $\begin{aligned} & \text { thru XDSIDE, } \\ & \text { XDSIDG, XDSIDI, } \end{aligned}$ |  |  |  |  |
|  | XDS11B thru |  |  |  |  |
|  | XDS11G, XDS12A thru XDS12C, |  |  |  |  |
|  | XDS12F thru |  |  |  |  |
|  | XDS12I |  |  |  |  |
| -3 |  | . . LENS, indicator light, amber (72619) (DOD no. ON123441-2) | ST1-6000-1633 | 1 |  |
| -4 |  | . . LAMP, incandescent, 10v, 0.014 amp (08800) |  |  |  |
|  |  | . . ${ }^{\text {(DOD no. } 0 \text { N123440) . . . . . . . . . . . . . }}$ | 344 | 1 |  |
| -5 |  | . . NUT, plain, round, clear, 3/8-32NEF-2 (67137) |  |  |  |
|  |  | (DOD no. 0n123236-1)............... | 1112-1 | 1 |  |
| -6 |  | . . NUT, plain, round, black, 3/8-32NEF-2 (07137) (DOD no. ©N123236-2). | 1112-2 | 1 |  |
| -7 |  | . . WASHER, lock, external tooth, 0.375 in. id |  |  |  |
|  |  | (78189) (DOD no. ON123446) | 1120-12-CPDD | 1 |  |
| -8 |  | . . SWITCH, push, indicator type . . . | No Number | NP |  |
| -9 |  | . NUT, plain, round, clear, 3/8-32NEF-2 (ס7137) (DOD no. ON123236-1) | 1112-2 | 8 |  |
| -10 |  | - WASHER, lock, internal tooth, 0.375 in . id (78189) (DOD no. ON123446) | 1120-12-CPDD | 8 |  |
| -11 | S1 thru S8 | - SWITCH, push, spdt, white button (67137) (DOD no. ON123250-1) |  |  |  |
|  |  | (DOD no. ON123250-1) <br> RETAINER, electrical cable | MBS-S-1836A-9 | 8 |  |
| -13 |  | . CLIP, spring tension . | ¢n 068261 | 2 |  |
|  |  | (ATTACHING PARTS, for indexes 12 and 13) <br> SCREW, pan hd, 6-32UNC-2A by $0.312 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123137-2) <br> WASHER, flat, no. 6 . | $\begin{aligned} & \text { Coml } \\ & \text { MS15795-8D5 } \end{aligned}$ | 8 |  |
| -14 |  | . RETAINER, shield | On068267 | 2 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC-2A by $0.312 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123137-2) | Coml | 8 |  |
| -15 |  | . SUPPORT, shield | ¢N068153 | 2 |  |
| -16 |  | . SUPPORT, shield | ¢N068263 | 1 |  |
| -17 |  | . KNOB-CONTROL, round | MS91528-1N2B | 1 |  |
| -18 | R1 | . RESISTOR, variable, 1 meg ohm, $\pm 10 \mathrm{pct}, 1 \mathrm{w}$ ( 01121 ) (DOD no. $\varnothing \mathrm{N} 123082-14$ ). | 1N056S105UA | 1 |  |
| -19 | S9 thru S13 | SWITCH, toggle, 2 pole, 3 position (91927) (DOD no. ØN123205-2) | 13AT4¢3-T2 | 5 |  |
| -20 | S14 | SWITCH, toggle, 2 pole, 3 position ( 91927 ) (DOD no. ON123205-2) | 13AT401-T2 | 5 |  |

GROUP ASSEMBLY PARTS LIST



Figure 7-9. Memory Array Stack Panel

GROUP ASSEMBLY PARTS LIST



Figure 7-10. Resistor-Capacitor Assembly

GROUP ASSEMBLY PARTS LIST



Figure 7-11. Power Supply

GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST

| FIG. AND INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | $\begin{aligned} & \text { UNITS } \\ & \text { PER } \\ & \text { ASSY. } \end{aligned}$ | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (ATTACHING PARTS, for indexes 21 and 22) <br> SCREW, pan hd, 6-32UNC-2A by $1.125 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123065-2) <br> SCREW, pan hd, 6-32UNC-2A by $0.875 \mathrm{in} . \mathrm{lg}$ (DOD no. 0 N123137-10) <br> WASHER, flat, no. 6 <br> INSULATOR <br> NUT, self-locking | Coml <br> Coml <br> MS15795-805 <br> 0N067013 <br> MS21044-C06 | 6 6 12 12 6 |  |
| -23 -24 | J1 | . CONNECTOR, receptacle, elect | $\begin{aligned} & \text { MS3102A32-6P } \\ & \text { MS3102A32-6PW } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |
|  |  | (ATTACHING PARTS, <br> for indexes 23 and 24) <br> SCREW, pan hd, 6-32UNC-2A by $0.75 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123137-7) . . . . . . . . . . . . . NUT, self-locking | $\begin{aligned} & \text { Coml } \\ & \text { MS21044-C06 } \end{aligned}$ | 8 |  |
| -25 |  | BRACKET, electrical connector | DN116829 | 1 |  |
|  |  | (ATTACHING PARTS) SCREW, pan hd, 8-32UNC-2A by $0.5 \mathrm{in} . \mathrm{lg}$ (DOD no. $\varnothing$ N123138-5) | Coml | 2 |  |
| -26 |  | . SLIDE, telescoping, $22 \mathrm{in} . \mathrm{lg}$, rh (05236) (DOD no. øN123259-2) | 350266-R | 1 |  |
| -27 -28 |  | SLIDE, telescoping, $22 \mathrm{in} . \mathrm{lg}$, ih ( $(\mathbf{5} 236$ ) <br> (DOD no. $0 \mathrm{~N} 123259-1$ ). | $\begin{aligned} & 350266-\mathrm{L} \\ & \text { ON } 068221 \end{aligned}$ | AR |  |
|  |  | (ATTACHING PARTS, for indexes 26, 27 and 28) <br> SCREW, flat hd, 10 -32UNF-2A by $0.625 \mathrm{in} . \mathrm{lg}$ (DOD no. $\mathrm{ON}^{\mathrm{N}} 123394-4$ ) | Coml | 8 |  |
| -29 | TB1, TB2 | . TERMINAL BOARD, barrier type | 37TB-11 | 2 |  |
|  |  | (ATTACHING PARTS) <br> SCREW, pan hd, 6-32UNC-2A by $0.75 \mathrm{in} . \mathrm{lg}$ (DOD no. 0 N123137-7) $\qquad$ <br> WASHER, flat, no. 6 <br> . . . . . . . . . . . . . . . <br> NUT, self-locking | Coml <br> MS15795-807 <br> MS21044-C06 | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ |  |
| -30 | CR1 thru CR24 | . SEMICONDUCTOR DEVICE, diode | 1N1186 | 24 |  |
| -31 | W6, W7 | . bus bar . . . . . . . . . . . . . | 0N068112 | , |  |
| -32 |  | - BRACKET, angle | ${ }_{6} \mathrm{O} \mathrm{N} 068124$ | 1 |  |
| -33 |  | - BRACKET, angle | 0 N 668125 | 1 |  |
|  |  | (ATTACHING PARTS, for indexes 32 and 33) <br> SCREW, pan hd, 8-32UNC-2A by $0.625 \mathrm{in} . \mathrm{lg}$ (DOD no. ON123138-5) $\qquad$ <br> NUT, self-locking | $\begin{aligned} & \text { Coml } \\ & \text { MS21044-C08 } \end{aligned}$ | 4 4 |  |
| $\begin{aligned} & -34 \\ & -35 \end{aligned}$ | W2, W3 | . BUS BAR . . . . . | 0N068110 <br> 6N068111 | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  |
|  |  | (ATTACHING PARTS, for indexes 34 and 35) <br> SCREW, pan hd, 6-32UNC-2A by 1.125 in . Ig (DOD no. ON123065-2) <br> WASHER, flat, no. 6 <br> INSULATOR <br> NUT, self-locking | Coml <br> MS15795-8ø5 <br> 0N067013 <br> MS21044-C06 | $\begin{aligned} & 4 \\ & 8 \\ & 8 \\ & 4 \end{aligned}$ |  |
| -36 | L2 | REACTOR, choke filter, 500 uh $\min , 35 \mathrm{amp}$ ( 80023 ) (DOD no. ©N123119-1). | S3898 | 1 |  |

GROUP ASSEMBLY PARTS LIST



Figure 7-12. Fan Assembly

GROUP ASSEMBLY PARTS LIST


|  | n | $\pm$ | ๒ | 픙 | $\pm$ | $\pm$ | $\pm$ | $\pm$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | m | N | N | ํ | N | N | ヘ | N |
|  | m | $\pm$ |  | $\llcorner$ | $ぃ$ | － | $\infty$ | $\infty$ |
|  | M | － | $\curvearrowleft$ | ＊ | － | － | $\bigcirc$ | $\sim$ |
|  | $\bar{m}$ | N | ～ | ～ | $\sim$ | $\sim$ | $\sim$ | ～ |
|  | 앙 | N | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ |
|  | N | ก | ＝ | － | ＊ | ＋ | ＝ | N |
|  | $\sim$ | $\sim$ | N | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ |
|  | N | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ | ～ |
|  | $\stackrel{\sim}{\sim}$ | $\sim$ | N | $\sim$ | $\sim$ | $\sim$ | $\sim$ | $\sim$ |
|  | $\stackrel{\sim}{\sim}$ | $\sim$ | $\sim$ | $\sim$ | N | N | $\sim$ | $\sim$ |
|  | ～ | $\bigcirc$ | 응 | － | － | － | 으 | N |
|  | $\cdots$ | $\ldots$ | ๑ | $\sim$ | $\bigcirc$ | $\cdots$ | $\bigcirc$ | $\bigcirc$ |
|  | ～ | ロ | $\bigcirc$ | $\curvearrowleft$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | $\bar{\sim}$ | N | N | ＊ | $\checkmark$ | へ | N | $\cdots$ |
|  | － | $\llcorner$ | $\ldots$ | ก | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\llcorner$ |
|  | の | ம | N | $\bigcirc$ | ＋ | $\bigcirc$ | N | $\sim$ |
|  | $\underline{\infty}$ | N | $\sim$ | N | $\sim$ | $\sim$ | $\sim$ | $N$ |
|  | ＾ | N | N | $\sim$ | $\sim$ | $\sim$ | $\sim$ | N |
|  | $\underline{\square}$ | の | $\bigcirc$ | ＋ | － | ＊ | $\sim$ | $\sim$ |
|  | ถ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ |
|  | $\pm$ | N | ＇N | N | $\sim$ | N | N | N |
|  | $\underline{\square}$ | ＊ | N |  | － |  | N |  |
|  | ㄴ | $\infty$ | $\infty$ | $\checkmark$ | ＊ | \％ | $\infty$ | $\infty$ |
|  | $=$ | $\infty$ | $\infty$ | $\infty$ | N | $\infty$ | $\infty$ | $\infty$ |
|  | 으 | $\varphi$ | $\bullet$ | $\infty$ | ＊ | $\infty$ | $\bigcirc$ | $\bullet$ |
|  | の | $\bullet$ | $\omega$ | ＊ | の | $\cdots$ | $\bullet$ | $\omega$ |
|  | $\infty$ | N | N | $\sim$ | $\sim$ | $\sim$ | $N$ | N |
|  | ～ | N | $N$ | $N$ | N | N | $N$ | N |
|  | $\bullet$ | m | m | ＊ | ＋ | ＊ | ＊ | $\bigcirc$ |
|  | $\bigcirc$ | $\sim$ | $N$ | $\sim$ | $\sim$ | N | N | $N$ |
|  | ＊ | $\sim$ | $N$ | $N$ | N | N | N | N |
|  | $m$ |  |  |  |  |  |  |  |
| $\sim$ | $\sim$ |  |  |  |  |  |  |  |
|  | － | － | － | － | － | － | － | － |
|  |  | $\bigcirc$ | 4 | ${ }^{1}$ | － | 0 | ■ | ＜ |

GROUP ASSEMBLY PARTS LIST

\begin{tabular}{|c|c|c|c|c|c|}
\hline FIG. AND INDEX NO. \& REF. DESIGN. \& DESCRIPTION \& PART NO. \& UNITS PER ASSY. \& USABLE ON CODE <br>
\hline 7-13- \& \& PRINTED-CIRCUIT MODULE LOCATION, chassis A1A1 $\qquad$ \& No Number \& NP \& <br>
\hline -1 \& A1A thru A1G \& . CAPACITOR ASSEMBLY, \#3 \& 0nø71777 \& 7 \& <br>
\hline \multirow[t]{12}{*}{-2} \& A4A thru A4G, \& - FLIP FLOP, AND OR 222-1. \& ¢N¢7176 \& 92 \& <br>
\hline \& A5A thru A5G,
A7A thru A7G, \& \& \& \& <br>
\hline \& A8A thru A8G, \& \& \& \& <br>
\hline \& $$
\begin{aligned}
& \text { A14A thru } \\
& \text { A14G, A16A, }
\end{aligned}
$$ \& \& \& \& <br>
\hline \& A17A thru \& \& \& \& <br>
\hline \& A17G, A18A \& \& \& \& <br>
\hline \& A25A thru \& \& \& \& <br>
\hline \& A25G, A26A \& \& \& \& <br>
\hline \& thru A26G, \& \& \& \& <br>
\hline \& A27G, A28A \& \& \& \& <br>
\hline \& thru A28G, A3øA thru \& \& \& \& <br>
\hline \& A30G, A31A \& \& \& \& <br>
\hline -3 \& A6F, A6G \& INVERTER, AND 5-4 \& ON071761 \& \& <br>
\hline \multirow[t]{8}{*}{-4} \& A6B thru A6E, \& . AMPLIFIER, driver, clock and logic 2-3 \& ¢0 0680623 \& 26 \& <br>
\hline \& A9D, A9E, A10D, \& \& \& \& <br>
\hline \& $$
\begin{aligned}
& \text { A12C, A12D, } \\
& \text { A12E, A13D, }
\end{aligned}
$$ \& \& \& \& <br>
\hline \& A13G, A16C, \& \& \& \& <br>
\hline \& A19D, A21E, \& \& \& \& <br>
\hline \& A24C, A24D, \& \& \& \& <br>
\hline \& A24E, A29C,
A29D, A29E, \& \& \& \& <br>
\hline \& A32C, A32D, \& \& \& \& <br>
\hline \multirow[t]{9}{*}{-5} \& A6A, A16B, \& . INVERTER, AND OR 22-23 \& 万no64ø10 \& 35 \& <br>
\hline \& A16F, A19A, \& \& \& \& <br>
\hline \& A19C, A19E, \& \& \& \& <br>
\hline \& $$
\begin{aligned}
& \text { A19G, A20A } \\
& \text { thru A20G, }
\end{aligned}
$$ \& \& \& \& <br>
\hline \& A22A thru \& \& \& \& <br>
\hline \& A22G, A23A \& \& \& \& <br>
\hline \& thru A23G,
$$
\mathrm{A} 24 \mathrm{G}, \mathrm{~A} 29 \mathrm{G},
$$ \& \& \& \& <br>
\hline \& A32A, A32B, \& \& \& \& <br>
\hline \& A32F, A33D, \& \& \& \& <br>
\hline \multirow[t]{3}{*}{-6} \& A9A, A9B, \& . INVERTER, AND 3-3-2. \& ¢N064011 \& 8 \& <br>
\hline \& A9F, A9G, \& \& \& \& <br>
\hline \& A10A, A10B, \& \& \& \& <br>
\hline \multirow[t]{6}{*}{-7

-8} \& A9C, A11D, \& - INVERTER, 1-1-1-1-1 \& 0N064012 \& 16 \& <br>
\hline \& A13B, A13F, \& \& \& \& <br>

\hline \& | A19B, A19F, |
| :--- |
| A21A thru | \& \& \& \& <br>

\hline \& A21D, A21F, \& \& \& \& <br>
\hline \& A21G, A24A, \& \& \& \& <br>
\hline \& ${ }_{\text {A }} \times 2 \mathrm{C}$ C ${ }^{\text {a }}$ \& \& \& \& <br>
\hline \multirow[t]{7}{*}{-8} \& A10C, A10E, \& . INVERTER, AND OR 22222 \& 0n\%64009 \& 21 \& <br>
\hline \& A11A, A11B, Al1C, A11E, \& \& \& \& <br>
\hline \& A11F, A11G, \& \& \& \& <br>
\hline \& A12A, A12B, \& \& \& \& <br>

\hline \& | A12F, A12G, |
| :--- |
| A15A thru | \& \& \& \& <br>

\hline \& A15G, A33A, \& \& \& \& <br>
\hline \& A33B \& \& \& \& <br>
\hline -9 \& A16G \& . FLIP FLOP, AND OR 33-3 \& ¢N0640¢8 \& 1 \& , <br>
\hline -10 \& A24B, A24F \& . INVERTER, AND 3-6 . . \& ¢N071762 \& 2 \& <br>
\hline -11 \& A29B, A29F \& - INVERTER, AND 1-8 \& ¢N071764 \& 2 \& <br>
\hline \multirow[t]{2}{*}{-12} \& A34A thru \& - FLIP FLOP, 2 (2C/21C) \& ¢Nø71774 \& 7 \& <br>
\hline \& A34G \& \& \& \& <br>
\hline -13 \& A35E \& . CAPACITOR-RESISTOR ASSEMBLY \& 0n068021 \& 1 \& <br>
\hline \multirow[t]{2}{*}{-14} \& A33G, A35A \& - FLIP FLOP - 2 (221C). . \& ¢Nø68017 \& 7 \& <br>
\hline \& thru A35D, A35F, A35G \& \& \& \& <br>
\hline
\end{tabular}

Figure


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


GROUP ASSEMBLY PARTS LIST


| － | － | － | － | － | － | － | － |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | N | $N$ | $m$ | $\bigcirc$ | ＊ | N | N |
| $m$ | N | $N$ | $m$ |  | ＊ | $N$ | $N$ |
| ＊ | N | N | $\cdots$ |  | ＊ | N | N |
| $\checkmark$ | N | N | $m$ |  | ＊ | N | N |
| $\omega$ | $N$ | N | $\cdots$ |  | ＊ | N | $N$ |
| $\sim$ | N | N | $m$ |  |  | $N$ | $N$ |
| $\infty$ | N |  | $m$ | 6 |  | $N$ |  |
| の |  |  |  | $N$ | $\boldsymbol{\infty}$ |  |  |
| 으 |  |  | $\boldsymbol{\infty}$ | $N$ | $N$ | $N$ |  |
| ＝ |  |  | $\boldsymbol{\infty}$ | $\infty$ | $\infty$ | $\infty$ |  |
| $\underline{\sim}$ | $\sigma$ |  | $N$ | $N$ | $N$ | $\boldsymbol{\infty}$ |  |
| 2 | 으 | $=$ | $\boldsymbol{\infty}$ | $\infty$ | $\boldsymbol{\infty}$ | $\boldsymbol{\infty}$ |  |
| $\pm$ | $\underline{\sim}$ | ㄲ | $\infty$ | N | N | $N$ | M |
| 2 | $\pm$ | $\underline{m}$ | $\infty$ | $\boldsymbol{\infty}$ | $\infty$ | $\infty$ | M |
| $\underline{0}$ | $\omega$ | 느에N | N | N | $N$ | $\infty$ | $\boldsymbol{0}$ |
| $\pm$ | 6 | セ® | $\infty$ | $\infty$ | $\infty$ | 쓰 | 6 |
| $\underline{0}$ | $\omega$ |  | ๗ٌ | $\underline{\square}$ | ำ | ํ | $\boldsymbol{\omega}$ |
| の | $\underline{\bullet}$ | ำ | ＠ | N | ำ | $\underline{\square}$ |  |
| － | $\underline{\underline{\bullet}}$ | セ |  | N | $\pm$ | $\underline{\sim}$ | $\underline{\bullet}$ |
| $\bar{N}$ | $N$ | 뜨 | N | N | N | ำ | $\wedge$ |
| N | $N$ | $\underline{\infty}$ | $\underline{\underline{0}}$ | N | $\underline{\underline{\infty}}$ | $\underline{\infty}$ | N |
|  | ＜ | $\boldsymbol{\infty}$ | 0 | － | レ | 4 | 0 |

Figure 7－17．Printed Circuit Module Location A3A2／A4A2

GROUP ASSEMBLY PARTS LIST



Figure 7-18. Electrical Special Purpose Cable Assembly

GROUP ASSEMBLY PARTS LIST



Figure 7-19. Test Cable Assembly

GROUP ASSEMBLY PARTS LIST



Figure 7-20. Cable Extender

GROUP ASSEMBLY PARTS LIST



Figure 7-21. Printed Circuit Module Extender

GROUP ASSEMBLY PARTS LIST

| FIG. AND INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | UNITS PER ASSY | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 7-21- \\ -1 \\ -2 \\ -3 \end{array}$ |  | PRINTED CIRCUIT MODULE EXTENDER CONNECTOR, receptacle, electrical (16512) (DOD no. ON123180-1). <br> BOARD, detail and printed wiring (9ø536). CONNECTOR, receptacle, electrical (0266б) | ON068146 $\begin{aligned} & \text { A-2333- } \varnothing 9 \\ & 2453 \phi 4-\phi \varnothing \end{aligned}$ | 1 <br> 1 1 |  |



Figure 7-22. Cable Assembly

GROUP ASSEMBLY PARTS LIST

| FIG. AND <br> INDEX NO. | REF. DESIGN. | DESCRIPTION | PART NO. | UNITS PER ASSY. | $\begin{aligned} & \text { USABLE } \\ & \text { ON } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 7-22- \\ -1 \\ -2 \\ -3 \\ -4 \\ -5 \\ -6 \end{array}$ | P1 P2 | CABLE ASSEMBLY, $20 \mathrm{ft} . \mathrm{lg}$. CONNECTOR, plug, electrical (74545) BAND, marker (DOD no. 0N123045-1) CONNECTOR, plug, electrical ADAPTER, cable to connector BUSHING, electrical conductor BUSHING, electrical conductor | ON116647 <br> 7411 <br> Coml <br> MS3106A20-15SW <br> MS3057-12A <br> MS39056-5 <br> MS39056-6 | $\begin{aligned} & 1 \\ & 1 \\ & 2 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |

NUMERICAL INDEX

| PART NO． | FIG．AND INDEX NO． | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: |
| AN935－B8L | $\begin{aligned} & 7-2-51 \\ & 7-4-2 \varnothing \end{aligned}$ | 3 |  |  |
| AN936－B616B | 7－2－54 | 2 |  |  |
| AO－185668 | 7－9－3 | 2 |  |  |
| A17437 | 7－11－38 | $\stackrel{2}{1}$ |  |  |
| ${ }_{\text {Al }}^{\text {A } 2333-ø 9 ~}$ | 7－21－1 | 1 |  |  |
| A2345－10 | 7－5－61 | 644 |  |  |
|  | 7－6－47 | 6 |  |  |
| BAND MARKER | 7－3－ 7 | 6 |  |  |
|  | 7－22－2 |  |  |  |
| B8－15 | 7－12－ | 2 |  |  |
| CH53BIMF105K | 7－12－4 | 8 |  |  |
| CL25BH221UP3 | 7－1¢－6 |  |  |  |
| СРø9A1KC1ø4K3 | 7－4－8 | 2 |  |  |
| CS－101 | 7－1－ | 19 |  |  |
| CZ24BKF1ø3 | 7－4－5 | 16 |  |  |
| DDM－56S ${ }_{\text {DPD45ø¢－52ø7 }}$ | 7－9－1 7 －18－4 | 24 4 |  |  |
| DPロイ¢， | 7－19－2 |  |  |  |
|  | 7－19－3 |  |  |  |
| DPD5才－ | 7－2－1ø | 9 |  |  |
| 34PIGF32A115 |  |  |  |  |
| FHL17G | 7－11－7 | 18 |  |  |
| FHL18G2－1 | 7－2－16 | 25 |  |  |
|  | 7－3－18 $7-11-6$ |  |  |  |
| FS31ø4 | 7－4－1 | 1 |  |  |
| Fø2A25øV3AS | 7－2－15 | 5 |  |  |
|  | 7－11－10 |  |  |  |
| F62B125V2AS | 7－11－2 | 13 |  |  |
| F92B250V1AS | 7－11－4 | 14 |  |  |
|  | 7－3－17 |  |  |  |
| Fbathers | 7－3－16 | 9 |  |  |
|  | 7－11－9 |  |  |  |
| Fø3B125V3AS | 7－11－3 | 4 |  |  |
| F03B32V8AS | 7－11－1 | 4 |  |  |
| HKU | 7－2－17 $7-3-19$ | 8 |  |  |
|  | 7－11－5 |  |  |  |
| HP－2N | 7－5－32 | 6 |  |  |
| L79NKM－62 | 7－2－ | 4 |  |  |
| L79NM－26 | 7－4－ | 2 |  |  |
| MBS－S－1838A－ 9 | 7－7－13 | 18 |  |  |
| MS15795－802 | 7－2－ | 14 |  |  |
|  | 7－3－ |  |  |  |
|  | 7－5－ |  |  |  |
|  | 7－6－ |  |  |  |
| MS15795－8¢3 | 7－1－ | 35 |  |  |
|  | 7－2－ |  |  |  |
|  | 7－9－ |  |  |  |
|  | 7－12－ |  |  |  |
| MS 15795－865 | 7－1－ | 252 |  |  |
|  | 7－3－ |  |  |  |
|  | 7－4－ |  |  |  |
|  | 7－5－5 |  |  |  |
|  | 7－6－ |  |  |  |
|  | 7－7－ |  |  |  |
|  | 7－11－ |  |  |  |
| MS15795－8ø7 | 7－20－ | 65 |  |  |
|  | 7－2－ |  |  |  |
|  | 7－5－ |  |  |  |
|  | 7－6－ |  |  |  |
|  | 7－8－ |  |  |  |
|  | 7－12－ |  |  |  |
| MS15795－8ø8 | 7－2－ | 255 |  |  |
|  | 7－3－ |  |  |  |
|  | 7－11－ |  |  |  |
|  | 7－12－ |  |  |  |
| MS15795－81ø | 7－5－ | 8 |  |  |
|  | 7－11－ |  |  |  |
| MS17325－1 | 7－4－27 | 1 |  |  |
| MS17830－4F | 7－5－29 $7-6-14$ | 4 |  |  |
| MS21ø44－Cø4 | 7－1－ | 74 |  |  |


| PART NO． | FIG．AND INDEX NO． | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: |
|  | 7－2－ |  |  |  |
|  | 7－8－ |  |  |  |
|  | 7－9－12－ |  |  |  |
| MS21ø44－Cø6 | 7－1－ | 128 |  |  |
|  | 7－2－ |  |  |  |
|  | 7－3－ |  |  |  |
|  | 7－6－ |  |  |  |
|  | 7－7－ |  |  |  |
|  | 7－11－ |  |  |  |
|  | 7－12－ |  |  |  |
| MS21644－Cø8 | 7－2－ | 24 |  |  |
| MS21044－C． | 7－3－ |  |  |  |
|  | 7－11－ |  |  |  |
| MS21ø44－C3 | $7-$ | 36 |  |  |
|  | 7－3－ |  |  |  |
| MS25036－2 | 7－6－25 | 2 |  |  |
| MS25536－49 | 7－2－48 | 1 |  |  |
| MS25ø36－53 | 7－4－17 | 2 |  |  |
| MS25036－54 | 7－6－28 | 1 |  |  |
| MS25ø43－2øC | 7－2－34 | 1 |  |  |
| MS25271－A1 | 7－11－18 | 2 |  |  |
| MS3057－12A | 7－22－4 | $\frac{1}{2}$ |  |  |
| MS31ø2A2¢0－15PW | 7－2－35 | 1 |  |  |
| MS31ø2A32－6P | 7－11－23 | 1 |  |  |
| MS3192A32－6PW | 7－11－24 | 1 |  |  |
| MS31ø6A20－15SW | 7－3－31 | 1 |  |  |
| MS31ø6A32－6SW | 7－3－32 | 1 |  |  |
| MS35¢59－21 | 7－4－29 | 1 |  |  |
| MS35307－305 | 7－5－12 | 6 |  |  |
| MS35338－134 | 7－5－ | 6 |  |  |
| MS35338－135 | 7－4－ | 26 |  |  |
|  | 7－10－ |  |  |  |
| MS35338－136 | 7－15－ | 16 |  |  |
|  | 7－6－ |  |  |  |
|  | 7－11－ |  |  |  |
| MS35338－137 | 7－1－ | 14 |  |  |
|  | 7－9－ |  |  |  |
| MS35338－138 | 7－2－ | 32 |  |  |
| MS35338－139 | 7－5－ | 4 |  |  |
|  | 7－6－ |  |  |  |
| MS35338－141 | 7－2－57 | 2 |  |  |
| MS35489－46 | 7－6－39 | 5 |  |  |
| MS35649－224 | 7－6－9 | 40 |  |  |
| MS35649－249 | 7－5－ | 4 |  |  |
| MS35649－264 | 7－12－7 | 1 |  |  |
| MS39056－5 | 7－22－5 | 1 |  |  |
| MS39656－6 | 7－22－6 | 1 |  |  |
| MS39156－7 | 7－5－18 | 4 |  |  |
|  | 7－6－2 |  |  |  |
| MS51957－14 | 7－4－ | 8 |  |  |
| MS51957－17 | 7－1－ | 4 |  |  |
| MS51957－34 | 7－5－55 | 104 |  |  |
| MS51958－65 | 7－3－ | 52 |  |  |
| MS51958－67 | 7－3－ | 26 |  |  |
| MS51958－68 | 7－3－ | $2 \varnothing$ |  |  |
| MS51959－25 | 7－4－ | 3 |  |  |
| ${ }_{\text {M }}$ | 7－8－3 | 2 |  |  |
|  | 7－3－1 |  |  |  |
| M221L136ø4才541 | 7－2－4 | 2 |  |  |
| NUT | 7－2－52 | 6 |  |  |
|  | 7－2－58 |  |  |  |
| RCO7GF164J | 7－4－21 |  |  |  |
| RC32GF1ø日J | 7－11－19 | 5 |  |  |
| RC32GF6R8J | 7－10－5 | 4 |  |  |
| RC32GF681J | 7－4－11 | 5 |  |  |
| RC42GF15＠J | 7－10－4 | 14 |  |  |
| RE651＠R9 | $7-10-1$ $7-10-2$ | 13 |  |  |
| RE6542R2 | 7－1¢－3 | 2 |  |  |
| RF－6б－NC－115－6ø | 7－4－3 |  |  |  |
| RY4XX2B3L32 | 7－4－6 | 1 |  |  |
| R1ø9¢ | 7－5－41 | 6 |  |  |
| SC－628 | 7－2－1 | 1 |  |  |

NUMERICAL INDEX

| PART NO． | $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE | PART NO． | $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | QTY PER ART | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCREW $0.25-$ | 7－5－ | 9 |  |  | SCREW 8－32Xø． 875 | 7－4－16 | 1 |  |  |
| 2бX¢． 5 | 7－6－ |  |  |  | SCREW 8－32X1 | 7－2－ | $2 \emptyset$ |  |  |
|  | 7－11－ |  |  |  | SCREW 8－32X1． 25 | 7－1－22 | 32 |  |  |
| SCREW Ø．25－ | 7－2－ | 24 |  |  |  | 7－2－ |  |  |  |
| 28X0． 875 SCREW $0.312-$ | 7－3－ |  |  |  | SCREW 8－32X1．5 SP4160 | 7－12－30 | 2 |  |  |
| SCREW $9.312-1$ 18 X 0.5 | 7－1－ | 8 |  |  | SP4166 SP4167 | 7－6－39 | 1 |  |  |
| SCREW ¢．312－18X1 | 7－1－ |  |  |  | SS－48151 | 7－9－6 | 10 |  |  |
| SCREW Ø．375－16X2 | 7－2－ | 1 |  |  | SS－48152 | 7－9－5 | 2 |  |  |
| SCREW 10－ | 7－9－ | 12 |  |  | ST1－6øøб－1633 | 7－7－3 | 254 |  |  |
| 32X6． 375 |  |  |  |  |  | $7-8-3$ $7-11-15$ |  |  |  |
| SCREW 10－ 32X $\emptyset .438$ | 7－2－ | 16 |  |  | S3877 $\mathbf{S 3 8 9 8}$ | 7－11－15 | 1 |  |  |
|  | 7－6－ |  |  |  | S4111B | 7－11－37 | 1 |  |  |
| SCREW 10－32Xø． 5 | 7－2－ | 8 |  |  | TS163Pø3 | 7－4－4 | 1 |  |  |
|  | 7－3－ |  |  |  | WASHER，FLAT， | 7－2－50 | 4 |  |  |
| SCREW 10－ 32Xø． 625 | 7－1－ | $8 \varnothing$ |  |  | NO．${ }^{8}$ | 7－4－19 | 16 |  |  |
|  | 7－3－ |  |  |  | NO． 6 | 7－6－41 | 16 |  |  |
|  | 7－5－ |  |  |  | WASHER，LOCK， | 7－2－49 | 26 |  |  |
|  | 7－6－ 7 －11－ |  |  |  | NO． 8 | 7－4－18 |  |  |  |
| SCREW 1ø－32Xø． 75 | 7－2－ | 96 |  |  |  | 7－6－ |  |  |  |
|  | 7－3－ |  |  |  | WASHER，NO． | 7－2－56 | 3 |  |  |
| SCREW 10－ | 7－11－ | $2 \varnothing$ |  |  |  | 7－10－ | 38 |  |  |
| 32Xø． 875 |  |  |  |  | のNの64のøø ${ }^{\text {NO．}}$ | 7－15－5 | 1 |  |  |
| SCREW 10－32X1 | 7－3－ | 8 |  |  | ¢Nø640¢8 | 7－13－9 | 91 |  |  |
| SCREW 10－ | 7－2－ | 8 |  |  |  | 7－14－14 |  |  |  |
| 32X1． 125 －${ }^{\text {S }}$ |  | 32 |  |  |  | 7－15－4 | 45 |  |  |
| SCREW 10－32X1． 25 | $7-2-$ | 32 |  |  | 0 N 064069 | $7-13-8$ $7-14-6$ | 45 |  |  |
| SCREW 2－56Xø． 25 | 7－2－ | 8 |  |  |  | 7－15－12 |  |  |  |
| SCREW 2－56Xб． 375 | $7-3-$ | 40 |  |  | のNø64б1の | $7-13-5$ | 92 |  |  |
|  | 7－10． |  |  |  |  | 7－14－8 |  |  |  |
| SCREW 2－56X0． 438 | 7－5－ | 4 |  |  |  | 7－15－8 |  |  |  |
| SCREW 2－56Xø． 5 | 7－6－ | 2 |  |  | ¢Nø64ø11 | 7－13－6 | 121 |  |  |
| SCREW 4－40X0．25 | 7－10－ | 22 |  |  |  | 7－14－9 |  |  |  |
| SCREW 4－40Xø． 375 | 7－4－ | 7 |  |  |  | 7－16－6 |  |  |  |
| SCREW 4－49X0． 438 | 7－9－ | 52 |  |  | ¢Nø64ø12 | 7－13－7 | 81 |  |  |
| SCREW 4－49Xø． 562 | 7－2－ | 4 |  |  |  | 7－14－3 |  |  |  |
| SCREW 4－4＠Xø． 688 | 7－12－ | 6 |  |  |  | 7－15－7 |  |  |  |
| SCREW 6－32Xø． 312 | 7－3－ | 52 |  |  |  | 7－16－7 |  |  |  |
|  | 7－7－ |  |  |  | ¢N064013 | 7－17－6 | 1 |  |  |
|  | 7－19－ |  |  |  | ¢NØ64ø15 | 7－15－15 | 1 |  |  |
| SCREW 6－32Xø． 375 | 7－1－ | 62 |  |  | ØNØ64¢16 | 7－14－17 | 2 |  |  |
|  | 7－2－ |  |  |  |  | 7－15－11 |  |  |  |
|  | 7－3－ |  |  |  | ¢Nø64ه19 | 7－15－2 | 17 |  |  |
|  | 7－4－ |  |  |  |  | 7－17－15 |  |  |  |
|  | 7－5－4 |  |  |  | ¢Nø64ø22 | 7－17－18 | $2 \emptyset$ |  |  |
|  | 7－6－ |  |  |  | ¢Nø64¢23 | 7－15－17 | 11 |  |  |
|  | 7－20－ |  |  |  |  | 7－16－12 |  |  |  |
| SCREW 6－32Xø． 438 | 7－5－ | 28 |  | ． | ONØ64¢24 | 7－15－14 | 1 |  |  |
| SCREW 6－32Xø． 5 | $7-1-$ | 117 |  |  | 9 N 064026 | 7－16－4 | 51 |  |  |
|  | 7－2－ |  |  |  | ¢N067¢日3 | $7-4-3 \varnothing$ $7-2-9$ | 1 9 |  |  |
|  | 7－6－ |  |  |  | 9Nø67の日6 | 7－2－ | AR |  |  |
|  | 7－9－ |  |  |  |  | 7－3－ |  |  |  |
|  | 7－11－ |  |  |  | 6N067ø日7 | 7－2－ | AR |  |  |
| SCREW 6－32X0 562 | 7－18－ |  |  |  | QN0670日8 | 7－12－ | 6 |  |  |
| SCREW 6－32X0． 625 | $7-2-$ | $6 \emptyset$ |  |  | 9N067913 | $7-12-5$ | 8 |  |  |
|  | 7－2－ |  |  |  | ¢NØ67914 | 7－11－21 | 3 |  |  |
|  | 7－4－ |  |  |  | ¢Nø67¢18 | 7－5－7 | 2 |  |  |
| SCREW 6－32X¢ 75 | $7-5-$ | 20 |  |  |  | $7-6-8$ $7-5-59$ |  |  |  |
| SCREW 6－32X6． 75 | 7－2ן－ | 26 |  |  | ¢Nø67ø33 | 7－5－59 | 8 1 |  |  |
| SCREW 6－32Xø． 875 | 7－11－ | 6. |  |  | のN067948－1 | 7－5－63 | 1 |  |  |
| SCREW 6－32X1．125 | 7－11－ | 10 |  |  | ¢NØ67948－2 | 7－5－63 | 1 |  | ． |
| SCREW 6－32X1． 5 | 7－12－ | 2 |  |  | 9N067950 | 7－5－62 | 8 |  |  |
| SCREW 8－32Xø． 25 | 7－5－ | 2 |  |  | 9N067951－1 | 7－5－ | 1 |  |  |
| SCREW 8－32Xø． 312 | 7－1－ | 13 | ． |  | ¢N067951－2 | 7－5－ | 1 |  |  |
|  | 7－6－ |  |  |  | QNの67952 | 7－5－33 | 1 |  |  |
| SCREW 8－32X0．375 | 7－1－12ø | 24 |  |  | 9Nの67954 | 7－5－31 | 1 |  |  |
| SCREW 8－32X9． 438 | 7－5－ | 53 |  |  | ＠Nの67055 | 7－5－23 | 1 |  |  |
|  | 7－6－ |  |  |  | 9Nの67956 | 7－5－16 | 1 |  |  |
| SCREW 8－32Xø． 5 | 7－1－ | 50 |  |  | ON067658 | $7-2-27$ $7-2-$ | 1 |  |  |
|  | 7－3－ |  |  |  | ¢N¢67962 | 7－1． | 8 |  |  |
|  | 7－5－ |  |  |  | のN067064 | 7－5－27 | 8 |  |  |
|  | 7－6－ |  |  |  |  | 7－6－12 |  |  |  |
|  | 7－9－ |  |  |  | 0N067065 | 7－5－60 | 1 |  |  |
| SCREW 8－32X¢． 625 | 7－3－ | 79 |  |  | ON®67б74 | $7-5-52$ $7-5-3$ | 2 |  |  |
|  | 7－5－ |  |  |  |  | 7－6－2ø |  |  |  |
|  | 7－6－ |  |  |  | ØNø67115 | 7－2－ | AR |  |  |
| SCREW 8－32Xø． 75 | 7－2－47 | 1 |  |  | ØN067124 | 7－2－ | AR |  |  |

## NUMERICAL INDEX

| PART NO. | $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE | PART NO. | FIG. AND index NO. | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7-3- |  |  |  | ¢N¢68192 | 7-1-2 | 3 |  |  |
| ¢N067125 | 7-2- | AR |  |  |  | 7-5-3 |  |  |  |
| ¢N067126 | $7-2-$ | AR |  |  | ¢N068194 | 7-6-2¢ | 1 |  |  |
|  | 7-3- | AR |  |  | ¢N¢68194-2 | 7-6-37 | 1 |  |  |
| 9N067128 | 7-2-21 | AR |  |  | ¢Nø68197 | 7-5-39 | 2 |  |  |
| ¢N067136 | 7-5-17 | 1 |  |  | ØN¢68198 | 7-19- | 1 |  |  |
| 9N067138 | 7-2-22 | AR |  |  | ¢N068199 | 7-19- | 1 |  |  |
|  | 7-3-24 |  |  |  | ¢ $¢$ ¢6820¢ | 7-19- | 1 |  |  |
| ¢N067139 | 7-2-23 | AR |  |  | ¢N068291 | 7-19- | 1 |  |  |
| ¢N0672ø2 | 7-3-25 | 1 |  |  | ¢ $¢$ ¢682ø3 | 7-5- | 2 |  |  |
| ¢Nø672ø3 | 7-2-2¢ | 6 |  |  | ¢N068294 | 7-6-2 | 1 |  |  |
|  | 7-3-22 |  |  |  | ¢N968295 | 7-19-1 | 4 |  |  |
| ONø67249 | $7-5-28$ $7-6-13$ | 8 |  |  | ¢Nø68296 | 7-5- | 2 |  |  |
| ¢Nø67315 | 7-18-2 | 2 |  |  | ¢N¢682¢9 | 7-17-5 | 1 |  |  |
|  | 7-18-5 |  |  |  | ¢ 1968219 | 7-17-5 | 1 |  |  |
| ¢0N667324 | 7-11-22 | 9 |  |  | ${ }_{\square} \emptyset \mathrm{N}$ ¢ $¢ 68821212$ | 7-11-17 | 2 1 |  |  |
| 9N967325 | 7-5-25 | 1 |  |  | ¢ $\$ ¢68213 & 7-2-44 & 3 & &  \hline ¢Nø67332 & 7-5-5¢ 7 7-69 & 32 & & &  & $7-1-$ $7-1-3$ | 1 |  |  |  |
| ¢N067333 | 7-1- | 3 |  |  | ¢N96822ø | 7-3-42 | 2 |  |  |
|  | 7-5-6 |  |  |  | ¢ 9 968221 | 7-11-28 | AR |  |  |
| ¢N067517 | 7-6- 71 |  |  |  | 9N0682228-2 | 7-2- | 1 |  |  |
| ¢N067650 | $7-10-2$ | 1 |  |  | ¢N96823@-2 | 7-2-38 | 1 |  |  |
| ¢N067739 | $7-2-8$ $7-17-2$ | ${ }_{2}^{9}$ |  |  | ¢ $N$ ¢68238-2 | 7-1-4 | 1 |  |  |
| ¢N968¢@1 | $7-17-2$ $7-17-9$ | 26 1 |  |  | ØNø68239 | 7-11-16 | 1 |  |  |
| ¢N668®¢3 | 7-17-17 | 3 |  |  | ¢ 9 ¢68251 | 7-1-1 | 2 |  |  |
| ¢N068¢94 | 7-14-19 | 2 |  |  | ¢N068255-1 | 7-7-9 | 1 |  |  |
| 9N068¢05 | 7-1-14-16 | 2 |  |  | ${ }_{\square}{ }^{\circ} \mathrm{N}$ N66825256-2 | 7-7-19 | 1 |  |  |
| ¢N668øø6 | 7-17-19 | 1 |  |  | ¢ 1 ¢68257 | 7-7-14 | 2 |  |  |
| 9Nø68ø日7 | 7-17-12 | 1 |  |  | ¢Nø68258-2 | 7-8-21 | 1 |  |  |
| 9N668608 | 7-17-4 | ${ }^{5}$ |  |  | ¢N068266 | 7-18-13 | $\frac{1}{2}$ |  |  |
| 0, 068617 | 7-14-2ø |  |  |  |  | 7-8-16 | 1 |  |  |
| ¢Nø68ø19 | 7-14-5 | 6 |  |  | ¢ 9 ¢68268 | 7-8-12 | 2 |  |  |
| 9N968621 | 7-13-13 | 1 |  |  | ¢ ${ }^{\text {¢ }} 68270$ | 7-7-2 | 2 |  |  |
| 0, 068623 | 7-14-13 | 55 |  |  | @ N 068271 | 7-8-1 | 1 |  |  |
|  | 7-15-6 |  |  |  | ¢ $¢$ ¢68272 | 7-8-2 | 1 |  |  |
|  | 7-17-11 |  |  |  | ¢Nの68273 | 7-7-17 | 2 |  |  |
| ON068029 ON 688031 | 7-17-14 | 34 |  |  | ¢N068279 | 7-7-15 $7-5-56$ | ${ }_{56}^{2}$ |  |  |
| 9N668933 | 7-17-7 | 17 |  |  | ¢Nø7176ø | 7-13-2 | 92 |  |  |
|  | 7-2-12 | $\stackrel{9}{9}$ |  |  | ¢N071761 | 7-14-12 | 37 |  |  |
| ¢N¢681ø5 | 7-5-2 | AR <br> 1 |  |  | ¢N@71761 | 7-13-3 $7-14-7$ | 37 |  |  |
| ¢N068199-2 | 7-3-44 | 2 |  |  |  | 7-15-9 |  |  |  |
| ¢N06811¢ | 7-11-34 71 | 2 |  |  |  | 7-16-9 $7-17-3$ |  |  |  |
| ¢N068117 | 7-5-26 | 4 |  |  | ØNø71762 | 7-13-10 | 16 |  |  |
| ¢N068119 | 7-6-11 |  |  |  |  | 7-14-15 |  |  |  |
| 6N668122 | 7-6-46 | 8 |  |  |  | 7-16-10 |  |  |  |
| ¢N068124 | 7-11-32 | 1 |  |  | ØNø71764 | 7-13-11 | 15 |  |  |
| ¢N0 68125 ¢ $¢ 68132$ | 7-11-33 7 7-2-36 | 1 |  |  |  | $7-14-19$ $7-15-13$ |  |  |  |
| ¢N¢68133-2 | 7-1-5 | 1 |  |  |  | 7-16-8 |  |  |  |
| ¢N068136 | 7-2-45 | 4 |  |  | ¢N@71768 | 7-14-18 | 1 |  |  |
| ¢N068145 | 7-3-9 $7-5-37$ | 2 |  |  | ¢Nø71774 | $7-13-12$ $7-14-4$ | 21 |  |  |
|  | 7-6-17 | 2 |  |  |  | 7-15-18 |  |  |  |
| ¢N¢68146 ¢N668147 | 7-21- | 2 |  |  | ¢Nø71777 | 7-16-5 | 28 |  |  |
| ¢N068148 | 7-6-23 | 1 |  |  |  | 7-14-1 |  |  |  |
| 6N668149 | $7-12-8$ $7-2-33$ | 1 |  |  |  | 7-15-16 |  |  |  |
| 6N668153 | 7-8-15 | 2 |  |  | ¢Nø71779 | 7-14-2 | 2 |  |  |
| ØN968160 | 7-6-38 | 2 |  |  | 9N116396 | 7-18-8 | 2 |  |  |
|  | 7-6- | 1 |  |  | ${ }_{\text {¢N11 }}$ N1163¢7 ${ }^{\text {d }}$ | 7-18-3 | $\stackrel{2}{2}$ |  |  |
| 9N668167 | 7-6-49 | 1 |  |  | ¢N116314-4 | 7-18-7 | 1 |  |  |
| ¢N068168 | 7-6-48 | 1 |  |  | ${ }_{6} \mathrm{~N} 116448 \mathrm{c}$-2 | $7-2-5$ $7-3-3$ | 1 |  |  |
| ¢N068817\% | $7-6-50$ $7-6-21$ | 1 |  |  |  | 7-3-3 $7-1-19$ | 1 |  |  |
| ¢N068171 | 7-6-22 |  |  |  | $\emptyset_{\text {¢ }} 116625$ | 7-2-26 | 2 |  |  |
|  | 7-6-15 | 1 |  |  | ¢N116626 | 7-3-29 |  |  |  |
| ¢ N668174 | 7-6-1ø | 1 |  |  | N116626 | 7-6-3 | 4 |  |  |
| 9N068178 | 7-6- | 1 |  |  | ØN116627 | 7-5-21 | 2 |  |  |
|  | 7-6-18 | 1 |  |  |  | 7-6-5 | 1 |  |  |
| ¢Nø68181 | 7-3-3ø | 1 |  |  | ¢N116647 | 7-22- | 1 |  |  |
| ¢N968182 | 7-9-14 | $\stackrel{2}{2}$ |  |  | ¢N116657-2 | 7-18-11 | 1 |  |  |
| ¢Nø68184 | -7-6-42 | 2 |  |  | ${ }_{\square} \mathrm{N}^{1} 16671$ | 7-5-11 | 5 |  |  |

NUMERICAL INDEX

| PART NO. | FIG. AND INDEX NO. | $\begin{aligned} & \text { QTY } \\ & \text { PER } \\ & \text { ART } \end{aligned}$ | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: |
| dN116 | 7-6-6 |  |  |  |
| 6N116801-1 | 7-1-11 | 1 |  |  |
| ¢N1168¢1-2 | 7-1-12 | 1 |  |  |
| 9N116892-1 | 7-1-13 | 1 |  |  |
| ¢N116803-1 | 7-5- | 1 |  |  |
| ¢N1168@3-2 | 7-5- | 1 |  |  |
| 9N116894-1 | 7-5-64 | 1 |  |  |
| ¢N1168¢4-2 | 7-5-64 | 1 |  |  |
| ØN116895 | 7-2- | 1 |  |  |
| ¢N116896 | 7-5-1б | 1 |  |  |
| ¢N116897-1 | 7-1-31 | 2 |  |  |
|  | $7-1-33$ $7-1-32$ | 2 |  |  |
| ¢ 1116868 | 7-6-19 | 1 |  |  |
| 9n11681の | 7-5-10 | 1 |  |  |
| ¢N116811 | 7-11-14 | 1 |  |  |
| ¢N116812 | 7-1-8 | 1 |  |  |
| 9N116813-1 | 7-5- | 1 |  |  |
| ¢N116813-2 | 7-5- | 1 |  |  |
| ¢ 116814 | 7-6-7 | 1 |  |  |
| ¢N116815 | 7-6-7 | 1 |  |  |
| ¢N116816 | 7-1-9 | 1 |  |  |
| ¢N116817 | 7-4-33 | 1 |  |  |
| ¢N116818 | 7-4-32 | 1 |  |  |
| ${ }_{6}{ }_{6} \mathrm{~N} 1168168{ }^{\text {a }}$ | 7-1-6 | 1 |  |  |
| ¢ ${ }^{1} 16821$ | 7-4-30 | 1 |  |  |
| ¢N116823-1 | 7-2-46 | 1 |  |  |
| $\square_{0} \mathrm{~N} 116823-2$ | 7-3-4б | 1 |  |  |
| ${ }_{6}^{6} \mathrm{~N} 116824-1$ | 7-3-41 $7-2-46$ | 1 |  |  |
| ¢N116825 | 7-11-39 | 1 |  |  |
| 9N116826 | 7-1-16 | 1 |  |  |
| ¢N116828 | 7-3-10 | 1 |  |  |
| ON116829 | 7-11-25 | 1 |  |  |
| 9N116839 | $7-3-47$ $7-3-46$ | 1 |  |  |
| ${ }_{6} 116832$ | 7-3-4 | 1 |  |  |
| ¢N116833 | 7-3-43 | 1 |  |  |
| ${ }_{6} 9 \mathrm{~N} 1116836$ | 7-7-19 $7-8-23$ | 1 |  |  |
| ¢N116838 | 7-8-23 | 1 |  |  |
| ¢N116839 | 7-7-18 | 1 |  |  |
| ¢N116849 | 7-1-21 | 8 |  |  |
| ¢N116841-1 | 7-1-18 | 4 |  |  |
| 9 N 116843 | 7-1-17 | 2 |  |  |
| 9 N 116844 | 7-12-1ø |  |  |  |
| ¢N116845 | 7-3-8 | 1 |  |  |
| ON116846 | 7-4-7 | 1 |  |  |
| ¢N116847 ${ }_{\text {¢N116848-1 }}$ | 7-4-7 $7-2-19$ | $\frac{1}{2}$ |  |  |
|  | 7-3-21 |  |  |  |
| øN116848-2 | 7-2-18 | 2 |  |  |
| ØN116850-1 | 7-1-27 | 8 |  |  |
| 9N16859-2 | 7-1-28 | 19 |  |  |
| ¢N116851-1 | $7-2-29$ $7-3-12$ | 8 |  |  |
| ¢N116851-4 | 7-2-28 | 10 |  |  |
| ØN116852-1 | 7-2-3¢ | AR |  |  |
|  | 7-3-13 |  |  |  |
| ØN116852-2 | $7-2-31$ $7-3-14$ | AR |  |  |
| ØN116852-3 | 7-2-32 | AR |  |  |
| ØN116853-1 | $7-3-15$ $7-1-26$ | 2 |  |  |
| $\square_{0}$ N116854 | 7-1-23 | ${ }_{8}$ |  |  |
| ¢N116856 | 7-1-29 |  |  |  |
| ØN16857-2 | 7-1-15 | 1 |  |  |
| ¢N116858-2 | 7-4-31 | 1 |  |  |
| ¢N116861 | 7-3-38 | 1 |  |  |
| 9N116862 | 7-9-13 | 2 |  |  |
| ¢N116863-1 | $7-2-39$ $7-2-40$ | 1 |  |  |
| ${ }_{6} \mathrm{NN}^{123128595-24}$ | 7-8-40 | 76 |  |  |
| ¢N123319-6 | 7-5-8 | AR |  |  |
| ¢N123319-1才 | $7-6-9$ $7-10$ | AR |  |  |
| $9 \mathrm{~N} 123319-11$ | 7-1-7 | AR |  |  |
| ¢N123319-17 | $\begin{aligned} & 7-2-42 \\ & 7-3-9 \end{aligned}$ | AR |  |  |
| ¢N123363-15 | 7-3-45 | AR |  |  |
| ¢N123363-34 ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ | 7-2-41 | AR |  |  |
| $\begin{aligned} & \not 6-\varnothing 32 \phi 2-\mathrm{TO} \text { BE EST } \\ & \text { 1N } \varnothing 56 \mathrm{~S} 1 \varnothing 5 \mathrm{UA} \end{aligned}$ | 7-3-7 $7-8-18$ | 1 |  |  |
| 1N1186 | 7-5-11 | 30 |  |  |
|  | $7-6-26$ $7-11-3 \emptyset$ |  |  |  |
| 1N2894RB | 7-5-14 | 3 |  |  |


| PART NO. | FIG. AND INDEX NO. | QTY PER ART | SOURCE CODE | REPAIR CODE |
| :---: | :---: | :---: | :---: | :---: |
| 1N4086 | $7-6-31$ | 1 |  |  |
| 1112-1 | 7-7-5 | 149 |  |  |
| 1112-2 | 7-7-6 | 122 |  |  |
|  | 7-7-11 |  |  |  |
|  | 7-8-6 $7-8-9$ |  |  |  |
| 112ø-12-CPDD | 7-7-7 | 172 |  |  |
|  | 7-7-12 |  |  |  |
|  | 7-8-7 |  |  |  |
| 13AT401-T2 | 7-8-2ø | 1 |  |  |
| 13AT4ø3-T2 | 7-4-23 | 6 |  |  |
| 143-825 | $7-8-19$ $7-21-3$ | 1 |  |  |
| $15511-1 \mathrm{AC}-15 \mathrm{~S} 1-7-$ |  | 1 |  |  |
| 1 AC | 7-4- | 2 |  |  |
| 15R1-1AC-15R1ø- |  |  |  |  |
| 1 AC | 7-4- | 2 |  |  |
| ${ }_{2}^{1826}$ | $7-4-24$ $7-3-36$ | 6 1 |  |  |
| 2¢JX31 | 7-2-37 | 3 |  |  |
| 224S-1-1ø2(M) | 7-9-7 | 2 |  |  |
|  | 7-9-8 | 8 1 |  |  |
| 2510.2-60 | 7-21-2 | 1 |  |  |
| $26 \mathrm{TB12}$ | 7-1ø-1 | 2 |  |  |
| $26 \mathrm{TB8}$ | 7-4-14 | 1 |  |  |
| ${ }_{344} 32955$ | 7-2-55 | 1 |  |  |
| 344 | 7-7-4 | 254 |  |  |
| 35ø235-B | 7-2-6 | 4 |  |  |
| 35ø235-T | 7-2-7 | 4 |  |  |
|  | 7-3-5 |  |  |  |
| 3610649-4 | 7-2-25 | 1512 |  |  |
| 3614679 361468 | 7-3-25 | ${ }_{3}^{4}$ |  |  |
| 3614791-4-361øø1бW | 7-3-28 | 193 |  |  |
| 3614792-4-361øø13 | 7-5-36 | 77 |  |  |
|  | 7-6-34 |  |  |  |
| 3614798-2-3610010W | 7-5-45 | 337 |  |  |
| 3614875 | 7-2-24 | 8 |  |  |
| 3617351 | 7-5-43 | 1 |  |  |
| 3650-1-65 | 7-4-9 | 26 |  |  |
|  | 7-16-7 $7-11-13$ |  |  |  |
| 35б266-L | 7-11-27 | 1 |  |  |
| 35ø266-R | 7-11-26 | 2 |  |  |
|  | 7-11-29 | ${ }_{28}^{2}$ |  |  |
| 47399 | 7-6-44 | 28 |  |  |
| $5 \mathrm{C11}$ A9 | 7-5-34 | 42 |  |  |
| 5191761-12A-529øøø9 | 7-9-12 | 368 |  |  |
| 5191884-12B-529øøø9 | 7-9-11 | 368 |  |  |
| 6ø3-1/4 | 7-5-2ø | 4 |  |  |
| 62-99-193-1ø | 7-1-25 | 16 |  |  |
| 654 DS | 7-12-3 | 2 |  |  |
| 7411 | 7-22-1 | 1 |  |  |
| 79LH1660-26 | $\begin{aligned} & 7-2- \\ & 7-3- \end{aligned}$ | 8 |  |  |
| 79LH1669-40 | 7-4- | 10 |  |  |
| 79¢1489-øø | 7-1-3ø | 4 |  |  |
| ${ }_{8}^{8 \mathrm{~L} 2-\mathrm{FF}}$ | $7-5-22$ $7-9-2$ | 1 |  |  |
| ${ }_{8938-1 \mathrm{G} 13}$ | 7-9-2 | 2 |  |  |
|  | 7-5-15 |  |  |  |
| 81-ø41ø-ø111-2ø3 | -7-6-23 | 4 |  |  |
| 81-ø41ø-ø112-2ø3 | 7-4-24 | 4 |  |  |
| 8869-K4 | 7-9-9 | 2 |  |  |
| 9ø8-1166-1634-526 | 7-7- | 177 |  |  |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: |
| A1 | 7－1－11 | 0N116801－01 |
| A1A1 | 7－5 | ＠N116893－91 |
| A1A1A1A | 7－13－1 | $\emptyset \mathrm{N} 071777$ |
| thru |  |  |
| A1A1A1G | 7－13－1 | ØNø71777 |
| A1A1A10A | 7－13－6 | 0N064011 |
| A1A1A19B | 7－13－6 | ¢N＠ 64011 |
| AlalaløC | 7－13－8 | ØN0640¢9 |
| A1A1A10D | 7－13－4 | ØN＠68＠23 |
| A1A1A10E | 7－13－8 | ØNø64＠ø9 |
| A1A1A10F | 7－13－6 | ¢N＠64011 |
| AlAlAlgG | 7－13－6 | 0N064011 |
| A1A1A11A | 7－13－8 | ØNの64の99 |
| AlAlAl1B | 7－13－8 | ØNの64＠ø9 |
| A1A1A11C | 7－13－8 | ØNの64の¢9 |
| A1A1A11D | 7－13－7 | $\emptyset \mathrm{N}$ 64012 |
| Alalalle | 7－13－8 | 0N064099 |
| A1A1A11F | 7－13－8 | ØN＠64909 |
| A1A1A11G | 7－13－8 | ØNの64のø9 |
| A1A1A12A | 7－13－8 | ØNø64069 |
| A1A1A12B | 7－13－8 | ØNの640¢9 |
| A1A1A12C | 7－13－4 | 6N＠68¢23 |
| A1A1A12D | 7－13－4 | ＠Nø68ø23 |
| A1A1A12E | 7－13－4 | 0N068ø23 |
| A1A1A12F | 7－13－8 | ØNの64＠の9 |
| A1A1A12G | 7－13－8 | ØNø64のø9 |
| A1A1A13B | 7－13－7 | ØNø64ø12 |
| A1A1A13D | 7－13－4 | ØN＠68¢23 |
| A1A1A13F | 7－13－7 | ØNØ64ø12 |
| A1A1A13G | 7－13－4 | ØNの68＠23 |
| Alalal4A | 7－13－2 | ¢Nø7176Ø |
| thru |  |  |
| A1A1A14G | 7－13－2 | ØNø7176ø |
| A1A1A15A | 7－13－8 | ØNø64øø9 |
| thru |  |  |
| A1A1A15G | $7-13-8$ $7-13-5$ | ØN＠64の日9 |
| A1A1A16B | $7-13-5$ $7-13-4$ | ØNの64の1の |
| A1A1A16C | 7－13－4 | ØN¢68ø23 |
| A1A1A16E | 7－13－4 | ¢Nの68ø23 |
| A1A1A16F | 7－13－5 | ØN064010 |
| A1A1A16G | 7－13－9 | ØNの64бø8 |
| A1A1A17A | 7－13－2 | ØNø7176の |
| thru |  |  |
| A1A1A17G | 7－13－2 | ØNø7176の |
| A1A1A18A | 7－13－2 | ØNø7176の |
| thru |  |  |
| A1A1A18G | 7－13－2 | ØNø71760 |
| A1A1A19A | 7－13－5 | ØNの64ø1の |
| A1A1A19B | 7－13－7 | $\emptyset \mathrm{N}$ 64912 |
| A1A1A19C | 7－13－5 | ØNの64ø1の |
| A1A1A19D | 7－13－4 | ØNø68ø23 |
| A1A1A19E | 7－13－5 | ＠N＠64010 |
| A1A1A19F | 7－13－7 | ØNの64ø12 |
| A1A1A19G | 7－13－5 | ¢N＠ 64010 |
| A1A1A20A | 7－13－5 | ØNの64の1の |
| thru |  |  |
| A1A1A20G | 7－13－5 | ＠Nの64ø1ø |
| A1A1A21A | 7－13－7 | ØNø64¢12 |
| thru | 7－13－7 | ØNø64ø12 |
| A1A1A21E | 7－13－4 | ¢Nø68ø23 |
| A1A1A21F | 7－13－7 | $\emptyset \mathrm{N} 964012$ |
| A1A1A21G | 7－13－7 | 0 N064の12 |
| A1A1A22A | 7－13－5 | $\emptyset \mathrm{N} \emptyset 64010$ |
| thru ${ }_{\text {AlA1A22G }}$ |  |  |
| A1A1A23A | 7－13－5 | ØNØ64ø1の |
| thru |  |  |
| A1A1A23G | 7－13－5 | ONø64ø1の |
| A1A1A24A | 7－13－7 | ØNØ64ø12 |
| A1A1A24B | 7－13－19 | ØNの71762 |
| A1A1A24C | 7－13－4 | ØNの68Ø23 |
| A1A1A24D | 7－13－4 | ØNの68¢23 |
| A1A1A24E | 7－13－4 | ¢N＠68923 |
| A1A1A24F | 7－13－10 | $\emptyset N \emptyset 71762$ |
| A1A1A24G | 7－13－5 | $\emptyset N \emptyset 64010$ |
| A1A1A25A | 7－13－2 | $\emptyset \mathrm{N} \emptyset 71760$ |
| thru ${ }^{\text {A } 141}$ A25G | 7－13－2 | ¢NØ71760 |
| A1A1A26A | 7－13－2 | ¢Nø7176ø |
| thru |  |  |
| A1A1A26G | 7－13－2 | ＠Nø71760 |
| A1A1A27A | 7－13－2 | $\emptyset \mathrm{N} \varnothing 71760$ |
| thru |  |  |
| A1A1A27G | 7－13－2 | ØNø7176の |
| A1A1A28A | 7－13－2 | ØNø7176ø |
| thru ${ }^{\text {a }}$－ |  |  |
| A1A1A28G | 7－13－2 | ØNの7176の |
| A1A1A29A | 7－13－7 | ØNの64012 |
| A1A1A29B | 7－13－11 | ¢N071764 |
| A1A1A29C | 7－13－4 | ¢Nの68Ø23 |


| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: |
| A1A1A29D | 7－13－4 | ¢Nø68¢23 |
| A1A1A29E | 7－13－4 | ¢Nø68¢23 |
| A1A1A29F | 7－13－11 | $\emptyset N \emptyset 71764$ |
| A1A1A29G | 7－13－5 | ¢Nø6401の |
| A1A1A39A | 7－13－2 | ¢Nの7176ø |
| thru |  |  |
| A1A1A30G | 7－13－2 | ¢NØ7176ø |
| A1A1A31A | 7－13－2 | $\emptyset \mathrm{N} \varnothing 7176 \emptyset$ |
| thru |  |  |
| A1A1A31G | 7－13－2 | 9 N 71760 |
| A1A1A32A | 7－13－5 | ØNの64Ø19 |
| A1A1A32B | 7－13－5 | 9 N 964910 |
| A1A1A32C | 7－13－4 | 9NØ68¢23 |
| A1A1A32D | 7－13－4 | $\emptyset N \emptyset 68923$ |
| A1A1A32E | 7－13－4 | ¢Nø68¢23 |
| A1A1A32F | 7－13－5 | ØNØ64Ø1の |
| A1A1A33A | 7－13－8 | ØNの64ø99 |
| A1A1A33B | 7－13－8 | ¢N064ø99 |
| A1A1A33C | 7－13－7 | ØNø64012 |
| A1A1A33D | 7－13－5 | ØNØ64ø1Ø |
| A1A1A33E | 7－13－5 | $\emptyset N \emptyset 64 \emptyset 1 \emptyset$ |
| A1A1A33G | 7－13－14 | ØNø68ø17 |
| A1A1A34A | 7－13－12 | ØNø71774 |
| thru ${ }^{\text {A1A1A34G }}$ | 7－13－12 | ØN071774 |
| A1A1A35A | 7－13－14 | ¢Nø68¢17 |
| thru |  |  |
| A1A1A35D | 7－13－14 | ¢N068017 |
| A1A1A35E | 7－13－13 | ØN068Ø21 |
| A1A1A35F | 7－13－14 | 9 N 968017 |
| A1A1A35G | 7－13－14 | ¢Nの68917 |
| A1A1A4A | 7－13－2 | ØN07176ø |
| thru ${ }_{\text {A1A1A4G }}$ | 7－13－2 | ØN071760 |
| A1A1A5A | 7－13－2 | ØNØ7176ø |
| thru |  |  |
| A1A1A5G | 7－13－2 | ØN071760 |
| A1A1A6A | 7－13－5 | ØNØ64Ø1ø |
| A1A1A6B | 7－13－4 | ¢NØ68¢23 |
| thru |  |  |
| A1A1A6E | 7－13－4 | ØN668ø23 |
| A1A1A6F | 7－13－3 | ¢N071761 |
| A1A1A6G | 7－13－3 | ØN071761 |
| A1A1A7A | 7－13－2 | ØNø7176ø |
| thru |  |  |
| A1A1A7G | 7－13－2 | ØN07176ø |
| A1A1A8A | 7－13－2 | ØN07176ø |
| thru |  |  |
| A1A1A8G | 7－13－2 | ØN07176ø |
| A1A1A9A | 7－13－6 | ¢Nø64Ø11 |
| A1A1A9B | 7－13－6 | ¢N064011 |
| A1A1A9C | 7－13－7 | ¢N064012 |
| A1A1A9D | 7－13－4 | ØNø68¢23 |
| A1A1A9E | 7－13－4 | ØN068ø23 |
| A1A1A9F | 7－13－6 | ¢N964011 |
| A1A1A9G | 7－13－6 | ØNø64ø11 |
| A1A1C1 | 7－5－34 | 5 C 11 A 9 |
| thru |  |  |
| A1A1C42 | 7－5－34 | $5 \mathrm{C} 11 \mathrm{~A} 9$ |
| A1A1J1A | 7－5－61 | A2345-1ø |
| A1A1J1G | 7－5－61 | A2345－10 |
| A1A1J1øA | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A1J1бG | 7－5－61 | A2345－1ø |
| A1A1J11A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A1A1J11G | 7－5－61 | A2345－1ø |
| A1A1J12A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {A1A1J12G }}$ | 7－5－61 | A2345－1б |
| A1A1J13A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A1J13G | 7－5－61 | A2345－10 |
| A1A1J14A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {a }}$ |  |  |
| A1A1J14G | 7－5－61 | A2345－10 |
| thru | 7－5－61 | A2345－16 |
| A1A1J15G | 7－5－61 | A2345－10 |
| A1A1J16A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A1J16G | 7－5－61 | A2345－10 |
| A1A1J17A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A1J17G | 7－5－61 | A2345－10 |
| A1A1J18A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A1J18G | 7－5－61 | A2345－1ø |
| A1A1J19A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {A1A1J19G }}$ | 7－5－61 | A2345－10 |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | FIG．AND INDEX NO． | $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {thru }}$ A1A1J2A | 7－5－61 | A2345－1ø | A1A2A11E | 7－14－14 | ØNø64øø8 のNの7176Ø |
| A1A1J2G | 7－5－61 | A2345－1б | A1A2A11G | 7－14－12 | CN671760 |
| A1A1J2øA | 7－5－61 | A2345－1ø | A1A2A12A | 7－14－3 | ¢N064ø12 |
| thru |  |  | A1A2A12B | 7－14－8 | ¢N064ø1ø |
| A1A1J2бG | 7－5－61 | A2345－19 | A1A2A12C | 7－14－6 | Ønø64øø9 |
| AlA1J21A | 7－5－61 | A2345－1ø | ${ }^{\text {thru }}$ ， 12 F |  |  |
| ${ }_{\text {Aldid }}^{\text {thru }}$ 21G | 7－5－61 | A2345－1б | A1A2A12F | 7－14－6 711 | ON®67517 |
| A1A1J22A | 7－5－61 | A2345－10 | A1A2A13A | 7－14－8 | ON964019 |
| thru |  |  | A1A2A13B | 7－14－8 | ¢N064ø1冋 |
| A1A1A22G | 7－5－61 | A2345－10 | A1A2A13C | 7－14－8 | ¢N964ø1ø |
| A1A1A23A | 7－5－61 | A2345－1ø | A1A2A13D | $7-14-3$ $7-14-3$ | ¢N064б12 |
| thru ${ }^{\text {a }}$（1A23G | 7－5－61 | A2345－1ø | A1A2A13E | 7－14－3 | ¢N664ø1® |
| A1A1A24A | 7－5－61 | A2345－1ø | A1A2A13G | 7－14－8 | ¢N06401ø |
| thru |  |  | A1A2A14A | 7－14－3 | $\bigcirc \mathrm{N}, 64612$ |
| A1A1A24G | 7－5－61 | A2345－19 | A1A2A14B | 7－14－3 | ¢N064012 |
| A1A1A25A | 7－5－61 | A2345－1ø | A1A2A14C | 7－14－3 | $\bigcirc \mathrm{NO} 64012$ |
| thru ${ }^{\text {a }}$ ， | 7－5－61 | A2345－10 | A1A2A14D | $7-14-8$ $7-14-8$ | $\bigcirc \mathrm{N} 064 \varnothing 10$ |
| A1A1A26A | 7－5－61 | A2345－10 | A1A2A14F | 7－14－3 | ¢Nø64ø12 |
| thru |  |  | A1A2A14G | 7－14－3 | ¢ N ¢64ø12 |
| A1A1A26G | 7－5－61 | A2345－10 | A1A2A15A | 7－14－8 | 0N06401ø |
| A1A1J27A | 7－5－61 | A2345－10 | A1A2A15B | 7－14－8 | ØNø64ø1ø |
| thru ${ }^{\text {d }}$ |  |  | A1A2A15C | 7－14－8 $7-14-15$ | ¢N064619 |
| A1A1J27G A1A1J28A | 7－5－61 | ${ }_{\text {A2345－1 }} \mathbf{A} 238$ | A1A2A15D | 7－14－15 | ¢Nø71762 |
| thru |  |  | A1A2A15F | 7－14－8 | ¢N964＠1ø |
| A1A1J28G | 7－5－61 | A2345－10 | A1A2A15G | 7－14－8 | ¢N06401冋 |
| A1A1J29A | 7－5－61 | A2345－1ø | A1A2A16A | 7－14－8 | ØNø64ø1ø |
| ${ }_{\text {A1A1 }}^{\text {thru }}$ 29G | 7－5－61 | A2345－10 | ${ }_{\text {A1A2A16 }}$ | 7－14－8 | ØNø64ø1ๆ |
| A1A1J3A | 7－5－61 | A2345－1ø | A1A2A16E | 7－14－9 | ¢N＠64911 |
| thru ${ }_{\text {A1A1J3G }}$ |  |  | A1A2A16F | $7-14-8$ $7-14-8$ |  |
| A1A1J3G | $7-5-61$ $7-5-61$ | A2345－10 A $235-10$ | A1A2A16G | $7-14-8$ $7-14-12$ | $\bigcirc \mathrm{N} 971760$ |
| thru |  |  | A1A2A17B | 7－14－12 | 9N071760 |
| A1A1J30G | 7－5－61 | A2345－10 | A1A2A17C | 7－14－12 | 6 N 071760 |
| A1A1J31A | 7－5－61 | A2345－10 | A1A2A17D | 7－14－11 | ¢N067517 |
| A1A1J31G | 7－5－61 | A2345－10 | A1A2A17F | 7－14－12 | ¢ 9 ¢71760 |
| A1A1J32A | 7－5－61 | A2345－10 | A1A2A17G | 7－14－3 | ¢Nの64012 |
| thru |  |  | A1A2A18A | 7－14－12 | 6N071769 |
| ${ }_{\text {A1A1 }}^{\text {A1 }}$（J32GA | 7－5－61 $7-5-61$ | A2345－10 <br> A2345－10 | A1A2A18B | 7－14－12 | ¢N071760 |
| thru |  |  | A1A2A18D | 7－14－11 | ¢N067517 |
| A1A1J33G | 7－5－61 | A2345－10 | A1A2A18E | 7－14－12 | QN07176Ø |
| A1A1J34A | 7－5－61 | A2345－10 | A1A2A18F | 7－14－12 | 6N071760 |
| ${ }_{\text {A1A1J }}^{\text {thru }}$（ ${ }^{\text {a }}$ | 7－5－61 | A2345－1ø | A1A2A18G | 7－14－12 | ¢N07176ø |
| A1A1J35A | 7－5－61 | A2345－10 | A1A2A19B | 7－14－12 | 9N971760 |
| thru |  |  | A1A2A19C | 7－14－12 | ¢Nの71769 |
| $\underset{\text { A1A1JJ4A }}{ }$ | $7-5-61$ $7-5-61$ | A2345－16 A2345－10 | A1A2A19D | 7－14－11 | ¢Nの67517 |
|  | 7－5－61 |  | A1A2A19E | 7－14－12 | ¢Nø7176¢ |
| A1A1J4G | 7－5－61 | A2345－10 | A1A2A2A | 7－14－2 | ON071779 |
| A1A1J5A | 7－5－61 | A2345－1ø | A1A2A2A ${ }^{\text {A }}$ | 7－14－3 |  |
| A1A1J5G | 7－5－61 | A2345－10 | A1A2A2D | 7－14－4 | ¢n¢71774 |
| A1A1J6A | 7－5－61 | A2345－19 | A1A2A2G | 7－14－3 | 9Nの64012 |
| ${ }_{\text {thru }}^{\text {A1A1J6G }}$ | 7－5－61 | A2345－10 | A1A2A29A | 7－14－12 | ¢Nの7176¢ |
| A1A1J7A | 7－5－61 | A2345－1ø | A1A2A20C | 7－14－12 | ¢N971760 |
| thru |  |  | A1A2A20D | 7－14－11 | 0N067517 |
| A1A1J7G | 7－5－61 | A2345－16 | A1A2A20E | 7－14－12 | ¢N071760 |
| A1A1J8A | 7－5－61 | A2345－1ø | A1A2A29F | 7－14－12 | ¢ 0 N07176469 |
| A1A1J8G | 7－5－61 | A2345－10 | A1A2A21A | 7－14－7 | 9N071761 |
| A1A1J9A | 7－5－61 | A2345－10 | A1A2A21B | 7－14－16 | 6N071764 |
| thru ${ }_{\text {AlA1J9G }}$ | 7－5－61 | A2345－16 | A1A2A21C | 7－14－13 |  |
| A1A1P1 | 7－5－35 | 3614676 | A1A2A21E | 7－14－13 | ¢N068®23 |
| A1A1P2 | 7－5－35 | ${ }_{3} 3614676$ | A1A2A21G | 7－14－8 | 9N664б16 |
| A1A1TB1 | 7－5－43 | 3617351 | A1A2A22A | 7－14－12 | 6N071760 |
| A1A1TB2 | 7－5－44 | No Number | ${ }^{\text {A1 } 14242 A 22 B ~}$ | 7－14－12 |  |
| ${ }_{\text {A1A2 }}{ }^{\text {A1A1A }}$ | 7－14－1 |  | A1A2A22D | 7－14－11 | ¢N067517 |
| thru |  |  | A1A2A22E | 7－14－12 | ¢N071769 |
| A1A2A1G | 7－14－1 | 6N071777 |  | 7－14－12 | 6Ng71760 |
| A1A2A1øA | 7－14－12 | ¢N071769 | A1A2A22G | 7－14－2ø | ONQ71760 |
| A1A2A10C | 7－14－12 | ¢N97176ø | A1A2A23B | 7－14－12 | ¢N®71760 |
| A1A2A10D | 7－14－11 | 0， 967517 | A1A2A23C | 7－14－12 | $9 \mathrm{NQ71760}$ |
| A1A2A19E | 7－14－13 | 9N068923 | A1A2A23D | 7－14－11 | ¢N067517 |
| A1A2A19F | 7－14－12 | ¢N¢71769 | ${ }_{\text {A1 }}{ }^{\text {A }}$ A2A 2323 F | 7－14－12 | ¢N＠71769 |
| A1A2A11A | 7－14－12 | ¢Nø7176¢ | A1A2A23G | 7－14－2ø | ¢N068917 |
| A1A2A11B | 7－14－12 | 9N071769 | A1A2A24A | 7－14－29 | 9 N 968617 |
| A1A2A11C | $7-14-12$ $7-14-11$ | ¢N07176ø ¢N667517 |  | 7－14－2ø | ¢N＠68®17 ¢Nø71764 |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1A2A24D | 7－14－10 | ¢Nø71764 | A1A2C1 | 7－5－34 | 5C11A9 |
| A1A2A24E | 7－14－8 | 9N964019 | thru |  |  |
| A1A2A24F | 7－14－9 | ¢N064911 | A1A2C42 | 7－5－34 | 5C11A9 |
| A1A2A25A | 7－14－2ø | 9N968917 | A1A2J1A | 7－5－61 | A2345－1ø |
| A1A2A25B | 7－14－3 | ¢N064912 | thru |  |  |
| A1A2A25C | 7－14－8 | ¢N064919 | A1A2J1G | 7－5－61 $7-5-61$ | A2345－19 ${ }_{\text {A } 2345-10}$ |
| A1A2A25D | 7－14－8 $7-14-3$ | ¢Nの64ø1］ | A1A2J1øA | 7－5－61 | A2345－10 |
| A1A2A25F | 7－14－3 | ¢N＠64ø12 | A1A2J16G | 7－5－61 | A2345－19 |
| A1A2A25G | 7－14－3 | 9N964912 | A1A2J11A | 7－5－61 | A2345－1ø |
| A1A2A26A | 7－14－14 | ¢Nø64øø8 | ${ }_{\text {thru }}^{\text {tha }}$／11G |  |  |
| ${ }_{\text {A1A }}^{\text {thr }}$ 2 26 E | 7－14－14 | ¢ N 664øø8 | A1A2J12A | 7－5－61 | A2345－19 |
| A1A2A26G | 7－14－9 | 0 N 964011 | thru |  |  |
| A1A2A27A | 7－14－14 | ¢ N 964 ¢¢8 | A1A2J12G | 7－5－61 | A2345－19 |
| thru 270 |  |  | A1A2J13A | 7－5－61 | A2345－19 |
| A1A2A27E | 7－14－14 | ¢Nø64ø68 | ${ }_{\text {A1A2 }}^{\text {thru }}$（3）G | 7－5－61 | A2345－1ø |
| $\mathrm{A}^{1} \mathrm{~A} 2 \mathrm{~A} 27 \mathrm{G}$ | 7－14－7 | ¢Nб71761 | A1A2J14A | 7－5－61 | A2345－1ø |
| A1A2A28A | 7－14－9 | 9Nø64®11 | thru |  |  |
| A1A2A28C | 7－14－7 | ¢N971761 | A1A2J14G | 7－5－61 | A2345－10 |
| A1A2A28D | 7－14－13 | ¢Nø68923 | A1A2J15A | 7－5－61 | A2345－19 |
| A1A2A28E | 7－14－13 | ¢N＠ N ¢ 64912 | ${ }_{\text {A1A2J15G }}^{\text {thru }}$ | 7－5－61 | A2345－1ø |
| A1A2A28G | 7－14－14 | 9Nø64øø8 | A1A2J16A | 7－5－61 | A2345－1ø |
| A1A2A29A | 7－14－14 | 9Nø64øø8 | thru |  |  |
| A1A2A29G | 7－14－14 | ¢N¢68¢19 | Alhru | 7－5－61 | A2345－10 |
| A1A2A3B | 7－14－6 | 9N964099 | A1A2J17G | 7－5－61 | A2345－10 |
| A1A2A3C | 7－14－7 | ¢N®71761 | A1A2J18A | 7－5－61 | A2345－10 |
| A1A2A3D | 7－14－4 | ON®71774 | thru ${ }_{\text {did }}$ | 7－5－61 | A2345－10 |
| A1A2A30 ${ }^{\text {a }}$ | 7－14－14 | ¢Nø64øø8 | A1A2J19A | 7－5－61 | A2345－1ø |
|  | 7－14－14 | ¢N0640ø8 | ${ }_{\text {thru }}{ }_{\text {did }}$ J19G | 7－5－61 | A2345－16 |
| A1A2A31A | 7－14－9 | 9N064011 | A1A2J2A | 7－5－61 | A2345－10 |
| A1A2A31B | 7－14－9 | 9Nの64ø11 | thru |  |  |
| A1A2A31C | 7－14－13 | 9Nの68®23 | A1A2J2G | 7－5－61 | A2345－16 |
| A1A2A31D | 7－14－13 | 9N968¢23 | A1A2J2øA | 7－5－61 | A2345－10 |
| A1A2A31F | 7－14－3 | ¢N＠64ø12 | ${ }_{\text {Alhr }}$ | 7－5－61 | A2345－1ø |
| A1A2A32A | 7－14－4 | 9N＠71774 | A1A2J21A | 7－5－61 | A2345－1ø |
| A1A2A32B | 7－14－4 | ¢N＠71774 | thru |  |  |
| A1A2A32C | 7－14－14 | 9Nの649®8 | A1A2J21G | 7－5－61 | A2345－10 |
| ${ }_{\text {A1A }}{ }^{\text {A1A }}$ A32 32 D | 7－14－14 $7-14-14$ | ONの64098 | A1A2J22A | 7－5－61 | A2345－10 |
| A1A2A33A | 7－14－4 | ¢N071774 | A1A2J22G | 7－5－61 | A2345－10 |
| A1A2A33B | 7－14－4 | ¢N071774 | A1A2J23A | 7－5－61 | A2345－10 |
| A1A2A33C | 7－14－3 | ¢N＠64612 | thru |  |  |
| A1A2A33G | 7－14－14 | ¢NØ64¢ø8 | ${ }_{\text {thru }}$ |  |  |
| A1A2A34C | 7－14－17 | ¢Nø64ø16 | A1A2J24G | 7－5－61 | A2345－1б |
| A1A2A34D | 7－14－18 | ¢N071768 | A1A2J25A | 7－5－61 | A2345－1¢ |
| A1A2A34E | 7－14－19 | ¢Nの68904 | thru ${ }^{\text {a }}$ 2 5 G |  |  |
| A1A2A34F | 7－14－19 | ¢Nの68094 | A1A2J25G A1A2J26A | 7－5－61 | $\begin{aligned} & \text { A2345-1ø } \\ & \text { A2345-1ø } \end{aligned}$ |
| A1A2A4B | 7－14－8 | ¢N®64019 | thru |  |  |
| A1A2A4C | 7－14－7 | ¢N071761 | A1A2J26G | 7－5－61 | A2345－10 |
| A1A2A4D | 7－14－9 | ¢Nの64Ø11 | A1A2J27A | 7－5－61 | A2345－1ø |
| ${ }_{\text {A1A2A4E }}$ | 7－14－7 7 7－19－10 | ¢N＠71761 ¢Nø71764 | ${ }_{\text {Aldi }}$ | 7－5－61 | A2345－1ø |
| A1A2A5A | 7－14－8 | ¢Nø64¢1¢ | A1A2J28A | 7－5－61 | A2345－10 |
| thru |  |  | thru |  |  |
| A1A2A5F | 7－14－8 $7-14-7$ | ¢N064016 | A1A2J28G | 7－5－61 $7-5-61$ | $\begin{aligned} & \text { A2345-1ø } \\ & \text { A2345-1 } \end{aligned}$ |
| A1A2A6A | 7－14－11 | 9N067517 | thru |  |  |
| A1A2A6B | 7－14－3 | ¢NØ64ø12 | A1A2J29G | 7－5－61 | A2345－10 |
| A1A2A6C | 7－14－3 | ¢N064＠12 | A1A2J3A | 7－5－61 | A2345－10 |
| A1A2A6E | 7－14－3 | ¢ N ¢ $64 \emptyset 12$ | A1A2J3G | 7－5－61 | A2345－1ø |
| A1A2A6F | 7－14－3 | ¢ N ¢64б12 | A1A2J3¢A | 7－5－61 | A2345－1ø |
| A1A2A6G | 7－14－8 | ¢N＠64ø1¢ | ${ }_{\text {thru }}{ }^{\text {diA2J3＠G }}$ | 7－5 | A2345 |
| thru |  | N06411 | A1A2J31A | 7－5－61 | A2345－1ø |
| A1A2A7G | 7－14－9 | ¢N064d11 | thru |  |  |
| A1A2A8A | 7－14－6 | ¢Nの64ø69 | A1A2J31G | 7－5－61 $7-5-61$ | $\begin{aligned} & \text { A2345-1ø } \\ & \text { A2345-1ø } \end{aligned}$ |
| A1A2A8C | 7－14－6 | ¢Nø64099 | thru |  |  |
| A1A2A8D | 7－14－9 | 9N064011 | A1A2J32G | 7－5－61 | A2345－16 |
| A1A2A8E A1A2A8F | 7－14－6 | ¢Nの64ø999 | A1A2J33A | 7－5－61 | A2345－19 |
| ${ }^{\text {A1A2AA8G }}$ | 7－14－6 | ON064099 | A1A2J33G | 7－5－61 | A2345－19 |
| A1A2A9A | 7－14－6 | ¢N064ø®9 | A1A2J34A | 7－5－61 | A2345－10． |
| A1A2A9C | 7－14－6 | ¢NØ64øø9 | A1A2J34G | 7－5－61 | A2345－1ø |
| A1A2A9D | 7－14－11 | ¢ N 967517 | A1A2J35A | 7－5－61 | A2345－1ø |
| A1A2A9E | 7－14－6 | ¢N064øø9 |  | 7－5－61 | A2345－1ø |
| A1A2A9G | 7－14－6 | ØNø64øø9 |  |  |  |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: |
| A1A2J4A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A2J4G | 7－5－61 | A2345－1ø |
| A1A2J5A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A1A2J5G | $7-5-61$ $7-5-61$ | A2345－1ø |
| A1A2J6A | 7－5－61 | A2345－10 |
| A1A2．J6G | 7－5－61 | A2345－1ø |
| A1A2J7A | 7－5－61 | A2345－10 |
| thru |  |  |
| A1A2J7G | 7－5－61 | A2345－10 |
| A1A2J8A | 7－5－61 | A2345－10 |
| thru A 1 A 2 J 8 G | 7－5－61 | A2345－10 |
| A1A2J9A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A1A2J9G | 7－5－61 | A2345－10 |
| A1A2P1 | 7－5－35 | 3614676 |
| A1A2P2 | 7－5－35 | 3614676 |
| A1A2S1 | 7－5－46 | 8869－K4 |
| A1A2S2 | 7－5－46 | 8869－K4 |
| A1A2TB1 | 7－5－43 | 3617351 |
| A1A2TB2 | 7－5－44 | No Number |
| A1A3 | 7－5－19 | ON116896 |
| A1A3S1 | 7－7－13 | MBS－S－1838A－9 |
| A1A3S1ø | 7－7－13 | MBS－S－1838A－9 |
| A1A3XDS 1 A | 7－7 | 9ø8－1166－1634－526 |
| thru |  |  |
| A1A3XDS1L | 7－7 | 9ø8－1166－1634－526 |
| A1A3XDS1øA | 7－7 | 9ø8－1166－1634－526 |
| thru |  |  |
| A1A3XDS1ør， | 7－7 | $9 \varnothing 8-1166-1634-526$ |
| A1A3XDS11A | 7－7 |  |
| thru |  |  |
| A1A3XDS11L | 7－7 | 908－1166－1634－526 |
| A1A3XDS12A | 7－7 | 9ø8－1166－1634－526 |
| thru |  | －1160－1634－520 |
| A1A3XDS 12 E | 7－7 | 9ø8－1166－1634－526 |
| A1A3XDS12J | 7－7 | 908－1166－1634－526 |
| A1A3XDS 12 L | 7－7 | 908－1166－1634－526 |
| A1A3XDS 13 A | 7－7 | 908－1166－1634－526 |
| thru |  |  |
| A1A3XDS13I | 7－7 | 908－1166－1634－526 |
| A1A3XDS 14 A | 7－7 | 908－1166－1634－526 |
| ${ }_{\text {A }}^{\text {thru }}$ A 3 XDS 14 E | 7－7 | 908－1166－1634－526 |
| A1A3XDS 14 L | 7－7 | 908－1166－1634－526 |
| A1A3XDS 15 A | 7－7 | 908－1166－1634－526 |
| thru |  |  |
| A1A3XDS15I | 7－7 | 908－1166－1634－526 |
| A1A3XDS 16 A | 7－7 | 908－1166－1634－526 |
| thru |  |  |
| A1A3XDS 16 E | 7－7 | 9ø8－1166－1634－526 |
| A1A3XDS 16 J | 7－7 | 998－1166－1634－526 |
| A1A3XDS 16 L | 7－7 | 9ø8－1166－1634－526 |
| A1A3XDS 17 A | 7－7 | 998－1166－1634－526 |
| thru |  |  |
| A1A3XDS 17 C | 7－7 | 908－1166－1634－526 |
| A1A3XDS17I | 7－7 | 908－1166－1634－526 |
| A1A3XDS2A | 7－7 | 998－1166－1634－526 |
| thru |  |  |
| A1A3XDS2L | 7－7 | 9988－1166－1634－526 |
| A1A3XDS3A | 7－7 | 998－1166－1634－526 |
| thru |  |  |
| A1A3XDS3L | 7－7 | $9 \not 88-1166-1634-526$ |
| A1A3XDS4A | 7－7 | 998－1166－1634－526 |
| thru |  |  |
| A1A3XDS4L | 7－7 | 908－1166－1634－526 |
| A1A3XDS5A | 7－7 | 9ø8－1166－1634－526 |
| thru ${ }_{\text {AlA }}$ | 7－7 | 9ø8－1166－1634－526 |
| A1A3XDS6A | 7－7 | 9ø8－1166－1634－526 |
| thru |  |  |
| A1A3XDS6L | 7－7 | 908－1166－1634－526 |
| A1A3XDS7A | 7－7 | 908－1166－1634－526 |
| thru |  |  |
| A1A3XDS7 L | 7－7 | 908－1166－1634－526 |
| A1A3XDS8A | 7－7 | 998－1166－1634－526 |
| thru 1 A 3 DS8 1 | 7－7 | 908－1166－1634－526 |
| A1A3XDS 9 A | 7－7 | 908－1166－1634－526 |
| thru |  |  |
| A1A3XDS9 ${ }^{\text {E }}$ | 7－7 | 908－1166－1634－526 |
| A1A3XDS9H | 7－7 | 908－1166－1634－526 |
| thru ${ }^{\text {A }}$ A 3 DDS 9 L | 7－7 | 908－1166－1634－526 |
| AICR1 | 7－5－13 | 1N1186 |
| A1CR2 | 7－5－13 | 1 N1186 |
| A1CR3 | 7－5－14 | 1N28ø4RB |


| REFERENCE DESIGNATION | FIG．AND INDEX NO． | $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ |
| :---: | :---: | :---: |
| A1CR4 | 7－5－13 | 1N1186 |
| A1CR5 | 7－5－13 | 1N1186 |
| A1CR6 | 7－5－14 | 1 N 2804 RB |
| A1XCR3 | 7－5－15 | 8038－1G13 |
| A1XCR6 | 7－5－15 | 8038－1G13 |
| A2 | 7－1－12 | ¢N116801－2 |
| A2A1 | 7－5 | ¢N1168ø3－1 |
| A2A1A1A | 7－15－16 | ¢nø71777 |
| thru |  |  |
| A2A1A1G | 7－15－16 | 6nd71．777 |
| A2A1A19A | 7－15－9 | ¢N071761 |
| A2A1A1øB | 7－15－3 | ¢N＠ 64611 |
| A2A1A1øC | 7－15－4 | ¢N064068 |
| A2A1A1øD | 7－15－3 | 9N064011 |
| A2A1A19E | 7－15－3 | ¢N064011 |
| A2A1A10F | 7－15－3 | QN064011 |
| A2A1A10G | 7－15－4 | Øn＠64øø8 |
| A2A1A11A | 7－15－8 | ON064019 |
| A2A1A11B | 7－15－3 | 0 $0^{664011}$ |
| A2A1A11C | 7－15－4 | ＠N064のø8 |
| A2A1A11D | 7－15－9 | ¢N071761 |
| A2A1A11E | 7－15－8 | ON064019 |
| A2A1A11F | 7－15－7 | ON064012 |
| A2A1A11G | 7－15－4 | ¢N0640¢8 |
| ${ }^{\text {A2A1A12A }}$ | 7－15－7 |  |
| A2A1A12C | 7－15－4 | ¢N0640¢8 |
| A2A1A12D | 7－15－8 | ¢N06401ø |
| A2A1A12E | 7－15－10 | QN071762 |
| A2A1A12F | 7－15－3 | ¢N064011 |
| A2A1A12G | 7－15－4 | ¢N064098 |
| A2A1A13A | 7－15－10 | ¢N071762 |
| A2A1A13B | 7－15－4 | ØN0646ø8 |
| A2A1A13C | $7-15-4$ $7-15-3$ | ¢N064698 |
| A2A1A13E | 7－15－8 | ¢ ${ }^{\text {¢ }}$ 64ø1б |
| A2A1A13F | 7－15－9 | QN071761 |
| A2A1A13G | 7－15－4 | ¢n¢64Øø8 |
| A2A1A14A | 7－15－3 | ¢N¢64011 |
| A2A1A14B | 7－15－4 | ¢N964¢ø8 |
| A2A1A14C | 7－15－4 | ¢N964＠98 |
| A2A1A14D | 7－15－3 | ¢ $N$ 964011 |
| A2A1A14E | 7－15－3 | ¢n964011 |
| A2A1A14F | 7－15－4 | ¢ N064¢98 |
| A2A1A14G | 7－15－4 | ¢N064018 |
| A2A1A15A | 7－15－8 | ¢N064010 |
| A2A1A15B | 7－15－4 | ¢N064608 |
| A2A1A15C | 7－15－4 | ¢N064608 |
| A2A1A15D | 7－15－7 | ¢N064612 |
| A2A1A15E | 7－15－8 | ¢N66401ø |
| A2A1A15F | 7－15－4 | ¢N064098 |
| A2A1A15G | $7-15-8$ $7-15-1 \varnothing$ |  |
| A2A1A16B | 7－15－4 | ¢Nø64øø8 |
| A2A1A16C | 7－15－4 | ¢Nの64¢¢8 |
| A2A1A16D | 7－15－3 | ¢N＠64011 |
| A2A1A16E | 7－15－3 | ¢Nの64011 |
| A2A1A16F | 7－15－4 | ¢N964＠¢8 |
| A2A1A16G | 7－15－4 | ¢N964098 |
| A2A1A17A | 7－15－3 | $\bigcirc \mathrm{N} 664011$ |
| A2A1A17B | 7－15－3 | ØN9640¢8 |
| A2A1A17C | 7－15－3 | $\emptyset N 064011$ |
| A2A1A17D | 7－15－3 |  |
| A2A1A17F | 7－15－4 | 9Nø649®8 |
| A2A1A17G | 7－15－4 | 9N964098 |
| A2A1A18A | 7－15－3 | 9N964011 |
| A2A1A18B | 7－15－3 | ¢NØ64ब11 |
| A2A1A18D | 7－15－3 | ¢Nの64011 |
| A2A1A18E | 7－15－6 | ¢N064023 |
| A2A1A18F | 7－15－3 | ØNø64011 |
| A2A1A18G | 7－15－13 | ØNØ71764 |
| A2A1A19A | 7－15－13 | $\emptyset \mathrm{N} 971764$ |
| A2A1A19B | 7－15－4 | ¢Nø649®8 |
| A2A1A19 C | 7－15－4 | $\emptyset N 064608$ |
| A2A1A19D | 7－15－7 | ¢Nø64012 |
| A2A1A19E | 7－15－4 | ¢ N ¢ $640 ¢ 8$ |
| A2A1A19F | 7－15－4 | $\bigcirc \mathrm{N} 064098$ |
| A2A1A19G | 7－15－4 | ¢N064008 |
|  | $7-15-7$ $7-15-8$ | ¢Nの64¢12 |
| A2A1A2D | 7－15－8 | ¢ N 064910 |
| A2A1A2E | 7－15－8 | ¢N064ø1の |
| A2A1A2F | 7－15－17 | ¢N064623 |
| A2A1A2øA | 7－15－4 | ¢N064004 |
| A2A1A29B ${ }^{\text {A }}$ | $7-15-4$ $7-15-4$ |  |
| A2A1A20D | 7－15－7 | ¢N＠64＠12 |
| A2A1A20E | 7－15－4 | ¢N964ø®8 |
| A2A1A20F | 7－15－6 | ¢N068923 |
| A2A1A20G | 7－15－4 | $\emptyset \mathrm{N} \emptyset 64912$ |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A2A1A21A | 7－15－7 | ¢Nø64ø12 | A2A1A33D | 7－15－4 | ØNø64øø8 |
| A2A1A21B | 7－15－6 |  | A2A1A33E | 7－15－4 | 0N064øø8 |
| A2A1A21C | 7－15－6 | ¢N068923 | A2A1A33F | 7－15－4 | ØN＠64のø8 |
| A2A1A21D | 7－15－3 | ¢N064011 | A2A1A33G | 7－15－3 | ON＠ 64011 |
| A2A1A21E | 7－15－4 | ØNØ649®8 | A2A1A34B | 7－15－2 | ON＠64919 |
| A2A1A21F | 7－15－4 | ¢N0640¢8 | A2A1A34C | 7－15－1 | 9Nの64013 |
| A2A1A21G | 7－15－4 | ¢N064008 | A2A1A34D | 7－15－9 | ON＠71761 |
| A2A1A22A | 7－15－4 | ¢NØ649ø8 | A2A1A34E | 7－15－4 | ONの640ø8 |
| A2A1A22B | 7－15－4 |  | A2A1A34F | 7－15－4 | 0 N 064908 |
| A2A1A22C | 7－15－3 | 0 N 064011 | A2A1A34G | 7－15－7 | ØNの64912 |
| A2A1A22D | 7－15－3 | ¢NØ64ø11 | A2A1A35D | 7－15－8 | ¢Nø64ø10 |
| A2A1A22E | 7－15－7 | ¢N064012 | A2A1A35E | 7－15－12 | $\emptyset \mathrm{N} \emptyset 64099$ |
| A2A1A22F | 7－15－4 | のNб64＠98 | A2A1A35F | 7－15－8 | ¢Nの6491の |
| A2A1A22G | 7－15－4 | ¢Nø640¢8 | A2A1A4A | 7－15－3 | $\emptyset N \varnothing 64 \emptyset 11$ |
| A2A1A23A | 7－15－4 | 9 N 964098 | thru |  |  |
| A2A1A23B | 7－15－4 | ¢Nø64098 | A2A1A4D | 7－15－3 | ¢N064011 |
| A2A1A23C | 7－15－9 | ØNØ71761 | A2A1A4E | 7－15－9 | ON071761 |
| A2A1A23D | 7－15－3 | 0 N 64911 | A2A1A4F | 7－15－4 | ØNの64øの8 |
| A2A1A23E | 7－15－3 | $\bigcirc \mathrm{N} \emptyset 64011$ | A2A1A4G | 7－15－3 | ＠N064011 |
| A2A1A23F | 7－15－6 | 0 N 668923 | A2A1A5A | 7－15－3 | $0 \times 064011$ |
| A2A1A23G | 7－15－4 | ØNの640¢8 | A2A1A5B | 7－15－3 | $\emptyset N \emptyset 64011$ |
| A2A1A24A | 7－15－10 | $\bigcirc \mathrm{N} \square 71762$ | A2A1A5C | 7－15－3 | ØN064Ø11 |
| A2A1A24B | $7-15-7$ $7-15-6$ | 9N064012 | A2A1A5D | 7－15－15 | ON＠64915 |
| A2A1A24C | $7-15-6$ $7-15-6$ | ¢Nø68¢23 | A2A1A5E | $7-15-7$ $7-15-7$ | ON＠64Ø12 |
| A2A1A 4 d ${ }^{\text {A2A1A24 }}$ | 7－15－6 | ØN064023 | A2A1A5F | $7-15-7$ $7-15-9$ | ¢N＠64ø12 |
| A2A1A24F | 7－15－6 | ¢N064923 | A2A1A6A | 7－15－7 | ØNØ64Ø12 |
| A2A1A24G | 7－15－3 | 9N064911 | A2A1A6B | 7－15－3 | ¢N064Ø11 |
| A2A1A25A | 7－15－3 | 0 N 64011 | A2A1A6C | 7－15－10 | ØN071761 |
| A2A1A25B | 7－15－3 | $0 \mathrm{~N} 0^{64011}$ | A2A1A6D | 7－15－14 | ON＠64024 |
| A2A1A25C | 7－15－9 | ¢Nø71761 | A2A1A6E | 7－15－13 | ¢Nの71764 |
| A2A1A25D | 7－15－7 | ON064012 | A2A1A6F | 7－15－3 | ONの64011 |
| A2A1A25E | 7－15－7 | ¢N064012 | A2A1A6G | 7－15－8 | ØNの64の1の |
| A2A1A25F | 7－15－7 | ¢ $\mathrm{N}^{6} 64012$ | A2A1A7A | 7－15－12 | ØNø64øø9 |
| A2A1A25G | 7－15－9 | ØNø71761 | A2A1A7B | 7－15－7 | ¢Nの64012 |
| A2A1A26A | 7－15－3 | ¢N064011 | A2A1A7C | 7－15－11 | ¢Nの64016 |
| A2A1A26B | 7－15－18 | ØNø71774 | A2A1A7D | 7－15－4 | のNの649の8 |
| A2A1A26C | 7－15－6 | 0 N 664923 | A2A1A7E | 7－15－3 | ØNの64011 |
| A2A1A26D | 7－15－3 | 0 N 964011 | A2A1A7G | 7－15－7 | ØN064の12 |
| thru |  |  | A2A1A8A | 7－15－3 | ØNø64ø11 |
| A2A1A26G | 7－15－3 | ON064011 | thru |  |  |
| A2A1A27A | 7－15－8 | ON064010 | A2A1A8E | 7－15－3 | ON064011 |
| A2A1A27B | $7-15-18$ $7-15-6$ | ¢N071774 | A2A1A8F | $7-15-8$ $7-15-10$ | ¢N064＠1ø |
| A2A1A27D | 7－15－3 | ¢Nø64¢11 | A2A1A9A | 7－15－8 | ONø64010 |
| thru |  | － | A2A1A9B | 7－15－7 | ¢N＠64012 |
| A2A1A28A | 7－15－8 | 9NØ6401ø | A2A1A9C | 7－15－4 | ONの64めø8 |
| A2A1A28B | 7－15－18 | ¢N071774 | A2A1A9D | 7－15－8 | 0Nの64ø10 |
| A2A1A28C | 7－15－4 | ØN0640¢8 | A2A1A9E | 7－15－3 | ØNø64ø11 |
| A2A1A28D | 7－15－3 | $0 \mathrm{~N} \mathrm{O}^{64011}$ | A2A1A9F | 7－15－9 | ¢N071761 |
| A2A1A28E | 7－15－3 | ¢NØ64911 | A2A1A9G | 7－15－4 | ¢Nø64のø8 |
| A2A1A28F | 7－15－3 | ØNØ64Ø11 | A2A1C1 | 7－5－34 | 5 C 11 A 9 |
| A2A1A28G | 7－15－7 | ¢N064Ø12 | thru |  |  |
| A2A1A29A | 7－15－4 | ¢N0640ø8 | A2A1C42 | 7－5－34 | $5 \mathrm{C11A} 9$ |
| A2A1A29B | 7－15－3 | 0 N 064011 | A2A1J1A | 7－5－61 | A2345－10 |
| A2A1A29C | 7－15－3 | 0 N 964011 | thru |  |  |
| A2A1A29D | 7－15－3 | 0 N 064011 | A2A1J1G | 7－5－61 | A2345－1ø |
| A2A1A29E | 7－15－6 | 0 N 968923 | A2A1J1øA | 7－5－61 | A2345－1ø |
| A2A1A29F | 7－15－3 | 0 N 064011 | thru |  |  |
| A2A1A29G | 7－15－3 | ON064011 | A2A1J10G | 7－5－61 | A2345－10 |
| A2A1A3A | 7－15－3 | ¢N064011 | A2A1J11A | 7－5－61 | A2345－10 |
| A2A1A3B | 7－15－3 | 0 N 064011 | thru |  |  |
| A2A1A3C | 7－15－7 | $\bigcirc \mathrm{N} 064012$ | A2A1J11G | 7－5－61 | A2345－1ø |
| A2A1A3D | 7－15－3 | 0 N 064911 | A2A1J12A | 7－5－61 | A2345－10 |
| A2A1A3E | 7－15－3 | 0 N 064011 | thru ${ }^{\text {a }}$－ |  |  |
| A2A1A3F | $7-15-3$ $7-15-13$ | ON064911 | A2A1J12G | 7－5－61 | A2345－1ø |
| A2A1A3ga | 7－15－7 | ¢N064ø12 | thru | 7－5－61 | A2345－10 |
| A2A1A36B | 7－15－8 | 9N964910 | A2A1J13G | 7－5－61 | A2345－10 |
| A2A1A30C | 7－15－8 | 9N064010 | A2A1J14A | 7－5－61 | A2345－10 |
| A2A1A30D | 7－15－6 | 0 N 068023 | thru |  |  |
| A2A1A36E | 7－15－6 | 9N068023 | A2A1J14G | 7－5－61 | A2345－1ø |
| A2A1A30F | 7－15－6 | ØN0689923 | A2A1J15A | 7－5－61 | A2345－10 |
| A2A1A31A | 7－15－4 | ON064008 | A2A1J15G | 7－5－61 | A2345－10 |
| A2A1A31B | 7－15－4 | ØN0640¢8 | A2A1J16A | 7－5－61 | A2345－10 |
| A2A1A31C | 7－15－8 | ØN064010 | thru |  |  |
| A2A1A31D | 7－15－6 | 9N068023 | A2A1J16G | 7－5－61 | A2345－10 |
| A2A1A31E | 7－15－6 | ¢N068®23 | A2A1J17A | 7－5－61 | A2345－10 |
| A2A1A31F | 7－15－6 | 0 N 068923 | thru |  |  |
| A2A1A32A | 7－15－8 | ON064010 | A2A1J18A | 7－5－61 | A2345－10 |
| A2A1A32C | 7－15－7 | ¢ ${ }^{\text {¢ }} 64912$ | A2A1J18G | 7－5－61 | A2345－10 |
| A2A1A32D | 7－15－6 | ¢ N 968923 | A2A1J19A | 7－5－61 | A2345－10 |
| A2A1A32E | 7－15－4 | ØNø64098 | thru |  |  |
| A2A1A32F | 7－15－4 | ØN0640ø8 | A2A1J19G | 7－5－61 | A2345－10 |
| A2A1A32G | 7－15－3 | のN064011 | A2A1J2A | 7－5－61 | A2345－10 |
| A2A1A33A | $7-15-3$ $7-15-3$ | ¢N064011 | thru ${ }^{\text {a }}$ ， |  |  |
| A2A1A33B A2A1A33C | $7-15-3$ $7-15-5$ | $\begin{aligned} & \text { ØNØ64の11 } \\ & \emptyset N \emptyset 64 \varrho \emptyset \emptyset \end{aligned}$ | A2A1J2G | 7－5－61 | A2345－19 |

CP－818A／U

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | $\begin{aligned} & \text { FIG. AND } \\ & \text { INDEX } \\ & \text { NO. } \end{aligned}$ | PART NUMBER |
| :---: | :---: | :---: |
| A2A1J2øA | 7－5－61 | A2345－1ø |
| ${ }_{\text {A2A }}^{\text {thru }}$／J2øG | 7－5－61 |  |
| ${ }_{\text {A2A1J21A }}$ | 7－5－61 | A2345－1ø |
| thru |  |  |
| A2A1J21G | 7－5－61 | A2345－19 |
| A2A1J22A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {A2A1J22G }}$ | 7－5－61 | A2345－1ø |
| A2A1J23A | 7－5－61 | A2345－10 |
| thru |  |  |
| A2A1J23G | 7－5－61 | A2345－19 |
| A2A1J24A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {A2A1J24G }}$ | 7－5－61 | A2345－10 |
| A2A1J25A | 7－5－61 | A2345－10 |
| thru |  |  |
| A2A1J25G | 7－5－61 | A2345－10 |
| A2A1J26A | 7－5－61 | A2345－1ø |
| thru ${ }_{\text {A2A1J26G }}$ | 7－5－61 | A2345－10 |
| A2A1J27A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A2A1J27G | 7－5－61 | A2345－16 |
| A2A1J28A | 7－5－61 | A2345－1ø |
| ${ }_{\text {thru }}{ }^{\text {d }}$ A1J28G |  |  |
| ${ }_{\text {A2A1J29A }}$ | 7－5－61 | $\begin{aligned} & \text { A2345-1ø } \\ & \text { A2345-1 } \end{aligned}$ |
| thru |  |  |
| A2A1J29G | 7－5－61 | A2345－1ø |
| A2A1J3A | 7－5－61 | A2345－10 |
| ${ }_{\text {A2A13 }}{ }^{\text {thrug }}$ | 7－5－61 | A2345－1б |
| A2A1J3øA | 7－5－61 | A2345－1ø |
| thru |  |  |
| A2A1J36G | 7－5－61 $7-5-61$ | $\begin{aligned} & \text { A2345-1 } \emptyset \\ & \text { A2345-1 } \end{aligned}$ |
| thru |  |  |
| A2A1J31G | 7－5－61 | A2345－19 |
| A2A1J32A | 7－5－61 | A2345－1ø |
|  | 7－5－61 | A2345－1б |
| A2A1J33A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A2A1J33G | 7－5－61 $7-5-61$ | $\begin{aligned} & \text { A2345-1 } \\ & \text { A2345-1 } \end{aligned}$ |
| thru |  |  |
| A2A1J34G | 7－5－61 | A2345－10 |
| A2A1J35A | 7－5－61 | A2345－1ø |
|  |  |  |
| A2A1J35G | 7－5－61 | $\begin{aligned} & \text { A2345-1 } \emptyset \\ & \text { A2345-1 } \end{aligned}$ |
| thru |  |  |
| A2A1J4G | 7－5－61 | A 2345 －10 |
| A2A1J5A | 7－5－61 | A2345－1ø |
| thru ${ }^{\text {A }}$（1J5G | 7－5－61 | A2345－10 |
| A2A1J6A | 7－5－61 | A2345－1ø |
| thru |  |  |
| A2A1J6G | 7－5－61 | A2345－1б |
| A2A1J7A | 7－5－61 |  |
| A2A1J7G | 7－5－61 | A2345－10 |
| A2A1J8A | 7－5－61 | A2345－10 |
| thru ${ }^{\text {A } 21.88 G}$ | 7－5－61 |  |
| A2A1J9A | 7－5－61 | A2345－10 |
| thru |  |  |
| A2A1J9G | 7－5－61 | A2345－1ø |
| A2A1P1 | 7－5－35 | 3614676 3614676 |
| A2A1TB1 | 7－5－43 | 3617351 |
| A2A1TB2 | 7－5－44 | No Number |
| A2A2 | 7－5 | ＠N116813－2 |
| A2A2A1A | 7－16－1 | ¢N071777 |
| ${ }_{\text {thru }}{ }^{\text {A2A }}$ A1G | 7－16－1 | ØN071777 |
| A2A2A1øA | 7－16－4 | ¢Nø64ø26 |
| thru |  |  |
| A2A2A1øG A2A2A11A | 7－16－4 $7-16-4$ | $\begin{aligned} & \emptyset N \emptyset 64 \emptyset 26 \\ & \emptyset N \emptyset 64 \emptyset 26 \end{aligned}$ |
| thru |  |  |
| A2A2A11G | 7－16－4 | ＠ $\mathrm{N} 664 ¢ 26$ |
| A2A2A12A | 7－16－4 | ¢N064ø26 |
| ${ }_{\text {thru }}{ }^{\text {a }}$ A 12 L G | 7－16－4 | －0N064ø26 |
| A 2 A 2 A 13 A | 7－16－4 | ¢N064ø26 |
| thru ${ }_{\text {A2A }}{ }^{\text {a }}$ 13E | 7－16－4 | のN064б26 |
| A 2 A 2 A 13 F | 7－16－5 | ¢N064øø9 |
| A2A2A13G | 7－16－4 | ¢Nø64ø26 |


| REFERENCE DESIGNATION | FIG．AND INDEX NO． | $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ |
| :---: | :---: | :---: |
| A2A2A14A | 7－16－4 | ¢N¢64ø26 |
| ${ }_{\text {thru }}{ }_{\text {a } 2 \text { A14 }}$ | 7－16－4 | ØNø64ø26 |
| A2A 2 A 15 A | 7－16－4 | ¢Nø64ø26 |
| thru |  |  |
| A2A2A15G | 7－16－4 | ØNø64あ26 |
| A2A2A16A | 7－16－7 | ¢ N 664012 |
| A2A2A16B | 7－16－7 | 9 1964612 |
| A2A2A16C | 7－16－7 | ¢ N064012 |
| A2A2A16D | 7－16－6 | ¢N064011 |
| A2A2A16E | 7－16－7 | ¢ $N 964012$ |
| A2A2A16F | 7－16－3 | ¢N064099 |
| A2A2A16G | 7－16－3 | ¢N964099 |
| A2A2A17A | 7－16－8 | ¢N＠71764 |
| ${ }_{\text {thru }}{ }^{\text {a }}$ 2A17 F | 7－16－8 | ¢N071764 |
| A2A2A17G | 7－16－9 | ¢N¢71761 |
| A2A2A18A | 7－16－1ø |  |
|  | 7－16－10 | ¢ N 071762 |
| A2A2A18F | 7－16－7 | ¢Nø64012 |
| A2A2A18G | 7－16－9 | 6n¢71761 |
| A2A2A19A | 7－16－11 | ¢N964øø8 |
| A2A2A19B | 7－16－11 | ON064098 |
| A2A2A19C | 7－16－11 | ¢ $N 964 \emptyset 98$ |
| A2A2A19D | 7－16－4 | ON064626 |
| A2A2A19E | 7－16－11 | ¢N064698 |
| A2A2A19F | 7－16－11 | 6N064øø8 |
| A2A2A2A | 7－16－12 | ¢N068923 |
|  | 7－16－11 |  |
| A2A2A2D | 7－16－11 | ¢Nø64øø8 |
| A2A2A2E | 7－16－7 |  |
| A2A2A2F | 7－16－6 | 9n964011 |
| A2A2A2øA | 7－16－11 | ¢N¢64øø8 |
| A2A2A20B | 7－16－11 | 9N964908 |
| A2A2A20C | 7－16－11 | ¢ 1964 ¢98 |
| A2A2A20D | 7－16－12 | 9N968023 |
| A2A2A29E | 7－16－11 | ON064698 |
| A2A2A29F | 7－16－11 | 9N964698 |
| A2A2A20G | 7－16－6 | 6N064011 |
| A2A2A21A | 7－16－11 | ¢N064098 |
| A2A2A21B | 7－16－11 | ¢N064908 ¢Nø64øø |
| A2A2A21D | 7－16－12 | ¢N068023 |
| A2A2A21E | 7－16－11 | 9n964øø8 |
| A2A2A21F | 7－16－11 | 9N964ø98 |
| A2A2A21G | 7－16－11 | ¢Nø64øø8 |
| A2A2A22A | 7－16－11 |  |
| A2A2A22B | 7－16－11 | 6N064698 |
| A2A2A22C | 7－16－11 | 6 N964968 |
| A2A2A22D | 7－16－12 | 6N064023 |
| A2A2A22E | 7－16－11 | ON064098 |
| A2A2A22F | 7－16－11 | QN064968 |
| A2A2A22G | 7－16－11 | ¢N064¢ø8 |
| A2A2A23A | 7－16－11 | 6N064098 |
| A2A2A23B | 7－16－11 |  |
| A2A2A23D | 7－16－12 | ¢N¢64ø23 |
| A2A2A23E | 7－16－11 | ¢nø64øø8 |
| A2A2A23F | 7－16－11 | ¢N¢64ø98 |
| A2A2A23G | 7－16－11 | ¢N964øø8 |
| A2A2A24A | 7－16－11 | ØN¢64øø8 |
| A2A2A24B | 7－16－11 | ¢N964＠98 |
| A2A2A24C | 7－16－11 | ¢N064068 |
| A2A2A24D | 7－16－12 | 6N668923 |
| A2A2A24E | 7－16－11 | ON064098 |
| A2A2A24F | 7－16－11 | ON064608 |
| A2A2A24G | 7－16－11 | ¢Nの64¢68 |
| A2A2A25B | 7－16－14 | ¢N064016 |
| A2A2A25C | 7－16－7 | ¢N¢64＠12 |
| A2A2A25D | 7－16－14 | 9N064010 |
| A2A2A25E | 7－16－14 | ¢ N064Ø1б |
| A2A2A25F | 7－16－11 | 9N664908 |
| A2A2A25G | 7－16－12 | ¢ N 968023 |
| A2A2A26A | 7－16－11 | 9N664＠®8 |
| A2A2A26B | 7－16－7 | 9N064012 |
| A2A2A26C | 7－16－6 |  |
| A2A2A26F | 7－16－7 | 9Nの64¢12 |
| A2A2A26G | 7－16－6 | 9N664011 |
| A2A2A27A | 7－16－11 | ¢ $N$ 664＠ø8 |
| A2A2A27B | 7－16－7 | ¢N064012 |
| A2A2A27C | 7－16－9 $7-16-14$ | ¢N071761 ¢N64¢1 |
| A2A2A27E | 7－16－11 | ¢N064б68 |
| A2A2A27F | 7－16－9 | ¢N971761 |
| A2A2A27G | 7－16－6 | ¢Nの64011 |
| A2A2A28A A2A2A28B | 7－16－11 $7-16-6$ | ¢N¢ $64 \emptyset 68$ $\emptyset \mathrm{~N} ¢ 64 ¢ 11$ |
| A2A2A28B | 7－16－6 | ¢N664ø11 |

## REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A2A2A28C | 7－16－6 | 0N064011 | A2A2J15A | 7－5－61 | A2345－10 |
| A2A2A28D | 7－16－6 | ØN064ø11 | thru |  | A2345－10 |
| A2A2A28E | 7－16－7 | ¢N064Ø12 | A2A2J15G | 7－5－61 | A2345－10 |
| A2A2A28F | 7－16－6 | 9N064011 | A2A2J16A | 7－5－61 | A2345－10 |
| A2A2A28G | 7－16－7 | ØN064012 | thru |  |  |
| A2A2A29A | 7－16－11 | ØN064Ø188 | A2A2J16G | 7－5－61 | A2345－19 |
| A2A2A29B | 7－16－6 | ØN064011 | A2A2J17A | 7－5－61 | A2345－10 |
| A2A2A29C | 7－16－9 | GN＠71761 | thru |  |  |
| A2A2A29D | 7－16－6 | ØN064011 | A2A2J17G | 7－5－61 | A2345－19 |
| A2A2A29E | $7-16-14$ $7-16-9$ | ØN06401の | A2A2J18A | 7－5－61 | A2345－19 |
| ${ }_{\text {A2A2A29 }}{ }^{\text {A2A }}$（29G | $7-16-9$ $7-16-9$ | ¢N071761 | thru |  |  |
| ${ }_{\text {A2A2A2 }}{ }^{\text {A2 }}$ A ${ }^{\text {a }}$ | $7-16-9$ $7-16-2$ | ¢N071761 ON068031 | A2A2J18G | 7－5－61 | A2345－19 |
| A2A2A3A | 7－16－2 | ØN068ø31 | A2A2J19A | 7－5－61 | A2345－10 |
| A2A2A3G | 7－16－2 | ØN068ø31 | A2A2J19G | 7－5－61 | A2345－10 |
| A2A2A3＠A | 7－16－10 | ØN071762 | A2A2J2A | 7－5－61 | A2345－10 |
| A2A2A3＠B | 7－16－6 | 9Nの64011 | thru |  |  |
| A2A2A30C | 7－16－6 | 9 N064Ø11 | A2A2J2G | 7－5－61 | A2345－1 $\emptyset$ |
| A2A2A30D | 7－16－12 | ¢N068023 | A2A2J2øA | 7－5－61 | A2345－1ø |
| A2A2A30E | 7－16－7 | ØN064012 | thru |  |  |
| A2A2A3gF | 7－16－11 | ØNØ64018 | A2A2J20G | 7－5－61 | A2345－19 |
| A2A2A3¢G | $7-16-7$ $7-16-7$ | ØN064＠12 | A2A2J21A | 7－5－61 | A2345－10 |
| A2A2A31A | $7-16-7$ $7-16-9$ | ØN064012 | thru ${ }^{\text {A2A2J21G }}$ | 7－5－61 | A2345－10 |
| A2A2A31C | 7－16－6 | 9Nの64011 | A2A2J 22A |  | A2345－10 |
| A2A2A31D | 7－16－12 | ¢N968923 | thru |  |  |
| A2A2A31E | 7－16－7 | 9 N 64912 | A2A2 J22G | 7－5－61 | A2345－10 |
| A2A2A31F | 7－16－11 | ØNø64Øø8 | A2A2J23A | 7－5－61 | A2345－10 |
| A2A2A31G | 7－16－11 | 9Nø64＠ø8 | thru |  |  |
| A2A2A32A | 7－16－11 | ØNの64＠¢8 | A2A2J23G | 7－5－61 | A2345－1ø |
| thru |  |  | A2A2J24A | 7－5－61 | A2345－19 |
| A2A2A32E | 7－16－11 | ØN冋640ø8 | thru |  |  |
| A2A2A32F | 7－16－6 | 0 N 64911 | A2A2J24G | 7－5－61 | A2345－19 |
| A2A2A32G | 7－16－11 | ¢N064068 | A2A2J25A | 7－5－61 | A2345－10 |
| A2A2A33A | 7－16－11 | бNの64øø8 | thru |  |  |
| thru ${ }^{\text {A2A2A33G }}$ | 7－16－11 | ØNø64øø8 | A2A2J25G | $7-5-61$ $7-5-61$ | A2345－1 ${ }^{\text {A } 2345-1 \emptyset}$ |
| A2A2A34A | 7－16－5 | ØNø71774 | thru |  |  |
| A2A2A34B | 7－16－5 | ØN071774 | A2A2J26G | 7－5－61 | A2345－1ø |
| A2A2A34C | 7－16－11 | ØNø64øø8 | A2A2J27A | 7－5－61 | A2345－16 |
| thru |  |  | thru |  |  |
| A2A2A34F | 7－16－11 | ØN0640¢8 | A2A2J27G | 7－5－61 | A2345－19 |
| A2A2A34G | $7-16-7$ $7-16-17$ | ØNの64912 | A2A2J28A | 7－5－61 | A2345－10 |
| A2A2A35B | 7－16－18 | 6N116349 | A2A2J28G | 7－5－61 | A2345－10 |
| A2A2A35E | 7－16－15 | ¢N668921 | A2A2J29A | 7－5－61 | A2345－10 |
| A2A2A35F | 7－16－10 | ØNの71762 | thru |  |  |
| A2A2A35G | 7－16－1ø | ØNø71762 | A2A2J29G | 7－5－61 | A2345－19 |
| A2A2A4A | 7－16－2 | のNø68б31 | A2A2J3A | 7－5－61 | A2345－1ø |
| thru |  |  | thru |  |  |
| A2A2A4G | $7-16-2$ $7-16-2$ | 0 N 068031 | A2A2J3G | 7－5－61 | A2345－1б |
| thru | 7－16－2 | のNø68ø31 | A2A2J3＠A | 7－5－61 | A2345－1б |
| A2A2A5G | 7－16－2 | ¢Nの68ø31 | A2A2J3øG | 7－5－61 | A2345－10 |
| A2A2A6A | 7－16－2 | ¢Nの68ø31 | A2A2J31A | 7－5－61 | A2345－10 |
| thru ${ }^{\text {a }}$ |  |  | thru |  |  |
| A2A2A6G | 7－16－2 | ØN068¢31 | A2A2J31G | 7－5－61 | A2345－10 |
| A2A2A7A | 7－16－2 | 9Nø68ø31 | A2A2J32A | 7－5－61 | A2345－10 |
| A2A2A7E | 7－16－2 | ØN068ø31 | A2A2J32G | 7－5－61 | A2345－10 |
| A2A2A7F | 7－16－3 | ¢Nの64の日 9 | A2A2J33A | 7－5－61 | A2345－1ø |
| A2A2A7G | 7－16－3 | 9Nの64øб 9 | thru |  |  |
| A2A2A8A | 7－16－4 | ¢Nの64б26 | A2A2J33G | 7－5－61 | A2345－16 |
| A2A2A8B | 7－16－5 | ¢Nø71774 | A2A2J34A | 7－5－61 | A2345－1ø |
| A2A2A8C | 7－16－6 | 9Nø64011 | thru |  |  |
| A2A2A8D | 7－16－5 | ＠Nø71774 | A2A2J34G | 7－5－61 | A2345－19 |
| A2A2A8E | 7－16－6 | QN064011 | A2A2J35A | 7－5－61 | A2345－10 |
| A2A2A8F | $7-16-5$ $7-16-4$ | 9N071774 | thru ${ }^{\text {a }}$ 5 | 7－5－61 |  |
| thru | 7－16－4 | 0N64826 | A2A2J4A | 7－5－61 | A2345－16 10 |
| A2A2A9G | 7－16－4 | ØNø64ø26 | thru |  |  |
| A2A2C1 | 7－5－34 | 5C11A | A2A2J4G | 7－5－61 | A2345－10 |
| thru |  |  | A2A2J5A | 7－5－61 | A2345－1ø |
| A2A2C42 | 7－5－34 | 5C11A | thru |  |  |
| A2A2J1A | 7－5－61 | A2345－10 | A2A2J5G | 7－5－61 | A2345－10 |
| A2A2J1G | 7－5－61 | A2345－10 | thru | 7－5－61 |  |
| A2A2J1øA | 7－5－61 | A2345－1ø | A2A2J6G | 7－5－61 | A2345－10 |
| thru |  |  | A2A2J7A | 7－5－61 | A2345－1ø |
| A2A2J1㑑 | 7－5－61 | A2345－1 $\emptyset$ | thru |  |  |
| A2A2J11A | 7－5－61 | A2345－1ø | A2A2J7G | 7－5－61 | A2345－10 |
| thru 11 G |  |  | A2A2J8A | 7－5－61 | A2345－10 |
| A2A2J11G | $7-5-61$ $7-5-61$ | A2345－1の | thru | 7－5－61 |  |
| thru | －5－61 | A2345－10 | A2A2J9A | 7－5－61 | A2345－10 |
| A2A2J12G | 7－5－61 | A2345－10 | thru |  |  |
| A2A2J13A | 7－5－61 | A2345－10 | A2A2J9G | 7－5－61 | A2345－1ø |
| thru |  |  | A2A2P1 | 7－5－35 | 3614676 |
| A2A2J13G | 7－5－61 | A2345－1ø | A2A2P2 | 7－5－35 | 3614676 |
| A2A2J14A | 7－5－61 | A2345－1ø | A2A2S1 | 7－5－48 | $8869-\mathrm{K4}$ |
| thru A2A2J14G | 7－5－61 | A2345－1ø | A2A2TB1 | $7-5-43$ $7-5-44$ | 3617351 No Number |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: |
| A2A3 | 7－5－10 | ON116810 |
| A2A3R1 | 7－8－18 | 1Nø56S1ø5UA |
| A2A3S 1 | 7－8－11 | MBS－5－1836A9 |
| thru |  |  |
| A2A3S8 | 7－8－11 | MBS－5－1836A9 |
| A2A3S9 | 7－8－19 | 13AT403－T2 |
| thru |  |  |
| A2A3S13 | 7－8－19 | 13AT4ø3－T2 |
| A2A3S14 | 7－8－2ø | 13AT401－T2 |
| A2A3XDS1B | 7－8 | ¢N123195－24 |
| thru | 7－8 | ＠N123195－24 |
| A2A3XDS $1 \emptyset \mathrm{~B}$ | 7－8 | ¢N123195－24 |
| thru |  |  |
| A2A3XDS $1 \emptyset E$ | 7－8 | $\emptyset \mathrm{N} 123195-24$ |
| A2A3XDS11B | 7－8 | ØN123195－24 |
| A2A3XDS12B | 7－8 | ¢N123195－24 |
| A2A3XDS 12 C | 7－8 | ¢N123195－24 |
| A2A3XDS12F | 7－8 | $\emptyset \mathrm{N} 123195-24$ |
| ${ }_{\text {thru }}$ A2A3XDS 121 | 7－8 | ØN123195－24 |
| A2A3XDS2C | 7－8 | ¢N123195－24 |
| thru |  |  |
| A2A3XDS2F | 7－8 | ØN123195－24 |
| A2A3XDS2H | 7－8 | ØN123195－24 |
| A2A3XDS2I | 7－8 | ØN123195－24 |
| A2A3XDS3B | 7－8 | ØN123195－24 |
| A2A3XDS3C | 7－8 | ØN123195－24 |
| A2A3XDS3E | 7－8 | $\emptyset \mathrm{N} 123195-24$ |
| A2A3XDS3G | 7－8 | ØN123195－24 |
| A2A3XDS3H | 7－8 | ¢N123195－24 |
| A2A3XDS4C | 7－8 | ¢N123195－24 |
| thru |  |  |
| A2A3XDS4F | 7－8 | ¢N123195－24 |
| A2A3XDS4H | 7－8 | ØN123195－24 |
| A2A3XDS4I | 7－8 | ØN123195－24 |
| A2A3XDS5B | 7－8 | $\emptyset \mathrm{N} 123195-24$ |
| A2A3XDS5C | 7－8 | ØN123195－24 |
| A2A3XDS5E | 7－8 | ¢N123195－24 |
| A2A3XDS5G | 7－8 | ØN123195－24 |
| A2A3XDS5H | 7－8 | ¢N123195－24 |
| A2A3XDS5I | 7－8 | ØN123195－24 |
| A2A3XDS6B | 7－8 | ¢N123195－24 |
| thru |  |  |
| A2A3XDS6D | 7－8 | ØN123195－24 |
| A2A3XDS6F | 7－8 | ØN123195－24 |
| A2A3XDS6G | 7－8 | ØN123195－24 |
| A2A3XDS7B | 7－8 | ØN123195－24 |
| thru |  |  |
| A2A3XDS7D | 7－8 | ØN123195－24 |
| A2A3XDS7\％ | 7－8 | ¢N123195－24 |
| A2A3XDS7G | 7－8 | ØN123195－24 |
| A2A3XDS7I | 7－8 | ØN123195－24 |
| A2A3XDS8C | 7－8 | ON123195－24 |
| thru |  |  |
| A2A3XDS8E | 7－8 | ØN123195－24 |
| A2A3XDS8H | 7－8 | ØN123195－24 |
| A2A3XDS8I | 7－8 | ØN123195－24 |
| A2A3XDS9A | 7－8 | ØN123195－24 |
|  |  | 6N123195－24 |
| A2CR1 | 7－5－13 | 1N1186 |
| A2CR2 | 7－5－13 | 1N1186 |
| A2CR3 | 7－5－14 | 1N28ø4RB |
| A2CR4 | 7－5－13 | 1N1186 |
| A2CR5 | 7－5－13 | 1 N 1186 |
| A2CR6 | 7－5－14 | 1 N 28 ¢4RB |
| A2XCR3 | 7－5－15 | 8ø38－1G13 |
| A2XCR6 | 7－5－15 | 8938－1G13 |
| A3 | 7－1－13 | ON116892－1 |
| A3A1 | 7－6 | ¢N668178 |
| A3A2 | 7－6 | ØNの68165－2 |
| A3A2A1 | 7－6 | ¢Nø68166 |
| A3A2A1A | 7－17－1 | $\emptyset \mathrm{N} 171777$ |
| thru ${ }^{\text {A }}$ A 1 A G | 7－17－1 | ØN171777 |
| A3A2A1J1A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J1G | 7－6－47 | A2345－1ø |
| A3A2A1J1øA | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J10G | 7－6－47 | A2345－10 |
| A3A2A1J11A thru | 7－6－47 | A2345－10 |
| A3A2A1J11G | 7－6－47 | A2345－10 |
| A3A2A1J12A | 7－6－47 | A2345－10 |
| thru ${ }^{\text {A3A2A1J12G }}$ |  |  |
| A3A2A1J12G A3A2A1J13A | $7-6-47$ $7-6-47$ | $\begin{aligned} & \text { A2345-1ø } \\ & \text { A2345-1 } \end{aligned}$ |
| thru | －6－17 |  |
| A3A2A1J13G | 7－6－47 | A2345－10 |


| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER |
| :---: | :---: | :---: |
| A3A2A1J14A | 7－6－47 | A2345－1 $\varnothing$ |
| thru |  |  |
| A3A2A1J14G | 7－6－47 | A2345－10 |
| A3A2A1J15A | 7－6－47 | A2345－10 |
| thru ${ }_{\text {A3A2A1J15G }}$ | 7－6－47 | A2345－1б |
| A3A2A1J16A | 7－6－47 | A2345－1ø |
| thru |  |  |
| A3A2A1J16G | 7－6－47 | A2345－10 |
| A3A2A1J17A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J17G | 7－6－47 | A2345－1б |
| A3A2A1J18A | 7－6－47 | A2345－1ø |
| thru ${ }^{\text {A3A2A1J18G }}$ | 7－6－47 | A2345－10 |
| A3A2A1J19A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J19G | 7－6－47 | A2345－10 |
| A3A2A1J2A | 7－6－47 | A2345－1 $\emptyset$ |
| thru |  |  |
| A3A2A1J2G | 7－6－47 | A2345－1 $\emptyset$ |
| A3A2A1J2ØA | 7－6－47 | A2345－1 $\varnothing$ |
| thru ${ }^{\text {A }}$ A2A1J2øG | 7－6－47 | A2345－1 $\emptyset$ |
| A3A2A1J21A | 7－6－47 | A2345－1ø |
| thru |  |  |
| A3A2A1J21G | 7－6－47 | A2345－10 |
| A3A2A1J22A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J22G | 7－6－47 | A2345－1才 |
| A3A2A1J3A | 7－6－47 | A2345－10 |
| thru ${ }^{\text {A3A2A1J3G }}$ | 7－6－47 | A2345－10 |
| A3A2A1J4A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J4G | 7－6－47 | A2345－1の |
| A3A2A1J5A | 7－6－47 | A2345－1の |
| thru |  |  |
| A3A2A1J5G | 7－6－47 | A2345－1ø |
| A3A2A1J6A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J6G | 7－6－47 | A2345－10 |
| A3A2A1J7A | 7－6－47 | A2345－1ø |
| thru |  |  |
| A3A2A1J7G | 7－6－47 | A2345－10 |
| A3A2A1J8A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J8G | 7－6－47 | A2345－10 |
| A3A2A1J9A | 7－6－47 | A2345－10 |
| thru |  |  |
| A3A2A1J9G | 7－6－47 | A2345－10 |
| A3A2A10C | 7－17－8 | のN＠64ø22 |
| A3A2A1øD | 7－17－7 | ¢Nの68¢33 |
| A3A2A10E | 7－17－7 | ¢Nの68933 |
| A3A2A10F | 7－17－7 | ¢Nの68933 |
| A3A2A11C | 7－17－8 | のNø64ø22 |
| thru |  |  |
| A3A2A11F | 7－17－8 | ØNø64ø22 |
| A3A2A12A | 7－17－9 | ØNの689б2 |
| A3A2A12C | 7－17－7 | ØNの68933 |
| A3A2A12D | 7－17－7 | ØNの68933 |
| A3A2A12E | 7－17－7 | ØNの68ø33 |
| A3A2A12F | 7－17－8 | ØN064ø22 |
| A3A2A13A | 7－17－19 | 9N968996 |
| A3A2A13B | 7－17－11 | ＠N968＠23 |
| A3A2A13C | 7－17－8 | ØNø64ø22 |
| thru | 7－17－8 | ¢Nø64Ø22 |
| A3A2A14A | 7－17－12 | ¢Nø68øの7 |
| A3A2A14B | 7－17－13 | ØNø64ø23 |
| A3A2A14C | 7－17－8 | ¢N964ø22 |
| A3A2A14D | 7－17－7 | ¢N068933 |
| A3A2A14E | 7－17－7 | ¢N068933 |
| A3A2A14F | 7－17－7 | ¢Nの68¢33 |
| A3A2A14G | 7－17－13 | ØNの64＠23 |
| A3A2A15A | $7-17-14$ $7-17-13$ |  |
| A3A2A15B A3A2A15C | $7-17-13$ $7-17-8$ | ON＠64ø23 ØNø64ø22 |
| thru |  |  |
| A3A2A15F | 7－17－8 | ØNø64ø22 |
| A3A2A15G | 7－17－13 | ¢N964Ø23 |
| A3A2A16A | 7－17－6 | ØN064012 |
| A3A2A16B | 7－17－15 | ØNØ64Ø19 |
| A3A2A16C | 7－17－7 | 9Nø68933 |
| A3A2A16D | 7－17－7 | ¢Nの68¢33 |
| A3A2A16E | 7－17－7 | ¢Nø68¢33 |
| A3A2A16F | 7－17－8 | ¢Nø64ø22 |
| A3A2A16G | 7－17－6 | ØN064012 |
| A3A2A17A | 7－17－6 | ØN064012 |
| A3A2A17B | 7－17－15 | ØNØ64ø19 |
| A3A2A17C | 7－17－8 | ØN064ø22 |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | FIG．AND index NO． | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3A2A17D | 7－17－8 | ØNの64ø22 | A3A2A7G | 7－17－2 | ¢Nø68øg1 |
| A3A2A17E | 7－17－8 | ¢N¢64＠22 | A3A2A8A | 7－17－2 | 9N968091 |
| A3A2A17F | 7－17－15 | ¢ $N$ ¢64＠19 | A3A2A8C | 7－17－3 | ¢N071761 |
| A3A2A17G | 7－17－6 | 9N064012 | A3A2A8D | 7－17－6 | 9N064012 |
| A3A2A18A | 7－17－6 | ¢N064＠12 | A3A2A8F | 7－17－2 | 9Nの689］1 |
| A3A2A18B | 7－17－15 |  | A3A2A9D | $7-17-6$ $7-17-8$ | ¢N964＠12 |
| ${ }_{\text {A }}$ | 7－17－15 | ØN¢64¢19 | A3A2CR1 | 7－6－31 | 1 N 2804 RB |
| A3A2A18G | 7－17－6 | ¢N964012 | A3A2CR2 | 7－6－26 | 1N1186 |
| A3A2A19A | 7－17－16 | ¢ $n$ 668øø3 | A3A2CR3 | 7－6－26 | 1N1186 |
| A3A2A19B | 7－17－15 | ¢N064019 | A3A2C1 | 7－6－24 | 5C11A9 |
| A3A2A19C | 7－17－15 | ON064019 | thru |  |  |
| A3A2A19D | 7－17－17 | ¢ N¢ 64018 | A3A2C42 | 7－6－24 | 5C11A9 |
| A3A2A19E | 7－17－15 | ØNの64019 | A3A2P1 | 7－6－33 | $361468 \emptyset$ |
| A3A2A19F | 7－17－15 | ¢N964＠19 | A3A2P2 | 7－6－33 | 3614689 |
| A3A2A2 | 7－6－23 | 9N068148 | A3A2Q1 | 7－6－39 | SP4166 |
| A3A2A2A | 7－17－2 | ¢N068¢01 | ${ }_{\text {A3A2Q2 }}$ | 7－6－29 | ${ }_{8938-1613}$ |
| A3A2A2B | 7－17－2 $7-17-3$ | ¢N¢680¢1 | ${ }_{\text {A3A2 }}{ }^{\text {a }}$（ ${ }^{\text {a }}$ | 7－6－32 $7-6-1$ | 8938－1G13 ¢N¢ 6829 |
| $\mathrm{A}^{\text {A }} 2 \mathrm{~A} 22 \mathrm{C} 1$ | 7－1ø－6 | CL25BH221UP3 | A3A21 | 7－6－1 | ¢ 0 ¢68229 |
| thru |  |  | A3A22 | 7－6－1 | ¢N068229 |
| A3A2A2C4 | 7－10－6 | CL258H221UP3 | A3A23 | 7－6－1 | ØNの68229 |
| A3A2A2E | 7－17－4 | ØN0689¢88 | ${ }_{\text {A3A4 }}{ }^{\text {A3A }}$ | $7-6-10$ $7-9-3$ |  |
| A3A2A2 ${ }^{\text {G }}$ | 7－17－2 |  | A3A4J2ø1 | 7－9－1 | DDM－5øS |
| A3A2A2R1 | 7－10－1 | RE6519Rg | thru |  |  |
| A3A2A2R2 |  | RE651＠Rø | A3A4J2ø3 | 7－9－1 | DDM－5¢S |
| A3A2A2R4 | 7－1市－4 | RC42GF15dJ | A3A4J211 | 7－9－1 | DDM－5øS |
| A3A2A2R17 | 7－10－4 | RC42GF15øJ | A3A4J213 | 7－9－1 | DDM－5øS |
| A3A2A2R18 | 7－10－2 | RE6515Rø | A3A4J221 | 7－9－1 | DDM－5øS |
| thru ${ }^{\text {A }}$ 2A2R27 ${ }^{\text {a }}$ | 7－1ø－2 | RE6515Rø | ${ }_{\text {A3A44J223 }}$ | 7－9－1 | DDM－5øS |
| A3A2A2R28 | 7－10－3 | RE6542R2 | A3A4J231 | 7－9－1 | DDM－5¢S |
| A3A2A2R29 | 7－1の－3 | RE6542R2 | thru |  |  |
| A3A2A2R30 | 7－1ø－2 | RE6515Rø | A3A4J233 | 7－9－1 | DDM－59S |
| thru ${ }^{\text {A }}$ 2A2R32 | 7－10－2 | RE6515Rø | ${ }_{\text {A }}$ | 7－9－8 | 224S－1－156（M） |
| A3A2A2R37 | 7－10－1 | RE651＠Rø | A3A4R23 | 7－9－8 | 224S－1－150（M） |
| A3A2A2R38 | 7－1ब－1 | RE6519Rø | A3A4R24 | 7－9－7 | 224S－1－192（M） |
| A3A2A2R39 | 7－1ø－5 | RC32GF6R8J | A3A4S2 | 7－9－9 | 8869－K4 |
| thru ${ }^{\text {A }}$（2A2R42 | 7－10－5 | RC32GF6R8J | ${ }_{\text {A4 }}{ }^{\text {4 }}$ | 7－1－14 | ¢N1168¢2－2 |
| A3A2A2øA | 7－17－16 | ¢Nø68¢ø3 | A4A2 | 7－6 | ¢N668165－2 |
| A3A2A29B | 7－17－15 | ¢ N064¢19 | A4A2A1A | 7－17－1 | ¢N¢71777 |
| A3A2A20C | 7－17－17 | ¢N064018 | thru ${ }^{\text {a }}$ |  |  |
| A3A2A29D | $7-17-17$ $7-17-17$ |  | A4A2AA1G1A | $7-17-1$ $7-6-47$ | ¢N®71777 A234－10 |
| A3A2A20F | 7－17－15 | ¢N064619 | thru |  |  |
| A3A2A29G | 7－17－16 | ¢N¢68¢ø3 | A4A2A1J1G | 7－6－47 | A2345－16 |
| A3A2A21A | 7－17－7 | ¢N068633 | A4A2A1J1øA | 7－6－47 | A2345－1ø |
| A3A2A21B | $7-17-15$ $7-17-17$ | ¢ ${ }_{\text {¢ }}$ ¢ 6 ¢ $64 ¢ 1918$ | ${ }_{\text {A4 }}^{\text {thr }}$ 2A1J10G | 7－6－47 | A2345－1ø |
| A3A2A21D | 7－17－17 | ¢ 0 664¢18 | A4A2A1J11A | 7－6－47 | A2345－10 |
| A3A2A21E | 7－17－17 | ¢N064618 | thru |  |  |
| A3A2A21F | 7－17－15 | ¢N¢64¢19 ¢ $¢ 68633$ | A4A2A1J11G | 7－6－47 $7-6-47$ | A2345－1ø A234－10 |
| A3A2A21G | $7-17-7$ $7-17-7$ |  | A4A2A1J12A | 7－6－47 | A2345－1ø |
| A3A2A22B | 7－17－18 | ¢N¢64Ø21 | A4A2A1J12G | 7－6－47 | A2345－10 |
| A3A2A22C | 7－17－18 | ¢ 9 ¢64¢21 | A4A2A1J13A | 7－6－47 | A2345－10 |
| A3A2A22D | $7-17-17$ $7-17-18$ |  | ${ }_{\text {thru }}{ }^{\text {a }}$ A1J13G | 7－6－47 | A2345－10 |
| A3A2A22F | 7－17－18 | 6N064¢21 | A4A2A1J14A | 7－6－47 | A2345－1ø |
| A3A2A22G | 7－17－7 | 9N068933 | thru |  |  |
| A3A2A3B A3A2A3C | 7－17－2 | －${ }^{\text {N® }}$ N 71761 | thru | 7－6－47 |  |
| A3A2A2E | 7－17－4 | ¢Nб68бø8 | A4A2A1J15G | 7－6－47 | A2345－10 |
| A3A2A3F | 7－17－2 |  | A4A2A1J16A | 7－6－47 | A2345－1ø |
| A3A2A3G | 7－17－2 | ¢N068001 | thru ${ }_{\text {A }}$ | 7－6－47 | A2345－1б |
| A3A2A4B | 7－17－2 | ¢Nø68¢ø1 | A4A2A1J17A | 7－6－47 | A2345－10 |
| A3A2A4C | 7－17－3 | ¢ $N$ ¢71761 | thru |  |  |
| A3A2A4E | 7－17－4 | ¢N668968 | A4A2A1J17G | 7－6－47 | A2345－16 |
| ${ }_{\text {A3A2A44G }}$ | 7－17－2 | ¢N068061 | A4A2A1J18A | 7－6－47 | A2345－10 |
| A3A2A5A | 7－17－2 | 9 9668601 | A4A2A1J18G | 7－6－47 | A2345－10 |
| A3A2A5B | 7－17－2 | ON068¢01 | A4A2A1J19A | 7－6－47 | A2345－1ø |
| A3A2A5C | 7－17－3 | 6N071761 | thru ${ }_{\text {A }}$ |  |  |
| A3A2A5F | 7－17－2 | $\bigcirc$ N¢68¢ø1 | A4A2A152A | 7－6－47 | ${ }_{\text {A2345－19 }}$ |
| A3A2A5G | 7－17－2 | ¢ $N 068901$ | thru |  |  |
| A3A2A6A | 7－17－2 | ¢ N068¢б1 | A4A2A1J2G | 7－6－47 | A2345－1ø |
| A3A2A6B A3A2A6C | $7-17-2$ $7-17-3$ |  | A4A2A1J2øA | 7－6－47 | A2345－1ø |
| A3A2A6E | 7－17－4 | ¢N®68¢ø8 | thri 2 A1J2øG | 7－6－47 | A2345－1ø |
| A3A2A6F | 7－17－2 | ¢N068901 | A4A2A1J21A | －47 | A2345－1ø |
| A3A2A6G A3A2A7A | $7-17-2$ $7-17-2$ | ¢N668061 | ${ }_{\text {A4A }}$ A2A1J21G | 7－6－47 | A2345－10 |
| A3A2A7B | 7－17－2 | ¢N068961 | A4A2A1J22A | 7－6－47 | A2345－10 |
| A3A2A7\％ A3A2A7F | 7－17－3 $7-17-2$ | ¢N671761 $\emptyset \mathrm{N} ¢ 68 \emptyset \emptyset 1$ | ${ }_{\text {A4A }}^{\text {thru }}$ A1J22G | 7－6－47 | A2345－1ø |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART NUMBER | REFERENCE DESIGNATION | FIG．AND INDEX NO． | $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {A4A2A1J3A }}$ | 7－6－47 | A2345－10 | A4A2A2R28 | 7－1ø－3 $7-1 \emptyset-3$ | $\begin{aligned} & \text { RE6542R2 } \\ & \text { RE6542R2 } \end{aligned}$ |
| A4A2A1J4A | 7－6－47 | A2345－10 | A4A2A2R $3 \emptyset$ | 7－1¢－2 | RE6515Rø |
| thru ${ }_{\text {A4 }}$ | 7－6－47 | A2345－1ø | ${ }_{\text {thru }}{ }^{\text {a }}$（2AA2R32 | 7－1ø－2 | RE6515Rø |
| A4A2A1J5A | 7－6－47 | A2345－10 | A4A2A2R37 | 7－10－1 | RE6519Rの |
| thru |  |  | A4A2A22R38 | 7－1ه－1 | RE651＠Rø |
| A4A2A1J5G | 7－6－47 $7-6-47$ | A2345－1ø | A4A2A2R39 | 7－10－5 | RC32GF6R8J |
| A4A2A1J6A | 7－6－47 |  | thru ${ }^{\text {a }}$（2A2R42 |  |  |
| ${ }_{\text {A4ALA }}$ | 7－6－47 | A2345－1ø | A4A2A2¢A | 7－17－16 | ¢Nø68¢ø3 |
| A4A2A1J7A | 7－6－47 | A2345－10 | A4A2A20B | 7－17－15 | ØNø64¢19 |
| thru |  |  | A4A2A20C | 7－17－17 | ØN064＠18 |
| A4A2A1J7G | 7－6－47 | A2345－10 | A4A2A20D | 7－17－17 | 0N064018 |
| A4A2A1J8A | 7－6－47 | A2345－10 | A4A2A2＠E | 7－17－17 | ON064018 |
| thru |  | A2345－16 | A4A2A20F | 7－17－15 | ¢N964019 |
| A4A2A1J8G | 7－6－47 | A2345－1ø | A4A2A20G | 7－17－16 | ¢Nの68¢0］ |
| A4A2A1J9A | 7－6－47 | A2345－10 | A4A2A21A | 7－17－7 | ¢Nの68933 |
| thru ${ }_{\text {A42A1J9G }}$ | 7－6－47 | A2345－1б | A4A2A21B | 7－17－15 |  |
| A4A2A1øC | 7－17－8 | ¢N¢64022 | A4A2A21D | 7－17－17 | ØNø64ø18 |
| A4A2A1øD | 7－17－7 | 9n¢68ø33 | A4A2A21E | 7－17－17 | ¢ 0664018 |
| A4A2A10E | 7－17－7 | 9n968ø33 | A4A2A21F | 7－17－15 | Øn¢64Ø19 |
| A4A2A10F | 7－17－7 | 9Nø68¢93 | A4A2A21G | 7－17－7 | 0n968033 |
| A4A2A11C | 7－17－8 | ¢Nø64ø12 | A4A2A22A | 7－17－7 | ¢N968933 |
| thru |  |  | A4A2A22B | 7－17－18 | 0 0 ¢64621 |
| A4A2A11F | 7－17－8 | ¢N664ø22 | A4A2A22C | 7－17－18 | ¢N¢64б21 |
| A4A2A12A | 7－17－9 | ¢N068＠＠ | A4A2A22D | 7－17－17 | ¢N064＠18 |
| A4A2A12C | 7－17－7 | ¢ N068933 | A4A2A22E | 7－17－18 | 9 ${ }^{\text {¢ }}$ 64621 |
| A4A2A12D | 7－17－7 | ¢N668¢33 | A4A2A22F | 7－17－18 | QN064021 |
| A4A2A12E | 7－17－7 | ¢N068¢33 | A4A2A22G | 7－17－7 | 9N068033 |
| A4A2A12F | 7－17－8 $7-17-1 \varnothing$ | ¢N664ø62 | A4A2A3A ${ }^{\text {A }}$ | 7－17－2 | ¢N068¢01 |
| A4A2A13B | 7－17－11 | ¢N668ø23 | A4A2A3C | 7－17－3 | ¢N071761 |
| A4A2A13C | 7－17－8 | ¢Nø64ø22 | A4A2A3E | 7－17－4 | ¢Nø68¢ø8 |
| thru |  |  | A4A2A3F | 7－15－2 | ¢ 0668901 |
| －A4A2A13F | 7－17－8 | ¢N064ø22 | A4A2A3G | 7－17－2 | ØNの68¢01 |
| A4A2A14A | 7－17－12 | ¢N068¢¢7 | A4A2A4A | 7－17－2 | 9 966801 |
| A4A2A14B | 7－17－13 | ¢ $N 064023$ | A4A2A4B | 7－17－2 | ¢Nの680¢1 |
| A4A2A14C | 7－17－8 | ¢N664¢62 | A4A2A4C | 7－17－3 | ¢ $N$ ¢71761 |
| A4A2A14D | 7－17－7 | 9Nの68ø33 | A4A2A4E | 7－17－4 | ØN068608 |
| A4A2A14E | 7－17－7 | 9， 068933 | A4A2A4F | 7－17－2 | ØNの68901 |
| A4A2A14F | 7－17－7 | ¢N068933 | A4A2A4G | 7－17－2 | ØNの68001 |
| A4A2A14G | $7-17-13$ $7-17-14$ |  | A4A2A5A | 7－17－2 | ¢Nø68¢б1 |
| A4A2A15B | 7－17－13 | ¢N¢64ø23 | A4A2A5C | 7－17－3 | ¢Nø71761 |
| A4A2A15C | 7－17－8 | ¢N¢64¢22 | A4A2A5E | 7－17－4 | ¢N®68¢¢8 |
| thru |  |  | A4A2A55F | 7－17－2 | 0N068961 |
| A4A2A15F | 7－17－8 | 6N064б22 | A4A2A5G | 7－17－2 | 6N068061 |
| A4A2A15G | $7-17-13$ $7-17-6$ | ¢ 0 N06464012 | A4A2A6A ${ }^{\text {A4A2A }}$ | 7－17－2 | ¢N0680¢1 |
| A4A2A16B | 7－17－15 | ¢N064019 | A4A2A6C | 7－17－3 | ¢ ¢ ¢ 71761 |
| A4A2A16C | 7－17－7 | ¢N¢68ø33 | A4A2A6E | 7－17－4 | ¢N¢68øø8 |
| A4A2A16D | 7－17－7 | ¢N¢68ø33 | A4A2A6F | 7－17－2 | ¢ 0668061 |
| A4A2A16E | 7－17－7 | 0n968933 | A4A2AGGG | 7－17－2 | ¢ 9 ¢68961 |
| A4A2A16F | 7－17－8 | ¢N064ø22 | A4A2A7A | 7－17－2 | ¢N0680¢1 |
| A4A2A16G | 7－17－6 | ¢N064012 | A4A2A7B | 7－17－2 | ¢ 9668961 |
| A4A2A17A | 7－17－6 | ON064012 | A4A2A7C | 7－17－3 | ØNØ71761 |
| A4A2A17B | $7-17-15$ $7-17-8$ | ¢N064919 | A4A2A7F | 7－17－2 | ¢Nの68961 |
| A4A2A17D | 7－17－6 | 9N064ด22 | A4A2A8A | 7－17－2 | ¢ ${ }^{6} 68891$ |
| A4A2A17E | 7－17－8 | Ong64め22 | A4A2A8C | 7－17－3 | ¢Nの71761 |
| A4A2A17F | 7－17－15 | Ø N064019 | A4A2A8D | 7－17－6 | ¢N¢64Ø12 |
| A4A2A17G | 7－17－6 | ¢N064012 | A4A2A8F | 7－17－2 | ¢Nの68901 |
| A4A2A18A | 7－17－6 | ON064012 | A4A2A9D | 7－17－7 | ¢N¢68933 |
| A4A2A18B | 7－17－15 | ¢N064019 | A4A2A9E | 7－17－8 | ØNø64＠22 |
| thru ${ }^{\text {A }}$ 2A18F | 7－17－15 | ØN064б19 | A4A2CR1 | 7－6－31 |  |
| A4A2A18G | 7－17－6 | ¢N964ø12 | A4A2CR3 | 7－6－26 | 1 N 1186 |
| A4A2A19A | 7－17－16 | ¢N6689¢3 | A4A2C1 | 7－6－24 | 5C11A9 |
| A4A2A19B | 7－17－15 | ¢N664＠19 | thru ${ }_{\text {A4 }}$ |  |  |
| A4A2A19C | $7-17-15$ $7-17-17$ | ¢ 0 N664619 | ${ }_{\text {A4A2 }}{ }_{\text {A }}$ | 7－6－24 | ${ }_{3614680}{ }^{\text {C1 }}$ |
| A4A2A19E | 7－17－15 | ¢N064ø19 | A4A2P2 | 7－6－33 | 3614680 |
| A4A2A19F | 7－17－15 | ¢n¢64б19 | A4A2Q1 | 7－6－30 | SP4166 |
| A4A2A2 | 7－6－23 | ¢ 1068148 | A4A2Q2 | 7－6－29 | SP4167 |
| A4A2A2A | 7－17－2 | 9n968961 | A4A2XCR1 | 7－6－32 | $8938-1 \mathrm{G13}$ |
| A4A2A2B | 7－17－2 $7-17-3$ | ¢N068691 | A4A20 A4A21 | 7－6－1 | ¢N068229 |
| A4A2A2C1 | 7－10－6 | CL25BH221UP3 | A4A22 | 7－6－1 | ¢N068229 |
| thru ${ }^{\text {A4A }}$ 2 2 2 4 |  |  | A4A23 | 7－6－1 | ØNの68229 |
| A4A2A2C4 | 7－16－6 |  | A4A4 | 7－6－1ø $7-9-3$ | ¢nø68174 |
| A4A2A2F | 7－17－2 | ¢N068601 | A4A4J2ø1 | 7－9－1 | DDM－50S |
| A4A2A2G | 7－17－2 | ¢N0680¢1 | thru |  |  |
| A4A2A2R1 | 7－1ø－1 | RE651øRø | A4A4J2ø3 | 7－9－1 $7-9-1$ | $\begin{aligned} & \text { DDM- } 5 \emptyset \mathrm{~S} \\ & \text { DDM- } 5 \varnothing \mathrm{~S} \end{aligned}$ |
| A4A2A2R4 | 7－1ø－4 | RC42GF15才J | thru |  |  |
| thru ${ }_{\text {a }}$ |  |  | A4A4 ${ }^{\text {2 } 213}$ | 7－9－1 | DDM－50S |
| A4A2A2R17 | 7－10－4 | RC42GF15øJ | A4A4J221 | 7－9－1 | DDM－5øS |
| A4A2A2R18 | 7－10－2 | RE6515Rø | ${ }_{\text {A4A4 }}^{\text {thru }}$（223 | $7-9-1$ $7-9-1$ | DDM－59S |
| A4A2A2R27 | 7－10－2 | RE6515Rの | A4A4J231 | 7－9－1 | DDM－5¢S |

REFERENCE DESIGNATOR INDEX

| REFERENCE DESIGNATION | FIG．AND INDEX NO． | PART <br> NUMBER | REFERENCE DESIGNATION | FIG．AND INDEX NO． | $\begin{gathered} \text { PART } \\ \text { NUMBER } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| thru |  |  | A12A2XF5 | 7－2－16 | FHL18G2－1 |
| A4A4J233 | 7－9－1 | DDM－5øS | A12A2XF6 | 7－2－16 | FHL18G2－1 |
| A4A4R2ø | 7－9－8 | 224S－1－15¢M | A12A3 | 7－3 | $\bigcirc \mathrm{N} 968186-2$ |
| thru ${ }_{\text {A4A }}$ | 7－9－8 | 224S－1－159M | A12A3F1 | 7－3－16 | Fø3A25¢V19AS |
| A4A4R24 | 7－9－7 | 224S－1－162（M） | A12A3F3 | 7－3－17 | Fø3A259V1øAS |
| A4A4S2 | 7－9－9 | 8869－K4 | A12A3F4 | 7－3－16 | F63A250V8AS |
| A5 | 7－1－9 | ØN116816 | A12A3F5 | 7－3－17 | F03A259V19AS |
| A5A1 | 7－4 | ¢N068147 | A12A3F6 | 7－3－17 | Fø3A250V19AS |
| A5A1R1 | 7－4－1ø | RC32GF1gøJ | A12A3J1 | 7－3－26 | 3614679 |
| A5A1R2 | 7－4－11 | RC32GF681J | thru |  |  |
| A5A1R3 | 7－4－11 | RC32GF681J | A12A3J4 | 7－3－26 | 3614679 |
| A5A1R4 | 7－4－19 | RC32GF1ø日J | A12A3XF1 | 7－3－19 | HKU |
| A5A1R5 | 7－4－19 | RC32GF190J | A12A3XF2 | 7－3－18 | FHL18G2－1 |
| A5A1R6 | 7－4－11 | RC32GF681J | A12A3XF3 | 7－3－18 | FHL18G2－1 |
| A5A1R7 | 7－4－11 | RC32GF681J | A12A3XF4 | 7－3－19 $7-3-18$ | HKU ${ }_{\text {FHE }}$ |
| A5A1R8 | 7－4－19 | RC32GF106J | A12A3XF5 | 7－3－18 $7-3-18$ | FHL18G－1 |
| A5A1R9 | 7－4－19 | RC32GF1＠日J | ${ }_{\text {A12 }}{ }^{\text {A }} 3 \times \mathrm{XF} 6$ | 7－3－18 | FHL18G－1 |
| A5A1R1ø | 7－4－11 | RC32GF681J | ${ }_{\text {A12A4 }}{ }^{\text {A12AF1 }}$ | 7－3－16 | F¢3A25¢V8AS |
| ${ }_{\text {A5A2 }}{ }^{\text {A5A }}$ CR1 | 7－4 $7-4.5$ | ¢N116846 | A12A4F1 | 7－3－17 | Fø3A25¢V1øAS |
| A5A2K1 | 7－4－1 | FS3194 | A12A4F3 | －7－3－17 | F93A259V19AS |
| A5A 2 K 2 | 7－4－3 | RF－6ø－NC－115－6ø | A12A4F4 | 7－3－16 | F93A259V8AS |
| A5A2K3 | 7－4－6 | RY4XX2B3L32 | A12A4F5 | 7－3－17 | F93A259V19AS |
| A5A2XK1 | 7－4－4 | TS1ø3Pø3 | A12A4F6 | 7－3－17 | Fø3A250V1＠AS |
| A5C1 | 7－4－8 | CP99A1KC164K3 | A12A4J1 | 7－3－26 | 3614679 |
| A5C2 | 7－4－8 | CP¢9A1KC164K3 | thru |  |  |
| A5C3 | 7－4－15 | CZ24BKF1ø3 | A12A4J4 | 7－3－26 | 3614679 |
| thru |  |  | A12A4XF1 | 7－3－19 | HKU |
| ${ }^{\text {A5C11 }}$ | 7－4－15 | CZ24BKF103 | A12A4XF2 | 7－3－18 | FH618G－1 |
| ${ }_{\text {thru }}^{\text {A5C13 }}$ | 7－4－15 | CZ24BKF1ø3 | A12A4XF3 | 7－3－18 | ${ }_{\text {HKU }}{ }_{\text {H }}$ |
| A5C19 | 7－4－15 | CZ24BKF1ø3 | A12A4XF5． | 7－8－18 | FHL18G－1 |
| A5DS 1 | 7－4－25 | 1826 | A12A4XF6 | 7－8－18 | FHL18G－1 |
| thru |  |  | A12J2 | 7－2－19 | DPD59－34PIGF－32A115 |
| A5DS6 | $7-4-25$ $7-4-16$ | ${ }_{\text {SCREW }} 1826$ | ${ }_{\text {Al2 }}^{\text {Al2 }}$（1ø | 7－2－19 | DPD50－34PIGF－32A115 |
| A5LS1 | 7－2－1 | SC－628 | FL1 | 7－2－37 | $2 ¢ J \times 31$ |
| A5M1 | 7－4－27 | MS17325－1 | FL2 | 7－2－37 | 2 20JX31 |
| A5S1 | 7－4－28 | 13AT493－T2 | FL3 | 7－2－37 | 2øJX31－${ }^{\text {d }}$－${ }^{\text {dew }}$ |
| A5S2 | 7－4－29 | MS35659－21 | ${ }^{\text {J1 }}$ | 7－2－35 | MS3102A20－15PW |
| A5S A5S | 7－4－26 | 13AT4ø1－T2 |  | 7－1－16 $7-11-3 \emptyset$ | ¢N116826 |
| A5TB1 | 7－4－14 | $26 \mathrm{TB8}$ | thru |  |  |
| A5TB2 | 7－4－13 | 26 TB 12 | PS1CR24 | 7－11－36 | 1N1186 |
| A5XDS1 | 7－4－24 | 81－¢110－¢112－2ø3 | PS1C1 | 7－11－11 | CL26BH221UP3 |
| A5XDS2 | 7－4－23 | 81－ø41ø－ø111－2ø3 | thru |  |  |
| thru ${ }_{\text {A5 }}$ | 7－4－23 | 81－ø41ø－ø111－2ø3 | PS1C4 PS1F1 | 7－11－11 $7-11-4$ | $\begin{aligned} & \text { CL26BH221UP3 } \\ & \text { Fø2B25 } 91 \mathrm{AS} \end{aligned}$ |
| A5SDS6 | 7－4－24 | 81－ø41ø－ø112－2ø3 | thru |  |  |
| A6 | 7－1－17 | ¢N116843 | PS1F3 | 7－11－4 | F62B250V1AS |
| A6B1 | 7－12－3 | 654 DS | PS1F4 | 7－11－3 | Fø3B125V3AS |
| A6B2 | 7－12－3 | 654DS | thru |  |  |
| A6C1 | 7－12－4 | CH53BIMF165K | PS1F6 | $7-11-3$ $7-11-2$ | F63B125V3AS |
| ${ }_{\text {A6TB1 }}$ | 7－12－4 $7-12-2$ | CH53BIMF1ø5K | PS1F7 | 7－11－2 | F62B125V2AS |
| ${ }_{\text {A7 }}{ }^{\text {a }}$ | 7－1－17 | $\square_{6} \mathrm{~N} 116843$ | PS1F15 | 7－11－2 | F62B125V2AS |
| A7B1 | 7－12－3 | 654 DS | PS1F16 | 7－11－1 | F93B32V8AS |
| A7B2 | 7－12－3 | 654 DS | PS1F17 | 7－11－1 | Fø3B32V8AS |
| A7C1 | 7－12－4 |  | PS1F18 | 7－11－1 | Fø3B32V8AS |
| ${ }_{\text {A7C2 }}^{\text {A7TB1 }}$ | 7－12－4 |  | PS1J1 | 7－11－24 | MS3192A32－6PW |
| A12 | 7－2 | ¢пø68228－2 | PS1K1 | 7－11－18 | MS25271－A1 |
| A12A1 | 7－2 | ¢ N067ø59－2 | PS1K2 | 7－11－18 | MS25271－A1 |
| A12A1F1 | 7－2－13 | F63A25¢V8AS | PS1L1 | 7－11－15 | S3867 |
| A12A1F2 | 7－2－14 | Fø3A25＠V1øAS | PS1L2 | 7－11－36 | S3898 |
| A12A1F3 | 7－2－15 | F92A25¢V3AS | PS1R1 | 7－11－12 | RCø7GF104J |
| A12A1F4 | 7－2－13 | F93A259V8AS | thru |  |  |
| A12A1F5 | 7－2－14 | Fø3A25＠V1øAS | PS1R3 | 7－11－12 | RCø7GF1ø4J |
| A12A1F6 | 7－2－15 $7-2-24$ |  | ${ }_{\text {PS1 TB1 }}$ | 7－11－29 | $37 \mathrm{~TB}-11$ $37 \mathrm{~TB}-11$ |
|  | 7－2－24 | 3614875 | ${ }_{\text {PS1T1 }}$ | 7－11－20 | A17438 |
| A12A1J4 | 7－2－24 | 3614875 | PS1T2 | 7－11－38 | A17437 |
| A12A1XF1 | 7－2－17 | HKU | PS1T3 | 7－11－38 | A17437 |
| ${ }_{\text {A12A1 }}{ }^{\text {A12 }} 1 \times 2$ | $7-2-16$ $7-2-16$ | FHL18G2－1 | PS1T4 | 7－11－37 |  |
| A12A1XF4 | 7－2－17 | HKU | PS1W2 | 7－11－34 | ¢N06811の |
| A12A1XF5 | 7－2－16 | FHL18G2－1 | PS1W3 | 7－11－34 | ¢Nの6811の |
|  | 7－2－16 | FHL18G2－1 | PS1W4 | 7－11－21 |  |
| A12A2F1 | 7－2－13 | F93A259V8AS | PS1W6 | 7－11－31 | ¢ 0 ¢68112 |
| A12A2F2 | 7－2－14 | Fø3A25øV1øAS | PS1W7 | 7－11－31 | ¢ N 668112 |
| A12A2F3 | 7－2－15 | Fø2A25¢V3AS | PS1XF1 | 7－11－5 | HKU |
| A12A2F4 | 7－2－13 | F03A25ØV8AS | ${ }_{\text {PS } 1 \times F 2}$ | 7－11－5 | HKU |
| A12A2F5 | 7－2－14 | F93A259V1øAS | ${ }_{\text {PS } 1 \times \mathrm{F}}$ | $7-11-5$ $7-11-6$ |  |
| A12A2F6 | 7－2－15 $7-2-24$ | ${ }_{3614875}^{\text {Fg2A250 }}$（ ${ }^{\text {as }}$ | PS1XF4 | 7－11－6 | FHL18G2－1 |
| thru |  |  | PS1XF12 | 7－11－6 | FHL18G2－1 |
| A12A2J4 | 7－2－24 | 3614875 | PS1XF13 | 7－11－7 | FHL17G |
| A12A2XF1 | 7－2－17 | HKU | thru |  |  |
| A12A2XF2 | 7－2－16 | FHL18G2－1 | PS1XF18 | 7－11－7 | FHL17G |
| A12A2XF3 A12A $2 \times 4$ | 7－2－16 | $\underset{\mathrm{HKU}}{\text { FHL18G2－1 }}$ | P1 | $7-18-4$ $7-19-2$ | DPD450¢－52ø7 DPD45¢¢－52ø7 |

CP-818A/U

REFERENCE DESIGNATOR INDEX


| REFERENCE <br> DESIGNATION | FIG. AND <br> INDEX <br> NO. | PART <br> NUMBER |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

APPENDIX A


Figure A-1. CP-818A/U Computer, Block Diagram


Figure A-2. Master Clock Timing Diagram


Figure A-3. Z-Register Outputs

A. Z TO SELECTOR (INTERNAL DATA)

B. $Z$ LEFT I TO SELECTOR (TYPE $X_{2}$ SHIFT INSTRUCTION)

C. Z RIGHTITOSELECTOR (TYPE IX ${ }_{2}$ SHIFT INSTRUCTION)

21212|20|19|8|17|16|15 SELECTOR



E. CONSOLE DATA INPUT MODE $1\left(x_{23-22}=00_{2}\right)$ lBit in

F. CONSOLE DATA INPUT MODE $2\left(\mathrm{X}_{23-22}=0 \mathrm{O}_{2}\right) 2 \mathrm{BITS}$ IN


Figure A-4. Selector Inputs





Figure A-8. Bootstrap Prewired Assembly


Figure A-9. Simplified ACDistribution, Schematic Diagram


[^0]:    $*_{r}=$ return line

[^1]:    Enabled by Arithmetic Timing Chain
    (d) Don't-Care Condition

