

# UNIVAC® 1005

# EXTENDED SYSTEM

PROGRAMMERS REFERENCE MANUAL



# CHAPTER 1 1005 SYSTEM

			Page
I	INTRO	DUCTION	 1/1
II	PROC	ESSOR	1/2
	Α.	Program Logic	 1/2
		Operational Registers	1/2-3
		Transient Registers	1/3-4
	D.	Program Control	1/4-5
	E.	Core Memory	1/5-11
		1. Memory Allocation	1/9-10
		2. I/O Buffers	1/11
		3. Addressing	1/11

## CHAPTER 2 SAAL ASSEMBLY SYSTEM

I	INTRODUCTION	2/1
II	GENERAL DESCRIPTION	2/1-2
III	INSTRUCTION FORMAT	2/2 2/3 2/3 2/4-5
IV	PROGRAM ORGANIZATION   A. BEG Directive   B. CRD Directive   C. PRT Directive   D. PCH Directive   E. BF1 Directive   F. BF2 Directive   G. BF3 Directive   H. BF4 Directive   J. Literals   K. Comments Card   L. STA Directive	2/6 2/6-7 2/7 2/7-8 2/8 2/9 2/9 2/10 2/10-11 2/11 2/11-12 2/12-13
V	INSTRUCTION REPERTOIRE A. Instruction Repertoire - Central Processor Load Ascending	2/14-62

# V INSTRUCTION REPERTOIRE (continued)

в.

Load Descending	2/17-18
Load Print	2/19
Store Ascending	
Store Descending	2/22-23
Store Print	2/24
Shift Right	
Shift Left	
Clear	
Compare Alpha/Numeric	2/31-32
Compare Numeric	2/33-34
Increment Compare	
Jump Unconditional	
Jump Greater	
Jump Less	2/36
Jump Equal	
Jump Equal Alpha/Numeric	
Jump Unequal Alpha/Numeric	
Jump Positive	
Jump Negative	
Jump Zero	
Jump Return	
Jump Exit	
Add to Memory	
Add to Register	
Subtract from Memory	
Subtract from Register	
Multiply	
Divide	
Translate	
Store With Zero Suppress	
Load With Sign	
Load Numerics	
Store Edited	
Punch Test	2/62
Instruction Repertoire - Card System External Functions	2/62-80
Read	
Print-Space 1/Space 2	
Print - Skip 7	
Punch	
Read-Print-Space 1	
Read-Print-Space 2	
Read-Punch	
Read-Print-Space 1-Punch	
Skip 2	
Skip 4	2/71

# V INSTRUCTION REPERTOIRE (continued)

	Skip 7	_2/71
	Read Code Image	
	Punch Code Image	
	Read Auxiliary Code Image Stacker Select 1	
	Read Auxiliary Stacker Select 1	2/75
	Read Auxiliary Stacker Select 2	
	Read Auxiliary Stacker Select 3	
	Punch with Stacker Select	
	Read/Read Punch	
	Read/Read Punch with Stacker Select	_ 2/78
	Read/Read Punch Code Image	
	Halt	
	•	
с.		
	and Conditional Tests	
	1. Paper Tape External Functions	
	Read Paper Tape 1 Frame	
	Read Paper Tape 80 Frames	
	Read Paper Tape Through Sentinel	
	Punch Paper Tape Without Parity 1 Frame	
	Punch Paper Tape Without Parity to Sentinel	
	Punch Paper Tape With Parity 1 Frame	
	Punch Paper Tape With Parity to Sentinel	_ 2/84
	2. Paper Tape Conditional Tests	_ 2/85-86
	Jump Parity Error	_ 2/86
	Jump Channel 8	_ 2/86
D.	Instruction Repertoire - Magnetic Tape External	
2.	Functions and Conditional Tests_	2/87-96
	1. Magnetic Tape External Functions	
	Read Tape Servo 1 Normal Gain	
	Read Tape Servo 2 Normal Gain	
	Read Tape Servo 1 High Gain	
	Read Tape Servo 2 High Gain	
	Write Tape Servo 1	
	Write Tape Servo 2	
	Erase Before Write Servo 1	2/90
	Erase Before Write Servo 2	2/90
	Backspace Servo 1	
	Backspace Servo 2	
	Rewind Servo 1	
	Rewind Servo 2	2/92
	2. Magnetic Tape Conditional Tests	2/93-96
	Jump Parity Error	
	Jump End of Tape	2/94

# V INSTRUCTION REPERTOIRE (continued)

Example Parity Error Recovery on Read Tape Function
Example Parity Error Recovery on Write Tape Function 2/96
Instruction Repertoire - Advanced Programming 2/97-105 Jump Alternate Switch 3 2/97 Jump Arithmetic Overflow 2/98 Compare Character Alpha/Numeric 2/99 Store Character 2/100 Logical And 2/100 Logical Or
Instruction Repertoire - External Function Combi- nations 2/106-110
Instruction Repertoire - 1005 Data Line Terminal-3 External Functions and Conditional Tests 2/111-119
<ol> <li>DLT-3 External Functions</li></ol>

Page

# UNIVAC 1005 SOFTWARE

		Page
I	THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM	3/1-6
	A. SAAL 1 (Illustration 1) Trial Balance Sample Program P2-4	3/1-3
	B. SAAL 2 (Illustration 2) Trial Balance Sample Program P2-4	
	C. Trial Balance Sample Report (Illustration 3)	3/5-6
II	THE UNIVAC 1005 SINGLE ADDRESS REPORT GENERATO	DR 3/6-8
	A. SARGE 1 - Trial Balance Sample Program P2-4	3/7
	B. SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4	3/8
III	THE UNIVAC 1005 UTILITY ROUTINES	3/8-12
	A. CONDENSE	3/8-9
	B. MEMORY DUMP (Illustration 5)	3/10
	C. READ-PRINT-PUNCH	3/10
	D. NUMBER IT	3/10
	E. DUPLICATE	3/11-12
	F. CLEAR	3/12

IV ILLUSTRATIONS

1

 $\partial x = - \frac{1}{2} e^{2} \partial x _{0} + \partial y _{0} + \partial z _{0}$ 

A State of the second second

# UNIVAC 1005 SOFTWARE OPERATING PROCEDURES

			Page
I	AL	TERNATE SWITCHES OPERATING PROCEDURES	4/1
II	SOI	FTWARE OPERATING PROCEDURES	4/1-6
~	А.	SAAL 1 First pass of the assembly program	4/1-2
	в.	SAAL 2 Second pass of the assembly program	4/2-3
	c.	Condense Program	4/3-4
	D.	Memory Dump	4/4
	E.	Read Print Punch	4/4-5
	F.	Number It	4/5
	G.	Duplicate	4/5-6
	н.	Clear	4/6

# UNIVAC 1005 HARDWARE MACHINE TESTING and OPERATING PROCEDURES

Page

I.	MA	NUAL ALTERNATE SWITCHES	5 - l
	Α.	Mode of Operation	5 - 1
	в,	Automatic Form Overflow Mode	5 - 1
	C.	Trace Mode	5-2
	D.	Single Instructions Mode	5-2
		l. Reading PAK	5 - 3
II.	TES	ST SWITCH PANEL	5-4
	A.	Program Step Counter Switches	5-4
III.	DIS	PLAY MASKS	5-6
	А.	Display Mask 4	5-6
	в.	Display Mask 6	5-16
	C.	Display Mask 8	5-19
	D.	Display Mask 9	5-21

#### THE UNIVAC 1005 CARD PROCESSING SYSTEM

#### I. INTRODUCTION

The UNIVAC 1005 Card Processing system is a powerful, high performance system, which combines into a low-cost consolidated card processor features usually found only in more complex, higher priced systems. This small-scale data processing system has been designed around a single address, internally programmed processor, the UNIVAC 1005 Card Processor, and includes, as secondary units, a hardware integrated card reader, an optional, free-standing, high-speed card reader, and a free-standing card punch.

The standard card reader, which is located to the immediate right of the card processor, and which is an integral part of the hardware of the card processor, operates by means of photo-electric cells at speeds up to 600 cards per minute. The input hopper has a 1,000 card capacity, while the output stacker has a 1,500 card capacity.

The optional card reader, like the card punch, is cable connected to the central processor, and has an input hopper capacity of 1,000 cards, and an output stacker with a capacity of 1,000 cards. It features an increase in card reading speed to a maximum of 800 cards per minute.

The card processor, the central unit in the system, contains, in a single hardware unit, a high-speed printer, which prints a maximum of 132 print positions per line, and up to 600 lines of alphanumeric data per minute, the core memory, and all logic and control circuitry for the entire system. The standard configuration also includes the card reader.

The card punch is capable of punching up to 250 cards per minute, and like the free-standing card reader is cable connected to the card processor. This feature permits maximum flexibility in satisfying individual installation requirements as well as enabling maximum consideration to be given to operational preferences.

By consolidating all these components into a single, well-designed unit, the UNIVAC 1005 Card Processing System minimizes installation operational problems and maximizes supervisory and operator efficiency.

Additional detailed information on the various components available with the UNIVAC 1005 Card Processor is contained in the General Description Manual for the 1005 Card Processor.

The following section discusses the logic and control circuitries contained in the processor itself, while subsequent chapters of this manual are concerned with detailed software considerations.

#### II. PROCESSOR

The processor contains the systems control, arithmetic and logic circuitry, as well as core memory, and is located to the rear and left of the card reader.

The standard 6.5 microsecond core memory of 1024 characters (32 x 32 matrix plane) is expandable in increments of 1024 characters.

Complete solid-state components, ribbon cabling and wire-wrap terminals assure high operational reliability.

#### Logic Characteristics.

A. Program Logic

UNIVAC 1005 logic is organized around a single address fixed word logic.

#### B. Operational Registers.

PAK Register

The PAK Register is the Program Address Counter. This 2-character register holds the address of the instruction being executed. It occupies two memory locations. During the final execution phase of the instruction, the contents of the PAK Register are normally incremented by five to give the address of the next instruction. Certain instructions will cause the address in the PAK Register to be replaced with a new address from the instruction word, e.g., jump instructions.

1-2




Figure 1. - Diagram of System Logic

IR Register

The IR Register is the Instruction Decoder Register. It is used to contain the operation code of the current instruction and is loaded during the instruction access cycle. The IR Register occupies one memory Location.

MAR Register

The MAR Register is the Memory Address Register. This is used to contain the address portion of the instruction. It defines the memory locations to or from which data is to be transferred. It occupies four memory locations.

#### C. Transient Registers.

Lengths and Uses

Two programmable transient registers are available. The registers are designated Register AR<sub>1</sub>, Register AR<sub>2</sub>. Register AR<sub>1</sub> is 10 characters in length; Register AR<sub>2</sub> is 21 characters in length.

Any register may be used for memory transfers. Registers 1 and 2 are the arithmetic registers. All adds, subtracts and compares are executed from these two registers. Multiply and divide operations use both arithmetic registers and the auxiliary Z register. The quotient or product is stored in registers 1 Lengths and Uses (cont'd)

Indicator Unit

and 2 (See Figure 2). Jump Return and Jump Exit operations use the auxiliary X Register.

The Indicator Unit contains the program testable indicators described below. When the indicator tested is found to be reset, the next instruction in sequence is accessed. When the indicator tested is found to be set, control is transferred to the address specified by the instruction.

- 1. <u>Comparison Indicators</u>. There are three numeric comparison indicators--greater than, less than and equal to. There are two alphanumeric comparison indicators-equal and unequal.
- 2. <u>Sign Indicators</u>. There are three sign indicators--positive, negative, zero. The contents of the arithmetic registers may be tested by the program for positive, negative or zero.
- 3. <u>I/O Indicators</u>. These additional indicators are explained in detail under their respective Input/Output Sections.

#### D. Program Control

The activity of the Program Control Section is divided into a series of logical machine sequences. All of these sequences are fixed in nature and occur with every instruction being processed.

Basic Machine Sequences.

(P)

Program Control--Extract the program instruction address from the Program Address Counter (PAK). Store this value in the Instruction Register (IR).

**(I)** 

Instruction Access--Extract the instruction referenced by the previous P sequence. Test the operation code and generate the function signal necessary to execute instruction.

(A)

Address Access--Extract the operand portion of the instruction from memory and store in the Memory Address Register (MAR). Program Control Plus Five--Update the program address counter by five unless a jump instruction has been detected. In that case, this sequence will be updated by the address in the MAR Register.

(E) Execution--Execution phase; perform operation specified.

#### E. Core Memory.

(P+5)

The UNIVAC 1005 Card Processor employs magnetic core storage modules with a capacity of 1024 characters each. The UNIVAC 1005 can be expanded to meet increased processing requirements in increments of 1024 characters to a maximum of 4096. Internal representation of each character in storage is by means of an internal binary code called XS3.

Data Representation. Excess three (XS3) is a method of notation that is used by the UNIVAC 1005 System. It establishes some measure of compatibility with the data formats of the other UNIVAC Computing Systems. The zone position is specified by the two high order bits, the numeric portion by low order four bits as in binary coded decimal notation. The difference exists in the numeric portion where each binary specification is a value that is three greater than its decimal equivalent. For example, the number 8 is represented in XS3 as:

ZONE	NUMERIC
	1011
00	1011

Note that the numeric portion, weighted with positional values of 8, 4, 2, and 1 from left to right, is actually equal to 11. Similarly, the number 6 is represented as:

ZONE	NUMERIC
00	1001

Here the numeric portion is specified as 9 or three greater than the decimal digit it represents.

1-5


There are several reasons for utilizing this method of notation in certain UNIVAC Systems. Some of these reasons are:


It allows three quantities to test less than 0.

It facilitates complementation.

It permits the carry to occur as in decimal notation.

An involved discussion of these and other reasons for the utilization of XS3 notation is beyond the scope of this manual. It is sufficient that the programmer is aware of the basic format and that this provides in the UNIVAC 1005 Computer a factor of data compatibility with other UNIVAC Systems. Figure 3 gives a listing of the XS3 code configurations.





The alphabetic, numeric, and special characters utilized in the UNIVAC 1005 System.

80-Col. Card Code	Printable Characters	XS-3 Code	80-Col. Card Code	Printable Characters	XS-3 Code
12-1	A BC	01 0100	7	7	00 1010
12-2		01 0101	8	8	00 1011
12-3		01 0110	9	9	00 1100
12-4	DEF	01 0111	12	&	01 0000
12-5		01 1000	11	- (minus)	00 0010
12-6		01 1001	12-0	?	01 0011
12-7	G	01 1010	11-0	! (exclam.)	10 0011
12-8	H	01 1011	0-1	/	11 0100
12-9	I	01 1100	2-8	+	11 0011
11-1	J	10 0100	3-8	#	01 1101
11-2	K	10 0101	4-8	@	10 1110
11-3	L	10 0110	5-8	: (colon)	01 0001
11-4	M Z O	10 0111	6-8	>	11 1110
11-5		10 1000	7-8	' (apos.)	10 0000
11-6		10 1001	12-3-8	. (period)	01 0010
11-7 11-8 11-9	PQR	10 1010 10 1011 10 1100	12-4-8 12-5-8 12-6-8	μιν	11 1101 00 1111 01 1110
0-2	S	11 0101	12-7-8	\$	01 1111
0-3	T	11 0110	11-3-8		10 0010
0-4	U	11 0111	11-4-8		10 0001
0-5	V	11 1000	11-5-8	]	00 0001
0-6	W	11 1001	11-6-8	;(semi-col)	00 1110
0-7	X	11 1010	11-7-8	A	10 1111
0-8	Y	11 1011	0-2-8	, (comma)	11 0000
0-9	Z	11 1100	0-3-8		11 0010
0	Q	00 0011	0-4-8		11 0001
1	1	00 0100	0-5-8		10 1101
2	2	00 0101	0-6-8		00 1101
3	3	00 0110	0-7-8		11 1111
4 5 6	4 5 6	00 0111 00 1000 00 1001	Blank	Space N.P.	00 0000


# 80-COLUMN CODE


Figure 3. - 80-Column Codes and UNIVAC XS3 Codes for 63 Printable Characters

#### 1. Memory Allocation.


As previously stated, core memory is expandable, to meet increased processing loads, in increments of 1024 characters.

A portion of the 1024 character core memory is allocated to each of the input/output functions of the system--such as reading, punching and printing. The remaining portion of core memory is available for use by working programs. Under certain program conditions, part or all of the input/output memory areas may be used as expanded working core memory. For example, if a punch operation is not required for a particular program, the preassigned portion of core memory allocated to punching could be used as working storage. The 1005 Card Processor Control logic is such that "time-sharing" can be affected, allowing, simultaneous printing and punching, or punching and processing. (Reference Figure 4).





1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21



#### 2. Input/Output Buffer Areas

The three preassigned Input/Output buffers in the first module of the UNIVAC 1005 Card Processor are as follows,

<u>Read Buffer Area.</u> The read area is assigned the first 80 positions in core memory. Hence, the numeric addresses of the read area is  $\emptyset\emptyset\emptyset$  to  $\emptyset\emptyset8\emptyset$ . When ever the programmer gives an instruction to read a card, the card is read into this area. Column one of the input card is stored in the first position of the read buffer ( $\emptyset\emptyset\emptyset$ ), column two being stored in the second position ( $\emptyset\emptyset\emptyset$ ) and so on.

<u>Print Buffer Area.</u> There are 132 positions of core memory corresponding to the 132 print positions of the UNIVAC 1005 printer. When the programmer gives a print command, all 132 positions of the print buffer area are printed, the buffer is cleared to spaces, and the printer form is advanced. The core memory positions assigned to the print buffer are  $\emptyset$ 161 to  $\emptyset$ 292. The first character of the print buffer area ( $\emptyset$ 161) corresponds to print position one, the second character ( $\emptyset$ 162) corresponds to print position two, and so on.

<u>Punch Buffer Area.</u> There are 80 positions of core memory corresponding to the 80 columns of a punched card. The numeric addresses assigned to the punch buffer area are  $\emptyset$ 293 to  $\emptyset$ 372. When a punch command is executed, the first character of the punch buffer area is punched in card column one, the second character is punched in card column two, and so on.

The punch buffer area is not cleared during the punch cycle and the data remains the same in core memory.

Optional Buffer Areas. These additional buffer areas are explained in detail under their respective Input/Output Sections.

#### 3. Memory Addressing.

Each character in the UNIVAC 1005 core memory is directly addressable by its numeric address. For example, the first character of the punch buffer area can be referenced by its numerical address  $\emptyset$ 293, the second by  $\emptyset$ 294 and so on. ان المراجع الم المراجع المراجع

. . . .

#### THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

#### I. INTRODUCTION

To solve a problem, a computer must have a series of instructions which determine how the computer is to operate. In addition, the computer must be given one or more sets of data upon which to operate. This combination of instructions and data is called a program. A program must define, in complete detail, exactly what the computer is to do, under every conceivable combination of circumstances, with the data which is read into or processed by the computer. The number of instructions required for the complete solution of a problem may be a few hundred or many thousands, depending on the problem. The computer may refer to these instructions one after another, or it may repeat, skip, or modify over certain instructions, depending upon immediate results or circumstances.

These instructions are understood by the computer in a form known as <u>Machine Language</u>, a form which is difficult for the programmer to encode. In order to facilitate coding, considerable time and effort has been expended in developing programming systems that allow the programmer to write in a symbolic language more easily comprehensive to him than machine language.

Associated with a programming system is a machine language program called an Assembler. The assembler accepts a program written in symbolic language (source program) and converts it into machine language (object program).

#### II. GENERAL DESCRIPTION


The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address Assembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.

The first pass, SAAL l relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This noted relationship is commonly referred to as the "TAG" or "Label" Table. The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL 1, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

#### III. INSTRUCTION FORMAT

The UNIVAC 1005 Machine Code instruction consists of five characters. The format of the instruction characters on this basis is illustrated below.



- OP Indicates the operation to be performed.
- M Indicates most significant location.
- L Indicates least significant location.

#### A. SYMBOLIC CODING FORMAT

In writing a program in SAAL symbolic language, the programmer is primarily concerned with three fields: Label field, Operation field, and Operand field. In addition, it is possible to annotate the symbolic language at the time it is written through the use of comments which will provide clarity for the programmer and relate coding to its associated flow chart. 1. <u>Label Field</u>. A label is a method of identifying either a symbolic line of coding or a word of data. In writing a label in the assembly language SAAL, the programmer may use any meaningful combination of one to three characters. Of these three characters, the first may be any alpha character, including special characters, except the dollar sign, asterisk, plus, minus, or comma. The second and third position of the label field, if present, may be either alphabetic or numeric or special characters, including the dollar sign but excluding the asterisk, plus, minus, and comma. In writing a label in the label field of a symbolic line, the first character of the label must appear in the leftmost position of the label field. The following are examples of acceptable labels.

				y sa kalanyy ka gina yakana kanya kana kana yakana yakana yakana yakana yakana yakana yakana yakana yakana yak	
	UNIVAC		UNIVACº 1005	SAAL ASSEMBLER CODING FOR	
	PROGRAM		PROGRAMMER	DATE	
- ¢		F0	R BEG CARDONLY		
	SEQUENCE LABEL	♥ 0P 1011 131415	ORERANDS 20 30 3	COMMENTS	
	Т.1.	+,5		1	
	A,Ø,1	+ 5			
	Т.А.Х	+ 6		1 	
	т.о.т	+,1,0	┶╌┶╼┶╍┶╌┶╌┟╌┵╒┟╕┵╸└┈┟	<u></u>	
			Line and the later that the local data	<u></u>	
			· · · · · · · · · · · · · · · · · · ·	<u>+</u>	
			<u> </u>	+ · · · · · · · · · · · · · · · · · · ·	

2. Operation Field. In the operation field, the programmer places a symbolic code indicating the machine function that is to be performed. These function codes are explained subsequently. An example of acceptable operation codes is shown below.

	UN		//	\C						[	L	JI	N	١١	//	40	<b>2</b> °	1	C	0	) 6	5	SAA	L	ASS	EM	BLE	ER	COD	ING	FOR	M /
	PROGR	RAM											F	R	ÖGF	RAN	IME,	R_				,,,			,				DA	TE.		
						-		-	ener (	POR	B	ΞG	CA	RD	OHL	Y																/
	LINE	NCE	1	LASE	L	ŧ٢	OP								OP	ER	AND	)S					Ico		MEI	NTS					= 7	
		4 5	6	7	9	01	1	13	14	15				20								30 3	1 32			-			40	-		
				T_A	G	1	L,À	1		T j	Α, >	(,,	6		l				1			1	1						, }	1 1	7	
							A M	j,		T (	т <sub>,</sub> с	,	1	0	1					1		I	1 .						. 1		7	
110		T	Π		T		LD	2		\$	+ 1	0	)										+			- <del>-</del>					1	
	[	f	11	line, a broom	<b>`</b>	1				- أمينوسه		چەلىرە مە		نعدب والم	1	****	مۇمىيە <del>ب</del> ا						+-			استبطيت	م <b>ا</b> لدور بيا		JJ			
			H		4	+							- <b>-</b>	i	LL	<b>h</b>	لمل	, <b>h</b>		<b>-</b> ,				<b>I</b>			لى <del>ال</del> ەربىك		<b>ــــا</b> ـــ			
		<b></b>	Н		4	+		-			<u>_</u>			ليب	Ļ	ł.,,	أسب					1	+			لمسلب		<b>.</b>	<u>.                                     </u>			
	L			أستنسل										<b>.</b>	L.,.		44		···· 4,,						<u> </u>		 		<u> </u>	4		
				ليتسلبنهم				ب						ليب	L		لل و و و و و و و و و و و و و و و و و و	- 4-				_	+-+					<b>L</b> .,	<u>. I</u> .			

2-3

3. Operand Field. The operand field of a symbolic program follows the operation field, and it is used to inform the assembler which location is to be addressed in conjunction with the operation to be performed. For example, if the programmer called for data to be added in the Arithmetic Register 1, the operand field would tell the processor where to go for the data to be added. Also, the operand field would tell the assembler how many positions of memory to accumulate in Arithmetic Register 1.

The following example depicts the instructions required to add a five digit numeric field to Arithmetic Register one, and store the result back into core memory.

· •	UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FOR
- 	PROGRAM	PROGRAMMERDATE
	F0	R BEG CARD ONLY
	SEQUENCE LABEL OP	OPERANDS COMMENTS
	1 3 4 5 6 7 9 10 11 13 14 15	5 20 <b>. 30 31 32 40</b>
	A,R,1 T	1, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
	S'A 1 A	Ø1,,5,
· · · · ·	┝╾┶╾╋╼┵╼╉╌╋╌┾╾┶╍╋╌╋╴┼╍╬╌╉╍╋╼	a de la construcción de la

In addition the M position of the operand may be incremented or decremented in order to provide increased flexibility in addressing.

In the following example the two least significant characters of a ten character field called FD1 are to be loaded into Arithmetic Register 1. In order to address these characters an increment of eight is added to the base address of the field thereby obtaining the desired result.

UNI	AC			UNIVAC* 1005	SAAL ASSEMBLER CODING FORM
PROGRAM				PROGRAMMER	DATE
SEQUENCE LINE INS 1 3 4		91011		OPERANDS	COMMENTS
			<u>,</u> 1	FD1+8,2	+++++++++++++++++++++++++++++++++++++++
┟┙┛┊╋╍┺	$\left\{ \left\{ 1, 1, \dots, n \right\} \right\}$	J C /		A,R,2,+1,9 4,2, \$-+1,0,	

If field  $FD_1$  were decremented by eight, the seventh and eighth characters immediately to the left of the most significant character of  $FD_1$ 

2-4

would be loaded into Arithmetic Register one. When incrementing or decrementing an address, the programmer may use one, two or three characters. The programmer can increment or decrement from 1 to 999 positions in memory; however, an operand may not be split between memory modules.

- NOTES: 1) In the above example the second instruction references Arithmetic Register two in the operand field. Arithmetic Register 1 and Arithmetic Register 2 are predefined labels (AR1 and AR2) and can be referenced as operands in the same manner as labels.
  - 2) In the above illustration the third instruction references \$ in the operand field. \$ represents the current value of the location counter which may be modified (+ or -) in increments of five (5). Thus, in the illustration, if an equal condition is met, control will bypass the next sequential instruction.
  - 3) When modifying an instruction within the program with another instruction, both the instruction being modified and the modifier should be labeled.
  - 4) If the length is not specified, the assembler assumes an operand of 5 characters.

4. <u>Comments</u>. Comments are coded starting in column 32 of the code sheet. The comments written here by the programmer are not looked at by the assembler. However, they do appear on the printout from SAAL 2; they are put into the code sheet for reference only. Any character may be used in the Comments section of the sheet.

#### IV. PROGRAM ORGANIZATION

Certain required parameter cards must be supplied to the assembler in order to properly position constants, headers, or any data the programmer wishes to store in memory. These parameter cards are called directives. They direct the assembly in the allocation of core memory for the various divisions of a symbolic program. They are described below.

#### A. BEG DIRECTIVE

The first card of every symbolic program written in the assembly language SAAL must have BEG card or directive. This card initiates the assembly process.

For example:

UNIVAC	UNIVACº 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 10 11 13	OPERANDS 1415 20 30	COMMENTS
BEG		

#### B. CRD DIRECTIVE

CRD Card is used to call the assembler's attention to the Read Area in core memory. CRD is punched in the operation field of the card format. Labels are then used to define areas within the Read Area. The label for each field is placed in the label field on the card. In the operation field, punch a minus (-) in column 11. In column 15 punch the position in the read area the program wishes to designate. For example:

PROGRAM       PROGRAMMER       DATE         SEQUENCE       LABEL       QP       OPERANDS       COMMENTS         1       3       45       6       7       91011       131415       20       303132       40         1       3       4       5       6       7       91011       131415       20       303132       40         1       3       4       5       6       7       91011       14       1 <th>UN</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>UNIVACº 1005</th> <th>5 5</th> <th>SAAL ASSEMBLER CODIN</th>	UN									UNIVACº 1005	5 5	SAAL ASSEMBLER CODIN
SEQUENCE       LABEL       OP       OPERANDS       I COMMENTS         1       3       4       5       6       7       9       10       11       13       14       15       20       30       31       32       40         I       B       E       G       I       I       IIII       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	PROGR	RAM,					·····			PROGRAMMER		DATE
LINE INS 1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40 B E G C R D F S N - 1 N O M - 16 C A T - 3 8	· ·		_			. Г.			FOR	R BEG CARD ONLY		· · · · · · · · · · · · · · · · · · ·
C R D F S N - 1 N O M - 16 C A T - 38	LINE	INS				<b>∳</b> 10	0P 11 1	314	15		30 31	
F S N - 1 N O M - 1.6 C A T - 3.8			T	Ι.		Π	BEC	;		· · · · · · · · · · · · · · · · · · ·	ii . i	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					سيد ب		CR	5		······································		••••••••••••••••••••••••••••••••••••••
CAT - 38				F :	S N		-		1		, ,	
<u>┣╾┶╾┶╶╊╼┶╾╋╍╉</u> ╼ <u>┶╶</u> ┹╌┹ <mark>╴┲</mark> ╊╘┽┈┿╗ <mark>╂</mark> ╍╉ <sub>╴╝</sub> ┿╦┽╍┿╍┽╌┽╶┿┉┿┈┝╌┿┅┵┈┿╶┿╌╧┈┷┈┟┉┥┈╪╍┶╶┶┅┷ <mark>╓╓</mark> ┿┉┶┶┉┷┉╇┉┿┉┿╍┾┉╁┈┿				N,C	M,C		- 		1	6		┨ ┫┯╃ <u>┯┺┯┺┉╇╌</u> ╋┉╋╌╋┉╋╴╋┉╄╴ <u>┠</u> ┈┠
A M T - 56				c./	٩Ţ		-		3	8	. I	1 <u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>
		Ι.		AN	۲'N		-		5	<b>6</b>	. 1	1

## C. PRT DIRECTIVE

This card is used to direct the assembler's attention to the print area in core memory. Like the Read Area, the Print Area may be labeled. The format for doing this is the same as for the Read Area.

For example:

	IV									L	JI	N	IV	<u>'</u> A	C	8	10	)C	)E	<b>i</b>	SAA	14	ASS	SEN	ΛBL	LEF	r Co	)DI
PROGR														GRA		FD		**. <b>-</b> †*	(								г	рат
ROOK				·i							 E C		1.1.1	INLY	1121121	و ال	4444-		- <del>1</del> -1-1-		10 Tr -						ي حديث	
SEQUE		].	LA	BEL	ı₽	0P				<u>, я</u> ,				PE	RAN	NDS					Ιc	OM	ME	NT	S	*****		
LINE 1 3	1NS 4 5	6	7	9	10	11	13	14	15	,			20					_		<u> 30 3</u>							40	5
		Γ	Γ		Γ	PR	т						++ t	مينة <del>الع</del> دي						i and	I							1
		Ħ	p.	T'1	┢	نيديم _	<b></b>		1	tai	-aftern	<del>a‡.,</del>	<del>اب روام</del> . ۱	<del>ليديات</del> م	. (	┯╋╍╦┙	<del>┞</del> ╌┯╋╴	~	- <del>1</del> -1-1-1	┈╇╌╸	4			4	,	<del>,</del>	<u>┝</u> ┯ <u></u> <b>┡</b> ──	+-
		┢	-	 	┢─	سجدتها	-				<del></del>		مجيبا	بمهمما وم			A		<del>، ا</del>	<u>⊧</u>	++	i <del>na þ</del> a	<del>,</del>	<del>.</del>	- <b>I</b> -	; <del>≹~</del> ,,	<del> </del>	. <del>.</del> ,
		L	Ľ	Т 2		<u>ب</u> ب ا	$\square$		4	9 بىلىپ	, <b>.</b>		-+	<b>i</b>	<b></b> ∔,		<u></u> .		<del>. I</del>	<u> </u>	+	<u>ш</u> ,			_ <b></b>		<b>ل</b> ــــل	1
			P	т з		-, ,			8	7			. 1							. 1	1			1				I
5°		Γ	P	Т4		-			1	0 9	<del>,</del> <del>,</del>		ب <del>بر</del> میں ب	1	. inter				1 1 1		T	منيشية		* † †				••••
1 . 1																												

D. PCH DIRECTIVE

As in the Read and Print Areas, subdivision of the Punch Area is possible. The format is the same as described for the CRD directive. For example:

UN			AC				L	JNIN	AC°	100	5	SAAL ASSEME	BLER CODING FO
PROGF	RAM							PR0	GRAMMER				DATE
				r			FOR BI	EG CARDO	NLY				
	NCE INS 4 5	e.	LABEL 7 9	]•	0P	7		20	PERANDS	5	<b></b> 30.	I COMMENTS	40
	Γ.	Γ		Π	РСН						. 1	1	
		Π	P U 1	Π	-		1						
			P_U_2		-		16		1 1 4 4	JIJ			
			P U 3		-		3 8		مليم المحمل معالم	المعطيه المع			
			PU4		-, ,		5 6	i i i i i	1 1 . 1 . 1	1 1 . 1 1	. 1	1	
		Π	PU5	П	_		71						

#### E. BF1 DIRECTIVE (Buffer 1)

BF1 card is used to call the assembler's attention to the 1st core position of Bank 1. In this regard, it is similar to the CRD directive. Its primary use is to define areas for peripheral devices, i.e. paper tape. BF1 is punched in the operation field of the card format. Labels are then used to define areas. The label for each field is placed in the label field on the card. In the operation field, punch a minus (-) in Column 11. In Column 15, punch the position in the buffer area the program wishes to designate.


For example:

PROGRAM       PROGRAMMER       DATE         FOR BEG CARD ONLY       OP       OPERANDS       COMMENTS         LINE INS       1345679101113141520       30313240       40         LABEL       OP       OPERANDS       COMMENTS         LINE INS       B,E,G       I         LABEL       B,E,G       I         LINE INS       I       I <t< th=""><th>G FORM</th></t<>	G FORM
LINE       INS       6       7       91011       131415       20.       303132       40         1       34       5       6       7       91011       131415       20.       303132       40 <td< th=""><th>· · · · · · · · · · · · · · · · · · ·</th></td<>	· · · · · · · · · · · · · · · · · · ·
B,F,1 B,F,1	
N,A,M - 6, , 16, , 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	
, , , , , , , , , , , , , , , , , , ,	(

EMP would be assigned the location starting at 0001, NAM at 0006 and so forth.

#### F. BF2 DIRECTIVE (Buffer 2)

BF2 card is used to call the assembler's attention to the 1st core position of Bank 2. Its primary use is to define areas for peripheral devices, i.e. magnetic tape. As in BF1, buffer 2 may be labeled. The format for doing this is the same as described for BF1.



FSN would be assigned the location starting at 0962, NOM at 0977 and so forth.

#### G. BF3 DIRECTIVE (Buffer 3)

BF3 card is used to call the assembler's attention to the 1st core position of Bank 3. Its primary use is to define areas for peripheral devices. As in BF1, buffer 3 may be labeled. The format for doing this is the same as described for BF1.

For example:

01VIBION 04	<u>     </u>	AND		~			L	UN		AC	<u>° 10</u>	)OE	S SA	AL ASSEMI	BLER CODING
PROGF	RAM_					•					MER_				DATE
				. r.			FC	RBEG	CARD	ONLY					
SEQUE LINE 1 3		1	LABEL 79	10	01 11		1415	5	20	PER	ANDS		3031	COMMENTS 32	S40
		Π	1-1		B_F	3	Τ		l				ا	1 1	
			F_D_1				1	1						1 [	<u></u>
			F,D,2				6	7	L	<u> </u>					<u> </u>
			F_D_3				1	,5,0,	1			:	1	1 1	
		ГТ	F.D.4					5,5	· · ·				·····	1	. /

FD1 would be assigned the location starting at 1923, FD2 at 1989 and so forth.

#### H. BF4 DIRECTIVE (Buffer 4)

BF4 is used to call the assembler's attention to the 1st core position of Bank 4. Its primary use is to define areas for peripheral devices. As in BF1, buffer 4 may be labeled. The format for doing this is the same as described for BF1.

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PROGRAMMER FOR BEG CARD ONLY OP OPERANDS	COMMENTS         40
		2,6, , , , , , , , , , , , , , , , , ,	

TAX would be assigned the location starting at 2884, TDT at 2909 and so forth.

#### I. ORG DIRECTIVE

The ORG Directive informs the assembler that the programmer wished to adjust the assembly address counter to the numeric value contained in the operand field. For example, if the programmer wishes to start storing at one particular place in memory, he specifies this by placing the numeric address in the operand field. This numeric address must be four characters.

The following example would origin the next instruction, constant, or work area in position  $\emptyset$ 373 of core memory.

PROGRAM	BIOISI		*****	1 M M M G	DRPORATI	0 N			Ľ	<b>JNIVAC® 1005</b> SA	AL ASSEMBLER CODING FOR
SEQUENCE         LABEL         OP         OPERANDS         COMMENTS           LINE         INS         1         34         5         6         7         91011         131415         20         303132         40	PRO	GRA	M								DATE
1 3 4 5 6 7 9 10 1 1 3 14 1 5 20 30 3 1 3 2 40			CE	[	LABEL	קך	OP	7		· · · · · · · · · · · · · · · · · · ·	COMMENTS
O,R,G 0,3,7,3	1	1E 3 4	INS 1 5	6	7 9	910	11 1	3 14	15	20, 303	1 <u>32</u> 40
		. [					0, R,	G	0,3	.7.3	8 8
				Π				Τ		1	<b>1</b> • • • • • • • • •   • • • •

The programmer may use an ORG statement anywhere in a program, provided he complies with the following rules.

1. The operand value must be a four digit decimal number.

2. If the ORG directive is employed within the procedure division (after the STA directive) the new assembly address must be a multiple of thirty rone (31) plus one (1), beginning with 1, 32, 63, and so on.

3. The ORG directive must be employed before the 1st literal instruction.

#### J. LITERALS

The use of literal instructions enables the assembler to move the number of characters specified by the operation code from the operand field to an equal number sequential core locations, beginning at the address specified by the preceding ORG directive.

With literal instructions, the programmer is able to store headers, constants, or set aside storage for work areas.

The literal instruction consists of a label in the label field of the symbolic deck, a plus sign (+) in column 11 of the operation field followed by the number of positions to be set aside. The operand portion of the card contains the constant or literal to be stored. The maximum for one line is 34 positions, however this line may not be split between memory modules. For example:

PROGRAM												PROGRAMMER									DATE_					
						ł	· · ·		<u></u>		-F	OR BEG	CARD	ONLY						_					_	
SEQ		INS	7	Γ	ABEL	7	ŀ٢	0	Ρ	1	ſ			OPERAND	S			1 <sub>C</sub>	ЭМ	MEN	٩TS				. <u> </u>	
1		4 5		17	, ,	<u>h</u>	21	1	13	1	4	5	20			<i></i>	30 3	1 32		~~~~				40		
		nin I	Τ	Τ		Ι	6	) F	۶Ġ	Ι	Ι	0,3,7,3						1						. 1		
				ŀ	1 D 1		-	- 1	ر ا	ľ		E N D	0 F	JOB		-+				,	44			ا		,
		_1		ŀ	(2		ŀ	- 7	, 			10					1.1	ہ ہے۔	1	<b>L</b>				1		-+
				W	I, S		-	- 2	0	l			`,				. 1	1 1 1	1				,	. 1		

In the first example, HDl, the constant "END OF JOB" is stored in 10 positions of memory, which can be referred to by HDl.

In the second example, K2, the constant "10" is stored in 2 positions of memory. To refer to this constant, the label K2 need only be called.

The third example, WS, a work area of 20 blank positions is set aside, that is labeled WS for programming reference.

#### K. \* COMMENTS CARD

An asterisk punched in the operation field (Col. 11) indicates a comments card, and is listed 80/80 on the assembly printout. This card is used by the

programmer to facilitate reference to the assembly printout, and/or to explain certain portions of his program.

A Comments Card may be used anywhere within a program. The programmer is not limited by the number of the cards he may use.

For example:

UN			AC.					UNIVAC® 1005 SAAL ASSEMBLER CODING	OR
PROGR	RAM_							PROGRAMMERDATE	
SEQUE	NCE	1	LABEL	٦.[		)P	<u>ז</u>	FOR BEG CARD ONLY	·
LINE	INS 4 5	6		Ľ			14	0PERANDS COMMENTS	
				Ι	J E	E		MAS	
					*				
				Γ	*		Γ	JUMP TO MASTER ROUTINE	
					*			IF ACCOUNT NUMBER IS	نب
1	1		1 · · ·	1	*		1.1	EQUAL TO PREVIOUSLY	

In this example, the programmer has used five comments cards to break into the printout format. The assembler would only interpret the jump instruction, and the Comments Cards would be listed as they appear on the coding form.

#### L. STA DIRECTIVE

This directive terminates the DATA DIVISION and marks the beginning of the PROCEDURE DIVISION of the program. The assembler, upon decoding this card, advances the assembly address counter to the next row of core memory, and assigns the addresses to the instructions of the program from that point. The PROCEDURE DIVISION of every program must be indicated by this directive.

Note: All labels used in the 1005 program, with the exception of instruction labels, must be defined before the STA card either in the I/O sections or as a literal.

For example:

PROGRAM     PROGRAMMER     DATE       SEQUENCE     LABEL     OP     OPERANDS     I COMMENTS       LINE     INS     6 7 91011 1314475     20     303132     40	UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
SEQUENCE         LABEL         OP         OPERANDS         I COMMENTS           1         3         4         5         6         7         9         10         11         13         14         15         20         30         31         32         40			DATE
1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40	SEQUENCE LABEL OP		COMMENTS
		5 20 30	31 32 40
	S T A		1

#### M. END DIRECTIVE

The END directive is the last card of the source deck. This card must always be present. The purpose of this card is to inform the assembler that all card instructions used in the program have been inserted and to terminate the assembly. The operand field must have the tag of the first instruction.

For example:

PROGRAM         PROGRAMMER         DATE           SEQUENCE         LABEL         OP         OPERANDS         I COMMENTS           1.345679101113140520         303132         40	UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER	CODING FORM
SEQUENCE         LABEL         OP         OPERANDS         COMMENTS           LINE         INS         1.3456791011131441520         30313240         40			an a	_ DATE
END STT	SEQUENCE LABEL OP	OPERANDS		40
	E N D S	Τ.Τ.		

#### V. INSTRUCTION REPERTOIRE

Each instruction in the UNIVAC 1005 consists of five character positions, and are sequentially numbered in increments of five, beginning with the first character of a row. The last character of a row is utilized by the U1005 logic to designate at which row the next sequential instruction is located.

There are four general classes of instructions varying slightly in format.

- <u>Class I:</u> Class I instructions contain an "M" address and an "L" modifier. The "M" portion defines the most significant position of a field, where the "L" portion defines the length of the field. All Arithmetic and Transfer instructions are Class I.
- <u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions.
- <u>Class III</u>: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.
- <u>Class IV</u>: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer (BF<sub>n</sub>), and length in the "M" portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

#### A. INSTRUCTION REPERTOIRE -- CENTRAL PROCESSOR

The Central Processor instructions pertain to Class I and Class II and are explained in detail on the following pages.

#### LOAD ASCENDING: LAr M,L

Function: Load ascending L most significant characters from the field specified by M, into the L least significant character positions of AR1 or 2.

Notes: a.) L must be decimal number.

- b.) L most significant characters of the field specified by M, are transferred in ascending order to the L least significant positions of the specified register.
- c.) When L is less than the capacity of the register the remaining positions of the register will be space filled.
- d.) When L is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.


Example: Load Arithmetic Register 1 with a nine character constant.

		UN		AC					UNIVAC' 1005							SAAL ASSEMBLER CODING FORM				
		PROGF	RAM						P	ROGF	RAMME		· · · · ·					DATE		$\left( \right)$
1 ·					- <b>Г</b>			FOR BE	G CA	D ONL	Y									1
1		LINE	INS	LABEL	11	OP					ERAN	DS				MENTS-				+
		1 3	4 5 6	7 9	10	11 13	14	15		20				30.3	1 32		4	0		<b>_</b>
		Lu				LAI		КЗ,	,9, ,		· .	41		. 1	Н. 1. 1. 1		1.1.1.1	1		/
										1.				. 1				1		
	~						L								1					
	•																			
	*A	AR 1	(b	efor	e)	- =		7	92	4	- 6	5	1	3	6 4					
	k	3	•		•			sι												
	Δ	R 1	lat	fter)				Δ							A L					

Load Register 1 with a five character constant.

	PROGRA	.M					PROGRAMMER	DATE
			<del></del>	- [			OR BEG CARD ONLY	
•	SEQUENC LINE 1 3 4		LABEL	10	OP 11 15	14		0MMENTS
				Π	L A 1	Π	K 3 + 4 , 5	┍╾┿╾╍┶╍╍┶╍╍┾╍╕┾╍┑╸ ┥╾╅╼╍╆╼╺╆╼╍╆╼╍╂╼╌┩┈╹╴ <sup>┇</sup> ╴╋╴╺╄╴┖ <sub>┍┍</sub> ┟┈ <sub>╍┟</sub> ┈ <sub>┥</sub>
		-		Ļ	<u>.</u> .	$\square$		in the second start of the
	*AR1	(b	efor	re		<b>بر</b> 	7 9 2 4 6 5 1 3 6	4
	K3	(					SUBATOTAL	
	AR1	(a	fter	• )		=	ΔΔΔΔ <b>ΤΟΤΑ</b>	L

Load Register 1 with a three character constant.



\*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

## LOAD DESCENDING: LDr M,L

Function: Load Descending L consecutive characters whose most significant character is at M, into the L most significant positions of AR1 or 2.

Notes: a.) L must be a decimal number.

AR 1

- b.) L characters of the field specified by M are transferred to the register.
- c.) When L is less than the capacity of the register the remaining positions of the register will be space filled.
- d.) When L is greater than the capacity of the register truncation will occur and the least significant characters of the field will be deleted.

Example: Load Arithmetic Register 1 with a nine character constant called K3.


PROGRAM	PROGRAMMER	DATE
SEQUENCE LINE INS 1 3 4 5 6 7 9 1011 13141	OPERANDS CO	MMENTS
	K.3,,9,,1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	·····	

(after) =  $S U B \triangle T O T A L \triangle$ 

	UN		AC					JN	IV	A	C°	10	05	S	SAAL ASSEMBL	ER CODING	FORM
	PROGR	AM									MMER					DATE	
. •	SEQUE LINE 1 3		LABE	- - 	0P			EG CA			ANDS	;		30 31	COMMENTS -	40	
				Τ	LDI	T	< <u>,</u> 3	+ 4 ,	5						1	l	
						$\prod$			ـــــ				4	1	↓ <u>↓ ↓ ↓ ↓ ↓ ↓</u>		
				_		11			-								
*AI	R1	(bef	ore	)	=	7	9	2	4	6	5	1	3	6	4		
K	3				=	S	U	$\mathbf{B}$	Δ	Т	0	Т	A	Ľ			
AI	R 1				=	Т	O	Т	Α	L	Δ	Δ	Δ	Δ	$\Delta$ .		

Load Arithmetic Register 1 with a five character constant called K3.

Load Arithmetic Register 1 with a three character constant called K3.



\*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

# LOAD PRINT: LPR M,L

Function: Load descending L consecutive characters whose most significant character is a M, into the L most significant positions of the print buffer.

- Note: a.) L must be a decimal number, and should range from 1 to 132.
  - b.) L characters of the field specified by M are transferred to the most significant positions of the print buffer.
  - c.) When L is less than the capacity of the print buffer the remaining positions of the buffer are space filled.
  - d.) When L is greater than the capacity of the print buffer the least significant characters of the sending field will be truncated.

Example: Load the Print Buffer with the first header line labeled HD1.


PROGRAM DATE	SEQUENCE LABEL OP	SEQUENCE LABEL OP OPERANDS COMMENTS	UNIVAC	UNIVAC® 1006 SAAL ASSEMBLER CODING FO
	SEQUENCE LABEL OP OPERANDS COMMENTS	SEQUENCE         LABEL         OP         OPERANDS         I COMMENTS           1.3456791011         131415         20         303132         40		1. A strand for the second se second second sec
	1 3 4 5 6 7 9 h0 11 13 14 15 20 30 31 32 40		SEQUENCE LABEL OP	

# STORE ASCENDING: SAr M,L

Function: Store ascending L least significant characters from AR1 or 2, into the L most significant positions of the field specified by M.


- Notes: a.) L must be a decimal number.
  - b.) L characters are transferred in ascending order (least to most) from AR1 or 2 to the most significant positions of the field specified by M.
  - c.) When L is greater than the capacity of the register the receiving field will be space filled.

Example: . Store the nine least significant characters of AR1 into the field labeled RMK.



2-20

. Store the five least significant characters of AR1 into the five most significant character positions of the field labeled RMK.



TOTALD115

\*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

=


(after)

RMK

### STORE DESCENDING: SDr M,L

Function: Store descending L most significant characters from AR1 or 2 into the L most significant positions of the field specified by M.

- Notes: a.) L must be a decimal number.
  - b.) L characters are transferred from AR1 or 2 to the most significant positions of the field specified by M.
  - c.) When L is greater than the capacity of the register the receiving field will be space filled.
- Example: . Store the nine most significant characters of AR1 into the field labeled RMK.




. Store the four most significant characters of AR1 into the four most significant positions of the field labeled RMK.

UNIVAC	UNIVAC' 1005	AAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARD ONLY	
LINE INS	OPERANDS 13 14 15 20 30 31	COMMENTS
S.D.	1 R.M.K., 4	
		····
RMK (befor	$e) = \triangle \triangle \triangle \$ 1 0 .$	1 5
AR 1	$= S U B \land T O T$	AL A
RMK (after	) = $S U B \wedge 1 0$ .	1 L

2-22

. Store the five most significant characters of AR1 into the five least significant positions of the field labeled RMK.



\*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

# STORE PRINT: SPR M,L

Function: Store descending L most significant characters from the Print Buffer into the L most significant positions of the field specified by M.

Notes: a.) L must be a decimal number.

- b.) L characters are transferred from the Print Buffer to the most significant positions of the field specified by M.
- c.) When L is greater than the capacity of Print Buffer (L >132) the receiving field will be space filled.

Example: . Store the eighty most significant characters of the Print Buffer into the punch buffer.

UNIVAC	UNIVACº 1005	AAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMER	
SEQUENCE         LABEL         OP           LINE         INS         1         3         4         5         6         7         9         10         1         1         13         14         5         6         7         9         10         1         1         13         14         5         6         7         9         10         1         1         13         14         7         14	OPERANDS 5 20 30 31	COMMENTS
S P R	P.C.H., 8.0	I

PCH is the tag assigned to the most significant position of the punch buffer.


# SHIFT RIGHT: SHR $M,L\Delta S$


Function: Shift the area in memory specified by M and L,S character positions Right.

Notes:

a.) L must be a decimal number less than 961 and wholly contained in one memory bank.

- b.) The S least significant characters of the area are lost during the shift operation.
- c.) The shift count S must be preceded by a space and must be a three digit decimal value, equal to or less than 30.
- d.) Spaces will be stored in the S most significant character positions of the shift area.
- e.) The memory location assigned to the least significant character of the area to be shifted must be a multiple of 31. In other words, it must terminate at the end of a row, i.e. 31, 62, 93 and so forth.





Example 2: Shift right an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields terminating in core location 0713.

# MEMORY LAYOUT OF TABLE

0620																															A	21
0651	A	A	в	в	в	С	С	C	D	D	D	E	Ε	Ε	F	F	F	G	G	G	н	н	Н	1	1	1	J	J	J	κ	к	22
0682	κ	L	L	L.	М	М	М	Ν	N	Ν	0	0	Ó	Ρ	P	Ρ	Q	Q	Q	R	R	R	S	S	S	Т	Т	Т	υ	U	U	23
0713																																24

A three character field in the card labeled FDI is compared successively to each field in the table.

-						r		_	FOR BEG CARD ONLY	
\ F	SE				LABEL	]∳	OP		OPERANDS	COMMENTS
	1		4 5	6	79	10	11 13	14	<u>15 20 30 31</u>	<b>1 32 40 5</b> 0
		1							IN DATA DIVISION	-LITERAL
Ϊ		ا	<b>I</b>		CTR		+ 5		21001	COUNTER
			<b>L</b>				···· · · ··· · ···			
$\{ \downarrow \}$	<u> </u>	1				ļ			IN PROCEDURE DIVI	SION
\ L										
	1		<u> </u>		ROU		CLR		CTR+2,2	CLEAR CTR
Ĺ	. <b>.</b>	1	<b>k</b>				L,A,1		ТАВ+60,,3	TAB FIELD TO ARI
							C <sub>A</sub> 1		FD1,3	COMP TO INPUT
) [					I		JEA		FIN	FIND IN TABLE
	1						I C		CTR	INCR CTR
$\left  \right $	•				I		JE		ERR	NO FIND IN TABLE
					  kk		SHR		ТАВ, 63 003	SHIFT TAB 3 POS
	,						S A 1		ТАВ, З	STORE AT BEG
		.L	k				J		ROU+5	REPEAT

SEQ. NO: 001

- The table counter is cleared

002 - Last field of table is loaded into AR1

003 - Compare AR1 to field in the card

004 - Jump equal to FIN

- 005 Increment the table counter (21011)
- 006 Jump equal to ERR
- 007 Shift the table 3 positions clearing last field
- 008 Restore last field at the beginning of table
- 009 Jump to repeat routine (seq. No. 002)

#### SHIFT LEFT: SHL M,L $\Delta$ S

Function: Shift the area in memory specified by M and L,S character positions left

- Notes: a.) L must be a decimal number less than 961 and wholly contained in one memory bank.
  - b.) The S most significant characters of the area are lost during the shift operation.
  - c.) The shift count S must be preceded by a space and must be a three digit decimal value, equal to or less than 30.
  - d.) Spaces will be stored in the S least significant character positions of the shift area.
  - e.) The memory location assigned to the most significant character of the area to be shifted must be a multiple of 31, plus 1. In other words, it must start at the beginning of a row, i.e. 32, 63, 94 and so forth.

Example 1: Shift right an area of 200 characters labeled TAB five (5) characters or positions.

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMERDATE
and the second s	FOR BEG CARD ONLY
SEQUENCE LABEL OP	OPERANDS COMMENTS
	1415 20 <u>30 31 32</u> 40
SHL	TAB, 20,0005

Example 2: Shift left an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields starting in core position 0621.

#### MEMORY LAYOUT OF TABLE

0589																																20
0620	А	А	А	в	в		С	С	С	D	D	D	Е	Ε	Ε	F	F	F	G	G	G	Н	Н	Н	1	1	1	J	J	J	к	21
0651	к	к	L	L	L	М	М	М	N	Ν	Ņ	0	0	0	Ρ	Ρ	Ρ	Q	Q	Q	R	R	R	S	S	S	Т	Т	Т	U	U	22
0682	U																															23
0713																																24

A three character field in the card labeled FDI is compared successively to each field in the table.

				Г			OR BEG CARD ONLY	
SEQUE	NCE.		LABEL	]∳	OP		OPERANDS	COMMENTS
	4 5	6	<b>7</b> 9;	10	11 13	14	15 20 30 31	1 <u>32 40</u> 50
			1 1				IN DATA DIVISION	-, L, I, T, E, R, A, L, , , , , , , , , , , , , , , , ,
			C_T_R		+ 5		2,1,0,0,1	COUNTER
				-				<b></b>
							IN PROCEDURE DIVI	SION
				-				<u>, , , , , , , , , , , , , , , , , , , </u>
001			ROU		CLR		C,T,R,+,2,,,2	CLEAR CTR
0,0,2	J (				L A 1		ТАВ, З	TAB FIELD TO ARI
003					CA1		FDI, 3	COMP TO INPUT
0,0,4	I				J E A		F.I.N.	FIND IN TABLE
005					1 C		CTR	INCR CTR
006			<u>_</u>		J E		ERR	NO FIND IN TABLE
007			 		SHL		T,A,B,,,6,3,0,0,3	SHIFT TAB 3 POS
008			have been		S <sub>A</sub> 1		ТАВ+60,,3	STORE AT END
009			I		J		ROU+5	REPEAT
								·····
<u>i</u>				_				<b>*</b> ***********************************

SEQ NO:

001

- The table counter is cleared

002 - 1st field of table is loaded into AR1

003 - Compare AR1 to the field in the card

004 - Jump equal to FIN

005 - Increment the table counter (21011)

006 - Jump equal to ERR

007 - Shift the table 3 positions, clearing 1st field

008 - Restore 1st field at end of table

009 - Jump to repeat routine (Seq. No. 002)

### Example 3:


Shift left an area of 63 characters labeled TAB twentyone (21) characters or positions. The table contains 21 three character fields starting in core position 0621. A third of the table will be transferred to AR2 and the register will be shifted 7 times before the table is shifted in memory. The execution time will be reduced, but the number of instructions will increase from example 2.

				<b>r</b>			FOR BEG CARD ONLY			
SEQUE LINE	NCE INS		LABEL	¥	OP		OPERANDS	1.	COMMENTS	
	4 5	6	7 9'	10	11 13	14	15 20	30 31 3	40	50
							IN DATA DIVISIO	DN	LITERALS	
			C,T,1		+ 5		04001		COUNTER 1	
			С Т 2		+ 5		07001	1	COUNTER 2	l
		_			<b>i</b> i					
							IN PROCEDURE DI	VIIS	5,1,0,N,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
0,0,1			ROU				F,D,1,,3		INPUT FIELD TO ARI	1
0 0 2					C,L,R		C T 1 + 2 , 2		CLEAR CT1	
0,0,3					LA2		ТАВ, 21,		TAB FIELDS TO AR2	
0,0,4					SHL		ТАВ, 63, 021		SHIFT TAB 21 POS	
0,0,5					S_A_2		ТАВ+42,,21		STORE AT END	
0_0_6					1 C				NCR CT1	
0,0,7					JE		ERR		NO FIND IN TAB	
0,0,8					CLR		CT2+2,2		CLEAR CTR 2	_ <b>_</b>
0,0,9			SUB		C <sub>1</sub> A_1		AR2,3	<u> </u>		
0 1 0					JEA		FIN		FIND IN TAB	<b>_</b>
0 1 1					I C		СТ2		NCR CT2	<b>-</b> 1
0 1 2					JE		ROU+10		REPEAT ROUTINE	
0 1 3					L,D,2		A R 2 + 3 , 1 8		SHIFT AR2 3 POS	<b>l</b>
0 1 4					J		SUB	1	REPEAT SUB	

- CLEAR: CLR M,L
- Function: Clear L most significant positions of the field whose most significant character is at M.

Note: L must be a decimal number.

Example: Clear the first nine character positions of the accumulator called TOT.



# COMPARE ALPHA/NUMERIC: CAr M,L

- Function: Compare for equality L least significant character positions of AR1 or 2, to the L most significant characters of the field specified by M.
- Notes: a.) This is a binary comparison and all data bits are considered.
  - b.) L specifies the number of six (6) bit characters that will be compared.
  - c.) A maximum of 10 or 21 characters can be compared in AR1 and AR2 respectfully.
  - d.) The result of the comparison is recorded in testable indicators as follows: Result of Comparison:

 $(ARr) \neq (MEM)$   $JUA \qquad JEA \qquad (EQUAL) \qquad (EQUAL) \qquad SET$ 

Example:

. Compare the two least significant characters of AR1 against the two most significant characters of the field called TR.

PRC	GR	AM,				+	<del> </del>		<del></del>				OGRAMMER	مراجع المرجع بعارفه معرفه	لىيايە - <u>ئىرىدىكە مە</u> رىدە	DATE
						C			** *	FQI	₽ ₽EG	CARD	DNLY			
	QÚE VE		]	LAB	ι <b>ι</b> 1	ŧ٢	<b>O</b> F	te in		<u>ц.</u>	 3		OPERANDS	يه ياها براغ من من الايد.	COMME	NTS
1	3	4 5	6	7	9	10	1	13	14	15		20	)	30	31 32	40
		11.11.11.11.1	Π	:	Ĩ	T	<b>α</b> Δ	1 1	1	π	8	1949-14-16-1 D	i de la company en en el company en el c	ور والوافينية، المذلَّة من	I	distantia di sua
i.		+.,,	+	<b>┟</b> ┍╍╋┯╦	<u>ب</u> يب				77	-	in the second	<del>ب</del> هاند تنهند ا	lounderstation of surface strates	<del>umbur þapa hjarð</del>		, <b></b>
	i												Linicia	1	1	
	-									<b>_</b>					1.1.1	

\*AR1 (before) =  $0 \triangle$ ? 1 6 5 B C A B TR = A B C D AR1 (after) =  $0 \triangle$ ? 1 6 5 B C A B

Result: JEA (equal) indicator set.

. Compare the two least significant characters of AR1 against the two least significant characters of the field labeled TR.

7

and the state of the

Г

UNI			UNI	/AC' 10	05	SAAL ASSEMBLER CODING	FORM
PROGRAM			PR				
SEQUENCE LINE INS 1 3 4	5		1000-1000-1000-1000-1000-1000-1000-100	OPERANDS	30 3	COMMENTS	
		C,A,1 T	[,R,+,2,,2]	arandaran daran	ر از این از این این این از این ا		·····
*AR TR AR		90 29		? 1 6	A	BCD	

. Compare the two least significant characters of AR1 against the 2nd and 3rd character of the field labeled TR.

	PROGRAM		PROGRAMMER	al an	DATE
	SEQUENCE LINE INS 1 3 4 5 6	LABEL OP 7 91011 1314	OPERANDS	COMMENTS -	40
i .		C,A,1	T,R,+,1,,2	· · · · · · · · · · · · · · · · · · ·	
				enandezen de en el mineferandezen de enandezen de enandezen el enandezen el enandezen el enandezen el enandezen En enandezen el enand	
	*AR1 TR	(before)	= Δ Δ Ο Δ <b>?</b>	165BC ABCD	
		(after)	= ( ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	165BC	

Result: JEA (equal) indicator set.

\*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

# COMPARE NUMERIC: CNr M,L

- Function: Compare algebraically L least significant characters of a signed number in AR1 or 2, to the L most significant characters of a signed numeric field specified by M.
- Notes: a.) If the two fields have unlike signs, the comparison is terminated immediately and the proper indicator set.
  - b.) If L is greater than the capacity of the register spaces are assumed in the implied high order positions of the register.
  - c.) The comparison terminates when all L characters at M have been compared.
  - d.) Only the numeric bits are compared.
  - e.) The results of the algebraic comparison is stored in testable indicators as follows:


Results of Comparison:

	JE (Equal)	JG (Greater)	JL (Less)
(ARr) > (MEM)		SET	
(ARr) < (MEM)			SET
(ARr) = (MEM)	SET		

Example: . Compare the two least significant characters of AR1 against the two most significant characters of the field called LMT.

UNIVAC	UNIVAC* 1005	SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
	R BEG CARD ONLY	
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 91011 131415	OPERANDS 20 30	COMMENTS
C_N_1 L	M,T,,2	· 1 · • • • • • • • • • • • • • • • • • • •
	· · · · · · · · · · · · · · · · · · ·	+
AR1 (before) = 0	0 0 0 0 0 0 0	1 0
LMT =		-
AR1 (after) = 0	0 0 0 0 0 0	1 Õ

. Compare the two least significant characters of AR1 against the two least significant characters of the field called LMT.



Result: JE (equal) indicator set

ŝ

\*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

## INCREMENT AND COMPARE: IC M

- Function: Increment a two digit (2) counter whose most significant character is at M+2 by a decimal value store at M+4. Compare the result to a two digit limit whose most significant character is at M.
- Notes: a.) The field specified by M must be five characters in length.
  - b.) The two most significant positions of the field specified by M contain the limit, the next two positions contain the count and the last position contains the increment.
  - c.) The sub-functions of the instruction are as follows:
    - 1. The increment stored at M+4 is added to the count stored at M+2 and M+3.
    - 2. The result is compared numerically against the predetermined limit stored at M and M+1.
    - 3. The results of the comparison are recorded in the testable indicators.
- Example: Determine by means of the IC instruction if the page line counter labeled CTR has been incremented fifty four times. If the condition is present branch to a sub-routine labeled OFL for page compensation.

					-			R BEG CARD ONLY			
SEQUE LINE 1 3	NCE INS 4 3	6.	LAB 7		<b>↓</b> 10	0P	14	OPERANDS 20	30.3.	COMMENTS	40
						I,C		,T,R, , , , , , , , , , , , , , , , , ,		1	a i l
						J'E'		, F. L		1 <u> </u>	
								MAIN PROGRA	M_)	╹ ╋╍┵╍┶╌┵╌┵╌╅╌┽╴	
	<b>I</b>					<u> </u>		٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭ ٭	<u> </u>	╺ ╋╼╃╾╃╺┟╌┟╼┟╌┇╍	
			0 <sub>,</sub> F	Ľ				TR+2,2		1	1

The first increment of the counter:

CTR (before) =  $5 \ 4 \ 0 \ 0 \ 1$ CTR (after) =  $5 \ 4 \ 0 \ 1 \ 1$ 

The fifty-fourth increment of the counter:

CTR (before) = 5 4 5 3 1 CTR (after) = 5 4 5 4 1

Control is then transferred to the routine labeled 'OFL' where the <u>increment counter</u> is cleared and page compensation is performed by the programmer.

# JUMP: J M

Function: Transfer program control to the instruction stored at M.

Example: . Transfer program control to the routine labeled END.

PROGRAMDATE	
SEQUENCE LARGE LARGE	E
LINE INS COMMENTS	
1 3 4 5 6 7 9 1011 13 14 15 20 30 31 32 40	
J. END	

JUMP IF GREATER: JG M

JUMP IF LESS: JL M

JUMP IF EQUAL: JE M

Function: Transfer program control to the instruction stored at M if the numeric comparison indicator specified by the operation is set.

- Notes: a.) These instructions are used to test the result of a numeric comparison, (CNr).
  - b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.

Example: A numeric comparison instruction has been executed. If the equal indicator is set transfer control to the routine labeled CMP.

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARDONLY	
LINE INS	OPERANDS	COMMENTS
1 3 4 5 6 7 9 10 11 13 1	15 20 30 3	40
JE	С.М.Р	1

2-36

JUMP	EQUAL (AI	LPHA/NUMERIC):	JEA	M
JUMP	UNEQUAL	(ALPHA/NUMERIC)	: JUA	М

- Function: Transfer program control to the instruction stored at M if the comparison indicator specified by the operation code is set.
- Notes: a.) These instructions are used to test the results of an alpha/ numeric comparison. (CAr)
  - b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

UNIVAC	UNIVACº 1005	AL ASSEMBLER CODING FORM
PROGRAM.	PROGRAMMER	DATE
SEQUENCE LABEL	POR BEG CARD ONLY POPERANDS 131415 20 30 31 3	COMMENTS
	A P.R.O.	

Example: Test the alpha/numeric indicators in order to determine the results of a previous alpha/numeric compare. If the arguments were equal transfer control to the routine labeled PRO.

JUMP	POSITIVE:	JP	$\mathbf{M}$
JUMP	NEGATIVE:	JN	Μ
JUMP	ZERO:	JΖ	М

- Function: Transfer program control to the instruction stored at M if the arithmetic indicator specified by the operation code is set.
- Notes: a.) These instructions are used to test the resultant sign of an arithmetic operation (AMr, ARr, SMr, SRr).
  - b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example:

. Test arithmetic indicators in order to determine if the result of a previous arithmetic operation was negative. If the condition is true, transfer control to the routine labeled NEG.

a general and a sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-	n bandar en en besternen andere en antikken en besternen antikken en antikken en antikken antikken antikken ant	
UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
 - Province of the second secon	R BEG CARD ONLY	
SEQUENCE LABEL ↓ OP LINE INS 1 3 4 5 6 7 9 1011 131411	OPERANDS 5 20 30	1 COMMENTS
, , , , , , , , , , , , , , , , , , ,	ĮĘĢ	
	· · · · · · · · · · · · · · · · · · ·	

### JUMP RETURN: JR M

- Function: This instruction stores the address of the next sequential instruction in the X register and transfers program control to the instruction stored at M.
- Notes: a.) This instruction provides the programmer with the facility of breaking program sequence and executing a subroutine; and then returning program control to the instruction immediately following the JR instruction.
  - b.) The subroutine at M must contain a JX instruction so that the return line to the main program can be established.
- Example: Transfer program control to an initialized sub-routine called INT, perform those functions required and return control to the main program.

PROGR					~			FOR	BEG CARD ONLY			
SEQUE	NCE INS		LAB	EL	ŧ٢	ÖP	]	Γ	OPERANDS	COMMENT	S	
1 3	4 5	6	7	9	01	1 13	14	15	20	30 31 32	40	
			T_A	G	Ţ	J,R,	Γ	1	V.T.			
		П				CLF	1	T	OT, 35	· · · · · ·		

F	PROGRAM									PROGRAMMER		DATE	
						_ r	ANA 1 - 24		FOR	BEG CARD ONLY			
	SEQUE		-	1	BEL	74	OP	]	Γ	OPERANDS	5	COMMENTS -	
	1 3	4 5	56	7	9	10	11 1	914	15	20	30.31	32	40
	and a standard				T, N	·	'X' ד		E,X		1	} 	
Ì						ľ	Γ.,	Γ					
 _			1		<u> </u>	L		Γ				1	

F	PROGRAM							<del></del>	PROGRAMMER	DATE	
					r			æF(	DR BEG CARD ONLY		
	SEQUE	NCE	7 I	LABEL	1	QP		Γ	OPERANDS	COMMENTS	
	1 3	4 5	6	7 9	10	11	131	4	5 20 30	31 32	40
			$\Pi$	EX		1		Ţ	Γ A.G.+ 5	, <b>)</b>	
1 a	<u>+-</u>		++			مير ل <sup>ي</sup>	4	t			
		<u> </u>	++	<del></del>			<u> </u>	+	<u> </u>	1 franciscus	

Note: Reference function of JX instruction,

### JUMP RETURN EXIT: JX M

Function: This instruction creates a jump instruction to the address specified by the X Register and stores it at M.

- Notes: a.) This instruction is used in conjunction with the Jump Return (JR) instruction in order to establish the return link to the main program from a given sub-routine.
  - b.) This instruction is normally executed as the first instruction in a called sub-routine.

Example:

e: . Establish the exit line back to the main program for an initialize sub-routine called INT.

	PROGRAM		PROGRAMM	R	DATE
			FOR BEG CARD ONLY		
	SEQUENCE	LABEL OF	OPERAN	DS COMMENTS	
		67 91011 13	1415 20	30 31 32	40
•		T A G J R	INT.		
		CLR	ТОТ, 35		

SEQUENCE         LABEL         OP         OPERANDS         I COMMENTS           1 3 4 5 6 7 9 1011 13 14 15 20         30 31 32 40         40           1 N T         J X         E X         1000000000000000000000000000000000000		۸	· · · · · · · · · · · · · · · · · · ·					PROGRAMMER		DATE
1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40			LABEL	٦fr	QP		OR BEG C		COMMENTS	
	LINE IN		7 9	010	11 13	14	5			
		. [	LNT	Ī	Γ,Υ,Γ		E,X, , ,			
				TT		Π			<b>.</b>	· · · · · · · · · · · ·

PROGRAM									PROGRAMMER_	DATE	
		_	1.	Ì٢				FO	R BEG CARD ONLY	19 A	
SEQUE	NCE INS		LABE	7		P		Γ	OPERANDS	I COMME	NTS
1 3	4 5	6	7	910	11	13	14	15	5 20	30 31 32	40
			E X	Γ	٦'			т	A G + 5		
										1. 1. 1. <b>1.</b> 1. 1. 1. 1.	
		L		T			Γ				

### ADD TO MEMORY: AM<sub>r</sub> M,L

Function: Adds algebraically L least significant characters of AR1 or 2, to the L most significant characters of the field specified by M.

- Notes: a.) If the length of the Register is equal to or greater than L, the instruction is terminated when L characters have been added to memory.
  - b.) If the length of Register is less than L, decimal zeroes are added to memory.
  - c.) Except for the sign bit, zone bits are ignored in the Register.
  - d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:


If the sum is plus (+), the positive indicator is set.

If the sum is negative (-), the negative indicator is set.

Examples: . Add the 5 least significant characters of Arithmetic Register one (AR1) to the field labeled FDI.

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM.	PROGRAMMER	DATE
SEQUENCE LINE INS 1 3 4 5 6 7 91011 1314	FOR BEG CARD ONLY OPERANDS 15 20 30	COMMENTS
	F D 1 , 5	
ARI (before & afte	er) = 1 2 3 0 0 0	4716
FDI (before)	= 5	2 3 0 1
FDI (after)	= 5	7 0 1 7

Add the 5 least significant characters of arithmetic register 2 to the field labeled FD2.



Special consideration should be given on all arithmetic processes (AR, AM, SR, SM) to the fact that when a negative result is developed the sign indications (X bits) will be generated in both the most and least significant locations of the resultant field. When a zero result is developed the zero balance indicator (Y bit) will be generated in the most significant location of the resultant field. A zero balance cannot be tested for sign (+ or -) through the use of testable indicators. All testable indicators remain set until another compare, add, subtract or print (if alt switch two is on/illuminated).

# ADD TO REGISTER: ARr. M.L.

Function: Adds algebraically L most significant characters of the field specified by M, to the L least significant characters of AR1 or 2.

- Notes: a.) If the length of the Register is greater than L, decimal zeroes are added to the Register.
  - b.) If the length of the Register is equal to or less than L, the instruction is terminated when L characters have been added to the Register.
  - c.) Except for the sign bit, zone bits are ignored in memory.
  - d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:

If the sum is plus (+), the positive indicator is set.

If the sum is negative (-), the negative indicator is set.

Examples: . Add the five digit field labeled FD1 to Arithmetic Register One (AR1).

UNIVAC	UNIVACº 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE         LABEL         OF           LINE         INS         1.3         3         4         5         6         7         9         10         1         13         14         15	DEG CARD ONLY OPERANDS 20 303	1 COMMENTS
		+ · · · · · · · · · · · · · · · · · · ·

AR1 (before)	Ξ	Δ	Δ	Δ	Δ	Δ	0	5	6	2	3	
AR1 (after)	=	0	0	0.	0	0	0	5	8	7	6	

2-43

Add the five digit negative field labeled FD2 to arithmetic register 2.

•

ŝ

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LINE INS 1 3 4 5 6 7 91011 13	OPERANDS 1415 20 303	1 COMMENTS
A,R 2	F D 2 , 5	
FD2 (before & a	(ter) = 0	0 1 2 7
AR2 (before)	= A - A 7 6	9546
AR2 (after)	= 0 - 0 7 6	9419

### SUBTRACT FROM MEMORY: SMr M,L

- Function: Subtracts algebraically L least significant characters of AR1 or 2, from the L most significant characters of the field specified by M.
- Note: This instruction operates identically to the AM instruction, except that the operation is subtraction. Otherwise the notes under the AM instruction apply.
- Examples: . Subtract the 5 least significant characters of AR1 from the field labeled PN1.

UNIV				UNIVAC' 10	OB SAAL AS	SAAL ASSEMBLER CODING FORM				
PROGRAM			F	PROGRAMMER	<u></u>	DATE				
SEQUENCE LINE INS	LABEL	OP	٦ [	OPERANDS	Сомме					
1.3456	7 9	1011 13 S.M.1	14	5 20 ? N 1 , 5	<u>30 31 32</u>	40 				
			Π							

AR1 (before & after)	=	Δ	Δ	Δ	Δ	Δ	Δ	1	9	7	6	
PN1 (before)	H						3	9	8	7	8	
PN1 (after)	=						3	7	9	0	2	


. Subtract the 5 least significant characters of AR 2 from the field labeled PN2.

UNIVAC	UNIVAC' 100	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LINE INS 1 3 4 5 6 7 9 1011	OPERANDS	1 COMMENTS
	The second se	
AR2 (before & a	after) = $\Delta$	<u>−</u> △ 6 9 3 7
PN2 (before)	=	06000
PN2 (after)		

2-46

## SUBTRACT FROM REGISTER: SRr M,L

- Function: Subtracts algebraically L most significant characters of the field specified by M, from the L least significant characters of AR1 or 2.
- Note: This instruction operates identically to the AR instruction, with the sole exception that the operation is a subtraction. Otherwise the notes under the AR instruction apply.
- Examples: . Subtract the 5 digit field labeled PN1 from Arithmetic Register one (AR1).



- AR1 (before)
   =  $\triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ 9 \ 5 \ 7$  


   AR1 (after)
   = 0 0 0 0 0 0 0 0 3 0 4
- . Subtract the 5 digit field labeled PN2 from arithmetic register 2.

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FO
PROGRAM	PROGRAMMERDATEDATE
SEQUENCE         LABEL         OP           LINE         INS         1         3         4         5         6         7         9         10         1         13	OPERANDS COMMENTS
	P.N.2, , 5,,,,,,, .
PN2 (before & a	(ter) = 76560
AR2 (before)	= $\Delta$ $\Delta$ 7 6 0 6 0
AR2 (after)	= 0 - 0 5 0 0

# MULTIPLICATION: MUL M,L

- Function: Multiply L most significant characters of the field specified by M by the value previously stored in AR1 and place the product in AR2.
- Notes: a.) L must be a decimal number ranging from one to eight.
  - b.) The multiplier must be previously stored in AR1 and must be less than ten digits in length and have sign deleted.
  - c.) AR2 must be cleared to spaces before the Multiplication instruction is executed.
  - d.) Both the Multiplier (AR1) and the Multiplicand (MEM) must be positive values.
  - e.) A maximum product of 17 decimal digits can be developed.
  - f.) The result is formed in AR2 and is right justified with zero fill.
  - g.) Testable indicators are not set or affected by this instruction.

Example: Multiply two four digit numbers labeled WS1 and WS2.




WS1 AR1 (before) AB2 (before)			Δ-	←	Δ			6 6	
AR2 (before) WS2	=					1	0	2	∆ 5
, AR2 (after)	=	0	0	1	6	9	1	2	5

#### DIVISION: DIV M,L

- Function: Divide AR2 by the L most significant characters of the field specified by M and place the results in AR1 and 2.
- Notes: a.) L must be a decimal number ranging from one to seven,
  - b.) The dividend must be previously stored in AR2 and must be less than thirteen digits in length. If signed, sign must be deleted.
  - c.) ARl must be cleared to spaces before the Division instruction is executed.
  - d.) Both the divisor (MEM) and the dividend (AR2) must be positive values, subsequently testable indicators are not set or affected by this instruction.
  - e.) Seven whole numbers are developed as the quotient and will appear in ARl right justified. That is if the length of the dividend is greater than 7, there must be less than 9,999,999 difference in the absolute values of the dividend and the divisor.
  - f.) Eight decimal and nine remainder of the quotient are developed and will appear in AR2 left justified.
  - g.) If the divisor is zero, the result will be blank.

Example: Divide WS1 3 digits into WS2 (5 digits).



### TRANSLATE INTRODUCTION

The Translate Process for the UNIVAC 1005 permits the translation of an entire record to be accomplished by a single instruction.

The Translate Instruction functions, quite simply:

All of the characters of the translated code are entered into Core Storage in the form of a reference table (Translate Table) at or before the start of a run.

The bits of each character of the code to be translated, acting as address codes, call the translated character code out of the Translate Table during the Translate Instruction.

The translated codes substitute themselves for the codes to be translated in the M (Operand) Address of the Translate Operation. This leaves a fully translated record in the M Address locations at the end of the operation.

The UNIVAC 1005 uses a code when addressing its Core Storage. The Address Control recognizes the code for the original character and relates this with a specific storage location containing the translate character.

With practically all of the codes used in data processing, be they 5-, 6-, 7-, or 8-Track, a maximum of six tracks are valid or significant as far as character code formation is concerned. The other tracks serve for parity or functional control purposes.

By using six significant tracks (or levels) of the code to be translated for address control, one level for Row Address control and the other levels for Column Address control, the UNIVAC 1005 Translate Process is practically universal in its application to code translation.

To change from one translation to another can require nothing more than changing the translation table in the storage.

The Translate Process combines simplicity of programming with efficiency of operation to obtain a wide scope of translating abilities.

#### GENERAL DESCRIPTION OF THE TRANSLATION TABLE

Figure 1 illustrates the required format of the Translation Table insofar as it is determined by the 1005 circuitry, and is intended to give a correct approach to the planning of the table. Figure 1-A is a sample chart,

				۱G.	СН	AR	ACT	ER	MOD 1 MEM. LOC.		NEW CHAR.	ORIG. CHAR.		FOR	IG. (	сна 8 <u> </u> 4	RATIO RACTI	ER 1	MOD 1 MEM. LOC.		NEW CHAR.
	1	+	0	1	1	1	1	1	0081	-			+	1	0	0 0		0	0125	+	
1		-	1	1	1	1	1	1	0082	+	}	1	-	1	0	0 0		1	0126	-	
		+	0	0.	0	0	0	0	0094	+			+	1	-	0 0		1	0127	4	
	1		0	0	0	0	0	1	0095	-			-	1	0	0 1		1	0128	+	1
1			0	0	0	0	1	1	0096	+			-	- 1	0	1 1	•	0	0129	+	
			0	0	0	1	1	1	0097	-		i i	+	1	1	1 1		0	0130	-	}
		-	0	0	1	1	1	0	0098	+	1		-	1	1	1 0		1	0131	+	
		-	0	1	1	1	0	0	0099	+		i i	+	1	-	0 0		0	0132	-	
		-	0	1	1	0	0	1	0100	->				1	-	0 1		0	0133	-	
		-	0	1	0	0	1	0	0101	+		[	-	1	•	1 0		0	0134	+	
		-	0	0	0	1	0	0	0102	-	1		-	1		0 0		1	0135	+	
		+	0	0	1	0	0	0	0103	-		[	-	1	-	0 0		0	0136	+	
ł		-	0	1	0	0	0	1	0104	+			-	1		0 1		1	0137	+	
		-	0	0	0	0	1	0	0105	-				1	0	1 0		0	0138	+	
		-	0	0	0	1	0	1	0106	+			-	1	•	0 1	-	1	0139	+	
		+	0	0	1	0	1	0	0107	-		1	+	1	0	1 0		1	0140	+	
	j		0	1	0	1	0	1	0108	+			-	1	1	0 1	1	1	0141	+	
		-	0	0	1	0	1	1	0109	-	1		-	1	0	1 1	1	1	0142	+	
	j	-	0	1	0	1	1	1	0110	+			-	1	1	1 1		0	0143	+	
			0	0	1	1	1	1	0111	-			-	1	1	1 1	0	1	0144	+	
		-	0	1	1	1	1	0	0112	+			-	1	1	1 (		1	0145	+	
		-	0	1	1	1	0	1	0113	-			+	1	1 -	0 1	1	0	0146	+	
		-	0	1	1	0	1	1	0114	-		1	-	1	0	1 1	-	1	0147	+	
		+	0	1	0	1	1	0	0115	+				1	1	1 (		0	0148	+	
		-	0	0	1	1	0	1	0116	-			-	1	1	0 1	-	0	0149	+	
		-	0	1	1	0	1	0	0117	-	ĺ		-	1	0	1 (		1	0150	+	
1		-	0	1	0	1	σ	0	0118	-			-	1	1	0 (		1	0151	+	
			0	0	1	0	0	1	0119	+			-	1	-	0 1		0	0152	+	
1		+	0	1	0	0	1	1	0120	-			-	1	0	1 1	-	0	0153	+	
			0	0	0	1	1	0	0121	+			-	1	1	1 (		0	0154	+	
			0	0	1	1	0	0	0122	+		1	-	1	1	0 0	0 (	0	0155	+	
		-	0	1	L	0	0	0	0123	+											
		-	0	1	0	0	0	0	0124	+	[	1									

FIGURE 1.

ORIG. CHAR.	) OF	BIT CONFIGURATION OF ORIG. CHARACTER					MOD 1 MEM. LOC.		NEW CHAR.	
=	-	0	1	1	1	1	1	0081	+	,,
		1	1	1	1	1	1	0082	-	
		0	0	0	0	0	0	0094	-	
		0	0	0	0	0	1	0095	+	1

FIGURE 1-A

- 2 -

2-51

filled in, to illustrate a possible input translation to the 1005.

Fig. 1 represents the sixty-four (64) characters that are recognized by the 1005. These characters are shown in the table by bit configurations. Zero represents a bit absent and 1 represents a bit present. Therefore, the programmer must have a six level code showing the bit configuration for each letter, number or special character:

X	Y	8	4	2	1		
Bit	Bit	Bit	Bit	Bit	Bit	_	A (in XS-3, 80 col.)
Abs	Pres	Abs	Pres	Abs	Abs	-	A (III AS-5, 60 col.)


In the context of the translation instruction, this pattern has two meanings:

Meaning 1: It is the pattern of a character in the original code as it appears in 1005 storage before translation.

Meaning 2: This is the code that Address Control recognizes to relate to a specific storage location containing the translate character.

Since the bit patterns are arranged by the sequence as addresses, they are in no meaningful sequence as original code characters.

The Original Character box will contain the character that is equal to the bit configuration shown directly to the right on the same line:



The Mod. 1 Mem. Loc, box refers to the location in memory that will contain the new character. Note that the translate table is a fixed area in Module 1 with two characters at location 0081 and 0082 and sixty-two (62) more characters starting at location 0094 and continuing to 0155. This corresponds with the layout of the translation tables in that entry 126 of the table, (0126 - J) a J will be entered in position 0126 of memory.

## PLANNING THE TRANSLATION TABLE (Ref. Figure 1-A)

To construct the translation table, the first step is to examine the bit patterns of the character to be translated. Having found the bit configuration in the table (under Bit Configuration of Orig. Character) write the character to be translated in the small box at the left. Next, fill in the corresponding small box on the right (under New Char.) with the resultant UNIVAC 1005 character desired.

Loading the translate table into memory is easily accomplished in the data division of the program. Recommended procedure is to define the areas in CRD, PRT, PCH. Immediately follow this with ORG 0081 to set the Address Control to the beginning of the translate table. Next, code a literal instruction with +2 in the operation field and two characters in the operand field. These two characters will be the first two entries under NEW CHAR. corresponding to 0081 and 0082. Note: The use of the literal instruction directs the assembler to move the number of characters specified in the Op field from the operand field to sequential core locations starting at 0081. It is now necessary to reposition Address Control to the next position of the translate table. This is accomplished with an ORG 0094. Next, code a literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0094 thru 0124. Next, code another literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0125 thru 0155. This completes the coding necessary and upon execution of loading the program the translate table will be properly positioned in memory. Following is the data division of a sample program showing the necessary coding for a translation from BCD to XS-3.

	Beg CRD	
FD1	-	1
FD2	-	7
	PRT	
PRI	-	<b>1</b> is the set of
PR2	-	7
	PCH	
PC1	-	1
PC2	-	7
	ORG	0081
	+2	; (
	ORG	0094
	+31	137⊐%ZS48/25¢V#X:C< ,W\≠U9T6@Y
	+31	$-JLP : \not \square IBMQAKN \land E G \ge +? \cdot F = ) DRCO * H \&$
	ORG	0373
	STA	


This chart and its explanation cover the needs of translation into BCD. It is simple to punch the translation characters into a card and load it into the 1005 table area. For translating into foreign codes, it is necessary to load the bit patterns of the foreign code into the table. Further planning is needed to determine the proper card punching to obtain these bit patterns.

## TRANSLATE: TRL M,L

- Function: Replace L most significant characters of the field specified by M with their positional equivalent as dictated by the translate table.
- Notes: a.) L must be a decimal number less than 961. The entire operand must be located in the 1st bank.
  - b.) Any combination of 64 possible U1005 6 bit characters can appear in the translation table.
  - c.) Prior to executing the translate instruction the translate table is stored in memory locations 0081, 0082, 0094 0155.
  - d.) The M expression specifies the most significant location of the field to be translated. The conversion proceeds from the most significant character to the least for L characters.
  - e.) The TRL instruction replaces each character in the field to be translated with a character selected from the translate table. The basis for selecting the replacement character is the Boolean value of the character to be replaced.
  - f.) The contents of the translate table are not altered by the instruction, unless the translate table itself is translated.
- Example: A three character field containing three 6 bits configurations 110001 110010 110011 is labeled FD1. Those 6 bit configurations are the BCD (Binary Coded Decimal) codes for the characters ABC. FD1 is to be printed on the U1005 and must be translated from BCD to UNIVAC 1005 XS-3 code. The first four instructions load the new translate table.

UNIVAC	UNIVAC° 1005	SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARD ONLY	
SEQUENCE LABEL	OP OPERANDS	COMMENTS
1 3 4 5 6 7 91	011 131415 20 30	<u>31 32 40</u>
	L,P,R K, 1, , 6,2	1 
	S P R T R 1 , 6 2	<u> </u>
	LA1 K2,2	I /

The translate function is now executed.



The resultant characters stored in FD1 are the XS-3 equivalent for the alpha character ABC.

#### STORE ZERO SUPPRESSED: SZS M,L


- Function: Store ascending L least significant characters from AR2 into the L most significant characters of the field specified by M suppressing all leading zeroes.
- Notes: a.) L must be a decimal number.
  - b.) L characters are transferred in ascending order (least to most) from AR2 to the most significant positions of the field specified by M.
  - c.) Zero suppressing will continue until some character other than a zero or space is decoded.
  - d.) When L is greater than the capacity of AR2 the receiving field will be space filled.

Example: Store the five least significant positions of AR2, suppressing all leading zeros, into the field labeled TOT.


UNIVAC		UNIVAC'	IOOB SAAL	ASSEMBLER CODING FOR
PROGRAM	FOF	PROGRAMMER	<u></u>	DATE
SEQUENCE LABEL LINE INS 1 3 4 5 6 7 9	PP	OPERANDS	I <sub>СОМ</sub> 30 31 32	MENTS
	S,Z,S T	ΟΤ,5	<u> </u>	
	<u></u>		<u></u>	
AR2 (before)	= 0-	0 0 0 1	5	

#### LOAD WITH SIGN: LWS M,L

- Function: Load ascending L most significant numeric characters from the field specified by M, into the L least significant character positions of AR2. Insert a sign in the LSL position of AR2 on the basis of the low-order "X".
- Notes: a.) L must be a decimal number.
  - b.) L most significant characters of the field specified by M are transferred in ascending order to the L least significant positions of AR2.
  - c.) The LSL position of AR2 is examined and a sign is inserted. If the value in AR2 is positive it is left shifted one position and a space (plus sign) is inserted in the least significant character of AR2. If the value in AR2 is negative it is left shifted one position and a minus (negative sign) is inserted in the least significant character of AR2.
  - d.) When L is less than the capacity of AR2 the remaining positions of the register are space filled.
  - e.) When L is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.
  - f.) All non-numeric bits are deleted by this instruction.
- Example: . Load a five digit negative field called SUM into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the low order "X" bit.



Load a five digit positive field call ACC into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the Low - order "X" bit.



 ACC
 =
 0
 5
 0
 1
 5

 AR2
 =
  $\triangle \rightarrow \triangle$  0
 5
 0
 1
 5
  $\triangle$ 

.

## LOAD NUMERICS: LN<sub>r</sub> M,L

Function: Load ascending L most significant characters from the field specified by M, into the L least significant characters of AR1 or 2. During the transfer all zone bits are changed to binary zeroes.

- Notes: a.) L can be a decimal number ranging from 1 to 21 depending upon which AR has been specified by the operation code.
  - b.) If a field contains less characters than the register capacity the remaining positions of the register will be space filled.
  - c.) If a field contains more characters than register capacity the surplus positions will be truncated.

Examples: Transfer a four character constant K1 into the four least significant positions of AR1.


UŅ		V		_							L	U	N			40	<b>3°</b>	10	00	5	SA/	AL A	SSE	MB	LER	COD	DING
PROG	RAI	м									FOR E						MEF	۲								DA	те_
SEQU			1	LA	BE		Ł	01				320	, c	ARU			AND	s			1 <sub>c</sub>	OMN	IEN	TS -			
LINE 1 3		NS 5	6	7		9	01	1	13	14	15		_	20	)			_		30	31 32				-	40	
	Τ		Γ	Γ.	,	T	T	LN	11	Π	К 1		4								1					. 1	
	Т		Γ	Γ		Τ	Τ			Π																	

\*AR1 (before) =  $\triangle \ \triangle \ 0 \ 0 \ 1 \ 3 \ 4 \ 5 \ 6 \ 7$ K1 AR1 (after) =  $\triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ 1 \ 2 \ 3 \ 4$  Transfer a two character constant from Kl into the two least significant positions of ARl.

UNIVAC	UNIVACº 1005 SAAL A	SSEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 1011	OPERANDS COMM 31415 20 30 31 32	ENTS
LN,	K 1 , 2	
		<u> </u>
*AR1 (before)	= \( \( \lambda \) 0 0 1 3 4 5 6	7
K1	=A B C	D
AR1 (after)	$= \triangle \triangle \triangle \triangle \triangle \Delta \triangle \Delta 1$	2

Since the most significant position of the field is the character specified by the address M, the two most significant characters of K1 were transferred.

Transfer a two character constant from K1 beginning with LSL character into the two least significant positions of AR1.



\*AR1 (before) =  $\triangle \ \triangle \ 0 \ 0 \ 1 \ 3 \ 4 \ 5 \ 6 \ 7$ K1 = A B C D AR1 (after) =  $\triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \Delta \ \Delta \ 3 \ 4$ 

Since the most significant position of the field is the character specified by the address M + 2, the two least significant characters of Kl were transferred.

\*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

#### STORE EDITED: SED M,L

- Function: Store ascending L least significant characters from AR2 into the L most significant positions of the field specified by M. Suppress all leading zeroes and edit the field according to a fixed pattern.
- Notes: a.) L must be a decimal number.
  - b.) L characters are transferred in ascending order (least to most) from AR2 to the L most significant positions of the field specified by M.
  - c.) The field will be zero suppressed until some character other than a zero or space is decoded.
  - d.) A period is inserted in the fourth least significant position of AR2.
  - e.) Commas are inserted for separating significant values when they exist. If the integer value of the field is less than 1,000 commas will not be inserted.
  - f.) The rules for truncation and space fill are the same as for store ascending.


UNIVAC	UNIVAC° 1005 SAAL AS	SEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
<b></b>	-FOR BEG CARD ONLY	
SEQUENCE LABEL OP	OPERANDS COMME	
1 3 4 5 6 7 91011 131	<b>41</b> 5 20 <b>30</b> 3132	40
S, E, D	PRT, 10	
1		

AR2 (before)= $\triangle$  $\triangle$ 0140015-PRT (before)= $\triangle$  $\triangle$ 

#### PUNCH TEST: PTE

- Function: This instruction tests the ready status of the Punch Unit. Control will not be transferred to the next instruction in sequence if the Punch Unit is still active.
- Notes: a.) This instruction is normally given following a Punch command (XF PUN) and prior to the first transfer of new data into the Punch-buffer.
  - b.) This instruction insures that information will not be transferred into the Punch-buffer while it is in the process of unloading.
  - c.) Optimum utilization of the Punch-Test instruction will provide the maximum overlap of processing with punching.

Example: Test the Punch before storing AR2 in the Punch-buffer.



#### B. INSTRUCTION REPERTOIRE -- CARD SYSTEM EXTERNAL FUNCTIONS

The UNIVAC 1005 Card Processing system has been designed around a single address, internal programmed processor and includes as secondary units the following:

- Integrated High Speed Printer
- Integrated or free standing Card Reader
- Free standing Punch Unit or Read/Punch Unit
- Optional free standing Auxiliary Reader

The Card System External Function instructions pertain to Class III and are explained in detail on the following pages.

<u>Class III</u>: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.

## **READ CARD: XF** $\triangle$ **REA**

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer.
- Notes: a.) The input Card-buffer area is 80 locations in length, beginning with memory location 1 through memory location 80.
  - b.) Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location 1, a character punched in column 2 will be stored in location 2 and so on.
  - c.) As each column is read it is automatically translated from Hollerith card code to XS - 3.
  - d.) The mnemonic operand field must be preceded by a space.

(For illustration purposes this space will be indicated by a  $\Delta$  for all XF instructions)

1.1

UNIVAC UNIVACº 1005 SAAL ASSEMBLER CODING FORM PROGRAM. PROGRAMMER DATE FOR BEG CARD ONLY SEQUENCE LABEL 0 COMMENTS OPERANDS INS 4 30 31 32 40 XF ∆. R.E. A

Example: Read a card from the Main Reader.

#### PRINT-SPACE ONE XF APR1

TWO XF  $\triangle PR2$ 

- Function: This instruction prints the contents at the Print-buffer and spaces the paper one or two lines depending on the numeric modifier specified.
- Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
  - b.) Print-buffer locations correspond to printing positions, thus, a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at printed position two; and so forth.
  - c.) The Print-buffer area is automatically cleared to spaces following the execution of each Print command.
  - d.) All Printer spacing occurs subsequent to printing, or in other words the contents of the Print-buffer is printed, the Print-buffer is cleared and then the printer form is advanced.
  - e.) The mnemonic operand field must be preceded by a space.
- Example: Print the contents at the Print-buffer and advance the form two lines.

FOR BEG CARD ONLY	FOR BEG CARD ONLY
FOR BEG CARD ONLY	SEQUENCE LABEL OP OPERANDS COMMENTS
SEQUENCE LABEL OP	LINE INS COMMENTS
	1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40

With Alt Switch 2 on/illuminated on all print commands an automatic ejection (skip 7) occurs when a one (1) punch is detected in the forms control tape. This condition is testable. A JG condition is set if the one (1) punch has not been detected. A JL condition is set when the one (1) punch has been detected. These settings remain testable until another card, print or paper tape I/O command, compare, add or subtract instruction is executed.

#### **PRINT - ADVANCE 7** XF $\triangle$ PR7

- Function: This instruction prints the contents at the Print-buffer and advances the paper until a one, two, four, punch is detected in the control loop.
- Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
  - b.) Print-buffer locations correspond to printing positions, thus a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at print position two, and so forth.
  - c.) The Print-buffer area is automatically cleared to spaces following the execution of the print command.
  - d.) Once the forms advance function of the PR7 instruction is initiated, control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
  - e.) The first line of a form is normally indicated by a control punch in all channels of the printer control loop. Hence, an advance 7 would mean advance the form to the 1st line of the next page.
  - f.) The mnemonic operand field must be preceded by a space.

UN			40	Ē					UNIVAC' 1005	s	AAL ASSEMBLE	R CODING FORM
PROG	RAM		-		<u>г</u>			FOR	PROGRAMMER		·	DATE
	ENCE INS		LA1 7		•	ор 11_1	314	15	OPERANDS 20 30		COMMENTS	40
	Γ	Τ				X,F,	Ι	Δ	P,R,7, , , , , , , , , , , , , , , , , ,		1	
		T	T				Т	Г			1	

#### **PUNCH:** XF $\triangle$ PUN

- Function: This instruction punches the 80 column card image in the Punchbuffer.
- Notes: a.) The Punch-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
  - b.) Punch-buffer locations correspond to card columns, thus a character stored in location 293 will be punched in card column 1, a character stored in 294 will be punched in card column 2 and so on.
  - c.) The Punch-buffer is not cleared following the execution of the punch instruction.
  - d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch-cycle.
  - e.) As each column is punched it is automatically translated from XS-3 code to Hollerith card code.
  - f.) The mnemonic operand field must be preceded by a space.

UN		4						UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROG	RAM_				A.776000000		CALCUPAC	PROGRAMMER	DATE
Germania				_ [			-	OR BEG CARD ONLY	
	TIRE	łľ	LASE	-   •	OP			OPERANDS	COMMENTS
1	4 5	617		ate	h 1	131	4	5 <u>20</u> 30	31 32 40
		ТТ		Т	T	T	Т	APHN .	

Example: Punch the card image stored in the Punch-buffer.

## **READ - PRINT - SPACE ONE:** XF $\triangle$ RPR

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer and advances the printer form one line.
- Notes: a.) The Read-Print instruction is a combination of the Read Card (XF REA) and the Print (XF PR1) instructions. All notes pertaining to these instructions are applicable to the Read-Print instructions.
  - b.) During the Read-Print execution cycle both I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one.

For example, in the case of a 400 CPM reader and a 600 LPM printer, the execution time required to read a card is sufficient so that the print cycle can be completed concurrently.

- c.) The mnemonic operand field must be preceded by a space.
- Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form one line.

UNIVAC	UNIVAC* 1005	SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
	R BEG CARD ONLY	
SEQUENCE LABEL OP	OPERANDS	COMMENTS
1 3 4 5 6 7 9 10 11 13 14 15	20 30 3	1 32 40
1 314 310 7 91011 131612		
	R, P, R,	

## **READ - PRINT - SPACE TWO:** XF $\triangle$ RP2

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer and advances the printer form two lines.
- Notes: a.) All notes pertaining to the READ-PRINT-SPACE ONE (XF RPR) instruction are applicable to the READ-PRINT-SPACE TWO instruction.
  - b.) The mnemonic operand field must be preceded by a space.

# Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form two lines.

-	UNI	/AC		UNIVAC* 1005	SAAL ASSEMBLER CODING FORM		
	PROGRAM			PROGRAMMER	DATE		
	SEQUENCE LINE INS 1 34 50	LABEL 67 S		OPERANDS	COMMENTS 303132 40		
			X,F,	∆, R, P, 2, , , , , , , , , , , , , , , , ,			
		4					
_		4					

## **READ - PUNCH:** XF $\triangle$ RPH

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer and punches the 80 column card image in the Punchbuffer.
- Notes: a.) The READ-PUNCH is a combination of the Read Card (XF REA) and the Punch (XF PUN) instructions. All notes pertaining to these instructions are applicable to the READ-PUNCH instruction.
  - b.) During the READ-PUNCH execution cycle, I/O devices will function concurrently with the execution time of the faster peripheral being overlapped by the slower one.
  - c.) The mnemonic operand field must be preceded by a space.
- Example: Read the next card into the Card-buffer and punch the contents of the Punch-buffer.

UNIVAC	UNIVAC° 1005 SAAL ASSE	MBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE         LABEL         O           LINE         INS         1         3         4         5         6         7         9         10         1         1	OPERANDS COMMEN 131415 20 303132	TS
X,F	Δ, R, P, H, , , , , , , , , , , , , , , , ,	

#### **READ-PRINT-PUNCH:** XF $\triangle$ RPP

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer, advances the printer form one line, and punches the contents of the Punchbuffer.
- Notes: a.) The Read-Print-Punch instruction is a combination of the Read Card (XF REA), the Print (XF PR1), and the Punch Card (XF PUN) instructions. All notes pertaining to these instructions are applicable to the Read-Print-Punch instruction.
  - b.) During the Read-Print-Punch execution cycle, all three I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one. Ref. Read-Print Inst.
  - c.) The mnemonic operand field must be preceded by a space.

## Example:

le: Read the next card into the input Card-buffer, Print the contents of the Print-buffer, space the printer form one line, and punch the contents of the Punch-buffer.

UNIVAC	UNIVAC® 1008 SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER DATE DATE
SEQUENCE LABEL OP LINE INS 1 34567 91011 13	OPERANDS         COMMENTS           14         15         20         303132         40
X,F.	$\Delta_{\mathbf{R}_{0}}\mathbf{P}_{0}\mathbf{P}_{0}$

#### FORMS ADVANCE: XF $\triangle$ SK2

 $XF \triangle SK4$ 

XF ∆SK7

- Functions: These instructions will advance the printed form as indicated by the forms control-loop.
- Notes: a.) The Print-buffer area is not cleared following the execution of a skip command.
  - b.) Once the forms advance command has been initiated control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
  - c.) The mnemonic operand field must be preceded by a space.
- Example: Advance the printer form until a channel two punch is detected in the control loop.

UNIVAC							UNIVAC' 1005 SAAL ASSEMBLER CODING FORM			ł
PROGR	AM _	,				f0	PROGRAMMER		QATE	
SEQUE LINE 1 3			ABEL	- - 	0P 1111	31415	OPERANDS 20	COMMENT	5 <b></b>	·,···
	- 1	Π		Т	X F	Δ	S.K. 2		· · · · · · · · · · · · ·	

## **READ CODE IMAGE:** XF $\triangle$ **RCI**

- Function: This instruction reads a full 80 column card into the U1005 Cardbuffer. The capacity of an 80 column card is expanded by allowing two columns of data to be obtained from what would ordinarily be <u>one</u> card column. At the same time, automatic code translation is suspended. Subsequently, the U1005 Card-buffer is incremented by 80 positions.
- Notes: a.) The input Card-buffer area is 160 locations in length, beginning with memory location 1 through memory location 160.
  - b.) Input Card-buffer locations correspond sequentially to card columns. Thus, a configuration punched in card column 1 will be stored in memory locations 1 and 2, a configuration punched in card column 2 will be stored in memory locations 3 and 4 and so on.
  - c.) This instruction increases the data handling capacity of the U1005 in that the primary design is to combine in one card form the compact 6-position UNIVAC XS-3 code with the 12-position 80 column punched card code.
  - d.) The mnemonic operand field must be preceded by a space.

									(177) - 49) 				
UNIVAC						UNIVACº 1005			SAAL ASSEMBLER CODING FORM				
ан н. Ч. н	PROGF	RAM_	• .						PROGRAMMER			DATE	
that i	SEQUE			ABEL	¶,	OP	1	FOR	BEG CARD ONLY		COMMENTS		
	LINE 1 3	INS 4 5	67	g	10	11 13	314	15	20.	303		40	
					Π	X,F,	Ι	∆,r	C.1		<b>1</b> <b>1</b>		
											1		
	1	T	-				T	T			T		

Example: Read a card from the Main Reader in Code Image mode.

## PUNCH CODE IMAGE: XF APCI

Function: This instruction punches the card image located in the Code Image Punch-buffer into an 80 column card.

Notes: a.) The Code Image Punch-buffer is 160 locations in length beginning with memory location 293 through memory location 452.

- b.) Code Image Punch-buffer locations chronologically correspond to card columns. Thus, the data stored in locations 293 and 294 will be punched in card column 1, data stored in locations 295 and 296 will be punched in column 2 and so on.
- c.) The Code Image Punch-buffer is not cleared following the execution of the PUNCH CODE IMAGE instruction.
- d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch cycle.
- e.) The automatic XS-3 to 80 column code is suspended.
- f.) The mnemonic operand field must be preceded by a space.

Example: Punch the card image stored in the Code Image Punc
---

8:4:8:8% #F 8#24R 7 #A%8 5 88#498A7;		UNIVAC* 1005	SAAL ASSEMBLER CODING FO
PROGRAM		PROGRAMMER	DATE
SEQUENCE LINE INS 1 34567	D 0P 91011 1314	OPERANDS 15 20.	COMMENTS 303132 40
	X,F,	∆, P,C, 1, , , , , , , , , , , , , , , , , ,	
		<u></u>	• • • • • • • • • • • • • • • • • • •

## **READ AUXILIARY CODE IMAGE:** XF $\triangle$ **RXC**

Function: Read a card from the Auxiliary Reader in Code Image mode.

Notes: a.) The READ AUXILIARY code image instruction places the prior card read in output stacker No. 1.

- b.) All notes pertaining to the Read Code Image instruction (XF RCI) are applicable to the Read Auxiliary Code Image function.
- c.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Auxiliary Reader in Code Image Code.

PROGRAM       PROGRAMMER       DATE         FOR BEG CARD ONLY       DATE       DATE         SEQUENCE       LABEL       OP       OPERANDS       COMMENTS         1       34       56       7       91011       131415       20         1       34       56       7       91011       131415       20       303132       40	UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FOR
LINE INS 1 3 4 5 6 7 9 10 11 13 14 15 20 30 30 31 32 40		
x,F, Δ,R,X,C, , , , , , , , , , , , , , , , , ,	LINE INS	
		∆,R,X,C, , , , , , , , , , , , , , , , , ,
	┠╍╍╂╍╂╂╍╍╂┨	

READ AUXILIARY WITH STACKER SELECT:	ONE	XF	∆RX1	
· · · · · · · · · · · · · · · · · · ·	TWO	XF	∆RX2	
	THREE	XF	$\Delta \mathbf{RX3}$	

- Function: This instruction reads a full 80 column card from the Auxiliary Reader into the U1005 input Card-buffer and places the prior card read in output stacker 1, 2 or 3 as designated by the numeric digit in the third position of the mnemonic operand field.
- Notes: a.) All notes pertaining to the Read Card instruction (XF REA) are applicable to the READ AUXILIARY instruction.
  - b.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Auxiliary Reader and place the prior card read in Stacker 2.

UNIVAC	UNIVACº 1008 SAAL ASSEM	BLER CODING FORI
PROGRAM		DATE
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 10 1 1 1	OPERANDS COMMENT 31415 20. 303132	S 40
X,F,	∆, <b>R</b> , <b>X</b> , 2, , , , , , , , , , , , , , , , , ,	
		· · · · · · · · · · · · · · · · · · ·
	L	/

## PUNCH WITH STACKER SELECT: $XF \triangle PSS$

- Function: This instruction punches the 80 column card image in the Punch-buffer and places the card being punched in the select stacker.
- Notes: a.) All notes pertaining to the PUNCH instruction (XF PUN) are applicable to the PUNCH SELECT STACKER command.
  - b.) The mnemonic operand field must be preceded by a space.

al and the


Example: Punch the card image stored in the Punch-buffer and place that card in the select stacker.

	UN			40		12		UNIVACº 1005 SAAL ASSEMBLER CODING FORM	{
:	PROGR	AM_						FOR BEG CARD ONLY	1
	SEQUE LINE 1 3		6	LABEL 7 S		OP	314	OPERANDS         COMMENTS           15         20         303132         40	
			Π			X.F.	Γ	Δ, Ρ, S, S, , , , , , , , , , , , , , , ,	
			$\left  \cdot \right $	·····	╞		+		
			L		レ				

#### **READ/READ PUNCH:** XF $\triangle$ RRP

- Function: This instruction reads a full 80 column card from the punch unit into the 1005 input Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read.
- Notes: a.) The input Read/Punch Card-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
  - b.) Read/Punch Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location 293, a character punched in column 2 will be stored in location 294 and so on.
  - c.) Since the Read/Punch Input Card-buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 373 through 452 are used for punching. Subsequently, any data in these locations during execution of the RRP instruction will be punched into the second previous card read.
  - d.) As each column is read, it is automatically translated from Hollerith card code to XS-3.
  - e.) The mnemonic operand field must be preceded by a space.

Example: Read A card from the Read/Punch Unit Station 1 and punch the card in Station 3.



CARD PATH THROUGH READ/PUNCH


UNIVAC	UNIVAC° 1005 SAAL ASSE	EMBLER CODING FORM
PROGRAM		DATE,
SEQUENCE LINE INS 1 34567 91011	OPERANDS COMMEN 31415 20 303132	1TS 40
X,F	∆,R,R,P, , , , , , , , , , , , , , , , ,	

# READ/READ PUNCH WITH STACKER SELECT: XF ARRS

- Function: This instruction reads a full 80 column card from the Read/ Punch into the Ul005 Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read, placing that card in the selected output stacker.
- Notes: a.) The READ/PUNCH READ STACKER SELECT instruction is an offset of the READ/PUNCH READ instruction (XF RRP). All notes pertaining to the Read/Read Punch instruction (RRP) are applicable to the READ/PUNCH READ STACKER SELECT instruction.

b.) The mnemonic operand field must be preceded by a space.


Example: Read a card from the Read/Punch Unit Station 1 and punch and stacker select the card in Station 3.



	UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM
	PROGRAMF	PROGRAMMER DATE
n na ma Na	SEQUENCE LINE INS 1 34567 91011 13141	OPERANDS         COMMENTS           5         20         303132         40
	Х.Е.	∆,R,R,S, , , , , , , , , , , , , , , , ,
	┝╍┈┟┙┽╅╍╺┟╎╸╸┠╞	

## **READ/READ PUNCH CODE IMAGE:** XF $\triangle$ RRC

- Function: This instruction reads a full 80 column card from the Read/ Punch unit into the U1005 Read/Punch Card-buffer in Code Image mode and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read in Code Image mode.
- Notes: a.) All notes pertaining to the READ CODE IMAGE instruction (XF RCI) are applicable to the READ/READ PUNCH CODE IMAGE instruction.
  - b.) The input buffer is 160 locations in length beginning with memory location 293 through memory location 452.
  - c.) Since the input buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 453 through 612 are used for punching. Subsequently, any data in these locations during execution of the RRC instruction will be punched into the previous card read.
  - d.) The mnemonic operand field must be preceded by a space.
- Example: Read a card from the Read/Punch Unit Station 1 in code image mode and punch the card in Station 3 in code image mode.



CARD PATH THROUGH READ/PUNCH

UNI	0 CORPORATION	UNIVACº 1005 SAAL ASS	EMBLER CODING FO
PROGRAM_		PROGRAMMER	DATE
SEQUENCE LINE INS 1 345	LABEL OP		NTS40
	X.F.	∆, R, R, C,	

## HALT: XF AHLT

Function: This instruction brings the computer to an orderly halt.

Notes: a.) All I/O functions in processes will be completed before the halt will be effective.

- b.) If the U1005 is restarted following a HALT the next instruction in sequence will be executed.
- c.) The mnemonic operand field must be preceded by a space.
- Example: Halt the computer

PROGRAM PROGRAMMER DATE	SEQUENCE LABEL OP OPERANDS COMMENTS	SEQUENCE LABEL OP OPERANDS COMMENTS	UNIVAC	UNIVAC' 100	SAAL ASSEMBLER CODING FORM
SEQUENCE LABEL V OP OPERANDS COMMENTS	SEQUENCE LABEL V OP OPERANDS COMMENTS	SEQUENCE         LABEL         OP         OPERANDS         I COMMENTS           LINE         IKS         1.34567910111314052030313240         30313240	PROGRAM		DATE
	1 3 4 5 6 7 9 10 1 1 3 14 15 20 30 31 32 40			FOR BEG CARD ONLY	

# C. INSTRUCTION REPERTOIRE - PAPER TAPE EXTERNAL FUNCTIONS AND CONDITIONAL TESTS

#### 1. PAPER TAPE EXTERNAL FUNCTIONS

The Paper Tape Reader and Paper Tape Punch provide the UNIVAC 1005 with the ability to use paper tape as a direct input media and paper tape punch as a direct output media. The reader will accept any form of 5-, 6-, 7- or 8- track tape providing odd-parity checking when desired. The punch will perforate the aforementioned track tape codes providing odd-parity perforating if desired.

Paper tape reading and punching operations are controlled by the program. The input area starts with the first position of memory module one and will extend for the Tape Block length. Output area is designated to start at 0293 and extend for the Tape Block length. So that a wide variety of tape codes can be handled, the Paper Tape Reader and Punch functions to transmit or perforate an exact image of all or part of each tape frame. This selection is through program control which specifies 80 column read mode for 6 data track reading and punching, Code Image mode for 8 tape track reading and punching. In the above two modes, the 7th track is available for parity checking and the 8th track for special control. For data processing, the information recorded in paper tape can be entered one character at a time, 80 characters at a time, or a variable length block ended by a configuration of all bits present. For further assistance in data processing, the Paper Tape Reader permits printing and punching of end results directly from paper tape without intermediate tape-to-card conversion.

The format of the Paper Tape External Functions requires only the mode of punching or reading (80 Column or Code Image).

The Paper Tape External Function instructions pertain to Class III and are explained in detail on the following pages.

Class III: Class III instructions are Input/Output or External Function Commands and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.

READ	PAPER	TAPE:	XF	$\triangle \mathbf{RP1}$	Read l Frame
			XF	$\Delta RP8$	Read 80 Frames
			XF	∆RPS	Read through Sentinel
· ·	a da da inc				

Function: This instruction reads a block of tape into the U1005 Card Readbuffer. The variable length of the block is determined by the 3rd character of the mnemonic field. Specifically, RP1 designates a l character block, RP8 designates an 80 character block, RPS designates a variable length block ended by a configuration of all bits present.

Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the Read instruction (XF  $\triangle$ REA) are applicable to the Read Paper Tape instruction.

b.) On a RPS instruction, the all bit present character is read.

c.) The mnemonic operand field must be preceded by a space.

Example:	Read a block	of paper tap	e 80 characters	in length.
----------	--------------	--------------	-----------------	------------

11

	Dodania M	AND	DEPERA	TION			UNIVAC <sup>®</sup> 1005 SAAL ASSEMBLER CODING FORM
PROGR	AM_						PROGRAMMER DATE DATE
SEQUE LINE 1 3	NCE INS 4 5		LABE 7	5 10 9 10	OP 11 13	14	OPERANDS         COMMENTS           15         20,         303132         40
				Τ	X,F,	Π	Δ.R.P.8
			1 - E.				
t Matter and		Π	a de la sere			Π	

PUNCH PAPER TAPE WITHOUT PARITY:XF  $\triangle$ PP1Punch 1 FrameXF  $\triangle$ PPSPunch to Sentine1

Function: This instruction punches a block of tape from the U1005 Card Punch-buffer. The variable length of the block is determined by the 3rd character of the mnemonic operand field. Specifically, PP1 designates a 1 character block, PPS designates a variable length block ended by a configuration of all bits present.

Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the PUNCH instruction (XF PUN) instruction are applicable to the PUNCH PAPER TAPE instruction.

e gillion da

- b.) On a PPS instruction, the all bit present character is not punched.
  - c.) The mnemonic operand field must be preceded by a space.

Example: Punch a block of paper tape up to but not including the sentinel (all bits).

1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	UN	JI\	14	\ <b>C</b>		n ( ). Si ( ). Si ( ).	 	UNIVAC® 1008 SAAL ASSEMBLER CODING FORM
	ROGE	ам_						PROGRAMMER DATE
	SEQUE	NCE INS 4 5	_	ABĘL 9	10	OP 11 1:	314	OPERANDS         COMMENTS           15         20         303132         40
			+	<b></b>	$\left  \right $	X.F.	$\parallel$	Δ.Ρ.Ρ.5
				LL	Ħ		Ħ	<u></u>

## PUNCH PAPER TAPE WITH PARITY: XF $\triangle PlP$ Funch 1 Frame XF $\triangle PSP$ Funch to Sentinel

Function: This instruction punches a block of tape with odd-parity from the U1005 Card Punch-buffer. The variable length of the block is defined by the second character of the mnemonic operand field. When punching to (but not including) sentinel, all bits constitute the sentinel configuration.

- Note: a.) All notes pertaining to the PUNCH PAPER TAPE instruction are applicable to the above instructions.
  - b.) The mnemonic operand field must be preceded by a space.

Example: Punch a block of paper tape with odd-parity up to but not including the sentinel (all bits).

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FOR
PROGRAM	
SEQUENCE LINE INS 1 3 4 5 6 7 91011 13	OPERANDS COMMENTS 1415 20 303132 40
,,,,,X,F,	AP.S.P.

## 2. PAPER TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Paper Tape System are two (2) Conditional instructions which allow the programmer to test for parity error and channel 8 conditions.

The Paper Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

<u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions. PAPER TAPE CONDITIONAL TESTS: Jump Parity Error: JPE M Jump Channel 8: JC8 M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of paper tape instructions after execution.

b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.

Example:

Test results of a previous paper tape read instruction. If the condition is true, transfer control to the routine labeled ERR.

UNIVAC	UNIVAC° 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL LINE INS 1 3456791	OP OPERANDS 11 131415 20- 34	COMMENTS 03132 40
	J.P.E E.R.R	1 
		· · · · · · · · · · · · · · · · · · ·

# D. INSTRUCTION REPERTOIRE - MAGNETIC TAPE EXTERNAL FUNCTIONS AND CONDITIONAL TESTS

#### 1. MAGNETIC TAPE EXTERNAL FUNCTIONS

The UNISERVO VI C Magnetic Tape Units provide the UNIVAC 1005 with the capability of reading and writing IBM compatible tapes at densities of 200, 556 and 800 Characters Per Inch (CPI). When using more than one unit, it is possible to read or write any six level code at a given density on one or more units, and another code at a different density on one or more other units. Seven tape tracks are read and written; one parity and six data tracks.

Magnetic tape reading and writing operations are controlled by the program. Input/Output areas may be the 1st core position of any memory bank designated by the programmer. Data checking includes character parity, automatically performed by all tape units. In addition to Read and Write instructions, the 1005 features the Backspace one block, Erase before write, Read at high gain and Rewind functions. The programmer has an option of using odd or even parity. The UNIVAC 1005 is capable of handling up to 2 Magnetic Tape Units.

The format of the Magnetic Tape External Functions is slightly different in that a Buffer Directive (See Assembler Directives) and a length (of block) must be employed. The length, which designates the number of characters to be read or written, can be any number from 1 to 961. However, on a write instruction the length must be 5 characters greater than the number of characters to be written. When reading variable length records, the length must be the largest number of characters to be read. Reading terminates when an interblock gap is encountered or when the designated length is read, whichever occurs last. When the block length is shorter than the maximum length, the remainder will be space filled.

The Magnetic Tape External Function instructions pertain to Class IV and are explained in detail on the following pages.

Class IV: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer (BFn), and length in the "M" portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

READ	TAPE:	Servo	One Normal Gain	XF	$\triangle RT1$ , BF <sub>n</sub> , L
		Servo	Two Normal Gain	XF	$\triangle$ RT2, BF <sub>n</sub> , L
		Servo	One High Gain	XF	$\Delta RT5$ , BF <sub>n</sub> , L
		Servo	Two High Gain	XF	$\triangle RT6, BF_n, L$

Function: This instruction reads a block of magnetic tape into the U1005 memory.

- Notes: a.) The number of the Servo from which the data is to be read is designated by the 3rd character of the mnemonic operand field.
  - b.) The  $BF_n$  mnemonic designates the bank of memory in which the data is to be read. (See Assembler Directives.) Reading starts in the first memory location of the designated bank.
  - c.) The L mnemonic is a number from 1 to 961 and is used to determine the length of the block being read.
  - d.) Normal tape operations are in odd parity. An asterisk (\*) is placed in card column 15 to designate an even parity operation.
  - e.) To indicate a High Gain Read function, the third character of the mnemonic operand field (Servo number) is incremented by 4.
  - f.) The mnemonic operand field must be preceded by a space (except for even parity).

Example: Read a block of tape from Servo 2, odd parity, normal gain and store data into core positions 0962 - 1461.

UP	VIL	Ά			Ē	UNIVACº 1006 SAAL AS	SEMBLER CODING FORM
PROGR	RAM					PROGRAMMER	DATE
SEQUE LINE 1 3	INS 4 5 6	LABEI		0P 1 13	1415		ENTS
		Ļ	Ţļ	(,F,	Δ	R,T,2,,,B;F,2,,5,0,0,	
				<u> </u>			

- WRITE TAPE: Servo One XF  $\triangle$ WT1, BFn, L Servo Two XF  $\triangle$ WT2, BFn, L
- Function: This instruction writes a block of data from the U1005 memory onto magnetic tape.
- Notes: a.) The L mnemonic is the number used to determine the length of the block to be written. This number must be 5 greater than the actual number of characters to be written.
  - b.) All other notes pertaining to the READ TAPE instruction are applicable to the WRITE TAPE function.
- Example: Write a block of tape on Servo 2, even parity, from core positions 1923 - 2122.

SIVISION OF SPERAY	VA				L	UNIVACº 100	SAA	L ASSEMBLER CODING FOI
PROGRAM						PROGRAMMER	· · ·	DATE
SEQUENCE LINE INS 1 34 5	11	ABEL 9	101	0P 1 13	1415	OPERANDS	C 30313	OMMENTS 12 40
			X	. F.	*	W.T.2., BIF.2., 2.0.5.		
1 1	11		11			_		

# ERASE BEFORE WRITE: Servo One XF $\triangle$ ER1, BF<sub>n</sub>, L Servo Two XF $\triangle$ ER2, BF<sub>n</sub>, L

Function: This instruction is used to delay the writing of a block on tape, to insure that a portion of tape is erased before writing on it. This instruction can be used to continue an old file or by-pass a bad spot by backspacing and then writing again with the ERASE BEFORE WRITE instruction (See conditional test - parity error recovery example).

Note: a.) All notes pertaining to the WRITE TAPE instruction are applicable to the ERASE BEFORE WRITE function.

Example: Erase before write a block of tape on Servo 2, odd parity, from core positions 1923-2002.

. · · .	UN					: :		n an an an ann an an an an an an an an a	
								UNIVACº 1005	SAAL ASSEMBLER CODING FORM
F	PROGR	AM						PROGRAMMER	DATE
	SEQUE LINE 1 3		L/ 6 7	ABEL 9	10	0P	3 14	OPERANDS 15 20 3	COMMENTS 03132 40
			T		Π	X,F,	Π	∆, E, R, 2, <sup>,</sup> , B <sub>1</sub> F, 2, <sup>,</sup> ,8,5, , , , ,	
÷					$\prod$				
						. i			1

BACKSPACE:	Servo	One	$\mathbf{XF}$	∆BS1
	Servo	Two	$\mathbf{XF}$	$\Delta BS2$

- Function: This instruction generates the backspace of one magnetic tape block (See conditional test-parity error recovery example).
- Notes: a.) The third character of the mnemonic operand field designates the Magnetic Tape Servo on which the backspace is to occur.
  - b.)  $BF_n$ , L is not to be used with this instruction.
  - c.) The mnemonic operand field must be preceded by a space.

Example: Backspace a block of tape on Servo 1.

UNI			-			UNIVACº 1005	SAAL ASSEMBLER CODING FORM		
PROGRAM_						FOR BEG CARD ONLY		DATE	
SEQUENCE LINE INS 1 345	ا 67	ABE	910	ОР 11 1:	314	OPERANDS	COMMENTS 303132	40	
				X, F,		∆, в, ѕ, ۱, , , , , , , , , , , , , , , , ,	<u> </u>		
		. <b>.</b>				Landerseen			
1 1 1									

REWIND:	Servo One	XF	∆RW1
	Servo Two	XF	$\Delta RW2$

- Function: This instruction causes the tape to rewind to a point past the load point. Depression of the LOAD POINT switch, following the REWIND instruction, causes the tape to advance to the load point.
- Notes: a.) The third character of the mnemonic operand field designates which Magnetic Tape Servo is to be rewound.
  - b.)  $BF_n$ , L is not to be used with this instruction.
  - c.) The mnemonic operand field must be preceded by a space.

Example: Rewind Servos 1 and 2.

UNIV		UNIVACº 1005 SAAL	SAAL ASSEMBLER CODING FORM		
PROGRAM		PROGRAMMER	DATE		
SEQUENCE LINE INS 1 34 5	LABEL OP		MENTS 40		
	, , X,F,	∆,R,₩,1, , , , , , , , , , , , , , , , , ,	<u></u>		
and the second se					

### 2. MAGNETIC TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Magnetic Tape System are two (2) Conditional Tape instructions which allow the programmer to test for parity error and end of tape conditions.

The Magnetic Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

<u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions. MAGNETIC TAPE CONDITIONAL TESTS: Jump Parity Error: JPE M Jump End of Tape: JET M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

- Notes: a.) These instructions are used to test the status of magnetic tape instructions after execution.
  - b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example: Test results of a previous magnetic tape read or write instruction. If the condition is true, transfer control to the routine labeled PAR.

UNIVAC	UNIVACº 1005 SAAL ASSEMBL	ER CODING FORM
PROGRAM	FOR BEG CARD ONLY	DATE
SEQUENCE LINE INS 1 3 4 5 6 7 91011 1	OPERANDS COMMENTS	40
, , , J,P,E	P,A,R, , , , , , , , , , , , , , , , , ,	A,R,I,T,Y,
<b></b>		

## MAGNETIC TAPE CONDITIONAL TESTS

# One method of handling parity errors is as follows:

Example: Parity on Read Function

# UNIVAC<sup>®</sup> 1005 SAAL ASSEMBLER CODING FORM

F	PROGR	RAM .		-				PROGRAMMER DATE
					r			FOR BEG CARD ONLY
1	SEQUE			LABEL	14	OP	Ì	OPERANDS COMMENTS
	LINE 1 3	INS 4 5	6	79	10	11 13	14	15 20 30 31 32 40
								┃   N   D A T A   D   Y   S   O N    - L   T E R A L
				С, Т, 2		+,5,		
					Γ			
. 1								I,N, ,P,R,O C,E,D,U,R,E, ,D,1,V 1 S,1,O,N, , , , , , , , , , , , , , , , , ,
	0,0,1					CLR		
	0,0,2			T, R, D		X <sub>1</sub> F <sub>1</sub>		R, T, 1, , B   F, 2, , 3, 5, 0, , , , , , R, E, A; D, , S, E, R, V   O, , 1, , N, O, R, M,
	0,0,3			Ρ, Τ, Ε		J, P, E		R,P,E, , , , , , , , , , , , , , , , , ,
	0,0,4					JET		
				1.1.				
	1.1					, J		
	0,0,5			RIPIE		I C		C_T_2C_T_2
	0,0,6					JL		\$,+,1,5, , 1, , , , , , , , , , R, E, P, E, A, T, ,3, , T, I, M, E, S, , , ,
	01017					XIFI		HILITI I I I I I I I I I I I I I HIA, LITI I CILIEIAINI I HIEIA DI I I
-	0,0,8			1.4				C, T, 2, +, 2, , 2, , , , , , , , , , , , ,
	0   0   9					X <sub>I</sub> F <sub>I</sub>		B S 1
	0,1,0			- 1 - 1 -		X <sub>1</sub> F <sub>1</sub>		R, T, 5, , B, F, 2, , 3, 5, 0, , , , , R, E, A, D, , S, E, R, V, O, , 1, , H, I, G, H, ,
	0,1,1					JIPIE		\$ + 1 0 _ 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
	0,1,2		1			J.		P,T,E,+,5,   C,O,R,R,E,C,T,
	0 1 3			- 1 - 1 -		X <sub>1</sub> F <sub>1</sub>		B, S, 1, , , , , , , , , , B, A, C, K, S, P, A, C, E, , S, E, R, V, O, , 1, ,
	0,1,4				·	J		TIRIDI I I I I I I I I I I I I I I I I I
	SEQ	2NO		001 -	C	lear	Re	ad Parity Error Counter
								e Block of Tape from Servo 1, Normal Gain, Odd Parity
								Parity Error
								End of Tape
								nt the Read Parity Error Counter
						-		ss to 009 Founda 4. Holt and Clean Samue Hand
								Equals 4, Halt and Clean Servo Head ounter and Repeat
								ce Servo 1
						-		e Block from Servo 1, High Gain, Odd Parity
								Parity Error
								Jump to Seq. No. 004
								ackspace Servo 1

014 - To Seq. No. 002

### MAGNETIC TAPE CONDITIONAL TESTS

Example: Parity on Write Function

# UNIVAC® 1005 SAAL ASSEMBLER CODING FORM

PROGRAM \_

				Г			FOR BEG CARD ONLY	
SEQUE			LABEL	14	OP		OPERANDS	COMMENTS
LINE 1 3	INS 4 5	6	7 9	10	11 13	14	15 20 30 31	32 40
				F				
┝╍╍╺╉							1, N1 1 D1A1 T A1 1 D1 1 V1 1 S1 1 O1N	ILI II TIEIRIAILI
			C1711		+,5		0,7,0,0,1,1,1,1,1,1,1,1,1,1	C <sub>1</sub> O <sub>1</sub> U <sub>1</sub> N <sub>1</sub> T <sub>1</sub> E <sub>1</sub> R <sub>1</sub>   1   1   1   1
							<u></u>	
	<u> </u>							
			11		11			· · · · · · · · · · · · · · · · · · · ·
					1.1		IIN, P,R,O[C,E,D,U,R,E, ,D,I,V]	S, I, O, N, , , , , , , , , , , , , , , , ,
0 0 1	<b>I</b>				CLR		$C_1 T_1 1_1 + 2_1 \cdot 1_2 \cdot 1_1 \cdot 1_1 \cdot 1_1 \cdot 1_1 \cdot 1_1$	C, L, E, A, R, C, T, R, L,
0 0 2	1		TIWR		X,F,		W; T, 2, , B  F, 2, , 1, 0, 0, , , , , ]	W, R, I, T, E, S, E, R V, O, 2, 1
0,0,3			Ť, P, E		J, P, E		W, P, E, , , , , , , , , , , , , , , , ,	T,E,S,T, ,F,O,R,  P,A,R,I,T,Y, ,
0_0_4			1 1		JLELT		W10,T1 1 1 1 1 1 1 1 1 1 1 1 1	T.O. IEINID. 101F ITIAPPEL I
	1		1.1		S			
					J,			
0,0,5			W, P, E		1,0,			1, N, C, R, C, T, R, L, F,
0,0,6					JL		\$1+1151 1 1 1 1 1 1 1 1 1	RIEIPIEIAITI 161   TIIIMIEISI I I
0,0,7			LI		X <sub>I</sub> F <sub>I</sub>		1H1L1T1 1 1 1 1 1 1 1 1 1 1 1 1	HIAILITI ICILIEIANNI HIEIAIDI I
0 0 8					CILIR		$C_1T_11_1+12_1+2_1+12_1+1+1+1+1$	R.E.P.E.A.T. A.G.A.I.N
0,0,9			<u> </u>		X <sub>1</sub> F <sub>1</sub>		1B1 S1 21 1 1 1 1 1 1 1 1 1 1	BIA,CIK, ISIPIA,CIE, ISIE,RIVIO, 12
0,1,0	1				XIFI		E R 2 , , B F 2 , 1 0 0	EIRIAISIEI IBIEIFOIRIEI IWIRIIITIEI
0,1,1	1				J, ,		Τ,Ρ,Ε, , , , , , , , , , , , , , , , , ,	₹ ∎R,E,P,E,A,T, ,A,G(A,I,N, , , , , , , , , , , , , , , , , ,

DATE .

SEQ NO 001 - Clear Write Parity Error Counter

002 - Write One Block of Tape on Servo 2, Odd Parity

- 003 Test for Parity Error
- 004 Test for End of Tape
- 005 Increment the Write Parity Error Counter (07001)

006 - Jump Less to SEQ NO 009

- 007 Counter Equals 7, Halt and Clean Servo Head
- 008 Clear Counter and Repeat
- 009 Backspace Servo 2
- 010 Erase Before Write, Odd Parity
- 011 Jump to SEQ NO 003

# E. INSTRUCTION REPERTOIRE - ADVANCED PROGRAMMING

The advanced programming instructions are applicable only to an Extended 1005 System and a program which utilizes these instructions can not be executed on a 2K 1005 System.

NOTE: CCA, SC, LAN, LOR instructions require a symbolic tag in the operand field.

JUMP ALTERNATE SWITCH 3: JS3 M

- Function: Transfer program control to the instruction stored at M if Alternate switch 3 is on/illuminated.
- Note: If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.
- Example: Transfer control to the routine labeled FIN if alternate switch 3 is illuminated.

	UNIVACº 1005 SAAL ASSEMBL	ER CODING FOI
PROGRAM	FOR BEG CARD ONLY	DATE
SEQUENCE LABEL LINE INS 1 34567 910	OP OPERANDS COMMENTS _ 1 13 14 15 20 30 31 32	40
	J, S, 3 F, I, N, , , , , , , , , , , , , , , , ,	
		<u> </u>

#### JUMP ARITHMETIC OVERFLOW: JOF M

Function: Transfer program control to the instruction stored at M if the Arithmetic overflow indicator is set.

- a.) This instruction is used to test the results of an arithmetic operation.
- b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.

# Example: Add the 5 least significant characters of Arithmetic Register one (ARl) to the field FDl and test the result for Arithmetic overflow.

UNIVAC	UNIVAC® 1005	SAAL ASSEMBLER CODING FORM
	PROGRAMMER	DATE
SEQUENCE LABEL OP LINE INS 1 34 56 7 91011 131	OPERANDS	COMMENTS 303132 40
A,M, 1	F,D,1,,5	· · · · · · · · · · · · · · · · · · ·
J.O.F	E.R. 1	I.F. O.F.L.O.W., G.O. TO. E.R.I.
	<u></u>	

AR 1	(before and	after)	=	0000056982
FDl	(before)		=	55692
FDl	(after)		=	12674

In the above example, the Arithmetic overflow indicator is set and control is transferred to the routine labeled ER1.

COMPARE CHARACTER ALPHA/NUMERIC: CCA M, L $\Delta$  C

- Function: Compare for equality the least significant location of the field specified by M and L, to the character specified by C.
- Notes:
- a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be compared to the character specified by C.
- b.) C specifies the character M will be compared to and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, M will be compared to a space.
- c.) The C character must be preceded by a space.
- d.) This is a binary comparison and all data bits are considered.
- e.) The results of the comparison is recorded in testable indicators as follows:

JUA (Unequal)

JEA (Equal)

Set

(MEM) = C $(MEM) \neq C$  Set

Example: Compare the one character field CDl against the character B.

UNIVAC	UNIVACº 1005 SAA	AL ASSEMBLER CODING FO
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL OP		COMMENTS
LINE INS 1 34567 91011 1314		
CiCiA	C D, 1, , 1, B, , , , , , , , , , , , , , ,	
	++	

In the above example, if the contents of CDl contained a B, the JEA (equal) indicator will be set. If it did not contain a B, the JUA (unequal) indicator will be set.

#### STORE CHARACTER: SC M, $L \Delta C$

- Function: Store the character specified by C into the least significant location of the field specified by M and L.
- Notes:
- a.) L specifies the length and should equal 1. If L is unequal to 1, the character will be stored in the least significant location of M.
- b.) C specifies the character to be stored in M and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be stored in M.
- c.) The character must be preceded by a space.

Example: Store the character P into the one character field PT8.

UNIVAC	<b>UNIVAC° 1005</b> SA	AAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL LINE INS 1 345679	0P OPERANDS 131415 20 303	COMMENTS
	C, P,T,8,,1, P,	<b>,</b>
┝╍╍╞╍╞┥		+++++++++++++++++++++++++++++++++++++++
		<u></u>

#### LOGICAL AND: LAN M, $L \Delta C$

- Function: Compute the logical product of the character specified by C and the least significant location of the field specified by M and L. The result replaces the least significant location of the field specified by M and L.
- Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be used to compute the logical product.
  - b.) C specifies the character used to compute the logical product and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be used to compute the logical product.
  - c.) The C character must be preceded by a space.
  - d.) For each zero bit in the C character the corresponding bit position in M is cleared to zero. For each one bit in the C character the corresponding bit in M is retained.

The logical product is formed based on the following truth table:

0	1
0 0	0 1
	0

i.e.,

$\frac{C}{0}$	••	(M) -		(M)
0	Ō	0	=	0
0	0	1	=	0
1	Θ	0	=	Ó
1	Θ	1	=	1

\* 0 represents the logical product

Example: Compute and store the logical product of the character = and the one character field labeled FD4.

				UNIVACº 100	JO SAAL ASSEIVIDE	ER CODING FORM
PROGR	RAM			PROGRAMMER	ann an Araichtean	DATE
			r	FOR BEG CARD ONLY	er delle en prisi delle	
SEQU	INCE INS 4 5 6	LABEL		OPERANDS		
1	4 5 6	5/ 9	01011 1314	15 20.	303132	40
			LAN	F.D.41. =		Lista en en
		·		and the second second	and the state of the	4 x 1
	$\uparrow \uparrow \uparrow$		++++			·····
<u> </u>						
				and the second second		
	5 . A.			efore and after)		
			•	efore)	•	

In the above example, the C character is used to remove the "X" bit of FD4.

n an the second second second of the second sec In the second second

#### LOGICAL OR: LOR M, $L \Delta C$

- Function: Compute the logical sum of the character specified by C and the least significant location of the field specified by M and L. The result replaces the least significant location of the field specified by M and L.
- Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be used to compute the logical sum.
  - b.) C specifies the character used to compute the logical sum and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be used to compute the logical sum.
  - c.) The C character must be preceded by a space.
  - d.) For each one bit in the C character the corresponding bit position in M is set to one. For each zero bit in the C character the corresponding bit in M is retained.

The logical sum is formed based on the following truth table:

OR	0	1
0	0	1
1	1	1

i.e.,

С	<b>⊕</b> *	(M)		(M)
0	0	0	=	0
0	₽	1	=	1
1	₽	0	=	1
1	0	1	=	1

\*  $\oplus$  represents the logical sum

Example: Compute and store the logical sum of the character ' (apostrophe) and the one character field labeled FD5.

	· 「「」「」「「」「「」」「「」」「」」「」」「」」「」」「」」「」」「」」「」
UNIVAC	UNIVAC® 1008 SAAL ASSEMBLER CODING FOR
	PROGRAMMER DATE
SEQUENCE LABEL OP	FOR BEG CARD ONLY OPERANDS COMMENTS
LINE INS	415 20 303132 40
LOR	F.D.5., 1

C (before and after)100000equals ' (apostrophe)FD5 (before)000110equals +3FD5 (after)100110equals -3

In the above example, the C character is used to add the "X" bit to FD5.

#### BIT SHIFT: BSH M, L

Function: Shift circularly one bit, the least significant location of the field specified by M and L.

Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant character of M will be shifted.

b.) This is a binary circular shift and all data bits are considered. The "X" bit is shifted to the "l" bit, the "Y" bit is shifted to the "X" bit and so forth.

Original Bit	Shifted to Bit
X	1
Y	х
8	Y
	8
2	4
1	2

Example: Shift circular one bit, the one character field FD1.

UNIVAC	UNIVACº 1008 SAAL A	SSEMBLER CODING FO
PROGRAM	PROGRAMMER	DATE
· · · · · · · · · · · · · · · · · · ·	-FOR BEG CARD ONLY	
SEQUENCE LABEL OP LINE INS 1 34567 91011 13	OPERANDS COMM 1415 20 303132	40
	F.D.1., 1.	
	LL	
		$\sim$

$\mathbf{FD}$	1	(before)	011110	equals <	:
$\mathbf{FD}$	1	(after)	111100	equals 2	Z

#### F. INSTRUCTION REPERTOIRE - EXTERNAL FUNCTION COMBINATIONS

To provide a greater degree of flexibility, the External Function Combination instruction (XFC) augments the individual External Function (XF) instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations. This provides for Concurrent execution on the Reader or Auxiliary Reader, Printer, Punch or Read/Punch, Paper Movement and Program Halt.

The Card System External Function Combination instructions are explained in detail on the following pages. The instruction format depicts the bits absent necessary to perform Read, Print and Punch operations.

# INSTRUCTION FORMAT XFC

							-	~~~~~																
		C	OL	. 1	6			C	OL	. 1	7			С	OL	,. 1	8			С	OL	. 1	9	
	X B 1	Y B 2	В			1 B 6	X B 1	Y B 2	8 B 3	4 B 4	в	1 B 6	X B 1	Y B 2	8 B 3	4 B 4		1 B 6	X B 1	Ү В 2	8 B 3		2 B 5	1 B 6
CO	LUI	MN	16	•		'X' 'Y' '8' '4' '2' '1'	B2 B3 B4 B5	A A A A	abs abs abs abs	ays ent ent ent ent	: : :	res	ent						Not Pri: Pri: Skip Skip Skip	nt S nt S p 1 p 2	Spa	ce		
CO	LUI	MN	17	,			B2 B3 B4 B5	A A A A	Abs Abs Abs Abs	ays ent ent ent ent		res	sent						Not Rea Rea Pun Hal	d d/1 .d/1 ich	Aus	cili		·
CO	LUI	MN	18	3			B2 B3 B4 B5	A A A A	Abs Abs Abs Abs	ent ent ent ent ent		Sta 1 2 Pa Pa	icke . S <sup>i</sup> . P per per	r S tac apo Ta Ta	ele kei er pe pe	ect r S Ta Re Re	3 ele pe ead ead	- A ect Par   1 ]   Th	ux. - Pu rity Fran Irou Fra	Rea ncl Pu ne gh	ade n nch Ser	r	nel	
СО	LUI	MN	19	)		'2'	B2	A A A A	Alw Abs Abs Abs	ent ays ent ent ent	5 F	res	sent		No Re Pu Pa	t U ad ncl per	se Co n C r T	d ode Sode Sape	e Pui Ima e Im e Pui e Pui	ge age nch	e 1 T	o S	en	tine

A table to determine the codes necessary for many combinations f
--

	Function	CARD COL. 16	CARD COL. 17	CARD COL. 18	CARD COL. 19
Group 1	Print and Space 1	$\Delta$	)	)	)
	Print and Space 2	U	)	)	)
	Skip 1	Y	)	)	)
	Skip 2	Ц	) •	)	· )
	Skip 3	W	)	)	)
	Skip 4	> X	)	)	)
	Skip 5	x Z	)		)
	Skip 6	V	)	)	· )
	Skip 7 Drint and Skip 1		)	, ) , )	. )
	Print and Skip 1 Print and Skip 2	Q	)	)	)
	Print and Skip 2 Print and Skip 3	(	)	)	)
	Print and Skip 4	• @	)	/	<i>י</i>
en e	Print and Skip 5	P	)	)	)
Steven Charles	Print and Skip 6	R		)	/ \
	Print and Skip 7	N	)	)	)
	1 1 mb and only 1	- •	,	,	/
Group 2	Read	)	Δ	)	)
-	Read Code Image	)	$\overline{\Delta}$	)	Ŭ
	Read Auxiliary Stacker	-		•	
	Select 1	)	U	)	)
	Read Auxiliary Stacker				
	Select 2	)	U	=	)
	Read Auxiliary Stacker				
	Select 3	)	U	Δ	)
	Read Auxiliary Code				
	Image Stacker				
	Select 1	)	U	)	U
	Read/Read Punch	)	w	)	)
	Read/Read Punch Stacker				
	Select	)	W	U	)
	Read/Read Punch Code			~	
	Image	)	W	)	Y
	Punch	)	Ц	)	.)
	Punch and Stacker		<u> </u>		
	Select	)	Ц	U	)
	Punch Code Image	)		)	Y
	Halt	)	>	)	)
	Read and Punch	)	· · · (	)	)
	Read and Halt	)	@	)	)

	Function	CARD COL. 16	CARD COL. 17	CARD COL. 18	CARD COL. 19
Group 2 (cont'd.)	Read, Punch and Halt Punch and Halt	· · · · · · · · · · · · · · · · · · ·	R Z	) () ()	)
Group 3	Read Paper Tape l Frame Read Paper Tape	)	)	Y	)
	l Frame Code Image Read Paper Tape	)	)	Y	U
	80 Frames Read Paper Tape	)	)	>	)
	80 Frames Code Image Read Paper Tape	)	)	>	U
	through Sentinel Read Paper Tape	)	)	П	)
	through Sentinel Code Image	· · · · · · · · · · · · · · · · · · ·	)	П	U
Group 4	Punch Paper Tape l Frame Punch Paper Tape	)	П	)	=
	l Frame with Parity	)	П	U	=
	Punch Paper Tape to Sentinel Punch Paper Tape to	)	П	)	LI
	Sentinel with Parity	)	П	U	П

EXTERNAL FUNCTION COMBINATIONS: XFC nnnn

Function: This instruction augments the individual External Function Instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations.

Notes:

- a.) XFC is the mnemonic operation entered in card columns 11-13.
- b.) The machine code operand field must be preceded by a space in card column 15.
- c.) The applicable I/O function codes are entered in card columns 16-19.

To use the table, select all applicable I/O functions to be performed upon execution of the XFC instruction.

Example:

PROGRAM DATE DATEDATE	
LINE INS 1 3 4 5 6 7 91011 131415 20 303132 40	****
X, F, C, U, (, ), ), , , , , , , , , , , , , , , ,	۱ <u></u>
$X, F, C$ $[\Delta, U, \Delta]$ $[\Lambda, U, \Delta]$	< <u>.</u> 3
PR.T., S.P.1	$ \supset $

### G. INSTRUCTION REPERTOIRE - 1005 DATA LINE TERMINAL-3 EXTERNAL FUNCTIONS and CONDITIONAL TESTS

#### 1. DLT-3 External Functions

The Data Line Terminal-3 is an optional feature to the 1005 that enables the 1005 to communicate via telephone circuits while processing. This ability is provided by utilizing independent control and buffering circuitry. Data is transmitted at the rate governed by the modem employed. DLT-3 used by the 1005 may communicate with a 1004 having either a DLT-1 or a DLT-3, another 1005 with DLT-3 and any other compatible device.

The 1005, with this feature, will process data and transmit or receive data simultaneously.

The same principle of simultaneous execution and time-sharing of storage applies to DLT operations as it does to reading, printing and punching, except that DLT-3 is not instruction dependent. Whereas reading and printing are preformed entirely during a single instruction execution, DLT operation can occur throughout many instructions, as does the punching operation. A PTE instruction (Pause Test) serves to interlock the processor if the DLT is transmitting or receiving.

#### 2. General

Both equipments, to communicate, must have the DLT option. Assuming they are both 1005's, and have DLT-3, they must both be using the same type of data set. The data sets are used in the half-duplex mode, i.e., communication can be in one direction only, at one time. Both the transmitting and receiving functions may take place independently of, and concurrently with data processing functions. The maximum rates of data transmission are: the 201A Data Set - 2000 bits per second; the 201B Data Set - 2400 bits per second. The DLT circuits use a 7-bit character - 6 data bits and 1 parity bit.

The DLT-3 storage area is simi-fixed, and of variable length. The beginning location is Module 1 position 0435. The ending location may be Module 1 position 0434 with automatic wrap around from 0961 to 0001, i.e., transmission is fixed to 961 characters. The transfer from DLT storage to the Data Set will be descending in a continuous sequence. The message length is controlled by the program when transmitting. When receiving, the End of Message character received will

Note: Input/Output operations are specifically excluded from overlap, i.e., do not execute any XF functions between the Send or Receive instruction and the Pause Test instruction.

halt the descending locations. The send/receive buffers, may be used for internal processing. Precaution should be observed to prevent internal processing from prematurely changing the data to be transmitted (or the Data received).

A prescribed transmission format must be used in all communications. The message (useable data) must be preceded by a least four synchronization characters (the letter S in UNIVAC XS-3 code); and one character of no bits. The Send 80 message must be followed by an End of Message character (the letter B in UNIVAC XS-3 code); and one character of no bits.

The Send through Sentinel message must be followed by a sentinel character, (the character") in UNIVAC XS-3 code), an EOM character and one character of no bits.

The storing of these characters is the responsibility of the programmer. All of this information must be in the storage area beginning at Module 1 position 0435 during each transmission. When receiving an 80 character transmission from another 1005, only the message (useable data), the EOM character, and the Longitudinal Parity character will be stored in the sequentially allocated DLT storage area beginning with Module 1 position 0435. When receiving more than 80 characters from another 1005, the message, the sentinel character, the EOM character and the LP character will be stored sequentially. The LPC is automatically placed in the no bits position following the EOM character by the transmitting 1005 and will vary depending upon the total bit content of the message. Receiving will terminate automatically when the EOM and the LPC characters are stored.

Error detection is provided in the form of transverse parity, longitudinal parity, and incomplete-message checking. In the event of abnormalities, an error signal is provided for the program to test or ignore. The error instructions should be used to alter the program sequence to effect corrective action.

#### 3. Transmitting


Before each transmission, the message data is assembled in DLT storage:

- The program must place four synchronization characters (letter S UNIVAC XS-3 code) initiated in the data division in Module 1 positions 0435 through 0438.
- The program must place a no-bits character (Space, UNIVAC XS-3 code) in Module 1 position 0439.

- 3) To send 80 characters, the program must place the message (useable data) from Module 1 positions 0440 to 0519. No Sentinel is required and the character ")" is permissible within the message.
- 4) To send other than exactly 80 characters, the program must place the message from Module 1 position 0440 to any length less than 955 positions with a Sentinel immediately following the last character of useable data. The character ")" is not permissible within the useable data.
  - 5) The program must place an End of Message character, (letter B UNIVAC XS-3 code) initiated in the data division, immediately following the last character of useable data in an 80 character message and immediately following the Sentinal character in all other messages.
  - 6) The program must place a no-bits character (Space, UNIVAC XS-3 code) immediately following the End of Message character.

The 80 character message area per transmission is therefore at least six locations greater than the message length and all other are seven greater.

Illustrated in Figure 1 is the format of a DLT-3 message and the allocation of DLT-3 storage.



After assembly of all information based on the above recommendations, utilization of the transmit instruction may be effected.

#### 4. Receiving

No receiving format is required and any information in the receive area will be overlaid by the incoming message. The first character to enter storage in the receiving 1005 will be the first message character. The synchronization characters and the Start of Message space, initially transmitted by the other machine, will not enter storage. The first message character will enter Module 1 position 0435; all remaining message characters will be stored in a continuous descending sequence. The Sentinel or End of Message character will enter the location following the last message character. The Longitudinal Parity Character will follow the EOM character in storage.

A Receive operation is accomplished by the Receive DLT to EOM instruction. Once the receive operation is initiated in this manner, the 1005 may proceed to succeeding instructions. The DLT circuits will wait for the first character and then store the message as it is received. When the LPC is received, this character is automatically compared with an LPC that is generated by the receiving 1005. Regardless of the results of this comparison, the LPC enters receive storage in the location following the EOM character. Upon entry of this character, the receive operation terminates.

#### 5. Error Conditions

An error signal is available for testing should any of the following occur during a Receive operation:

- 1) One of the message characters is of even parity, and is not the EOM character.
- 2) The Receiving DLT does not synchronize on any of the synchronization characters.
- 3) The Receiving DLT does not complete the Receive order within 15 seconds.
- 4) The received LPC does not agree with the generated LPC.
- 5) The EOM character is not detected, or is incorrect.

Of the above five error conditions, the first one will result in less than expected storage used, with the properly received message characters in their respective locations, followed by the improper character. The

second error type will result in nothing being entered into Receive storage; after 15 seconds the Receive operation will terminate. The third condition can be caused by no transmission, and will result in nothing being entered into Receive storage. The fourth condition will result in all expected Receive storage being filled, and an improper LPC. The fifth error type might result in more than the allocated storage being used. If the EOM character is received as an <u>odd</u> parity B, due to loss of the parity bit, it will be transferred to memory and the DLT will continue to look for more data. If the LPC also happens to be of an <u>odd</u> bit configuration, this too will enter Receive storage. There should be no further data reception, but noise in the transmission system might result in the reception of another erroneous character, which will be entered into storage. Thus, one location more than expected may be used.

#### 6. Instruction Formats External Functions

SEND DLT 80 CHARACTERS: XF  $\triangle$ SN8

- Function: This instruction sends 80 characters from the DLT buffer via telephone circuits to any other compatible device.
- Notes: a.) The message format must be completed prior to this instruction.
  - b.) No operand is specified.
  - c.) The mnenomic operand field must be preceded by a space.

Example: H	Format the	message and	l transmit 80	characters.
------------	------------	-------------	---------------	-------------

the second se		NCE	]	Γ	ABEL	]∤	OP	1	OPERANDS	COMMENTS
LIN 1	<sup>E</sup> 3	INS 4 5	6	7	<u> </u>	10	11 13	14	15 20 3	30 31 32 40 50
	L				_ <u></u>				   <u> N;  D;A;T A; </u> ]D; [V;];S;];O;	
	-			4	S <sub>IY</sub> N	Ļ	+ 4,		SISISISI I I I I I I I I I I I I	S,Y,N,C,H, R,O,N, I Z,A, T, I,O,N, C,H,RS
<u> </u>			-	ļ	_ <u></u>			<b> </b> _		I FRANK I I I I I I I I I I I I I I I I I I I
	L		╞	Ļ	<u> </u>			<b> </b>		
	L				<u> </u>				IN, PROCEDURE, DI	1V115,110,N1,1,1,1,1,1,1,1,1,1,1,1,1
L.	<u>ا</u>			L			L1A11		SIYN, , 4	S S S S S S T O S E N D A R E A I
	-				<u> </u>		PITIE			P, A, U, S, E, , T, E, S, T, , , , , , , , , , , , , , , , ,
				L	1_1		S_A_1		B <sub>1</sub> U <sub>1</sub> F <sub>1</sub> , 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	B, U, F, S, T, A, R, T   S, A, T, 0, 4, 3, 5,
				L	<u> </u>		s <sub>1</sub> C <sub>1</sub>		$B_{L}U_{I}F_{I}+I_{I},I,I,I,I,I,I,I$	,   S, P, A, C, E, T, O, [S, E, N, D, A, R, E, A, ]
				L			LIPIR		C,R,D,+,8,0	M,O,V,E, M,E,S,S A,G,E, T,O, , , 1
				L	11		S <sub>1</sub> P <sub>1</sub> R		B,U,F,+,5,,18,0, , , , , , , , , ,	
	Ц			L			s_c		B <sub>1</sub> U <sub>1</sub> F <sub>1</sub> +18 <sub>1</sub> 5 <sub>1</sub> , 1 <sub>1</sub> B <sub>1</sub> 1 1 1 1	I EOM, CHARACTER, ADDED
	┙			L	-		s_c		B <sub>1</sub> U <sub>1</sub> F <sub>1</sub> +18 <sub>1</sub> 6],111111111111	,   _S, P, A, C, E, _, A, F, T] E, R, _, E, O, M, _, _, _,
				L			X <sub>1</sub> F <sub>1</sub>		SIN 8	T,R,A,N,S,M,I,T, 18,0, ,C,H,A,R,

#### SEND DLT THROUGH SENTINEL: XF $\triangle$ SNS

- Function: This instruction sends from 1 to 953 characters from the DLT buffer via telephone circuits to any other compatible device.
- Notes: a.) The message format must be completed prior to this instruction.
  - b.) The XS-3 character ")" must immediately follow the message and is not a permissible character within the useable data.
  - c.) No operand is specified.
  - d.) The mnemonic operand field must be preceded by a space.

Example: Format the message and transmit 132 characters.

SEQUE			LABEL	]∤	OP		OPERANDS	COMMENTS
LINE 1 3	INS 4 5	6	79	10	11 13	14	<u>15 20 30 31</u>	32 40 50
1.1.	<b>I</b>		 		·		I_ND_A_T_AD_1_V_1_S_1_0_N	
			S_Y_N	<b> </b>	4		S, S, S, S, J, L,	S,Y,N,C,H,R,O,N,1 Z,A,T,1,O,N, ,C,H,R S, ,
				L				╺ ╋╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺
	-1					_	IN PROCEDURE DIVIT	S, I,O, N, I,
				$\bot$	L_A_1		S,Y,N,,,4,,,,,,,,,,,,,,,,	S, S, S, S, T, O, S, E, N, D, A, R, E, A, L, L, L
				<b> </b>	ΡΤΕ			P, A, U, S, E, T, E, S, T, T, F,
					S A 1		BUF, , 4	B,U,F, S,T,A,R,T,S, A,T, 0,4,3,5, , , ,
			<u> </u>		s_c_		B_U_F_+_4_,1	S,P,A,C,E, ,T,O, IS,E,N,D, ,A,R,E,A,   , ,
					LPR		M E S , 1 3 2	M, O, V, E, , M, E, S, S, A, G, E, , T, O, , , , , , , , , , , , , , , ,
					SPR		B, U, F, +, 5, , 1, 3, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	S, E, N, D, , A, R, E, A, , , , , , , , , , , , , , , , ,
					s_c		B <sub>1</sub> U <sub>1</sub> F <sub>1</sub> +1 <sup>3</sup> 17,111)	S_E_N_T_I_N_E_LA_F_T_E_RM_E_S_S A_G_
					s_c_		B, U, F, +, 1, 3, 8, ,, 1, B, ,, ,, 1	E,O,M, _C,H,A,R,A,C,T,E,R,
			1		s <sub>i</sub> c <sub>i</sub>		B,U,F,+, <sup>1</sup> , <sup>3</sup> , <sup>9</sup> , <sup>1</sup>	S, P, A, C, E, A, F, T, E, R, E, O, M, I,
					X F		SNS I I I I I I I I I I I I I I I I I I	T, R, A, N, S, M, I, T, 1, 3, 2, C, H, A, R, .
$\sim$	~					$\sim$	$\sim$	

#### RECEIVE DLT TO EOM: XF ARCD

- Function: This instruction receives data from the Data Line Terminal.
- Notes: a.) The first message character will enter Module 1 position 0435.
  - b.) Message characters will be stored in a continuous descending sequence.
  - c.) No operand is specified.
  - d.) The mnemonic operand field must be proceded by a space.

Example: Receive to end of message.

SEQUE			LABEL	*	OP		OPERANDS		COMMENTS
1 3	4 5	6	79	10	11 13	14	15 20	30 31	32 40
					X <sub>I</sub> F <sub>1</sub>		R <sub>I</sub> C <sub>I</sub> D <sub>I</sub> I I I I I I I I I I I I I I I I I I	111	R, E, C, É, I, V, E, , TIO, , E, O, M, , ,
			· · · · ·	Ц				<u></u>	· · · · · · · · · · · · · · · · · · ·
	Ŀ			Н		Ц			

In the example above, the 1005 could receive from 1 to 953 characters.

# 7. Instruction Formats Conditional Tests

Associated with the DLT-3 system are three (3) conditional instructions which allow the programmer to test for ready, interlocked and error conditions.

The 1005 DLT-3 Conditional Test instructions pertain to Class II and are explained in detail.

- a) Pause Test: PTE
- b) Function: This instruction tests the ready status of the DLT-3. Control will not be transferred to the next instruction in sequence if the DLT-3 is still active.

Notes: a.)

This instruction is given following a transmit or receive command and prior to the first transfer of new data into the DLT buffer.

b.) This instruction insures that information will not be transferred into the DLT buffer while it is in the process of transmitting or receiving.

c.) Optimum utilization of the Pause Test instruction will provide the maximum overlap of processing with DLT operations.

Example:

Test the DLT buffer before moving the incoming message to print area.

	EQ		NCE IN:			LA	BE	L	V	Γ	OP	1							OF	۶E	RA	N	DS						С	:01	٨M	E	TΝ	S									,	
1		3			6	7	_	9	10	11	_	13	14	15				20									30	31	32								10							
				Ι						Р	, Т	Е			. 1	1	1	1			1	1	. t	1	1	1	1		P	A 1	U,	s <sub>1</sub>	E,	1	Т	E	s	т	1	1	1	,	1	1
	L1	Γ	_							L	P	R		в	UĮF	<u> </u>	8	۰,	L	<u> </u>			. 1	1.		1	1		м	E,	s,	s <sub>i</sub>	Α,	G	E,	1	τ <sub>l</sub>	0,		P	R	N	Т	
	<u> </u>							_			1				1			L	L	L				<b>.</b>		1	1		ן  1	1											L	L		1
	<u> </u>			_							L	Ļ					1	•	L	LI							<b>_</b>	Ч	  4	<u> </u>		1				L	1		L					1
	∟			_			1	_							1	1		l							1	1	1	Ц				l				1				<u> </u>			<u>.</u>	<u> </u>

#### JUMP END OF TIME: JET M

#### JUMP PARITY ERROR: JPE M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

# Notes: a.) These instructions are used to test the status of the DLT-3 after execution of send or receive.

- b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.
- c.) Do not issue any Input/Output instructions between the receive instruction and the JPE instruction.

Example: Test the status of a previously executed Send or Receive instruction. If there was an error in the message or no message received in 15 seconds, transfer control to the routine labeled ERR.

NCE		LABEL	]♦		ΟP	1	Г					С	PE	ΞR	A١	١D	S					Γ	СС	рМ	ME	ΞN	TS	5 –			
	6	79	10	11	13	14	13	5			2	0								_3	0 31	32	2							40	
		1 1		l I	Е,Т		E	E, R,	R i	1.		I	1	1	1	1	1		1	1	1		1	1		1	1	1	1	1	
				٦,	ΡͺΕ		E	E, R,	R,				L	1	1	1	L		1			1 1	L	1	1		_		1	L	
							L	1_1			1	1	L	<u> </u>	L	1	L	<b>_</b>	1		1	 	ı	1	1		1	_	1	L	
							L						I	Ľ	L	L	<b>ل</b>	Ld			L	י 	<b>.</b>	4	1		<b>.</b>	1	<b>.</b>		/
				L				مليك	I						1	1	لـــــا	I	1	1		Ļ	1	1.	<u> </u>	1	1		1	<u>i l</u>	7
	INS	INS	INS	INS	INS 4 5 6 7 9 10 11	INS 4 5 6 7 9 10 11 13	INS 4 5 6 7 9 10 11 13 14 J E T	INS 4 5 6 7 9 10 11 13 14 1 JETE	<sup>INS</sup> 4 5 6 7 9 10 11 13 14 15	<sup>INS</sup> 4 5 6 7 9 10 11 13 14 15	<sup>INS</sup> 4 5 6 7 9 10 11 13 14 15	INS 4 5 6 7 9 10 11 13 14 15 24 J, E, T, E, R, R, I, I, I	INS 4 5 6 7 9 10 11 13 14 15 20 I J E T E R R I I I	INS 4 5 6 7 9 10 11 13 14 15 20 J E T E R R I I I I	INS 4 5 6 7 9 10 11 13 14 15 20 J E T E R R I I I I	INS 4 5 6 7 9 10 11 13 14 15 20 J E T E R R I I I I I I	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	INS 4 5 6 7 9 10 11 13 14 15 20 J E T E R R I I I I I I I I I	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	INS 4 5 6 7 9 10 11 13 14 15 20 3 J, E, T, E, R, R, I,	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									

- - -

### CHAPTER 3 1005 SOFTWARE

#### I. THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

Associated with a programming system is a machine language program called an Assembler. The Assembler accepts a program written in symbolic language (source program) and converts it into <u>machine lan-</u>guage (object program).

The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address Assembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.

A. SAAL 1 (Illustration 1) Trial Balance Sample Program P2-4

The first pass, SAAL 1, relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This relationship is commonly referred to as the "TAG" or "LABEL" Table.

1. Card Input - Original Symbolic Program

The Symbolic Input Card format is as follows:

Card Columns	Description
1-3	Sequence number
4-5	Sequence number (insert)
* 7- 9	Label
11-13	Operation
**15-31	Operand
**32-48	Comments
62-65	Program I. D.

\* Two labels are prestored, AR1 and AR2. The programmer can reference these labels without prior definition.

\*\* Literal instructions use columns 15-48 to generate constants.

#### 2. Output

- a. Punched Card None
- b. Printer Listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory.

# SAAL 1 1st PASS OF ASSEMBLY SYSTEM

SEG # LBL LOG ERR SAALI

# ILLUSTRATION 1-1 REFER TO CHAPTER 3-I-A

004	FD1	0001	
005	FDS	0000	
006	F04	0055	
U07	FD5	0059	
008	FD6	0070	
010	PNU	0161	
011	ACI	0164	
012	UEВ	0172	
013	CRE	0188	
014	BAL	0236	
016	PUN	0293	
017	UTE	0294	
018	PNU	0298	
U19	ACN	0.547	
02u	AMT	0351	
022	DAT	0081	
023	CNT	0085	
U24	ULR	0090	
025	ASK	0091	
U20	HLU	0092	
U27	PV	0096	
U28	101	0098	
029	IDu	0099	
<b>U</b> 3U	IND	0100	
U31	CRT	0101	
038	HD1	0373	
039	HOE	0380	
U40	HD3	0390	
043	AC1	0477	
044	AC2	0487	
045	AC3	0497	
046	AC4	0507	
047	AC6	0517	
040	STU	0527	
<b>U</b> 50	511	0528	
U54	FSI	0548	
056	ĸTz	0559	
064	UN	0600	
U60	M01	0610	
U75	NX1	0657	
U78	MOZ	0672	
680	ALT	0698	
U85	MOS	0708	
089	CON	0729	
104	ZZ	0807	
	. See het	0	

WW 0838

M04 0869 132 KTN 0951 M05 0956

BK1 0982 155 YY 1060 159 KT4 1091

5Kz 1148 176 UF2 1179 185 TAG 1215 184 OFL 1220 195 LST 1266

110 110

135 138

170

P2-4

The Label Table Listing format is as follows:

Description of Fields

SEQ # LBL LOC ERR	<ul> <li>From source program</li> <li>From source program</li> <li>Assigned location of the label in memory</li> <li>Assigned error codes</li> </ul>

NOTES - Possible errors are as follows:

- ERR NO BEG CRD is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
- 2) ERR OP IN DATA DIV is printed, paper is advanced to the next page and the program halts - Indicates an illegal directive, data description, literal or comment punched in the operation field.
- 3) <u>DUP</u> printed under ERROR heading Indicates a duplicate label and is not stored in the label table.
- 4) >148 printed under ERROR heading Indicates the maximum number of labels has been exceeded (148 labels).
- 5) OVM printed under ERROR heading Indicates the maximum memory has been exceeded (3844 positions).

3. LABEL RESERVATIONS - The following labels are used by the SAAL Assembly System to define specific I/O functions. The programmer should exercise care that labels referenced as an external function (referenced in an XF instruction) are not duplicated as a line reference point or operand.

SK2	RPH	RPS	WT1	SN8
SK4	RCI	RP8	WT2	SNS
SK7	PCI	PPl	ER l	RCD
REA	RXl	PPS	ER2	
RPR	RXC		RWl	
RP2	RX2	PIP	RW2	
RPP	RX3	PSP	BS1	
PRl	PSS		BS2	
PR2	RRP	RTl	SIl	
PR7	RRC	RT2	SI2	
PUN	RRS	RT5	RII	
HLT	RP1	RT6	RI2	

Example: The following coding will cause a duplicate label.

## XF REA

## REA LAI FDI

# B. SAAL 2 (ILLUSTRATION 2) TRIAL BALANCE SAMPLE PROGRAM P2-4

The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL 1, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

1. Card Input - Original symbolic cards.

2. Output.

## SAAL 2 2nd PASS OF ASSEMBLY SYSTEM

## ILLUSTRATION 2-1 REFER TO CHAPTER 3-I-B

SEG R	LBL	UP	UPERAN	COMM	ENTS	IDEN	LOC	OPERAND	ERR	c/c	INSTR	LOC	SAAL 3
001		8E6				P2-4	152HA			8			
U02		LRU				P2-4	152HA			8			
003	FD1	-	1			P2-4	152HA			8			
004	FD3	-	6			P2-4	152HA			æ			
005	FD4	-	55			P2-4	152HA			8			
<b>U</b> 06	FD5	-	59			P2-4	152HA			R			
U07	FDo	-	70			P2-4	152HA			A.			
<b>U</b> 08		PRT				P2-4	152HA			8			
009	PNU	-	1	·		P2-4	152HA			8			
010	ACT	-	4			P2-4	152HA			8			
<b>U11</b>	υЕь	-	12			P2-4	152HA			8			
u12	CRE	-	28			P2-4	152HA			8			
015	BAL	-	76			P2-4	152HA			A.			
014		РСН				P2-4	152HA			8			
015	PUN	-	1			P2-4	152HA			R.			
016	UΤE	-	2			P2-4	152HA			8			
U17	PNU	-	ь			P2-4	152HA			8			
<b>U1</b> 8	ACN	-	55			P2-4	152HA			R			
019	AMT	-	59			P2-4	152HA			8			
020		ORG	U081			P2-4	152HA			8			
U21	UAT	+4	U865			P2-4	0081A			8 B		0<0C	
U22	ÇN1	+5	52 1			P2=4	0085A			A B		0/02	
U23	ULK	+1	ъ			P2-4	0090A			& B		0303	
U24	ASK	+1	*			P2-4	0091A			& B		n9n9	
025	HLU	+4			ACCT NO	P2=4	0092A			88		0E4]	
U20	۲V	+2			CULS 6 & 7	P2-4	UN96A			& B		4044	
u28	1D1	+1	1			P2=4	0098A			<b>8</b> B		4141	
029	1Du	+1	U			P2-4	0099A			A, B		4 I 4 I	
<b>U</b> 3U	IND	+1	U		PRINTED ACCT BAL IND	P2-4	0100A			& B		4F4F	
U31	CRT	+2	CR			P2-4	0101A			& B		4.41	
032		URG	0101			P2-4	0101A			æ			
0321		+34				P2-4	0161A			& B		IIF.	
სპა		+34		TRIAL BALANCE	,	P2-4	0195A			& B		F1.:	
U351		+34				P2-4	U229A			<b>&amp;</b> B		17	
5650		+30				P2-4	0263A			& B		1852	
034		URG	U373			P2-4	U263A			8			

v35	нра	+7	P ACCT		P2-4 0373A	8 B		2 2F
036			CUMULATIVE		P2-4 0380A	8 B		2.2D
037		+34		DEBIT	P2-4 0390A	8 B		2[ 7#
038		+34		¢	P2-4 0424A	& B		7HB\
039		+19		BALANCE	P2-4 0458A	& B		RG8:
040	AC1	+10			P2-4 0477A	88		8-8H
041		+10			P2-4 0487A	8 B		ACA&
042	ACS	+10			P2-4 0497A	& B		n n5
U43	AC4	+10			P2-4 0507A	& B		D:D#
044	AC6	+10			P2-4 0517A	8 B		DHDE
U45	STU	+1			P2-4 0527A	& B		D&D&
U46		STA		SAAL	P2-4 0527A	8		
047	STI	хF	PK2	TITLE	P2-4 0528A PR2	& JH	80)))	ττ;
<b>υ4</b> 8		CLK	PUN+80		P2-4 0533A0293 0372	8 JH	157-8	ſ 1 [ 5
049		JR	UF2	TO COLUMN HEADINGS SUBRIN	P2-4 0538A1179 1183	- 8 JH	D+ +\$	Г <b>:</b> ГВ
<b>U</b> 50		хF	RLA	REAU FIRST CARD	P2-4 0543A REA	& JH	€)V))	E 8E #
051	FST	LD1	FD3+2	STORE COLS 6 & 7	P2-4 0548A0006 0007	8 JH	JIF	C HC A
U52		501	PV+2		P2-4 0553A0096 0097	8 JH	\$4044<	1618
u53	RT2	L01	FD4+4	STORE ACCT NO	P2-4 0559A0055 0058	HC &	] ]G ]?	< <;
054		SD1	HLD+4		P2-4 0564A0092 0095	A JH	10E4]	<1<5
055		LA1	ID1+1	COMPARE COL 1 TO ONE	P2-4 0569A0098 0098	& JH	4141	<: <b< td=""></b<>
050		CN1	FD1+1		P2-4 0574A0001 0001	8 JH	:	<8<#
058		JL	ON	IF 2	P2-4 0579A0600 0604	& JH	7#:#B	<h<a< td=""></h<a<>
059		LA2	FD5+10	PICK UP AMT COLS 59-68	P2-4 0584A0059 0068	8 JH	·3301#	<6<&
060		LDI	FD5+1		P2-4 0590A0059 0059	8 JH	1 13 13	# #1
061		J	MOL		P2-4 0595A0610 0614	& JH	2#H#A	#1#5
062	UN	LA2	FD6+10	PICK UP AMT COLS 70-79	P2-4 0600A0070 0079	& JH	•0.0D	#:#8
063		LD1	FD0+1		P2-4 0605A0070 0070	& ]H	30.0.	#8##
U64	MOI	SD1	STU:1	STORE MSL OF AMT	P2-4 0610A0527 0527	8 JH	1 D&D&	#H#A
065		LAI	100+1		P2-4 0615A0099 0099	HC &	414IH	#6#&
060		CN1	HLD+1	CHECK CR-DEB ACCT	P2-4 0621A0092 0092	& ]H	:0E0E	ння
U67		JL	MO2	IF DEBIT	P2-4 062640672 0676	8 JH	7CHCA	HIH5
068		CN1	STOP1	CHECK CR-DEB AMT	P2-4 0631A0527 0527	& ]H	:D&D&	H:HB
069		JG	NXT		P2-4 0636A0657 0661	8 JH	BCIC5	H8H#
U7U		AM2	AC3+10	DEBIT AMT, CREDIT ACCUM	P2-4 0641A0497 0506	₿ ]H	>0 05	ннна
071		AM2	AC4+10	a see a second a second a second	P2-4 0646A0507 0516	& JH	>D:D#C	нене
072		J	моз		P2-4 0652A0708 0712	& ]H	2\6\E	C Cł

073	NX1	5M2	AC3+10
u74		\$M2	AC4+10
075		J	MO.S
υ76	M0∠	CN1	570+1
07/		JG	ALI
U70		AM2	AC1+10
U79		AMŻ	AC2+10
ບຮັບ		J	M03
U81	ALI	SM2	AC1+10
08∠		5M2	AC2+10
083	MOJ	хF	RLA
484		LA1	FD4+4
085		CN1	HLD+4
<b>U80</b>		JE	KT2
087	CON	rds	44.5
U871		PTE	
V8d		502	PNU+1
089		SD2	PNU+2
0891			UAT+4
0892		SD1	UTE+4
090		LNI	HLD+4
091			ACT+4
092		SA1	ACN+4
0921			AR2+21
093			AC1+10
0931			AR1+10
094		чE	
095		LWS	AC1+10
096			JE8+1+14
097	2Z	CLR	AR2+21
u9ø			AC3+10
<b>U981</b>		CN5	AR1+10
099			wW
100		LWS	AC3+10
101			CRE+15.
102	₩₩.,		AC1+10
103		SR1	AC3+10

CREDIT AMT, CREDIT ACCUM	P2=4	065740497	0506	
	P2-4	U662A0507	0516	
	P2-4	066740708	0712	
CHECK CR-DEB AMT	P2-4	067240527	0527	
	P2-4	067740698	0702	
DEBIT AMT. DEBIT ACCUM	P2-4	0683A0477	0486	
	P2-4	0688A0487	0496	
	P2-4	069340708	0712	
CREDIT AMT. DEBIT ACCUM	P2-4	0698A0477	0486	
	P2-4	0703A0487	0496	
READ NEXT CARD	P2-4	U708A REA		
	P2-4	0714A0055	0054	
COMPARE NEW CARD ACCT NO	P2-4	0719A0092	0095	
	P2-4	U724A0559	0563	
IF BREAK, INFO TO PRINT & PUN	-		0097	
		0734A		
		0739A0161		
		074540298		
		0750A0081		
		0755A0294		
		U760A0092		
		0765A0164	· · ·	
		0770A0347		
	. = .	0776A1933 0781A0477		
		0786A1923		
		0786A1923		
		0796A0477		
		080140173		
		0807A1933		
		081240497		
		0817A1923	• •	
		092240838		
		U827A0497		
	P2-4	UR32A0188	0202	
DEH-CRED = BAL OF ACCT NO	P2-4	UR38A0477	0486	

P2-4 0843A0497 0506

8 JH	YD D5	CIC5	
8 JH	YD:D#	C:CB	
8 JH	2\6\E	080#	
A JH	:DaDa	CHCA	
8 JH	B\8\#\	C6C8	
8 JH	>8-8H	A M	
8 JH	SACHA	115	
& JH	2/6/E	\:\B	
& 3H	¥8-8H	181#	
& JH	YRCRA	VH/A	
8 JH	8)4))G	1618-	
& 3H	16 1?	6 61	
8 JH	:0E43	6165	
8 JH	8< <;	6:GB	
& 3H	*4044	686#	
8 JH	E	GHGA	
8 JH	AIIIIG	6668	
& 3H	Q5<5#	A AI	
8 JH	30<00	AIA5	
€ ĴH	¥5850	A:AB	
& 3H	30E4 ]	ASAN	
& JH	4111-	AHAA	
a JH	4-I-16	A6A8	
& ]H	1):)&	6 61	
HC &	38-8H	6165	
A JH	%))5	6:6B	
A JH	8? ?;	686#	
8 JH	?A-8H	6H6A	
A JH	RICI&?	6668	
A JH	1):)&	5.51	
A JH	3D D5	2125	
A JH	ຊ) )5	?:?8	
8 JH	83 3;	282#	
8 JH	20 05	?H?A	
A JH	RF JF83	?6?&	
8 JH	8-8H	337.0	
8 JH	CD D5	3135	

104		5A1	ACo+10		P2-4	0848A0517	0526	8, JH .	4DHDE	3:3B	
105		5A1	AM1+10		P2-4	0853A0351	0360	A JH	4-5-<	383#	
100		JR	MO4		P2-4	0858A0869	0873	& JH	D9 9;	3H3A	
107		J	м05		P2-4	0863A0956	0960	& 3H	2464E9	3638	
10.5	M04	JX	RTN	EUIT S. CK	P2-4	086940951	0955	A JH	ERHAA	a a;	
109		LA1	ULK+1		P2-4	0874A0090	0090	& JH	0303	9195	
110		SAL	UEB+1		P2-4	UP79A0172	0172	8 JH	4IDID	a:98	
111		SA1	CRE+1		P2-4	088440188	0189	HL &	4F ]F ]	989#	
112		5A1	BAL+1		P2-4	0889A0336	0236	A JH	4.<.<	9H9A	
113		CLR	AR2,21		P2-4	0894A1933	1953	8 JH	1):)&E	9698	
114		LN1	ACD+10		P2-4	U900A0517	0526	8 JH	3DHDE	FFI	
115		CN2	AR1+10		P2=4	0905A1923	1932	& JH	\$) )5	FIE5	
110		JE.	RTN		P2-4	U910A0951	0955	8 JH	88H8A	E:EB	
117		LWS	AC0+10		P2-4	U915A0517	0526	8 JH	PDHDE	F8E#	
110		<b>SEU</b>	6AL+1+14		P2-4	0920A0237	0250	A JH	R•#1]	FHFA	
119		LNZ	AC6+10		P2-4	0925A0517	0526	a JH	LDHDER	F6F&	
1191		CA2	AC6+10		P2-4	0931A0517	0526	& JH	NDHDE	A A ;	
1192		JEA	RTis		P2-4	0936A0951	0955	& JH	88HRA	AIRS	
120		LA1	CR1+2		P2=4	094140101	0102	8 JH	4.41	ALAB	
121		5A1	64L+14+2		P2=4	U946A0250	0251	8 JH	41310	A84#	
122	кTN	J	5		P2-4	U951A0951	0955	8 JH	24444	AH8A	
125	м05	λF	PH1	PRINT ACCT TOTALS	P2-4	0956A PR1		& JH	84)))+	4648	
124		XF	PUN	PUNCH	P2-4	0962A PUN		& JH	&)#))	1.17	
125		10	CNT		P2-4	U967A0085	0089	8 JH	-010?	115	
126		<b>CLR</b>	INU+1	and the second	P2-4	0972A0100	0100	& JH	14F4F	*:*B	
121		JE	OFL		P2-4	0977A1220	1224	A JH	8J:JB	*8*#	
128	BK1	LLK	AC1+10	CLR ACCT ACCUMS	P2-4	0982A0477	0486	a JH	18-8H	'H'A	
129		CLR	AC3+10		P2-4	0987A0497	0505	a JH	10 05*	1618	
130		LAI	PV.2	COMPARE COLS 6 4 7	P2-4	0993A0096	0097	a JH	4044	* *1	
131		CN1	FDS12		P2-4	099840006	0007	8 JH	: I F	*I*5	
132		JE	RT2		P2-4	1003A0559	0563	& JH	8< <;	*:*B	
135		LA2	AC2+10	IF BREAK, INFO TO PHINT	P2-4	100840487	0496	8 JH	18088	*8*#	
134		SR2	AC4+10	DEB-CRED = SECTION BAL	P2-4	101340507	0516	& ]H	TD:D#	*H*A	
135		SA2	ACo+10		P2-4	1018A0517	0526	ș JH	MDHDE !	*6*8	
130		JR	M04		P2-4	102440869	0873	& 3H	Da at	1.11	
137		CLK	AR2+21		P2-4	1029A1933	1953	8 JH	1):)8	!1!5	
130		LNI	AC2+10		P2-4	1034A0487	0496	A JH	3ACA4	1:1B	
				ショー・ション みをわたせる みっせい							

139		CN2	AR1,10		P2-4 1039A1923	1932	& JH	s) )5	181#
140		JE	¥¥		P2-4 1044A1060	1064	& 3H	8MIM5	THIA
141		LWS	AC2+10		P2-4 104940487	0496	& 3H	PACR&M	1618
142		SEU	UE8+1+14		P2-4 1055A0173	0186	& 3H	RICI&	M MJ
145	۲Y	CLR	AR2+21		P2-4 1060A1933	1953	& 3H	1);)&	MIM5
144		LN1	AC4+10		P2-4 1065A0507	0516	a JH	30:0#	M:MB
145		CN2	AR1+10		P2-4 1070A1923	1932	& JH	\$1 15	M8M#
146		JE	KT4		P2-4 1075A1091	1095	a JH	80105	мнма
147		LWS	AC4+10		P2-4 1080A0507	0516	& JH	20:0#0	мема
148		SED	CRE+1+14		P2-4 1086A0189	0202	& JH	RFOF8	:0 0
149	RT4	LAI	ASK +1	EDIT *	P2-4 1091A0091	0091	8 JH	0909	<b>RIR5</b>
150		SA1	UEB+15+1		P2-4 1096A0187	0187	& 3H	4F F	@:@B
151		SA1	CRE+15+1		P2-4 1101A0203	0203	& JH	4FDFD	<b>@8</b> @#
152		SAL	BAL+16+1		P2-4 1106A0252	0252	A JH	41414	ACHO
153		XF	PK2	PRINT SECTION TOTALS	P2-4 1111A PR2		& 3H	8D)))7	9698
154		LAI	101+1		P2-4 1117A0098	009A	& 3H	4;4;	7 Zi
155		AM1	IND+1		P2-4 1122A0100	0100	8 JH	K4F4F	Z125
150		10	CNT		P2-4 1127A0085	0089	a jh	-0\0?	Z:28
1561		JE	OFL		P2-4 1132A1220	1224	& JH	8J:JB	28Z#
157		10	CNT		P2-4 1137A0085	0089	& JH	-0\0?	ZHZA
158		JE	OFL		P2-4 1142A1220	1224	& 3H	8J:JBW	Z678
159	6K2	CLR	AC2+10	CLEAR ACCUMS	P2-4 1148A0487	0496	8 JH 1	18088	M M1
160		CLR	AC4+10		P2-4 1153A0507	0516	a jh	1D:D#	WIW5
161		CLR	AR1+10	COMPARE FOR LAST CARD	P2-4 1158A1923	1932	8 JH	1) )5	W:WB
162		CN1	FD4+4		P2-4 1163A0055	0058	8 JH	: 16 1?	<b>M8A</b>
163		JE	LST		P2-4 1168A1266	1270	8 JH	8NGNE	WHWA
164		J	FST		P2-4 1173A0548	0552	& 3H	2[ H[ A+	W6W&
165	0F2	JX	TAG	PRINT COL HEADINGS	P2-4 1179A1215	1219	8 JH	CJIJ5	:
160		LPR	HD1+7		P2-4 1184A0373	0379	8 JH	02 2F	.1.5
167		LD1	HD2+10		P2-4 1189A0380	0389	& JH	35°5D	+:•B
168		5D1	BAL+4+10		P2-4 1194A0240	0249	& JH	1.11	*8*#
169		XF	PR1		P2-4 1199A PR1		& JH	84)))	+H+A
171		LPR	HD3+87		P2-4 1204A0390	0476	& JH	02E8;J	1618
172		ХF	PK2		P2-4 1210A PR2		& JH	8D)))	J J‡ -
174	146	J	5		P2-4 1215A1215	1219	& 3H	2JIJ5	JIJ5
175	0FL	XF	SK7	START NEXT PAGE	P2-4 1220A 5K7		8 JH	&E)))	J:JB
176		LAI	101+1		P2-4 1225A0098	009B	A JH	4141	J8J#

177	SA1 CNT+2+3	P2-4 1230A0087 0089	A JH 40A07 JHJA
178	JR UF2	P2-4 1235A1179 1183	BLOL NI + D + FLB
179	LA1 100+1	P2-4 1241A0099 0099	83H 4141 NN3
180	CN1 IND+1	P2-4 1246A0100 0100	& JH :4F4F NIN5
181	JE BKI	P2-4 1251A0982 0986	AJH 8'H'A NINB
182	SA1 IND+1	P2-4 1256A0100 0100	A TH 44F4F N8N#
183	J BK2	P2-4 1261A1148 1152	& JH 2W WI NHNA
184	LST XFC E()) SKIP 7. HALT	P2-4 1266A E<))	& ]H & E < ) ) % N6N&
185	END STI	P2-4 1272A0528 0532	&]H 2[[; =7=[

a. Punched card - A one for one object deck which contains the original symbolic coding with generated pseudo-machine code and the UNIVAC 1005 machine code. Preceding this deck one load card is punched.

Card Columns	Description
1-48	Duplicated from input card
49-51	Card Code - Machine coded card column relating to the storage of data from the card.
52-57	Instruction - Machine coded in- struction. The first position is the operation code and the next four are the operand. After every six instructions an addi- tional character is assigned to indicate the next row.
58-61	Instruction address - Machine coded instruction address for each literal and instruction.
62-65	Duplicated from input card.

b. Printer - A one for one listing of each instruction written, in three different formats, the symbolic (original instruction), mnemonic (actual instruction), and machine (coded instruction) language.

The Machine Coded Listing format is as follows:

## Description of Fields

SEQ#	-	From source program
LBL	-	From source program
OP	-	From source program
OPERAND	-	From source program
COMMENTS	-	From source program
IDENT	-	From source program
LOC	-	Assigned pseudo address for each literal and instruction.
OPERAND	-	Assigned pseudo address for the beginning and ending locations of each operand.
ERROR	-	Assigned error codes
C/C	<	Machine coded card column relating to the stor-
she ga naj ara ni t	,	age of data from the card.
INSTR	-	Machine coded instruction. The first position is the operation code and the next four are the operand. After every six instructions, an ad- ditional character is assigned to indicate the next row.

## Description of Fields

- LOC
- Assigned machine coded instruction address for each literal and instruction.

## NOTES - Possible errors are as follows:

- Program Halts after first card is read Indicates BEG card does not precede source program.
- 2) 'O' printed under 1st position of ERROR heading Indicates an illegal operation code.
- 3) 'E ' printed under 2nd position of ERROR heading Indicates an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
- 4) 'P ' printed under 3rd position of ERROR heading Indicates a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing AR1 or AR2 respectively.
- 5) 'S' printed under the 4th position of ERROR heading -Indicates a sequence number error.
- C. Trial Balance Sample Report P2-4 (Illustration 4)

This program prepares a Trial Balance Tabulation and punches Trial Balance cards utilizing sorted General Ledger Account cards.

1. Card Input - Sorted General Ledger Account cards.

The Input Card format is as follows:

Card Columns	Description	Remarks
1 	Туре	Determine card columns of amount field. 1/1 indicates amount in Cols. 59-68; 2/1 indicates amount in Cols. 70-79.
<b>6-7</b>	Program Number	Major control for this report. Each control break prints the amount accumulated and is reset prior to the next total being accumulated. Card Col. 7 is not printed.
1.2. general sector (1.2. c) 5. 12 (1.2. 55-58) (1.3. c) (1.3. 55-58) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1.3. c) (1	Account Number (Note 1)	Minor control for this report. A Trial Balance Summary card is punched for each Account Number.
59-68	Account "1" (Note 2)	This amount is accumulated if the card contains a "1" in Col. 1.

## TRIAL BALANCE SAMPLE REPORT

## ILLUSTRATION 3-1 REFER TO CHAPTER 3-I-C

#### TRIAL BALANCE

ų	ALCI			
	#		UEBIT	CREDIT
4	1000	5	5	12+645.07
1	2100	5	12,445.07 \$	51.88
1	2221	5	200.00 \$	8.00-
1	3012	5	5	12+645.07
1	4501	5	23.88 \$	
1	4803	5	12,645.07 \$	23.85
1	7199	5	3.12- \$	
1	7953	5	27.00 \$	
		5	∠5+337.90 *\$	25:337.90 *
1	2100	5	·	949.98
-î	2221	ŝ	Ś	251.30
ī	4501	ŝ	395.45 \$	201130
- I -	4601	5	859.18 \$	144.15
ī	4802	ŝ	498.09 \$	367.29
1	4000	5	\$	1,241,28
i.	7199	5	845.83 \$	
1	7952	5	31.94 5	
1	7453	5	363.51 \$	
		5	2:994.0u *\$	2,994.00 *
2	1000	5	5	2,450.94
4	3012	5	5	2,450.94
2	4601	\$	2,450.94 \$	
۷	7199	5 5	2:450.94 \$ 4:901.88 *\$	4,901.88 *
		Ð	4+901+88 *\$	47901.88 +
2	4501	5	8,300.00 \$	
2	4801	ŝ	5,200.00 \$	8,300.00
		5	8,300.00 *5	8,300.00 *
		-		
د	1000	5	5	724.25-
د	1020	5	497.83- 5	58.35
د	1152	5	11.35- \$	
ა	1401	\$	160.00- \$	
د	2400	\$	18.37- \$	1.03
د	2520	5	19.40 \$	
ు	3013	5	5	467.53-
ు	3018	5	\$ 467.53= \$	10.30-
	4501 4702	5	467.53- S	467.53-
3	6051	5	5	18.37
3	6799	5	456.20- \$	10:37
•	0.,,	ŝ	1,591.86-*\$	1+591+80-*
د	1000	5	5	12,511.77
د	1020	5	12,499.17 \$	12.60-
ა	3012	5	5	570.44
د	7199	5	570.44 \$	
		5	13:069.61 *\$	13:069.61 *
		-		
ډ	1020	5	67:286.6U S	67,286.60

	BALANCE
\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	12,645,07CR 12,413.19 208.00 12,645,07CR 23.88 12,621.19 3.12CR 27.00
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	989.98CR 251.30CR 395.45 715.03 130.40 1.241.28CR 845.43 31.94 363.51
5 5 5 5 5	2,450,94CR 2,450,94CR 2,450,94 2,450,94 2,450,94
5 5 5	8+300.00 8+300.00CR *
555555555555555555555555555555555555555	724.25 556.18CR 11.33CR 19.40CR 19.40CR 467.53 10.30 467.53CR 467.53 18.37CR 456.20CR
5 5 5 5	12,511,77CR 12,511.77 570,44CR 570,44
\$	

۲	ALCI				
H	#		DEBIT	CREDIT	
		5	67,286.60 *\$	67,286,60	
			0//200+00 +3	0//200+00	-
د	1102	5	3,418.00 \$		
د	1152	5	95.00 \$		
د	2520	\$	18.37- \$		
د	4731	5	5	3+444.00	
د	4732	5	3,444.00 \$	3+444.00	
د	4733	s	3,444.00 \$		
5	6451	5	\$	3,425.63	
5	6799	ŝ	ŝ	69.00	
-		ŝ	10,382.63 *\$	10,382.63	*
		-	101002100 15	10,005,000	
ь	2221	\$	5	104.30	
ъ	4501	5	104.30 \$		
5	4603	5	5	104.30	
ъ	7953	5	104.30 \$		
		5	208.60 *\$	208.60	*
	1				
8	1000	5	5	174.84	
8	5551	5	174.84 \$	12.84	
8	3012	5	5	174.84	
8	4501	\$	12.84 \$		
8	4805	5	174.84 \$	12.84	
8	7953	5	12.84 \$		
		5	375.30 *\$	375+36	*

CUMULATIVE BALANCE
*
3,418,00
95.00
18.37CR
3+444.00CR
3+444.00
3,425.63CR
69.00CR
*
104.30CR
104.30
104.30 104.30CR
104.30CR 104.30
104.30
•
174.84CR
162.00
174.84CR
12.84
162.00
12,84

5

\* \* \* \* \* \* \* \* \*

\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$

Card Columns	Description	Remarks
70-79	Amount	This amount is accumulated if the card contains a "2" in
	(Note 2)	Column 1.

- NOTE 2 An "X" ove: punch in Col. 55 or 70 indicates a credit amount and is accumulated as such in either the debit or credit account field.
- 2. Output
  - a. Punched card A Trial Balance Summary Card is punched for each Account Number within Program Number.

Card Column	Description	
2-5	Julian date	
6-7	Program Number	
55-58	Account Number	
59-68	Amount	

b. Printer - Trial Balance Tabulation

field.

The Trial Balance Tabulation format is as follows:

#### Description of Fields

P #	-	From input
ACCT #	-	From input
Debit	-	Accumulated and printed on control break
Credit	-	Accumulated and printed on control break
Cumulative Balance	-	Accumulated and printed on control break

## II. The UNIVAC 1005 Single Address Report Generator

SARGE, a problem oriented programming system and report program generator, is designed to reduce substantially the time and effort necessary to translate general data processing and reporting requirements into detailed computer instructions. It demands little knowledge of computer coding or instructions other than the basic rules for writing in the simplest form of the SAAL assembly language. Essentially, the SARGE report program generator is a program which, on the basis of a series of statements provided to it, produces another program which will produce a report or other output of the desired kind. These statements, written on the standard SAAL coding form and then keypunched into cards, provide the formats of the input card files (these contain the information from which the report is to be prepared), the format of the output to be produced (this may be a printed document, a series of summary cards, or both), and the operations to be performed (arithmetic operations, data movement and editing, control, input/output operations). The input and output format descriptions and processing statements will, in conjunction with SAAL, produce an efficient ready to run object program. Also provided is a listing of source input and the object coding generated. Sections of programmer's own code may be included as necessary.

## A. SARGE 1

On the first pass SARGE 1 reproduces the symbolic program (source program) as comments cards. For each reproduced comments card, one or more SAAL statements are generated. Any card not recognized as a SARGE statement is reproduced without change.

1. Card Input - Original symbolic program

The symbolic input card format is as follows:

Card Columns

#### Description

1-3	Sequence number
4-5	Sequence number (insert)
*7-9	Label
11-13	Operation
15-48	Operand
32-48	Comments
62-65	<b>Program identification</b>

\*The following labels are reserved for the generator and may not be used by the programmer:

ARI	REA
AR2	RPP
HLT	RPR
PR1	SK2
PR2	SK4
PR7	SK7
PUN	XXX
	XØl thru X99

#### 2. Output

- a. Punched Card SARGE input reproduced as comments cards with associated SAAL statements.
- b. Printer None

## B. SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4

The second pass, SARGE 2, produces the pseudo-machine code for all labels describing the input/output buffer areas. The length is added to all labels describing constants and working storage.

- 1. Card Input Output cards from SARGE 1
- 2. Output
  - a. Punched card A complete program deck ready for the SAAL assembly.

Card Columns	Description		
1-5	Sequence number beginning with 5000		
7-9	Label		
11-13	Operation		
15-48	Operand		
32-48	Comments		
62-65	Program identification		

b. Printer - A listing of the source input preceded by an asterisk and the object coding generated.

**Print Positions** 

#### Description

1-5 Sequence number beginning with 50007-9 Label 11-13 Operation 15-48 Operand 32-48 Comments 62-65 Program identification

NOTES - Possible errors are as follows:

- 1) An E (print position 85) printed to the right of an input/ output label definition indicates that the maximum of 68 input/output labels has been exceeded.
- 2) An E (print position 85) printed to the right of a constant or working storage definition indicates that the maximum of 50 labels has been exceeded.

## **III. UTILITY ROUTINES**

#### Α. CONDENSE

Condenses object programs produced by SAAL 3, consolidating 6 instructions to a card. All literal instructions are punched one for one.

## SARGE 2 2nd PASS OF REPORT GENERATOR

50000	BEG			P2-4
50010	ÇRU			P2-4
50020	-	1+1		P2-4
50030	-	6+2		P2-4
50040	-	55+4		P2-4
50050	-	59,10		P2-4
50060	-	70+10		P2-4
50070	PRT			P2-4
50080	-	1+132		P2-4
50090	-	1+1		P2-4
50100	-	4,5		P2-4
50110	-	12+1		P2-4
50120	-	13+14		P2-4
50130	-	27+1		P2-4
50140	-	28+1		P2-4
50150	-	29,14		P2-4
5016U	-	43+1		P2-4
50170	-	42,13		P2-4
50180	-	76+1		P2-4
20190	-	77,14		P2-4
50200	-	90.2		P2-4
50210	-	9211		P2-4
50220	РСН			P2-4
50230	-	1+80		P2-4
50240	-	2+4		P2-4
50250	-	6+1		P2-4
50260	-	0+2		P2-4
50270	-	5515		P2-4
50280	-	59,10		P2-4
	*	029 E10		
50290	URG	0373		P2-4
50300 HDU	+13	TRIAL BALANCE		P2=4
50310 HD1	+7	P ACCT		P2-4
50320 HD2	+11	CUMULATIVE		P2-4
50330 HD3	+25	# #	DEBIT	P2-4
50340 HD4	+7	CREDIT		P2-4
50350 HD5	+10	BALANCE		P2-4

50360 AC1 +10 P2-4 50370 AC2 +10 P2-4 50380 AC3 +10 P2-4 50390 AC4 +10 P2-4 P2-4 50400 AC6 +10 50410 PV +2 COL5 6 # 7 P2-4 50420 HLu +4 ACCT NO P2-4 50430 IDU +1 0 P2-4 P2-4 50440 1D1 +1 1 50450 102 +1 2 P2-4 50460 SPA +10 P2-4 50470 SPN +10 000000000 50480 STO +1 P2-4 P2-4 50490 ST1 +1 50500 DAT +4 0865 P2-4 50510 DLK +1 3 P2-4 50520 CRT +2 CR P2=4 50530 INU +1 PRID ACCT BAL IND P2-4 50540 ASK +1 \* P2-4 50550 CN1 +2 P2-4 50560 KON +2 51 P2-4 50570 STA P2-4 \* 056 STT RES PRT 50580 STT CLR 0161 0292 P2-4 \* 057 MUV HDOPPRO TITLE P2-4 50590 LA2 HD0+13 P2-4 50000 5A2 U2U2 0214 \* 058 PKN SP2 P2-4 50610 xF PK2 \* 059 RES PCH P2-4 50620 CLR 0293 0372 ٠ 000 DKT OF2 TO COL HUGS SUBRT 50630 JR 0F2 P2-4 \* READ FIRST CARD 001 REA P2-4 λF 50040 REA STORE COLS 6 A 7 062 EST MOV EU3/PV \*

50650 FSI LA2 0006 0007

ILLUSTRATION 4-1 REFER TO CHAPTER.3-II-B

P2-4

P2-4

P2-4

P2-4

P2-4

P2-4

P2-4

P2-4

P2-4

\*

50660	542	2444			P2-4	
	*	063 R12	SEN	FD4+HLD+ST1	STURE ACCT NU	P2-4
50070 KT2	LPR	U055 0U58			P2-4	
50680	SPR	HLD+4			P2-4	
50090	SPR	ST1+1			P2=4	
	*	064 .	I⊦D	IU1.L.FU1.ON	COMP COL 1 TO ONE	P2-4
50700	LA2	101+1			P2-4	
50/10	LN2	0001 0001			P2=4	
50/20	JL	UN			P2-4	
	*	005	S⊾N	FU5+510	STORE MSL OF AMT	P2-4
50730	LPK	U059 0068			P2-4	
50740	SPĸ	STUPI			P2-4	
	*	066	JмР	M01		P2-4
50/50	J	MO1			P2-4	
	*	067 ON	SĿN	FD6+ST0	STORE MSL OF AMT	P2-4
50760 ON	LPĸ	U070 0U79			P2-4	
50770	SPR	ST0+1 .			P2-4	
	*	068 MJ1	I⊦D	ST1+G+IU0+M02	CHECK CR-DEB ACCT	P2-4
50780 MO1	LA2	ST1+1			P2-4	
50790	CN2	100+1			P2-4	
50800	JG	MO∠			P2-4	
	*	069	I⊦D	IU0, G, STO, NXT		P2-4
50810	LA2	100+1			P2=4	
50820	CN2	570+1			P2=4	
50830	JG	INX I			P2-4	
	*	070	I⊦D	ID1.L.FD1.ON1		P2-4
50840	LA2	1D1+1			P2-4	
50850	CN2	0001 0001			P2=4	
50860	JL	ON1			P2-4	
	*	071	AuD	FU5+AC3+AC4	DEB AMT. CR ACCUM	P2-4
5087U	LA2	0059 0068			P2-4	
50880	AM2	AC3+10			P2-4	
50890	AM2	AC4,10			P2=4	
	*	0/2	JMP	M03		P2-4
50900	J	60M			P2-4	
	*	073 ON1	AUD	FUG+AC3+AC4		P2=4
50910 UN1	LA2	U070 0U <b>7</b> 9			P2-4	

50920		AM2	AC3+10			P2-4	
50930		AM2	AC4+10			P2-4	
		*	074	JMP	M03		P2-4
50940		J	60M			P2-4	
		*	075 NXT	IFD	ID1.L.FD1.ONA		P2-4
50950	NXT	LA2	101+1			P2-4	
20460		CN2	0001 0001			P2-4	
50970		JL	UNA			P2-4	
		*	076	SUB	FD5,AC3,AC4	CR AMT. CR ACCUM	P2-4
50980		LA2	U059 0068			P2-4	
50990		5M2	AC3+10			P2-4	
51000		SM2	AC4+10			P2-4	
		*	077	JMP	M03		P2-4
5101u		J	LOM			P2-4	
		*	077 ONA	SUB	FD6+AC3+AC4		P2-4
51020	UNA	LA2	U070 0U79			P2-4	
51030		5M2	AC3+10			P2+4	
51040		5M2	AC4+10			P2=4	
		*	079	JmP	M03		P2-4
51050		J	COM			P2-4	
		*	080 MOS	IFD	ID0,G,STO,ALT	DEBICK CR-DEB AMT	P2-4
51060	M02	LA2	100+1			P2-4	
51070		CN5	STU+1			P2-4	
51080		ЯĞ	ALI			P2-4	
		*	081	IFD	IU1.L.FD1.ONN		P2-4
51090		LA2	101+1			P2-4	
51100		CN2	UUU1 0001			P2-4	
51110		JL	ONN			P2-4	• • •
		*	082	AUD	FU5+AC1+AC2	DEB AMT.DEB ACCUM	P2-4
51120		LA2	0059 0068			P2-4	
51130		AM2	AC1+10			P2-4	
51140		AM2	AC2,10			P2-4	
		*	083	JMP	M03		P2-4
51150		. J	M03		1	P2-4	
		*	084 ONN	AUD	FU6+AC1+AC2		P2-4
51160	UNN	LA2	U070 0079			P2-4	
51170		AM2	ACI+10			P2-4	

...

5118U	AM2	AC2+10			P2-4	
	*	085	JMP	M03	- <b>R</b> -1	P2-4
51190	J	MOJ			P2-4	
	*	086 ALT	IFD	IU1.L.FU1.ONV	CR AMT. DEB ACCUM	P2-4
51200 ALT	LA2	101+1			P2-4	
51210	CN2	0001 0001			P2-4	
51220	JL	UNV			P2-4	
	*	087	SUB	FD5+AC1+AC2		P2-4
51230	LA2	0059 0068			P2-4	
51240	5M2	AC1+10			P2-4	
51250	5M2	AC2+10			P2-4	
	*	088	JMP	M03		P2-4
51260	J	MOJ		19	P2-4	
	*	089 ONV	SUB	FD6+AC1+AC2		P2-4
51270 UNV	LA2	u070 0u79			P2-4	
51280	5M2	AC1+10			P2-4	
51290	SM2	AC2+10			P2-4	
	*	090 MO3	RLA		READ NEXT CARD	P2-4
51300 MO3	٨F	RLA			P2-4	
	*	091	IFD	FU4.E.HLD.RT2	COMP NEW ACCT NO	P2-4
51510	LA2	0055 0058			P2-4	
51320	CN2	HLU+4			P2-4	
51330	JE	RT2			P2-4	
	*	092 CUN	SEN	PV+PNU	1F BK, INFO TO PPR	P2-4
51340 CON	LPR	2144			P2-4	
51350	SPR	U298 0299			P2-4	
	*	09250	SEN	PN1 PN0		P2-4
51360	∟Рк	U298 0298			P2-4	
51370	5РК	<b>u1o1</b> 0161			P2-4	
	*	093	MUV	DATOTE		P2-4
51380	LA2	UAT+4			P2-4	
51390	5A2	U294 0297			P2-4	
	*	094	Μυν	HLD, ZS, ACT, ACN		P2-4
51400	LWS	HLU+4			P2-4	
51410	SZS	0164 0168			P2-4	
51420	5Z5	U347 0351			P2-4	
	*	095	IFD	AC1.E.SPA.ZZ		P2-4

51430	LA2	AC1+10				P2-4	
51440	CN2	5PA+10				P2-4	
51450	JE	22				P2-4	
	*	096	MOV	AC1+EU+UB2			P2-4
51460	LWS	AC1,10				P2-4	
51470	SEU	0173 0185				P2-4	
	* .	097 ZZ	I⊦D	AC3+E+SPA+WW			P2-4
5148U ZZ	LA2	AC3+10				P2-4	
51490	CN2	SPA+10				P2-4	
51500	JE	ww				P2-4	
	*	098	Μυν	AC3+ED+CR2			P2-4
51510	LWS	AC3+10				P2-4	
51520	SEU	U189 0202				P2-4	
	*	099 WW	MOV	AC1+AC6+AMT	DB-CR=BAL ACCT	NO	P2-4
51530 WW	LA2	AC1+10				P2-4	
51540	SA2	AC0+10				P2-4	
51550 -	SA2	<b>U351 0360</b>				P2-4	
	*	100	SUB	AC3+AC6+AMT			P2-4
51560	LAZ	AC3+10				P2-4	
51570	SM2	AC6+10				P2-4	
51580	SM2	0351 0360				P2-4	
	*	101	DRT	MO4			P2-4
51590	JR	M04				P2-4	
	*	102	JMP	M05			P2-4
51600	J	MOS				P2-4	
	*	103 M04	ΕκΤ	RTN	EDIT S+ CR		P2-4
51610 MO4	JX	RTN				P2-4	
	*	104	MuV	DLR.DB1.CR1.BL1			P2-4
51620	LA2	DLR+1				P2-4	
51630	SA2	0172 0172				P2-4	
51640	5A2	U188 0188				P2-4	
51650	5A2	0236 0236				P2-4	
	*	105	IFD	AC6+E+SPA+RTN		1 <sup>4</sup>	P2-4
51660	LA2	AC6+10				P2-4	
5167U	CN2	SPA+10				P2-4	
51680	JE	RTN				P2-4	
	*	10550	IFD	AC6.E.SPN.RTN			

S1690         LA2         ACo+10           S1700         CM2         SPin+10           S1710         CM2         SPin+10           S1720         CM2         SPin+10         P2=4           S1720         CM3         ACo+10         P2=4           S1720         CM3         ACo+10         P2=4           S1730         SEU         U237         0250         P2=4           S1740         LA2         ACo+10         P2=4           S1740         LA2         ACo+10         P2=4           S1740         LA2         ACo+10         P2=4           S1750         CN2         SP410         P2=4           S1770         MT         P2=4         P2=4           S1770         MT         P2=4         P2=4           S1770         KT         MUV CKT+RL3         P2=4           S1780         KT         P2=4         P2=4           S1780         KT         VC         P2=4           S1600         KT         P2=4         P2=4           S1610         MUS         PAN         P2=4           S1610         KT         P2=4         P2=4           S1610								
31/10       JE       KTN       *       106       MUV AC6+EU+BL2       P2=4         31/20       LWS AC0+10       P2=4       P2=4         31/30       SEU       U237 0250       P2=4         31/30       SEU       U237 0250       P2=4         31/30       SEU       U237 0250       P2=4         31/30       KEU       V237 0250       P2=4         31/30       KEU       V237 0250       P2=4         31/30       KEU       V237 0250       P2=4         31/30       KT       KA       P2=4         31/70       J       KTN       P2=4         31/70       SA2       U250       RST       P2=4         31/70       J       RV       KTM04       P2=4         31600       KF       PK1       P2=4         31600       J       RST       NUT       P2=4         31630       JTE       P2=4       P2=4	51690		LAZ ACOILO					
+     106     MUV AC6+Eu+BL2     P2=4       51720     LWS AC6+10     P2=4       51730     SEU U237 0250     P2=4       1730     SEU U237 0250     P2=4       51740     LA2 AC6+10     P2=4       51740     LA2 AC6+10     P2=4       51750     CM2 SPA+10     P2=4       51760     JL KT     P2=4       51770     J KTN     P2=4       51770     J KTN     P2=4       51780     KT     LA2 CR1+2       51780     KT     LA2 CR1+2       51780     KT     LA2 CR1+2       51790     SA2 U250 0251     P2=4       51600     KT     JU9       7     109     RTN X#T M04     P2=4       51600     KT     JU9       7     110     M05 PKN SP1     P4NT ACCT TOTALS       7     P24     P2-4       51630     F     PKI       7     112     RcS TMD       7     113     PUN       8     114     PUN       9     P2-4       51640     LA2 U1+1       9     P2-4       51650     LA2 U1+1       9     P2-4       16     110 FD CN1+6+K0N+0FL <tr< td=""><td>51700</td><td></td><td>CN2 SPIN+10</td><td></td><td></td><td></td><td></td><td></td></tr<>	51700		CN2 SPIN+10					
S1720       LWS AC6+10       P2=4         SEU       U237 0250       P2=4         1730       SEU       U237 0250       P2=4         1740       LA2 AC0+10       P2=4         51740       LA2 K0+10       P2=4         51740       LA CR1+2       P2=4         51770       J       KT       M0V CK1+RL3       P2=4         51780       KT       LA2 CR1+2       P2=4         51790       SA2 U200 0/251       P2=4       P2=4         51800       KT       M04       P2=4         51600       KF       PKN       P1NCH       P2=4         51630       AF       PN       P2=4       P2=4         51630       FE       P2=4       P2=4       P2=4         51630       AF       PN       P1NCH       P2=4         51630       AF       PUN       P2=4       P2=4         51630       LA2 U01+1       P2=4       P2=4         51640       L	51/10		JE KTN					
S1730     SEU     U237     0250     P2-4       *     107     IFD     AC6+L+SPA+R1+kTN     P2-4       S1740     LA2     AC6+10     P2-4       S1750     CN2     SPA+10     P2-4       S1750     CN2     SPA+10     P2-4       S1770     J     KT     P2-4       S1770     J     KTN     P2-4       S1770     J     KTN     P2-4       *     108     RT     M00 CKT+BL3       S1770     SA2     0250     0251       S1700     KA2     CR1+2     P2-4       S1700     SA2     0250     0251       S1600     KT     LA2     CR1+2       S1700     SA2     0250     0251       S1600     KT     M04     P2-4       *     110     M05     PK1       S1610     M05     F2-4       S1630     KF     PK1       P104     112     RES IND       P2-4     S1630     CL2       S1630     CA2     IFD       P14     IFD     CNT+6+K0N+0FL       P2-4     S1630     CL2       S1630     CA2     CNT+2       P2-4     S1640     P2-4 <td></td> <td></td> <td>* 1u6</td> <td>MUV</td> <td>AC6.EU.BL2</td> <td></td> <td></td> <td>P2-4</td>			* 1u6	MUV	AC6.EU.BL2			P2-4
*       107       IFD AC6rL+SPA+R1+KTN $p2-4$ 51740       LA2 AC0+10 $p2-4$ 51750       LA2 AC0+10 $p2-4$ 51750       LA2 SPA+10 $p2-4$ 51750       JL KT $p2-4$ 51760       JL KT $p2-4$ 51770       J KTN $p2-4$ 51780       KI       LA2 CR1+2 $p2-4$ 51780       KI       LA2 CR1+2 $p2-4$ 51790       SA2 U250 0251 $p2-4$ $p2-4$ 51790       SA2 U250 0251 $p2-4$ $p2-4$ 51800       KTN $M04$ $p2-4$ 51800       KTN $M04$ $p2-4$ 51800       KF       PKI $p2-4$ 51800       KF       PKI $p2-4$ 51800       KF       PKI $p2-4$ 51800       KF       PKI $p2-4$ 51800       LA2 ID1+1 $p2-4$ $p2-4$ 51800       AUD IU1+CNT $p2-4$ $p2-4$ 51800       AM2 CN1+2 $p2-4$ $p2-4$ 51950       LA	51720		LWS AC6+10				P2=4	
51740     LA2 AC6+10     P2-4       51750     CN2 SPA+10     P2-4       51760     JL KT     P2-4       51770     J KTN     P2-4       51770     J KTN     P2-4       51770     J KTN     P2-4       51780     KT     LA2 CK1+2       51790     SA2 U250     P251       51790     SA2 U250     P251       51790     SA2 U250     P251       7     109     RTN X#T M04     P2-4       51800     KT     J     M04       *     109     RTN X#T M04     P2-4       51800     KF     PK1     P2-4       51800     KF     PK1     P2-4       51800     KF     PKN     P2-4       51800     KF     PUN     P2-4       51800     LA2 UD1/1     P2-4 </td <td>51730</td> <td></td> <td>SED 0237 0250</td> <td></td> <td>i i i i i i i i i i i i i i i i i i i</td> <td></td> <td>P2-4</td> <td></td>	51730		SED 0237 0250		i i i i i i i i i i i i i i i i i i i		P2-4	
51750     CN2 SPA+10     P2-4       51750     JL KT     P2-4       51760     JL KT     P2-4       51770     J KTN     P2-4       51780     KT     NUV CKT+RL3     P2-4       51780     KZ CRT+Z     P2-4       51790     SA2 U250     D251     P2-4       51790     SA2 U250     D251     P2-4       51700     SA2 U250     D251     P2-4       51700     SA2 U250     D251     P2-4       51700     SA2 U250     D251     P2-4       51800     KT     U09     RTN X#T M04     P2-4       51610     M04     P2-4     P2-4       51620     XF     PUN     P2-4       51630     FF     PK1     P2-4       51630     KF     PUN     P2-4       51630     CLR JND+1     P2-4       51630     LA2 ID1+1     P2-4       51630     LA2 ID1+1     P2-4       51640     AM2 CNT+2     P2-4       51650     LA2 ID1+1     P2-4       51640     M22 CNT+2     P2-4       51640     LA2 ID1+1     P2-4       51640     LA2 ID1+1     P2-4       51640     LA2 IN1+2     P2-4			* 107	I+D	AC6+L+SPA+RT+RT	N		P2-4
S1 /60       UL NT $P2-4$ S1 /70       J KTN $P2-4$ S1 /70       J KTN $P2-4$ +       108 <rt ckt="" muv="" rl3<="" td=""> <math>P2-4</math>         S1 /80       KT       LAZ CRT/2       <math>P2-4</math>         S1 /80       KT       LAZ CRT/2       <math>P2-4</math>         S1 /80       KT       LAZ CRT/2       <math>P2-4</math>         S1 /80       KT       J09       RTN X#T M04       <math>P2-4</math>         S1 /80       KT       PK0       <math>P2-4</math>         S1 /80       KT       P19       RTN X#T M04       <math>P2-4</math>         S1 /80       KT       P10       <math>P2-4</math> <math>P2-4</math>         S1 /80       KT       P2-4       <math>P2-4</math> <math>P2-4</math>         S1 /80       KT       P2-4       <math>P2-4</math> <math>P2-4</math>         S1 /80       KF       PUN       P2-4       <math>P2-4</math>         S1 /80       KF       PUN       P2-4       <math>P2-4</math>         S1 /80       KF       PUN       P2-4       <math>P2-4</math>         S1 /80       LA2       ND I D1 / CNT       P2-4       <math>P2-4</math>         S1 /80       LA2       ID1 / CNT / G+KUN, OFL       P2-4         S1 /80       <td< td=""><td>51740</td><td></td><td>LA2 AC6+10</td><td></td><td></td><td></td><td>P2-4</td><td></td></td<></rt>	51740		LA2 AC6+10				P2-4	
S1770       J       KT       P2-4         +       108       RT       MOV       CKT+RL3       P2-4         S1780       KT       LAZ       CR1+2       P2-4         S1780       KT       LAZ       CR1+2       P2-4         S1780       KT       LAZ       CR1+2       P2-4         S1780       KT       M04       P2-4       P2-4         S1800       KT       M04       P2-4       P2-4         S1800       KT       M04       P2-4       P2-4         S1800       KT       M04       P2-4       P2-4         S1810       M05       F       PK1       P2-4       P2-4         S1630       XF       PUN       P1NCH       P2-4         S1630       XF       PUN       P2-4       P2-4         S1630       XF       PUN       P2-4       P2-4         S1630       KF       PUN       P2-4       P2-4         S1630       LA2       ID11       P2-4       P2-4         S1640       LA2       ID11       P2-4       P2-4         S1650       LA2       ID11       P2-4       P2-4         S	51750		CN2 SPA+10				P2-4	
*       108       RT       MOV       CKT/RL3       P2-4         51780       KL2       CRT+2       P2-4         51790       SA2       0250       0251       P2-4         51790       SA2       0250       0251       P2-4         51790       SA2       0250       0251       P2-4         *       109       RTN       XnT       M04       P2-4         *       110       M05       PKN       P2-4       P2-4         51800       KF       PKI       P2-4       P2-4         51610       M05       F       PKI       P2-4         51620       XF       PUN       P2-4       P2-4         51630       KF       PKI       P2-4       P2-4         51630       KF       PKI       P2-4       P2-4         51630       CLR       NU1       P2-4       P2-4         51630       CLR       NU1       P2-4       P2-4         51630       CA2       ID11       P2-4       P2-4         51630       CA2       ID11       P2-4       P2-4         51630       CA2       ID14       IFD       CHT+6+KUN+0FL	51760		JL KT				P2-4	
51780 KT       LA2 CR1+2       P2-4         51790       5A2 0250 0251       P2-4         +       109 RTN XkT M04       P2-4         51800 kTH J       M04       P2-4         +       110 M05 PkN SP1       PRINT ACCT TOTALS       P2-4         51810 M05 XF       Pk1       P2-4       P2-4         +       111 PUN       PUNCH       P2-4         51620 XF       Pk1       P2-4         +       111 PUN       PUNCH       P2-4         51630 KTK       P2-4       P2-4         51640 CLR JNU+1       P2-4       P2-4         51650 LA2 IDI+1       P2-4       P2-4         51650 LA2 IDI+1       P2-4       P2-4         51660 AM2 CNT+2       P2-4       P2-4         51670 LA2 CNT+2       P2-4       P2-4         51670 LA2 CNT+2       P2-4       P2-4         51670 LA2 CNT+2       P2-4       P2-4         51680 CM2 CNT+2       P2-4       P2-4         51690 CM2 CNT+2       P2-4       P2-4	51770		J RTN				P2-4	
51790     5A2     U250     0251     P2-4       +     109     RTN     XrT     M04     P2-4       51800     KTN     J     M04     P2-4       51800     KTN     J     J10     M05 PKN     SP1     P2 NT       51800     KF     PKN     P2-4     P2-4       51800     KF     PKN     P2-4       51800     KF     PUN     P2-4       51800     KF     RLS IND     P2-4       51800     LA2     ID1+1     P2-4			* 108 RT	MUV	CKT+BL3			P2-4
*     109     RTN XkT M04     P2-4       51600 kTH J     M04     P2-4       *     110     M05 PkN SP1     PRINT ACCT TUTALS     P2-4       51610 M05 XF     Pk1     P2-4     P2-4       51630 KTH J     H11     PUN     PUNCH     P2-4       51630 KT     111     PUN     PUNCH     P2-4       51630 KT     FPN     P2-4     P2-4       51630 KT     P2-4     P2-4       51630 KT     ND     P2-4       51630 KT     ND     P2-4       51630 KT     ND     P2-4       51630 KLX     ND     P2-4       51630 LA2     JD11 CNT     P2-4       51630 LA2     JD11     P2-4       51630 LA2     ID11     P2-4       51630 LA2     ID11     P2-4       51630 LA2     ID11     P2-4       51630 LA2     ID11     P2-4       51630 LA2     IFD CNT+6+KUN+0FL     P2-4       51630 LA2     IFD CNT+6+KUN+0FL     P2-4       51640 LA2     IFD CNT+6+KUN+0FL     P2-4       51910 LA2 <td>5178u</td> <td>ĸT</td> <td>LAZ CRI+2</td> <td></td> <td></td> <td></td> <td>P2=4</td> <td></td>	5178u	ĸT	LAZ CRI+2				P2=4	
D1800 kTk J     M04     P2-4       *     110     M05 PkN SP1     PRINT ACCT TOTALS     P2-4       D1810 M05 XF     Pkl     P2-4     P2-4       >111     PUN     PUNCH     P2-4       >1020     XF     PUN     P2-4       >1030     VFE     P2-4       >1030     VFE     P2-4       >1030     VFE     P2-4       >112     RcS IND     P2-4       >1040     CLR INUNI     P2-4       >1050     CL2 IDI1     P2-4       >1050     ADD IDI1/CNT     P2-4       >1050     LA2 IDI1     P2-4       >1050     LA2 CNT/2     P2-4       >1060     AM2 CNT/2     P2-4       >1070     LA2 CNT/2     P2-4       >1080     GP2-4     P2-4       >1070     LA2 CNT/2     P2-4       >1080     GP2-4     P2-4       >1090     GP2-4     P2-4       >113     HK1 RES AC1+AC3     CLEAR ACCT ACCUMS       P2-4     P2-4     P2-4       >1900     GP2-4     P2-4       >1900     K1 (LK AC1+10     P2-4       >1900     K1 (LK AC1+10     P2-4       >1900     K1 (LK AC1+10     P2-4       >191	5179u		5A2 0250 0251				P2-4	
+       110       MUS PKN SP1       PRINT ACCT TUTALS       P2-4         b161U       MQS       K       PKI       P2-4         +       111       PUN       PUNCH       P2-4         5162U       KF       PUN       P2-4       P2-4         5163U       KF       PUN       P2-4       P2-4         5163U       KF       PUN       P2-4       P2-4         5163U       KF       IL2       RcS IND       P2-4         5164U       LK       INU       P2-4       P2-4         5165U       LA2       ID1       MD IUI+CNT       P2-4         5165U       LA2       ID1       CNT+6+KUN+OFL       P2-4         5165U       LA2       ID1+2       P2-4       P2-4         5165U       LA2       IFD       CNT+6+KUN+OFL       P2-4         5164U       LA2       KI+2       P2-4       P2-4         5164U       LA2       KI+2       P2-4       P2-4         5164U       LK       KC1+AC33       CLEAR ACCT ACCUMS       P2-4         5190U       KI       LK       KC1+IC3       P2-4       P2-4         5190U       LA2       I+D			* 109 RTM	XRT	M04			P2-4
bisiu MQD       xF       Pk1       P2-4 $i$ 111       PUN       PUNCH       P2-4         bio2U       XF       PUN       P1NCH       P2-4         bio2U       XF       PUN       P2-4         bio2U       XF       PUN       P2-4         bio2U       XF       PUN       P2-4         bio2U       YE       P2-4       P2-4         bio3U       YE       RcS IND       P2-4         bis4U       LKI INUT       P2-4       P2-4         bio5U       LA2 INTZ       P2-4       P2-4         bio6U       LA2 INTZ       P2-4       P2-4         bio8U       LKZ INTZ       P2-4       P2-4         bio8U       LKZ INTZ <td< td=""><td>51800</td><td>кТн</td><td>J 1404</td><td></td><td></td><td></td><td>P2-4</td><td></td></td<>	51800	кТн	J 1404				P2-4	
*       111       PUN       PUNCH       P2-4         5102U       XF       PUN       P2-4         5133U       YE       P2-4       P2-4         5133U       YE       R5 S IND       P2-4         5164U       112       Rc S IND       P2-4         5164U       113       AUD IU1/CNT       P2-4         5165U       LA2 ID1/1       P2-4       P2-4         5166U       AUZ CN1/2       P2-4       P2-4         5167U       LA2 ID1/1       P2-4       P2-4         5167U       LA2 CN1/2       P2-4       P2-4         5168U       CN1/2       P2-4       P2-4         5167U       LA2 CN1/2       P2-4       P2-4         5167U       LA2 CN1/2       P2-4       P2-4         5168U       CN1/2       P2-4       P2-4         5169U       LA2 CN1/2       P2-4       P2-4         5169U       LK       KC1/1AC3       CLEAR ACCT ACCUMS       P2-4         5191U       LK       KC1/1AC3       CLEAR ACCT ACCUMS       P2-4         5192U       LA2 V/2       P2-4       P2-4       P2-4         5192U       LA2 V/2       P2-4 <td< td=""><td></td><td></td><td>* 110 MUS</td><td>PKN</td><td>SP1</td><td>PRINT ACCT</td><td>TUTALS</td><td>P2-4</td></td<>			* 110 MUS	PKN	SP1	PRINT ACCT	TUTALS	P2-4
S102U     XF     PUN     P2-4       5103U     PTE     P2-4       5103U     PTE     P2-4       -     112     RcS IND     P2-4       5104U     CLR INU+1     P2-4       5105U     CLR INU+1     P2-4       5105U     CLR IDI+1     P2-4       5105U     LA2 IDI+1     P2-4       5105U     LA2 CNT+2     P2-4       5106U     AM2 CNT+2     P2-4       5107U     LA2 CNT+2     P2-4       5108U     CM2 KON+2     P2-4       5149U     CH2 KON+2     P2-4       5149U     CH2 KON+2     P2-4       5149U     CH2 KON+1     P2-4       5149U     CH2 KON+2     P2-4       5149U     CH2 KON+1     P2-4       5149U     CH2 KON+1     P2-4       5149U     CH2 KON+1     P2-4       5149U     CH2 KON+1     P2-4	51814	MQD	XF PH1				P2-4	
b1a3u     PTE     P2-4       *     112     RcS IND     P2-4       b1dwu     CLR INU+1     P2-4       b1dwu     LLR INU+1     P2-4       b1dwu     LL2     ID1+CNT     P2-4       b1dbu     LA2     ID1+CNT     P2-4       b1dbu     LA2     ID1+CNT     P2-4       b1dbu     LA2     CNT+2     P2-4       b1dbu     CN2     K0+2     P2-4       b190u     bK1     CLK     AC1+AC3     CLEAH       b190u     bK1     CLK     AC1+AC3     CLEAH       b190u     bK1     LA2     P2-4     P2-4       b191u     CLY     COMPARE     P2-4       b192u     LA2     PV+2     P2-4       b193u     CH2     U04     P2-4       b193u     CH2     P2-4     P2-4			* 111	PUN		PUNCH		P2-4
+         112         Rc5 IND         p2-4           51640         CLR IND-1         P2-4         P2-4           +         13         AUD IU1+CNT         P2-4           51650         CA2 ID1-1         P2-4         P2-4           51650         CA2 ID1-1         P2-4         P2-4           51650         CA2 ID1-1         P2-4         P2-4           51650         AMZ CN1-2         P2-4         P2-4           51670         CA2 CN1-2         P2-4         P2-4           51690         CA2 CN1-2         P2-4         P2-4           51900         G6 UFL         P2-4         P2-4           51900         CLK AC1+10         P2-4         P2-4           51900         CLK AC1+10         P2-4         P2-4           51900         CLK AC1+10         P2-4         P2-4           51910         CLK AC1+10         P2-4         P2-4           51910         CLK AC1+10         P2-4         P2-4           51910         CLK AC1+10         P2-4         P2-4           51920         CA2 V12         COMPARE COLE A 7         P2-4           51930         CA2 U006 0007         P2-4         P2-4 <td>51020</td> <td></td> <td>XF PUN</td> <td></td> <td></td> <td></td> <td>P2-4</td> <td></td>	51020		XF PUN				P2-4	
D1840     CLR INU-1     P2-4       +     113     AUD ID1+CNT     P2-4       b1650     LA2 ID1+1     P2-4       b1660     AMZ CN1+2     P2-4       b1660     AMZ CN1+2     P2-4       b1670     LA2 LD1+1     P2-4       b1670     LA2 LD1+1     P2-4       b1670     LA2 CN1+2     P2-4       b1670     LA2 CN1+2     P2-4       b1680     GU2 KON+2     P2-4       b1680     GU2 KON+2     P2-4       b1680     GU2 KON+2     P2-4       b1690     GU2 KON+2     P2-4       b1910     K1 CLK ACI+10     P2-4       b1910     LCL K ACI+10     P2-4       b1910     LA2 LV+2     P2-4       b1923     LA2 LV+2     P2-4       b1930     CH2 UDU6 DU07     P2-4	51830		PTE				P2-4	
+         113         AUD         DU1/CNT         P2-4           51050         LA2         ID1-1         P2-4           51060         AW2         CNT/2         P2-4           51060         AW2         CNT/2         P2-4           51070         LA2         CNT/2         P2-4           51070         LA2         CNT/2         P2-4           51070         LA2         CNT/2         P2-4           51070         LA2         CNT/2         P2-4           51080         GV2         P2-4         P2-4           51090         GV         ULK         ACL+AC3         CLEAR         ACCT         P2-4           51900         K1         LK         ACL+AC3         CLEAR         ACCT         P2-4           519100         K1         LK         ACL+AC3         CLEAR         ACCT         P2-4           519100         K1         LK         ACL+AC3         P2-4         P2-4           51920         LA2         FD PV+E+FD3+RT2         COMPARE COLO & 7         P2-4           519300         CH2         U006         P2-4         P2-4			* 112	R∟S	IND			P2-4
51650     LA2 1D1+1     P2-4       51660     AM2 CNT+2     P2-4       -     114     IFD CNT+6+KUN+0FL     P2-4       51670     LA2 CNT+2     P2-4       51670     CM2 KON+2     -       51680     CM2 KON+2     -       51690     LA2 CNT+2     P2-4       51690     CM2 KON+2     -       51690     CM2 KON+2     -       51690     CM2 KON+2     P2-4       51900     CH2 KAC+10     P2-4       51910     CL2 KAC+10     P2-4       51920     LA2 FV+2     COMPARE COLD & 8-7       51930     CH2 UOU6 0U07     P2-4	51840		CLR INU+1				P2-4	
Diddu         AM2 CNT/2         P2-4           +         114         IFD CHT/6/KUN/OFL         P2-4           b1o70         LA2 CNT/2         P2-4           b1o70         LA2 CNT/2         P2-4           b1o70         LA2 CNT/2         P2-4           b1o70         LA2 CNT/2         P2-4           b1000         GUN2 KON/2         P2-4           b1900         JG         UFL         P2-4           b1910         ULX ACI+IO         P2-4           b1910         CLF AC3+10         P2-4           b1920         LA2 FV-2         COMPARE COL 6 & 7           b1930         CH2 U0U6 0007         P2-4			* 113	AUD	ID1+CNT			P2-4
•         114         IFD_CNT/67KUN/0FL         P2=4           b1670         LA2_CNT/2         P2=4           b1680         CN2_KON/2         32=4           b1690         JG_UFL         32=4           b1900         JG_UFL         32=4           b1910         JG_UFL         32=4           b1910         LK_KACI/1AC3         CLEAR ACCT ACCUMS           b1910         KL_KACI/10         92=4           b1910         CLEAR ACT ACCULS & 72           b1910         LA2_FV/2         COMPARE COLS & 7           b1923         LA2_FV/2         92=4           b1930         CH2_U0U6_0U07         92=4	51050		LA2 101+1				P2-4	
D1670         LAZ CN172         P2-4           D1680         CN2 KON72         D2-4           D1690         JG 0FL         D2-4           +         115         HK1 RES AC17AC3         CLEAR ACCT ACCUMS         P2-4           D1900         bK1 CLK AC1710         P2-4         D1910         bK1 CLK AC1710         P2-4           51910         CLF AC3710         P2-4         D1910         bK1 CLK AC1710         P2-4           51910         CLF AC3710         P2-4         D1910         bK1 CLK AC1710         P2-4           51920         CLA FV72         COMPARE COLE & 8 7         P2-4         D192-4           51930         CH2 U006 0007         P2-4         D192-4         D192-4	51860		AM2 CNT+2				P2-4	
31680         CN2 KON+2         32=4           31890         JG UFL         32=4           115         HK1 RES AC1+AC3         CLEAR ACCT ACCUMS         92=4           51910         KL KA KC1+IO         92=4         92=4           51910         CLP AC3+IO         92=4         92=4           116         IFD PV+E+FD3+RT2         COMPARE COLLS A 7         92=4           51920         LA2 PV+2         92=4         92=4           51930         CH2 UOUG 0U07         92=4         92=4			* 114	I⊦D	CNT, G, KUN, OFL			P2-4
51890         JG         UFL         P2-4           +         115         HK1 RES AC1+AC3         CLEAR ACCT ACCUMS         P2-4           51900         bK1         CLK         AC1+AC3         P2-4           51910         bK1         CLK         AC1+AC3         P2-4           51910         CLK         AC3+AC3         CCMPARE COLLS & 7         P2-4           51920         LAZ         PV-2         P2-4         P3-4           51930         CH2         U006         0007         P2-4	51870		LAZ UNIOZ				P2-4	
•     115     HK1 RES AL1+AC3     CLEAR ACCT ACCUMS     P2+4       51900 6K1 CLE AC1+10     P2+4       51910 CLE AC3+10     P2+4       •     116     I+D PV+E+FD3+RT2     COMPARE COL 6 # 7     P2-4       51920 CN2 U006 0007     P2+4	olodu		CN2 KONVE				°2-4	
51900 6K1 CLK AC1:10     P2-4       51910     CLP AC3:10       *     116       116     IFD PV+E+FD3;RT2       COMPARE COL 6 8 7       P2-4       51920     LA2 PV;2       51930     CH2 U006 0007	21090		JG UFL				°2-4	
51910         CLP AC3:10         P2=4           *         116         TED PV+E+FD3:RT2         COMPARE COL 6 8 7         P2=4           51920         LA2 PV+2         P2=4         51930         CH2 UQUE OU07         P2=4			.∗`∿ 115 — ВК1	RES	AL1.AC3	CLEAR ACCT	ACCUMS	P2-4
<ul> <li>116 ПЕD РУЕЕРБЭТКТ2 СОМРАНЕ СОЦЬ 8 7 Р2-4</li> <li>51923 LA2 РУ72</li> <li>51930 СИ2 0006 0007</li> <li>Р2-4</li> </ul>	51900	BK1	LLK ACI,10				P2-4	
5192J LAZ PV12 P2-4 51930 CH2 0006 0007 P2-4	51910		CLM AC 3+10				P2-4	
51930 CN2 U006 0007 P2-4			* 116	TED	PV.E.FDS.RT2	COMPARE COL	ь 8 7	P2-4
	5192J		LAZ PV12				P2-4	
- ΣΤΑΝΟ ΟΕ ΗΤΖ 	51930		CN2 0006 0007				P2-4	
	51940		JE RT2				P2=4	
a di seconda di second								
			10 T					

	*	117	MuV	AC2+AC6	IF BK.INFO TO D	PRN	P2-4
51950	LA2	AC∠+10				P2-4	
51960	542	AC6+10				P2-4	
	٠	118	SUR	AC4+AC6			P2-4
51970	LA2	AC4+10				P2-4	
51980	542	AC0+10				P2-4	
	*	119	DĸT	MU4			P2-4
51990	JR	M04				P2-4	
	*	120	I۲D	AC2+E+SPA+YY			P2-4
52000	LA2	AC2+10				P2-4	
52010	CN2	5PA+10				P2-4	
52020	۶E	fY				P2-4	
	*	121	MUV	AC2+ED+UB2			P2-4
52030	LWS	AC2+10		•		P2-4	
52040	ŞΕυ	0173 0186				P2-4	
	*	122 YY	I⊦D	AC4+E+SPA+RT4			P2-4
52050 TY	LAZ	AC4+10				P2-4	
52060	CN2	SPA:10				P2-4	
52070	JE	KT4				P2-4	
	*	123	MUV	AC4+EU+CR2			P2-4
52080	LWS	AC4+10				P2-4	
52090	sευ	U189 0202				P2-4	
	*	124 RT4	MUV	ASK+D83+CH3+BL4	EDIT *		P2-4
52100 KT4	LAZ	ASK +1				P2-4	
52110	SA2	U187 0187				P2-4	
52120	SAZ	U2U3 0203				P2-4	
52130	542	V252 0252				P2-4	
	*	125	PĸN	SH2	PRINT SECTION	тот	P2-4
52140	XF	PH2				P2-4	
	* -	126	MUV	IU1+IND			P2-4
52150	LA2	101+1				P2-4	
52160	SAZ	1ND+1				P2-4	
	*	127	AUD	IU2+CINT			P2-4
5217U	LAZ	102+1				P2-4	
5218U	AM2	UNTER		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		P2-4	
	*	128	Ĩ⊦D	CNT . G . KUN . OFL			P2-4
52190	LAZ	CNT+2				P2-4	

P2-4

P2-4

P2=4 P2=4 P2=4

P2-4

P2-4

P2-4

P2-4

P2-4 P2-4 P2-4

52200		UN2	KONIZ				P2-4
52210		JG	UFL				P2-4
		٠	129 BK2	TRE S	AL2 AL4	CLEAR ACCIMS	
5222U	UKc	LLK	AC2+10				P2-4
52230		LLH	AC4+10				P2-4
		٠	130	I+D	FU4+E+SPA+LST	COMP FOR LAST	CRD
52240		LAZ	UU55 0U58				P2=4
52250		CN2	SPAILO				P2+4
52260		JE	LSI				P2-4
		*	131	JMP	FST		
52270		J	FST				P2-4
		•	132 012	ERT	TAG	PRN COL HEADIN	65
52280	uF 2	JX	í A u				P2=4
		*	133	SEN	HU1+PRT		
52 <b>∠</b> 90		LPR	HD1+7				P2-4
52300		ъРк	U161 0292				P2-4
		*.	134	MUV	HU2+BL2		
52310		LAZ	HD2+11		<ul> <li>• 1.1</li> <li>• 1.1</li> <li>• 1.1</li> </ul>		P2-4
52320		5A2	0237 0250				P2-4
		*	1.5	PriN	SP1		
52.30		хF	PR1				P2+4
		*	136	SLN	HU3+PKT		
52340		LPR.	HD3+25				P2-4
52350		ъΡк	v161 0292				P2-4
		*	107	MuV	HU4+CH2		
52360		LA2	HD4+7				P2-4
52370		544	U109 0202			1	P2-4
		*	158	MUV	HU5+BL2		
52380		LA2	HD5+10				P2-4
52390		542	U237 025U				P2-4
		*	139	PKN	542		
52400		хF	PH2				P2-4
		*	140 TAG	XKT	0+2		
52410	146	J	0F2				P2-4
		*	141 OFL	RĻS	PRTICNT	START NEXT PAG	
	UFL		v161 0292				P2-4
52430		LLK	CNT+2				P2-4

	*	142	PKN	SK7		P2-4
5244U	xF	PH7			P2+4	1.15
	.*	143	DĸT	OF2		P2-4
5245V	JR	UF≥			P2-4	
	*	144	IFD	IND+E+SPA+BK1		P2-4
52460	LA2	1ND+1			P2-4	
52470	CN2	SPA+10			P2=4	
5248U	JE	UK1			P2-4	
	*	145	RES	IND		P2-4
52490	ULR	INU+1			P2-4	
		146	JNP.	BK2		P2-4
52500	J	DK2			P2-4	°
	*	147 LST	RES	PRT+PCH		P2-4
52510 LS1	LR	0101 0292			P2-4	
52520	CLH	U293 0372			P2-4	
	•	148	PRN	SK7		P2-4
52530	хF	PK7			P2+4	
	*	149	PUN			P2-4
52540	хF	PUN			P2-4	
52550	PTE				P2-4	
	*	150 STP	HLT	STP		P2-4
32560 STP		HLT		[]] 그는 아이들은 모습이 가슴을 잡으는	P2-4	
52570	J	STP			P2-4	
- 10 C - 10 C - 10 C	END				P2-4	
72304	CND	511				

- 1. Card Input Object program produced by SAAL 2 in the same sequence.
- 2. Output
  - a. Punch Card Consolidated object program

Card Columns	Description		
1 - 3	Sequence number		
15 - 48	Consolidated instructions or literal		
49 - 61	Machine Code		
62 - 65	Program I. D.		

### b. Printer

- 1) Successful termination END OF PROGRAM is printed, paper is advanced to next page and the program halts.
- 2) Possible errors are as follows:

ERROR NO BEG CARD is printed, paper is advanced to next page and the program halts. This error indicates the BEG card does not precede all object cards or does not immediately follow the load card produced from SAAL 2 (2nd object card).

ERROR INCORRECT INSTR CODE is printed, paper is advanced to next page and the program halts. This error indicates an instruction stored in an invalid location. All instructions must be stored beginning in Columns 1, 6, 11, 16, 21 or 26. The most frequent cause of this type of error is incorrectly repunching an object program card.

### Notes:

- 1. The Program I. D. from the BEG card is gang punched in all succeeding cards.
- 2. All condensed cards are numbered successively beginning with 001.
- 3. The cards to be condensed must be in the correct sequence.

### B. MEMORY DUMP (Illustration 5)

Each row of core memory is printed in sequence with a row and bank identification annotated.

- 1. Card Input Memory dump object program
- 2. Output
  - a. Punched card None
  - b. Printer Memory listing

## NOTE - Data in the print buffer will be printed as the first line across the page and data in the read buffer will be lost. The only memory that will be printed is the memory addressable by the programmer.

#### C. READ-PRINT-PUNCH

Produces and prints each card, column for column, in the first 80 positions of the printer.

- 1. Card Input Any data cards
- 2. Output
  - a. Punched card Reproduced data cards.
  - b. Printer 80/80 listing of data cards.

NOTE - Punching will be suppressed when alternate switch 4 is on.

## D. NUMBER IT

Re-numbers program cards with option of gang punching new program identification.

1. Card Input - Source or object program cards.

2. Output

- a. Punched card Duplicate input cards re-numbering them starting with 001 (Cols. 1-3)
- b. Printer None

NOTE - To reidentify a program, precede the program cards with a header card punched as follows:

> Card Columns 11-13 \*\*\* Card Columns 62-65 New Program I. D.

### 3-10

## MEMORY DUMP

## ILLUSTRATION 5-1 REFER TO CHAPTER 3-III-B

IRIAL BALANCE

	U86552 1\$*	03-1
TOACH		04-1
1+04651257	1 ; %;5 BJH=	05-1
7=L 35		06-1
		07-1
		08-1
		09-1
051	2C L	10-1
	à	11-1
6 =7=[+2=4		12-1
P ALCICUMULATIVE	# #	13-1
UED11	CREDII	14-1
		15-1
BALANCE		16-1
		17-1
		10-1

### E. DUPLICATE


Reformates and prints any 80 columns of information in any other 80 columns with or without gang punching.

- 1. Card Input Any data cards preceded by four header cards (see notes).
- 2. Output
  - a. Punched card Reformatted data cards
  - b. Printer 80/80 listing of reformatted data cards

NOTES:

- 1. The first header card contains information that is desired in all the following cards. If gang punching is not desired, this card must be blank.
- 2. The second and third header cards are divided into eighty sequentially numbered fields of two columns each. These cards describe the output card by indicating the column from which the input will be transferred.

For example:



Will reproduce the card identically to the original except that Cols 3 and 5 will be punched into Cols. 5 and 3 and card column 2 will be blank.

3. The fourth header card is literally a duplicate of the card that will be recognized as a sentinel. For example if a blank card were introduced as the fourth header the program would terminate when a second blank card was read.

4. Printing may be eliminated by changing the Duplicate object program. Column 16 of card number 43 (Cols. 4-5) may be changed from  $\Delta$  to ) and Column 31 of card number 45 may be changed from E to ).

## F. CLEAR

Clears Bank 1 thru 4 core to spaces

1. Card Input - Clear object program

2. Output - None

## CHAPTER 4

## UNIVAC 1005 SOFTWARE OPERATING PROCEDURES

I ALTERNATE SWITCHES OPERATING PROCEDURES

1. Loading program into Core Memory.

Alt. Switch 1 on/illuminated. Alt. Switch 2 off/extinguished.

2. Normal running.

Alt. Switch 1 off/extinguished. Alt. Switch 2 on/illuminated (if automatic forms overflow desired).

3. Testing programs (debugging).

Alt. Switch 1 on/illuminated. Alt. Switch 2 on/illuminated.

During testing the programmer is able to step instruction by instruction through a program.

4. Note: ALT Switch 4 on/illuminated suppresses punching

II. SOFTWARE OPERATING PROCEDURES

Single Address Assembly Language (SAAL)

A. SAAL 1 - this is the first pass of the assembly program (S41).

- (1) Operating Instructions:
  - (a) Reader load cards into input hopper (SAAL l object program, followed by source program, followed by one blank card).
  - (b) Console
    - 1. Depress START and CLEAR BUTTON.
    - 2. Alternate Switch 1 on/illuminated, all others off/extinguished.
    - 3. Depress FEED BUTTON.
    - 4. Depress RUN BUTTON.

When processor HALTS, SAAL 1 is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.

8. Depress FEED BUTTON.

9. Depress RUN BUTTON.

- (2) Output
  - (a) PUNCH no punched output in SAAL 1.
  - (b) PRINTOUT listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in Core Memory.

## (3) Errors

- (a) <u>ERR NO BEG CRD</u> is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
- (b) ERR OP IN DATA DIV is printed to the right of the card in error, paper is advanced to the next page and the program halts. This type of error indicates an illegal code in the operation field (Cols. 11-13). No recovery is possible. The last card in the output stacker is the card in error. Correct card and restart.
- (c) <u>DUP</u> printed under ERROR heading Indicates a duplicate label.
- (d) >148 printed under ERROR heading Indicates the maximum number of labels has been exceeded (148 labels).
- (e) OVM printed under ERROR heading Indicates the maximum memory has been exceeded (3844 positions).

B. SAAL 2 - second pass of the Assembler - (S42)

(1) Operating Instructions:

- (a) Reader load cards into input hopper (SAAL 2 object program followed by source program, followed by one blank card).
- (b) Punch clear punch and fill hopper with blank cards.
- (c) Console
  - 1. Depress Alternate Switch 1 on/illuminated all other switches off.
  - 2. Depress START and CLEAR BUTTONS.
  - 3. Depress FEED BUTTON.
  - 4. Depress RUN BUTTON.

When processor HALTS, SAAL 2 is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.
- 8. Depress FEED BUTTON.
- 9. Depress RUN BUTTON.

### (2) Output

- (a) Punch a card for card output with the pseudo-machine code punched in the cards.
- (b) Printout a listing of each card equating each symbolic line of coding in the source program with the generated machine code.
- (3) Errors
  - (a) <u>Program halts</u> after first card is read Indicates BEG card does not precede source program.
  - (b) 'O' printed under 1st position of ERROR heading Indicates an illegal operation code.
  - (c) <u>'E'</u> printed under 2nd position of ERROR heading Indicates an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
  - (d) 'P ' printed under 3rd position of ERROR heading Indicates a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing AR1 or AR2 respectively.
  - (e) 'S ' printed under the 4th position of ERROR heading -Indicates a sequence number error.

#### C. Condense Program (CD4)

- (1) Operating Instructions
  - (a) Reader load cards into input hopper (condense object program followed by output of SAAL 2, followed by one blank card).
  - (b) Punch clear punch unit and fill hopper with blank cards.
  - (c) Console

- 1. Depress Alternate Switch 1 on/illuminated.
- 2. Depress START and CLEAR BUTTONS.
- 3. Depress FEED BUTTON.
- 4. Depress RUN BUTTON.

When processor HALTS, condense is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- D. Memory Dump (DMP)
  - (1) Operating Instructions:
    - (a) Reader load input hopper with memory dump object program.
    - (b) Punch no punch output.
    - (c) Console
      - 1. Depress Alternate Switch 1 on/illuminated.
      - 2. Depress START and CLEAR BUTTONS.
      - 3. Depress FEED BUTTON.
      - 4. Depress RUN BUTTON.

When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- E. READ PRINT PUNCH (RPX)
  - (1) Operating Instructions:
    - (a) Reader load input hopper with RPX object program, followed by data cards, followed by one blank card.
    - (b) Punch clear punch unit and fill hopper with blank cards.
    - (c) Console
      - 1. Depress Alternate Switch 1 on/illuminated.
      - 2. Depress START and CLEAR BUTTONS.
      - 3. Depress FEED BUTTON.
      - 4. Depress RUN BUTTON.

#### When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.
- 8. Depress FEED BUTTON.
- 9. Depress RUN BUTTON.

## F. NUMBER IT (NIT)

- (1) Operating Instructions:
  - (a) Reader load cards into input hopper (NITA followed by data cards, followed by one blank card).
  - (b) Punch clear punch unit and fill input hopper with blank cards.
  - (c) Console
    - 1. Depress Alternate Switch 1 on/illuminated.
    - 2. Depress START and CLEAR BUTTONS.
    - 3. Depress FEED BUTTON.
    - 4. Depress RUN BUTTON.

When processor HALTS, Number it is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- (2) Output
  - (a) Punch a card for card punched deck with all cards sequence punched in columns 1-3 starting with ØØ1, and new program ID inserted in columns 62-65 if header was used.
  - (b) Printer an 80/80 listing of each card punched.

### G. DUPLICATE (DUP)

- (1) Operating Instructions:
  - (a) Reader load cards into input hopper (DUPA followed by four header cards, followed by data cards, followed by a sentinal and a blank card.
  - (b) Punch clear punch unit and fill input hopper with blank cards.

- (c) Processor
  - 1. Depress Alternate Switch 1 on/illuminated.
  - 2. Depress START and CLEAR BUTTONS.
  - 3. Depress FEED BUTTON.
  - 4. Depress RUN BUTTON.

When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.

## H. CLEAR (CLR)

(1) Operating Instructions:

Clear cards are normally placed before object cards for the purpose of clearing memory prior to loading a new program.

4 - 6

## CHAPTER 5

## UNIVAC 1005 HARDWARE MACHINE TESTING and OPERATING PROCEDURES

## I. MANUAL ALTERNATE SWITCHES.

## A. Mode of Operation Table.

The following table shows the mode for the sixteen possible switch combinations:

MODE	Punch Inhibited <sub>l</sub>	JS3 Instruction	SWITCH 2 ONE	SWITCH TWO	SWITCH THREE	SWITCH FOUR
Normal Operation	No	NI <sup>3</sup>	OFF	OFF	OFF	OFF
11	Yes	NI	OFF	OFF	OFF	ON
11	No	JUMP	OFF	OFF	ON	OFF
11	Yes	JUMP	OFF	OFF	ON	ON
Normal Auto Form Overflow	No	NI	OFF	ON	OFF	OFF
11	Yes	NI	OFF	ON	OFF	ON
11	No	JUMP	OFF	ON	ON	OFF
3 11	Yes	JUMP	OFF	ON	ON	ON
LOAD	No	NI	ON	OFF	OFF	OFF
TRACE	Yes	NI	ON	OFF	OFF	ON
RESERVED	No	JUMP	ON	OFF	ON	OFF
TRACE	Yes	JUMP	ON	OFF	ON	ON
Single Instruction	No	NI	ON	ON	OFF	OFF
" W TRACE	Yes	NI	ON	ON	OFF	ON
11 11	No	JUMP	ON	ON	ON	OFF
W TRACE	Yes	JUMP	ON	ON	ON	ON

Notes: 1. When switch four is "on", punch and PTE orders will be ignored.

- 2. Switch three sets an indicator that is program testable by the JS3 instruction. If alternate switch 3 is "on", control will be transferred "M"; if "off", the next instruction in sequence will be executed
- 3. NI means Next Instruction.
- B. Automatic Form Overflow Mode. Normal auto form overflow does the following during XF print orders:
  - 1. If a "1" punch only on the printer form loop is detected during a prior print, the form will be advanced to the next line of the form loop on which there are 1, 2 and 4 punches on the next print instruction.

- 2. If a form overflow occurs the compare indicator is set to a less than condition.
- 3. If no form overflow occurs the compare indicator is set to a greater than condition.
- 4. All card or paper tape XF's affect the comparator. If there is no print on the XF the comparator will be set to greater.
- C. <u>Trace Mode</u>. This prints the static registers between the update of the program address counter and the execution of an instruction. It destroys print storage.

The following table shows the registers traced and their print positions:

Description	Print Position
Z Register	81-90
Instructions Register	91-95
Blank	96 - 96
Program Address Counter PAK (address of next instruction in memory)	97-98
Machine Constants	99-107
X Register	108-109
Machine Constants	110 - 111

D. Single Instructions Mode. This permits the programmer to cycle through his program. During this mode, the processor Halts at the end of the first internal cycle of each instruction executed. In single instruction mode trace may or may not be used depending on the setting of Manual Alternate Switch 4 (on for trace).

Each 1005 instruction consists of 5 "6 bit" characters. During single instruction mode, the entire instruction is readable from masks. Mask 6 - Operation code (instruction Character 1)

Mask 8 - Operand (instruction Character 2-5)

Mask 9 - Operation register and operand bank designation.

When executing a conditional jump, the indication of the condition may be seen on Mask 9. If indicator light 1 is lit, the condition is not met and the next instruction in sequence will be executed. If indicator light 2 is lit, the condition is met and control will be transferred to the "M" address.

In single instruction mode, the following instructions show on Mask 6 as multiple instructions.


- a) Conditional Jump Instructions When the condition is met, an unconditional jump instruction cycle is generated.
- b) Store Zero Suppress (SZS) and Store Edit (SED) These instructions generate a SA2 (Store Ascending Register 2) instruction cycle.

1. Reading PAK

- a) Set processor to single instruction mode to stop after the execution of the previous instruction.
- b) Set the processor MODE switch to STEP.
- c) Depress run button until Step 1 lights on Mask 5.
- d) PAK is displayed:
  - 1) Mask 8 indicators 11-15 (Row) 16-20 (Column).
  - 2) Mask 9 indicators 20-21 (Bank Designation).

Reference description of masks for details.

## II. TEST SWITCH PANEL.



The Test Switch Panel for the UNIVAC 1005 Card Processor is located on the upper front of the Processor just to the left of the Card Stacker. The Test Switch Panel occupies the lower half of this panel area.

The Test Switches are beneath a cover which is hinged at the bottom. Access to the switches is obtained by swinging this cover down. There are 47 toggle switches in the area; 6 rows of 8 switches each with one blank position.

## A. Program Step Counter Switches

The following 5 switches, located near the center of the panel are used to stop the program on a given type of instruction.

<u>SWITCHES 1 - 5</u> - These five switches are used to set up the instruction number desired according to the binary code printed on Display Panel
6. Each of these five switches is set in one of two positions according to whether the related code position calls for a 1 or 0:

## Off (Up) for a l On (Down) for a 0


By keying instructions to switches and running the processor in a continuous mode, the machine will come to a halt after executing the first cycle of the keyed instruction. Using this procedure, the programmer may let his program run until it gets to a particular instruction and then step through that particular routine in single instruction mode.

The remaining switches are primarily used for engineering maintenance.

1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -

III. DISPLAY MASKS.

A. Display Mask 4.



Indicators 1 - 13 are of interest during continuous operation to signify a reason for Processor stopping. Indicators 14-21, 24, & 30 - 31 are for program analysis with regard to Input/Output. Indicators 25 - 29 apply when an Auxiliary Card Reader is used.

## Operation

Display Mask 4 should be displayed when the Processor is in Continuous operation.

IMPORTANT: -- If the Processor stops during a run, the operator must always consult Display Mask 4 to determine the reason for stopping before pressing any of the operating controls.

By noting the indication on this Display Mask, the proper action can be taken. The Processor operation can then be resumed properly.

Card Feeding (1 - 5)

All areas of the card feeding mechanism from the Magazine to the Stacker are covered by controls to stop the Processor in the event of mis-feeding.

HOPPER (1) - Input Magazine

This indicator will be lit whenever the Input Magazine is empty and the Feed indicator is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read.

The Processor will stop after the read order is executed with the last card in the Card Stacker.

Processor operation is resumed by:

Pressing the Stop switch.

Placing cards in the Magazine.

Pressing the Feed switch once to feed a card from the Magazine into the Wait Station; the Hopper and Feed indicators will turn off.

Pressing the Run switch once to resume the Processor operation.

FEED (2) - Wait Station

This indicator will be lit by pressing the Clear switch or by a card cycle if there is no card fed to the Wait Station.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next read order with the Feed indicator lit and the Read not executed.

5-7

Processor operation is resumed by:

Pressing the Stop switch.

Removing the cards from the Magazine.

Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.

Pressing the Feed switch once to feed a card from the Magazine to the Wait Station; the Feed indicator will turn off.

Pressing the Run switch once to resume the Processor operation.

The Hopper and Feed indicators will be lit when the last card has been fed from the Wait Station to the Card Stacker. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Feed and Run switches.

RD JAM (3) - Read Jam

Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

- 1. A card from the Wait Station may have failed to feed to the Read Photoelectric Diodes.
- 2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a "light" condition. When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the Read-Execute signal is retained in the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

and the second of

1. Press the Stop switch.

5-8

- 2. Remove all cards from the Magazine and Wait Station.
- 3. Press the Feed switch once while the Magazine is empty. The Feed indicator will light.
- 4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
- 5. Press the Feed switch once to feed a card from the Magazine to the Wait Station.
- 6. Press the Run switch once to resume the Processor operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The last card in the Stacker has not been read.

The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

- 1. Remove all cards from the Magazine. Remove the last card from the Stacker and the card from the Wait Station.
- 2. Follow steps 3 through 6 above. The card from the Stacker should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake the card and try again. If failure continues, have the field engineer check the photodiode operation.

TSP JAM (4) - Transport Jam (Photo-Diodes to Stacker)

This indicator will light in the event of a jam as the card is delivered to the Stacker.

The Processor will stop.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards.

Press the Run switch.

STACKR (5) - Stacker

This indicator will light to indicate a full Card Stacker. The Processor operation will stop after a Read Order.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the cards from the Stacker.

Press the Run switch.

Form Feeding (6 & 7)

FORM(6)

This indicator will light to signify that the supply of forms to be fed is exhausted or that there is a break in the perforation between forms.

The Processor operation will stop when form feeding occurs to or through the next Home position so that the operator can replenish the form supply.

When a new form is installed in the proper position, the operation is resumed by pressing the Run switch.

ADV  $\sqrt{(7)}$  - Form Advance Check

Should the form be fed in one skip beyond the permissible maximum (22"), this indicator will light to signify a form "run-away". This would be an uncontrolled skip.

The Processor operation stops automatically within a very short interval.

This stoppage is due to an error in the punching of the Form Control Tape.

After the proper correction has been made to the control and to the form alignment, the operation is resumed by pressing the Run switch.

PUNCH (8)

This indicator will light and the Processor operation will stop in the event of an abnormal condition in the Punch when a Punch function is given.

The Punch Control Panel will indicate the reason for the Processor stoppage at this time.

The lighting of this PUNCH indicator can designate any of the following Punch conditions:

The power cord of the Punch is not connected. The AC and DC indicators will not turn on.

The Punch power switch is not turned on. The AC and DC indicators will not be lit.

A fuse is blown in the Punch. The AC and DC indicators or the DC indicator only will not light.

The Punch covers are not in place. The Interlock (INTL) indicator will be lit.

The punching mechanism in the head of the Punch has been raised and has not been lowered and locked in its proper position. The Interlock (INTL) indicator will be lit.

The Punch reading brushes have been unlocked or removed and have not been reseated and locked in their proper position. The Interlock (INTL) indicator will be lit.

The Input Magazine of the Punch is empty. The HOPPER indicator will be lit.

A Card Stacker of the Punch is full. The STACKER FULL indicator will be lit.

There is a card jam in the Punch. The FEED A JAM or B JAM or the STACKER JAM indicator will be lit.

The Chip Drawer of the Punch is full or is not in place. The CHIPS indicator will be lit and/or the READY Light will be extinguished.

The Punch Check is set to stop the Processor operation when the hole count does not agree.

The Processor operation is resumed, after correcting the Punch condition, by pressing the Run switch.

## HALT (9)

There are three conditions under which HALT may light.

1) When last card of Object Deck has been loaded.

- 2) When machine is running in Single Instruction mode.
- 3) When an XF HLT instruction is executed.

## Auxiliary Card Reader (25 - 29)

These five indicators function when an Auxiliary Card Reader is being used. All areas of the card feeding mechanism of the Auxiliary Card Reader from the Magazine to the Stackers are covered by controls to stop the Processor in the event of mis-feeding. These indicators apply only to the Auxiliary Card Reader, they are not related to the similar indicators 1 - 4 above. The STACKR (5) applies to both Card Readers.

HOPPER (25) - Input Magazine

This indicator will be lit whenever the Input Magazine is empty and the Feed indicator (26) is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read. The Processor will stop with the last card in Wait Station 2 after the auxiliary read order is executed.

Processor operation is resumed by:

Pressing the Stop switch.

Placing cards in the Magazine.

Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine into Wait Station 1; the Hopper and Feed indicators will turn off.

Pressing the Processor Run switch once to resume the operation.

FEED (26) - Wait Station 1

This indicator will be lit by pressing the Clear switch on the Processor Central Control Panel or by a card cycle if there is no card fed to Wait Station 1.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next Auxiliary Read order with the Feed indicator lit and the Read not executed.

Processor operation is resumed by:

Pressing the Stop switch.

Removing the cards from the Magazine.

Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.

Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1; the Feed indicator will turn off.

Pressing the Processor Run switch once to resume the operation.

The Hopper and Feed indicators will be lit when the last card has been fed from Wait Station 1 to the Card Stackers. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Auxiliary Card Reader Feed switch and the Processor Run switch.

RD JAM (27) - Read Jam

Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

- 1. A card from Wait Station 1 may have failed to feed to the Read Photoelectric Diodes.
- 2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a "light" condition.

When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the Read 2-Execute signal is retained by the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

1. Press the Stop switch.

- 2. Remove all cards from the Magazine and Wait Station 1.
- 3. Press the Feed switch of the Auxiliary Card Reader once while the Magazine is empty. The Feed indicator will light.
- 4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
- 5. Press the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1.
- 6. Press the Processor Run switch once to resume the operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read 2-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The card in Wait Station 2 has not been read.

The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

- Remove all cards from the Magazine. Remove the card from Wait Station 1. Press the Run Out switch of the Auxiliary Card Reader to feed the card in Wait Station 2 to the Stackers.
- 2. Follow steps 3 through 6 above. The card from Wait Station 2 should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake card and try again. If failure

continues have the field engineer check the photodiode operation.

WAIT JAM (29) - Wait Station 2 Jam (Photo-Diodes to Wait Station 2)

This indicator will light to indicate the failure of a card to feed to or from Wait Station 2.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards.

Press the Clear switch on the Control Panel of the Auxiliary Card Reader.

Press the Processor Run switch.

TSP JAM (28) - Transport Jam (Wait Station ? to Stackers)

This indicator will light in the event of a jam as the card is delivered to the Stackers.

The Processor will stop.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards.

Press the Processor Run switch.

STACKR (5) - Stacker

This indicator will light to indicate a full Card Stacker in the Auxiliary Card Reader as well as in the Card Reader. The Processor operation will stop after an auxiliary read order.


To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the cards from the full Stacker.

Press the Processor Run switch.

B. Display Mask 6.



RCD, SNS, SN8, Light the Indicator marked PTE. SC, LOR, LAN, BSH, CCA, XFC Light the indicator marked XF.


Mask 6 is used to determine the operation being executed during single instruction mode. For register designation, refer to Mask 9.

Indicator	$l = LA_r$	Load Ascending AR1 or 2
	$2 = LD_r$	Load Descending AR1 or 2
	3 = LPR	Load Print Descending
	$4 = SA_r$	Store Ascending AR1 or 2
	$5 = SD_r$	Store Descending AR1 or 2
	6 = SPR	Store Print Descending
	7 = SHR	Shift Right
	8 = SHL	Shift Left
	9 = CLR	Clear Area to Spaces
	$10 = CA_r$	Compart Alpha ARl or 2
	$ll = CN_r$	Compare Numeric ARl or 2
	12 = IC	Increment and Compare
	13 = J	Jump Unconditional
	14 = JL	Jump Less (Numeric)
	15 = JG	Jump Greater (Numeric)
	16 = JE	Jump Equal (Numeric)
	17 = JR	Jump Return (Store PAK in X Register)
	18 = JX	Store X Register in M
	$19 = AM_r$	Add Algebraic ARl or 2 to M
	$20 = AR_r$	Add Algebraic M to ARl or 2
	$21 = SM_r$	Subtract Algebraic ARl or 2 from M

5-17

23 = MUL	Multiply
24 = DIV	Divide
25 = TRL	Translate
26 = SZS	$\emptyset$ Suppress AR2 and Store Ascending
27 = LWS	Load AR2 with Sign and Zone Delete
$28 = LN_r$	Zone Delete AR1 and AR2
29 = SED	Edit ,,. AR2 and Store Ascending
30 = PTE	Punch Text (See Note 1)
31 = XF	External Functions (See Note 2)

- NOTE 1: JS3, JET, JPE, JC8, JOF, JAL, JII and XF Functions SI1, RI1, RCD, SNS, SN8 light the indicator marked PTE.
- NOTE 2: SC, LOR, LAN, BSH, CCA, XFC light the indicator marked XF.



5-19

Mask 8 displays the operand of the instruction being executed during single instruction mode. For operand bank designation, refer to Mask 9.

INDICATORS 1-5 represents all but the "X" bit of instruction character 2. (Most significant row)

IND. 1 = Y bit 2 = 8 bit 3 = 4 bit 4 = 2 bit 5 = 1 bit

INDICATORS 6-10 represents all but the "X" bit of instruction character 3. (Most significant column)

IND. 6 = Y bit 7 = 8 bit 8 = 4 bit 9 = 2 bit 10 = 1 bit

INDICATORS 11-15 represents all but the "X" bit of instruction character 4. (Least significant row)


IND. 11 = Y bit
 12 = 8 bit
 13 = 4 bit
 14 = 2 bit
 15 = 1 bit

INDICATORS 16-20 represents all but the "X" bit of instruction character 5. (Least significant column)

IND. 16 = Y bit
 17 = 8 bit
 18 = 4 bit
 19 = 2 bit
 20 = 1 bit

INDICATORS 21-32 reference internal maching cycles and is primarily used for engineering maintenance.

D. Display Mask 9



5-21

Mask 9 displays various indicators and registers in the 1005. Of interest to the programmer are the following:

INDICATOR 1. If this indicator is lit on a conditional jump, the condition is not met.

- 2. If this indicator is lit on a conditional jump, the condition is met.
- 16. A paper tape channel eight punch has been sensed.
- 17. Instruction character One "X" bit present.
- 18. Instruction character Two "X" bit present.
- 19. Instruction character Three "X" bit present.
- 20. Instruction character Four "X" bit present.
- 21. Instruction character Five "X" bit present.

NOTE 1: Instruction character one "X" bit determines the register (when applicable) the instruction will use.

"X" bit absent = Register 1

"X" bit present = Register 2

NOTE 2: Instruction characters four and five determine the bank designation. The following table of bits illustrate bank addressing:

"X" Bit Char.4	"X" Bit Char.5	Bank Designation
Absent	Absent	1
Present	Absent	2
Absent	Present	3
Present	Present	4

- 22. Paper tape parity error, magnetic tape parity error, DLT Mod Error, or invalid card code has been detected.
- 23. End of magnetic tape has been sensed.

