## பNIVAC 1005

## EXTENDED SYSTEM

## PROGRAMMERS REFERENCE MANUAL

CHAPTER 1
1005 SYSTEM
Page
I INTRODUCTION ..... $1 / 1$
II PROCESSOR ..... $1 / 2$
A. Program Logic ..... $1 / 2$
B. Operational Registers ..... 1/2-3
C. Transient Registers ..... 1/3-4
D. Program Control ..... 1/4-5
E. Core Memory ..... 1/5-11

1. Memory Allocation ..... 1/9-102. I/O Buffers1/113. Addressing1/11
CHAPTER 2 SAAL ASSEMBLY SYSTEM
I INTRODUCTION ..... $2 / 1$
II GENERAL DESCRIPTION ..... 2/1-2
III INSTRUCTION FORMAT ..... 2/2-5
A. Symbolic Coding Format ..... $2 / 2$
2. Label Field ..... 2/3
3. Operation Field ..... 2/3
4. Operand Field ..... 2/4-5
5. Comments ..... 2/5
IV PROGRAM ORGANIZATION ..... 2/6-14
A. BEG Directive ..... 2/6
B. CRD Directive ..... 2/6-7
C. PRT Directive ..... 2/7
D. PCH Directive ..... 2/7-8
E. BFl Directive ..... 2/8
F. BF2 Directive ..... 2/9
G. BF3 Directive ..... 2/9
H. BF4 Directive ..... 2/10
I. ORG Directive ..... 2/10-11
J. Literals ..... 2/11
K. Comments Card ..... 2/11-12
L. STA Directive ..... 2/12-13
M. END Directive ..... 2/13
V INSTRUCTION REPERTOIRE

$\qquad$ ..... 2/13-96
A. Instruction Repertoire - Central Processor ..... 2/14-62
Load Ascending ..... 2/15-16

V INSTRUCTION REPERTOIRE (continued)
Load Descending ..... 2/17-18
Load Print ..... 2/19
Store Ascending ..... 2/20-21
Store Descending ..... 2/22-23
Store Print ..... 2/24
Shift Right ..... 2/25-26
Shift Left ..... 2/27-29
Clear ..... 2/30
Compare Alpha/Numeric ..... 2/31-32
Compare Numeric ..... 2/33-34
Increment Compare ..... 2/35
Jump Unconditional ..... 2/36
Jump Greater ..... 2/36
Jump Less ..... 2/36
Jump Equal ..... 2/36
Jump Equal Alpha/Numeric ..... 2/37
Jump Unequal Alpha/Numeric ..... 2/37
Jump Positive ..... 2/38
Jump Negative ..... 2/38
Jump Zero ..... 2/38
Jump Return ..... 2/39
Jump Exit ..... 2/40
Add to Memory ..... 2/41-42
Add to Register ..... 2/43-44
Subtract from Memory ..... 2/45-46
Subtract from Register ..... 2/47
Multiply ..... 2/48
Divide ..... 2/49
Translate ..... 2/50-55
Store With Zero Suppress ..... 2/56
Load With Sign ..... 2/57-58
Load Numerics ..... 2/59-60
Store Edited ..... 2/61
Punch Test ..... 2/62
B. Instruction Repertoire - Card System External Functions ..... 2/62-80
Read ..... 2/63
Print-Space $1 /$ Space 2 ..... 2/64
Print - Skip 7 ..... 2/65
Punch ..... 2/66
Read-Print-Space 1 ..... 2/67
Read-Print-Space 2 ..... 2/68
Read-Punch ..... 2/69
Read-Print-Space l-Punch ..... 2/70
Skip 2 ..... 2/71
Skip 4 ..... 2/71
Skip 7 ..... 2/71
Read Code Image ..... 2/72
Punch Code Image ..... 2/73
Read Auxiliary Code Image Stacker Select l ..... 2/74
Read Auxiliary Stacker Select 1 ..... 2/75
Read Auxiliary Stacker Select 2 ..... 2/75
Read Auxiliary Stacker Select 3 ..... 2/75
Punch with Stacker Select ..... 2/76
Read/Read Punch ..... 2/77
Read/Read Punch with Stacker Select ..... 2/78
Read/Read Punch Code Image ..... 2/79
Halt ..... 2/80
C. Instruction Repertoire - Paper Tape External Functions and Conditional Tests ..... 2/81-86

1. Paper Tape External Functions ..... 2/81-84
Read Paper Tape 1 Frame ..... 2/82
Read Paper Tape 80 Frames ..... 2/82
Read Paper Tape Through Sentinel ..... 2/82
Punch Paper Tape Without Parity 1 Frame ..... 2/83
Punch Paper Tape Without Parity to Sentinel ..... 2/83
Punch Paper Tape With Parity 1 Frame ..... 2/84
Punch Paper Tape With Parity to Sentinel ..... 2/84
2. Paper Tape Conditional Tests ..... 2/85-86
Jump Parity Error ..... 2/86
Jump Channel 8 ..... 2/86
D. Instruction Repertoire - Magnetic Tape External Functions and Conditional Tests_ 2/87-96
3. Magnetic Tape External Functions ..... 2/87-92
Read Tape Servo 1 Normal Gain ..... 2/88
Read Tape Servo 2 Normal Gain ..... 2/88
Read Tape Servo 1 High Gain ..... 2/88
Read Tape Servo 2 High Gain ..... 2/88
Write Tape Servo 1 ..... 2/89
Write Tape Servo 2 ..... 2/89
Erase Before Write Servo 1 ..... 2/90
Erase Before Write Servo 2 ..... 2/90
Backspace Servo 1 ..... 2/91
Backspace Servo 2 ..... 2/91
Rewind Servo l ..... 2/92
Rewind Servo 2 ..... 2/92
4. Magnetic Tape Conditional Tests ..... 2/93-96
Jump Parity Error ..... 2/94
Jump End of Tape ..... 2/94

## V INSTRUCTION REPERTOIRE (continued)

> Example Parity Error Recovery on Read Tape
> Function -
> Example Parity Error Recovery on Write Tape
> Function
E. Instruction Repertoire - Advanced Programming --- - 2/97-105

Jump Alternate Switch 3-.-.-.....-.........-. - $2 / 97$

Compare Character Alpha/Numeric --.-.-. -- - - $2 / 99$




F. Instruction Repertoire - External Function Combinations ---.-.-.-.-.-- $2 / 106-110$
G. Instruction Repertoire - 1005 Data Line Terminal-3

External Functions and Conditional Tests - -- - - 2/111-119





6. Instruction Formats External Functions - - - - - - 2/115-117

Send DLT Through Sentinel ---.-.-.-...-.-.-- $2 / 116$
Receive DLT To End of Message --.-.-.-.-- - $2 / 117$
7. Instruction Formats Conditional Tests - - .-. - - $2 / 118-119$




## CHAPTER 3

## UNIVAC 1005 SOFTWARE

## Page

I THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM___ 3/1-6
A. SAAL 1 (Illustration 1) Trial Balance Sample Program
P2-4 3/1-3
B. SAAL 2 (Illustration 2) Trial Balance Sample Program P2-4 $\qquad$ 3/3-5
C. Trial Balance Sample Report (Illustration 3) 3/5-6

II THE UNIVAC 1005 SINGLE ADDRESS REPORT GENERATOR_3/6-8
A. SARGE 1 - Trial Balance Sample Program P2-4 3/7
B. SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4 $3 / 8$

III THE UNIVAC 1005 UTILITY ROUTINES 3/8-12
A. CONDENSE $\qquad$ 3/8-9
B. MEMORY DUMP (Illustration 5) 3/____ 3/10
C. READ-PRINT-PUNCH 3/10
D. NUMBER IT $\qquad$ 3/10
E. DUPLICATE $\qquad$ 3/11-12
F. CLEAR 3/12

## CHAPTER 4

UNIVAC 1005 SOFTWARE OPERATING PROCEDURES
Page
I ALTERNATE SWITCHES OPERATING PROCEDURES ..... $4 / 1$
II SOFTWARE OPERATING PROCEDURES ..... 4/1-6
A. SAAL 1 -- First pass of the assembly program ..... 4/1-2
B. SAAL 2 -- Second pass of the assembly program ..... 4/2-3
C. Condense Program ..... 4/3-4
D. Memory Dump ..... $4 / 4$
E. Read -- Print -- Punch ..... 4/4-5
F. Number It ..... 4/5
G. Duplicate ..... 4/5-6
H. Clear ..... $4 / 6$
CHAPTER 5
UNIVAC 1005 HARDWARE MACHINE TESTING and OPERATING PROCEDURESPage
I. MANUAL ALTERNATE SWITCHES ..... 5-1
A. Mode of Operation ..... 5-1
B. Automatic Form Overflow Mode ..... 5-1
C. Trace Mode ..... 5-2
D. Single Instructions Mode ..... 5-2

1. Reading PAK ..... 5-3
II. TEST SWITCH PANEL ..... 5-4
A. Program Step Counter Switches ..... 5-4
III. DISPLAY MASKS ..... 5-6
A. Display Mask 4 ..... 5-6
B. Display Mask 6 ..... 5-16
C. Display Mask 8 ..... 5-19
D. Display Mask 9 ..... 5-21

## CHAPTER 1

## THE UNIVAC 1005 CARD PROCESSING SYSTEM

## I. INTRODUCTION

The UNIVAC 1005 Card Processing system is a powerful, high performance system, which combines into a low-cost consolidated card processor features usually found only in more complex, higher priced systems. This small-scale data processing system has been designed around a single address, internally programmed processor, the UNIVAC 1005 Card Processor, and includes, as secondary units, a hardware integrated card reader, an optional, free-standing, high-speed card reader, and a free-standing card punch.

The standard card reader, which is located to the immediate right of the card processor, and which is an integral part of the hardware of the card processor, operates by means of photo-electric cells at speeds up to 600 cards per minute. The input hopper has a l,000 card capacity, while the output stacker has a 1,500 card capacity.

The optional card reader, like the card punch, is cable connected to the central processor, and has an input hopper capacity of 1,000 cards, and an output stacker with a capacity of 1,000 cards. It features an increase in card reading speed to a maximum of 800 cards per minute.

The card processor, the central unit in the system, contains, in a single hardware unit, a high-speed printer, which prints a maximum of 132 print positions per line, and up to 600 lines of alphanumeric data per minute, the core memory, and all logic and control circuitry for the entire system. The standard configuration also includes the card reader.

The card punch is capable of punching up to 250 cards per minute, and like the free-standing card reader is cable connected to the card processor. This feature permits maximum flexibility in satisfying individual installation requirements as well as enabling maximum consideration to be given to operational preferences.

By consolidating all these components into a single, well-designed unit, the UNIVAC 1005 Card Processing System minimizes installation operational problems and maximizes supervisory and operator efficiency.

Additional detailed information on the various components available with the UNIVAC 1005 Card Processor is contained in the General Description Manual for the 1005 Card Processor.

The following section discusses the logic and control circuitries contained in the processor itself, while subsequent chapters of this manual are concerned with detailed software considerations.

## II. PROCESSOR

The processor contains the systems control, arithmetic and logic circuitry, as well as core memory, and is located to the rear and left of the card reader.

The standard 6.5 microsecond core memory of 1024 characters ( $32 \times 32$ matrix plane) is expandable in increments of 1024 characters.

Complete solid-state components, ribbon cabling and wire-wrap terminals assure high operational reliability.

## Logic Characteristics.

A. Program Logic

UNIVAC 1005 logic is organized around a single address fixed word logic.
B. Operational Registers.

PAK Register
The PAK Register is the Program Address Counter. This 2-character register holds the address of the instruction being executed. It occupies two memory locations. During the final execution phase of the instruction, the contents of the PAK Register are normally incremented by five to give the address of the next instruction. Certain instructions will cause the address in the PAK Register to be replaced with a new address from the instruction word, e.g., jump instructions.


Figure 1. - Diagram of System Logic

IR Register

MAR Register
C. Transient Registers.

Lengths and Uses

The IR Register is the Instruction Decoder Register. It is used to contain the operation code of the current instruction and is loaded during the instruction access cycle. The IR Register occupies one memory Location.

The MAR Register is the Memory Address Register. This is used to contain the address portion of the instruction. It defines the memory locations to or from which data is to be transferred. It occupies four memory locations.

Two programmable transient registers are available. The registers are designated Register $A R_{1}$, Register $A R_{2}$. Register $A R_{1}$ is 10 characters in length; Register $\mathrm{AR}_{2}$ is 21 characters in length.

Any register may be used for memory transfers. Registers 1 and 2 are the arithmetic registers. All adds, subtracts and compares are executed from these two registers. Multiply and divide operations use both arithmetic registers and the auxiliary $Z$ register. The quotient or product is stored in registers 1

## Lengths and Uses (cont'd)

Indicator Unit
and 2 (See Figure 2). Jump Return and Jump Exit operations use the auxiliary X Register.

The Indicator Unit contains the program testable indicators described below. When the indicator tested is found to be reset, the next instruction in sequence is accessed. When the indicator tested is found to be set, control is transferred to the address specified by the instruction.

1. Comparison Indicators. There are three numeric comparison indicators--greater than, less than and equal to. There are two alphanumeric comparison indicators -equal and unequal.
2. Sign Indicators. There are three sign indica-tors-positive, negative, zero. The contents of the arithmetic registers may be tested by the program for positive, negative or zero.
3. I/O Indicators. These additional indicators are explained in detail under their respective Input/Output Sections.
D. Program Control

The activity of the Program Control Section is divided into a series of logical machine sequences. All of these sequences are fixed in nature and occur with every instruction being processed.

Basic Machine Sequences.
(P)
(I)
(A)

Program Control--Extract the program instruction address from the Program Address Counter (PAK). Store this value in the Instruction Register (IR).

Instruction Access--Extract the instruction referenced by the previous $P$ sequence. Test the operation code and generate the function signal necessary to execute instruction.

Address Access--Extract the operand portion of the instruction from memory and store in the Memory Address Register (MAR).
$(P+5)$
(E)

Program Control Plus Five--Update the program address counter by five unless a jump instruction has been detected. In that case, this sequence will be updated by the address in the MAR Register.

Execution--Execution phase; perform operation specified.

## E. Core Memory.

The UNIVAC 1005 Card Processor employs magnetic core storage modules with a capacity of 1024 characters each. The UNIVAC 1005 can be expanded to meet increased processing requirements in increments of 1024 characters to a maximum of 4096 . Internal representation of each character in storage is by means of an internal binary code called XS3.

Data Representation. Excess three (XS3) is a method of notation that is used by the UNIVAC 1005 System. It establishes some measure of compatibility with the data formats of the other UNIVAC Computing Systems. The zone position is specified by the two high order bits, the numeric portion by low order four bits as in binary coded decimal notation. The difference exists in the numeric portion where each binary specification is a value that is three greater than its decimal equivalent. For example, the number 8 is represented in XS3 as:

| ZONE | NUMERIC |
| :---: | :---: |
| 00 | 1011 |

Note that the numeric portion, weighted with positional values of $8,4,2$, and 1 from left to right, is actually equal to 11 . Similarly, the number 6 is represented as:

| ZONE | $\frac{\text { NUMERIC }}{1001}$ |
| :---: | :---: |

Here the numeric portion is specified as 9 or three greater than the decimal digit it represents.

There are several reasons for utilizing this method of notation in certain UNIVAC Systems. Some of these reasons are:

It allows three quantities to test less than 0 .
It facilitates complementation.
It permits the carry to occur as in decimal notation.
An involved discussion of these and other reasons for the utilization of XS3 notation is beyond the scope of this manual. It is sufficient that the programmer is aware of the basic format and that this provides in the UNIVAC 1005 Computer a factor of data compatibility with other UNIVAC Systems. Figure 3 gives a listing of the XS3 code configurations.


TRANSFERS


MULTIPLY

DIVIDE


Figure 2. - Operation of Transient Registers

The alphabetic, numeric, and special characters utilized in the UNIVAC 1005 System.

80-COLUMN CODE

| $\begin{aligned} & 80-\mathrm{Col} . \\ & \text { Card } \\ & \text { Code } \end{aligned}$ | Printable Characters | $\begin{aligned} & \text { XS-3-3 } \\ & \text { Coot } \end{aligned}$ | $\begin{array}{\|c\|} \hline 80-\mathrm{ColO} . \\ \text { Card } \\ \text { code } \end{array}$ | Printable Characters | $\begin{aligned} & \text { XS-3 } \\ & \text { Code } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 12-1 \\ 12-2 \\ 12-3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~B} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & 010100 \\ & 01 \\ & 010101 \\ & 01 \\ & 0 \end{aligned} 10110$ | $\begin{aligned} & 7 \\ & 8 \\ & \hline \end{aligned}$ | 7 8 9 | $\begin{array}{l\|l\|l} \hline 0 & 1010 \\ 00 & 1011 \\ 00 & 100 \\ \hline \end{array}$ |
| $\begin{aligned} & 12-4 \\ & 12-5 \\ & 12-6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \text { F } \\ & \hline \end{aligned}$ | $\begin{aligned} & 01011 \\ & 011000 \\ & 011001 \\ & \hline \end{aligned}$ | $\begin{gathered} 12 \\ 12-0 \\ \hline 12 \end{gathered}$ | $-\left(\begin{array}{c} \text { minus }^{8} \\ ? \end{array}\right.$ | $\begin{aligned} & 010000 \\ & 00 \\ & 0010 \\ & 01 \\ & 0011 \end{aligned}$ |
| $12-7$ $12-8$ $12-9$ | $\begin{aligned} & G \\ & H \\ & 1 \end{aligned}$ | $\begin{array}{ll} 01 & 1010 \\ 01 & 1011 \\ 01 & 100 \end{array}$ | $\begin{gathered} 11-0 \\ 0-1 \\ 2-8 \end{gathered}$ |  | $\begin{aligned} & 100011 \\ & 110100 \\ & 110011 \end{aligned}$ |
| $11-1$ $11-2$ $11-3$ | $\begin{aligned} & \mathrm{J} \\ & \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 10100 \\ & 10 \\ & 10001010 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3-8 \\ & 3-8 \\ & 5-8 \\ & \hline \end{aligned}$ | $\stackrel{*}{\stackrel{*}{*}}$ | $\begin{aligned} & 011101 \\ & 101110 \\ & 010001 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 11-4 \\ & 11-5 \\ & 11-6 \end{aligned}$ | $\begin{aligned} & \mathrm{M} \\ & \mathrm{~N} \\ & \hline \end{aligned}$ | $\begin{aligned} & 100111 \\ & 101000 \\ & 101001 \end{aligned}$ | $\left\|\begin{array}{c} 6-8 \\ 7-8 \\ 12-3-8 \end{array}\right\|$ | - (apos.) <br> . (poriod) | $\begin{aligned} & 111110 \\ & 1000000 \\ & 010010 \end{aligned}$ |
| $\begin{aligned} & 11-7 \\ & 112 \\ & 11-9 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline P \\ & Q \\ & R \\ & \hline \end{aligned}$ | $\begin{aligned} & 101010 \\ & 101011 \\ & 10 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} 12-4-8 \\ 12-5-8 \\ 12-6-8 \\ \hline \end{array}$ | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\begin{aligned} & 111101 \\ & 00 \\ & 01111 \\ & 011110 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 0-2 \\ & 0-3 \\ & 0-4 \end{aligned}$ | S <br>  | $\begin{array}{ll} 110101 \\ 11 & 110 \\ 11 & 110 \end{array}$ | $\left\lvert\, \begin{aligned} & 12-7-8 \\ & 11-3-8 \\ & 11-4-8 \end{aligned}\right.$ | $\stackrel{-}{\text { - }}$ | $\begin{aligned} & 01111 \\ & 100010 \\ & 100001 \end{aligned}$ |
| $\begin{aligned} & 0-5 \\ & 0-6 \\ & 0-7 \end{aligned}$ | $\begin{aligned} & \mathbf{y} \\ & \mathbf{w} \\ & \hline \end{aligned}$ | $\begin{array}{ll} 11 & 1000 \\ 11 & 1001 \\ 11 & 1010 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 11-5-8 \\ 11-6-8 \\ 11-7-8 \end{array}$ | $\underset{\Delta}{\mathrm{isomi}-c \mathrm{col}}$ | $\begin{array}{ll} 00 & 0001 \\ 00 & 1110 \\ 10 & 1111 \end{array}$ |
| $\begin{gathered} 0-8 \\ 0-9 \\ 0 \\ \hline \end{gathered}$ | $\begin{aligned} & Y \\ & Z \\ & 0 \end{aligned}$ | $\begin{array}{ll} 11 & 1011 \\ 11 & 1100 \\ 00 & 0011 \end{array}$ | $\begin{array}{\|c\|} 0-2-8 \\ 0-3-8 \\ 0-4-8 \end{array},$ | $\begin{gathered} \neq \\ \binom{\text { comma) }}{\%} \end{gathered}$ | $\begin{aligned} & 110000 \\ & 110010 \\ & 110001 \end{aligned}$ |
| 1 2 3 | 1 | $\begin{array}{ll}00 & 0100 \\ 000 & 0101 \\ 00 & 0110\end{array}$ | $\begin{aligned} & 0-5-8 \\ & 0-6-8 \\ & 0-7-8 \\ & \hline \end{aligned}$ | i | $\begin{array}{ll} 10 & 1101 \\ 00 & 1101 \\ 11 & 1111 \end{array}$ |
| $\begin{aligned} & 4 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{array}{ll} 00 & 011 \\ 000 & 1000 \\ 00 & 1001 \end{array}$ | Blank | Space N.P. | 000000 |

Figure 3.-80-Column Codes and UNIVAC XS3
Codes for 63 Printable Characters

## 1. Memory Allocation.

As previously stated, core memory is expandable, to meet increased processing loads, in increments of 1024 characters.

A portion of the 1024 character core memory is allocated to each of the input/output functions of the system--such as reading, punching and printing. The remaining portion of core memory is available for use by working programs. Under certain program conditions, part or all of the input/output memory areas may be used as expanded working core memory. For example, if a punch operation is not required for a particular program, the preassigned portion of core memory allocated to punching could be used as working storage. The 1005 Card Processor Control logic is such that "time-sharing" can be affected, allowing, simultaneous printing and punching, or punching and processing. (Reference Figure 4).


Figure 4. - 1005 Input/Output-Storage Areas - Module 1

## 2. Input/Output Buffer Areas

The three preassigned Input/Output buffers in the first module of the UNIVAC 1005 Card Processor are as follows,

Read Buffer Area. The read area is assigned the first 80 positions in core memory. Hence, the numeric addresses of the read area is $\emptyset \emptyset \emptyset l$ to $\phi \varnothing 8 \emptyset$. When ever the programmer gives an instruction to read a card, the card is read into this area. Column one of the input card is stored in the first position of the read buffer ( $\varnothing \emptyset \emptyset 1$ ), column two being stored in the second position ( $\emptyset \emptyset 2$ ) and so on.

Print Buffer Area. There are 132 positions of core memory corresponding to the 132 print positions of the UNIVAC 1005 printer, When the programmer gives a print command, all 132 positions of the print buffer area are printed, the buffer is cleared to spaces, and the printer form is advanced. The core memory positions assigned to the print buffer are $\emptyset 161$ to $\emptyset 292$. The first character of the print buffer area ( $\varnothing 161$ ) cor responds to print position one, the second character ( $\varnothing 162$ ) corresponds to print position two, and so on.

Punch Buffer Area. There are 80 positions of core memory corresponding to the 80 columns of a punched card. The numeric addresses assigned to the punch buffer area are $\varnothing 293$ to $\emptyset 372$. When a punch command is executed, the first character of the punch buffer area is punched in card column one, the second character is punched in card column two, and so on.

The punch buffer area is not cleared during the punch cycle and the data remains the same in core memory.

Optional Buffer Areas. These additional buffer areas are explained in detail under their respective Input/Output Sections.

## 3. Memory Addressing.

Each character in the UNIVAC 1005 core memory is directly addressable by its numeric address. For example, the first character of the punch buffer area can be referenced by its numerical address $\emptyset 293$, the second by $\emptyset 294$ and so on.

## CHAPTER 2

## THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

## I. INTRODUCTION

To solve a problem, a computer must have a series of instructions which determine how the computer is to operate. In addition, the computer must be given ont ur more sets of data upon which to operate. This combination of instructions and data is called a program. A program must define, in complete detail, exactly what the computer is to do, under every conceivable combination of circumstances, with the data which is read into or processed by the computer. The number of instructions required for the complete solution of a problem may be a few hundred or many thousands, depending on the problem. The computer may refer to these instructions one after another, or it may repeat, skip, or modify over certain instructions, depending upon immediate results or circumstances.

These instructions are understood by the computer in a form known as Machine Language, a form which is difficult for the programmer to encode. In order to facilitate coding, considerable time and effort has been expended in developing programming systems that allow the programmer to write in a symbolic language more easily comprehensive to him than machine language.

Associated with a programming system is a machine language program called an Assembler. The assembler accepts a program written in symbolic language (source program) and converts it into machine language (object program).

## II. GENERAL DESCRIPTION

The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address As sembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.

The first pass, SAAL 1 relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This noted relationship is commonly referred to as the "TAG" or "Label" Table.

The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL 1, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

## +if. INSTRUCTION FORMAX

The UNIVAC 1005 Machine Code instruction consists of five characters. The format of the instruction characters on this basis is illustrated below.


OP - Indicates the operation to be performed.
M - Indicates most significant location.
L - Indicates least significant location.

## A. SYMBOLIC CODING FORMAT

In writing a program in SAAL symbolic language, the programmer is primarily concerned with three fields: Label field, Operation field, and Operand field. In addition, it is possible to annotate the symbolic language at the time it is written through the use of comments which will provide clarity for the programmer and relate coding to its associated flow chart.

1. Label Field. A label is a method of identifying either a symbolic line of coding or a word of data. In writing a label in the assembly language SAAL, the programmer may use any meaningful combination of one to three characters. Of these three characters, the first may be any alpha character, including special characters, except the dollar sign, asterisk, plus, minus, or comma. The second and third position of the label field, if present, may be either alphabetic or numeric or special characters, including the dollar sign but excluding the asterisk, plus, minus, and comma. In writing a label in the label field of a symbolic line, the first character of the label must appear in the leftmost position of the label field. The following are examples of acceptable labels.

2. Operation Field. In the operation field, the programmer places a symbolic code indicating the machine function that is to be performed. These function codes are explained subsequently. An example of acceptable operation codes is shown below.

3. Operand Field. The operand field of a symbolic program follows the operation field, and it is used to inform the assembler which location is to be addressed in conjunction with the operation to be performed. For example, if the programmer called for data to be added in the Arithmetic Register 1 , the operand field would tell the processor where to go for the data to be added. Also, the operand field would tell the assembler how many positions of memory to accumulate in Arithmetic. Register 1.

The following example ciepicts the instructions required to add a five digit numeric field to Arithmetic Register one, and store the result back into core memory.


In addition the $M$ position of the operand may be incremented or decremented in order to provide increased flexibility in addressing.

In the following example the two least significant characters of a ten character field called FDl are to be loaded into Arithmetic Register 1. In order to address these characters an increment of eight is added to the base address of the field thereby obtaining the desired result.


If field $F D_{1}$ were decremented by eight, the seventh and eighth characters immediately to the left of the most significant character of $F D_{1}$
would be loaded into Arithmetic Register one. When incrementing or decrementing an address, the programmer may use one, two or three characters. The programmer can increment or decrement from 1 to 999 positions in memory; however, an operand may not be split between memory modules.

NOTES: 1) In the above example the second instruction references Arithmetic Register two in the operand field. Arithmetic Register 1 and Arithmetic Register 2 are predefined labels (AR1 and AR2) and can be referenced as operands in the same manner as labels.
2) In the above illustration the third instruction references $\$$ in the operand field. \$ represents the current value of the location counter which may be modified (+ or -) in increments of five (5). Thus, in the illustration, if an equal condition is met, control will bypass the next sequential instruction.
3) When modifying an instruction within the program with another instruction, both the instruction being modified and the modifier should be labeled.
4) If the length is not specified, the assembler assumes an operand of 5 characters.
4. Comments. Comments are coded starting in column 32 of the code sheet. The comments written here by the programmer are not looked at by the assembler. However, they do appear on the printout from SAAL 2; they are put into the code sheet for reference only. Any character may be used in the Comments section of the sheet.
IV. PROGRAM ORGANIZATION

Certain required parameter cards must be supplied to the assembler in order to properly position constants, headers, or any data the programmer wishes to store in memory. These parameter cards are called directives. They direct the assembly in the allocation of core memory for the various divisions of a symbolic program. They are described below.

## A. BEG DIRECTIVE

The first card of every symbolic program written in the assembly language SAAL must have BEG card or directive. This card initiates the assembly process.

For example:


## B. CRD DIRECTIVE

CRD Card is used to call the assembler's attention to the Read Area in core memory. CRD is punched in the operation field of the card format. Labels are then used to define areas within the Read Area. The label for each field is placed in the label field on the card. In the operation field, punch a minus ( - ) in column 11. In column 15 punch the position in the read area the program wishes to designate.

For example:


This card is used to direct the assembler's attention to the print area in core memory. Like the Read Area, the Print Area may be labeled. The format for doing this is the same as for the Read Area.

For example:

D. PCH DIRECTIVE

As in the Read and Print Areas, subdivision of the Punch Area is possible. The format is the same as described for the CRD directive.

## For example:



## E. BFl DIRECTIVE (Buffer 1)

BFl cardis used to call the assembler's attention to the lst core position of Bank l. In this regard, it is similar to the CRD directive. Its primary use is to define areas for peripheral devices, i.e. paper tape. BFl is punched in the operation field of the card format. Labels are then used to define areas. The label for each field is placed in the label field on the card. In the operation field, punch a minus ( - ) in Column 11. In Column 15, punch the position in the buffer area the program wishes to designate.

For example:


EMP would be assigned the location starting at 0001 , NAM at 0006 and so forth.

## F. BF2 DIRECTIVE (Buffer 2)

BF2 card is used to call the assembler's attention to the lst core position of Bank 2. Its primary use is to define areas for peripheral devices, i.e. magnetic tape. As in BFl, buffer 2 may be labeled. The format for doing this is the same as described for BFl.

For example:


FSN would be assigned the location starting at 0962, NOM at 0977 and so forth.

## G. BF3 DIRECTIVE (Buffer 3)

BF3 card is used to call the assembler's attention to the lst core position of Bank 3. Its primary use is to define areas for peripheral devices. As in BFl, buffer 3 may be labeled. The format for doing this is the same as described for BFl.

For example:


FDl would be assigned the location starting at 1923, FD2 at 1989 and so forth.

## H. BF4 DIRECTIVE (Buffer 4)

BF4 is used to call the assembler's attention to the lst core position of Bank 4. Its primary use is to define areas for peripheral devices. As in BFl, buffer 4 may be labeled. The format for doing this is the same as described for BFl.

For example:


TAX would be assigned the location starting at 2884, TDT at 2909 and so forth.

## I. ORG DIRECTIVE

The ORG Directive informs the assembler that the programmer wished to adjust the assembly address counter to the numeric value contained in the operand field. For example, if the programmer wishes to start storing at one particular place in memory, he specifies this by placing the numeric address in the operand fiel.d. This numeric address must be four characters.

The following example would origin the next instruction, constant, or work area in position $\emptyset 373$ of core memory.


The programmer may use an ORG statement anywhere in a program, provided he complies with the following rules.

1. The operand value must be a four digit decimal number.
2. If the ORG directive is employed within the procedure division (after the STA directive) the new assembly address must be a multiple of thirtypone (31) plus one (1), beginning with $1,32,63$, and so on.
3. The ORG directive must be employed before the lst literal instruction.

## J. LITERALS

The use of literai instructions enables the assembler to move the number of characters specified by the operation code from the operand field to an equal number sequential core locations, beginning at the address specified by the preceding ORG directive.

With literal instructions, the programmer is able to store headers, constants, or set aside storage for work areas.

The literal instruction consists of a label in the label field of the symbolic deck, a plus sign ( + ) in column 11 of the operation field followed by the number of positions to be set aside. The operand portion of the card contains the constant or literal to be stored. The maximum for one line is 34 positions, however this line may not be split between memory modules. For example:


In the first example, HDl, the constant "END OF JOB" is stored in 10 positions of memory, which can be referred to by HDl.

In the second example, K2, the constant " 10 " is stored in 2 positicns of memory. To refer to this constant, the label K2 need only be called.

The third example, WS, a work area of 20 blank positions is set aside, that is labeled WS for programming reference.

## K. * COMMEN'IS CARD

An asterisk punched in the operation field (Col. 11) indicates a comments card, and is listed $80 / 80$ on the assembly printout. This card is used by the
programmer to facilitate reference to the assembly printout, and/or to explain certain portions of his program.

A Comments Card may be used anywhere within a program. The programmer is not limited by the number of the cards he may use.

For example:


In this example, the programmer has used five comments cards to break into the printout format. The assembler would only interpret the jump instruction, and the Comments Cards would be listed as they appear on the coding form.

## L. STA DIRECTIVE

This directive terminates the DATA DIVISION and marks the beginning of the PROCEDURE DIVISION of the program. The assembler, upon decoding this card, advances the assembly address counter to the next row of core memory, and assigns the addresses to the instructions of the program from that point. The PROCEDURE DIVISION of every program must be indicated by this directive.

Note: All labels used in the 1005 program, with the exception of instruction labels, must be defined before the STA card either in the I/O sections or as a literal.

For example:


## M. END DIRECTIVE

The END directive is the last card of the source deck. This card must always be present. The purpose of this card is to inform the assembler that all card instructions used in the program have been inserted and to terminate the assembly. The operand field must have the tag of the first instruction. For example:


## V. INSTRUCTION REPERTOIRE

Each instruction in the UNIVAC 1005 consists of five character positions, and are sequentially numbered in increments of five, beginning with the first character of a row. The last character of a row is utilized by the Ul005 logic to designate at which row the next sequential instruction is located.

There are four general classes of instructions varying slightly in format.

Class I: Class I instructions contain an " $M$ " address and an " $L$ " modifier. The " $\mathrm{M}^{\prime}$ portion defines the most significant position of a field, where the " $L$ " portion defines the length of the field. All Arithmetic and Transfer instructions are Class I.

Class II: Class II instructions contain only an " $M$ " address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions.

Class III: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the " $M$ " portion of an instruction indicating the I/O device or devices to be initiated.

Class IV: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer ( $B F_{n}$ ), and length in the " $M$ " portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

## A. INSTRUCTION REPER TOIRE -- CENTRAL PROCESSOR

The Central Processor instructions pertain to Class I and Class II and are explained in detail on the following pages.

LOAD ASCENDING: LAr M,L
Function: Load ascending L most significant characters from the field specified by $M$, into the L least significant character positions of AR1 or 2.

Notes: a.) L must be decimal number.
b.) L most significant characters of the field specified by $M$, are transferred in ascending order to the L least significant positions of the specified register.
c.) When $L$ is less than the capacity of the register the remaining positions of the register will be space filled.
d.) When $L$ is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.

Example: Load Arithmetic Register l with a nine character constant.


Load Register 1 with a five character constant.


Load Register 1 with a three character constant.

*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

LOAD DESCENDING: LDr M,L
Function: Load Descending L consecutive characters whose most significant character is at $M$, into the $L$ most significant positions of AR1 or 2.

Notes: a.) L must be a decimal number.
b.) L characters of the field specified by $M$ are transferred to the register.
c.) When $L$ is less than the capacity of the register the remaining positions of the register will be space filled.
d.) When $L$ is greater than the capacity of the register truncation will occur and the least significant characters of the field will be deleted.

Example: Load Arithmetic Register 1 with a nine character constant called K3.


Load Arithmetic Register 1 with a five character constant called K3.


Load Arithmetic Register 1 with a three character constant called K3.

*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

LOAD PRINT: LPR M,L
Function: Load descending $L$ consecutive characters whose most significant character is a $M$, into the $L$ most significant positions of the print buffer.

Note: a.) L must be a decimal number, and should range from 1 to 132 . b.) L characters of the field specified by $M$ are transferred to the most signinicant positions of the print buffer.
c.) When $L$ is less than the capacity of the print buffer the remaining positions of the buffer are space filled.
d.) When $L$ is greater than the capacity of the print buffer the least significant characters of the sending field will be truncated.

Example: Load the Print Buffer with the first header line labeled HDl.


Function: Store ascending L least significant characters from AR1 or 2 , into the $L$ most significant positions of the field specified by $M$.

Notes: a.) L must be a decimal number.
b.) L characters are transferred in ascending order (least to most) from ARI or 2 to the most significant positions of the field specified by $M$.
c.) When $L$ is greater than the capacity of the register the receiving field will be space filled.

Example: . Store the nine least significant characters of ARl into the field labeled RMK.


- Store the six least significant characters of ARI into the six least significant character positions of the field labeled RMK.

- Store the five least significant characters of AR1 into the five most significant character positions of the field labeled RMK.


$$
\begin{aligned}
& \text { RMK (before) }=\Delta \Delta \Delta \Delta \Delta \Delta l \mathrm{l} 5 \\
& \text { *AR1 }=\Delta S \text { U B } \Delta \text { T OT A L } \\
& \text { RMK (after) }=\mathrm{T} O \mathrm{~T} A \mathrm{~L} \Delta 1 \mathrm{l} 5
\end{aligned}
$$

*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

Function: Store descending L most significant characters from ARI or 2 into the $L$ most significant positions of the field specified by $M$.

Notes: a.) L must be a decimal number.
b.) L characters are transferred from ARl or 2 to the most significant positions of the field specified by $M$.
c.) When $L$ is greater than the capacity of the register the receiving field will be space filled.

Example: . Store the nine most significant characters of ARI into the field labeled RMK.


- Store the four most significant characters of ARl into the four most significant positions of the field labeled RMK.

- Store the five most significant characters of ARI into the five least significant positions of the field labeled RMK.

*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

```
STORE PRINT: SPR M,L
```

Function: Store descending L most significant characters from the Print Buffer into the L most significant positions of the field specified by M .

Notes: a.) L must be a decimal number.
b.) L characters are transferred from the Print Buffer to the most significant positions of the field specified by M.
c.) When $L$ is greater than the capacity of Print Buffer ( $L>132$ ) the receiving field will be space filled.

Example: . Store the eighty most significant characters of the Print Buffer into the punch buffer.


PCH is the tag assigned to the most significant position of the punch buffer.

## SHIFT RIGHT: SHR M,L $\Delta S$

Function: Shift the area in memory specified by $M$ and L, $S$ character positions Right.

Notes: a.) L must be a decimal number less than 961 and wholly contained in one memory bank.
b.) The S least significant characters of the area are lost during the shift operation.
c.) The shift count $S$ must be preceded by a space and must be a three digit decimal value, equal to or less than 30 .
d.) Spaces will be stored in the $S$ most significant character positions of the shift area.
e.) The memory location assigned to the least significant character of the area to be shifted must be a multiple of 31 . In other words, it must terminate at the end of a row, i.e. 31, 62, 93 and so forth.

Example l: Shift right an area of 200 characters labeled TAB five (5) characters or positions.


Example 2:
Shift right an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields terminating in core location 0713.

MEMORY LAYOUT OF TABLE

| 0620 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | A | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0651 | A | A |  | B | B | B | c | C | C | c | - | D | D | E | E | E | F | F | F | G | G | G | H | H | H | 1 | $J$ | J | J | K | K | 22 |
| 0682 | K | L | L | L | L | M | M | M | M | N | N | N | $\bigcirc$ | - | $\bigcirc$ | P | P | P | Q | Q | Q | R | R | R | S | S | T | T | $\cup$ | U | $\cup$ | 23 |
| 0713 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 24 |

A three character field in the card labeled FDI is compared successively to each field in the table.



## SHIFT LEFT: SHL M,L $\Delta S$

Function: Shift the area in memory specified by $M$ and L,S character positions left

Notes: a.) L must be a decimal number less than 961 and wholly contained in one memory bank.
b.) The $S$ most significant characters of the area are lost during the shift operation.
c.) The shift count $S$ must be preceded by a space and must be a three digit decimal value, equal to or less than 30.
d.) Spaces will be stored in the $S$ least significant character positions of the shift area.
e.) The memory location assigned to the most significant character of the area to be shifted must be a multiple of 31 , plus 1 . In other words, it must start at the beginning of a row, i.e. $32,63,94$ and so forth.

Example 1: Shift right an area of 200 characters labeled TAB five (5) characters or positions.


Example 2: $\quad$ Shift left an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields starting in core position 0621.

MEMORY LAYOUT OF TABLE

| 0589 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 20 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0620 | A | A | A | B | B | B | C | C | C | D | D | D | E | E | E | F | F | F | G | G | G | H | H | H | I | I | I | J | J | J | K | 21 |
| 0651 | K | K | L | L | L | M | M | M | N | N | N | O | O | O | P | P | P | Q | Q | Q | R | R | R | S | S | S | T | T | T | U | U | 22 |
| 0682 | U |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 23 |
| 0713 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 24 |

A three character field in the card labeled FDI is compared successively to each field in the table.

|  | NCE] | LABEL | $0 \begin{gathered} O P \\ 1 \end{gathered}$ | $\int_{20} \quad$ OPERANDS $\quad 1$ COMMENTS $\quad 3031320$ | 50 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $1, N, D A T, A, V_{1}$ |  |
|  |  | C TR | + 5 | $2,1001,1, \ldots, \ldots$ COUNTER |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 001 |  | ROU | CLR |  |  |
| 0, 0,2 |  |  | LA 1 | TAB, ${ }^{3}$ |  |
| 003 |  |  | C, A, 1 |  |  |
| 004 |  |  | J EA |  |  |
| 005 |  |  | 1 C | $C T R$ |  |
| 006 |  |  | JE, | $E R R_{1}, \ldots, \ldots, \ldots, \ldots, N_{1}, \ldots, N_{1},{ }_{1} N_{1}$, TABLE |  |
| 007 |  |  | SHL |  |  |
| 008 |  |  | S A, 1 | $T A, B+6, O_{1}, 3_{1}+1,1, S_{1} T_{1} O_{1} E_{1} A_{1} T_{1} E_{1} N_{1} D_{1}$ |  |
| 009 |  |  | $J$ | ROU +5 REPEAT, |  |
|  |  |  |  | +1/ |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

SEQ NO: 001 - The table counter is cleared
002 - lst field of table is loaded into ARI
003 - Compare ARl to the field in the card
004 - Jump equal to FIN
005 - Increment the table counter (21011)
006 - Jump equal to ERR
007 - Shift the table 3 positions, clearing lst field
008 - Restore lst field at end of table
009 - Jump to repeat routine (Seq. No. 002)

Example 3: $\quad$ Shift left an area of 63 characters labeled TAB twentyone (21) characters or positions. The table contains 21 three character fields starting in core position 0621. A third of the table will be transferred to AR2 and the register will be shifted 7 times before the table is shifted in memory. The execution time will be reduced, but the number of instructions will increase from exarnple 2.


CLEAR: CLR M,L
Function: Clear L most significant positions of the field whose most significant character is at $M$.

Note: L must be a decimal number.

Example: Clear the first nine character positions of the accumulator called TOT.


## COMPARE ALPHA/NUMERIC: CAr M,L

Function: Compare for equality L least significant character positions of AR1 or 2 , to the $L$ most significant characters of the field specified by M .

Notes: a.) This is a binary comparison and all data bits are considered.
b.) L specifies the number of six (6) bit characters that will be compared,
c.) A maximum of 10 on 21 characters can be compared in AR1 and AR2 respectfully.
d.) The result of the comparison is recorded in testable indicators as follows:
Result of Comparison:
JUA
(UNEQUAL)
SET

JEA
(EQUAL)
SET
$(\mathrm{ARr}) \neq(\mathrm{MEM})$
SET

Example:

- Compare the two least significant characters of ARl against the two most significant characters of the field called TR.


Result: JEA (equal) indicator set.

- Compare the two least significant characters of AR1 against the two least significant characters of the field labeled TR.


Result: JUA (unequal) indicator set.

- Compare the two least significant characters of ARl against the 2 nd and 3 rd character of the field labeled TR.


Result: JEA (equal) indicator set.
*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

COMPARE NUMERIC: CNr M,L
Function: Compare algebraically L least significant characters of a signed number in ARl or 2 , to the $L$ most significant characters of a signed numeric field specified by $M$.

Notes: a.) If the two fields have unlike signs, the comparison is terminated immediately and the proper indicator set,
b.) If $\mathcal{L}$ is greater than the capacity of the register spaces are assumed in the implied high order positions of the register.
c.) The comparison terminates when all $L$ characters at $M$ have been compared.
d.) Only the numeric bits are compared.
e.) The results of the algebraic comparison is stored in testable indicators as follows:

Results of Comparison:

| JE | JG | JL |
| :---: | :---: | :---: |
| (Equa1) | (Greater) | (Less) |

(ARr) > (MEM)
SET
(ARr) $<$ (MEM)
SET
$(\mathrm{ARr})=(\mathrm{MEM})$
SET
Example: . Compare the two least significant characters of AR1 against the two most significant characters of the field called LMT.


Result: JL (less than) indicator set
. Compare the two least significant characters of ARl against the two least significant characters of the field called LMT.

*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

## INCREMENT AND COMPARE: IC M

Function: Increment a two digit (2) counter whose most significant character is at $\mathrm{M}+2$ by a decimal value store at $\mathrm{M}+4$. Compare the result to a two digit limit whose most significant character is at M .

Notes: a.) The field specified by $M$ must be five characters in length.
b.) The two most significant positions of the field specified by $M$ contain the limit, the next two positions contain the count and the last position contains the increment.
c.) The sub-functions of the instruction are as follows: 1. The increment stored at $\mathrm{M}+4$ is added to the count stored at $\mathrm{M}+2$ and $\mathrm{M}+3$.
2. The result is compared numerically against the predetermined limit stored at $M$ and $M+1$.
3. The results of the comparison are recorded in the testable indicators.

Example: Determine by means of the IC instruction if the page line counter labeled CTR has been incremented fifty four times, If the condition is present branch to a sub-routine labeled OFL for page compensation.


The first increment of the counter:

```
CTR (before) = 5 4 0 0 1
CTR (after) = 5 4 0 l l
```

The fifty-fourth increment of the counter:
CTR (before) $=\begin{array}{lllll}5 & 4 & 5 & 3 & 1\end{array}$
CTR (after) $=541541$
Control is then transferred to the routine labeled 'OFL' where the increment counter is cleared and page compensation is performed by the programmer.

Function: Transfer program control to the instruction stored at M.

Example: . Transfer program control to the routine labeled END.


JUMP IF GREATER: JG M
JUMP IF LESS: JL M
JUMP IF EQUAL: JE M
Function: Transfer program control to the instruction stored at $M$ if the numeric comparison indicator specified by the operation is set.

Notes: a.) These instructions are used to test the result of a numeric comparison, (CNr).
b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.

Example: A numeric comparison instruction has been executed. If the equal indicator is set transfer control to the routine labeled CMP.


JUMP EQUAL (ALPHA/NUMERIC): JEA M
JUMP UNEQUAL (ALPHA/NUMERIC): JUA M
Function: Transfer program control to the instruction stored at $M$ if the comparison indicator specified by the operation code is set.

Notes: a.) These instructions are used to test the results of an alpha/ numeric comparison. (CAr)
b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example: Test the alpha/numeric indicators in order to determine the results of a previous alpha/numeric compare. If the arguments were equal transfer control to the routine labeled PRO.


JUMP POSITIVE: JP M
JUMP NEGATIVE: JN M
JUMP ZERO: JZ M
Function: Transfer program control to the instruction stored at $M$ if the arithmetic indicator specified by the operation code is set.

Notes: a.) These instructions are used to test the resultant sign of an arithmetic operation (AMr, ARr, SMr, SRr).
b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example: . Testarithmetic indicators in order to determine if the result of a previous arithmetic operation was negative. If the condition is true, transfer control to the routine labeled NEG.


Function: This instruction stores the address of the next sequential instruction in the $X$ register and transfers program control to the instruction stored at M.

Notes: a.) This instruction provides the programmer with the facility of breaking program sequence and executing a subroutine; and then returning program control to the instruction immediately tollowing the $J R$ instruction.
b.) The subroutine at $M$ must contain a JX instruction so that the return line to the main program can be established.

Example: Transfer program control to an initialized sub-routine called INT, perform those functions required, and return control to the main prog:am.


Note: Reference function of JX instruction.

## JUMP RETURN EXIT: JX M

Function: This instruction creates a jump instruction to the address specified by the XRegister and stores it at M.

Notes: a.) This instruction is used in conjunction with the Jump Return (JR) instruction in order to establish the return link to the main program from a given sub-routine.
b.) This instruction is normally executed as the first instruction in a called sub-routine.

Example: . Establish the exit line back to the main program for an initialize sub-routine called INT.


ADD TO MEMORY: AMr M,L
Function: Adds algebraically L least significant characters of ARl or 2, to the $L$ most significant characters of the field specified by $M$.

Notes: a.) If the length of the Register is equal to or greater than $L$, the instruction is terminated when $L$ characters have been added to memory.
b.) If the length of Register is less than L, decimal zeroes are added to memory.
c.) Except for the sign bit, zone bits are ignored in the Register.
d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:

If the sum is plus ( + ), the positive indicator is set.
If the sum is negative $(-)$, the negative indicator is set.

Examples: . Add the 5 least significant characters of Arithmetic Register one (AR1) to the field labeled FDI.


Add the 5 least significant characters of arithmetic register 2 to the field labeled FD2.


Special consideration should be given on all arithmetic processes (AR, $A M, S R, S M)$ to the fact that when a negative result is developed the sign indications ( X bits) will be generated in both the most and least significant locations of the resultant field. When a zero result is developed the zero balance indicator ( $Y$ bit) will be generated in the most significant location of the resultant field. A zero balance cannot be tested for sign (+ or -) through the use of testable indicators. All testable indicators remain set until another compare, add, subtract or print (if alt switch two is on/illuminated).

ADD TO REGISTER: $A R_{r}, \mathrm{M}, \mathrm{L}$
Function: Adds algebraically $L$ most significant characters of the field specified by $M$, to the Least significant characters of ARI or 2.

Notes: a.) If the length of the Register is greater than L, decimal zeroes are added to the Register.
b.) If the length of the Register is equal to or less than $L$, the instruction is terminated when $L$ characters have been added to the Register.
c.) Except for the sign bit, zone bits are ignored in momory.
d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:

If the sum is plus $(+)$, the positive indicator is set.
If the sum is negative (-), the negative indicator is set.

Examples: . Add the five digit field labeled FDl to Arithmetic Register Ono (AR1).

. Add the five digit negative field labeled FD2 to arithmetic register 2.


SUBTRACT FROM MEMORY: SMr M,L
Function: Subtracts algebraically L least significant characters of AR 1 or 2 , from the $L$ most significant characters of the field specified by M .

Note: This instruction operates identically to the AM instruction, except that the operation is subtraction. Otherwise the notes under the AM instruction apply.

Examples: . Subtract the 5 least significant characters of AR1 from the field labeled PN1.


AR1 (before \& after) $=\Delta \Delta \Delta \Delta \Delta \Delta 1976$
PN1 (before) $\quad=\quad \begin{array}{lllll}3 & 9 & 8 & 7 & 8\end{array}$
PNl (after)
$=$
37902

- Subtract the 5 least significant characters of AR 2 from the field labeled PN2.


SUBTRACT FROM REGISTER: $\operatorname{SR}_{r} \mathrm{M}, \mathrm{L}$
Function: Subtracts algebraically L most significant characters of the field specified by $M$, from the $L$ least significant characters of ARl or 2.

Note: This instruction operates identically to the AR instruction, with the sole exception that the operation is a subtraction. Otherwise the notes under the AR instruction apply.

Examples: . Subtract the 5 digit field labeled PNl from Arithmetic Register one (AR1).


- Subtract the 5 digit field labeled PN2 from arithmetic register 2.


Function: Multiply L most significant characters of the field specified by $M$ by the value previously stored in ARI and place the product in AR2.

Notes: a.) L must be a decimal number ranging from one to eight.
b.) The multiplier must be previously stored in ARI and must be less than ten digits in length and have sign deleted.
c.) AR2 must be cleared to spaces before the Multiplication instruction is executed.
d.) Both the Multiplier (AR1) and the Multiplicand (MEM) must be positive values.
e.) A maximum product of 17 decimal digits can be developed.
f.) The result is formed in AR2 and is right justified with zero fill.
g.) Testable indicators are not set or affected by this instruction.

Example: Multiply two four digit numbers labeled WS1 and WS2.


| WS 1 | = |  | $\begin{array}{llll}0 & 1 & 6 & 5\end{array}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AR 1 (before) | $=$ | $\Delta \leftarrow \Delta$ |  | 1 | 6 | 5 |
| AR2 (before) | = |  |  |  |  | $\Delta$ |
| WS2 | = |  | 1 | 0 | 2 | 5 |
| AR2 (after) |  | 016 | 9 | 1 | 2 | 5 |

DIVISION: DIV M,L
Function: Divide AR2 by the L most significant characters of the field specified by $M$ and place the results in AR1 and 2.

Notes: a.) L must be a decimal number ranging from one to seven,
b.) The dividend must be previously stored in AR2 and must be less than thirceen digits in length. If signed, sign must be deleted.
c.) ARl must be cleared to spaces before the Division instruction is executed.
d.) Both the divisor (MEM) and the dividend (AR2) must be positive values, subsequently testable indicators are not set or affected by this instruction.
e.) Seven whole numbers are developed as the quotient and will appear in ARl right justified. That is if the length of the dividend is greater than 7 , there must be less than $9,999,999$ difference in the absolute values of the dividend and the divisor.
f.) Eight decimal and nine remainder of the quotient are developed and will appear in AR2 left justified.
g.) If the divisor is zero, the result will be blank.

Example: Divide WSl 3 digits into WS2 (5 digits).


WS1 =
WS2 $=\quad \begin{array}{lllll}5 & 5 & 3 & 1 & 6\end{array}$
AR1 (before) $=\quad \longleftarrow \Delta$
AR2 (before) $=0 \longleftarrow 055316$
AR1 (after) = $\quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 04319$
AR2 (after) $=\frac{015873010000000740000}{\text { Decimal }} \frac{0}{0} 0$
Remainder Remainder

## TRANSLATE INTRODUCTION

The Translate Process for the UNIVAC 1005 permits the translation of an entire record to be accomplished by a single instruction.

The Translate Instruction functions, quite simply:
All of the characters of the translated code are entered into Core Storage in the form of a reference table (Translate Table) at or before the start of a run.

The bits of each character of the code to be translated, acting as address codes, call the translated character code out of the Translate Table during the Translate Instruction.

The translated codes substitute themselves for the codes to be translated in the $M$ (Operand) Address of the Translate Operation. This leaves a fully translated record in the $M$ Address locations at the end of the operation.

The UNIVAC 1005 uses a code when addressing its Core Storage. The Address Control recognizes the code for the original character and relates this with a specific storage location containing the translate character.

With practically all of the codes used in data processing, be they 5-, 6-, 7-, or 8-Track, a maximum of six tracks are valid or significant as far as character code formation is concerned. The other tracks serve for parity or functional control purposes.

By using six significant tracks (or levels) of the code to be translated for address control, one level for Row Address control and the other levels for Column Address control, the UNIVAC 1005 Translate Process is practically universal in its application to code translation.

To change from one translation to another can require nothing more than changing the translation table in the storage.

The Translate Process combines simplicity of programming with efficiency of operation to obtain a wide scope of translating abilities.

## GENERAL DESCRIPTION OF THE TRANSLATION TABLE

Figure 1 illustrates the required format of the Translation Table insofar as it is determined by the 1005 circuitry, and is intended to give a correct approach to the planning of the table. Figure l-A is a sample chart,


FIGURE 1.


FIGURE 1-A
filled in, to illustrate a possible input translation to the 1005.
Fig. 1 represents the sixty-four (64) characters that are recognized by the 1005. These characters are shown in the table by bit configurations. Zero represents a bit absent and 1 represents a bit present. Therefore, the programmer must have a six level code showing the bit configuration for each letter, number or special character:

| X | Y | 8 | 4 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Bit | Bit | Bit | Bit | Bit |
| Abs | Pres | Abs | Pres | Abs | Abs |$=$ A (in XS-3, 80 col.)

In the context of the translation instruction, this pattern has two meanings:

Meaning 1: It is the pattern of a character in the original code as it appears in 1005 storage before translation.

Meaning 2: This is the code that Address Control recognizes to relate to a specific storage location containing the translate character.

Since the bit patterns are arranged by the sequence as addresses, they are in no meaningful sequence as original code characters.

The Original Character box will contain the character that is equal to the bit configuration shown directly to the right on the same line:
$\square$
Orig.
Char.
$(\mathrm{BCD}) \quad \mathrm{J} \rightarrow 1 \mathrm{l} \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0126 \rightarrow 0 \quad$ (XS 3)

The Mod. 1 Mem. Loc, box refers to the location in memory that will contain the new character. Note that the translate table is a fixed area in Module 1 with two characters at location 0081 and 0082 and sixty-two (62) more characters starting at location 0094 and continuing to 0155. This corresponds with the layout of the translation tables in that entry 126 of the table, ( $0126 \rightarrow \mathrm{~J}$ ) a J will be entered in position 0126 of memory.

## PLANNING THE TRANSLATION TABLE (Ref. Figure 1-A)

To construct the translation table, the first step is to examine the bit patterns of the character to be translated. Having found the bit configuration in the table (under Bit Configuration of Orig. Character) write the character to be translated in the small box at the left. Next, fill in the corresponding small box on the right (under New Char.) with the resultant UNIVAC 1005 character desired.

Loading the translate table into memory is easily accomplished in the data division of the program. Recommended procedure is to define the areas in CRD, PRT, PCH. Immediately follow this with ORG 0081 to set the Address Control to the beginning of the translate table. Next, code a literal instruction with +2 in the operation field and two characters in the operand field. These two characters will be the first two entries under NEW CHAR. corresponding to 0081 and 0082. Note: The use of the literal instruction directs the assembler to move the number of characters specified in the Op field from the operand field to sequential core locations starting at 0081 . It is now necessary to reposition Address Control to the next position of the translate table. This is accomplished with an ORG 0094. Next, code a literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0094 thru 0124. Next, code another literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0125 thru 0155 . This completes the coding necessary and upon execution of loading the program the translate table will be properly positioned in memory. Following is the data division of a sample program showing the necessary coding for a translation from $B C D$ to XS-3.

| Beg CRD |  |  |
| :---: | :---: | :---: |
| FD1 | - | 1 |
| FD2 | - | 7 |
|  | PRT |  |
| PR1 | - | 1 |
| PR2 | - | 7 |
| PCH |  |  |
| PC1 | - | 1 |
| PC2 | - | 7 |
|  | ORG | 0081 |
|  | +2 | ; 1 |
|  | ORG | 0094 |
|  | +31 |  |
|  | +31 | - JLP! 1 (IBMQAKN $\triangle \mathrm{E}$ \$ $\mathrm{G} \geq+$ ? . $\mathrm{F}=$ ) $\mathrm{DRCO} * \mathrm{H} \&$ |
|  | ORG | 0373 |
|  | STA |  |

This chart and its explanation cover the needs of translation into BCD. It is simple to punch the translation characters into a card and load it into the 1005 table area. For translating into foreign codes, it is necessary to load the bit patterns of the foreign code into the table. Further planning is needed to determine the proper card punching to obtain these bit patterns.

TRANSLATE: TRL M,L
Function: Replace $L$ most significant characters of the field specified by $M$ with their positional equivalent as dictated by the translate table.

Notes: a.) L must be a decimal number less than 961 . The entire operand must be located in the lst bank.
b.) Any combination of 64 possible U1005 6 bit characters can appear in the translation table.
c.) Prior to executing the translate instruction the translate table is stored in memory locations 0081, 0082, 0094-0155.
d.) The $M$ expression specifies the most significant location of the field to be translated. The conversion proceeds from the most significant character to the least for $L$ characters.
e.) The TRL instruction replaces each character in the field to be translated with a character selected from the translate table. The basis for selecting the replacement character is the Boolean value of the character to be replaced.
f.) The contents of the translate table are not altered by the instruction, unless the translate table it;self is translated.

Example: A three character field containing three 6 bits configurations $110001110010 \quad 110011$ is labeled FDl. Those 6 bit configurations are the BCD (Binary Coded Decimal) codes for the characters ABC. FD1 is to be printed on the U1005 and must be translated from BCD to UNIVAC 1005 XS-3 code. The first four instructions load the new translate table.


The translate function is now executed.


The resultant characters stored in FDl are the XS-3 equivalent for the alpha character ABC .

Function: Store ascending L least significant characters from AR2 into the $L$ most significant characters of the field specified by $M$ suppressing all leading zeroes.

Notes: a.) L must be a decimal number.
b.) L characters are transferred in ascending order (least to most) from AR2 to the most significant positions of the field specified by M .
c.) Zero suppressing will continue until some character other than a zero or space is decoded.
d.) When $L$ is greater than the capacity of AR2 the receiving field will be space filled.

Example: Store the five least significant positions of AR2, suppressing all leading zeros, into the field labeled TOT.


## LOAD WITH SIGN: LWS M,L

Function: Load ascending $L$ most significant numeric characters from the field specified by $M$, into the L least significant character positions of AR2.
Insert a sign in the LSL position of AR2 on the basis of the loworder 'X'.

Notes: a.) L must be a decimal number.
b.) L most significant characters of the field specified by $M$ are transferred in ascending order to the L least significant positions of AR2.
c.) The LSL position of AR2 is examined and a sign is inserted. If the value in AR2 is positive it is left shifted one position and a space (plus sign) is inserted in the least significant character of AR2. If the value in AR2 is negative it is left shifted one position and a minus (negative sign) is inserted in the least significant character of AR2.
d.) When $L$ is less than the capacity of AR2 the remaining positions of the register are space filled.
e.) When $L$ is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.
f.) All non-numeric bits are deleted by this instruction.

Example: . Load a five digit negative field called SUM into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the low - order "X" bit.

. Load a five digit positive field call ACC into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the Low - order "X" bit.


| ACC | $=$ |
| :--- | :--- |
| AR 2 | $\left.=\triangle \Perp \begin{array}{lllll}0 & 5 & 0 & 1 & 5 \\ 5 & 5 & 0 & 1 & 5\end{array}\right) \Delta$ |

LOAD NUMERICS: $\operatorname{LN}_{\mathrm{r}} \mathrm{M}, \mathrm{L}$
Function: Load ascending $L$ most significant characters from the field specified by $M$, into the $L$ least significant characters of AR1 or 2. During the transfer all zone bits are changed to binary zeroes.

Notes: a.) L can be a decimal number ranging from 1 to 21 depending upon which AR has been specified by the operation code.
b.) If a field contains less characters than the register capacity the remaining positions of the register will be space filled.
c.) If a field contains more characters than register capacity the surplus positions will be truncated.

Examples: Transfer a four character constant Kl into the four least significant positions of AR1.


Transfer a two character constant from Kl into the two least significant positions of AR1.


Since the most significant position of the field is the character specified by the address $M$, the two most significant characters of Kl were transferred.

Transfer a two character constant from Kl beginning with LSL character into the two least significant positions of AR1.


Since the most significant position of the field is the character specified by the address $M+2$, the two least significant characters of Kl were transferred.
*The functions indicated are identical for AR 2 with the exception that larger fields can be manipulated.

Function: Store ascending L least significant characters from AR2 into the L most significant positions of the field specified by M. Suppress all leading zeroes and edit the field according to a fixed pattern.

Notes: a.) L must be a decimal number.
b.) L characters are transferred in ascending order (least to most) from AR2 to the $L$ most significant positions of the field specified by $M$.
c.) The field will be zero suppressed until some character other than a zero or space is decoded.
d.) A period is inserted in the fourth least significant position of AR2.
e.) Commas are inserted for separating significant values when they exist. If the integer value of the field is less than 1,000 commas will not be inserted.
f.) The rules for truncation and space fill are the same as for store ascending.

Example: Store AR2 edited into the print-buffer.


PUNCH TEST: PTE
Function: This instruction tests the ready status of the Punch Unit. Control will not be transferred to the next instruction in sequence if the Punch Unit is still active.

Notes: a.) This instruction is normally given following a Punch command (XF PUN) and prior to the first transfer of new data into the Punch-buffer.
b.) This instruction insures that information will not be transferred into the Punch-buffer while it is in the process of unloading.
c.) Optimum utilization of the Punch-Test instruction will provide the maximum overlap of processing with punching.

Example: Test the Punch before storing AR2 in the Punch-buffer.

B. INSTRUCTION REPERTOIRE - CARD SYSTEM EXTERNAL FUNCTIONS

The UNIVAC 1005 Card Processing system has been designed around a single address, internal programmed processor and includes as secondary units the following:

- Integrated High Speed Printer
- Integrated or free standing Card Reader
- Free standing Punch Unit or Read/Punch Unit
- Optional free standing Auxiliary Reader

The Card System External Function instructions pertain to Class III and are explained in detail on the following pages.

Class III: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.

## READ CARD: XF $\triangle$ REA

Function: This instruction reads a full 80 column card into the U1005 input Card-buffer.

Notes: a.) The input Card-buffer area is 80 locations in length, beginning with memory location 1 through memory location 80.
b.) Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location l, a character punched in column 2 will be stored in location 2 and so on.
c.) As each column is read it is automatically translated from Hollerith card code to XS - 3.
d.) The mnemonic operand field must be preceded by a space.
(For illustration purposes this space will be indicated by a $\Delta$ for all XF instructions)

Example: Read a card from the Main Reader.


| PRINT-SPACE | ONE | XF | $\triangle \mathrm{PR} 1$ |
| :--- | :--- | :--- | :--- |
|  | TWO | XF | $\triangle \mathrm{PR} 2$ |

Function: This instruction prints the contents at the Print-buffer and spaces the paper one or two lines depending on the numeric modifier specified.

Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
b.) Print-buffer locations correspond to printing positions, thus, a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at printed position two; and so forth.
c.) The Print-buffer area is automatically cleared to spaces following the execution of each Print command.
d.) All Printer spacing occurs subsequent to printing, or in other words the contents of the Print-buffer is printed, the Print-buffer is cleared and then the printer form is advanced.
e.) The mnemonic operand field must be preceded by a space.

Example: Print the contents at the Print-buffer and advance the form two lines.


With Alt Switch 2 on/illuminated on all print commands an automatic ejection (skip 7) occurs when a one (1) punch is detected in the forms control tape. This condition is testable. A JG condition is set if the one (1) punch has not been detected. A JL condition is set when the one (1) punch has been detected. These settings remain testable until another card, print or paper tape I/O command, compare, add or subtract instruction is executed.

Function: This instruction prints the contents at the Print-buffer and advances the paper until a one, two, four, punch is detected in the control loop.

Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
b.) Print-buffer locations correspond to printing positions, thus a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at print position two, and so forth.
c.) The Print-buffer area is automatically cleared to spaces following the execution of the print command.
d.) Once the forms advance function of the PR7 instruction is initiated, control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
e.) The first line of a form is normally indicated by a control punch in all channels of the printer control loop. Hence, an advance 7 would mean advance the form to the lst line of the next page.
f.) The mnemonic operand field must be preceded by a space.


Function: This instruction punches the 80 column card image in the Punch buffer.

Notes: a.) The Punch-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
b.) Punch-buffer locations correspond to card columns, thus a character stored in location 293 will be punched in card column 1, a character stored in 294 will be punched in card column 2 and so on.
c.) The Punch-buffer is not cleared following the execution of the punch instruction.
d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch-cycle.
e.) As each column is punched it is automatically translated from XS-3 code to Hollerith card code.
f.) The mnemonic operand field must be preceded by a space.

Example: Punch the card image stored in the Punch-buffer.


Function: This instruction reads a full 80 column card into the U 1005 input Card-buffer, prints the contents of the Print-buffer and advances the printer form one line.

Notes: a.) The Read-Print instruction is a combination of the Read Card (XF REA) and the Print (XF PR1) instructions. All notes pertaining to these instructions are applicable to the Read-Print instructions.
b.) During the Read-Print execution cycle both I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one.

For example, in the case of a 400 CPM reader and a 600 LPM printer, the execution time required to read a card is sufficient so that the print cycle can be completed concurrently.
c.) The mnemonic operand field must be preceded by a space.

Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form one line.


Function: This instruction reads a full 80 column card into the U 1005 input Card-buffer, prints the contents of the Print-buffer anc advances the printer form two lines.

Notes: a.) All notes pertaining to the READ-PRINT-SPACE ONE (XF RPR) instruction are applicable to the READ-PRINT-SPACE TWO instruction.
b.) The mnemonic operand field must be preceded by a space.

Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form two lines.


## READ - PUNCH: XF $\triangle R P H$

Function: This instruction reads a full 80 column card into the U 1005 input Card-buffer and punches the 80 column card image in the Punchbuffer .

Notes: a.) The READ-PUNCH is a combination of the Read Card (XF REA) and the Punch (XF PUN) instructions. All notes pertaining to these instructions are applicable to the READ-PUNCH instruction.
b.) During the READ-PUNCH execution cycle, I/O devices will function concurrently with the execution time of the faster peripheral being overlapped by the slower one.
c.) The mnemonic operand field must be preceded by a space.

Example: Read the next card into the Card-buffer and punch the contents of the Punch-buffer.


## READ-PRINT~PUNCH: XF $\triangle$ RPP

Function: This instruction reads a full 80 column card into the U 1005 input Card-buffer, prints the contents of the Print-buffer, advances the printer form one line, and punches the contents of the Punchbuffer.

Notes: a.) The Read-Print-Punch instruction is a combination of the Read Card (XF REA), the Print (XF PR1), and the Punch Card (XF PUN) instructions. All notes pertaining to these instructions are applicable to the Read-Print-Punch instruction.
b.) During the Read-Print-Punch execution cycle, all three I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one. Ref. Read-Print Inst.
c.) The mnemonic operand field must be preceded by a space.

Example: Read the next card into the input Card-buffer, Print the contents of the Print-buffer, space the printer form one line, and punch the contents of the Punch-buffer.


FORMS ADVANCE: XF $\triangle S K 2$
XF $\quad \triangle \mathrm{SK} 4$
XF $\quad \Delta \mathrm{SK} 7$
Functions: These instructions will advance the printed form as indicated by the forms control-loop.

Notes: a.) The Print-buffer area is not cleared following the execution of a skip command.
b.) Once the forms advance command has been initiated control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
c.) The mnemonic operand field must be preceded by a space.

Example: Advance the printer form until a channel two punch is detected in the control loop.


## READ CODE IMAGE: XF $\triangle$ RCI

Function: This instruction reads a full 80 column card into the U 1005 Cardbuffer. The capacity of an 80 column card is expanded by allowing two columns of data to be obtained from what would ordinarily be one card column. At the same time, automatic code translation is suspended. Subsequently, the Ul005 Card-buffer is incremented by 80 positions.

Notes: a.) The input Card-buffer area is 160 locations in length, beginning with memory location 1 through memory location 160 .
b.) Input Card-buffer locations correspond sequentially to card columns. Thus, a configuration punched in card column 1 will be stored in memory locations 1 and 2, a configuration punched in card column 2 will be stored in memory locations 3 and 4 and so on.
c.) This instruction increases the data handling capacity of the Ul005 in that the primary design is to combine in one card form the compact 6 -position UNIVAC XS-3 code with the 12 -position 80 column punched card code.
d.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Main Reader in Code Image mode.


## PUNCH CODE IMAGE: XF $\triangle$ PCI

Function: This instruction punches the card image located in the Code Image Punch-buffer into an 80 column card.

Notes: a.) The Code Image Punch-buffer is 160 locations in length beginning with memory location 293 through memory location 452.
b.) Code Image Punch-buffer locations chronologically correspond to card columns. Thus, the data stored in locations 293 and 294 will be punched in card column l, data stored in locations 295 and 296 will be punched in column 2 and so on.
c.) The Code Image Punch-buffer is not cleared following the execution of the PUNCH CODE IMAGE instruction.
d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch cycle.
e.) The automatic XS-3 to 80 column code is suspended.
f.) The mnemonic oper and field must be preceded by a space.

Example: Punch the card image stored in the Code Image Punch-buffer.


## READ AUXILIARY CODE IMAGE: XF $\triangle$ RXC

Function: Read a card from the Auxiliary Reader in Code Image mode.
Notes: a.) The READ AUXILIARY code image instruction places the prior card read in output stacker No. l.
b.) All notes pertaining to the Read Code Image instruction (XF RCI) are applicable to the Read Auxiliary Code Image function.
c.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Auxiliary Reader in Code Image Code.


READ AUXILIARY WITH STACKER SELECT: ONE XF $\triangle R X 1$

| TWO | $X F$ | $\Delta R X 2$ |
| :--- | :--- | :--- |
| THREE | $X F$ | $\triangle R X 3$ |

Function: This instruction reads a full 80 column card from the Auxiliary Reader into the U1005 input Card-buffer and places the prior card read in output stacker 1,2 or 3 as designated by the numeric digit in the third position of the mnemonic operand field.

Notes: a.) All notes pertaining to the Read Card instruction (XF REA) are applicable to the READ AUXILIARY instruction.
b.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Auxiliary Reader and place the prior card read in Stacker 2.


Function: This instruction punches the 80 column card image in the Punch-buffer and places the card being punched in the select stacker.

Notes: a.) All notes pertaining to the PUNCH instruction (XF PUN) are applicable to the PUNCH SELECT STACKER command.
b.) The mnemonic operand field must be preceded by a space.

Example: Punch the card image stored in the Punch-buffer and place that card in the select stacker.


## READ/READ PUNCH: XF $\triangle$ RRP

Function: This instruction reads a full 80 column card from the punch unit into the 1005 input Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read.

Notes: a.) The input Read/Punch Card-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
b.) Read/Punch Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location 293, a character punched in column 2 will be stored in location 294 and so on.
c.) Since the Read/Punch Input Card-buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 373 through 452 are used for punching. Subsequently, any data in these locations during execution of the RRP instruction will be punched into the second previous card read.
d.) As each column is read, it is automatically translated from Hollerith card code to XS-3.
e.) The mnemonic operand field must be preceded by a space,

Example: Read A card from the Read/Punch Unit Station 1 and punch the card in Station 3.


CARD PATH THROUGH READ/PUNCH


## READ/READ PUNCH WITH STACKER SELECT: XF $\triangle$ RRS

Function: This instruction reads a full 80 column card from the Read/ Punch into the U 1005 Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read, placing that card in the selected output stacker.

Notes: a.) The READ/PUNCH READ STACKER SELECT instruction is an offset of the READ/PUNCH READ instruction (XF RRP). All notes pertaining to the Read/Read Punch instruction (RRP) are applicable to the READ/PUNCH READ STACKER SELECT instruction.
b.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Read/Punch Unit Station 1 and punch and stacker select the card in Station 3.


CARD PATH THROUGH READ/PUNCH


## READ/READ PUNCH CODE IMAGE: XF $\triangle R R C$

Function: This instruction reads a full 80 column card from the Read/ Punch unit into the U 1005 Read/Punch Card-buffer in Code Image mode and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read in Code Image mode.

Notes: a.) All notes pertaining to the READ CODE IMAGE instruction (XF RCI) are applicable to the READ/READ PUNCH CODE IMAGE instruction.
b.) The input buffer is 160 locations in length beginning with memory location 293 through memory location 452.
c.) Since the input buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 453 through 612 are used for punching. Subsequently, any data in these locations during execution of the RRC instruction will be punched into the previous card read.
d.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Read/Punch Unit Station 1 in code image mode and punch the card in Station 3 in code image mode.


## HALT: XF $\triangle$ HLT

Function: This instruction brings the computer to an orderly halt.
-Notes: a.) All I/O functions in processes will be completed before the halt will be effective.
b.) If the Ul005 is restarted following a HALT the next instruction in sequence will be executed.
c.) The mnemonic operand field must be preceded by a space.

Example: Halt the computer


## C. INSTRUCTION REPERTOIRE - PAPER TAPE EXTERNAL FUNCTIONS

 AND CONDITIONAL TESTS
## 1. PAPER TAPE EXTERNAL FUNCTIONS

The Paper Tape Reader and Paper Tape Punch provide the UNIVAC 1005 with the ability to use paper tape as a direct input media and paper tape punch as a direct output media. The reader will accept any form of 5-, 6-, 7- or 8-track tape providing odd-parity checking when desired. The punch will perforate the aforementioned track tape codes providing odd-parity perforating if desired.

Paper tape reading and punching operations are controlled by the program. The input area starts with the first position of memory module one and will extend for the Tape Block length. Output area is designated to start at 0293 and extend for the Tape Block length. So that a wide variety of tape codes can be handled, the Paper Tape Reader and Punch functions to transmit or perforate an exact image of all or part of each tape frame. This selection is through program control which specifies 80 column read mode for 6 data track reading and punching, Code Image mode for 8 tape track reading and punching. In the above two modes, the 7th track is available for parity checking and the 8th track for special control. For data processing, the information recorded in paper tape can be entered one character at a time, 80 characters at a time, or a variable length block ended by a configuration of all bits present. For further as sistance in data processing, the Paper Tape Reader permits printing and punching of end results directly from paper tape without intermediate tape-to-card conversion.

The format of the Paper Tape External Functions requires only the mode of punching or reading ( 80 Column or Code Image).

The Paper Tape External Function instructions pertain to Class III and are explained in detail on the following pages.

Class III: Class III instructions are Input/Output or External Function Commands and contain a mnemonic code in the " M " portion of an instruction indicating the I/O device or devices to be initiated.

READ PAPER TAPE: |  | $X F$ | $\triangle R P 1$ |
| ---: | :--- | :--- |
|  | RF ead 1 Frame |  |
|  | $\triangle R P 8$ | Read 80 Frames |
| $X F$ | $\triangle R P S$ | Read through Sentinel |

Function: This instruction reads a block of tape into the Ul005 Card Readbuffer. The variable length of the block is determined by the 3rd character of the mnemonic field. Specifically, RPI designates a 1 character block, RP8 designates an 80 character block, RPS designates a variable length block ended by a configuration of all bits present.

Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the Read instruction (XF $\triangle$ REA) are applicable to the Read Paper Tape instruction.
b.) On a RPS instruction, the all bit present character is read.
c.) The mnemonic operand field must be preceded by a space.

Example: Read a block of paper tape 80 characters in length.


# PUNCH PAPER TAPE WITHOUT PARITY: XF $\triangle P P 1$ Punch 1 Frame XF $\triangle$ PPS Punch to Sentinel 

Function: This instruction punches a block of tape from the U 1005 Card Punch-buffer. The variable length of the block is determined by the 3 rd character of the mnemonic operand field. Specifically, PPl designates a 1 character block, PPS designates a variable length block ended by a configuration of all bits present.

Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the PUNCH instruction (XF PUN) instruction are applicable to the PUNCH PAPER TAPE instruction.
i. b.) On a PPS instruction, the all bit present character is not punched.
c.) The mnemonic operand field must be preceded by a space.

Example: Punch a block of paper tape up to but not including the sentinel (all bits).


Function: This instruction punches a block of tape with oddrparity from the U1005 Card Punch-buffer. The variable length of the block is defined by the second character of the mnemonic operand field. When punching to (but not including) sentinel, all bits constitute the sentinel configuration.

Note: a.) All notes pertaining to the PUNCH PAPER TAPE instruction are applicable to the above instructions.
b.) The mnemonic operand field musk be preceded by a space.

Example: Punch a block of paper tape with odd-parity up to but not including the sentinel (all bits).


## 2. PAPER TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Paper Tape System are two (2) Conditional instructions which allow the programmer to test for parity error and channel 8 conditions.

The Paper Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

Class II: Class II instructions contain only an " M " address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions.

PAPER TAPE CONDITIONAL TESTS: Jump Parity Error: JPE M Jump Channel 8: JC8 M

Function: Transfer program control to the instruction stored at $M$ if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of paper tape instructions after execution.
b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.

Example: Test results of a previous paper tape read instruction. If the condition is true, transfer control to the routine labeled ERR.

D. INSTRUCTION REPERTOIRE - MAGNETIC TAPE EXTERNAL FUNCTIONS AND CONDITIONAL TESTS

## 1. MAGNETIC TAPE EXTERNAL FUNCTIONS

The UNISERVO VI C Magnetic Tape Units provide the UNIVAC 1005 with the capability of reading and writing IBM compatible tapes at densities of 200,556 and 800 Characters Per Inch (CPI). When using more than one unit, it is possible to read or write any six level code at a given density on one more units, and another code at a different density on one or more other units. Seven tape tracks are read and written; one parity and six data tracks.

Magnetic tape reading and writing operations are controlled by the program. Input/Output areas may be the lst core position of any memory bank designated by the programmer. Data checking includes character parity, automatically performed by all tape units. In addition to Read and Write instructions, the 1005 features the Backspace one block, Erase before write, Read at high gain and Rewind functions. The programmer has an option of using odd or even parity. The UNIVAC 1005 is capable of handling up to 2 Magnetic Tape Units.

The format of the Magnetic Tape External Functions is slightly different in that a Buffer Directive (See Assembler Directives) and a length (of block) must be employed. The length, which designates the number of characters to be read or written, can be any number from 1 to 961 . However, on a write instruction the length must be 5 characters greater than the number of characters to be written. When reading variable length records, the length must be the largest number of characters to be read. Reading terminates when an interblock gap is encountered or when the designated length is read, whichever occurs last. When the block length is shorter than the maximum length, the remainder will be space filled.

The Magnetic Tape External Function instructions pertain to Class IV and are explained in detail on the following pages.

Class IV: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer ( $\mathrm{BF}_{\mathrm{n}}$ ), and length in the " M " portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

READ TAPE: Servo One Normal Gain XF $\triangle R T 1, B F_{n}, L$ Servo Two Normal Gain XF $\Delta R T 2, B F_{n}, L$

Servo One High Gain XF $\triangle R T 5, B F_{n}, L$ Servo Two High Gain XF $\quad \mathrm{XRT}$, $\mathrm{BF}_{\mathrm{n}}, \mathrm{L}$

Function: This instruction reads a block of magnetic tape into the U 1005 memory.

Notes: a.) The number of the Servo from which the data is to be read is designated by the 3 rd character of the mnemonic operand field.
b.) The $B F_{\mathrm{n}}$ mnemonic designates the bank of memory in which the data is to be read. (See Assembler Directives.) Reading starts in the first memory location of the designated bank.
c.) The $L$ mnemonic is a number from 1 to 961 and is used to determine the length of the block being read.
d.) Normal tape operations are in odd parity. An asterisk (*) is placed in card column 15 to designate an even parity operation.
e.) To indicate a High Gain Read function, the third character of the mnemonic operand field (Servo number) is incremented by 4.
f.) The mnemonic operand field must be preceded by a space (except for even parity).

Example: Read a block of tape from Servo 2, odd parity, normal gain and store data into core positions 0962-1461.


WRITE TAPE: Servo One XF $\triangle W T 1, \mathrm{BF}_{\mathrm{n}}, \mathrm{L}$ Servo Two XF $\Delta W T 2, B F_{n}, L$

Function: This instruction writes a block of data from the U 1005 memory onto magnetic tape.

Notes: a.) The L mnemonic is the number used to determine the length of the block to be written. This number must be 5 greater than the actual number of characters to be written.
b.) All other notes pertaining to the READ TAPE instruction are applicable to the WRITE TAPE function.

Example: Write a block of tape on Servo 2, even parity, from core positions 1923-2122.


ERASE BEFORE WRITE: Servo One XF $\triangle E R 1, B_{n}, L$ Servo Two XF $\triangle E R 2, B F_{n}, L$

Function: This instruction is used to delay the writing of a block on tape, to insure that a portion of tape is erased before writing on it. This instruction can be used to continue an old file or by-pass a bad spot by backspacing and then writing again with the ERASE BEFORE WRITE instruction (See conditional test - parity error recovery example).

Note: a.) All notes pertaining to the WRITE TAPE instruction are applicable to the ERASE BEFORE WRITE function.

Example: Erase before write a block of tape on Servo 2, odd parity, from core positions 1923-2002.


Function: This instruction generates the backspace of one magnetic tape block (See conditional test-parity error recovery example).

Notes: a.) The third character of the mnemonic operand field designates the Magnetic Tape Servo on which the backspace is to occur.
b.) $B F_{n}, L$ is not to be used with this instruction.
c.) The mnemonic operand field must be preceded by a space.

Example: Backspace a block of tape on Servo 1.


## REWIND: Servo.One XF $\triangle$ RWl <br> Servo Two XF $\triangle$ RW2

Function: This instruction causes the tape to rewind to a point past the load point. Depression of the LOAD POINT switch, following the REWIND instruction, causes the tape to advance to the load point.

Notes: a.) The third character of the mnemonic operand field designates which Magnetic Tape Servo is to be rewound.
b.) $B F_{n}$, $L$ is not to be used with this instruction.
c.) The mnemonic operand field must be preceded by a space.

Example: Rewind Servos 1 and 2.


## 2. MAGNETIC TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Magnetic Tape System are two (2) Conditional Tape instructions which allow the programmer to test for parity error and end of tape conditions.

The Magnetic Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

Class II: Class II instructions contain only an ' M " address indicating the most significant character of an instruction. This for mat is employed exclusively by Jump or Branching instructions.

Function: Transfer program control to the instruction stored at $M$ if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of magnetic tape instructions after execution.
b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example: Test results of a previous magnetic tape read or write instruction. If the condition is true, transfer control to the routine labeled PAR.


## MAGNETIC TAPE CONDITIONAL TESTS

One method of handling parity errors is as follows:
Example: Parity on Read Function

## UNIVAC ${ }^{\oplus} 1005$ SAAL ASSEMBLER CODING FORM

PROGRAM $\qquad$ PROGRAMMER $\qquad$ DATE $\qquad$


SEQNO 001 - Clear Read Parity Error Counter
002 - Read One Block of Tape from Servo 1, Normal Gain, Odd Parity
003 - Test for Parity Error
004 - Test for End of Tape
005 - Increment the Read Parity Error Counter
006 - Jump Less to 009
007 - Counter Equals 4, Halt and Clean Servo Head
008 - Clear Counter and Repeat
009 - Backspace Servo l
010 - Read One Block from Servo 1, High Gain, Odd Parity
011 - Test for Parity Error
012 - Correct, Jump to Seq. No. 004
013 - Error, Backspace Servo 1
014 - To Seq. No. 002

Example: Parity on Write Function

## UNIVAC ${ }^{\oplus} 1005$ SAAL ASSEMBLER CODING FORM



## E. INSTRUCTION REPERTOIRE - ADVANCED PROGRAMMING

The advanced programming instructions are applicable only to an Extended 1005 System and a program which utilizes these instructions can not be executed on a 2 K 1005 System.

NOTE: CCA, SC, LAN, LOR instructions require a symbolic tag in the operand field.

## JUMP ALTERNATE SWITCH 3: JS3 M

Function: Transfer program control to the instruction stored at M if Alternate switch 3 is on/illuminated.

Note: If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.

Example: Transfer control to the routine labeled FIN if alternate switch 3 is illuminated.


Function: Transfer program control to the instruction stored at $M$ if the Arithmetic overflow indicator is set.
a.) This instruction is used to test the results of an arithmetic operation.
b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.

Example: Add the 5 least significant characters of Arithmetic Register one (AR1) to the field FDl and test the result for Arithmetic overflow.


AR 1 (before and after) $=0000056982$
FDl (before) $=55692$
FDl (after) $=12674$
In the above example, the Arithmetic overflow indicator is set and control is transferred to the routine labeled ER1.

COMPARE CHARACTER ALPHA/NUMERIC: CCA M, L $\triangle$ C

Function: Compare for equality the least significant location of the field specified by $M$ and $L$, to the character specified by $C$.

Notes: a.) L specifies the length and should equal 1. If $L$ is unequal to 1 , the least significant location of $M$ will be compared to the character specified by $C$.
b.) C specifies the character $M$ will be compared to and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, $M$ will be compared to a space.
c.) The C character must be preceded by a space.
d.) This is a binary comparison and all data bits are considered.
e.) The results of the comparison is recorded in testable indicators as follows:
$(\mathrm{MEM})=\mathrm{C}$ (MEM) $\neq \mathrm{C}$

Set
Set

Example: Compare the one character field CDl against the character B.


In the above example, if the contents of CDl contained a B, the JEA (equal) indicator will be set. If it did not contain a B, the JUA (unequal) indicator will be set.

STORE CHARACTER: SC $M, L \Delta C$

Function: Store the character specified by C into the least significant location of the field specified by $M$ and $L$.

Notes: a.) L specifies the length and should equal 1 . If $L$ is unequal to 1 , the character will be stored in the least significant location of $M$.
b.) C specifies the character to be stored in $M$ and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be stored in M.
c.) The character must be preceded by a space.

Example: Store the character P into the one character field PT8.


LOGICAL AND: LAN $\mathrm{M}, \mathrm{L} \Delta \mathrm{C}$

Function: Compute the logical product of the character specified by C and the least significant location of the field specified by $M$ and $L$. The result replaces the least significant location of the field specified by $M$ and $L$.

Notes: a.) L specifies the length and should equal l. If $L$ is unequal to $l$, the least significant location of $M$ will be used to compute the logical product.
b.) C specifies the character used to compute the logical product and may be any one of the 63 valid UNIVAC 1005 charaćters. If no character is specified, a space will be used to compute the logical product.
c.) The C character must be preceded by a space.
d.) For each zero bit in the $C$ character the corresponding bit position in M is cleared to zero. For each one bit in the C character the corresponding bit in M is retained.

The logical product is formed based on the following truth table:

| AND | 0 | 1 |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |

i.e.,

$C$| $C$ | $0 *$ | $(\mathrm{M})$ | $\longrightarrow$ | $(\mathrm{M})$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $=$ | 0 |
| 0 | 0 | 1 | $=$ | 0 |
| 1 | 0 | 0 | $=$ | 0 |
| 1 | 0 | 1 | $=$ | 1 |

0 represents the logical product

Example: Compute and store the logical product of the character = and the one character field labeled FD4.


In the above example, the C character is used to remove the " X " bit of FD4.

LOGICAL OR: LOR $M, L \Delta C$

Function: Compute the logical sum of the character specified by $C$ and the least significant location of the field specified by $M$ and $L$. The result replaces the least significant location of the field specified by $M$ and $L$.

Notes: a.) L specifies the length and should equal 1 . If $L$ is unequal to 1 , the least significant location of $M$ will be used to compute the logical sum.
b.) C specifies the character used to compute the logical sum and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be used to compute the logical sum.
c.) The C character must be preceded by a space.
d.) For each one bit in the $C$ character the corresponding bit position in $M$ is set to one. For each zero bit in the $C$ character the corresponding bit in M is retained.

The logical sum is formed based on the following truth table:

| OR | 01 |
| :---: | :---: |
| 0 | 0 |
| 1 | 11 |
| i.e., |  |
| C $\oplus *$ | $(\mathrm{M}) \rightarrow$ (M) |
| 0 ¢ | $0=0$ |
| 0 - | $1=$ |
| $1 \oplus$ | $0=1$ |
| 10 | $1=1$ |

* $\oplus$ represents the logical sum

Example: Compute and store the logical sum of the character ' (apostrophe) and the one character field labeled FD5.


In the above example, the C character is used to add the " X " bit to FD5.

## BIT SHIFT: BSH M, L

Function: Shift circularly one bit, the least significant location of the field specified by $M$ and $L$.

Notes: a.) L specifies the length and should equal l. If $L$ is unequal to 1 , the least significant character of $M$ will be shifted.
b.) This is a binary circular shift and all data bits are considered. The " X " bit is shifted to the " 1 " bit, the " Y " bit is shifted to the " X " bit and so forth.

Original Bit

X
Y
8
4
2
1

Shifted to Bit

## 1

X
Y
8
4
2

Example: Shift circular one bit, the one character field FDl.


## F. INSTRUCTION REPERTOIRE - EXTERNAL FUNCTION COMBINATIONS

To provide a greater degree of flexibility, the External Function Combination instruction (XFC) augments the individual External Function (XF) instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations. This provides for Concurrent execution on the Reader or Auxiliary Reader, Printer, Punch or Read/Punch, Paper Movement and Program Halt.

The Card System External Function Combination instructions are explained in detail on the following pages. The instruction format depicts the bits absent necessary to perform Read, Print and Punch operations.

| COL. 16 | COL. 17 | COL. 18 | COL. 19 |
| :---: | :---: | :---: | :---: |
| $\begin{array}{llllllll}\mathrm{X} & \mathrm{Y} & 8 & 4 & 2 & 1\end{array}$ | $\begin{array}{llllllll}\mathrm{X} & \mathrm{Y} & 8 & 4 & 2 & 1\end{array}$ | $\begin{array}{llllllll}\mathrm{X} & \mathrm{Y} & 8 & 4 & 2 & 1\end{array}$ | $\begin{array}{llllllll}\mathrm{X} & \mathrm{Y} & 8 & 4 & 2 & 1\end{array}$ |
|  |  | В В В В В В |  |
| $\begin{array}{llllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$ | $\begin{array}{lllllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$ | $\begin{array}{llllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$ | $\begin{array}{lllllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$ |


| COLUMN 16 | 'X' Bl | Always Present | Not Used |
| :--- | :--- | :--- | :--- |
|  | 'Y' B2 | Absent | Print Space 1 |
|  | '8' | B3 | Absent |
|  | '4' | B4 | Absent |
|  | '2' | B5 | Absent |

COLUMN 18 'X' Bl Absent Stacker Select 2 - Aux. Reader
'Y' B2 Absent Stacker Select 3-Aux. Reader
'8' B3 Absent 1. Stacker Select - Punch
2. Paper Tape Parity Punch
'4' B4 Absent Paper Tape Read l Frame
'2' B5 Absent Paper Tape Read Through Sentinel
'l' B6 Absent Paper Tape Read 80 Frames

COLUMN 19 ' X ' Bl Absent Paper Tape Punch l Frame
'Y' B2 Always Present
'8' B3 Absent
'4' B4 Absent
'2' B5 Absent
'l' B6 Absent

Not Used
Read Code Image
Punch Code Image
Paper Tape Punch To Sentinel
Paper Tape Punch Channel 8

A table to determine the codes necessary for many combinations follows:

|  | Function | CARD COL. 16 | CARD COL. 17 | CARD COL. 18 | CARD COL. 19 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Group 1 | Print and Space 1 | $\Delta$ | ) | ) | ) |
|  | Print and Space 2 | U | ) | ) | ) |
|  | Skip 1 | Y | ) | $)$ | ) |
|  | Skip 2 | $\square$ | ) | ) | ) |
|  | Skip 3 | W | ) | ) | ) |
|  | Skip 4 | > | ) | ) | ) |
|  | Skip 5 | X | ) | ) | ) |
|  | Skip 6 | Z | ) | ) | ) |
|  | Skip 7 | V | ) | ) | ) |
|  | Print and Skip 1 | Q | ) | ) | ) |
|  | Print and Skip 2 | 1 | ) | ) | ) |
|  | Print and Skip 3 | $\odot$ | ) | ) | ) |
|  | Print and Skip 4 | @ | ) | ) | ) |
|  | Print and Skip 5 | P | ) | ) | ) |
|  | Print and Skip 6 | R | ) | , | ) |
|  | Print and Skip 7 | N | ) | ) | ) |
| Group 2 | Read | ) | $\Delta$ | ) | ) |
|  | Read Code Image | ) | $\Delta$ | ) | U |
|  | Read Auxiliary Stacker Select 1 | ) | U | ) | ) |
|  | Read Auxiliary Stacker Select 2 | ) | U | $=$ | ) |
|  | Read Auxiliary Stacker Select 3 | ) | U | $\Delta$ | ) |
|  | Read Auxiliary Code Im age Stacker |  |  |  |  |
|  | Select 1 | $1$ | U | ) | U |
|  | Read/Read Punch | ) | W | ) | ) |
|  | Read/Read Punch Stacker Select | ) | W | U | , |
|  | Read/Read Punch Code |  |  |  |  |
|  | Image | ) | W | ) | Y |
|  | Punch | ) | $I$ | ) | ) |
|  | Punch and Stacker |  |  |  |  |
|  | Select | ) | $\square$ | U | ) |
|  | Punch Code Image | ) | $\square$ | $)$ | Y |
|  | Halt | ) | 7 | ) | $)$ |
|  | Read and Punch | ) | 1 | ) | ) |
|  | Read and Halt | ) | @ | ) | ) |


|  | Function | CARD COL. 16 | CARD COL. 17 | $\begin{gathered} \text { CARD } \\ \text { COL. } \\ 18 \end{gathered}$ | $\begin{gathered} \text { CARD } \\ \text { COL. } \\ 19 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Group 2 | Read, Punch and Halt | ) | R | ) | ) |
| (cont'd.) | Punch and Halt | ) | Z | ) | ) |
| Group 3 | Read Paper Tape |  |  |  |  |
|  | 1 Frame <br> Read Paper Tape | ) | ) | Y | ) |
|  | 1 Frame Code |  |  |  |  |
|  | Image | ) | ) | Y | U |
|  | Read Paper Tape 80 Frames | ) | ) | > | ) |
|  | Read Paper Tape 80 Frames |  |  |  |  |
|  | Code Image | ) | ) | > | U |
|  | Read Paper Tape through Sentinel | ) | ) | $\square$ | ) |
|  | Read Paper Tape through Sentinel |  |  |  |  |
|  | Code Image | ) | ) | $\square$ | U |

Group 4 Punch Paper Tape
l Frame )
Punch Paper Tape
1 Frame with Parity
Punch Paper Tape to Sentinel
) $\Sigma$
Punch Paper Tape to Sentinel with Parity
$\pi$

## EXTERNAL FUNCTION COMBINATIONS: XFC nnnn

Function: This instruction augments the individual External Function Instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations.

Notes: a.) XFC is the mnemonic operation entered in card columns 11-13.
b.) The machine code operand field must be preceded by a space in card column 15.
c.) The applicable I/O function codes are entered in card columns 16-19.

To use the table, select all applicable I/O functions to be performed upon execution of the XFC instruction.

## Example:



## G. INSTRUCTION REPERTOIRE - 1005 DATA LINE TERMINAL-3 EXTERNAL FUNCTIONS and CONDITIONAL TESTS

1. DLT-3 External Functions

The Data Line Terminal-3 is an optional feature to the 1005 that enables the 1005 to communicate via telephone circuits while processing. This ability is provided by utilizing independent control and buffering circuitry. Data is transmitted at the rate governed by the modem employed. DLT-3 used by the 1005 may communicate with a 1004 having either a DLT-1 or a DLT-3, another 1005 with DLT-3 and any other compatible device.

The 1005 , with this feature, will process data and transmit or receive data simultaneously.

> Note: Input/Output operations are specifically excluded from overlap, i.e., do not execute any XF functions between the Send or Receive instruction and the Pause Test instruction.

The same principle of simultaneous execution and time-sharing of storage applies to DLT operations as it does to reading, printing and punching, except that DLT-3 is not instruction dependent. Whereas reading and printing are preformed entirely during a single instruction execution, DLT operation can occur throughout many instructions, as does the punching operation. A PTE instruction (Pause Test) serves to interlock the processor if the DLT is transmitting or receiving.

## 2. General

Both equipments, to communicate, must have the DLT option. Assuming they are both 1005's, and have DLT-3, they must both be using the same type of data set. The data sets are used in the half-duplex mode, i.e., communication can be in one direction only, at one time. Both the transmitting and receiving functions may take place independently of, and concurrently with data processing functions. The maximum rates of data transmission are: the 201A Data Set - 2000 bits per second; the 201B Data Set - 2400 bits per second. The DLT circuits use a 7 -bit character - 6 data bits and 1 parity bit.

The DLT-3 storage area is simi-fixed, and of variable length. The beginning location is Module 1 position 0435. The ending location may be Module 1 position 0434 with automatic wrap around from 0961 to 0001 , i.e., transmission is fixed to 961 characters. The transfer from DLT storage to the Data Set will be descending in a continuous sequence. The message length is controlled by the program when transmitting. When receiving, the End of Message character received will
halt the descending locations. The send/receive buffers, may be used for internal processing. Precaution should be observed to prevent internal processing from prematurely changing the data to be transmitted (or the Data received).

A prescribed transmission format must be used in all communications. The message (useable data) must be preceded by a least four synchronization characters (the letter $S$ in UNIVAC XS-3 code); and one character of no bits. The Send 80 message must be followed by an End of Message character (the letter B in UNIVAC XS-3 code); and one character of no bits.

The Send through Sentinel message must be followed by a sentinel character, (the character')"in UNIVAC XS-3 code), an EOM character and one character of no bits.

The storing of these characters is the responsibility of the programmer. All of this information must be in the storage area beginning at Module 1 position 0435 during each transmission. When receiving an 80 character transmission from another 1005 , only the message (useable data), the EOM character, and the Longitudinal Parity character will be stored in the sequentially allocated DLT storage area beginning with Module 1 position 0435 . When receiving more than 80 characters from another 1005, the message, the sentinel character, the EOM character and the LP character will be stored sequentially. The LPC is automatically placed in the no bits position following the EOM character by the transmitting 1005 and will vary depending upon the total bit content of the message. Receiving will terminate automatically when the EOM and the LPC characters are stored.

Error detection is provided in the form of transverse parity, longitudinal parity, and incomplete-message checking. In the event of abnormalities, an error signal is provided for the program to test or ignore. The error instructions should be used to alter the program sequence to effect corrective action.

## 3. Transmitting

Before each transmission, the message data is assembled in DLT storage:

1) The program must place four synchronization characters (letter S UNIVAC XS-3 code) initiated in the data division in Module 1 positions 0435 through 0438.
2) The program must place a no-bits character (Space, UNIVAC XS-3 code) in Module 1 position 0439.
3) To send 80 characters, the program must place the message (useable data) from Module 1 positions 0440 to 0519. No Sentinel is required and the character " 1 ' is permissible within the message.
4) To send other than exactly 80 characters, the program must place the message from Module 1 position 0440 to any length less than 955 positions with a Sentinel immediately following the last character of useable data. The character ")" is not permissible within the useable data.
5) The program must place an End of Message character, (letter B UNIVAC XS-3 code) initiated in the data division, immediately following the last character of useable data in an 80 character message and immediately following the Sentinal character in all other messages.
6) The program must place a no-bits character (Space, UNIVAC XS-3 code) immediately following the End of Message character.

The 80 character message area per transmission is therefore at least six locations greater than the message length and all other are seven greater.

Illustrated in Figure 1 is the format of a DLT-3 message and the allocation of DLT-3 storage.

## FIGURE 1




After assembly of all information based on the above recommendations, utilization of the transmit instruction may be effected.

## 4. Receiving

No receiving format is required and any information in the receive area will be overlaid by the incoming message. The first character to enter storage in the receiving 1005 will be the first message character. The synchronization characters and the Start of Message space, initially transmitted by the other machine, will not enter storage. The first message character will enter Module 1 position 0435; all remaining message characters will be stored in a continuous descending sequence. The Sentinel or End of Message character will enter the location following the last message character. The Longitudinal Parity Character will follow the EOM character in storage.

A Receive operation is accomplished by the Receive DLT to EOM instruction. Once the receive operation is initiated in this manner, the 1005 may proceed to succeeding instructions. The DLT circuits will wait for the first character and then store the message as it is received. When the LPC is received, this character is automatically compared with an LPC that is generated by the receiving 1005. Regardless of the results of this comparison, the LPC enters receive storage in the location following the EOM character. Upon entry of this character, the receive operation terminates.

## 5. Error Conditions

An error signal is available for testing should any of the following occur during a Receive operation:

1) One of the message characters is of even parity, and is not the EOM character.
2) The Receiving DLT does not synchronize on any of the synchronization characters.
3) The Receiving DLT does not complete the Receive order within 15 seconds.
4) The received LPC does not agree with the generated LPC.
5) The EOM character is not detected, or is incorrect.

Of the above five error conditions, the first one will result in less than expected storage used, with the properly received message characters in their respective locations, followed by the improper character. The
second error type will result in nothing being entered into Receive storage; after 15 seconds the Receive operation will terminate. The third condition can be caused by no transmission, and will result in nothing being entered into Receive storage. The fourth condition will result in all expected Receive storage being filled, and an improper LPC. The fifth error type might result in more than the allocated storage being used. If the EOM character is received as an odd parity $B$, due to loss of the parity bit, it will be transferred to memory and the DLT will continue to look for more data. If the LPC also happens to be of an odd bit configuration, this too will enter Receive storage. There should be no further data reception, but noise in the transmission system might result in the reception of another erroneous character, which will be entered into storage. Thus, one location more than expected may be used.

## 6. Instruction Formats External Functions

## SEND DLT 80 CHARACTERS: XF $\Delta$ SN8

Function: This instruction sends 80 characters from the DLT buffer via telephone circuits to any other compatible device.

Notes: a.) The message format must be completed prior to this instruction.
b.) No operand is specified.
c.) The mnenomic operand field must be preceded by a space.

Example: Format the message and transmit 80 characters.


## SEND DLT THROUGH SENTINEL: XF $\Delta$ SNS

Function: This instruction sends from 1 to 953 characters from the DLT buffer via telephone circuits to any other compatible device.

Notes: a.) The message format must be completed prior to this instruction.
b.) The XS-3 character ")" must immediately follow the message and is not a permissible character within the useable data.
c.) No operand is specified.
d.) The mnemonic operand field must be preceded by a space.

Example: Format the message and transmit 132 characters.


RECEIVE DLT TO EOM: XF $\quad \triangle \mathrm{RCD}$
Function: This instruction receives data from the Data Line Terminal.

Notes: a.) The first message character will enter Module 1 position 0435.
b.) Message characters will be stored in a continuous descending sequence.
c.) No operand is specified.
d.) The mnemonic operand field must be proceded by a space.

Example: Receive to end of message.


In the example above, the 1005 could receive from 1 to 953 characters.

## 7. Instruction Formats Conditional Tests

Associated with the DLT-3 system are three (3) conditional instructions which allow the programmer to test for ready, interlocked and error conditions.

The 1005 DLT-3 Conditional Test instructions pertain to Class II and are explained in detail.
a) Pause Test: PTE
b) Function: This instruction tests the ready status of the DLT-3. Control will not be transferred to the next instruction in sequence if the DLT-3 is still active.

Notes: a.) This instruction is given following a transmit or receive command and prior to the first transfer of new data into the DLT buffer.
b.) This instruction insures that information will not be transferred into the DLT buffer while it is in the process of transmitting or receiving.
c.) Optimum utilization of the Pause Test instruction will provide the maximum overlap of processing with DLT operations.

Example: Test the DLT buffer before moving the incoming message to print area.


## JUMP END OF TIME: JET M

JUMP PARITY ERROR: JPE M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of the DLT-3 after execution of send or receive.
b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.
c.) Do not issue any Input/Output instructions between the receive instruction and the JPE instruction.

Example: Test the status of a previously executed Send or Receive instruction. If there was an error in the message or no message received in 15 seconds, transfer control to the routine labeled ERR.


## CHAPTER 3

1005 SOFTWARE

## I. THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

Associated with a programming system is a machine language program called an Assembler. The Assembler accepts a program written in symbolic language (source program) and converts it into machine language (object program).

The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address Assembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.
A. SAAL 1 (Illustration 1) Trial Balance Sample Program P2-4

The first pass, SAAL l, relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This relationship is commonly referred to as the "TAG" or "LABEL" Table.

1. Card Input - Original Symbolic Program

The Symbolic Input Card format is as follows:


1-3
4-5

* 7 - 9

11-13
**15-31
**32-48
62-65

Description
Sequence number Sequence number (insert)
Label
Operation
Operand
Comments
Program I. D.

* Two labels are prestored, ARl and AR2. The programmer can reference these labels without prior definition.
** Literal instructions use columns 15-48 to generate constants.


## 2. Output

a. Punched Card - None
b. Printer - Listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory.

| SEW A | LBL | LOC | ERR | SAAL 1 | P2-4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 404 | FD1 | 0001 |  |  |  |
| vob | FDS | 0000 |  |  |  |
| N00 | 1-04 | 0u5s |  |  |  |
| 007 | FOS | 0059 |  |  |  |
| 008 | FD6 | 0070 |  |  |  |
| Ulv | HNU | 0161 |  |  |  |
| 011 | ACT | 0164 |  |  |  |
| 012 | UEG | 0172 |  |  |  |
| 013 | CRE | 0188 |  |  |  |
| 014 | BAL | 0230 |  |  |  |
| 016 | HUN | 0295 |  |  |  |
| 017 | UTE | 0294 |  |  |  |
| 010 | PNU | 0<90 |  |  |  |
| Uly | ACIV | 0347 |  |  |  |
| U2U | AMT | 0351 |  |  |  |
| U2C | UAT | 0081 |  |  |  |
| U23 | CNI | OUBb |  |  |  |
| 424 | ULK | 009u |  |  |  |
| U25 | ASK | 0091 |  |  |  |
| U20 | HLU | 0092 |  |  |  |
| 427 | PV | 0090 |  |  |  |
| 420 | 101 | 0098 |  |  |  |
| U29 | 10U | 0099 |  |  |  |
| U3u | INU | 0100 |  |  |  |
| U31 | CRT | 0101 |  |  |  |
| U3\% | HD1 | 0.573 |  |  |  |
| 039 | H0c | 0380 |  |  |  |
| 440 | HD3 | 0390 |  |  |  |
| 043 | AC1 | 0477 |  |  |  |
| 044 | AC2 | 0487 |  |  |  |
| 445 | AC3 | 0497 |  |  |  |
| 446 | AC4 | 0507 |  |  |  |
| 047 | ACO | 0517 |  |  |  |
| 440 | Stu | 0527 |  |  |  |
| U5u | STI | 0528 |  |  |  |
| U54 | FSI | 0548 |  |  |  |
| U50 | KT/C | 0559 |  |  |  |
| 464 | UN | 0003 |  |  |  |


| U60 | MO1 | 0010 |
| :---: | :---: | :---: |
| 070 | NXI | 0657 |
| U78 | MOC | 0674 |
| ט88 | ALT | 0690 |
| U85 | MOS | 2708 |
| 089 | con | 07<9 |
| 104 | $\angle 2$ | 0807 |
| 110 | WW | 0836 |
| 110 | MO4 | 0869 |
| 13 C | KTN | 0951 |
| 133 | MOS | 0956 |
| 138 | BK1 | 0982 |
| 150 | YY | 1000 |
| 1 13 | KT4 | 1091 |
| 170 | bKく | 1140 |
| 176 | UF< | 1179 |
| 183 | TAG | 1<1b |
| 184 | UFL | 122 u |
| 193 | LST |  |

The Label Table Listing format is as follows:

## Description of Fields

SEQ \# - From source program
LBL - From source program
LOC - Assigned location of the label in memory
ERR - Assigned error codes

NOTES - Possible errors are as follows:

1) ERR NO BEG CRD is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
2) ERR OP IN DATA DIV is printed, paper is advanced to the next page and the program halts - Indicates an illegal directive, data description, literal or comment punched in the operation field.
3) DUP printed under ERROR heading - Indicates a duplicate label and is not stored in the label table.
4) $>148$ printed under ERROR heading - Indicates the maximum number of labels has been exceeded (148 labels).
5) OVM printed under ERROR heading - Indicates the maximum memory has been exceeded (3844 positions).
3. LABEL RESERVATIONS - The following labels are used by the SAAL Assembly System to define specific I/O functions. The programmer should exercise care that labels referenced as an external function (referenced in an XF instruction) are not duplicated as a line reference point or operand.

| SK2 | RPH | RPS | WT1 | SN8 |
| :--- | :--- | :--- | :--- | :--- |
| SK4 | RCI | RP8 | WT2 | SNS |
| SK7 | PCI | PP1 | ER1 | RCD |
| REA | RX1 | PPS | ER2 |  |
| RPR | RXC |  | RW1 |  |
| RP2 | RX2 | P1P | RW2 |  |
| RPP | RX3 | PSP | BS1 |  |
| PR1 | PSS |  | BS2 |  |
| PR2 | RRP | RT1 | SI1 |  |
| PR7 | RRC | RT2 | SI2 |  |
| PUN | RRS | RT5 | RI1 |  |
| HLT | RP1 | RT6 | RI2 |  |

Example: The following coding will cause a duplicate label.

|  | XF | REA |
| :---: | :---: | :---: |
| REA | LAl | FDl |

B. SAAL 2 (ILLUSTRATION 2) TRIAL BALANCE SAMPLE PROGRAM P2-4

The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL l, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

1. Card Input - Original symbolic cards.
2. Output.

SAAL 2
2nd PASS OF ASSEMBLY SYSTEM

ILLUSTRATION 2－1
REFER TO CHAPTER 3－I－B

| SEL A | LBL | UP | uptranu |  | comments | Iden | Loc operand | ERR | c／c | INSTR | LOC | SAAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 001 |  | beg |  |  |  | P2－4 | 152 HA |  | ${ }^{*}$ |  |  |  |
| voc |  | LRU |  |  |  | P2－4 | 152 Ha |  | \＆ |  |  |  |
| 005 | ＋101 | － | 1 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 004 | ＋D3 | － | 6 |  |  | P2－4 | 152 HA |  | ${ }^{*}$ |  |  |  |
| vos | ${ }^{\text {r }}$＋ 4 | － | b5 |  |  | P2－4 | 1.52 HA |  | ${ }^{*}$ |  |  |  |
| voo | ＋0b | － | 59 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| $00 \%$ | FDo | － | 70 |  |  | P2－4 | 152 Ha |  | ${ }^{8}$ |  |  |  |
| vou |  | PRT |  |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| v09 | HNu | － | 1 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 010 | $\mathrm{ACl}^{\text {a }}$ | － | 4 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 011 | UEb | － | 12 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| ule | CRE |  | 28 |  |  | P2－4 | 152 Ha |  | ${ }^{*}$ |  |  |  |
| 015 | bal | － | 16 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 014 |  | HCH |  |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 015 | ruiv | － | 1 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 010 | UTt | － | c |  |  | P2－4 | 152 HA |  | ＊ |  |  |  |
| 011 | HNu | － | $\bigcirc$ |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 010 | $\mathrm{haCn}^{\text {a }}$ | － | 55 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| 019 | AMI | － | 59 |  |  | P2－4 | 152 HA |  | ${ }^{8}$ |  |  |  |
| vev |  | ORG | vobl |  |  | P2－4 | 152 Ha |  | ${ }^{8}$ |  |  |  |
| 421 | UAT | $+4$ | U805 |  |  | $\mathrm{P} 2-4$ | 0n81A |  | 8 B |  | $0<0 ¢$ |  |
| v22 | （N） | ＋5 | 521 |  |  | P2－4 | Un85A |  | ${ }^{8} 8$ |  | n 0 ？ |  |
| U23 | ULK | ＋1 | ${ }_{\square}$ |  |  | P2－4 | ungoa |  | \＆B |  | 3303 |  |
| 024 | ASk | ＋1 | ＊ |  |  | P2－4 | 0n91A |  | ${ }_{8} 8$ |  | 0909 |  |
| U20 | HLL | ＋4 |  |  | acct ino | $\mathrm{P} 2-4$ | ongea |  | $A^{8}$ |  | OE4 $]$ |  |
| U20 | pv | ＋2 |  |  | Culs o \＆ 7 | $\mathrm{P} 2-4$ | ungra |  | $8_{8} 8$ |  | 4044 |  |
| 020 | 101 | ＋1 | 1 |  |  | P2－4 | On98a |  | ${ }_{8}^{8} \mathrm{~B}$ |  | 4：4： |  |
| v29 | 100 | ＋1 | $\checkmark$ |  |  | $\mathrm{P} 2-4$ | 0099a |  | ${ }^{8} \mathrm{~B}$ |  | 4141 |  |
| 430 | 1 NL | ＋1 | $\checkmark$ |  | Printed acct bal inu | $\mathrm{P} 2-4$ | 010na |  | ${ }^{8} \mathrm{~B}$ |  | 4F4F |  |
| 431 | （R） | ＋2 | $\mathrm{CR}^{2}$ |  |  | $\mathrm{P} 2-4$ | 0101A |  | ${ }^{*}{ }^{\text {A }}$ |  | 4.41 |  |
| U3C |  | URG | 0101 |  |  | $\mathrm{P} 2-4$ | U101A |  | ${ }^{8}$ |  |  |  |
| 4321 |  | ＋34 |  |  |  | P2－4 | U161A |  | \＆${ }^{\text {B }}$ |  | IIF． |  |
| U3د |  | ＋34 |  | trial balance |  | $\mathrm{P} 2-4$ | $0195 A$ |  | \＆ B |  | F1．： |  |
| U351 |  | ＋34 |  |  |  | P2－4 | U229A |  | ${ }^{8} \mathrm{~B}$ |  | －-17 |  |
| －352 |  | ＋30 |  |  |  | $\mathrm{P} 2-4$ | 0263A |  | ${ }_{*}{ }^{\text {B }}$ |  | 1852 |  |
| 034 |  | URG | 0373 |  |  | $\mathrm{P} 2-4$ | U263A |  | ${ }^{\text {\＆}}$ |  |  |  |


| U35 | HD1 | ＋7 | $\bigcirc \mathrm{ACCT}$ |  | P2－4 | 0.373 A | \＆ B |  | P PF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U30 | HDC | $+10$ | cuivulative |  | P2－4 | 0．380A | \＆B |  | ？．P0 |
| U37 | HDS | ＋34 | \＃\＃ | UEUIT | P2－4 | 0390A | \＆B |  | P 7 7 |
| U38 |  | ＋34 | Cheuit |  | P2－4 | 0424A | \＆B |  | 7HR\ |
| 039 |  | ＋19 |  | －ALANCE | P2－4 | 0458A | \＆B |  | RGR ： |
| 040 | AC1 | $+10$ |  |  | P2－4 | 0477A | \＆ 8 |  | $\mathrm{P}-\mathrm{RH}$ |
| 041 | ACL | ＋10 |  |  | P2－4 | 0487A | 8 B |  | RCAR |
| 045 | ACs | $+10$ |  |  | P2－4 | 0497A | \＆B |  | $\bigcirc 75$ |
| 443 | $\mathrm{ACH}_{4}$ | $+10$ |  |  | P2－4 | 0507A | 8 B |  | ロ：กヵ |
| 044 | ACb | ＋10 |  |  | P2－4 | 0517A | 8 B |  | nhte |
| 445 | STO | $+1$ |  |  | P2－4 | U527A | \＆B |  | D\＆ 8 |
| 040 |  | STA |  | SAAL | P2－4 | 0527A | 8 |  |  |
| 047 | STT | XF | PH2 | title | P2－4 | 0528A PR2 | 8 JH | 801） | r r： |
| 046 |  | CLK | puivioo |  | P2－4 | 0533A0293 0372 | 8 H | 157－8 | rit 5 |
| 049 |  | JR | UF2 | TO COLUMN HEADINGS SUBRTN | P2－4 | 0538A1179 1183 | $8{ }^{3} \mathrm{H}$ | D．$\cdot 1$ | r： r B |
| usu |  | XF | Rta | REAU FIRST CARD | P2－4 | 0543A REA | $8{ }^{8} \mathrm{JH}$ | a）$)^{\prime \prime}$ | 「85 ${ }^{\text {\％}}$ |
| 051 | FST | LD1 | FD3，2 | STORE COLS O 7 | P2－4 | 0548A0006 0007 | 8 JH | 11 F | ¢ HTA |
| 454 |  | SD1 | PV， 2 |  | P2－4 | 0553a00960097 | $8{ }^{3} \mathrm{H}$ | ：4044＜ | r6\％a |
| 453 | RTC | LD1 | FD4，4 | STORE ACCT NO | P2－4 | 0559A0055 005R | 83 H | 3JG］？ | \ll |
| 454 |  | SD1 | HLO． 4 |  | P2－4 | 0564 A 00920095 | $8{ }^{\text {a }} \mathrm{H}$ | ：0E4］ | ＜1＜5 |
| 056 |  | LA1 | 101．1 | COMPARE COL 1 TO ONE | P2－4 | 0569A0098 0098 | $8{ }^{3} \mathrm{JH}$ | 414： | $<:<B$ |
| U50 |  | CN1 | FD1． 1 |  | P2－4 | 0574A0001 0001 | 8 ］ H | ： | $<8<H^{\prime}$ |
| U58 |  | UL | ON | IF 2 | P2－4 | 0579A0600 0604 | $8{ }^{3} \mathrm{HH}$ | 7\＃：\＃B | $<H^{\prime} \times$ |
| 059 |  | LA2 | FDbil 10 | PICK UP AMT COLS 59－68 | P2－4 | 0584a0059 0068 | 83 H | －3301\％ | ＜6＜8 |
| 060 |  | LO1 | FDo． 1 |  | P2－4 | 0590a0059 0059 | 8 JH | ］3313 | \＃\＃ |
| 061 |  | $\checkmark$ | MO1 |  | P2－4 | 0595a0610 0614 | $8{ }^{3} \mathrm{H}$ | 2\＃H\＃A | HI\＃5 |
| 062 | UN | LAZ | FDo． 10 | PICK UP AMT COLS 70－79 | P2－4 | 0600a0070 0079 | $8{ }^{3} \mathrm{JH}$ | － 0.00 | \＃：\＃B |
| U63 |  | LO1 | FDo． 1 |  | P2－4 | 0605a0070 0070 | 8 JH | 30．0． | \＃8\＃\＃ |
| 064 | MO1 | SD1 | STU． 1 | STORE MSL OF AMT | P2－4 | 0610A0527 0527 | $8{ }^{\text {\％}} \mathrm{H}$ | ；D\＆D\＆ | HHEA |
| 065 |  | LA1 | 100．1 |  | P2－4 | 0615A0099 0099 | 8 JH | 4I4IH | \＃6\＃\％ |
| 460 |  | CN1 | MLU： 1 | CHECK CR－DEG ACCT | P2－4 | 0621a0092 0n9？ | 8 JH | ：OEOE | H H： |
| 067 |  | UL | MOL | IF UE®It | P2－4 | 0626a0672 0676 | 8 JH | 7 CHCA | HIH5 |
| 068 |  | CN1 | STO． 1 | CHECK Cr－deg amt | P2－4 | 0631405270527 | \＆JH | ：D\＆n\＆ | H：HB |
| U69 |  | JG | NXT |  | P2－4 | 0636A06570661 | 8 JH | BCIC5 | H8H\＃ |
| U70 |  | AMC | AC3． 10 | DEBIT AMT，CREDIT ACCUM | P2－4 | 0641A0497 0506 | 8 ］ H | $>0 \mathrm{O5}$ | HHHA |
| 071 |  | AML | AC4． 10 |  | P2－4 | $0646 A 0507$ 0516 | 8 JH | ＞0： 0 \＃ | H6H8 |
| U7く |  | $\checkmark$ | MO3 |  | P2－4 | 0652A0708 071？ | 8 ］ H | 2\6\E | C C： |

ILLUSTRATION 2-2

| 073 | NXI | SM2 | ACS. 10 | CREDIT AMT, CREUIT ACCUM | P2-4 0 | 065740497 | 050n | 8 JH | YO 05 | CIC5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 474 |  | SME | AC4. 10 |  | P2-4 | U662A0507 | 0516 | 8 JH | YD: ${ }_{\text {\% }}$ | $\mathrm{C}: \mathrm{CB}$ |
| 475 |  | $\checkmark$ | mos |  | P2-4 0 | 0f67an708 | 071? | 8 JH | 2\6\E | csca |
| -70 | MOC | CN1 | stu. 1 | CHECK CR-nEG AMT | P2-4 0 | 0f72an527 | 0527 | 8 JH | : пada | CHCA |
| 071 |  | JG | AL r |  | P2-4 0 | 0h77A0698 | 070? | $8{ }^{3} \mathrm{H}$ | B\8\が | c6es |
| U70 |  | AME | AC1. 10 | DEBIT AMT, DEHIT ACCUM | P2-4 0 | USB3A0477 | 0486 | 8 JH | >R-8H | $11:$ |
| U74 |  | AMC | ${ }_{\mathrm{A}} \mathrm{C}<210$ |  | P2-4 0 | 0688A0487 | 0496 | $8{ }^{3} \mathrm{H}$ | >RCBA | \115 |
| U80 |  | $\checkmark$ | MO3 |  | P2-4 0 | 0f93an708 | 071? | a J H | 2\6\E | 1:18 |
| 481 | ALI | SMC | AC1. 10 | Creoit mmt debit accum | P2-4 0 | 0f98A0477 | 0486 | $8{ }^{3} \mathrm{H}$ | $\mathrm{YR}-\mathrm{RH}$ | 18\* |
| u8e |  | SMC | $A C<10$ |  | P2-4 0 | 070.3 A0487 | 0496 | $8{ }^{3} \mathrm{H}$ | YACAB | \H\A |
| U8S | MOS | XF | Rea | REAU NEXT CARO | P2-4 0 | U708A REA |  | 8 JH | (8) $\triangle 1 / \mathrm{G}$ | 16\a. |
| 484 |  | LA1 | FD4. 4 |  | $\mathrm{P} 2-4$ | U714A005S | 0059 | ${ }_{8} \mathrm{JH}^{\text {H }}$ | 16 1? | GF G |
| U8: |  | CN 4 | HLU. 4 | COMPARE NEW CARU ACCT NO | P2-4 0 | 0719an092 | 0095 | 8 JH | : 0 E4 3 | GIG5 |
| U80 |  | UE | kT 2 |  | P2-4 0 | 0724A0b59 | 0563 | $8{ }^{8} \mathrm{H}$ | a\ll 8 | ficm |
| 087 | CON | L02 | $\mu \mathrm{V} \cdot 2$ | IF GREAK, INFO TO PRINT \& PUN | P2-4 0 | 0729R0096 | 0097 | a ${ }^{3} \mathrm{H}$ | * 4044 | 68G\# |
| U871 |  | HTE |  |  | P2-4 0 | 0734A |  | $8{ }^{\text {J }} \mathrm{H}$ | E | GHGA |
| usio |  | SO2 | PNO. 1 |  | P2-4 0 | 0739an161 | 0161 | $8{ }^{8} \mathrm{JH}$ | DIIIIA | G6GA |
| 489 |  | SO2 | pNu. 2 |  | P2-4 0 | 0745A0298 | 0299 | $8{ }^{3} \mathrm{H}$ | 20 $5<5$ | A A: |
| 4891 |  | LD1 | UAT,4 |  | P2-4 0 | 0750A0081 | 0084 | $8{ }^{\text {J }} \mathrm{H}$ | J0<0c | AIA5 |
| 0892 |  | SO1 | UTE,4 |  | P2-4 0 | 0755An294 | 0297 | $8{ }^{8} \mathrm{H}$ | :5855 | A: AB |
| 490 |  | LN1 | HLU. 4 |  | P2-4 U | U760A0092 | 0095 | $8{ }^{3} \mathrm{H}$ | 30843 | ABA\# |
| 491 |  | SAI | ACT, 4 |  | $\mathrm{P}_{2}-40$ | 0765An164 | 0167 | $8{ }^{\text {J H }}$ | 4111- | AHAM |
| 09. |  | SA1 | ACNO 4 |  | P2-4 0 | 077nan347 | 0.350 | a ${ }^{\text {J }} \mathrm{H}$ | 4-1-16 | Agaz |
| 0921 |  | CLR | AR2. 21 |  | P2-4 0 | 0776A1933 | 1953 | $8{ }^{8} \mathrm{H}$ | 1):18 | A $6:$ |
| 093 |  | LN1 | AC1. 10 |  | P2-4 07 | 078140477 | 0486 | $8{ }_{8} \mathrm{H}$ | 38-8H | 6165 |
| 0931 |  | CN2 | ARS $\cdot 10$ |  | P2-4 0 | 0786A1923 | 193? | \& $\mathrm{JH}^{\text {H }}$ | 8) 15 | 6:68 |
| 094 |  | JE | $\angle Z$ |  | P2-4 0 | 079140807 | 0811 | 8 ${ }^{\text {J }} \mathrm{H}$ | 8? ? | 686\% |
| 490 |  | LWS | AC1. 40 |  | P2-4 0 | 079640477 | 0486 | 8 HH | PR-AH | 6H6A |
| 490 |  | SEU | UEG+1.14 |  | P2-4 0 | 0901an173 | 0186 | A JH | RITIE? | Riske |
| 497 | 22 | CLR | $A R<1<1$ |  | P2-4 0 | 0ropal933 | 1953 | $8{ }^{\text {d }} \mathrm{H}$ | 1): 18 | ? ? |
| 490 |  | LN1 | AC3.10 |  | P2-4 0 | UR12AC497 | 0505 | $8{ }_{8} \mathrm{H}$ | 3n 05 | ?1?5 |
| 4901 |  | CNC | AR1.10 |  | $\mathrm{P} 2-40$ | 0817a1923 | 193? | 8 JH | \&) 15 | ?: $3_{8}$ |
| u9y |  | JE | wW |  | P2-4 0 | 0922a0838 | 0R4? | $8 \mathrm{BH}^{\text {J }}$ | 8330 | ?8?4 |
| 104 |  | LWS | AC3.10 |  | P2-4 0 | 0 027a0497 | 0506 | 3 JH | ? 050 | ? H ? ${ }^{\text {a }}$ |
| 101 |  | SEU | CRE, 15 |  | P2-4 0 | uR3PAO188 | 020? | 8 JH | RF JF83 | ?6?8 |
| $10<$ | ** | LAI | AC1. 10 | DEH-CKEU = UAL OF ACCT NO | P2-4 | UR36AC477 | 0486 | $8{ }^{8} \mathrm{JH}$ | $8-8 \mathrm{H}$ | 3 3 |
| 10.5 |  | SR1 | AC3. 10 |  | P2-4 0 | UR43AD497 | 0506 | 8 JH | $\mathrm{CO} \mathrm{O}_{5}$ | 3135 |


| 104 |  | SA1 | ACo. 10 |  |
| :---: | :---: | :---: | :---: | :---: |
| 105 |  | SAl | AM1,10 |  |
| 100 |  | JR | $\mathrm{MOH}_{4}$ |  |
| 107 |  | $\checkmark$ | mos |  |
| 100 | $\mathrm{MO}_{4}$ | ux | wiw | EUIT S, CK |
| luy |  | LA1 | ULKel |  |
| 110 |  | SA 4 | UEbol |  |
| 111 |  | SA1 | CREO 1 |  |
| 11. |  | SA1 | - ${ }_{\text {ale }} 1$ |  |
| 113 |  | CLK | ARC. 21 |  |
| 114 |  | LN1 | 4 COH 10 |  |
| 110 |  | CNL | AR10 10 |  |
| 110 |  | JE | rem |  |
| 117 |  | LWS | aCbe 10 |  |
| 110 |  | SEU | $\square A L+1,14$ |  |
| $11 y$ |  | LNL | aco. 10 |  |
| 11 y1 |  | CAL | aCoolo |  |
| 1192 |  | JEA | rTiv |  |
| 120 |  | LA1 | CRI, 2 |  |
| 121 |  | bal | $B A L+14.2$ |  |
| 126 | HTN | $J$ | ${ }^{\circ}$ |  |
| 122 | mos | AF | PKI | PRINT ACCl totals |
| 124 |  | XF | Pun | PUNCH |
| 120 |  | ic | CNI |  |
| 120 |  | cle | 1 Nu. 1 |  |
| 121 |  | UE | OFi |  |
| 128 | OK1 | Llk | ACd, 10 | CLR acet accums |
| 124 |  | CLk | HC3. 10 |  |
| 130 |  | LA1 | rv 2 | COMPAKE COLS 6 R 7 |
| 131 |  | CN1 | Fosic |  |
| 136 |  | UE | सT< |  |
| 130 |  | LAC | AC2, 10 | IF GREAK, INFO TO PHINT |
| 134 |  | SHE | AC4. 10 | DEH-CREU $=$ SECTION GAL |
| 135 |  | SAZ | ACO. 10 |  |
| 130 |  | JR | $\mathrm{HO}_{4}$ |  |
| 137 |  | CLK | AR<P<1 |  |
| 130 |  | LNL | AC< 10 |  |


| P2-4 | 0848405170526 |
| :---: | :---: |
| P2-4 | 0A53a0351 0360 |
| P2-4 | 0R5RAOE69 OR73 |
| P2-4 | 0963AO956 096n |
| $\mathrm{P}_{2-4}$ | ur69an951 0955 |
| P2-4 | 0R74an090 0n9n |
| P2-4 | UR79a0172 U177 |
| P2-4 | UR84aniba 01ba |
| P2-4 | 0R89an?36 0236 |
| P2-4 | 0R94A1933 195.3 |
| P2-4 | 090040517 0526 |
| P2-4 | u905a1923 193? |
| P-2-4 | u910any51 0955 |
| P2-4 | u915ansil 0525 |
| P2-4 | 0020an237 upsn |
| P2-4 | 0925a0517 0525 |
| P2-4 | 0931405170525 |
| P2-4 | $0936 A 09510955$ |
| $\mathrm{P} 2-4$ | 0941AD101 010? |
| P2-4 | U946A0250 0251 |
| P2-4 | j051A0951 0055 |
| P2-4 | 0956A PR1 |
| P2-4 | U0G2A PUN |
| P2-4 | U967ADORS Un89 |
| P2-4 | va72a0100 010 |
| P2-4 | 0977al220 1224 |
| P2-4 | 0982a0477 0486 |
| P2-4 | U987A0497 050 |
| P2-4 | $0993 A 00960097$ |
| P2-4 | 0998a0u00 0007 |
| P2-4 | 1003an559 056\% |
| P2-4 | 1n0RA04R7 0496 |
| P2-4 | $1013 A 05070515$ |
| P2-4 | In1ran517 0526 |
| P2-4 | 1024anbeg 0r7x |
| P2-4 | 1029A1933 1953 |
| P2-4 | 1034A0487 0496 |


| 8 JH | 4DHDE | 3:3B |
| :---: | :---: | :---: |
| $8 \mathrm{CH}^{\text {J }}$ | 4-5-< | 383* |
| 8 JM | D9 9; | 3H3A |
| \& JH | 2RGREO | 36.38 |
| R JH | [8HRA | a a; |
| 2 J H | 0303 | 9195 |
| 8 JH | 4 IDID | a:9B |
| \& $\mathrm{JH}_{\mathrm{H}}$ | 4F JF] | 989\% |
| 8 JH | 4.<.< | $9 \mathrm{H9A}$ |
| 8 JH | 1): 8 F | 9693 |
| \& J J | 3DhDE | F F: |
| 8 JH | *) 15 | FIF5 |
| $8{ }^{8} \mathrm{H}$ | 8RHRA | F:FB |
| 8 JH | ? RHOE | FBF |
| 8 R HH | R.\#1] | FHFA |
| 8 JH | LDhCes | F6F: |
| \& J H | NDHDE | 8 R ; |
| \& JH. | 8RHRA | RIR5 |
| $8^{3} \mathrm{H}$ | 4.41 | A:8B |
| 8 JH | 41310 | A8RH |
| ${ }_{8} \mathrm{JH}$ | 2fhra | SHEA |
| \& JH | 8(1)l" |  |
| ${ }_{8} \mathrm{JH}^{\text {H }}$ | \&)\#) | - |
| 8 H | -0\ก? | 11.5 |
| $\&{ }_{8} \mathrm{H}$ | 14F4F | - : ${ }^{\text {B }}$ |
| $8 \mathrm{JH}^{\text {H }}$ | 8J:J8 | -8. ${ }^{\prime \prime}$ |
| \& ${ }^{\text {J }} \mathrm{H}$ | 1R-RH | -H'A |
| $8{ }^{\text {J }} \mathrm{H}$ | $10 \mathrm{n5*}$ | -6.8 |
| $2{ }^{\text {a }} \mathrm{H}$ | 4044 | * * |
| $8{ }^{\text {J }} \mathrm{H}$ | : 17 | * $1 * 5$ |
| 8 JH | $8 \ll 1$ | * * * B |
| $\&{ }^{\text {J }} \mathrm{H}$ | - ACss | * $8 * *$ |
| 8 H | Tn: 0 | * $\mathrm{H} * \mathrm{~A}$ |
| $\$_{0} \mathrm{JH}$ | MDhte? | *6*8 |
| $8{ }_{8} \mathrm{H}$ | $\mathrm{D}^{\circ} \mathrm{a}$ | ! ! : |
| $8{ }^{\text {d }} \mathrm{H}$ | 1): 18 | ! 1 ! 5 |
| $8{ }^{2} \mathrm{H}$ | 3RCRA | !: $\mathrm{B}_{8}$ |


| 139 |  | CN2 | AR1， 10 |  | P2－4 | 1039A1923 | 1932 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 140 |  | JE | YY |  | P2－4 | 1044A1060 | 1064 |
| 141 |  | LWS | AC2． 10 |  | P2－4 | 1049 AD 487 | 0496 |
| 142 |  | SEU | UEB＋1，14 |  | P2－4 | 1055A0173 | 0186 |
| 143 | rY | CLH | AR2，21 |  | P2－4 | 1060A1933 | 1953 |
| 144 |  | LN1 | AC4， 10 |  | P2－4 | 1065 A0507 | 0516 |
| 145 |  | CN2 | AR1． 10 |  | P2－4 | 1070A1923 | $193 ?$ |
| 146 |  | JE | KT4 |  | P2－4 | 1075A1091 | 1095 |
| 147 |  | LWS | AC4． 10 |  | P2－4 | 108040507 | 0516 |
| 148 |  | SED | CRE＋1．14 |  | P2－4 | 1086a0189 | 020？ |
| 249 | HT4 | LA1 | ASK． 1 | EDIT＊ | P2－4 | 109140091 | 0091 |
| 150 |  | SA1 | UEB＋15，1 |  | P2－4 | 109640187 | 0187 |
| 151 |  | SA1 | CRt＋15．1 |  | P2－4 | 1101 An203 | 0203 |
| 152 |  | SA1 | GAL＋16，1 |  | P2－4 | 110640252 | 025？ |
| 153 |  | XF | PR2 | phint section totals | P2－4 | 1111 A PR2 |  |
| 154 |  | LA1 | 101.1 |  | P2－4 | 1117 A 0098 | 0098 |
| 155 |  | AM1 | LNU． 1 |  | P2－4 | $1122 \mathrm{AOL00}$ | 0100 |
| 150 |  | 1 C | CNT |  | P2－4 | 1127 AO 085 | 0089 |
| 1501 |  | JE | OFL |  | P2－4 | 1132 A 1220 | 1224 |
| 157 |  | IC | CNT |  | P2－4 | 113740085 | 0089 |
| 158 |  | JE | UFL |  | P2－4 | $1142 \mathrm{Al220}$ | 1224 |
| 154 | 甘K2 | CLR | AC2．10 | CLEAR ACCUMS | P2－4 | 1148 A 0487 | 0496 |
| 160 |  | CLH | AC4， 10 |  | P2－4 | $1153 A 0507$ | 0516 |
| 161 |  | CLR | AR1， 10 | COMPARE FOR LAST CARD | P2－4 | 1158A1923 | 1932 |
| 162 |  | CN1 | FD4，4 |  | P2－4 | 1163 A0055 | 0058 |
| 163 |  | JE | LSt |  | P2－4 | 1168A1266 | 1270 |
| 164 |  | $\checkmark$ | FST |  | P2－4 | 1173A0548 | $055 ?$ |
| 165 | OF2 | JX | tag | Print col headings | P2－4 | 1179 A 1215 | 1219 |
| 160 |  | LPK | HD1．7 |  | P2－4 | 1184 A 0373 | 0379 |
| 167 |  | LD1 | HD＜ 10 |  | P2－4 | 1189A0380 | 0389 |
| 160 |  | SD1 | BAL＋4，10 |  | P2－4 | 1194 An240 | 0249 |
| 169 |  | XF | PR1 |  | P2－4 | 1199A PR1 |  |
| 171 |  | LPH | HD3． 87 |  | P2－4 | 1204 A 0390 | 0476 |
| 17\％ |  | XF | Pr2 |  | P2－4 | 1210A PR2 |  |
| 174 | IAG | $\checkmark$ | \＄ |  | P2－4 | 1215A1215 | 1219 |
| 175 | OFL | XF | Sk 7 | Start next page | P2－4 | 1220A SK7 |  |
| 176 |  | LA1 | 101．1 |  | P2－4 | $1225 A 0098$ | 009R |


| $8{ }_{8}{ }^{\text {H }}$ | （） 15 | ！ 8 ！${ }^{\text {a }}$ |
| :---: | :---: | :---: |
| 83 H | 8MIM5 | ！ H ！${ }^{\text {a }}$ |
| $6_{6} \mathrm{HH}^{\text {H }}$ | PACRAM | ！ 6 ！${ }^{\text {a }}$ |
| $8{ }^{3} \mathrm{H}$ | RIC 18 | M Mi |
| $\mathrm{B}_{3} \mathrm{H}$ | 1）：8 | MIM5 |
| 4 JH | 30：04 | M：MB |
| $8{ }^{3} \mathrm{HH}$ | ＊） 15 | mbma |
| A JH | 8 Dr 105 | MHMA |
| 8 JH | ？ 0 ：D\＃ | m6ma |
| $8{ }^{3} \mathrm{H}$ | RFOFB | ค ค\％ |
| 8 JH | n909 | Q125 |
| $8 \mathrm{BH}^{\text {H }}$ | 4F F | ค： mB |
| © JH | 4FDFD | กุอ\％ |
| 8 JH | 41414 | Dhat |
| $\mathrm{A} \mathrm{HH}^{\text {a }}$ | 8 D 117 | D6Da |
| $\mathrm{a}_{6} \mathrm{JH}$ | 4：4： | 721 |
| $6{ }^{3} \mathrm{H}$ | ＜4F4F | 2175 |
| $\mathrm{B}^{\mathrm{JH}}$ | －n\0？ | 7：78 |
| $6{ }^{6} \mathrm{H}$ | 8J：JA | 782： |
| 8 JH | －n\0？ | 2HZA |
| 6 JH | 8J：JBW | 2678 |
| $6{ }^{3} \mathrm{H}$ | 18CAa | W Wi |
| 8 JH | 10： ¢ $_{\text {\％}}$ | WIW5 |
| 8 HH | 1） 15 | W：wB |
| a JH | ： 36 ］？ | W8w： |
| $8{ }^{3} \mathrm{H}$ | 8NGNE | WHWA |
| $8{ }^{3} \mathrm{H}$ | $2[H[A$ ， | W6ws |
| 8 JH | ［J1J5 | － 11 |
| $8{ }^{8} \mathrm{H}$ | $022 F$ | ．1．5 |
| $8{ }^{\text {d }} \mathrm{H}$ | 32．20 | －： 8 |
| $8 \cdot \mathrm{H}$ | ：$\ 1$ | －8．H |
| ${ }_{8} \mathrm{JH}^{\text {H }}$ | 84）${ }^{\text {a }}$ | －H．A |
| ${ }_{8} \mathrm{JH}$ | 02［8：$Ј$ | －6．8 |
| 8 JH | 80） | Ј Ji |
| ${ }^{3} \mathrm{JH}$ | $2 \mathrm{JIJ5}$ | JIJ5 |
| 8 H | 8E）$)$ | J：JB |
| 8 JH | 414： | J8J\＃ |


| 177 |  | SA1 | CNT＋2．3 |  |
| :---: | :---: | :---: | :---: | :---: |
| 178 |  | JR | UF2 |  |
| 179 |  | LA1 | 100．1 |  |
| 180 |  | LN1 | IND． 1 |  |
| 181 |  | JE | 甘K1 |  |
| 182 |  | SA1 | INU． 1 |  |
| 183 |  | $\checkmark$ | BKく |  |
| 184 | LST | XFC | E（）） | SKIP 7．HALT |
| 185 |  | ENU | STI |  |


| $P 2-4$ | $1230 A 0087$ | 0089 |
| :--- | :--- | :--- |
| $P 2-4$ | $1235 A 1179$ | 1183 |
| $P 2-4$ | $1241 A 0099$ | 0099 |
| $P 2-4$ | $1246 A 0100$ | $010 n$ |
| $P 2-4$ | $1251 A 0982$ | 0986 |
| $P 2-4$ | $1256 A 0100$ | $010 n$ |
| $P 2-4$ | $1261 A 1148$ | 1152 |
| $P 2-4$ | $1266 A$ | $E<1)$ |
| $P 2-4$ | $1272 A 0528$ | $053 ?$ |


| $8{ }^{3} \mathrm{H}$ | 40A0？ | JHJA |
| :---: | :---: | :---: |
| $8{ }^{3} \mathrm{H}$ | D．PIN | J6Ja |
| 8 JH | 4141 | N N： |
| 2． $\mathrm{HH}^{\text {H }}$ | ：4F4F | NIN5 |
| 2．${ }^{\text {H }}$ | $8^{\circ} \mathrm{H} \cdot \mathrm{A}$ | N：NB |
| a 3 H | 4454 F | N8N\＃ |
| 8 JH | 2W W1 | NHNA |
| 8 JH | 8Eく）！ | N6NA |
| 83 H | 25.5 | ＝7＝ |

a. Punched card-A one for one object deck which contains the original symbolic coding with generated pseudo-machine code and the UNIVAC 1005 machine code. Preceding this deck one load card is punched.

Card Columns
1-48
49-51

52-57

58-61

62-65

Description
Duplicated from input card
Card Code - Machine coded card column relating to the storage of data from the card.
Instruction - Machine coded instruction. The first position is the operation code and the next four are the operand. After every six instructions an additional character is assigned to indicate the next row.
Instruction address - Machine coded instruction address for each literal and instruction.
Duplicated from input card.
b. Printer - A one for one listing of each instruction written, in three different formats, the symbolic (original instruction), mnemonic (actual instruction), and machine (coded instruction) language.

The Machine Coded Listing format is as follows:
Description of Fields
SEQ\# - From source program
LBL - From source program
OP - From source program
OPERAND - From source program
COMMENTS - From source program
IDENT - From source program
LOC - Assigned pseudo address for each literal anc: instruction.
OPERAND - Assigned pseudo address for the beginning and ending locations of each operand.
ERROR - Assigned error codes
C/C

- Machine coded card column relating to the storage of data from the card.
INSTR - Machine coded instruction. The first position is the operation code and the next four are the operand. After every six instructions, an additional character is assigned to indicate the next row.

LOC - Assigned machine coded instruction address for each literal and instruction.

NOTES - Possible errors are as follows:

1) Program Halts after first card is read - Indicates BEG card does not precede source program.
2) ' $O^{\prime}$ 'printed under lst position of ERROR heading - Indi$\overline{\text { cates }}$ an illegal operation code.
3) 'E' printed under 2nd position of ERROR heading - Indi$\overline{\text { cates }}$ an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
4) ' $P$ ' printed under 3rd position of ERROR heading - Indi$\overline{\text { cates }}$ a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing AR1 or AR2 respectively.
5) ' S ' printed under the 4th position of ERROR heading Indicates a sequence number error.
C. Trial Balance Sample Report P2-4 (Illustration 4)

This program prepares a Trial Balance Tabulation and punches Trial Balance cards utilizing sorted General Ledger Account cards.

1. Card Input - Sorted General Ledger Account cards.

The Input Card format is as follows:

| Card Columns | Description | Remarks |
| :---: | :---: | :---: |
| 1 | Type | Determine card columns of amount field. $1 / l$ indicates amount in Cols. 59-68; 2/1 indicates amount in Cols. 70-79. |
| 6-7 | Program <br> Number | Major control for this report. Each control break prints the amount accumulated and is reset prior to the next total being accumulated. Card Col. 7 is not printed. |
| 55-58 | Account Number (Note 1) | Minor control for this report. A Trial Balance Summary card is punched for each Account Number. |
| 59-68 | $\begin{gathered} \text { Account } \\ \text { "l" } \\ \text { (Note 2) } \end{gathered}$ | This amount is accumulated if the card contains a "l" in Col. 1 . |


|  | TRIAL BALANCE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| r | $A L C I$ | UEOIT |  |  | CREUIT | Cumulative BALANCE |  |
| 1 | 1vou | \$ |  | \$ | 12,645.07 | \$ | 12,645.07CR |
| 1 | 2100 | 5 | 12,445.01 | 5 | 31.88 | \$ | 12,413.19 |
| 1 | $2<21$ | \$ | 200.00 | 5 | $8.00-$ | 5 | 208.00 |
| 1 | 3012 | \$ |  | 5 | 12.645 .07 | 5 | 12,645.07CR |
| 1 | 4501 | 5 | 23.88 | 5 |  | 5 | 23.88 |
| 1 | 480, | 5 | 12,645.07 | 5 | 23.88 | \$ | 12.621.19 |
| 1 | 7199 | \$ | 3.12- | 5 |  | 5 | 3.12CR |
| 1 | 7953 | 5 | 27.00 | 5 |  | ${ }_{5}$ | 27.00 |
|  |  | s | <5,397.90 *5 | * 5 | 25.337.90 * | 5 | * |
| 1 | 2100 | \$ |  | 5 | 989.98 | 5 | 989.98CR |
| 1 | 2221 | 5 |  | 5 | 251.30 | s | 251.30CR |
| 1 | 4501 | 5 | 395.45 | 5 |  | 5 | 395.45 |
| 1 | 4001 | \$ | 859.18 | 5 | 144.15 | 5 | 715.03 |
| 1 | 400 c | 5 | 498.04 | 5 | 367.29 | 5 | $130 . \mathrm{RO}$ |
| 1 | 4005 | 5 |  | 5 | 1.241.28 | 5 | 1.241.28CR |
| 1 | 7194 | \$ | 845.83 | 5 |  | 5 | 845.83 |
| 1 | $745<$ | \$ | 31.94 | 5 |  | \$ | 31.94 |
| 1 | 7453 | $s$ | 303.51 | \$ |  | \$ | 363.51 |
|  |  | s | 2,944.0u *5 | * 5 | 2,994.04* | \$ | * |
| 2 | 1u0u | 5 |  | 5 | 2,450.94 | 5 | 2.450.94CR |
| $<$ | 3012 | 5 |  | 5 | 2,450.94 | 5 | 2,450.94CR |
| $<$ | 4001 | \$ | 2,450.94 | 5 |  | \$ | 2.450.94 |
| $<$ | 7199 | 5 | 2,450,94 | 5 |  |  | 2,450.94 |
|  |  | $s$ | 4.941.80 * | * 5 | 4.901.88* | s | * |
| $<$ | 4501 | S | 8.300 .00 | \$ |  | \$ | 8.300 .00 |
|  | 4001 | s |  | \$ | 8,300.00 | \$ | 8.300.00CR |
|  |  | 5 | 8,300.00 * | *5 | 8,300.00 * | \$ | * |
| 3 | 100u | 5 |  | 5 | $724.25-$ | \$ | 724.25 |
|  | 1020 | \$ | 497.83- | 5 | 58.35 | \$ | $556.18 C R$ |
|  | 1152 | 5 | 11.35= | 5 |  | 5 | 11.33CR |
|  | 1401 | \$ | 100.00- | 5 |  | s | 160.00CR |
| 3 | 2400 | \$ | 18.37- | 5 | 1.03 | \$ | 19.40CR |
| 3 | 2520 | 5 | 19.40 | 5 |  | \$ | 19.40 |
| $\bigcirc$ | 3013 | 5 |  | 5 | 467.53- | 5 | 467.53 |
| $\bigcirc$ | 3016 | 5 |  | 5 | 10.30- | \$ | 10.30 |
| 3 | 4501 | S | 467.53- | 5 |  | \$ | 467.53CR |
| 3 | $470<$ | \$ |  | 5 | 467.53- | 5 | 467.53 |
| 3 | 6051 | \$ |  | 5 | 18.37 | \$ | 18.37CR |
| 3 | 6799 | \$ | 456.2u- | \$ |  | s | 456.POCR |
|  |  | \$ | 1,591.86-* |  | 1.591.80-* | 5 | * |
| $s$ | 1000 | \$ |  | \$ | 12.511 .77 | 5 | 12.511.77CR |
| $\bigcirc$ | luzu | 5 | 12,499.17 | 5 | 12.60- | \$ | 12.511.77 |
| , | 3012 | s |  | 5 | 570.44 | \$ | 570.44CR |
| $\bigcirc$ | 7194 | \$ | 570.44 | 5 |  | \$ | 570.44 |
|  |  | \$ | 13.069.61 * | *5 | 13,009.61 * | \$ | * |
| $\bigcirc$ | 1020 | \$ | 67.286 .60 | 5 | 67.286 .60 | s |  |
|  | ACCl |  |  |  |  |  | Cumulative |
| $\stackrel{+}{H}$ | \# |  | UEDIT |  | Creuit |  | baldance |
|  |  | \$ | 67.286.60 *s | *s | 67,286.60 * | 5 | * |
| 3333333 | 1102 | 5 | 3,418.00 | \$ |  | \$ | 3,418.00 |
|  | 1152 | \$ | 95.00 | \$ |  | \$ | 95.00 |
|  | 2520 | \$ | 18.37- | \$ |  | \$ | 18.37CR |
|  | 4731 | \$ |  | \$ | 3,444.00 | \$ | 3.444.00CR |
|  | 4732 | 5 | 3,444.00 | \$ | 3,444.00 | \$ |  |
|  | 4733 | \$ | 3,444.00 | 5 |  | \$ | 3,444.00 |
|  | 6051 | \$ |  | \$ | 3,425.63 | S | 3,425.63CR |
|  | 6799 | S |  | 5 | 69.0u | s | 69.00CR |
|  |  | S | 10,382.63 *5 | * | 10,382.63 * | S | * |
| 5 | 2221 | \$ |  | 5 | 104.30 |  | 104.30CR |
| 5 | 4501 | \$ | 104.30 | \$ |  | 8 | 104.30 |
| 5 | 4003 | \$ |  | \$ | 104.30 |  | 104.30CR |
| 5 | 7953 | 5 | 104.30 | \$ |  | \$ | 104.30 |
|  |  | \$ | 248.60 * | *\$ | 208.60 * | 5 | * |
| d | 1000 | \$ |  | \$ | 174.84 | $\$$ | 174.84CR |
| $\bigcirc$ | $2<21$ | \$ | 174.84 | 5 | 12.84 | \$ | 162.00 |
| 8 | 3012 | 5 |  | 5 | 174.84 | \$ | 174.84CR |
| $\bigcirc$ | 4501 | \$ | 12.84 | \$ |  | \$ | 12.84 |
| d | 4800 | 9 | 174.84 | \$ | 12.84 | \$ | 162.00 |
| $\checkmark$ | 7453 | \$ | 12.84 | \$ |  | \$ | 12,84 |
|  |  | S | 375.30 *s |  | 375.36 * | s | * |

Card Columns

70-79

Description
Amount
"2"
(Note 2)

Remarks

This amount is accumulated if the card contains a " 2 " in Column 1.

NOTE l-An " X " overpunch in Col. 55 indicates a credit account and the amount is accumulated in the credit field.
NOTE 2 - An "X" ove punch in Col. 55 or 70 indicates a credit amount and is accumulated as such in either the debit or credit account field.
2. Output
a. Punched card - A Trial Balance Summary Card is punched for each Account Number within Program Number.

Card Column
2-5
6-7
55-58
59-68

## Description

Julian date
Program Number
Account Number Amount
b. Printer - Trial Balance Tabulation

The Trial Balance Tabulation format is as follows:

Description of Fields
P \# - From input
ACCT \# - From input
Debit - Accurnulated and printed on control break
Credit - Accumulated and printed on control break
Cumulative Balance - Accumulated and printed on control break
II. The UNIVAC 1005 Single Address Report Generator

SARGE, a problem oriented programming system and report program generator, is designed to reduce substantially the time and effort necessary to translate general data processing and reporting requirements into detailed computer instructions. It demands little knowledge of computer coding or instructions other than the basic rules for writing in the simplest form of the SAAL assembly language. Essentially, the SARGE report program generator is a program which, on the basis of a series of statements provided to it, produces another program which will produce a report or other output of the desired kind. These statements, written on the standard SAAL coding form and then keypunched into cards,
provide the formats of the input card files (these contain the information from which the report is to be prepared), the format of the output to be produced (this may be a printed document, a series of summary cards, or both), and the operations to be performed (arithmetic operations, data movement and editing, control, input/output operations). The input and output format descriptions and processing statements will, in conjunction with SAAL, produce an efficient ready to run object program. Also provided is a listing of source input and the object coding generated. Sections of programmer's own code may be included as necessary.

## A. SARGE 1

On the first pass SARGE l reproduces the symbolic program (source program) as comments cards. For each reproduced comments card, one or more SAAL statements are generated. Any card not recognized as a SARGE statement is reproduced without change.

1. Card Input - Original symbolic program

The symbolic input card format is as follows:

Card Columns
1-3
4-5
*7-9
11-13
15-48
32-48
62-65

## Description

Sequence number
Sequence number (insert)
Label
Operation
Operand Comments
Program identification
*The following labels are reserved for the generator and may not be used by the programmer:

| AR1 | REA |
| :--- | :--- |
| AR2 | RPP |
| HLT | RPR |
| PR1 | SK2 |
| PR2 | SK4 |
| PR7 | SK7 |
| PUN | XXX |
|  | Xøl thru X99 |

2. Output
a. Punched Card - SARGE input reproduced as comments cards with associated SAAL statements.
b. Printer - None

## B. SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4

The second pass, SARGE 2, produces the pseudo-machine code for all labels describing the input/output buffer areas. The length is added to all labels describing constants and working storage.

1. Card Input - Output cards from SARGE 1
2. Output
a. Punched card - A complete program deck ready for the SAAL assembly.

Card Columns
1-5 Sequence number beginning with $5 \emptyset \varnothing \varnothing \varnothing$
7-9
11-13
15-48
32-48
62-65

## Description

 LabelOperation
Operand
Comments
Program identification
b. Printer - A listing of the source input preceded by an asterisk and the object coding generated.

| Print Positions | Description |
| :---: | :---: |
| 1-5 | Sequence number beginning with $50 \varnothing \varnothing \varnothing$ |
| 7-9 | Label |
| 11-13 | Operation |
| 15-48 | Operand |
| 32-48 | Comments |
| 62-65 | Program identification |
| NOTES - Possible errors are as follows: |  |
| 1) An $E$ (print position 85 ) printed to the right of an input/ output label definition indicates that the maximum of 68 input/output labels has been exceeded. |  |
| 2) An $E$ (prin or workin of $5 \emptyset$ labe | sition 85) printed to the right of a constant rage definition indicates that the maximum s been exceeded. |

III. UTILITY ROUTINES
A. CONDENSE

Condenses object programs produced by SAAL 3, consolidating 6 instructions to a card. All literal instructions are punched one for one.



## ILLUSTRATION 4-2



| soy2u | AMC | AC3. 10 |  |  |  | P2-4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| boy3u | AM2 | AC4, 10 |  |  |  | P2-4 |  |
|  | * | 074 | JMP | MO3 |  |  | P?-4 |
| boyus | $\checkmark$ | MOs |  |  |  | P2-4 |  |
|  | * | 075 NXT | IFD | IU1,L.FU1,ONA |  |  | P2-4 |
| 20950 NXX | LA2 | 101.1 |  |  |  | P2-4 |  |
| 3096u | CN2 | voul 0001 |  |  |  | P2-4 |  |
| 00970 | $u$ | UNA |  |  |  | P2-4 |  |
|  | * | 076 | SUB | FD5, AC3, AC4 | CR AMT, CR AC | ACCUM | P2-4 |
| boysu | LAC | v059 0u60 |  |  |  | P2-4 |  |
| 50990 | SM2 | AC3, 10 |  |  |  | P2-4 |  |
| bluou | SM2 | AC4. 10 |  |  |  | P2-4 |  |
|  | * | 077 | $\operatorname{JimP}$ | MO3 |  |  | P2-4 |
| 31010 | $\checkmark$ | mos |  |  |  | P2-4 |  |
|  | * | 077 ONA | Sur | FDG, AL3, AC4 |  |  | PP-4 |
| blUzU UNA | La2 | 0070 0u79 |  |  |  | P2-4 |  |
| blu3u | SM2 | AC3. 10 |  |  |  | P2-4 |  |
| 21040 | SM2 | $\mathrm{ACH}_{4} 10$ |  |  |  | P2-4 |  |
|  | * | 079 | JinP | mu3 |  |  | P2-4 |
| b1050 | $\checkmark$ | mos |  |  |  | P2-4 |  |
|  | * | 080 MU2 | ItD | IUD,G.STO,ALT | DEB,CK CR-DEE | E AMT | P2-4 |
| 510601902 | LAC | 100. 1 |  |  |  | P2-4 |  |
| b1u7u | CN2 | Stur 1 |  |  |  | P2-4 |  |
| 51u80 | $\checkmark 6$ | ALI |  |  |  | P2-4 |  |
|  | * | 081 | IFD | IU1,LIFD1.ONN |  |  | P?-4 |
| 51090 | LAC | 101.1 |  |  |  | P2-4 |  |
| b1100 | CN2 | voul 0u01 |  |  |  | P2-4 |  |
| 51110 | ut | ONN |  |  |  | P2-4 |  |
|  | * | 082 | AUD | FU5,AC1, AC2 | DES AMT, DEE A | ACCUM | P2-4 |
| b1120 | LAC | v059 0068 |  |  |  | P2-4 |  |
| 51130 | AM2 | AC1,10 |  |  |  | P2-4 |  |
| 51140 | am2 | AC<, 10 |  |  |  | P2-4 |  |
|  | * | 003 | JMP | M03 |  |  | P?-4 |
| b115u | $\checkmark$ | MOS |  |  |  | P-2-4 |  |
|  | * | 004 ONN | AUD | FUG.AC1, AC2 |  |  | P2-4 |
| $3116 U$ UNN | LAC | v070 0079 |  |  |  | P2-4 |  |
| 31170 | am2 | ACi, 10 |  |  |  | P2-4 |  |



| 51430 | LA2 | AC1. 10 |  |  |  | P2-4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 51440 | CN2 | SPA, 10 |  |  |  | P2-4 |  |
| b145u | JE | 22 |  |  |  | P2-4 |  |
|  | * | 096 | muv | AC1.EU.UABC |  |  | P2-4 |
| 31460 | LWS | AC1,10 |  |  |  | P2-4 |  |
| b1470 | SEU | 01730180 |  |  |  | P2-4 |  |
|  | * | 097 ZL | IrD | AC3,E,SPA,WW |  |  | P2-4 |
| $51480<2$ | LA2 | AC3, 10 |  |  |  | P2-4 |  |
| 51490 | CN2 | SPA. 10 |  |  |  | P2-4 |  |
| 5100u | ue | ww |  |  |  | P2-4 |  |
|  | * | 098 | MUV | AC3,EU,CR2 |  |  | P2-4 |
| blolu | LWS | AC3.10 |  |  |  | P2-4 |  |
| 21520 | SEU | U189 0202 |  |  |  | P2-4 |  |
|  | * | $00^{9} \mathrm{Ww}$ | MOV | AC1, ACG. AM | DR-CR=BAL $\quad$ ACC $T$ | No | P2-4 |
| 01530 wW | LAC | AC1. 10 |  |  |  | P2-4 |  |
| 51540 | SAC | ACor 10 |  |  |  | P2-4 |  |
| 51050. | SAZ | U351 0364 |  |  |  | P2-4 |  |
|  | * | 100 | Suf | AC3,ACG.AMT |  |  | P2-4 |
| 21560 | LAC | ACs, 10 |  |  |  | P2-4 |  |
| b1570 | SMC | ACo. 10 |  |  |  | P2-4 |  |
| 51580 | SM2 | 03510360 |  |  |  | P2-4 |  |
|  | * | 101 | DRT | MO4 |  |  | P2-4 |
| 51090 | UR | 1904 |  |  |  | P2-4 |  |
|  | * | 102 | JMP | M05 |  |  | P2-4 |
| 51600 | $\checkmark$ | MOS |  |  |  | P2-4 |  |
|  | * | 103 MO4 | EkT | RTN | EDIT S, CR |  | P2-4 |
| 21010 MO4 | ux | RTiN |  |  |  | P2-4 |  |
|  | * | 104 | MUV | OLR, DE1.CK1, BLI |  |  | P2-4 |
| 21020 | LAC | ULKO1 |  |  |  | P2-4 |  |
| 51030 | SAC | 01720172 |  |  |  | P2-4 |  |
| 21040 | SA2 | 01880188 |  |  |  | P2-4 |  |
| S105u | SA2 | 02360236 |  |  |  | P2-4 |  |
|  | * | 105 | IFD | ACGIE, SPA,RTN |  |  | P2-4 |
| 21060 | LAZ | aCo, 10 |  |  |  | P2-4 |  |
| 51070 | CN2 | SPA. 10 |  |  |  | P2-4 |  |
| 51080 | ue | KTN |  |  |  | P2-4 |  |
|  | * | 105b0 | ItD | ACGOESSN,RTN |  |  |  |

## ILLUSTRATION 4-4



|  | * 117 | MuV | acrabich | IF RK, INFO TO | PRN | PP-4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21450 | LAC AC<, 10 |  |  |  | P2-4 |  |
| 31460 | >AC ACO. 10 |  |  |  | P2-4 |  |
|  | * 118 | SUR | $A C 4 . A C G$ |  |  | PP-4 |
| 31970 | LAC AC4. 10 |  |  |  | $\mathrm{P} 2=4$ |  |
| 21480 | SML ACO. 10 |  |  |  | P2-4 |  |
|  | * 119 | Unt | MU4 |  |  | PP-4 |
| 31990 | UR M04 |  |  |  | P2-4 |  |
|  | * 120 | It- | ACP, E, SPA,YY |  |  | P>-4 |
| z2u0u | LAC AC< 10 |  |  |  | P2-4 |  |
| b2ulu | SNC SPAP10 |  |  |  | $\mathrm{P}<-4$ |  |
| 52uzu | D Y Y |  |  |  | $\mathrm{P}<-4$ |  |
|  | * 121 | muv | ACP,ED.UB2 |  |  | $p>-4$ |
| 22030 | LWS AC< 10 |  |  |  | P2-4 |  |
| $5204 u^{\circ}$ | SEU U1730180 |  |  |  | P2-4 |  |
|  | * 1<2 Yr | Ito | AC4,E,SHA.RT4 |  |  | PP-4 |
| s2usu ir | LAC AC4. 10 |  |  |  | P2-4 |  |
| b2u6u | CNC SPA. 10 |  |  |  | P2-4 |  |
| 32070 | JE KT4 |  |  |  | P2-4 |  |
|  | * 123 | MuV | AC4,EUMCRE |  |  | P2-4 |
| 2083 | LWS AC4. 10 |  |  |  | P2-4 |  |
| b2ugu | SEU U189 0<02 |  |  |  | P2-4 |  |
|  | * $1<4$ RT4 | MuV | ASK. $\mathrm{OU} 3 \cdot \mathrm{CH} 3 \cdot \mathrm{HL} 4$ | EDIT * |  | P2-4 |
| 52100 KT 4 | LAC ASK. 1 |  |  |  | P2-4 |  |
| 22110 | SAC U187 0187 |  |  |  | P2-4 |  |
| 52120 | SAC U2U3 0203 |  |  |  | P2-4 |  |
| 52130 | SAC U252 0<54 |  |  |  | P2-4 |  |
|  | * 125 | PrN | SH2 | HRINT SECTION | TOT | P2-4 |
| 32140 | XF PK2 |  |  |  | P2-4 |  |
|  | * 126 | Muv | IU1.ind |  |  | P2-4 |
| 32250 | LAC 101.1 |  |  |  | P2-4 |  |
| 52160 | SAL INU.1 |  |  |  | P2-4 |  |
|  | * 1<7 | AUD | Iuz.Civt |  |  | P>-4 |
| 52170 | LAC 102.1 |  |  |  | P2-4 |  |
| b218u | AMC LNT, 2 |  | 4. |  | P2-4 |  |
|  | * $1<8$ | ItD | CIVT,GGKUN, AFL |  |  | P2-4 |
| 32190 | LAL CNTIL |  |  |  | P2-4 |  |



|  | ＊ | 142 | MrN | Sk7 |  | P2－4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 52440 | xF | Pri7 |  |  | P2－4 |  |
|  | ＊ | 143 | Dht | OF2 |  | P？－4 |
| 22450 | JR | UFC |  |  | P2－4 |  |
|  | ＊ | 144 | Ito | INT，EPSPA，RKI |  | P2－4 |
| b240u | LAC | 1NU． 1 |  |  | P2－4 |  |
| 22470 | CNC | SPA． 10 |  |  | P2－4 |  |
| 32480 | ue | UK 1 |  |  | P2－4 |  |
|  | ＊ | 145 | RLS | INO |  | P2－4 |
| 22490 | ULH | INU． 1 |  |  | P2－4 |  |
|  | ＊ | 146 | JMP P | Bk2 |  | PR－4 |
| b2suc | $\checkmark$ | oke |  |  | P2－4 |  |
|  | ＊ | 147 LST | Res | PhtiPCH |  | P2－4 |
| さごすU LSt | clu | $1010<96$ |  |  | P2－4 |  |
| 32bてu | CLH | U2ッ3 0375 |  |  | P2－4 |  |
|  | ＊ | 148 | Pren | Sk 7 |  | PR－4 |
| 2253u | $\times \mathrm{F}$ | Pri7 |  |  | P2－4 |  |
|  | ＊ | 149 | PuN |  |  | PR－4 |
| 22.240 | XF | PuN |  |  | P2－4 |  |
| 22050 | rte |  |  |  | $\mathrm{P} 2=4$ |  |
|  | ＊ | 150 STP | HLT | StP |  | P2－4 |
| 22060 STH | ＊F | HLT |  |  | P2－4 |  |
| b2u7u | $\checkmark$ | Str |  |  | P2－4 |  |
| 02084 | LNU | دT1 |  |  | P2－4 |  |

1. Card Input - Object program produced by SAAL 2 in the same sequence.
2. Output
a. Punch Card - Consolidated object program

Card Columns

1-3
15-48
49-61
62-65

## Description

Sequence number Consolidated instructions or literal Machine Code
Program I. D.
b. Printer

1) Successful termination - END OF PROGRAM is printed, paper is advanced to next page and the program halts.
2) Possible errors are as follows:

ERROR NO BEG CARD is printed, paper is advanced to next page and the program halts. This error indicates the BEG card does not precede all object cards or does not immediately follow the load card produced from SAAL 2 (2nd object card).

ERROR INCORRECT INSTR CODE is printed, paper is advanced to next page and the program halts. This error indicates an instruction stored in an invalid location. All instructions must be stored beginning in Columns 1, 6, 11, 16,21 or 26 . The most frequent cause of this type of error is incorrectly repunching an object program card.

Notes:

1. The Program I. D. from the BEG card is gang punched in all succeeding cards.
2. All condensed cards are numbered successively beginning with 001.
3. The cards to be condensed must be in the correct sequence.
B. MEMORY DUMP (Illustration 5)

Each row of core memory is printed in sequence with a row and bank identification annotated.

1. Card Input - Memory dump object program
2. Output
a. Punched card - None
b. Printer - Memory listing

NOTE - Data in the print buffer will be printed as the first line across the page and data in the read buffer will be lost. The only memory that will be printed is the memory addressable by the programmer.
C. READ-PRINT-PUNCH

Produces and prints each card, column for column, in the first 80 positions of the printer.

1. Card Input - Any data cards
2. Output
a. Punched card - Reproduced data cards.
b. Printer - 80/80 listing of data cards.

NOTE - Punching will be suppressed when alternate switch 4 is on.
D. NUMBER IT

Re-numbers program cards with option of gang punching new program identification.

1. Card Input - Source or object program cards.
2. Output
a. Punched card - Duplicate input cards re-numbering them starting with 001 (Cols. 1-3)
b. Printer - None

NOTE - To reidentify a program, precede the program cards with a header card punched as follows:

Card Columns 11-13 ***
Card Columns 62-65 New Program I. D.

## MEMORY DUMP



## E. DUPLICATE

Reformates and prints any 80 columns of information in any other 80 columns with or without gang punching.

1. Card Input - Any data cards preceded by four header cards (see notes).

## 2. Output

a. Punched card - Reformatted data cards
b. Printer - 80/80 listing of reformatted data cards

## NOTES:

1. The first header card contains information that is desired in all the following cards. If gang punching is not desired, this card must be blank.
2. The second and third header cards are divided into eighty sequentially numbered fields of two columns each. These cards describe the output card by indicating the column from which the input will be transferred.

For example:
Card Column
Punch With
1-2 01
3- 4 Blank
5- 6
05
7-8 04
9-10 03
11-12 06


Will reproduce the cardidentically to the original except that Cols 3 and 5 will be punched into Cols. 5 and 3 and card column 2 will be blank.
3. The fourth header card is literally a duplicate of the card that will be recognized as a sentinel. For example if a blank card were introduced as the fourth header the program would terminate when a second blank card was read.
4. Printing may be eliminated by changing the Duplicate object program. Column 16 of card number 43 (Cols. $4-5$ ) may be changed from $\Delta$ to ) and Column 31 of card number 45 may be changed from $E$ to ).

## F. CLEAR

Clears Bank 1 thru 4 core to spaces

1. Card Input - Clear object program
2. Output - None

## CHAPTER 4

## UNIVAC 1005 SOFTWARE OPERATING PROCEDURES

## I. ALTERNATE SWITCHES OPERATING PROCEDURES

1. Loading program into Core Memory.

Alt. Switch 1 on/illuminated.
Alt. Switch 2 off/extinguished.
2. Normal running.

Alt. Switch 1 off/extinguished.
Alt. Switch 2 on/illuminated (if automatic forms overflow desired).
3. Testing programs (debugging).

Alt. Switch 1 on/illuminated.
Alt. Switch 2 on/illuminated.
During testing the programmer is able to step instruction by instruction through a program.
4. Note: ALT Switch 4 on/illuminated suppresses punching

## II. SOFTWARE OPERATING PROCEDURES

## Single Address Assembly Language (SAAL)

A. SAAL 1-this is the first pass of the assembly program (S41).
(1) Operating Instructions:
(a) Reader - load cards into input hopper (SAAL l object program, followed by source program, followed by one blank card).
(b) Console

1. Depress START and CLEAR BUTTON.
2. Alternate Switch 1 on/illuminated, all others off/extinguished.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS, SAAL lis loaded.
5. Depress Alternate Switch 1 off/extinguished.
6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
7. Depress START and CLEAR BUTTONS.

## 8. Depress FEED BUTTON. <br> 9. Depress RUN BUTTON.

## (2) Output

(a) PUNCH - no punched output in SAAL 1.
(b) PRINTOUT - listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in.Core Memory.
(3) Errors
(a) ERR NO BEG CRD is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
(b) ERR OP IN DATA DIV is printed to the right of the card in error, paper is advanced to the next page and the program halts. This type of error indicates an illegal code in the operation field (Cols. 11-13). No recovery is possible. The last card in the output stacker is the card in error. Correct card and restart.
(c) DUP printed under ERROR heading - Indicates a duplicate label.
(d) $>148$ printed under ERROR heading - Indicates the maximum number of labels has been exceeded (148 labels).
(e) OVM printed under ERROR heading - Indicates the maximum memory has been exceeded ( 3844 positions).
B. SAAL 2 - second pass of the Assembler - (S42)
(1) Operating Instructions:
(a) Reader - load cards into input hopper (SAAL 2 object program followed by source program, followed by one blank card).
(b) Punch - clear punch and fill hopper with blank cards.
(c) Consule

1. Depress Alternate Switch 1 on/illuminated - all other switches off.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS, SAAL 2 is loaded.
5. Depress Alternate Switch 1 off/extinguished.
6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
7. Depress START and CLEAR BUTTONS.
8. Depress FEED BUTTON.
9. Depress RUN BUTTON.

## (2) Output

(a) Punch - a card for card output with the pseudo-machine code punched in the cards.
(b) Printout - a listing of each card equating each symbolic line of coding in the source program with the generated machine code.
(3) Errors
(a) Program halts after first card is read - Indicates BEG card does not precede source program.
(b) ' O'printed under lst position of ERROR heading - Indicates an illegal operation code.
(c) 'E'printed under 2nd position of ERROR heading - Indicates an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
(d) ' P ' printed under 3rd position of ERROR heading - Indicates a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing ARl or AR2 respectively.
(e) 'S'printed under the 4th position of ERROR heading Indicates a sequence number error.
C. Condense Program (CD4)
(1) Operating Instructions
(a) Reader - load cards into input hopper (condense object program followed by output of SAAL 2, followed by one blank card).
(b) Punch - clear punch unit and fill hopper with blank cards.
(c) Console

1. Depress Alternate Switch 1 on/illuminated.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS, condense is loaded.
5. Depress Alternate Switch 1 off/extinguished.
6. Depress START and CLEAR BUTTONS.
7. Depress FEED BUTTON.
8. Depress RUN BUTTON.
D. Memory Dump (DMP)
(1) Operating Instructions:
(a) Reader - load input hopper with memory dump object program.
(b) Punch - no punch output.
(c) Console

1. Depress Alternate Switch 1 on/illuminated.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS
5. Depress Alternate Switch 1 off/extinguished.
6. Depress START and CLEAR BUTTONS.
7. Depress FEED BUTTON.
8. Depress RUN BUTTON.
E. READ - PRINT - PUNCH (RPX)
(1) Operating Instructions:
(a) Reader - load input hopper with RPX object program, followed by data cards, followed by one blank card.
(b) Punch - clear punch unit and fill hopper with blank cards.
(c) Console

1. Depress Alternate Switch 1 on/illuminated.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS
5. Depress Alternate Switch 1 off/extinguished.
6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
7. Depress START and CLEAR BUTTONS.
8. Depress FEED BUTTON.
9. Depress RUN BUTTON.
F. NUMBER IT (NIT)
(1) Operating Instructions:
(a) Reader - load cards into input hopper (NIT A followed by data cards, followed by one blank card).
(b) Punch - clear punch unit and fill input hopper with blank cards.
(c) Console

1. Depress Alternate Switch 1 on/illuminated.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS, Number it is loaded.
5. Depress Alternate Switch loff/extinguished.
6. Depress START and CLEAR BUTTONS.
7. Depress FEED BUTTON.
8. Depress RUN BUTTON.
(2) Output
(a) Punch - a card for card punched deck with all cards sequence punched in columns $1-3$ starting with $\emptyset \emptyset 1$, and new program ID inserted in columns 62-65 if header was used.
(b) Printer - an 80/80 listing of each card punched.
G. DUPLICATE (DUP)
(1) Operating Instructions:
(a) Reader - load cards into input hopper (DUPA followed by four header cards, followed by data cards, followed by a sentinal and a blank card.
(b) Punch - clear punch unit and fill input hopper with blank cards.
(c) Processor

1. Depress Alternate Switch 1 on/illuminated.
2. Depress START and CLEAR BUTTONS.
3. Depress FEED BUTTON.
4. Depress RUN BUTTON.

When processor HALTS
5. Depress Alternate Switch loff/extinguished.
6. Depress START and CLEAR BUTTONS.
7. Depress FEED BUTTON.
8. Depress RUN BUTTON.

## H. CLEAR (CLR)

(1) Operating Instructions:

Clear cards are normally placed before object cards for the purpose of clearing memory prior to loading a new program.

## OPERATING PROCEDURES

I. MANUAL ALTERNATE SWITCHES.
A. Mode of Operation Table.

The following table shows the mode for the sixteen possible switch combinations:

| MODE | Punch JS3Inhibited $_{1}$ Instruction 2 |  | SWITCH | SWITCH | SWITCH | SWITCH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ONE | TWO | THREE | FOUR |
| Normal Operation | No | NI ${ }^{3}$ | OFF | OFF | OFF | OFF |
| " | Yes | NI | OFF | OFF | OFF | ON |
| " | No | JUMP | OFF | OFF | ON | OFF |
| " | Yes | JUMP | OFF | OFF | ON | ON |
| Normal Auto Form Overflow | No | NI | OFF | ON | OFF | OFF |
| " | Yes | NI | OFF | ON | OFF | ON |
| " | No | JUMP | OFF | ON | ON | OFF |
| " | Yes | JUMP | OFF | ON | ON | ON |
| LOAD | No | NI | ON | OFF | OFF | OFF |
| TRACE | Yes | NI | ON | OFF | OFF | ON |
| RESERVED | No | JUMP | ON | OFF | ON | OFF |
| TRACE | Yes | JUMP | ON | OFF | ON | ON |
| Single Instruction | No | NI | ON | ON | OFF | OFF |
| " " W TRACE | Yes | NI | ON | ON | OFF | ON |
| 11 | No | JUMP | ON | ON | ON | OFF |
| " $"$ W TRACE | Yes | JUMP | ON | ON | ON | ON |

Notes: 1. When switch four is "on", punch and PTE orders will be ignored.
2. Switch three sets an indicator that is program testable by the JS3 instruction. If alternate switch 3 is "on", control will be transferred " $\mathrm{M}^{\prime \prime}$; if "off", the next instruction in sequence will be executed
3. NI means Next Instruction.
B. Automatic Form Overflow Mode. Normal auto form overflow does the following during XF print orders:
l. If a "l" punch only on the printer form loop is detected during a prior print, the form will be advanced to the next line of the form loop on which there are 1,2 and 4 punches on the next print instruction.
2. If a form overflow occurs the compare indicator is set to a less than condition.
3. If no form overflow occurs the compare indicator is set to a greater than condition.
4. All card or paper tape $X F^{\prime}$ s affect the comparator. If there is no print on the XF the comparator will be set to greater.
C. Trace Mode. This prints the static registers between the update of the program address counter and the execution of an instruction. It destroys print storage.

The following table shows the registers traced and their print positions:

Description
Z Register

Instructions Register

Blank

Program Address Counter PAK (address of next instruction in memory)

Machine Constants
X Register
Machine Constants

Print Position
81-90

91-95

96-96

97-98

99-107

$$
108-109
$$

110-111
D. Single Instructions Mode. This permits the programmer to cycle through his program. During this mode, the processor Halts at the end of the first internal cycle of each instruction executed. In single instruction mode trace may or may not be used depending on the setting of Manual Alternate Switch 4 (on for trace).

Each 1005 instruction consists of 5 " 6 bit"' characters. During single instruction mode, the entire instruction is readable from masks.

Mask 6 - Operation code (instruction Character 1)
Mask 8 - Operand (instruction Character 2-5)

Mask 9 - Operation register and operand bank designation.
When executing a conditional jump, the indication of the condition may be seen on Mask 9. If indicator light $l$ is lit, the condition is not met and the next instruction in sequence will be executed. If indicator light 2 is lit, the condition is met and control will be transferred to the " $M$ " address.

In single instruction mode, the following instructions show on Mask 6 as multiple instructions.
a) Conditional Jump Instructions - When the condition is met, an unconditional jump instruction cycle is generated.
b) Store Zero Suppress (SZS) and Store Edit (SED) - These instructions generate a SA2 (Store Ascending Register 2) instruction cycle.

1. Reading PAK
a) Set processor to single instruction mode to stop after the execution of the previous instruction.
b) Set the processor MODE switch to STEP.
c) Depress run button until Step 1 lights on Mask 5 .
d) PAK is displayed:
1) Mask 8 indicators 11-15 (Row) 16-20 (Column).
2) Mask 9 indicators 20-21 (Bank Designation).

Reference description of masks for details.

## II. TEST SWITCH PANEL.



The Test Switch Panel for the UNIVAC 1005 Card Processor is located on the upper front of the Processor just to the left of the Card Stacker. The Test Switch Panel occupies the lower half of this panel area.

The Test Switches are beneath a cover which is hinged at the bottom. Access to the switches is obtained by swinging this cover down. There are 47 toggle switches in the area; 6 rows of 8 switches each with one blank position.
A. Program Step Counter Switches

The following 5 switches, located near the center of the panel are used to stop the program on a given type of instruction.

SWITCHES 1-5 - These five switches are used to set up the instruction number desired according to the binary code printed on Display Panel 6. Each of these five switches is set in one of two positions according to whether the related code position calls for a 1 or 0 :

Off (Up) for a l
On (Down) for a 0
By keying instructions to switches and running the processor in a continuous mode, the machine will come to a halt after executing the first cycle of the keyed instruction. Using this procedure, the programmer may let his program run until it gets to a particular instruction and then step through that particular routine in single instruction mode.

The remaining switches are primarily used for engineering maintenance.
III. DISPLAY MASKS.

## A. Display Mask 4.



Indicators l - 13 are of interest during continuous operation to signify a reason for Processor stopping. Indicators 14-21, 24, \& 30-31 are for program analysis with regard to Input/Output. Indicators 25-29 apply when an Auxiliary Card Reader is used.

## Operation

Display Mask 4 should be displayed when the Processor is in Continuous operation.

IMPORTANT: -- If the Processor stops during a run, the operator must always consult Display Mask 4 to determine the reason for stopping before pressing any of the operating controls.

By noting the indication on this Display Mask, the proper action can be taken. The Processor operation can then be resumed properly.

Card Feeding (1-5)
All areas of the card feeding mechanism from the Magazine to the Stacker are covered by controls to stop the Processor in the event of mis-feeding.

HOPPER (1) - Input Magazine
This indicator will be lit whenever the Input Magazine is empty and the Feed indicator is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read.
The Processor will stop after the read order is executed with the last card in the Card Stacker.

Processor operation is resumed by:
Pressing the Stop switch.
Placing cards in the Magazine.
Pressing the Feed switch once to feed a card from the Magazine into the Wait Station; the Hopper and Feed indicators will turn off.

Pressing the Run switch once to resume the Processor operation.
FEED (2) - Wait Station
This indicator will be lit by pressing the Clear switch or by a card cycle if there is no card fed to the Wait Station.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next read order with the Feed indicator lit and the Read not executed.

Processor operation is resumed by:
Pressing the Stop switch.
Removing the cards from the Magazine.
Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.
Pressing the Feed switch once to feed a card from the Magazine to the Wait Station; the Feed indicator will turn off.

Pressing the Run switch once to resume the Processor operation.
The Hopper and Feed indicators will be lit when the last card has been fed from the Wait Station to the Card Stacker. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Feed and Run switches.

RD JAM (3) - Read Jam
Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

1. A card from the Wait Station may have failed to feed to the Read Photoelectric Diodes.
2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a "light" condition. When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the ReadExecute signal is retained in the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

1. Press the Stop switch.
2. Remove all cards from the Magazine and Wait Station.
3. Press the Feed switch once while the Magazine is empty. The Feed indicator will light.
4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
5. Press the Feed switch once to feed a card from the Magazine to the Wait Station.
6. Press the Run switch once to resume the Processor operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The last card in the Stacker has not been read.
The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

1. Remove all cards from the Magazine. Remove the last card from the Stacker and the card from the Wait Station.
2. Follow steps 3 through 6 above. The card from the Stacker should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake the card and try again. If failure continues, have the field engineer check the photodiode operation.

TSP JAM (4) - Transport Jam (Photo-Diodes to Stacker)
This indicator will light in the event of a jam as the card is delivered to the Stacker.

The Processor will stop.
To resume the Processor operation without loss of data:
Press the Stop switch.

Remove the mis-fed card or cards.
Press the Run switch.
STACKR (5) - Stacker
This indicator will light to indicate a full Card Stacker. The Processor operation will stop after a Read Order.

To resume the Processor operation without loss of data:
Press the Stop switch.
Remove the cards from the Stacker.

Press the Run switch.
Form Feeding (6 \& 7)
FORM (6)
This indicator will light to signify that the supply of forms to be fed is exhausted or that there is a break in the perforation between forms.

The Processor operation will stop when form feeding occurs to or through the next Home position so that the operator can replenish the form supply.

When a new form is installed in the proper position, the operation is resumed by pressing the Run switch.

ADV $V(7)$ - Form Advance Check
Should the form be fed in one skip beyond the permissible maximum (22"), this indicator will light to signify a form "run-away". This would be an uncontrolled skip.

The Processor operation stops automatically within a very short interval.

This stoppage is due to an error in the punching of the Form Control Tape.

After the proper correction has been made to the control and to the form alignment, the operation is resumed by pressing the Run switch.

## PUNCH (8)

This indicator will light and the Processor operation will stop in the event of an abnormal condition in the Punch when a Punch function is given.

The Punch Control Panel will indicate the reason for the Processor stoppage at this time.

The lighting of this PUNCH indicator can designate any of the following Punch conditions:

The power cord of the Punch is not connected. The AC and DC indicators will not turn on.

The Punch power switch is not turned on. The AC and DC indicators will not be lit.

A fuse is blown in the Punch. The AC and DC indicators or the DC indicator only will not light.

The Punch covers are not in place. The Interlock (INTL) indicator will be lit.

The punching mechanism in the head of the Punch has been raised and has not been lowered and locked in its proper position. The Interlock (INTL) indicator will be lit.

The Punch reading brushes have been unlocked or removed and have not been reseated and locked in their proper position. The Interlock (INTL) indicator will be lit.

The Input Magazine of the Punch is empty. The HOPPER indicator will be lit.

A Card Stacker of the Punch is full. The STACKER FULL indicator will be lit.

There is a card jam in the Punch. The FEED A JAM or B JAM or the STACKER JAM indicator will be lit.

The Chip Drawer of the Punch is full or is not in place. The CHIPS indicator will be lit and/or the READY Light will be extinguished.

The Punch Check is set to stop the Processor operation when the hole count does not agree.

The Processor operation is resumed, after correcting the Punch condition, by pressing the Run switch.

HALT (9)
There are three conditions under which HALT may light.

1) When last card of Object Deck has been loaded.
2) When machine is running in Single Instruction mode.
3) When an XF HLT instruction is executed.

Auxiliary Card Reader (25-29)
These five indicators function when an Auxiliary Card Reader is being used. All areas of the card feeding mechanism of the Auxiliary Card Reader from the Magazine to the Stackers are covered by controls to stop the Processor in the event of mis-feeding. These indicators apply only to the Auxiliary Card Reader, they are not related to the similar indicators l-4 above. The STACKR (5) applies to both Card Readers.

HOPPER (25) - Input Magazine
This indicator will be lit whenever the Input Magazine is empty and the Feed indicator (26) is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read. The Processor will stop with the last card in Wait Station 2 after the auxiliary read order is executed.

Processor operation is resumed by:
Pressing the Stop switch.
Placing cards in the Magazine.
Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine into Wait Station l; the Hopper and Feed indicators will turn off.

Pressing the Processor Run switch once to resume the operation.

## FEED (26) - Wait Station 1

This indicator will be lit by pressing the Clear switch on the Processor Central Control Panel or by a card cycle if there is no card fed to Wait Station 1.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next Auxiliary Read order with the Feed indicator lit and the Read not executed.

Processor operation is resumed by:

Pressing the Stop switch.
Removing the cards from the Magazine.

Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.

Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1; the Feed indicator will turn off.

Pressing the Processor Run switch once to resume the operation.

The Hopper and Feed indicators will be lit when the last card has been fed from Wait Station $l$ to the Card Stackers. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Auxiliary Card Reader Feed switch and the Processor Run switch.

RD JAM (27) - Read Jam
Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

1. A card from Wait Station 1 may have failed to feed to the Read Photoelectric Diodes.
2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a 'light" condition.

When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the Read 2-Execute signal is retained by the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

1. Press the Stop switch.
2. Remove all cards from the Magazine and Wait Station 1.
3. Press the Feed switch of the Auxiliary Card Reader once while the Magazine is empty. The Feed indicator will light.
4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
5. Press the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1.
6. Press the Processor Run switch once to resume the operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read 2-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The card in Wait Station 2 has not been read.
The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

1. Remove all cards from the Magazine. Remove the card from Wait Station l. Press the Run Out switch of the Auxiliary Card Reader to feed the card in Wait Station 2 to the Stackers.
2. Follow steps 3 through 6 above. The card from Wait Station 2 should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake card and try again. If failure
continues have the field engineer check the photodiode operation. WAIT JAM (29) - Wait Station 2 Jam (Photo-Diodes to Wait Station 2)

This indicator will light to indicate the failure of a card to feed to or from Wait Station 2.

To resume the Processor operation without loss of data:
Press the Stop switch.
Remove the mis-fed card or cards.
Press the Clear switch on the Control Panel of the Auxiliary Card Reader.

Press the Processor Run switch.
TSP JAM (28) - Transport Jam (Wait Station 2 to Stackers)
This indicator will light in the event of a jam as the card is delivered to the Stackers.

The Processor will stop.

To resume the Processor operation without loss of data:
Press the Stop switch.
Remove the mis-fed card or cards.

Press the Processor Run switch.

STACKR (5) - Stacker
This indicator will light to indicate a full Card Stacker in the Auxiliary Card Reader as well as in the Card Reader. The Processor operation will stop after an auxiliary read order.

To resume the Processor operation without loss of data:
Press the Stop switch.
Remove the cards from the full Stacker.
Press the Processor Run switch.

## B. Display Mask 6.

| 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LAr 32 LDr 33 LPR 34 SAr:35 SDr 36 SPR 37 SHR 38 <br> 00000 00001 00011 00111 01110 11100 11001 | 10010 |  |  |  |  |  |



Note: JS3, JET, JPE, JC8, JOF, JAL, JIl, and XF functions SIl, RIl, RCD, SNS, SN8, Light the Indicator marked PTE. SC, LOR, LAN, BSH, CCA, XFC Light the indicator marked XF.

Mask 6 is used to determine the operation being executed during single instruction mode. For register designation, refer to Mask 9.

| Indicator | $1=L^{\prime} A_{r}$ | Load Ascending AR 1 or 2 |
| :---: | :---: | :---: |
|  | $2=L D_{r}$ | Load Descending ARl or 2 |
|  | $3=\mathrm{LPR}$ | Load Print Descending |
|  | $4=\mathrm{SA}_{\mathrm{r}}$ | Store Ascending AR1 or 2 |
|  | $5=S D_{r}$ | Store Descending AR1 or 2 |
|  | $6=S P R$ | Store Print Descending |
|  | $7=\mathrm{SHR}$ | Shift Right |
|  | $8=\mathrm{SHL}$ | Shift Left |
|  | $9=C L R$ | Clear Area to Spaces |
|  | $10=\mathrm{CA}_{r}$ | Compart Alpha AR 1 or 2 |
|  | $11=\mathrm{CN}_{\mathrm{r}}$ | Compare Numeric AR1 or 2 |
|  | $12=1 C$ | Increment and Compare |
|  | $13=\mathrm{J}$ | Jump Unconditional |
|  | $14=\mathrm{JL}$ | Jump Less (Numeric) |
|  | $15=\mathrm{JG}$ | Jump Greater (Numeric) |
|  | $16=\mathrm{JE}$ | Jump Equal (Numeric) |
|  | $17=\mathrm{JR}$ | Jump Return (Store PAK in X Register) |
|  | $18=J X$ | Store X Register in M |
|  | $19=\mathrm{AM}_{\mathrm{r}}$ | Add Algebraic AR1 or 2 to M |
|  | $20=A R_{r}$ | Add Algebraic M to ARl or 2 |
|  | $21=\mathrm{SM}_{\mathrm{r}}$ | Subtract Algebraic AR 1 or 2 from M |
|  | $22=S \mathrm{R}_{\mathrm{r}}$ | Subtract M from AR 1 or 2 |

```
23 = MUL Multiply
24 = DIV Divide
25 = TRL Translate
26 = SZS \emptyset Suppress AR2 and Store Ascending
27 = LWS Load AR2 with Sign and Zone Delete
28= LNN ( Zone Delete ARI and AR2
29=SED Edit ,, AR2 and Store Ascending
30 = PTE Punch Text (See Note 1)
31= XF External Functions (See Note 2)
```

NOTE 1: JS3, JET, JPE, JC8, JOF, JAL, JIl and XF Functions SIl, RIl, RCD, SNS, SN8 light the indicator marked PTE.

NOTE 2: SC, LOR, LAN, BSH, CCA, XFC light the indicator marked XF.
C. Display Mask 8.


```
MSR = Most Significant Row
MSC = Most Significant Column
LSR = Least Significant Row
LSC = Least Significant Column
```

Mask 8 displays the operand of the instruction being executed during single instruction mode. For operand bank designation, refer to Mask 9.

INDICATORS l-5 represents all but the " X " bit of instruction character 2. (Most significant row)

IND. $\quad 1=Y$ bit
$2=8 \mathrm{bit}$
$3=4 \mathrm{bit}$
$4=2 \mathrm{bit}$ $5=1$ bit

INDICATORS 6-10 represents all but the ' X " bit of instruction character 3 . (Most significant column)

IND. $6=\mathrm{Y}$ bit
$7=8$ bit
$8=4$ bit
$9=2 \mathrm{bit}$
$10=1$ bit

INDICATORS 11-15 represents all but the "X" bit of instruction character 4. (Least significant row)

IND. 11 = Y bit
$12=8 \mathrm{bit}$
$13=4$ bit
$14=2$ bit
$15=1$ bit

INDICATORS 16-20 represents all but the "X" bit of instruction character 5. (Least significant column)

IND. $16=\mathrm{Y}$ bit
$17=8$ bit
$18=4$ bit
$19=2 \mathrm{bit}$
$20=1$ bit

INDICATORS 21-32 reference internal maching cycles and is primarily used for engineering maintenance.
D. Display Mask 9


Mask 9 displays various indicators and registers in the 1005. Of interest to the programmer are the following:

INDICATOR 1. If this indicator is lit on a conditional jump, the condition is not met.
2. If this indicator is lit on a conditional jump, the condition is met.
16. A paper tape channel eight punch has been sensed.
17. Instruction character One "X" bit present.
18. Instruction character Two "X" bit present.
19. Instruction character Three " $\mathrm{X}^{\prime \prime}$ bit present.
20. Instruction character Four "X" bit present.
21. Instruction character Five "X' bit present.

NOTE 1: Instruction character one "X" bit determines the register (when applicable) the instruction will use.

```
"X" bit absent = Register l
"X" bit present = Register 2
```

NOTE 2: Instruction characters four and five determine the bank designation. The following table of bits illustrate bank addressing:

| "X" Bit | "X" Bit |
| :---: | :---: | :---: |
| Char.4 |  |$\quad$| Bank |
| :---: |
| Designation |$|$| Absent | Absent |
| :---: | :---: |
| Present | Absent |
| Absent | Present |
| Present | Present |

22. Paper tape parity error, magnetic tape parity error, DLT Mod Error, or invalid card code has been detected.
23. End of magnetic tape has been sensed.
