

UNIVAC® 1005

EXTENDED SYSTEM

PROGRAMMERS REFERENCE MANUAL



CHAPTER 1 1005 SYSTEM

				Page
I	INTRO	DUCTION		1/1
II	PROC	ESSOR		1/2
	А.	Program Logic		1/2
	в.	Operational Registers		1/2-3
	с.	Transient Registers		1/3-4
	D.	Program Control		1/4-5
	E.	Core Memory		1/5-11
		1. Memory Allocation		1/9-10
		2. I/O Buffers	· · · · · · · · · · · · · · · · · · ·	1/11
		3. Addressing		1/11

CHAPTER 2 SAAL ASSEMBLY SYSTEM

I	INTRODUCTION	_ 2/1
II	GENERAL DESCRIPTION	2/1
III	INSTRUCTION FORMAT	_ 2/2
	A. Symbolic Coding Format	
	l. Label Field	
	2. Operation Field	-
	3. Operand Field	
	4. Comments	
IV	PROGRAM ORGANIZATION	
	A. BEG Directive	
	B. CRD Directive	
	C. PRT Directive	
	D. PCH Directive	
	E. BFl Directive	
	F. BF2 Directive	_ 2/9
	G. BF3 Directive	_ 2/9
	H. BF4 Directive	_ 2/10
	I. ORG Directive	_ 2/10
	J. Literals	_ 2/1
	K. Comments Card	_ 2/1
	L. STA Directive	
	M. END Directive	_ 2/1
v	INSTRUCTION REPERTOIRE	2/1
v	A. Instruction Repertoire - Central Processor	
	Load Ascending	
		<i>4</i> /10

V INSTRUCTION REPERTOIRE (continued)

в.

Load Descending	2/17-18
Load Print	
Store Ascending	
Store Descending	2/22-23
Store Print	
Shift Right	
Shift Left	
Clear	
Compare Alpha/Numeric	
Compare Numeric	
Increment Compare	
Jump Unconditional	
Jump Greater	
Jump Less	
Jump Equal	
Jump Equal Alpha/Numeric	2/37
Jump Unequal Alpha/Numeric	
Jump Positive	
Jump Negative	
Jump Zero	
Jump Return	
Jump Exit	2/40
Add to Memory	2/41-42
Add to Register	2/43-44
Subtract from Memory	2/45-46
Subtract from Register	2/47
Multiply	2/48
Divide	2/49
Translate	2/50-55
Store With Zero Suppress	
Load With Sign	2/57-58
Load Numerics	
Store Edited	2/61
Punch Test	2/62
Instance Department of the Longer Department of the	2//2 00
Instruction Repertoire - Card System External Functions Read	
Print-Space 1/Space 2	
Print - Skip 7	
Punch Read-Print-Space 1	2/00
Read-Print-Space 2	
Read-Punch Read-Print-Space 1-Punch	2/70
Skip 2	
Skip 2 Skip 4	$\frac{2}{2}$
	<u> </u>

V INSTRUCTION REPERTOIRE (continued)

	Skip 7	_2/71
	Read Code Image	_2/72
	Punch Code Image	
	Read Auxiliary Code Image Stacker Select 1	
	Read Auxiliary Stacker Select 1	
	Read Auxiliary Stacker Select 2	
	Read Auxiliary Stacker Select 3	
	Punch with Stacker Select	
	Read/Read Punch	
	Read/Read Punch with Stacker Select	
	Read/Read Punch Code Image	
	Halt	
с.		
	and Conditional Tests	
	1. Paper Tape External Functions	
	Read Paper Tape 1 Frame	
	Read Paper Tape 80 Frames	
	Read Paper Tape Through Sentinel	_ 2/82
	Punch Paper Tape Without Parity 1 Frame	
	Punch Paper Tape Without Parity to Sentinel	
	Punch Paper Tape With Parity 1 Frame	_ 2/84
	Punch Paper Tape With Parity to Sentinel	_ 2/84
	2. Paper Tape Conditional Tests	2/85-86
	Jump Parity Error	
	Jump Channel 8	
D.	Instruction Repertoire - Magnetic Tape External	a 10 - a (
	Functions and Conditional Tests_	
	1. Magnetic Tape External Functions	
	Read Tape Servo 1 Normal Gain	
	Read Tape Servo 2 Normal Gain	_
	Read Tape Servo 1 High Gain	
	Read Tape Servo 2 High Gain	
	Write Tape Servo 1	
	Write Tape Servo 2	
	Erase Before Write Servo 1	
	Erase Before Write Servo 2	
	Backspace Servo 1	2/91
	Backspace Servo 2	2/91
	Rewind Servo 1	2/92
	Rewind Servo 2	2/92
	2. Magnetic Tape Conditional Tests	2/93-96
	Jump Parity Error	
	Jump End of Tape	_ 2/94

v INSTRUCTION REPERTOIRE (continued) Example Parity Error Recovery on Read Tape Example Parity Error Recovery on Write Tape E. Instruction Repertoire - Advanced Programming - - - - 2/97-105 Jump Alternate Switch 3 -----2/97 Jump Arithmetic Overflow - - - - - - - - - - - - - - - 2/98 Compare Character Alpha/Numeric -----2/99 Store Character - - - - - - - - - - - - - - - - - 2/100 Logical And -----2/101-103 Logical Or -----2/103-104 Bit Shift ----- 2/105 F. Instruction Repertoire - External Function Combinations -----2/106-110 G. Instruction Repertoire - 1005 Data Line Terminal-3 External Functions and Conditional Tests - - - - - - 2/111-119 1. DLT-3 External Functions - - - - - - - - - - - - - 2/111 2. General -----2/111-112 4. Receiving ----- 2/114 6. Instruction Formats External Functions - - - - - - - 2/115-117 Send DLT 80 Characters ----- 2/116 Send DLT Through Sentinel -----2/116 Receive DLT To End of Message -----2/117 7. Instruction Formats Conditional Tests - - - - - - - - 2/118-119 Pause Test ----- 2/118 Jump End of Time ----- 2/119 Jump Parity Error - - - - - - - - - - - - - - - - - 2/119

Page

UNIVAC 1005 SOFTWARE

			Page
I	TH	E UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM	3/1-6
	А.	SAAL 1 (Illustration 1) Trial Balance Sample Program P2-4	_ 3/1 - 3
	в.	SAAL 2 (Illustration 2) Trial Balance Sample Program P2-4	3/3-5
	c.	Trial Balance Sample Report (Illustration 3)	3/5-6
II	TH	E UNIVAC 1005 SINGLE ADDRESS REPORT GENERATOR	3/6-8
	А.	SARGE 1 - Trial Balance Sample Program P2-4	3/7
	в.	SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4	_ 3/8
III	TH	E UNIVAC 1005 UTILITY ROUTINES	3/8-12
	А.	CONDENSE	_ 3/8 - 9
	в.	MEMORY DUMP (Illustration 5)	3/10
	с.	READ-PRINT-PUNCH	3/10
	D.	NUMBER IT	3/10
	E.	DUPLICATE	3/11-12
	F.	CLEAR	3/12

IV ILLUSTRATIONS

1

deres in the second

1. 1. 1. 1. 1.

م المحمد المحمد المحمد

UNIVAC 1005 SOFTWARE OPERATING PROCEDURES

							Page
Ι	ALTERNATE SWITC	HES OPERAT	ING PROC	EDURES	• • • •		4/1
II	SOFTWARE OPERA	TING PROCE	DURES	• • • • • •	• • • •	•••	4/1-6
	A. SAAL 1 First	pass of the as	sembly pro	ogram	• • • •	• • •	4/1-2
	B. SAAL 2 Secor	nd pass of the a	assembly p	rogram .		•••	4/2-3
	C. Condense Progr	am			• • • •		4/3-4
	D. Memory Dump.	•••••		•••••	• • • •	• • •	4/4
	E. Read Print	Punch			• • • •	• • •	4/4-5
	F. Number It	• • • • • • • • • •		•••••	· • • •	•••	4/5
	G. Duplicate	• • • • • • • • •		• • • • • •	• • • •	• • •	4/5-6
	H. Clear	••••••	,	· · · · · ·	• • • •	• • •	4/6

UNIVAC 1005 HARDWARE MACHINE TESTING and OPERATING PROCEDURES

			Page
I.	MA	NUAL ALTERNATE SWITCHES	5 - 1
	Α.	Mode of Operation	5 - 1
	в.	Automatic Form Overflow Mode	5 - 1
	C.	Trace Mode	5-2
	D.	Single Instructions Mode	5-2
		1. Reading PAK	5 - 3
II.	TES	ST SWITCH PANEL	5-4
	Α.	Program Step Counter Switches	5-4
III.	DIS	PLAY MASKS	5-6
	А.	Display Mask 4	5-6
	В.	Display Mask 6	5-16
	C.	Display Mask 8	5-19
	D.	Display Mask 9	5-21

THE UNIVAC 1005 CARD PROCESSING SYSTEM

I. INTRODUCTION

The UNIVAC 1005 Card Processing system is a powerful, high performance system, which combines into a low-cost consolidated card processor features usually found only in more complex, higher priced systems. This small-scale data processing system has been designed around a single address, internally programmed processor, the UNIVAC 1005 Card Processor, and includes, as secondary units, a hardware integrated card reader, an optional, free-standing, high-speed card reader, and a free-standing card punch.

The standard card reader, which is located to the immediate right of the card processor, and which is an integral part of the hardware of the card processor, operates by means of photo-electric cells at speeds up to 600 cards per minute. The input hopper has a 1,000 card capacity, while the output stacker has a 1,500 card capacity.

The optional card reader, like the card punch, is cable connected to the central processor, and has an input hopper capacity of 1,000 cards, and an output stacker with a capacity of 1,000 cards. It features an increase in card reading speed to a maximum of 800 cards per minute.

The card processor, the central unit in the system, contains, in a single hardware unit, a high-speed printer, which prints a maximum of 132 print positions per line, and up to 600 lines of alphanumeric data per minute, the core memory, and all logic and control circuitry for the entire system. The standard configuration also includes the card reader.

The card punch is capable of punching up to 250 cards per minute, and like the free-standing card reader is cable connected to the card processor. This feature permits maximum flexibility in satisfying individual installation requirements as well as enabling maximum consideration to be given to operational preferences.

By consolidating all these components into a single, well-designed unit, the UNIVAC 1005 Card Processing System minimizes installation operational problems and maximizes supervisory and operator efficiency.

Additional detailed information on the various components available with the UNIVAC 1005 Card Processor is contained in the General Description Manual for the 1005 Card Processor.

The following section discusses the logic and control circuitries contained in the processor itself, while subsequent chapters of this manual are concerned with detailed software considerations.

II. PROCESSOR

The processor contains the systems control, arithmetic and logic circuitry, as well as core memory, and is located to the rear and left of the card reader.

The standard 6.5 microsecond core memory of 1024 characters (32 x 32 matrix plane) is expandable in increments of 1024 characters.

Complete solid-state components, ribbon cabling and wire-wrap terminals assure high operational reliability.

Logic Characteristics.

A. Program Logic

UNIVAC 1005 logic is organized around a single address fixed word logic.

B. Operational Registers.

PAK Register

The PAK Register is the Program Address Counter. This 2-character register holds the address of the instruction being executed. It occupies two memory locations. During the final execution phase of the instruction, the contents of the PAK Register are normally incremented by five to give the address of the next instruction. Certain instructions will cause the address in the PAK Register to be replaced with a new address from the instruction word, e.g., jump instructions.




Figure 1. - Diagram of System Logic

IR Register

The IR Register is the Instruction Decoder Register. It is used to contain the operation code of the current instruction and is loaded during the instruction access cycle. The IR Register occupies one memory Location.

MAR Register

The MAR Register is the Memory Address Register. This is used to contain the address portion of the instruction. It defines the memory locations to or from which data is to be transferred. It occupies four memory locations.

C. Transient Registers.

Lengths and Uses

Two programmable transient registers are available. The registers are designated Register AR₁, Register AR₂. Register AR₁ is 10 characters in length; Register AR₂ is 21 characters in length.

Any register may be used for memory transfers. Registers 1 and 2 are the arithmetic registers. All adds, subtracts and compares are executed from these two registers. Multiply and divide operations use both arithmetic registers and the auxiliary Z register. The quotient or product is stored in registers 1 Lengths and Uses (cont'd)

Indicator Unit

and 2 (See Figure 2). Jump Return and Jump Exit operations use the auxiliary X Register.

The Indicator Unit contains the program testable indicators described below. When the indicator tested is found to be reset, the next instruction in sequence is accessed. When the indicator tested is found to be set, control is transferred to the address specified by the instruction.

- 1. <u>Comparison Indicators</u>. There are three numeric comparison indicators--greater than, less than and equal to. There are two alphanumeric comparison indicators-equal and unequal.
- 2. <u>Sign Indicators</u>. There are three sign indicators--positive, negative, zero. The contents of the arithmetic registers may be tested by the program for positive, negative or zero.
- 3. <u>I/O Indicators</u>. These additional indicators are explained in detail under their respective Input/Output Sections.

D. Program Control

The activity of the Program Control Section is divided into a series of logical machine sequences. All of these sequences are fixed in nature and occur with every instruction being processed.

Basic Machine Sequences.

(P)

Program Control--Extract the program instruction address from the Program Address Counter (PAK). Store this value in the Instruction Register (IR).

(I)

(A)

Instruction Access--Extract the instruction referenced by the previous P sequence. Test the operation code and generate the function signal necessary to execute instruction.

Address Access--Extract the operand portion of the instruction from memory and store in the Memory Address Register (MAR). (P+5) Program Control Plus Five--Update the program address counter by five unless a jump instruction has been detected. In that case, this sequence will be updated by the address in the MAR Register.

Execution--Execution phase; perform operation specified.

E. Core Memory.

(E)

The UNIVAC 1005 Card Processor employs magnetic core storage modules with a capacity of 1024 characters each. The UNIVAC 1005 can be expanded to meet increased processing requirements in increments of 1024 characters to a maximum of 4096. Internal representation of each character in storage is by means of an internal binary code called XS3.

Data Representation. Excess three (XS3) is a method of notation that is used by the UNIVAC 1005 System. It establishes some measure of compatibility with the data formats of the other UNIVAC Computing Systems. The zone position is specified by the two high order bits, the numeric portion by low order four bits as in binary coded decimal notation. The difference exists in the numeric portion where each binary specification is a value that is three greater than its decimal equivalent. For example, the number 8 is represented in XS3 as:

ZONE	NUMERIC
00	1011

Note that the numeric portion, weighted with positional values of 8, 4, 2, and 1 from left to right, is actually equal to 11. Similarly, the number 6 is represented as:

ZONE	NUMERIC
00	1001

Here the numeric portion is specified as 9 or three greater than the decimal digit it represents.

1-5

There are several reasons for utilizing this method of notation in certain UNIVAC Systems. Some of these reasons are:

It allows three quantities to test less than 0.

It facilitates complementation.

It permits the carry to occur as in decimal notation.

An involved discussion of these and other reasons for the utilization of XS3 notation is beyond the scope of this manual. It is sufficient that the programmer is aware of the basic format and that this provides in the UNIVAC 1005 Computer a factor of data compatibility with other UNIVAC Systems. Figure 3 gives a listing of the XS3 code configurations.




Figure 2. - Operation of Transient Registers

The alphabetic, numeric, and special characters utilized in the UNIVAC 1005 System.

	1				
80-Col. Card Code	Printable Characters	XS-3 Code	80-Col. Card Code	Printable Characters	XS-3 Code
12-1	A	01 0100	7	7	00 1010
12-2	B	01 0101	8	8	00 1011
12-3	C	01 0110	9	9	00 1100
12-4	DEF	01 0111	12	&	01 0000
12-5		01 1000	11	- (minus)	00 0010
12-6		01 1001	12-0	?	01 0011
12-7	G	01 1010	11-0	!(exclam.)	10 0011
12-8	H	01 1011	0-1	/	11 0100
12-9	I	01 1100	2-8	+	11 0011
11-1	JKL	10 0100	3-8	#	01 1101
11-2		10 0101	4-8	@	10 1110
11-3		10 0110	5-8	: (colon)	01 0001
11-4	N Z O	10 0111	6-8	>	11 1110
11-5		10 1000	7-8	' (apos.)	10 0000
11-6		10 1001	12-3-8	. (period)	01 0010
11-7 11-8 11-9	PQR	10 1010 10 1011 10 1100	12-4-8 12-5-8 12-6-8	イーロ	11 1101 00 1111 01 1110
0-2	S	11 0101	12-7-8		01 1111
0-3	T	11 0110	11-3-8		10 0010
0-4	U	11 0111	11-4-8		10 0001
0-5	V	11 1000	11-5-8]	00 0001
0-6	W	11 1001	11-6-8	;(semi-col)	00 1110
0-7	X	11 1010	11-7-8	A	10 1111
0-8	Y	11 1011	0-2-8		11 0000
0-9	Z	11 1100	0-3-8		11 0010
0	O	00 0011	0-4-8		11 0001
1	1	00 0100	0-5-8		10 1101
2	2	00 0101	0-6-8		00 1101
3	3	00 0110	0-7-8		11 1111
4 5 6	4 5 6	00 0111 00 1000 00 1001	Blank	Space N.P.	00 0000

80-COLUMN CODE

Figure 3. - 80-Column Codes and UNIVAC XS3 Codes for 63 Printable Characters

1. Memory Allocation.

As previously stated, core memory is expandable, to meet increased processing loads, in increments of 1024 characters.

A portion of the 1024 character core memory is allocated to each of the input/output functions of the system--such as reading, punching and printing. The remaining portion of core memory is available for use by working programs. Under certain program conditions, part or all of the input/output memory areas may be used as expanded working core memory. For example, if a punch operation is not required for a particular program, the preassigned portion of core memory allocated to punching could be used as working storage. The 1005 Card Processor Control logic is such that "time-sharing" can be affected, allowing, simultaneous printing and punching, or punching and processing. (Reference Figure 4).



	1	cou	MN				1																									
	ROW	1	2	ŝ	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	1	T I	2	3	4	5	6	,	8	9	10	11	12	13	14	15	16	17	18	1.0	20	21	22	23	24	25	26	27	28	29	30	31
READ	2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62
1	3	63	64	65	66	67	58	69	70	71	72	73	74	75	76	17	78	79	80	81	82	83	84	85	86	87	88	89	90	. 01	92	93
TRANSLATE	4	94	95	96	97	98	99	100	101	102	103	<u>ì</u> 04	105	106	107	108	109	110	m	112	113	114	113	116	117	118	119	120	121	122	123	124
TABLE	5	1 25	126	127	1 28	129	130	131	132	133	134	135	136	137	138	139	140	14)	142	143	144	145	146	147	148	149	1 50	151	152	153	154	155
	6	56	157	158	159	160	161	162	163	164	165	199	167	168	169	170	ולו	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186
	7	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	20 2	203	204	205	20.6	207	208	209	210	211	212	213	214	21 5	216	217
ŕ	8	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248
PRINT	9	249	250	251	252	253	254	255	256	257	258	259	260	261	252	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279
L L	10	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	205	296	297	298	299	300	301	30.2	303	304	305	306	307	308	309	310
	11	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	320	327	328	329	3 3 0	331	332	333	3 34	335	336	337	338	339	340	341
PUNCH 🕻	12	342	343	344	345	346	347	348	349	350	351	352	353	35.4	355	356	357	358	359	360	361	362	362	364	365	366	367	368	369	370	371	372
L.	13	373	374	375	376	377	378	379	380	381	382	383	384	38'5	386	387	388	389	390	.91	392	393	39.4	395	296	397	398	399	400	401	402	403
	14	404	405	406	407	408	409	410	41)	412	413	414	415	416	417	418	419	420	421	422	423	42.4	425	426	4 27	428	429	430	421	432	433	434
	15	435	436	437	438	439	440	441	442	443	4-44	445	446	447	448	449	450	451	452	453	454	455	456	457	4 58	459	460	461	462	463	464	465
	16	465	467	468	469	470	471	472	47.3	174	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	497	493	494	495	496
	17	497	498	499	500	501	502	503	50.4	50.5	500	507	508	509	510	511	-	513		515	516	517			520	521	522	523	524	525	526	527
	18	578	529	530	531	532	533	524	535		537	538	537	540	541	542	547	544	545	546		548		550	551	552	553	554	54.5	5.56	557	558
	19	559	560	561	562	563	564	565	560	567	568	569	570	571	572	573	571	575		577	578	579	580	581			-	585	586	587	588	589
	20		591	592	593	594	595				599	600	601	602	603	604		606		608	609	610	611	612	613	614	615		617	618		620
	21	621	6.22	623	624				628		630	631	632	633	634	635	h			639	640	641	642	643	644	645	646	647	648	649	650	651
	22		853	654	655		-		659	660	≁	662	663		665	606	667	668	669			672	673	674	675	676		678		680	+	682
	23		684				688		690				÷				+		700			703	· · · ·				708		710		712	713
	24	714	715	716	-	-	719		721		-		725	-				<u> </u>	731		733			-			739	ŧ	-	-	743	
	25	-	746	<u> </u>	<u> </u>					753	<u>+</u>		<u> </u>						762		 	765		7 30	768	769	-		777	773	774	775
	26	776	777	778		780			783	-	f	786	730		789	(791	f		<u> </u>		796	797	798		-	801		803	<u> </u>	805	
	27	-		809	<u> </u>	811	812	81.3	++		8 16	817	818		820	821	+		-		÷	827	828	829	830	-	832	-	033	835	-	637
	28		835	840		842	843	813	-		847	817	÷		851	852	+	+		-	826	858	828	860	850 861	<u> </u>	863	864	865	866	<u>+</u>	868
	29		870	┢──	872	873	874	875			878	848	+	ł			+	+	884		888	889	890	891	892	893	•	<u> </u>	896			808
	30	-	901	902		┣	-	906			909	910		912	882	914		÷		918	919	920	-	891 922	892	924				928		930
	1	-	932	-					+		+		÷				+	<u> </u>	-				-					-	927		+	-
	31	731	132	1 ⁷³³	1 7 34	735	*36	937	¥38	739		L	L	943	944	945		1	948		1	_	952	953	954	955	956	957	758	759	760	Y61
	32	1	L	1	L.	L	1	L	L		1	5 1	A		<u>.</u>	R	E	اف	3]		R	3	L		L	1	1	L	L	L	L	

1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Figure 4. - 1005 Input/Output-Storage Areas - Module 1

2. Input/Output Buffer Areas

The three preassigned Input/Output buffers in the first module of the UNIVAC 1005 Card Processor are as follows,

Read Buffer Area. The read area is assigned the first 80 positions in core memory. Hence, the numeric addresses of the read area is $\emptyset\emptyset\emptyset$ to $\emptyset\emptyset8\emptyset$. When ever the programmer gives an instruction to read a card, the card is read into this area. Column one of the input card is stored in the first position of the read buffer ($\emptyset\emptyset\emptyset$ l), column two being stored in the second position ($\emptyset\emptyset\emptyset$ 2) and so on.

Print Buffer Area. There are 132 positions of core memory corresponding to the 132 print positions of the UNIVAC 1005 printer. When the programmer gives a print command, all 132 positions of the print buffer area are printed, the buffer is cleared to spaces, and the printer form is advanced. The core memory positions assigned to the print buffer are \emptyset 161 to \emptyset 292. The first character of the print buffer area (\emptyset 161) corresponds to print position one, the second character (\emptyset 162) corresponds to print position two, and so on.

<u>Punch Buffer Area.</u> There are 80 positions of core memory corresponding to the 80 columns of a punched card. The numeric addresses assigned to the punch buffer area are \emptyset 293 to \emptyset 372. When a punch command is executed, the first character of the punch buffer area is punched in card column one, the second character is punched in card column two, and so on.

The punch buffer area is not cleared during the punch cycle and the data remains the same in core memory.

Optional Buffer Areas. These additional buffer areas are explained in detail under their respective Input/Output Sections.

3. Memory Addressing.

Each character in the UNIVAC 1005 core memory is directly addressable by its numeric address. For example, the first character of the punch buffer area can be referenced by its numerical address \emptyset 293, the second by \emptyset 294 and so on.

1.1.1.1

THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

I. INTRODUCTION

To solve a problem, a computer must have a series of instructions which determine how the computer is to operate. In addition, the computer must be given one or more sets of data upon which to operate. This combination of instructions and data is called a program. A program must define, in complete detail, exactly what the computer is to do, under every conceivable combination of circumstances, with the data which is read into or processed by the computer. The number of instructions required for the complete solution of a problem may be a few hundred or many thousands, depending on the problem. The computer may refer to these instructions one after another, or it may repeat, skip, or modify over certain instructions, depending upon immediate results or circumstances.

These instructions are understood by the computer in a form known as <u>Machine Language</u>, a form which is difficult for the programmer to encode. In order to facilitate coding, considerable time and effort has been expended in developing programming systems that allow the programmer to write in a <u>symbolic language</u> more easily comprehensive to him than machine language.

Associated with a programming system is a machine language program called an Assembler. The assembler accepts a program written in symbolic language (source program) and converts it into machine language (object program).

II. GENERAL DESCRIPTION


The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address Assembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.

The first pass, SAAL l relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This noted relationship is commonly referred to as the "TAG" or "Label" Table. The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL 1, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

III. INSTRUCTION FORMAT

The UNIVAC 1005 Machine Code instruction consists of five characters. The format of the instruction characters on this basis is illustrated below.



OP - Indicates the operation to be performed.

M - Indicates most significant location.

L - Indicates least significant location.

A. SYMBOLIC CODING FORMAT

In writing a program in SAAL symbolic language, the programmer is primarily concerned with three fields: Label field, Operation field, and Operand field. In addition, it is possible to annotate the symbolic language at the time it is written through the use of comments which will provide clarity for the programmer and relate coding to its associated flow chart. 1. <u>Label Field</u>. A label is a method of identifying either a symbolic line of coding or a word of data. In writing a label in the assembly language SAAL, the programmer may use any meaningful combination of one to three characters. Of these three characters, the first may be any alpha character, including special characters, except the dollar sign, asterisk, plus, minus, or comma. The second and third position of the label field, if present, may be either alphabetic or numeric or special characters, including the dollar sign but excluding the asterisk, plus, minus, and comma. In writing a label in the label field of a symbolic line, the first character of the label must appear in the leftmost position of the label field. The following are examples of acceptable labels.

				_																					
<u>U</u> N	11/									U	IN	11	V	A	C°	• 1	0	0	8	s	AAL AS	SEMB	BLEF	CODI	IG F
																				-					
PROG	RAM.							F	OR	BE	G		700 0 01		MME	ER	- -							DAT	E
SEGU		1	LAI	SEL.	1	OP		{					0	REF	AN	DŞ						INTS		······	
1	4	5 6	7	9	10	11	13	14	5		-	2	0			_			30	31	32			40	
			T,	1		+ 5								.		L L				1	 				
			A	1		+ 5					للبيسة			ابرور ا				44		1					
			7.	4,X		+ 6					.			لمبرية		L., L.				1	I I				
			T,C	D,T		+,1	0			_ _)	1		. .					1	1 1				
				A.				1								1.1	. 1		4	1	і Цалілі				Ľ
		Γ												L.				<u> </u>							7
					П	1.11	- 1																		1

2. Operation Field. In the operation field, the programmer places a symbolic code indicating the machine function that is to be performed. These function codes are explained subsequently. An example of acceptable operation codes is shown below.

	UN	1										U	N	11	V	A	C°	• 1	a	0	5]s	AAL	. A	SSE	MB	ELE	:R (CODI	NG
	PROGR	AM		•													MME	R_				···							DAT	Έ.
	SEQUE LINE	INS 4 5	6			17		DP 1 :	1	Γ		3E(3 с	4R1			AN	DS			30		CO	MM	EN	τs			40	
			Γ	Τ.	A G		۴.	A 1	Τ	Т	A	X	, (5	i .							1	l		. ,				, 1	
			Γ				A	M, 1	Ι	T	0	T	; 1	0	1	L				ىپ سىلە		1	 L			مىلىتىتى ئىستان			L	د. ب م
			L			L	L	D 2		\$	+	1	0			L		سابست			-	1;) 		ل ل				Ĺ	ہے
			L		· 		i. Linna		ŀ	1		<u>-</u>			1	L			i ,	.		L	, 		ا ــــا		.	. L		╷
		-	L	.	يناب					L				 .	<u></u>	ا		i.,				1	, 	.,	┶┯╍┻				ب_ا	
1997 - 1997 1997 - 1997				ļ.,		L	-	<u> </u>			اب مساب	÷	_		1	اس ا	, ,	ــــــــــــــــــــــــــــــــــــــ	····l,	, 		1							<u>ــــــــــــــــــــــــــــــــــــ</u>	4
			L										I			L.,		I		ب		1					. .,	. .		1

2-3

3. Operand Field. The operand field of a symbolic program follows the operation field, and it is used to inform the assembler which location is to be addressed in conjunction with the operation to be performed. For example, if the programmer called for data to be added in the Arithmetic Register 1, the operand field would tell the processor where to go for the data to be added. Also, the operand field would tell the assembler how many positions of memory to accumulate in Arithmetic Register 1.

The following example depicts the instructions required to add a five digit numeric field to Arithmetic Register one, and store the result back into core memory.

•• •	<u>U</u>	N	IN		AC						UNIVACº 1005	s	AAL ASSEMBLER CODING FO
	PRO	GR	AM -								PROGRAMMER		DATE
		QUE			LAB	EL	١L	QP	٦		OPERANDS		COMMENTS
		i€ 3	1N\$ 4 5	6	7	9	011	1	3 14	15		031	
				Τ			A	R.I	Τ	Т	1,, <u>5,,,,</u> ,,,,,,,,,,,,,,,		1
				T		T	s	'A 1		a	Ø 1 , 5 I	i	<u>↓</u> ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
				1.7		1					an a		t <u>e se de seten de set</u>

In addition the M position of the operand may be incremented or decremented in order to provide increased flexibility in addressing.

In the following example the two least significant characters of a ten character field called FD1 are to be loaded into Arithmetic Register 1. In order to address these characters an increment of eight is added to the base address of the field thereby obtaining the desired result.

1 1 <u>1</u> 1			ar Marana Aran Taran		
	UNI	AC		UNIVACº 1005	SAAL ASSEMBLER CODING FORM
	PROGRAM		1997 - 19	PROGRAMMER	
			F.	DR BEG CARD ONLY	DATE
	SEQUENCE LINE INS 1 3 4 5	LABEL 6.7 91	OP	OPERANDS 5 20 30	1 COMMENTS
			LAI F	D 1 + 8 , 2	
		Lin .	C.A.1 A	R, 2, +1, 91, 2	
			J,E,A 1	+1,0,	<u>Francis in a la d</u>

If field FD_1 were decremented by eight, the seventh and eighth characters immediately to the left of the most significant character of FD_1 would be loaded into Arithmetic Register one. When incrementing or decrementing an address, the programmer may use one, two or three characters. The programmer can increment or decrement from 1 to 999 positions in memory; however, an operand may not be split between memory modules.

- NOTES: 1) In the above example the second instruction references Arithmetic Register two in the operand field. Arithmetic Register 1 and Arithmetic Register 2 are predefined labels (AR1 and AR2) and can be referenced as operands in the same manner as labels.
 - 2) In the above illustration the third instruction references \$ in the operand field. \$ represents the current value of the location counter which may be modified (+ or -) in increments of five (5). Thus, in the illustration, if an equal condition is met, control will bypass the next sequential instruction.
 - 3) When modifying an instruction within the program with another instruction, both the instruction being modified and the modifier should be labeled.
 - 4) If the length is not specified, the assembler assumes an operand of 5 characters.

4. <u>Comments</u>. Comments are coded starting in column 32 of the code sheet. The comments written here by the programmer are not looked at by the assembler. However, they do appear on the printout from SAAL 2; they are put into the code sheet for reference only. Any character may be used in the Comments section of the sheet.

IV. PROGRAM ORGANIZATION

Certain required parameter cards must be supplied to the assembler in order to properly position constants, headers, or any data the programmer wishes to store in memory. These parameter cards are called directives. They direct the assembly in the allocation of core memory for the various divisions of a symbolic program. They are described below.

A. BEG DIRECTIVE

The first card of every symbolic program written in the assembly language SAAL must have BEG card or directive. This card initiates the assembly process.

For example:

UN								UN	IVA	<u>2° 100</u>)6 \$/	AL ASSEMBI	LER CODING FORM
PROGR	RAM,						F	F BEG CA	ROGRAN	IME R			DATE
SEQUI LINE			LA8 7	ει 91		ОР 1 1	314	5	OPER	ANDS	30 31	COMMENTS -	40
		Π			T	BEG	T				1		

B. CRD DIRECTIVE

CRD Card is used to call the assembler's attention to the Read Area in core memory. CRD is punched in the operation field of the card format. Labels are then used to define areas within the Read Area. The label for each field is placed in the label field on the card. In the operation field, punch a minus (-) in column 11. In column 15 punch the position in the read area the program wishes to designate.

2-6

For example:

UN								L	UNIVAC [®]	1005	SAAL ASSEMBLE	R CODIN
PROGR	AM.					·•··			PROGRAMMER			
SEQUE		כ	LABEL	٦Į		0P	1	FOR	OPERANDS		COMMENTS	- , , , , , , , , , , , , , , , , , , ,
LINE 1 3	1NS 4 5	6	7 9	10	11	13	14	15	20	30 3	11 32	40
		T		T	в	ΕG				· · · · ·	1	
		T		T	c	RD			· · · · · · · · · · · · · · · · · ·		· · · · · · · · · · ·	· · · ·
			FSN	Ι	-			1				
			NOM		-			1,6	5			
			CAT	I	-			3 8	3	1	1	
			A M T	Γ	-	1		5 6	5		1	
	,		QTY	Γ	-	1		7 1				/

C. PRT DIRECTIVE

This card is used to direct the assembler's attention to the print area in core memory. Like the Read Area, the Print Area may be labeled. The format for doing this is the same as for the Read Area.

For example:

											3 ° (100	76	SAAL	, ASS	EMBI	LER CO
PROG	RAM.								-PR	OGRAN	MER.				11		Ç
							FOI	BEG	CARD	ONLY							
	ENCE		BEL	1∳Γ	0P	٦	Γ	* <u>* · · · ·</u> · ·		OPER	ANDS			1 _{co}	MME	NTS -	
LINE	INS 3 4 5	6.7	9	101	1 1	3 14	15	,	20				30 :	31 32			4
	T	T		F	R.	T	Τ						۱	1			
	+	╡ ╡ ╞	 T'' 1			1	\mathbf{t}	t end and the	_ŧ <u></u>	Årrr. År nædpre ►	ațar 4 a 4		┉╇╓┅┿╍╌╇╴		•• •	- 	,
┝╍╍┶		┼┟	T 2	┝┼╴	ا ا	-+-	Ŀ	<u>∲↓</u>	İ İ, ıı	<u></u>	┉╄┅┉╄╓┈┍╇	╾ _{╍╢} ┠╾┯╼╋╺	" * , <u>\$</u>	┉╉┯╷╃┯		. ↓↓. ,	if only ed
		╉╋┿	12	-	- 1 -,-,-,	+-	4	به منظم الم	<u> </u>	<u></u>	- 4. 4. 4		ل ب ب	+ -	- -		
		P.	т 3				8	7	11.	L.		1.1		_i			
_11						-	T	,					1 Contraction of the local distribution of t	. I	1.00000		di ben etas
		P	T 4	-	,		11	09		,			Ъ. – н				

D. PCH DIRECTIVE

As in the Read and Print Areas, subdivision of the Punch Area is possible. The format is the same as described for the CRD directive. For example:

 UN		/ /					UNIVAC® 1005	SAAL ASSEMBLER CODING F
PROGR	RAM_						PROGRAMMER]
SEQUE LINE 1 3		e.	LABEL		0P 12	۱ſ	OPERANDS	I COMMENTS
				Р	СН	Π	<u>, , , , , , , , , , , , , , , , , , , </u>	
			רָטִץ	-	1 I.	Ŀ		<u></u>
			P_U_2	-		ŀ	6	
			P U 3	-			38	<u> </u>
			PU4]-			56	
			PU5		1	L L	7 1	

E. BF1 DIRECTIVE (Buffer 1)

BF1 card is used to call the assembler's attention to the 1st core position of Bank 1. In this regard, it is similar to the CRD directive. Its primary use is to define areas for peripheral devices, i.e. paper tape. BF1 is punched in the operation field of the card format. Labels are then used to define areas. The label for each field is placed in the label field on the card. In the operation field, punch a minus (-) in Column 11. In Column 15, punch the position in the buffer area the program wishes to designate.

For example:

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM
PROGRAM	
SEQUENCE LABEL OP LINE INS 1 34 567 91011 13	OPERANDS COMMENTS 31415 20 303132 40
, , B,E,G	
B.F.1	
E,M,P -	
N, A, M -,	6
	2.7

EMP would be assigned the location starting at 0001, NAM at 0006 and so forth.

F. BF2 DIRECTIVE (Buffer 2)

BF2 card is used to call the assembler's attention to the 1st core position of Bank 2. Its primary use is to define areas for peripheral devices, i.e. magnetic tape. As in BF1, buffer 2 may be labeled. The format for doing this is the same as described for BF1.

For example:

UN								U	NI		A (C°	10	0	8	SA	AL	ASS	EMB	LER	CODIN
ROGF	RAM_							FOR BI					ER_	,							DATE.
SEQUE LINE 1 3		1	LABEL 7 9	Ľ	0 11)P 13	14	15		20		RA	NDS			3031		IME	NTS		40
		Π		T	в,	F, 2			1.1.	. 1						.	1				
		\square	F, S,N		-			1				.				. I		<u>ــــــــــــــــــــــــــــــــــــ</u>			
<u> </u>		L	N, O, M	L	Ŀ			1,6,	<u></u>					<u>i</u> i	h) 	1, 1		4.4	
			С, А, Т			L		3.4.	<u></u>	<u> </u>	L	<u></u>) }				ب ا
~		L	V.A.L		<u>-</u>			5, 2,			L	1.1				.	Г 6				سا
			<u>, т, ү</u>		 _			6,7,		. 1						. 1					

FSN would be assigned the location starting at 0962, NOM at 0977 and so forth.

G. BF3 DIRECTIVE (Buffer 3)

BF3 card is used to call the assembler's attention to the 1st core position of Bank 3. Its primary use is to define areas for peripheral devices. As in BF1, buffer 3 may be labeled. The format for doing this is the same as described for BF1.

For example:

UNIVAC	UNIVACº 1005 SAAL A	SSEMBLER CODING FO
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARD UNLY	
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 10 1 1 13	OPERANDS COMM 1415 20 303132	40
BF3		<u></u>
F,D,1 -		<u></u>
F,D,2 -	6,7,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<u> </u>
F.D.3 -	1,5,0, , , , , , , , , , , , , , , , , ,	· · · · · · · · · · · · · · · ·
F,D,4 -	4,5,5, , , , , , , , , , , , , , , , , ,	

FD1 would be assigned the location starting at 1923, FD2 at 1989 and so forth.

H. BF4 DIRECTIVE (Buffer 4)

BF4 is used to call the assembler's attention to the 1st core position of Bank 4. Its primary use is to define areas for peripheral devices. As in BF1, buffer 4 may be labeled. The format for doing this is the same as described for BF1.

DIVICION OF		VAC			UNIVAC® 1005 SAAL ASSEMBLER CODING FO
PROGR	AM_			•	PROGRAMMERDATE
SEQUE LINE 1 3		LABEL	10	OP	OPERANDS COMMENTS
			Γ	B, F, 4	
		T_A,X			1,
Lin		T, D, T		5.1	2,6, , , , , , , , , , , , , , , , , , ,
	L	Q,T,Y			5,8, , , , , , , , , , , , , , , , , , ,
		A.L.	L		1,2,7, , , , , , , , , , , , , , , , , ,
		G		_	1,6,2,

TAX would be assigned the location starting at 2884, TDT at 2909 and so forth.

I. ORG DIRECTIVE

For example:

The ORG Directive informs the assembler that the programmer wished to adjust the assembly address counter to the numeric value contained in the operand field. For example, if the programmer wishes to start storing at one particular place in memory, he specifies this by placing the numeric address in the operand field. This numeric address must be four characters.

The following example would origin the next instruction, constant, or work area in position \emptyset 373 of core memory.

							L	JN	IV	AC	• 1	00	5	SAA	AL AS	SSEM	BLE	r co	DING F	ORM
PROGR	AM.						FOR I			GRAI		۲ <u> </u>						_ DA	TE	,
SEQUE LINE 1 3		6	LABEL 7 S		0P	314	15		20		RANE)S		0 3031	COMM 32	ENT	s	40		
		\Box		Π	0, R,	G	0,3	7, 3,	لــــا		<u> </u>	1. 1. 1			<u> </u>	<u> </u>		ا		
		Ц		\prod	ا الم				لم					└┴╶╋					-	_/
								ليساني	لـــــ			.	L_L_1				1_1_	لمعتما		

The programmer may use an ORG statement anywhere in a program, provided he complies with the following rules.

1. The operand value must be a four digit decimal number.

2. If the ORG directive is employed within the procedure division (after the STA directive) the new assembly address must be a multiple of thirty one (31) plus one (1), beginning with 1, 32, 63, and so on.

3. The ORG directive must be employed before the 1st literal instruction.

J. LITERALS

The use of literal instructions enables the assembler to move the number of characters specified by the operation code from the operand field to an equal number sequential core locations, beginning at the address specified by the preceding ORG directive.

With literal instructions, the programmer is able to store headers, constants, or set aside storage for work areas.

The literal instruction consists of a label in the label field of the symbolic deck, a plus sign (+) in column 11 of the operation field followed by the number of positions to be set aside. The operand portion of the card contains the constant or literal to be stored. The maximum for one line is 34 positions, however this line may not be split between memory modules. For example:

PR	OGR	AM.								PROGRAMMER		DATE_
					Г				FO	BEG CARD ONLY		
	EQUE	NCE INS	7	LABEL	1		0P]	Γ	OPERANDS	COMMENTS -	
1	3		6	79	10	11	13	14	15	20 30 3	1 32	40
						0	RG		0	7 3	4	
				H D I		+	1,0	Ĺ	E	D OF JOB	·	
		L		К 2		+	2		1	Lalate Andre Lada Lada La La La La La La La La La	╹ ╋╶┵┈┟╶╷┽┯┷╼┵┉	1
				w. s		+	2 0				1 '- Li i li i i	

In the first example, HD1, the constant "END OF JOB" is stored in 10 positions of memory, which can be referred to by HD1.

In the second example, K2, the constant "10" is stored in 2 positions of memory. To refer to this constant, the label K2 need only be called.

The third example, WS, a work area of 20 blank positions is set aside, that is labeled WS for programming reference.

K. * COMMENTS CARD

An asterisk punched in the operation field (Col. 11) indicates a comments card, and is listed 80/80 on the assembly printout. This card is used by the

programmer to facilitate reference to the assembly printout, and/or to explain certain portions of his program.

A Comments Card may be used anywhere within a program. The programmer is not limited by the number of the cards he may use.

For example:

PROGRAM PROGRAMMER DATE SEQUENCE LABEL OP OPERANDS I COMMENTS 1.34566791011.1314152030313240 JE MAS I J.E MAS I I I I.S I.S I.S I.OPERANDS I COMMENTS I.S I.S I.S I.S I.S I.S I.S I.S I.S	UN	IV		AC					Ĺ	UNIV	SAAL ASSEMBLER CODING FORM									
SEQUENCE LABEL OP OPERANDS I COMMENTS 1 3 4 56 7 91011 131415 20 303132 40 1 3 4 56 7 91011 131415 20 303132 40 1 3 4 56 7 91011 131415 20 303132 40 1	PROGR	АМ_								PR0	GRAMME	R							те _	
LINE INS 1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40 1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40 1 1 1 1 14 15 20 30 31 32 40 1 1 1 1 14 15 20 30 31 32 40 1 1 1 1 14 15 20 30 31 32 40 1 1 1 1 13 14 15 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 14 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10<	EDUE	NCE				F			FOR	BEG CARD 0	NLY									
* JUMP TO MASTER ROUTINE * IF ACCOUNT NUMBER IS * EQUAL TO PREVIOUSLY	LINE	INS	6			01		3 1/4	15		PERANC	os	30			ENTS		40		
* IF ACCOUNT NUMBER IS * EQUAL TO PREVIOUSLY						Ī	J E		M,	A . S										····
* IF ACCOUNT NUMBER IS * EQUAL TO PREVIOUSLY						1	k . 				المسادر المسا		L							
* EQUAL TO PREVIOUSLY						1	k ·	Ι	1'r	υ, Μ, Ρ, Ι, Τ _ι α	, MA	SŢĒ	RR	o'u'	T, I,	N E		. 1	1.4	1 1
╞╍┶╍┶╍┫┉╘╍┋╍╏╍┶╍┺┰┋╼┧┉┟╍┫┅┨┅╏┉┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍┟╍					T	1	*			FACCO	, U, N, T	N U	MBE	R	1,5			1		
*						T	k		E		ro p	R E V	100	S'L'	Y			. 1	11	.7
						1	*	Т	R	EAD CA	RD	1 4						. 1		7
			Γ			T		Τ		•••••••••••••••••••••••			4 4	····						7

In this example, the programmer has used five comments cards to break into the printout format. The assembler would only interpret the jump instruction, and the Comments Cards would be listed as they appear on the coding form.

L. STA DIRECTIVE

This directive terminates the DATA DIVISION and marks the beginning of the PROCEDURE DIVISION of the program. The assembler, upon decoding this card, advances the assembly address counter to the next row of core memory, and assigns the addresses to the instructions of the program from that point. The PROCEDURE DIVISION of every program must be indicated by this directive.

Note: All labels used in the 1005 program, with the exception of instruction labels, must be defined before the STA card either in the I/O sections or as a literal.

For example:

		SAAL ASSEMBLER CODING F		
	-FOR BEG CARD ONLY	DATE		
SEQUENCE LINE INS 1 3 4 5 6 7 91011 131	OPERANDS 15 20 303	1 32 40		
S T A		1 +		

M. END DIRECTIVE

The END directive is the last card of the source deck. This card must always be present. The purpose of this card is to inform the assembler that all card instructions used in the program have been inserted and to terminate the assembly. The operand field must have the tag of the first instruction.

For example:

			١C						UNIVAC' 1005	SAAL ASSEMB	AL ASSEMBLER CODING FOR		
PROGR	RAM								PROGRAMMER		DATE		
					5			F 01	BEG CARD ONLY				
LINE 1 3		6	LABE	EL 91	♦	0P	14	15	OPERANDS 20 30	COMMENTS	40		
		T		1	1	END	T	s	ГТ,	.1	1		

V. INSTRUCTION REPERTOIRE

Each instruction in the UNIVAC 1005 consists of five character positions, and are sequentially numbered in increments of five, beginning with the first character of a row. The last character of a row is utilized by the U1005 logic to designate at which row the next sequential instruction is located.

There are four general classes of instructions varying slightly in format.

- <u>Class I</u>: Class I instructions contain an "M" address and an "L" modifier. The "M" portion defines the most significant position of a field, where the "L" portion defines the length of the field. All Arithmetic and Transfer instructions are Class I.
- <u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions.
- <u>Class III</u>: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.
- Class IV: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer (BF_n), and length in the "M" portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

A. INSTRUCTION REPERTOIRE -- CENTRAL PROCESSOR

The Central Processor instructions pertain to Class I and Class II and are explained in detail on the following pages.

LOAD ASCENDING: LAr M,L

Function: Load ascending L most significant characters from the field specified by M, into the L least significant character positions of AR1 or 2.

Notes: a.) L must be decimal number.

- b.) L most significant characters of the field specified by M, are transferred in ascending order to the L least significant positions of the specified register.
- c.) When L is less than the capacity of the register the remaining positions of the register will be space filled.
- d.) When L is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.


Example: Load Arithmetic Register 1 with a nine character constant.

ñ	IN	IV	AC				U	UNIVAC* 1005					SAAL ASSEMBLER CODING FORM				
PR	OGR	АМ						PROC	RAMME	.R			· · · · · · · · · · · · · · · · · · ·	DA1	re	(
	FOUF			- ſ			OR BEG	CARD OF									
	INE		LABEL	1	OP	314	E	0 20	PERAN	DS	20		OMMENTS -	40			
┝╧		4 3 6	<u> </u>	210	LAI		K _. 3,,9					31 32 		<u> </u>		\rightarrow	
				+		+	<u>`````````````````````````````````````</u>	<u> </u>	łł			-	<u>┥──└──└──</u> ┣──┣╌	<u> </u>	1.1.1.1.1.	/	
									م	المتركب والمتركب		└ - ╂	····	<u></u>			
*AR	. 1	(b	efor	e)	=		79	2 4	4 6	5	13	6	4				
K3		•						ΒĹ									
AR	1	121	fter	۱			ΔS) Т		т				

Load Register 1 with a five character constant.

FOR BEG CARD ONLY SEQUENCE LINE INS 1 3 4 5 6 7 9 to 11 131415 20 30 31 32 40 I I I I I K 3 + 4 5 I	SEQUENCE LABEL OP OPERANDS COMMENTS LINE INS 1 3 4 5 6 7 9 1011 13 14 15 20 30 31 32 40	PROGRAI	A		PROGRAMMER	د موسطی معرف میں معموم مربق اور اور اور اور اور اور اور اور اور اور	DATE
	*AR1 (before) = $7 \ 9 \ 2 \ 4 \ 6 \ 5 \ 1 \ 3 \ 6 \ 4$	LINE	is	OP	OPERANDS		40
				LA1	K 3 + 4 , 5	·····	

Load Register 1 with a three character constant.



*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

LOAD DESCENDING: LDr M,L

- Function: Load Descending L consecutive characters whose most significant character is at M, into the L most significant positions of AR1 or 2.
- Notes: a.) L must be a decimal number.
 - b.) L characters of the field specified by M are transferred to the register.
 - c.) When L is less than the capacity of the register the remaining positions of the register will be space filled.
 - d.) When L is greater than the capacity of the register truncation will occur and the least significant characters of the field will be deleted.
- Example: Load Arithmetic Register 1 with a nine character constant called K3.


UNIVA	AC		U	NIN	/ A	C°	10		5	SAAL	. ASSEMB	LER CODI	NG FORM
PROGRAM				PR	OGRAI	MMER	۰					DAT	E
		F	OR BE	G CARD	ONLY				-				
LINE INS	V)P 13141	5	20	OPER	RAND	S		30 3	1 co 1 32	MMENTS -	40	
	L	D, 1	К 3 , ,	9						1		I	1 1 1 1
				لحدي		.				1	·		· · · · · · /
*ARl (b	efore)	=	7	9 2	4	6	5	1	3	6	4		
K3		=	sι	JВ	Δ	Т	0	т	Α	L			
ARI (a	fter)	=	sτ	JВ	Δ	т	0	т	А	L	Δ		

UNIVAC UNIVAC' 1005 SAAL ASSEMBLER CODING FORM PROGRAM PROGRAMMER. DATE FOR BEG CARD ONLY SEQUENCE OP LABEL OPERANDS COMMENTS INS LINE 20 30 31 32 40 D 1 K_3 + 4 , 5 Ł *AR1 (before) 7 9 2 4 6 5 1 3 6 4 Ξ K3 = SUBATOTAL AR 1 ΤΟΤΑΙΔΔΔΔ

Ξ

Load Arithmetic Register 1 with a five character constant called K3.

Load Arithmetic Register 1 with a three character constant called K3.



*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

LOAD PRINT: LPR M,L

- Function: Load descending L consecutive characters whose most significant character is a M, into the L most significant positions of the print buffer.
- Note: a.) L must be a decimal number, and should range from 1 to 132.
 - b.) L characters of the field specified by M are transferred to the most significant positions of the print buffer.
 - c.) When L is less than the capacity of the print buffer the remaining positions of the buffer are space filled.
 - d.) When L is greater than the capacity of the print buffer the least significant characters of the sending field will be truncated.

Example: Load the Print Buffer with the first header line labeled HD1.


SEQUENCE LABEL OP OPERANDS	FOR BEG CARD ONLY	UNIVAC	UNIVACº 100	5 SAAL ASSEMBLER CODING FOR
	SEQUENCE LABEL OP OPERANDS COMMENTS			DATE
LINE INS	<u>1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40</u>	SEQUENCE LABEL OP	OPERANDS	

STORE ASCENDING: SAr M,L


Function: Store ascending L least significant characters from AR1 or 2, into the L most significant positions of the field specified by M.

- Notes: a.) L must be a decimal number.
 - b.) L characters are transferred in ascending order (least to most) from AR1 or 2 to the most significant positions of the field specified by M.
 - c.) When L is greater than the capacity of the register the receiving field will be space filled.

Example: . Store the nine least significant characters of AR1 into the field labeled RMK.



. Store the five least significant characters of AR1 into the five most significant character positions of the field labeled RMK.





*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

STORE DESCENDING: SDr M,L

Function: Store descending L most significant characters from AR1 or 2 into the L most significant positions of the field specified by M.

- Notes: a.) L must be a decimal number.
 - b.) L characters are transferred from AR1 or 2 to the most significant positions of the field specified by M.
 - c.) When L is greater than the capacity of the register the receiving field will be space filled.






. Store the four most significant characters of ARl into the four most significant positions of the field labeled RMK.

UNIVAC	UNIVACº 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARD ONLY	
LINE INS	OP OPERANDS	COMMENTS
	SD,1 R,M,K,,,4	
RMK (be	Sore) = $\triangle \triangle \triangle \$ 1 0$. 1 5
AR 1	$= S U B \triangle T O$	ΤALΔ
RMK (aft	$er) = SUB \triangle 1 0$. 1 5

2-22

. Store the five most significant characters of AR1 into the five least significant positions of the field labeled RMK.



RMK	(before)	Ξ	1	1	5	Δ_{1}	Д	Д	Ą	Δ	Δ	
*AR1		=	S	U	В	Δ	T	Q	Т	А	L	Δ
RMK		=	1	1	5	Δ	S	U	В	Δ	Т	


*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

STORE PRINT: SPR M,L

Function: Store descending L most significant characters from the Print Buffer into the L most significant positions of the field specified by M.

Notes: a.) L must be a decimal number.

- b.) L characters are transferred from the Print Buffer to the most significant positions of the field specified by M.
- c.) When L is greater than the capacity of Print Buffer (L >132) the receiving field will be space filled.
- Example: . Store the eighty most significant characters of the Print Buffer into the punch buffer.




PCH is the tag assigned to the most significant position of the punch buffer.

SHIFT RIGHT: SHR $M, L \Delta S$

- Function: Shift the area in memory specified by M and L,S character positions Right.
- Notes:

a.) L must be a decimal number less than 961 and wholly contained in one memory bank.

- b.) The S least significant characters of the area are lost during the shift operation.
- c.) The shift count S must be preceded by a space and must be a three digit decimal value, equal to or less than 30.
- d.) Spaces will be stored in the S most significant character positions of the shift area.
- e.) The memory location assigned to the least significant character of the area to be shifted must be a multiple of 31. In other words, it must terminate at the end of a row, i.e. 31, 62, 93 and so forth.
- Example 1: Shift right an area of 200 characters labeled TAB five (5) characters or positions.



Example 2: Shift right an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields terminating in core location 0713.

0620																															A	21
0651	A	А	в	в	в	С	С	С	D	D	D	Ε	Е	Ε	F	F	F	G	G	G	н	н	Н	Ι	1	1	J	J	J	к	к	22
0682	к	L	L	L	М	М	М	Ν	N	Ν	0	0	0	Ρ	Ρ	Ρ	Q	Q	Q	R	R	R	S	S	S	Т	Т	Т	U	U	υ	23
0713																																24

MEMORY LAYOUT OF TABLE

				Г			FOR BEG CARD ONLY	
SEQUE			LABEL	∳	OP		OPERANDS	COMMENTS
		6	7 9	10	11 13	14	<u>15 20 30 31</u>	1 <u>32</u> 40 <u>50</u>
J							IN DATA DIVISION	
			CŢŖ		+ 5		21001	
-44								
1.1.							IN PROCEDURE DIVI	SION
<u>.</u>						Ц		
	L		ROU		CLR		CTR+2,,2	CLEAR CTR
	I		· · · · ·		LA1	Ц	ТАВ+60,3	TAB FIELD TO ARI
1					C _A 1		FD1,3	COMP TO INPUT
1.1.	I				JĘA		FIN	FIND IN TABLE
					IC		CTR	INCR CTR
					JE		ERR	NO FIND IN TABLE
41					SHR		ТАВ, 63, 003	SHIFT TAB 3 POS
					SA1		ТАВ, З	STORE AT BEG
					J		ROU+5	REPEAT
	LINE		LINE INS 3 4 5 6	LINE INS 3 4 5 6 7 9 	LINE INS	LINE INS 3 4 5 6 7 9/1011 13 C T R + 5 C	SEQUENCE LABEL OP LINE INS 3 4 5 6 7 9/10 11 13 14 1 . <t< td=""><td>LINE INS OPERANDS 3 4 5 6 7 91011 131415 20 3031 1 N DATA DIVISION 1 1011 131415 20 3031 1 N DATA DIVISION 1 1 1011 131415 20 3031 1 C T F 2 1001 1 1011 1</td></t<>	LINE INS OPERANDS 3 4 5 6 7 91011 131415 20 3031 1 N DATA DIVISION 1 1011 131415 20 3031 1 N DATA DIVISION 1 1 1011 131415 20 3031 1 C T F 2 1001 1 1011 1

A three character field in the card labeled FDI is compared successively to each field in the table.

SEQ. NO: 001

- The table counter is cleared

002 - Last field of table is loaded into AR1

003 - Compare AR1 to field in the card

004 - Jump equal to FIN

005 - Increment the table counter (21011)

006 - Jump equal to ERR

007 - Shift the table 3 positions clearing last field


- 008 Restore last field at the beginning of table
- 009 Jump to repeat routine (seq. No. 002)

SHIFT LEFT: SHL $M,L\Delta S$

Function: Shift the area in memory specified by M and L,S character positions left

- Notes: a.) L must be a decimal number less than 961 and wholly contained in one memory bank.
 - b.) The S most significant characters of the area are lost during the shift operation.
 - c.) The shift count S must be preceded by a space and must be a three digit decimal value, equal to or less than 30.
 - d.) Spaces will be stored in the S least significant character positions of the shift area.
 - e.) The memory location assigned to the most significant character of the area to be shifted must be a multiple of 31, plus 1. In other words, it must start at the beginning of a row, i.e. 32, 63, 94 and so forth.

Example 1: Shift right an area of 200 characters labeled TAB five (5) characters or positions.



Example 2: Shift left an area of 63 characters labeled TAB three (3) characters or positions. The table contains 21 three character fields starting in core position 0621.

MEMORY LAYOUT OF TABLE

0589																																20
0620	А	A	А	в	в	в	С	С	С	D	D	D	Е	Ε	Е	F	F	F	G	G	G	Н	Н	Н	Ι	Ι	1	J	J	J	к	21
0651	к	к	L	L	L	М	м	М	Ν	Ν	Ņ	0	0	0	Ρ	Ρ	Ρ	Q	Q	Q	R	R	R	S	S	S	Т	Т	Т	U	U	22
0682	U																															23
0713																																24

A three character field in the card labeled FDI is compared successively to each field in the table.

				٦.	_			FOR E	BEG CARD ONLY		
SEQUE	NCE		LABEL]¥		OP			OPERANDS		COMMENTS
	4 5	6	79	10	11	13	14	15	20	30 31	<u>32</u> 40 50
								I_N_		οΝ	-LITERAL
					+	5		2,1	0,0,1,	<u> </u>	COUNTER
			<u>k</u> k	╞		للمربط م			······································	<u> </u>	·····
				-	╞	1l	L	I N	PROCEDURE D		SION
	_			┢		<u></u>	L				<u> </u>
001			ROU		С	LR		СТ	R + 2 , 2	<u>.</u>	CLEAR CTR
002			łl		L	A 1		ΤA	B, 3		TAB FIELD TO AR1
003					С	A 1		F D	I, 3	<u> </u>	COMP TO INPUT
004			I		J	,E A	L	F I	N	<u> </u>	FIND IN TABLE
005			LL		1	,c		СТ	R		INCR CTR
006			<u>_</u>		J	E		E R	R	<u></u>	NO FIND IN TABLE
0,0,7					s	HL		T,A	B, 6, 3, 0, 0, 3,,	<u></u>	SHIFT TAB 3 POS
008					s	A 1		TA	B + 6 0 , 3	<u> </u>	STORE AT END
009			kl		IJ	<u>L L .</u>		RO	U + 5		
					L		L			<u></u>	╸ ╉╼┹╌┺╼┺╼╋╼╋╼╋╼╋╼╋╴┟╌┹╼┖┈╄╼╄╶┠╌┚╼┠╸
			<u> </u>	_		11	L		hand the land and a land and a land	<u></u>	
						<u> </u>				<u> </u>	

SEQ NO:

001

- The table counter is cleared

002 - 1st field of table is loaded into AR1

003 - Compare AR1 to the field in the card

004 - Jump equal to FIN

005 - Increment the table counter (21011)

006 - Jump equal to ERR

007 - Shift the table 3 positions, clearing 1st field

008 - Restore 1st field at end of table

009 - Jump to repeat routine (Seq. No. 002)

Example 3:

Shift left an area of 63 characters labeled TAB twentyone (21) characters or positions. The table contains 21 three character fields starting in core position 0621. A third of the table will be transferred to AR2 and the register will be shifted 7 times before the table is shifted in memory. The execution time will be reduced, but the number of instructions will increase from example 2.

			[FOR BEG CA	RDONLY			
SEQUEI LINE	INS	LABEL	OP OP		OPERANDS	COMMEN	NTS	T
1 3	4 5 6	5 7 9'1	011 13	1415	20	30 31 32	40	
· · ·				IN DA	TA DIVI	SION - LIT	ERALS	_ <u>+_</u> ++
		С,Т 1	+ 5	04001		COUN	ITER 1	
		С Т 2	+ 5	07001		COUN	ITER 2	
				· · · · · · · · · · · · · · · · · · ·				<u> </u>
				IN PR		DIVISION	<u>.</u>	
			· · ·				<u></u>	
0_0,1		ROU	L,A,1	F.D.1, 3		INPL	IT FIELD TO	AR1
0_0_2			CLR	C T 1 + 2	, _2	CLEA	R CT1	
0,0,3			L. A. 2	ТАВ, 2	1	TAB	FIELDS TO	AR2
0_0_4			SHIL	ТАВ,6	3 0 2 1	SHIF	Т. Т.А.В. 21 Г	P O S
0,0,5			S_A_2	ТАВ+4	2,,21	STOF	E AT END	
0_0_6			I C		·			. .
0,0,7			J E	ERR		NO F		3
0_0_8			CLR	СТ2+2	, ₁ 2.		R CTR 2	
0_0_9		SUB	CA1	A R 2 , 3		COMF	TO TAB	
0,1,0			JEA	FIN	<u></u>		IN TAB	
0 1 1.			I C	C T 2		INCF	С.Т.2.	
0_1_2			J E	ROU+1	0		AT ROUTINE	<u></u>
0 1 3			LD2	A R 2 + 3	, 18	SHIF	T AR2 3 PC	
0 1 4			J	SUB	1		A, T, S, U _I B,	


CLEAR: CLR M,L

Function: Clear L most significant positions of the field whose most significant character is at M.

Note: L must be a decimal number.

Example:

Clear the first nine character positions of the accumulator called TOT.



COMPARE ALPHA/NUMERIC: CAr M,L

Function: Compare for equality L least significant character positions of AR1 or 2, to the L most significant characters of the field specified by M.

- Notes: a.) This is a binary comparison and all data bits are considered.b.) L specifies the number of six (6) bit characters that will be compared.
 - c.) A maximum of 10 or 21 characters can be compared in AR1 and AR2 respectfully.
 - d.) The result of the comparison is recorded in testable indicators as follows:

Result of Comparison:

	JUA (UNEQUAL)	JEA (EQUAL)
(ARr) = (MEM)	A far a construction of the construction of	SET
$(ARr) \neq (MEM)$	SET	

Example:

. Compare the two least significant characters of ARl against the two most significant characters of the field called TR.

	 	-		 ٦,		-11 -14 - 	ا جب ا ا	FOR BEG	CARD ONLY		10-11-10-10-10-10-10-10-10-10-10-10-10-1	
SEQ LINE	INS 4 E	5 6	LA 7	10	11	13	14	15	OPERAN 20	IDS 30 3	COMMEN	40
. نې					C A	1	1.4	T.R., 2	and an internet and a second sec	aturta ana ang tang ta	• - - - 	<u> </u>
نبيا						_ _		المحمد والمحمد الم			- k kk	

*AR1 (before) = $0 \triangle$? 1 6 5 B C A B TR = A B C D AR1 (after) = $0 \triangle$? 1 6 5 B C A B

Result: JEA (equal) indicator set.

. Compare the two least significant characters of AR1 against the two least significant characters of the field labeled TR.


UNIVAC UNIVAC* 1005 SAAL ASSEMBLER CODING FORM

SEQUE	NCE INS		LABEL	t	OP	1				0	OPE	RAN	1DS				l ço	MME	NTS	 		 	Ц
1 3	4 5	6	7 9	10	11 13	14	15	1.		20					<u>ъ</u> 61	30 3 1	32			 40		 	
					C,A,1		T,R	+ 2	?	2		J. J.				1.4	ĺ	1.1				 	J
	<u> </u>	Ц			<u>.</u>			i.		<u>, 1</u>		ملد مار ملد مار				<u> </u>	 			 	L		7
 */	AR	ц 1	(b)	ef	ore)	=	0	2	<u> </u>	?	1	6	, !	5 I	3	C	A	в	 		 3	

TR = A B C D AR1 (after) = 0 \triangle ? 1 6 5 B C A B

Result: JUA (unequal) indicator set.

. Compare the two least significant characters of AR1 against the 2nd and 3rd character of the field labeled TR.



Result: JEA (equal) indicator set.

*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

COMPARE NUMERIC: CNr M,L

- Function: Compare algebraically L least significant characters of a signed number in AR1 or 2, to the L most significant characters of a signed numeric field specified by M.
- Notes: a.) If the two fields have unlike signs, the comparison is terminated immediately and the proper indicator set,
 - b.) If L is greater than the capacity of the register spaces are assumed in the implied high order positions of the register.
 - c.) The comparison terminates when all L characters at M have been compared.
 - d.) Only the numeric bits are compared.
 - e.) The results of the algebraic comparison is stored in testable indicators as follows:

Results of Comparison:


	JE (Equal)	JG (Greater)	JL (Less)
(ARr) > (MEM)		SET	
(ARr) < (MEM)			SET
(ARr) = (MEM)	SET		

Example: . Compare the two least significant characters of AR1 against the two most significant characters of the field called LMT.

UNIVAC		UNIVA	C° 1005	SAAL ASSEMBLE	R CODING FOR
PROGRAM		PROGRA	MMER		DATE
r	FOR	BEG CARD ONLY			
SEQUENCE LABEL	OP	0PE 20	RANDS 30	COMMENTS	40
	C.N. 1 L.	M, T, , 2		1 	
			<u></u>	+ + + + + + + + + + + + + + + + + + + +	<u></u>
ARl (before)	= 0	0 0 0	0 0 0 0	1 Ō	
LMT	=		0 0	1 Ō	
ARl (after)	= 0	0 0 0	0 0 0 0	1 Ō	

2-33

. Compare the two least significant characters of AR1 against the two least significant characters of the field called LMT.



Result: JE (equal) indicator set

*The functions indicated are identical for AR2 with the exception that larger fields can be compared.

INCREMENT AND COMPARE: IC M

- Function: Increment a two digit (2) counter whose most significant character is at M+2 by a decimal value store at M+4. Compare the result to a two digit limit whose most significant character is at M.
- Notes: a.) The field specified by M must be five characters in length.
 - b.) The two most significant positions of the field specified by M contain the limit, the next two positions contain the count and the last position contains the increment.
 - c.) The sub-functions of the instruction are as follows:
 - 1. The increment stored at M+4 is added to the count stored at M+2 and M+3.
 - 2. The result is compared numerically against the predetermined limit stored at M and M+1.
 - 3. The results of the comparison are recorded in the testable indicators.
- Example: Determine by means of the IC instruction if the page line counter labeled CTR has been incremented fifty four times. If the condition is present branch to a sub-routine labeled OFL for page compensation.

			-			and the second second second second second second second second second second second second second second second		
PROGR	AM_					PROGRAMMER		DAT
						FOR BEG CARD ONLY		
SEQUE	NCE INS	LABEL]∳[OP		OPERANDS	COMMENTS -	
	4 5	6.79	10	1 13	14	15 20 30	31 32	40
				١ _, с		C,T,R		ا_، د
			\prod	ΓĒ		0, F, L, , , , , , , , , , , , , , , , ,	· · · · · · · · · · · · · · · · · · ·	
			\square			(MAIN PROGRAM)	• • • • • • • • • • • • • •	
			Ш					
		OFL		CLR		CTR+2,2		

The first increment of the counter:

CTR (before) = $5 \ 4 \ 0 \ 0 \ 1$ CTR (after) = $5 \ 4 \ 0 \ 1 \ 1$

The fifty-fourth increment of the counter:

CTR (before) = 5 4 5 3 1 CTR (after) = 5 4 5 4 1

Control is then transferred to the routine labeled 'OFL' where the increment counter is cleared and page compensation is performed by the programmer.

JUMP: J M

Function: Transfer program control to the instruction stored at M.

Example: . Transfer program control to the routine labeled END.

UN			-	<u> </u>						UNIVAC' 100	5	SAAL ASSEMBLER CODI	ING FOR
PROGR	AM.									PROGRAMMER		DAT	TE
SEQUE		ן	Γ	ABEL			OP	٦	-FO	OPERANDS		COMMENTS	
LINE 1 3	1NS 4 5	6	7		9 10	211	1	314	115	20	30 31		
		Τ			Τ	Ŀ		Т	E	۱,D	1	1	
		Т	Г		Т	T	*****	Т	T	in the second second second second second second second second second second second second second second second		and the second second second second second second second second second second second second second second second	

JUMP IF GREATER: JG M

JUMP IF LESS: JL M

JUMP IF EQUAL: JE M

- Function: Transfer program control to the instruction stored at M if the numeric comparison indicator specified by the operation is set.
- Notes: a.) These instructions are used to test the result of a numeric comparison, (CNr).
 - b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.
- Example: A numeric comparison instruction has been executed. If the equal indicator is set transfer control to the routine labeled CMP.

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL OP	R BEG CARD ONLY	COMMENTS
LINE INS 1 3 4 5 6 7 9 1011 13 1415		31 32 40
		1
J,E, C	M.P	

2-36

JUMP EQUAL (ALPHA/N	UMERIC):	JEA	M
---------------------	----------	-----	---

JUMP UNEQUAL (ALPHA/NUMERIC): JUA M

- Function: Transfer program control to the instruction stored at M if the comparison indicator specified by the operation code is set.
- Notes: a.) These instructions are used to test the results of an alpha/ numeric comparison. (CAr)
 - b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

UNIVAC		UNIVAC' 10	SAAL ASSEMB	LER CODING FOR
PROGRAM		PROGRAMMER	an ar an an an an an an an an an an an an an	DATE
	F01	R BEG CARD ONLY		
SEQUENCE LABE			1.00.000	
LINE INS	PP 91011 131415	OPERANDS 20	COMMENTS -	40
LINE INS	91011 131415			40

Example: Test the alpha/numeric indicators in order to determine the results of a previous alpha/numeric compare. If the arguments were equal transfer control to the routine labeled PRO.

JUMP	POSITIVE:	JP	Μ	
JUMP	NEGATIVE:	JN	Μ	
JUMP	ZERO:	JΖ	М	

Function: Transfer program control to the instruction stored at M if the arithmetic indicator specified by the operation code is set.

- Notes: a.) These instructions are used to test the resultant sign of an arithmetic operation (AMr, ARr, SMr, SRr).
 - b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example:

. Test arithmetic indicators in order to determine if the result of a previous arithmetic operation was negative. If the condition is true, transfer control to the routine labeled NEG.

PROGRAM PROGRAMMER DATE FOR BEG CARD ONLY SEQUENCE LABEL OP OPERANDS COMMENTS 1.3456791011131415 20 303132 40 J.N.N.F.G	UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM
SEQUENCE LABEL OP OPERANDS COMMENTS 1.3456791011 31415 20 303132 40	PROGRAM	PROGRAMMERDATEDATE
LINE INS 1 3 4 5 6 7 9 10 11 13 14 15 20 30 31 32 40		OR BEG CARD ONLY
	LINE INS	
		N,E,G, , , , , , , , , , , , , , , , , ,

JUMP RETURN: JR M

- Function: This instruction stores the address of the next sequential instruction in the X register and transfers program control to the instruction stored at M.
- Notes: a.) This instruction provides the programmer with the facility of breaking program sequence and executing a subroutine; and then returning program control to the instruction immediately iollowing the JR instruction,
 - b.) The subroutine at M must contain a JX instruction so that the return line to the main program can be established.
- Example: Transfer program control to an initialized sub-routine called INT, perform those functions required and return control to the main program.

PROGR								PROGRAMMER			DATE
				- Г			FOR	BEG CARD ONLY			
SEQUE	NCE TINS	7 F	ABEL	7	0P			OPERANDS		COMMENTS	
1 3	4 5	6 7	<u> </u>	9 40	11 1	1314	15	20	30 3	1 32	40
]]1	Γ,Α,Ο	;	J R			Ν,Τ,		1	
						R	T.	DT,,3,5		1	
						C Dect C O				1	

	PROGR	AM.								PRO	GRAMMER	₹			DATE
								٣F	OR BEG	CARD 0	NLY				
	LINC	NCE INS	4 F	LABE	□	01		ſ		Ċ	PERAND	s	1	COMMENTS	
	1 3	4 5	6	7	910	11	131	4	5	20			30 31	32	40
χ			Π	1,N	т	Υ ['] Γ		Ι	E,X,					 	
			Ш							<u></u>		- -	ب ا	, 	
					4					-				1	

-								FOR BEG	CARD ONLY			
	SEQUE	NCE INS	- [LABEL	łŧ	QP			OPERAN	DS	COMMENTS	5
	1 3	4 5	6	7 9	10	11 1	314	15	20		31 32	40
			Π	E.X.	Г		Τ	T A G.+	5 .	***********************	1	
and the second second			++	<u>ليم</u> د	⊢	التعليسا	+	1, 4, 6, 1		مراجع المراجع br>المراجع المراجع		
		L.	Ц								L Konner Charles	<u></u>

Note: Reference function of JX instruction.

JUMP RETURN EXIT: JX M

Function: This instruction creates a jump instruction to the address specified by the X Register and stores it at M.

Notes: a.) This instruction is used in conjunction with the Jump Return (JR) instruction in order to establish the return link to the main program from a given sub-routine.

b.) This instruction is normally executed as the first instruction in a called sub-routine.

Example: . Establish the exit line back to the main program for an initialize sub-routine called INT.

	PROGR	AM						PROGRAMMER	DATE
			_		r			FOR BEG CARD ONLY	
	SEQUE		1	LABE	7	OP		OPERANDS	COMMENTS
	1 3	4 5	6	7	910	11 13	14	<u>15 20 30 3</u>	1 32 40
•,			Γ	T A	G	JR			*
						CLR		ТОТ, 35	
			<u> </u>		1		Ĺ		

PRO	SRA	۱M										P	ROGRAMM	ER	****	······		DATE
						_ 1	_			-F	OR BE	G CAP	RD ONLY					
SEQ		ICE		LA	BEI		ſ	0P		ſ			OPERAN	ID\$		COMMENT	'S	
1	з	4 5	6	7		9 10	2	1 1	31	4	5		20		30 31	1 32	4	0
		,		ŧ.,	N	T	Ŀ	X	Τ	Τ	E X					1		1
	T					T	T		T	T					. در قرب دار ا	+		
	1					1	+	ملب ب	╉	╉	استرو المراجع			- 	+	╉ ┯╇ <u></u> , <u>╇</u> ┯ <u></u> <u></u>		

PROGR								PROGRAMMER		
]	LABEL	7	0	Ρ		OPERANDS	COMMENT	rs
1 3	4 5	6	7 9	10	11	13	14	15 20	30 31 32	40
		Γ	EX		ſ	1		T_A_G_+_5		
		Γ		Τ						

ADD TO MEMORY: AM_r M,L

- Function: Adds algebraically L least significant characters of AR1 or 2, to the L most significant characters of the field specified by M.
- Notes: a.) If the length of the Register is equal to or greater than L, the instruction is terminated when L characters have been added to memory.
 - b.) If the length of Register is less than L, decimal zeroes are added to memory.
 - c.) Except for the sign bit, zone bits are ignored in the Register.
 - d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:


If the sum is plus (+), the positive indicator is set.

If the sum is negative (-), the negative indicator is set.

Examples: . Add the 5 least significant characters of Arithmetic Register one (AR1) to the field labeled FDI.

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM		DATE
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 1011 13	OPERANDS	COMMENTS
A.M.1	F.D.1, 5	1 <u>1</u> <u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>
		· · · · · · · · · · · · · · · · · · · ·
ARI (before & at	ter) = 1 2 3 0 0 (0 4 7 1 6
FDI (before)	= 5	52301
FDI (after)	= 5	57017

Add the 5 least significant characters of arithmetic register 2 to the field labeled FD2.



Special consideration should be given on all arithmetic processes (AR, AM, SR, SM) to the fact that when a negative result is developed the sign indications (X bits) will be generated in both the most and least significant locations of the resultant field. When a zero result is developed the zero balance indicator (Y bit) will be generated in the most significant location of the resultant field. A zero balance cannot be tested for sign (+ or -) through the use of testable indicators. All testable indicators remain set until another compare, add, subtract or print (if alt switch two is on/illuminated).

ADD TO REGISTER: ARr, M,L

Function: Adds algebraically L most significant characters of the field specified by M, to the L least significant characters of AR1 or 2.

- Notes: a.) If the length of the Register is greater than L, decimal zeroes are added to the Register.
 - b.) If the length of the Register is equal to or less than L, the instruction is terminated when L characters have been added to the Register.
 - c.) Except for the sign bit, zone bits are ignored in memory.
 - d.) The results of an Arithmetic instruction are recorded in testable indicators as follows:

If the sum is plus (+), the positive indicator is set,

If the sum is negative (-), the negative indicator is set.

Examples: . Add the five digit field labeled FD1 to Arithmetic Register One (AR1).

UNIVAC	UNIVACº 1005	SAAL ASSEMBLER CODING FORM
	PROGRAMMER	
SEQUENCE LINE INS 1: 3 4 5 6 7 9 10 11 13 14 15	OPERANDS 20 30;	COMMENTS
	D1 , 5	
FDl (before & af	ter) =	0 0 2 5 3

AR1 (after) = $0 \ 0 \ 0 \ 0 \ 0 \ 5 \ 8 \ 7 \ 6$

= $\triangle \ \triangle \ \triangle \ \triangle \ 0 \ 5 \ 6 \ 2 \ 3$

AR1 (before)

UNIVAC UNIVAC' 1005 SAAL ASSEMBLER CODING FORM PROGRAM PROGRAMMER DATE FOR BEG CARD ONLY SEQUENCE LINE INS 1 3 4 5 LABEL OPERANDS OF COMMENTS 20 30 31 32 40 A R 2 FD2,5 ł ++ FD2 (before & after) = 0 0 1 2 7 AR2 (before) Ħ $\Delta \prec$ - 17695 4 6 AR2 (after) -0769419 = 0 🖛

Add the five digit negative field labeled FD2 to arithmetic register 2.

•

SUBTRACT FROM MEMORY: SMr M,L

- Function: Subtracts algebraically L least significant characters of AR1 or 2, from the L most significant characters of the field specified by M.
- Note: This instruction operates identically to the AM instruction, except that the operation is subtraction. Otherwise the notes under the AM instruction apply.
- Examples: . Subtract the 5 least significant characters of AR1 from the field labeled PN1.

PROGRAM	PROGRAMMER	DATE
FUR	BEG CARD ONLY	
SEQUENCE LINE INS 1. 3 4 5 6 7 9 1011 131415	OPERANDS 1 C 20 30 31 32	2 40
SM1 PN	11 , 5	

AR1 (before & after)	=	Δ	Δ	Δ	Δ	Δ	Δ	1	9	7	6	
PN1 (before)	H						3	9	8	7	8	
PN1 (after)	Ħ						3	7	9	0	2	

. Subtract the 5 least significant characters of AR 2 from the field labeled PN2.

UNIV		UNIVAG' 10		L ASSEMB	LER CODING FORM
PROGRAM		PROGRAMMER			
LINE INS	LABEL OP	OR BEG CARD ONLY OPERANDS	I _{C(} 30 31 32	OMMENTS -	40
		P.N.2., 5			<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>
		<u></u>			the second secon
AR2 (b	pefore & aft	er) = 🛆 🖛 🛶	<u> </u>	593	7
PN2 (b	pefore)	=	0 6	600	0
					~

SUBTRACT FROM REGISTER: SRr M,L

- Function: Subtracts algebraically L most significant characters of the field specified by M, from the L least significant characters of AR1 or 2.
- Note: This instruction operates identically to the AR instruction, with the sole exception that the operation is a subtraction. Otherwise the notes under the AR instruction apply.
- Examples: . Subtract the 5 digit field labeled PN1 from Arithmetic Register one (AR1).

UNIVAC	UNIVACº 1005 SAAL ASSEMBLER COD	JING FOR
PROGRAM	PROGRAMMERDA	TE
	FOR BEG CARD ONLY	
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 9 10 1	OPERANDS COMMENTS	
S,R	1 PN1, , 5	, <u>, , , , , , , , , , , , , , , , </u>

- AR1 (before)
 = $\triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ \triangle \ 9 \ 5 \ 7$

 AR1 (after)
 = 0 0 0 0 0 0 0 0 3 0 4
- . Subtract the 5 digit field labeled PN2 from arithmetic register 2.


PROGRAM	PROGRAMMER	· ·	DATE
	FOR BEG CARD ONLY	1	
LINE INS 1 3 4 5 6 7 9 1011	OPERANDS 31415 20 3	COMMENTS	40
S,R	2 PN2,5	4	<u></u>
		· 	
			1
PN2 (before &	after) =	7 6 5 6	0
AR2 (before)	- A -	7606	0
m(2 (before)		1000	0

2 - 47

MULTIPLICATION: MUL M,L

- Function: Multiply L most significant characters of the field specified by M by the value previously stored in AR1 and place the product in AR2.
- Notes: a.) L must be a decimal number ranging from one to eight.
 - b.) The multiplier must be previously stored in AR1 and must be less than ten digits in length and have sign deleted.
 - c.) AR2 must be cleared to spaces before the Multiplication instruction is executed.
 - d.) Both the Multiplier (AR1) and the Multiplicand (MEM) must be positive values.
 - e.) A maximum product of 17 decimal digits can be developed.
 - f.) The result is formed in AR2 and is right justified with zero fill.
 - g.) Testable indicators are not set or affected by this instruction.

Example: Multiply two four digit numbers labeled WS1 and WS2.



WS1 AR1 (before)		Δ 🔫		0 0	-	-	-
AR2 (before) WS2	=		, ,	1	0	2	∆ 5
AR2 (after)	=	0 - 0 1	6	9	1	2	5


2-48

DIVISION: DIV M,L

Function: Divide AR2 by the L most significant characters of the field specified by M and place the results in AR1 and 2.

- Notes: a.) L must be a decimal number ranging from one to seven,
 - b.) The dividend must be previously stored in AR2 and must be less than thirteen digits in length. If signed, sign must be deleted.
 - c.) ARl must be cleared to spaces before the Division instruction is executed.
 - d.) Both the divisor (MEM) and the dividend (AR2) must be positive values, subsequently testable indicators are not set or affected by this instruction.
 - e.) Seven whole numbers are developed as the quotient and will appear in ARl right justified. That is if the length of the dividend is greater than 7, there must be less than 9,999,999 difference in the absolute values of the dividend and the divisor.
 - f.) Eight decimal and nine remainder of the quotient are developed and will appear in AR2 left justified.
 - g.) If the divisor is zero, the result will be blank.

Example: Divide WS1 3 digits into WS2 (5 digits).



WSI	Ξ																			1	2	6
WS2	Ξ																	5	5	3	1	6
AR1 (before)	F												-	-								• \
AR2 (before)	Ξ	0.															0	5	5	3	1	6
ARl (after)	Ξ												0	0	0	0	0	0	0	4	3	9
AR2 (after)	Ξ	0	1	5	8	7	3	0	1	0	0	0	0	0	0	0	7	4	Q	0	0	0
		Decimal					Quotient							/	,							
		Remainder					Remainder															

TRANSLATE INTRODUCTION

The Translate Process for the UNIVAC 1005 permits the translation of an entire record to be accomplished by a single instruction.

The Translate Instruction functions, quite simply:

All of the characters of the translated code are entered into Core Storage in the form of a reference table (Translate Table) at or before the start of a run.

The bits of each character of the code to be translated, acting as address codes, call the translated character code out of the Translate Table during the Translate Instruction.

The translated codes substitute themselves for the codes to be translated in the M (Operand) Address of the Translate Operation. This leaves a fully translated record in the M Address locations at the end of the operation.

The UNIVAC 1005 uses a code when addressing its Core Storage. The Address Control recognizes the code for the original character and relates this with a specific storage location containing the translate character.

With practically all of the codes used in data processing, be they 5-, 6-, 7-, or 8-Track, a maximum of six tracks are valid or significant as far as character code formation is concerned. The other tracks serve for parity or functional control purposes.

By using six significant tracks (or levels) of the code to be translated for address control, one level for Row Address control and the other levels for Column Address control, the UNIVAC 1005 Translate Process is practically universal in its application to code translation.

To change from one translation to another can require nothing more than changing the translation table in the storage.

The Translate Process combines simplicity of programming with efficiency of operation to obtain a wide scope of translating abilities.

GENERAL DESCRIPTION OF THE TRANSLATION TABLE

Figure 1 illustrates the required format of the Translation Table insofar as it is determined by the 1005 circuitry, and is intended to give a correct approach to the planning of the table. Figure 1-A is a sample chart,

ORIG. CHAR.	BIT CONFIGURATION OF ORIG. CHARACTER $\begin{array}{c c} X & Y & B & 4 & 2 & 1 \\ \hline & 0 & 1 & 1 & 1 & 1 & 1 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 \\ \hline & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline & 0 & 0 & 0 & 0 & 0 & 1 \\ \hline & 0 & 0 & 0 & 0 & 0 & 1 & 1 \\ \hline & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\ \hline & 0 & 0 & 0 & 1 & 1 & 1 \\ \hline & 0 & 0 & 1 & 1 & 1 & 0 \\ \hline & 0 & 0 & 1 & 1 & 1 & 0 \\ \hline & 0 & 0 & 1 & 1 & 1 & 0 \\ \hline & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline \end{array}$	MOD 1 MEM. LOC. 0081 + 0082 + 0094 + 0095 + 0096 + 0097 0098 + 0099 + 0100 + 0101 + 0102 + 0103 +	NEW CHAR.	ORIG. CHAR.	BIT CONFIGURATION OF ORIG. CHARACTER \times Y 8 4 2 1 + 1 0 0 0 0 0 + 1 0 0 0 0 1 + 1 0 0 0 1 1 + 1 0 0 1 1 1 + 1 0 1 1 1 0 + 1 1 1 0 0 1 + 1 1 0 0 1 0 + 1 1 0 0 1 0 + 1 0 1 0 0 0 + 1 0 0 0 1 0 + 1 0 0 0 1 0 + 1 0 0 0 1 0 + 1 0 0 0 1 0 1 + 1 0 0 0 1 0 1	MOD 1 MEM. LOC. NEW CHAR. 0125 + 0126 + 0127 + 0128 + 0129 + 0130 + 0131 + 0132 + 0133 + 0134 + 0135 + 0136 +
	0 0 0 0 0 0	0094 🗕			→ 1 0 0 0 1 1	0127 -
		0095 🗕			→ 1 0 0 1 1 1	0128 -
	0 0 0 0 1 1	0096 -			+ 101110	0129 🗕
	0 0 0 1 1 1	0097 -			- 1 1 1 1 0 0	0130 🕳
		0098 🗕			- 1 1 1 0 0 1	0131 -
	0 1 1 1 0 0	0099 🗕				0132 -
	0 1 1 0 0 1	0100 🗕				
	- 0 1 0 0 1 0				101000	
				:		
		1 1				
	0 0 0 0 1 0	0105			- 101010	0138 -
	0 0 0 1 0 1	0106			+ 1 1 0 1 0 1	0139 -
	0 0 1 0 1 0	0107 -			- 1 0 1 0 1 1	0140 -
		0108 -				
	\rightarrow 0 0 1 0 1 1	0109 -				0142 -
	\rightarrow 0 1 0 1 1 1				+ 1 1 1 1 1 0	$0143 \rightarrow 0144 \rightarrow 000$
	$\rightarrow 0 0 1 1 1 1 1 \\ \rightarrow 0 1 1 1 1 0$	$0111 \rightarrow 0112 \rightarrow 000$				0144
	\rightarrow 0 1 1 1 0 1	0112 +			\rightarrow 1 1 1 0 1 1 \rightarrow 1 1 0 1 1 0	0145 -
	\rightarrow 0 1 1 0 1 1	0114 +			\rightarrow 1 1 0 1 1 0 \rightarrow 1 0 1 1 0 1	0147 +
	\rightarrow 0 1 0 1 1 0	0115 -			\rightarrow 1 1 1 0 1 0	0148
	\rightarrow 0 0 1 1 0 1	0116 -		:	\rightarrow 1 1 0 1 0 0	0149 +
		0117 -				0150 -
		0118 -			\rightarrow 1 1 0 0 1 1	0151 +
	0 0 1 0 0 1	0119 -			\rightarrow 100110	0152 -
		0120 -			- 101100	0153 🗕
		0121 -]		0154 🗕
		0122 -		1	- 1 1 0 0 0 0	0155 🗕
	0 1 1 0 0 0	0123 🗕				
		0124 🗕				

FIGURE 1.

ORIG. CHAR.) OF	IT C = OR	IG.	СН	AR	MOD 1 MEM. LOC.		NEW CHAR.		
=		0]	1	1	1	1	0081	-	,,
		1	1	1	1	1	1	0082	-	‡
		0	0	0	0	0	0	0094	-	
		0	0	0	0	0	1	0095	-	1

FIGURE 1-A

- 2 -

filled in, to illustrate a possible input translation to the 1005.

Fig. 1 represents the sixty-four (64) characters that are recognized by the 1005. These characters are shown in the table by bit configurations. Zero represents a bit absent and 1 represents a bit present. Therefore, the programmer must have a six level code showing the bit configuration for each letter, number or special character:


In the context of the translation instruction, this pattern has two meanings:

Meaning 1: It is the pattern of a character in the original code as it appears in 1005 storage before translation.

Meaning 2: This is the code that Address Control recognizes to relate to a specific storage location containing the translate character.

Since the bit patterns are arranged by the sequence as addresses, they are in no meaningful sequence as original code characters.

The Original Character box will contain the character that is equal to the bit configuration shown directly to the right on the same line:



The Mod. 1 Mem. Loc., box refers to the location in memory that will contain the new character. Note that the translate table is a fixed area in Module 1 with two characters at location 0081 and 0082 and sixty-two (62) more characters starting at location 0094 and continuing to 0155. This corresponds with the layout of the translation tables in that entry 126 of the table, (0126 - J) a J will be entered in position 0126 of memory.

PLANNING THE TRANSLATION TABLE (Ref. Figure 1-A)

To construct the translation table, the first step is to examine the bit patterns of the character to be translated. Having found the bit configuration in the table (under Bit Configuration of Orig. Character) write the character to be translated in the small box at the left. Next, fill in the corresponding small box on the right (under New Char.) with the resultant UNIVAC 1005 character desired.

Loading the translate table into memory is easily accomplished in the data division of the program. Recommended procedure is to define the areas in CRD, PRT, PCH. Immediately follow this with ORG 0081 to set the Address Control to the beginning of the translate table. Next, code a literal instruction with +2 in the operation field and two characters in the operand field. These two characters will be the first two entries under NEW CHAR. corresponding to 0081 and 0082. Note: The use of the literal instruction directs the assembler to move the number of characters specified in the Op field from the operand field to sequential core locations starting at 0081. It is now necessary to reposition Address Control to the next position of the translate table. This is accomplished with an ORG 0094. Next, code a literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0094 thru 0124. Next, code another literal instruction with +31 in the operation field and 31 characters in the operand field. These characters are found under NEW CHAR. corresponding to 0125 thru 0155. This completes the coding necessary and upon execution of loading the program the translate table will be properly positioned in memory. Following is the data division of a sample program showing the necessary coding for a translation from BCD to XS-3.

	Beg CRD	
FDl	-	1
FD2	-	7
	PRT	
PR1	-	1
PR2	-	7
	PCH	
PC1	-	1
PC2	-	7
	ORG	0081
	+2	; (
	ORG	0094
	+31	137⊐%ZS48/25¢V#X:C< ,W\≠U9T6@Y
	+31	- JLP! ¤IBMQAKN∆E\$G≥+?•F=)DRCO*H&
	ORG	0373
	STA	

This chart and its explanation cover the needs of translation into BCD. It is simple to punch the translation characters into a card and load it into the 1005 table area. For translating into foreign codes, it is necessary to load the bit patterns of the foreign code into the table. Further planning is needed to determine the proper card punching to obtain these bit patterns.


TRANSLATE: TRL M,L

- Function: Replace L most significant characters of the field specified by M with their positional equivalent as dictated by the translate table.
- Notes: a.) L must be a decimal number less than 961. The entire operand must be located in the 1st bank.
 - b.) Any combination of 64 possible U1005 6 bit characters can appear in the translation table.
 - c.) Prior to executing the translate instruction the translate table is stored in memory locations 0081, 0082, 0094 0155.
 - d.) The M expression specifies the most significant location of the field to be translated. The conversion proceeds from the most significant character to the least for L characters.
 - e.) The TRL instruction replaces each character in the field to be translated with a character selected from the translate table. The basis for selecting the replacement character is the Boolean value of the character to be replaced.
 - f.) The contents of the translate table are not altered by the instruction, unless the translate table itself is translated.
- Example: A three character field containing three 6 bits configurations 110001 110010 110011 is labeled FD1. Those 6 bit configurations are the BCD (Binary Coded Decimal) codes for the characters ABC. FD1 is to be printed on the U1005 and must be translated from BCD to UNIVAC 1005 XS-3 code. The first four instructions load the new translate table.

UNIVAC	UNIVAC® 1005 SAAL AS	SEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
and the second s	FOR BEG CARD ONLY	<u>`</u>
SEQUENCE LABEL OP LINE INS 1 3 4 51 6 7 9 10 1 1 3 14 51 6 7 9 10 1 1 3 14 51 6 7 9 10 1 1 3 14 3 14 3 14	OPERANDS COMME	NTS
LPR	K 1,, 6,2	
S P R	T,R,1,,6,2	<u></u>
L.A.1	K,2,-,2	
	T.R.2.,2	· · · · · · · · · · · · · · · · · · ·

2-54

The translate function is now executed.




The resultant characters stored in FD1 are the XS-3 equivalent for the alpha character ABC.

STORE ZERO SUPPRESSED: SZS M,L


- Function: Store ascending L least significant characters from AR2 into the L most significant characters of the field specified by M suppressing all leading zeroes.
- Notes: a.) L must be a decimal number.
 - b.) L characters are transferred in ascending order (least to most) from AR2 to the most significant positions of the field specified by M.
 - c.) Zero suppressing will continue until some character other than a zero or space is decoded.
 - d.) When L is greater than the capacity of AR2 the receiving field will be space filled.

Example: Store the five least significant positions of AR2, suppressing all leading zeros, into the field labeled TOT.



LOAD WITH SIGN: LWS M,L

- Function: Load ascending L most significant numeric characters from the field specified by M, into the L least significant character positions of AR2. Insert a sign in the LSL position of AR2 on the basis of the low-order "X".
- Notes: a.) L must be a decimal number.
 - b.) L most significant characters of the field specified by M are transferred in ascending order to the L least significant positions of AR2.
 - c.) The LSL position of AR2 is examined and a sign is inserted. If the value in AR2 is positive it is left shifted one position and a space (plus sign) is inserted in the least significant character of AR2. If the value in AR2 is negative it is left shifted one position and a minus (negative sign) is inserted in the least significant character of AR2.
 - d.) When L is less than the capacity of AR2 the remaining positions of the register are space filled.
 - e.) When L is greater than the capacity of the register truncation will occur and the most significant characters of the field will be deleted.
 - f.) All non-numeric bits are deleted by this instruction.
- Example: Load a five digit negative field called SUM into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the low order "X" bit.



Load a five digit positive field call ACC into AR2 inserting a sign in the LSL character of AR2 based on the presence or absence of the Low - order "X" bit.

Ľ	N	IN		Ξ				UNIVACº 1005 SAAL	ASSEMBLER CODING FOR
PR	OGR	AM_				- .	1	 PROGRAMMER	DATE
		NCE INS 4 5	6	BEL 9	10	0P 1 1	13	OPERANDS I CON	MMENTS
	4		Γ			LW	\$	ACC, 5	
		I.,				Ι.	.		

 ACC
 =
 0
 5
 0
 1
 5

 AR2
 =
 $\triangle \rightarrow \triangle$ 0
 5
 0
 1
 5
 \triangle

•

LOAD NUMERICS: LN_r M,L


Function: Load ascending L most significant characters from the field specified by M, into the L least significant characters of AR1 or 2. During the transfer all zone bits are changed to binary zeroes.

- Notes: a.) L can be a decimal number ranging from 1 to 21 depending upon which AR has been specified by the operation code.
 - b.) If a field contains less characters than the register capacity the remaining positions of the register will be space filled.
 - c.) If a field contains more characters than register capacity the surplus positions will be truncated.

Examples: Transfer a four character constant Kl into the four least significant positions of AR1.


UNIV			UNIVAC' 1	DOB SAAL ASSEM	BLER CODING FO
PROGRAM			PROGRAMMER	· ·	DATE
SEQUENCE	LABEL		BEG CARD ONLY		·
LINE INS 1. 3 4 5		1011 131415	OPERANDS	COMMENTS 30 31 32	40
			1 4		
	1		1, , 4, , 1, , , , , , , , , ,		

*AR1 (before) = $\triangle \triangle 0$ 0 1 3 4 5 6 7 K1 A B C D AR1 (after) = $\triangle \triangle \triangle \triangle \triangle \triangle 1$ 2 3 4 Transfer a two character constant from Kl into the two least significant positions of AR1.



Since the most significant position of the field is the character specified by the address M, the two most significant characters of K1 were transferred.

Transfer a two character constant from K1 beginning with LSL character into the two least significant positions of AR1.



 $\begin{array}{cccc} AR1 & (before) & = & \triangle & 0 & 0 & 1 & 5 & 4 & 5 & 0 & 7 \\ K1 & = & & A & B & C & D \\ AR1 & (after) & = & \triangle & \triangle & \triangle & \triangle & \triangle & \Delta & \Delta & 3 & 4 \end{array}$

Since the most significant position of the field is the character specified by the address M + 2, the two least significant characters of Kl were transferred.

*The functions indicated are identical for AR2 with the exception that larger fields can be manipulated.

STORE EDITED: SED M,L

- Function: Store ascending L least significant characters from AR2 into the L most significant positions of the field specified by M. Suppress all leading zeroes and edit the field according to a fixed pattern.
- Notes: a.) L must be a decimal number.
 - b.) L characters are transferred in ascending order (least to most) from AR2 to the L most significant positions of the field specified by M.
 - c.) The field will be zero suppressed until some character other than a zero or space is decoded.
 - d.) A period is inserted in the fourth least significant position of AR2.
 - e.) Commas are inserted for separating significant values when they exist. If the integer value of the field is less than 1,000 commas will not be inserted.
 - f.) The rules for truncation and space fill are the same as for store ascending.

Example: Store AR2 edited into the print-buffe	Example:	Store	AR2	edited	into	the	print-buffer
--	----------	-------	-----	--------	------	-----	--------------

UNIVAC	2	UNIVACº 100	SAAL ASSEMBLER CODING FO
PROGRAM		PROGRAMMER	DATE
		FOR BEG CARD ONLY	
SEQUENCE LAB	EL OP	OPERANDS	COMMENTS
	91011 1314	15 20	30 31 32 40
	S E D	PRT, 10	

2-61

PUNCH TEST: PTE

- Function: This instruction tests the ready status of the Punch Unit. Control will not be transferred to the next instruction in sequence if the Punch Unit is still active.
- Notes: a.) This instruction is normally given following a Punch command (XF PUN) and prior to the first transfer of new data into the Punch-buffer.
 - b.) This instruction insures that information will not be transferred into the Punch-buffer while it is in the process of unloading.
 - c.) Optimum utilization of the Punch-Test instruction will provide the maximum overlap of processing with punching.

Example: Test the Punch before storing AR2 in the Punch-buffer.

UN	IV	AC	2					UNIVACº 1005	SAAL A	SSEMBLER CODING FORM
PROGR	RAM						FC	PROGRAMMER		DATE
LINE		6.7		∳ 10	0P	131	4	OPERANDS 5 20 30 3	I _{COMN} 1 32	1ENTS
					ΡΤ	E	T		1	
	T					-	_			

B. INSTRUCTION REPERTOIRE -- CARD SYSTEM EXTERNAL FUNCTIONS

The UNIVAC 1005 Card Processing system has been designed around a single address, internal programmed processor and includes as secondary units the following:

- Integrated High Speed Printer
- Integrated or free standing Card Reader
- Free standing Punch Unit or Read/Punch Unit
- Optional free standing Auxiliary Reader

The Card System External Function instructions pertain to Class III and are explained in detail on the following pages.

<u>Class III</u>: Class III instructions are Input/Output or External Function Commands, and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.

READ CARD: XF \triangle REA

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer.
- Notes: a.) The input Card-buffer area is 80 locations in length, beginning with memory location 1 through memory location 80.
 - b.) Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location 1, a character punched in column 2 will be stored in location 2 and so on.
 - c.) As each column is read it is automatically translated from Hollerith card code to XS - 3.
 - d.) The mnemonic operand field must be preceded by a space.

(For illustration purposes this space will be indicated by a Δ for all XF instructions)

UNIVAC UNIVAC[®] 1005 SAAL ASSEMBLER CODING FORM PROGRAM PROGRAMMER DATE FOR BEG CARD ONLY LABEL 0 COMMENTS OPERANDS 20 40 Δ 30 31 32 ł (F ∆.R.E.A ┶╻╋╺┷

Example: Read a card from the Main Reader.

PRINT-SPACE ONE XF \triangle **PR1**

TWO XF \triangle **PR2**

Function: This instruction prints the contents at the Print-buffer and spaces the paper one or two lines depending on the numeric modifier specified.

- Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
 - b.) Print-buffer locations correspond to printing positions, thus, a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at printed position two; and so forth.
 - c.) The Print-buffer area is automatically cleared to spaces following the execution of each Print command.
 - d.) All Printer spacing occurs subsequent to printing, or in other words the contents of the Print-buffer is printed, the Print-buffer is cleared and then the printer form is advanced.
 - e.) The mnemonic operand field must be preceded by a space.
- Example: Print the contents at the Print-buffer and advance the form two lines.

UNIVAC	UNIVACº 1005 SAAL AS	SSEMBLER CODING FO
PROGRAM	PROGRAMMER	DATE
	FOR BEG CARD ONLY	
SEQUENCE LABEL OP	OPERANDS COMM	
1 3 4 5 6 7 9 10 11 13	1415 20 30 31 32	40
X,F	∆, P, R, 2,	

With Alt Switch 2 on/illuminated on all print commands an automatic ejection (skip 7) occurs when a one (1) punch is detected in the forms control tape. This condition is testable. A JG condition is set if the one (1) punch has not been detected. A JL condition is set when the one (1) punch has been detected. These settings remain testable until another card, print or paper tape I/O command, compare, add or subtract instruction is executed.


PRINT - ADVANCE 7 XF \triangle **PR7**

- Function: This instruction prints the contents at the Print-buffer and advances the paper until a one, two, four, punch is detected in the control loop.
- Notes: a.) The Print-buffer area is 132 locations in length, beginning with memory location 161 through memory location 292.
 - b.) Print-buffer locations correspond to printing positions, thus a character stored in memory location 161 will be printed at print position one, a character stored in memory location 162 will be printed at print position two, and so forth.
 - c.) The Print-buffer area is automatically cleared to spaces following the execution of the print command.
 - d.) Once the forms advance function of the PR7 instruction is initiated, control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
 - e.) The first line of a form is normally indicated by a control punch in all channels of the printer control loop. Hence, an advance 7 would mean advance the form to the 1st line of the next page.
 - f.) The mnemonic operand field must be preceded by a space.

		<u>V</u> /		ي						UNIVAC' 1	305	SAAL ASSEMBLE	R CODING F
ROGE	RAM	ı											DATE
									FOR	BEG CARD ONLY	· ·		
SEQUI			Γ	ABE	L	ŧГ	OP]	Г	OPERANDS		COMMENTS	
		5 6	7		9	01	1 1	314	15	20	30 31	32	40
		Т			Ι	Ţ	K,F,	Τ	Δ	P,R,7,,,,,,,,,,		*	
	T		Г			Т		Т	Г			1	

PUNCH: XF \triangle PUN

- Function: This instruction punches the 80 column card image in the Punchbuffer.
- Notes: a.) The Punch-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
 - b.) Punch-buffer locations correspond to card columns, thus a character stored in location 293 will be punched in card column 1, a character stored in 294 will be punched in card column 2 and so on.
 - c.) The Punch-buffer is not cleared following the execution of the punch instruction.
 - d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch-cycle.
 - e.) As each column is punched it is automatically translated from XS-3 code to Hollerith card code.
 - f.) The mnemonic operand field must be preceded by a space.



Example: Punch the card image stored in the Punch-buffer.

READ - PRINT - SPACE ONE: XF \triangle RPR

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer and advances the printer form one line.
- Notes: a.) The Read-Print instruction is a combination of the Read Card (XF REA) and the Print (XF PR1) instructions. All notes pertaining to these instructions are applicable to the Read-Print instructions.
 - b.) During the Read-Print execution cycle both I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one.

For example, in the case of a 400 CPM reader and a 600 LPM printer, the execution time required to read a card is sufficient so that the print cycle can be completed concurrently.

- c.) The mnemonic operand field must be preceded by a space.
- Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form one line.

UNIVAC	UNIVAC 1005 SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMERDATEDATE
	-FOR BEG CARD ONLY
LINE INS 1 3 4 5 6 7 91011 131	
, , , , X,F,	∆, R, P, R, , , , , , , , , , , , , , , ,

READ - PRINT - SPACE TWO: XF \triangle RP2

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer and advances the printer form two lines.
- Notes: a.) All notes pertaining to the READ-PRINT-SPACE ONE (XF RPR) instruction are applicable to the READ-PRINT-SPACE TWO instruction.
 - b.) The mnemonic operand field must be preceded by a space.

Example: Read the next card into the Card-buffer, print the contents of the Print-buffer and advance the printer form two lines.

UNIVAC	UNIVACº 1005 SAAL ASS	EMBLER CODING FORM
PROGRAM		DATE
SEQUENCE LABEL ↓ 0P LINE INS 1 34567 91011 1	OPERANDS COMME 31415 20 303132	NTS
X, F,	Δ, R, P, 2,	

READ - PUNCH: XF \triangle **RPH**

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer and punches the 80 column card image in the Punchbuffer.
- Notes: a.) The READ-PUNCH is a combination of the Read Card (XF REA) and the Punch (XF PUN) instructions. All notes pertaining to these instructions are applicable to the READ-PUNCH instruction.
 - b.) During the READ-PUNCH execution cycle, I/O devices will function concurrently with the execution time of the faster peripheral being overlapped by the slower one.
 - c.) The mnemonic operand field must be preceded by a space.
- Example: Read the next card into the Card-buffer and punch the contents of the Punch-buffer.

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM	{
PROGRAM	PROGRAMMER DATE DATE	-{
SEQUENCE LINE INS 1 34 56 7 91	OP OPERANDS COMMENTS 011 131415 20. 303132 40]
	Х.F. Д.R.P.H.	7

READ-PRINT-PUNCH: XF \triangle RPP

- Function: This instruction reads a full 80 column card into the U1005 input Card-buffer, prints the contents of the Print-buffer, advances the printer form one line, and punches the contents of the Punchbuffer.
- Notes: a.) The Read-Print-Punch instruction is a combination of the Read Card (XF REA), the Print (XF PR1), and the Punch Card (XF PUN) instructions. All notes pertaining to these instructions are applicable to the Read-Print-Punch instruction.
 - b.) During the Read-Print-Punch execution cycle, all three I/O devices will function concurrently, with the execution time of the faster peripherial being overlapped by the slower one. Ref. Read-Print Inst.
 - c.) The mnemonic operand field must be preceded by a space.

Example:

Read the next card into the input Card-buffer, Print the contents of the Print-buffer, space the printer form one line, and punch the contents of the Punch-buffer.

UNIVAC	UNIVAC® 1008 SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER DATE DATE
SEQUENCE LABEL OP LINE INS 1 34 56 7 91011 1314	OPERANDS COMMENTS 15 20 303132 40
, , , , X,F,	△, R ₈ P ₈ P, , , , , , , , , , , , , , , , , , ,
┝╍╺┼╍┽┽╍╺┽┥╾┙╇	

FORMS ADVANCE: XF ASK2

 $XF \Delta SK4$

$XF \triangle SK7$

- Functions: These instructions will advance the printed form as indicated by the forms control-loop.
- Notes: a.) The Print-buffer area is not cleared following the execution of a skip command.
 - b.) Once the forms advance command has been initiated control is returned to the next instruction in sequence and further processing is overlapped during the actual form advancing.
 - c.) The mnemonic operand field must be preceded by a space.
- Example: Advance the printer form until a channel two punch is detected in the control loop.

PROGRAM PROGRAMMER DATE SEQUENCE LABEL OP OPERANDS COMMENTS 1.3456791011131415 20 303132 40 X.F. D.S.K.2 I I	UNIVAC									Ľ	UNIVAC° 1005 SAAL ASSEMBLER CODING FORM			
LINE INS 1 34 56 7 9 1011 131415 20 3031 32 40				_		_ r				FOR		· · · · ·		OATE
Х. F. Д. S, K. 2.	LINE	INS				1	'		14	15		30 3	and the set of the set	40
			Ι				X,	F.		Δ, :	S,K, 2,		1 1	

READ CODE IMAGE: XF \triangle **RCI**

- Function: This instruction reads a full 80 column card into the U1005 Cardbuffer. The capacity of an 80 column card is expanded by allowing two columns of data to be obtained from what would ordinarily be one card column. At the same time, automatic code translation is suspended. Subsequently, the U1005 Card-buffer is incremented by 80 positions.
- Notes: a.) The input Card-buffer area is 160 locations in length, beginning with memory location 1 through memory location 160.
 - b.) Input Card-buffer locations correspond sequentially to card columns. Thus, a configuration punched in card column 1 will be stored in memory locations 1 and 2, a configuration punched in card column 2 will be stored in memory locations 3 and 4 and so on.
 - c.) This instruction increases the data handling capacity of the U1005 in that the primary design is to combine in one card form the compact 6-position UNIVAC XS-3 code with the 12-position 80 column punched card code.
 - d.) The mnemonic operand field must be preceded by a space.

di na na sa												
11. T. a. 1. 20	UNIVAC				2.1		UNIVACº 1005	SAAL ASSEMBLER CODING FORM				
а. н. с	PROGR	AM						PROGRAMMER		DATE		
	C CEQUE			20			F	FOR BEG CARD ONLY				
	SEQUE LINE 1 3	INS 45	LAB 6 7	- 11	011)Р 13	141	OPERANDS 15 20,	COMMENTS . 303132	40		
				T	X, I	F,		∆,R,C,I, , , , , , , , , , , , , , , , , ,				
					Ι.							

Example: Read a card from the Main Reader in Code Image mode.

PUNCH CODE IMAGE: XF APCI

- Function: This instruction punches the card image located in the Code Image Punch-buffer into an 80 column card.
- Notes: a.) The Code Image Punch-buffer is 160 locations in length beginning with memory location 293 through memory location 452.
 - b.) Code Image Punch-buffer locations chronologically correspond to card columns. Thus, the data stored in locations 293 and 294 will be punched in card column 1, data stored in locations 295 and 296 will be punched in column 2 and so on.
 - c.) The Code Image Punch-buffer is not cleared following the execution of the PUNCH CODE IMAGE instruction.
 - d.) Once the punch cycle has been initiated, control is returned to the next instruction in sequence and further processing is overlapped during the punch cycle.
 - e.) The automatic XS-3 to 80 column code is suspended.
 - f.) The mnemonic operand field must be preceded by a space.

Example: Punch the card image stored in the Code Image Punch-buffer.

UNIVAC	UNIVACº 100	SAAL ASSEMBLER CODING F
PROGRAM		DATE
SEQUENCE LABEL LINE INS 1 34567 9	OP OPERANDS	COMMENTS 303132 40
	Х, F, Δ, P,C, I, <u>I</u> , I,	
$\left + - + + + + - + + +$		· · · · · · · · · · · · · · · · · · ·
		<u></u>

READ AUXILIARY CODE IMAGE: XF \triangle **RXC**

Function: Read a card from the Auxiliary Reader in Code Image mode.

- Notes: a.) The READ AUXILIARY code image instruction places the prior card read in output stacker No. 1.
 - b.) All notes pertaining to the Read Code Image instruction (XF RCI) are applicable to the Read Auxiliary Code Image function.
 - c.) The mnemonic operand field must be preceded by a space.

Example: Read a card from the Auxiliary Reader in Code Image Code.

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER DATE DATE
SEQUENCE LABEL OP LINE INS 1 3 4 5 6 7 910 11 1314	OPERANDS COMMENTS 15 20 303132 40
Х.F.	∆,R,X,C, , , , , , , , , , , , , , , , , ,

READ AUXILIARY WITH STACKER SELECT:	ONE	XF	ARXI	
	TWO	XF	Δ RX2	
	THREE	XF	Δ RX3	

- Function: This instruction reads a full 80 column card from the Auxiliary Reader into the U1005 input Card-buffer and places the prior card read in output stacker 1, 2 or 3 as designated by the numeric digit in the third position of the mnemonic operand field.
- Notes: a.) All notes pertaining to the Read Card instruction (XF REA) are applicable to the READ AUXILIARY instruction.
 - b.) The mnemonic operand field must be preceded by a space.
- Example: Read a card from the Auxiliary Reader and place the prior card read in Stacker 2.

UNIVAC	UNIVACº 1005 SAAL ASSEM	BLER CODING FOR
PROGRAM	FOR BEG CARD ONLY	DATE
SEQUENCE LABEL OP LINE INS 1 34 56 7 91011 1314	OPERANDS COMMENTS 15 20. 303132	3 <u> </u>
, , , , , , , , X, F,	∆, R, X, 2, , , , , , , , , , , , , , , , ,	

PUNCH WITH STACKER SELECT: XF $\triangle PSS$


- Function: This instruction punches the 80 column card image in the Punch-buffer and places the card being punched in the select stacker.
- Notes: a.) All notes pertaining to the PUNCH instruction (XF PUN) are applicable to the PUNCH SELECT STACKER command.
 - b.) The mnemonic operand field must be preceded by a space.

Example: Punch the card image stored in the Punch-buffer and place that card in the select stacker.

UNIV			
		UNIVACº 1005	SAAL ASSEMBLER CODING FOR
PROGRAM	· · · · · · · · · · · · · · · · · · ·	FOR BEG CARD ONLY	DATE
		OPERANDS	
LINE INS 1 34 56	7 91011 1314		303132 40
	X,F,	∆, P, S, S, , , , , , , , , , , , , , , ,	I <u>1 </u>
		<u></u>	

READ/READ PUNCH: XF \triangle RRP

- Function: This instruction reads a full 80 column card from the punch unit into the 1005 input Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read.
- Notes: a.) The input Read/Punch Card-buffer area is 80 locations in length, beginning with memory location 293 through memory location 372.
 - b.) Read/Punch Input Card-buffer locations correspond to card columns, thus a character punched in column 1 will be stored in location 293, a character punched in column 2 will be stored in location 294 and so on.
 - c.) Since the Read/Punch Input Card-buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 373 through 452 are used for punching. Subsequently, any data in these locations during execution of the RRP instruction will be punched into the second previous card read.
 - d.) As each column is read, it is automatically translated from Hollerith card code to XS-3.
 - e.) The mnemonic operand field must be preceded by a space.
 - Example: Read A card from the Read/Punch Unit Station 1 and punch the card in Station 3.



CARD PATH THROUGH READ/PUNCH


	/AC		UNIVAC° 1005 SAAL ASSEMB	LER CODING FORM
PROGRAM_				DATE
SEQUENCE LINE INS 1 34 5	LABEL 679	0P 1011-13	OPERANDS COMMENTS 415 20 303132	40
		X, F,	Δ,R,R,P,	
				<u></u>

READ/READ PUNCH WITH STACKER SELECT: XF ARRS

- Function: This instruction reads a full 80 column card from the Read/ Punch into the U1005 Read/Punch Card-buffer and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read, placing that card in the selected output stacker.
- Notes: a.) The READ/PUNCH READ STACKER SELECT instruction is an offset of the READ/PUNCH READ instruction (XF RRP). All notes pertaining to the Read/Read Punch instruction (RRP) are applicable to the READ/PUNCH READ STACKER SELECT instruction.

b.) The mnemonic operand field must be preceded by a space.


Example: Read a card from the Read/Punch Unit Station 1 and punch and stacker select the card in Station 3.



2-78

READ/READ PUNCH CODE IMAGE: XF \triangle RRC

- Function: This instruction reads a full 80 column card from the Read/ Punch unit into the U1005 Read/Punch Card-buffer in Code Image mode and punches a full 80 columns from the output Read/Punch Card-buffer into the second prior card read in Code Image mode.
- Notes: a.) All notes pertaining to the READ CODE IMAGE instruction (XF RCI) are applicable to the READ/READ PUNCH CODE IMAGE instruction.
 - b.) The input buffer is 160 locations in length beginning with memory location 293 through memory location 452.
 - c.) Since the input buffer locations constitute the area normally reserved for the Punch-buffer, memory locations 453 through 612 are used for punching. Subsequently, any data in these locations during execution of the RRC instruction will be punched into the previous card read.
 - d.) The mnemonic operand field must be preceded by a space.
- Example: Read a card from the Read/Punch Unit Station 1 in code image mode and punch the card in Station 3 in code image mode.



CARD PATH THROUGH READ/PUNCH

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FOR
PROGRAM	
SEQUENCE LABEL LINE INS 1 34567910	OP OPERANDS COMMENTS 11 1314 15 20 303132 40
	x,F,,R,R,C,,,
┝╍┙╂┷╂╉┹┵╂	
┝╍╍╄╍╄╋╍╍╊	- Hand a start and the second

HALT: XF AHLT

Function: This instruction brings the computer to an orderly halt.

•Notes: a.) All I/O functions in processes will be completed before the halt will be effective.

- b.) If the U1005 is restarted following a HALT the next instruction in sequence will be executed.
- c.) The mnemonic operand field must be preceded by a space.

	and the analysis of the second second second second second second second second second second second second sec	
UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER	DATE
E C	FOR BEG CARD ONLY	
SEQUENCE LABEL	OP OPERANDS	COMMENTS
1 3 4 5 6 7 910	11 131415 20 3	30 31 32 40
	Х, Ғ,, Ң, Ц, Т,, , , , , , , , , , , , , , , ,	<u> </u>
		1
		1 1

Example: Halt the computer

C. INSTRUCTION REPERTOIRE - PAPER TAPE EXTERNAL FUNCTIONS AND CONDITIONAL TESTS

1. PAPER TAPE EXTERNAL FUNCTIONS

The Paper Tape Reader and Paper Tape Punch provide the UNIVAC 1005 with the ability to use paper tape as a direct input media and paper tape punch as a direct output media. The reader will accept any form of 5-, 6-, 7- or 8- track tape providing odd-parity checking when desired. The punch will perforate the aforementioned track tape codes providing odd-parity perforating if desired.

Paper tape reading and punching operations are controlled by the program. The input area starts with the first position of memory module one and will extend for the Tape Block length. Output area is designated to start at 0293 and extend for the Tape Block length. So that a wide variety of tape codes can be handled, the Paper Tape Reader and Punch functions to transmit or perforate an exact image of all or part of each tape frame. This selection is through program control which specifies 80 column read mode for 6 data track reading and punching, Code Image mode for 8 tape track reading and punching. In the above two modes, the 7th track is available for parity checking and the 8th track for special control. For data processing, the information recorded in paper tape can be entered one character at a time, 80 characters at a time, or a variable length block ended by a configuration of all bits present. For further assistance in data processing, the Paper Tape Reader permits printing and punching of end results directly from paper tape without intermediate tape-to-card conversion.

The format of the Paper Tape External Functions requires only the mode of punching or reading (80 Column or Code Image).

The Paper Tape External Function instructions pertain to Class III and are explained in detail on the following pages.

Class III: Class III instructions are Input/Output or External Function Commands and contain a mnemonic code in the "M" portion of an instruction indicating the I/O device or devices to be initiated.

READ PAPER TAPE:

ΔRP1Read 1 FrameΔRP8Read 80 FramesΔRPSRead through Sentinel

Function: This instruction reads a block of tape into the Ul005 Card Readbuffer. The variable length of the block is determined by the 3rd character of the mnemonic field. Specifically, RP1 designates a l character block, RP8 designates an 80 character block, RPS designates a variable length block ended by a configuration of all bits present.

Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the Read instruction (XF \triangle REA) are applicable to the Read Paper Tape instruction.

- b.) On a RPS instruction, the all bit present character is read.
- c.) The mnemonic operand field must be preceded by a space.

Example: Read a block of paper tape 80 characters in length.

 \mathbf{XF}

XF

XF

0.0141	NI	VA			UNIVAC® 1005 SAAL ASSEMBLER CODING FORM			
PRO	GRAM_				PROGRAMMER DATE			
	UENCE IE INS 3 4 5	LAB	- 171	OP 1 1314	OPERANDS COMMENTS 15 20 303132 40			
				X,F,	Δ, R, P, 8, , , , , , , , , , , , , , , , ,			

2-82

PUNCH PAPER TAPE WITHOUT PARITY: XF \triangle PP1 Punch 1 Frame XF \triangle PPS Punch to Sentinel

公式表 "喂

e gela se se

Function: This instruction punches a block of tape from the U1005 Card Punch-buffer. The variable length of the block is determined by the 3rd character of the mnemonic operand field. Specifically, PP1 designates a 1 character block, PPS designates a variable length block ended by a configuration of all bits present.

- Notes: a.) Substituting a frame in paper tape for a column in the card, all notes pertaining to the PUNCH instruction (XF PUN) instruction are applicable to the PUNCH PAPER TAPE instruction.
 - b.) On a PPS instruction, the all bit present character is not punched.
 - c.) The mnemonic operand field must be preceded by a space.

Example: Punch a block of paper tape up to but not including the sentinel (all bits).

UNIVAC	UNIVAC' 1005	SAAL ASSEMBLER CODING FORM	7
PROGRAM	PROGRAMMER	DATE	{
SEQUENCE LABEL OP LINE INS INS INS 1 3 4 5 6 7 9 10 1 13 14	OPERANDS	COMMENTS 303132 40	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Δ. Ρ.Ρ	· · · · · · · · · · · · · · · · · · ·	1
	····	······································	

2-83

PUNCH PAPER TAPE WITH PARITY: XF $\triangle PlP$ Funch 1 Frame XF $\triangle PSP$ Funch to Sentinel

Function: This instruction punches a block of tape with odd-parity from the U1005 Card Punch-buffer. The variable length of the block is defined by the second character of the mnemonic operand field. When punching to (but not including) sentinel, all bits constitute the sentinel configuration.

- Note: a.) All notes pertaining to the PUNCH PAPER TAPE instruction are applicable to the above instructions.
 - b.) The mnemonic operand field must be preceded by a space.

Example: Punch a block of paper tape with odd-parity up to but not including the sentinel (all bits).

givieion of breaky fang corforation	UNIVACº 1005 SAAL ASSEMBLER	CODING FORM
PROGRAM		DATE
SEQUENCE LINE INS 1 34 56 7 91011	OPERANDS COMMENTS 131415 20 303132	40
X	F. A.P.S.P.	╺ ╺┍┍╶╻┍╕╕ _╍ ╺┝╌┠╴╄╺╄┈┺╓╋╌╄╴

2. PAPER TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Paper Tape System are two (2) Conditional instructions which allow the programmer to test for parity error and channel 8 conditions.

The Paper Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

<u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions. PAPER TAPE CONDITIONAL TESTS: Jump Parity Error: JPE M Jump Channel 8: JC8 M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of paper tape instructions after execution.

b.) If the condition tested is not present, control will not be transferred and the next instruction in the testing sequence will be executed.

Example: Test results of a previous paper tape read instruction. If the condition is true, transfer control to the routine labeled ERR.

UNIVAC	UNIVAC° 1005	SAAL ASSEMBLER CODING FOR
PROGRAM	PROGRAMMER	DATE
SEQUENCE LABEL LINE INS 1 3 4 5 6 7 9	OP OPERANDS 011 131415 20.	COMMENTS 40
	J,P,E E,R,R, , , , , , , , , , , , , , , ,	
┝╍┽╍┼╅╍╍┨	<u></u>	•••••••••••••••••••••••••••••••••••••••

D. INSTRUCTION REPERTOIRE - MAGNETIC TAPE EXTERNAL FUNCTIONS AND CONDITIONAL TESTS

1. MAGNETIC TAPE EXTERNAL FUNCTIONS

The UNISERVO VI C Magnetic Tape Units provide the UNIVAC 1005 with the capability of reading and writing IBM compatible tapes at densities of 200, 556 and 800 Characters Per Inch (CPI). When using more than one unit, it is possible to read or write any six level code at a given density on one or more units, and another code at a different density on one or more other units. Seven tape tracks are read and written; one parity and six data tracks.

Magnetic tape reading and writing operations are controlled by the program. Input/Output areas may be the 1st core position of any memory bank designated by the programmer. Data checking includes character parity, automatically performed by all tape units. In addition to Read and Write instructions, the 1005 features the Backspace one block, Erase before write, Read at high gain and Rewind functions. The programmer has an option of using odd or even parity. The UNIVAC 1005 is capable of handling up to 2 Magnetic Tape Units.

The format of the Magnetic Tape External Functions is slightly different in that a Buffer Directive (See Assembler Directives) and a length (of block) must be employed. The length, which designates the number of characters to be read or written, can be any number from 1 to 961. However, on a write instruction the length must be 5 characters greater than the number of characters to be written. When reading variable length records, the length must be the largest number of characters to be read. Reading terminates when an interblock gap is encountered or when the designated length is read, whichever occurs last. When the block length is shorter than the maximum length, the remainder will be space filled.

The Magnetic Tape External Function instructions pertain to Class IV and are explained in detail on the following pages.

Class IV: Class IV instructions are Input/Output or External Function Commands, and contain a mnemonic code, Buffer (BFn), and length in the "M" portion of an instruction indicating the I/O device, memory bank, and length of operand to be initiated.

READ TAPE:	Servo One Normal G	ain XF 🛆	RT1, BF _n , L
	Servo Two Normal C	ain \mathbf{XF} Δ	RT2, BF _n , L
	Servo One High Gain	XF A	RT5, BF_n , L
	Servo Two High Gair	$\mathbf{XF} \Delta$	RT6, BF _n , L

Function: This instruction reads a block of magnetic tape into the U1005 memory.

Notes: a.) The number of the Servo from which the data is to be read is designated by the 3rd character of the mnemonic operand field.

- b.) The BF_n mnemonic designates the bank of memory in which the data is to be read. (See Assembler Directives.) Reading starts in the first memory location of the designated bank.
- c.) The L mnemonic is a number from 1 to 961 and is used to determine the length of the block being read.
- d.) Normal tape operations are in odd parity. An asterisk (*) is placed in card column 15 to designate an even parity operation.
- e.) To indicate a High Gain Read function, the third character of the mnemonic operand field (Servo number) is incremented by 4.
- f.) The mnemonic operand field must be preceded by a space (except for even parity).

Example: Read a block of tape from Servo 2, odd parity, normal gain and store data into core positions 0962 - 1461.

UN		ANDC	URPORAT:				UNIVACº 1005	SA	AL ASSEMBLE	R CODING FO
PROGR	AM_	. <u></u>					PROGRAMMER			_ DATE
SEQUE LINE 1 3		1	LABEL 7 S		OP 11 13	14	OPERANDS 15 20 [,]	3031	COMMENTS 32	40
Lin		Π	<u> </u>	L	X,F,		∆,R,T,2,,BiF,2,,5,Ø,Ø, , ,		1 1	
		Ц		╞	ļ.				╹ ╋┈┶╼┿╌┶╌┶╍┷╼┷┈	بطبيف
L									• • • • • • • • • •	I î

- WRITE TAPE: Servo One XF \triangle WT1, BF_n, L Servo Two XF \triangle WT2, BF_n, L
- Function: This instruction writes a block of data from the U1005 memory onto magnetic tape.
- Notes: a.) The L mnemonic is the number used to determine the length of the block to be written. This number must be 5 greater than the actual number of characters to be written.
 - b.) All other notes pertaining to the READ TAPE instruction are applicable to the WRITE TAPE function.
- Example: Write a block of tape on Servo 2, even parity, from core positions 1923 - 2122.

UNIVAC	UNIVAC [®] 1008 SAAL ASSEMBLER CODING FORM
PROGRAM	PROGRAMMER DATE DATE
SEQUENCE LABEL OP LINE INS 1 34567 91011 131	OPERANDS COMMENTS 415 20. 303132 40
, , , , , , , , , , , , , , , , , , ,	* ,W,T,2,',B F,2,',2,0,5,,
	<u></u>

- ERASE BEFORE WRITE: Servo One XF \triangle ER1, BF_n, L Servo Two XF \triangle ER2, BF_n, L
- Function: This instruction is used to delay the writing of a block on tape, to insure that a portion of tape is erased before writing on it. This instruction can be used to continue an old file or by-pass a bad spot by backspacing and then writing again with the ERASE BEFORE WRITE instruction (See conditional test - parity error recovery example).
- Note: a.) All notes pertaining to the WRITE TAPE instruction are applicable to the ERASE BEFORE WRITE function.

UNIVAC	UNIVACº 1005	SAAL ASSEMBLER CODING FORM	5
PROGRAM	PROGRAMMER	DATE	-
SEQUENCE LABEL OP LINE INS 1 34567 91011 1314	OPERANDS 15 20	COMMENTS 303132 40]
, , , , X,F,	∆,E,R, 2, , ,B1F, 2, , ,8,5,,		7

Example: Erase before write a block of tape on Servo 2, odd parity, from core positions 1923-2002.

BACKSPACE:	Servo	One	\mathbf{XF}	∆BS1
	Servo	Two	XF	∆BS2

- Function: This instruction generates the backspace of one magnetic tape block (See conditional test-parity error recovery example).
- Notes: a.) The third character of the mnemonic operand field designates the Magnetic Tape Servo on which the backspace is to occur.
 - b.) BF_n , L is not to be used with this instruction.
 - c.) The mnemonic operand field must be preceded by a space.

Example: Backspace a block of tape on Servo 1.

UNIVA		AC° 1005 SAAL ASS	EMBLER CODING FOR
PROGRAM	PROG		DATE
SEQUENCE LAE LINE INS 1 34 56 7			NTS40
	Х, F,, B, S, 1,	<u> </u>	· · · · · · · · · · · · · · · · · · ·
		<u> </u>	·····
	Hulfmin	<u> </u>	

REWIND:	Servo One	XF	∆R W1
	Servo Two	XF	$\Delta RW2$

Function: This instruction causes the tape to rewind to a point past the load point. Depression of the LOAD POINT switch, following the REWIND instruction, causes the tape to advance to the load point.

- Notes: a.) The third character of the mnemonic operand field designates which Magnetic Tape Servo is to be rewound.
 - b.) BF_n , L is not to be used with this instruction.
 - c.) The mnemonic operand field must be preceded by a space.

UNIVAC UNIVACº 1005 SAAL ASSEMBLER CODING FORM PROGRAM. PROGRAMMER. DATE FOR BEG CARD ONLY OPERANDS COMMENTS INS 4 5 303132 3 20. 40 11 R.W.1 (F R.W.2 X.F

Example: Rewind Servos 1 and 2.

2. MAGNETIC TAPE CONDITIONAL TESTS

Associated with the UNIVAC 1005 Magnetic Tape System are two (2) Conditional Tape instructions which allow the programmer to test for parity error and end of tape conditions.

The Magnetic Tape Conditional Test instructions pertain to Class II and are explained in detail on the following pages.

<u>Class II</u>: Class II instructions contain only an "M" address indicating the most significant character of an instruction. This format is employed exclusively by Jump or Branching instructions. MAGNETIC TAPE CONDITIONAL TESTS: Jump Parity Error: JPE M Jump End of Tape: JET M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of magnetic tape instructions after execution.

b.) If the condition tested is not present control will not be transferred and the next instruction in the testing sequence will be executed.

Example:

e: Test results of a previous magnetic tape read or write instruction. If the condition is true, transfer control to the routine labeled PAR.

UNIVAC	UNIVAC® 1005 SAAL ASSEMBLER CODING FORM	{
PROGRAM		(
SEQUENCE LABEL LINE INS 1 3456791	OP OPERANDS COMMENTS 11 13 14 15 20. 30 31 32 40	
	J.P.E. P.A.R J.J.U.M.P P.A.R. I.T.Y.	

MAGNETIC TAPE CONDITIONAL TESTS

One method of handling parity errors is as follows:

Example: Parity on Read Function

UNIVAC® 1005 SAAL ASSEMBLER CODING FORM

PROGRAM_	· .		PROGRAMMER DATE	
			-FOR BEG CARD ONLY	
SEQUENCE	LABEL	ОР	OPERANDS COMMENTS	
LINE INS	6791	0 11 13	14 15 20 <u>30 31 32</u> 40	
			IIN IDIAITIA, IDIIVIISIIONLIITERALI - I - I	
	C1 T1 2	+ 5	0,4,0,0,1,	l
				1
]
0,0,1			$C_1 T_1 2_1 + 2_1 + 2_2 + 2_1 + 2_$	
0 0 2	T, R, D	X, F,	R, T, 1, , B F, 2, , 3, 5, 0, , , , , , R, E, A; D, , S, E, R, V 0, , 1, , N, 0, R, M,	
0,0,3	P, T, E	JPE	R,P,E, , , , , , , , , , , , , , , , , ,	
0,0,4		J,E,T)
		S.		
				ĺ
0,0,5	RI PIE	1, C	C, T, 2, , , , , , , , , , , , , , , , ,	}
0,0,6		JL	\$,+,1,5, ,	
0,0,7		X ₁ F ₁	, Н, L, T, , , , , , , , , , , , , , , , ,	
0,0,8		C, L, R	C ₁ T ₁ 2 ₁ + ₁ 2 ₁ , 2	l
0,0,9		X ₁ F ₁	B S 1]
0,1,0		X ₁ F ₁	R,T,5,,B F,2,,3,5,0, , , , R,E,A,D, ,S,E,R,V 0, ,1, ,H,I,G,H,]
0,1,1		JIPIE	\$,+,1,0, , , , , , , , , , , , , , , , , ,	<u>`</u>]
0,1,2		J _L	P,T,E,+,5,]	
0,1,3		X ₁ F ₁	B S 1 S F S F S F S F S F R V O I 1]
0,1,4		J L	T,R,D, , , , , , , , , , , , , , , , , ,	7
SEQNO	001 - 0		Read Parity Error Counter	
			one Block of Tape from Servo 1, Normal Gain, Odd Parity	
			or Parity Error	
			or End of Tape	
			lent the Read Parity Error Counter Less to 009	
•		-	r Equals 4, Halt and Clean Servo Head	
			Counter and Repeat	
			pace Servo 1	
			one Block from Servo 1, High Gain, Odd Parity	
			or Parity Error	
	012 - 0	Correc	t, Jump to Seq. No. 004	
	013 - H	Error,	Backspace Servo 1	

014 - To Seq. No. 002

MAGNETIC TAPE CONDITIONAL TESTS

Example: Parity on Write Function

UNIVAC[®] 1005 SAAL ASSEMBLER CODING FORM

DATE .

PROGRAM .

PROGRAMMER _ FOR REG CARD ONLY

SEQUENCE LABEL OP OPERANDS COMMENTS 1 <t< th=""><th></th><th></th><th>-FOR BEG CARD ONLY</th><th></th></t<>			-FOR BEG CARD ONLY	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		LABEL OP	OPERANDS COMMENTS	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		6 7 91011 13		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
.			IIN 101ATTA 1011VI 15140NI 1611TERALI 1 1 1	
0,0,1, , , , , , , , , , , , , , , , , ,		C ₁ T ₁ 1 + ₁ 5 ₁	0,7,0,0,1, 1, 1, 1, 1, 1, 1, 1, C,O,U,N,T,E,R, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	
0,0,1, , , , , , , , , , , , , , , , , ,				l
0,0,1, , , , , , , , , , , , , , , , , ,	┝╍╍╄╍┷╉			h
0,0,1, , , , , , , , , , , , , , , , , ,	┝┵┵╇┹╋		╾╋╍┶╌┶╌┶╌┶╌┷╌┷╌┿╌┷╌┷╌┷╌╋╌┿╌╋╌╋╌╋╌╋╌╋╌╋╌╋╌╋╌╋╌	
0,0,2, T,W,R X,F, ,W,T,2,,B,F,2,,1,0,0, , , , , , , , , , , , , , , , ,	$\begin{bmatrix} & - & - & - & - & - & - & - & - & -$		IIN, P,R,O[C,E,D,U,R,E, ,D,I,V] S,I,O,N, , , , , , , , , , , , , , , , , ,	
0,0,3 , T_1P_1E J_1P_1E W_1P_1E, , , , , , , , , , , , , , T_1E_1S_1T_1_F_1O_1R_1_[P_1A_1R_1]_T_1Y_1 , 0,0,4 , J_1E_1T W_1O_1T_1 , J_1 ,	0,0,1	C ₁ L ₁ R	C, T, 1, +, 2, , 2, , , , , , , , , , , , , , ,	<u> </u>
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0,0,2	T,W,R X,F,	W, T, 2, , B F, 2, , 1, 0, 0, 1, 1 W, R, 1, T, E, S, E, R V, O, 12, 1	
I I			W, P, E, , , , , , , , , , , , , , , , ,	<u>Y</u>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0,0,4	J _L E _J T	WOT I I I I I I I I I I I I I I I I I I I	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		┽┶┶┼┼┻	╺╋┺╍┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼╄╌╄╌╋╌┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼┺╼	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			╧╋┥┶┶┶┶┷┷┶┶┶┶┶┶┶┶┶┶┺╋╝╌┙┶┶┶┶┶┶┶┶	_ <u>_</u>
0,0,7 I X1F1 IH1L1T1 I I H1A1LT1 C1L1E1A1N1 H1E1A1D1 I 0,018 I C1L1R C1T11+121 I I R1E1P1E1A1T1 A1G1A11N1 I I 0,019 I I X1F1 IB1S121 I I I B1A1C1K1 S1P1A1C1E1 S1E1R1V101 I 0,110 I I X1F1 IE1R121 I10101 I I E1R1A1S1E1 IB1E1F101R1E1 W1R11T1E			an far han had men de de de de de de de de de de de de de	<u></u>
0,0,8 C_1L_R C_T_1]_+121,2 R_1E_P_E_A_TA_GA_T_N				
0,0,9 , , X,F, JBJSJ2, , , , , , , , , , , BJAJC,K, SJPJAJCJE, SJEJRJVJ0, 2 0,1,0 , , XJF, JEJRJ2,, BJFJ2,, ,1,0,0 , , , , EJRJAJSJE, BJEJFJ0JRJE, JWJRJJJTJE				<u>₽</u>
0,1,0, <u> </u>				
			a president al al contractor to the desident and a structure grade sets the desident as the base of the base to	
				KIIIIE

SEQ NO 001 - Clear Write Parity Error Counter

002 - Write One Block of Tape on Servo 2, Odd Parity

003 - Test for Parity Error

004 - Test for End of Tape

005 - Increment the Write Parity Error Counter (07001)

006 - Jump Less to SEQ NO 009

007 - Counter Equals 7, Halt and Clean Servo Head

008 - Clear Counter and Repeat

009 - Backspace Servo 2

010 - Erase Before Write, Odd Parity

011 - Jump to SEQ NO 003

E. INSTRUCTION REPERTOIRE - ADVANCED PROGRAMMING

The advanced programming instructions are applicable only to an Extended 1005 System and a program which utilizes these instructions can not be executed on a 2K 1005 System.

NOTE: CCA, SC, LAN, LOR instructions require a symbolic tag in the operand field.

JUMP ALTERNATE SWITCH 3: JS3 M

Function: Transfer program control to the instruction stored at M if Alternate switch 3 is on/illuminated.

Note: If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.

UNIVAC	UNIVAC° 1005 SAAL ASSEME	BLER CODING FORM
PROGRAM	PROGRAMMER	DATE
SEQUENCE LINE INS 1 34 56 7 91011 1314	OPERANDS COMMENTS 15 20: 303132	40
J.S.3	F.I.N	
	····	

Example: Transfer control to the routine labeled FIN if alternate switch 3 is illuminated.

Function: Transfer program control to the instruction stored at M if the Arithmetic overflow indicator is set.

- a.) This instruction is used to test the results of an arithmetic operation.
- b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.

Example: Add the 5 least significant characters of Arithmetic Register one (ARl) to the field FDl and test the result for Arithmetic overflow.

UNIVAC	UNIVAC [®] 1005	SAAL ASSEMBLER CODING FORM
	PROGRAMMER	DATE
SEQUENCE LABEL OP LINE INS 1 34567 91011 1314	OPERANDS 15 20	COMMENTS 303132 40
A,M, 1	F,D,1,,5,1,,,,,,,,	
J.O.F	E.R. I	1, F, O, F, L, O, W, JG, O, TO, E, R, 1

ARl (before and after) = 00	00056982
FDl (before)	=	55692
FDl (after)	=	12674

In the above example, the Arithmetic overflow indicator is set and control is transferred to the routine labeled ER1.

COMPARE CHARACTER ALPHA/NUMERIC: CCA M, $L\Delta C$

- Function: Compare for equality the least significant location of the field specified by M and L, to the character specified by C.
- Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be compared to the character specified by C.
 - b.) C specifies the character M will be compared to and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, M will be compared to a space.
 - c.) The C character must be preceded by a space.
 - d.) This is a binary comparison and all data bits are considered.
 - e.) The results of the comparison is recorded in testable indicators as follows:

	JUA (Unequal)	JEA (Equal)		
(MEM) = C		Set		
$(MEM) \neq C$	Set			

Example: Compare the one character field CDl against the character B.

 $(MEM) \neq C$

UNIVAC	UNIVACº 1005 SA	AL ASSEMBLER CODING FO
PROGRAM	PROGRAMMER	DATE
		COMMENTS
LINE INS 1 34567 91011	131415 20 <u>3031</u>	
	A C D, 1. , 1 B	8 8

In the above example, if the contents of CDl contained a B, the JEA (equal) indicator will be set. If it did not contain a B, the JUA (unequal) indicator will be set.

STORE CHARACTER: SC M, $L \Delta C$

- Function: Store the character specified by C into the least significant location of the field specified by M and L.
- Notes:
- a.) L specifies the length and should equal l. If L is unequal to l, the character will be stored in the least significant location of M.
- b.) C specifies the character to be stored in M and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be stored in M.
- c.) The character must be preceded by a space.

Example: Store the character P into the one character field PT8.

UNIV			UNIVAC® 10	OS SAAL ASSEMBLER CODING FO
PROGRAM			PROGRAMMER_	DATE
SEQUENCE LINE INS 1 3456		Р 1314	OPERANDS	COMMENTS 303132 40
	, s	:	P,T,8,,1, P	
	┟╍╺┟┠┙	4		i and the second second second second second second second second second second second second second second se
		4	L	

LOGICAL AND: LAN M, $L \Delta C$

- Function: Compute the logical product of the character specified by C and the least significant location of the field specified by M and L. The result replaces the least significant location of the field specified by M and L.
- Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be used to compute the logical product.
 - b.) C specifies the character used to compute the logical product and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be used to compute the logical product.
 - c.) The C character must be preceded by a space.
 - d.) For each zero bit in the C character the corresponding bit position in M is cleared to zero. For each one bit in the C character the corresponding bit in M is retained.

The logical product is formed based on the following truth table:

	AN	D	0]	
	0	0	0		
	1		0]	•
С	i.e. 0*	, (M	I)	-	(M)
$\frac{C}{0}$	0	0	*********	= ·	<u>(M)</u>
0	0	1		=	0
1	Θ	0		=	Ò
1	Θ	1		Ξ	1

* 0 represents the logical product

Example: Compute and store the logical product of the character = and the one character field labeled FD4.

UNI		UNIVACº 1005	SAAL ASSEMBL	ER CODING FOR
PROGRAM_	la provincia de la composición de la composición de la composición de la composición de la composición de la co Composición de la composición de la comp	PROGRAMMER		DATE
SEQUENCE LINE INS 1 345	LABEL OP 6 7 91011 1314	OPERANDS 15 20 [,]	COMMENTS _ 303132	40
	LAN	F,D,4,,1, =,		<u> </u>
		· · · · · · · · · · · · · · · · · · ·		<u> </u>

C (before and after)011111equals =FD4 (before)100100equals -1FD4 (after)000100equals +1

In the above example, the C character is used to remove the "X" bit of FD4.

LOGICAL OR: LOR M, $L \Delta C$

- Function: Compute the logical sum of the character specified by C and the least significant location of the field specified by M and L. The result replaces the least significant location of the field specified by M and L.
- Notes:
- a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant location of M will be used to compute the logical sum.
- b.) C specifies the character used to compute the logical sum and may be any one of the 63 valid UNIVAC 1005 characters. If no character is specified, a space will be used to compute the logical sum.
- c.) The C character must be preceded by a space.
- d.) For each one bit in the C character the corresponding bit position in M is set to one. For each zero bit in the C character the corresponding bit in M is retained.

The logical sum is formed based on the following truth table:

OR	0	1
0	0	1
1	1	1

i.e.,

С	⊕*	(M)		(M)
0	0	0	=	0
0	₽	1	=	1
1	₽	0	=	1
1	₽ .	1	=	1

 $* \oplus$ represents the logical sum

Example:

Compute and store the logical sum of the character ' (apostrophe) and the one character field labeled FD5.

UNIVAC	UNIVAC® 1008 SAAL ASSEMBLER CODING FOR
PROGRAM	
	FOR BEG CARD ONLY
SEQUENCE LABEL OP LINE INS 1 34567 91011 13	OPERANDS COMMENTS
L,O,R	F,D,5,,1,,',,,,,,,,,,,,,,,,,,,,,,,,,,,,,,


C (before and after)100000equals ' (apostrophe)FD5 (before)000110equals +3FD5 (after)100110equals -3


In the above example, the C character is used to add the "X" bit to FD5.

BIT SHIFT: BSH M, L

- Function: Shift circularly one bit, the least significant location of the field specified by M and L.
- Notes: a.) L specifies the length and should equal 1. If L is unequal to 1, the least significant character of M will be shifted.
 - b.) This is a binary circular shift and all data bits are considered. The "X" bit is shifted to the "1" bit, the "Y" bit is shifted to the "X" bit and so forth.

Original Bit	Shifted to Bit
x	1
Y	х
8	Y
4	8
2	4
1	2





F. INSTRUCTION REPERTOIRE - EXTERNAL FUNCTION COMBINATIONS

To provide a greater degree of flexibility, the External Function Combination instruction (XFC) augments the individual External Function (XF) instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations. This provides for Concurrent execution on the Reader or Auxiliary Reader, Printer, Punch or Read/Punch, Paper Movement and Program Halt.

The Card System External Function Combination instructions are explained in detail on the following pages. The instruction format depicts the bits absent necessary to perform Read, Print and Punch operations.

INSTRUCTION FORMAT XFC

,							_												.					
		С	JL	. 1	6			C	OL	. 1	7			С	OL	. 1	.8			С	OL	. 1	9	
	X B 1	Ү В 2	8 B 3		в	1 B 6	X B 1	Y B 2	8 B 3	в		1 B 6	X B 1	Y B 2	8 B 3	4 B 4		1 B 6	X B 1	Ү В 2	8 B 3		2 B 5	1 B 6
CO	LUM	ΜN	16	,		'8' '4' '2'	B1 B2 B3 B4 B5 B6	A A A A	ubs ubs ubs	ays ent ent ent ent		res	ent						Not Pri Skip Skip Skip	nt S nt S p 1 p 2	Spa	.ce		
CO	LUI	MN	17	,		'Y' '8' '4' '2'	B1 B2 B3 B4 B5 B6	A A A A	Abs Abs Abs Abs	ays ent ent ent ent		res	ent						Not Rea Rea Pun Hal	.d .d/1 .d/1 .ch	Aus	cili		
CO	LUI	MN	18	3		'Y' '8' '4' '2'	B1 B2 B3 B4 B5 B6	A A A A	Abs Abs Abs Abs	ent ent ent ent ent		Sta 1 2 Pa Pa	icke . Si . P per per	r S tac ape Ta Ta	lele kei er .pe .pe	r S Ta Ra Ra	3 ele pe eac eac	- A ect Par l l] l Th	ux. - Pu rity Fran irou Fra	Rea ncl Pu ne gh	ade n ncl Ser	r	nel	
CO	LUI	MN	19)		'X' 'Y' '8' '4' '2' '1'	B2 B3 B4	A A A A	Alw Abs Abs Abs	ent ay ent ent ent	s F	res	sent		No Re Pu Pa	t U ad nc pe	lse Co h C r T	d ode Code Cape	e Pu Ima e Im e Pu e Pu e Pu	ge age nch	, ı T	o S	Sen	tine

A table to determine the codes necessary for many combinations follows:

	Function	CARD COL. 16	CARD COL. 17	CARD COL. 18	CARD COL. 19
Group l	Print and Space 1	Δ)))
	Print and Space 2	U)))
	Skip l	Y M)))
	Skip 2	H) «)	· ·)
	Skip 3 Skip 4	W >) V))
	Skip 5	x)))
	Skip 6	Z))	· · · ·
	Skip 7	v))	, ,
	Print and Skip 1	Q	ý))	ý
	Print and Skip 2	()))	ý
	Print and Skip 3	Ō))	ý
	Print and Skip 4	@)))
가 가 있는 것이 있는 것이 있다. 	Print and Skip 5	Р)))
n Constantino de Constantino de Constantino de Constantino de Constantino de Constantino de Constantino de Const	Print and Skip 6	R)))
	Print and Skip 7	N)))
Group 2	Read)	Δ))
	Read Code Image)	Δ)	Ŭ
	Read Auxiliary Stacker				
	Select 1)	U))
	Read Auxiliary Stacker				
	Select 2)	U	=)
	Read Auxiliary Stacker				
	Select 3)	U	Δ)
	Read Auxiliary Code Image Stacker				
	Select 1)	U)	U
	Read/Read Punch	,	w)	Ň
	Read/Read Punch Stacker	,		,	,
	Select)	w	U)
	Read/Read Punch Code	,		-	,
	Image)	W)	Y
	Punch	ý	Ц))
	Punch and Stacker	·	~	·	
	Select)	ゴ	U)
	Punch Code Image)	口)	Y
	Halt)	>))
	Read and Punch)	с. (·))
	Read and Halt)	@))

	Function	CARD COL. <u>16</u>	CARD COL. 17	CARD COL. 18	CARD COL. 19
Group 2 (cont'd.)	Read, Punch and Halt Punch and Halt	, · · ·)	R Z))
Group 3	Read Paper Tape l Frame Read Paper Tape))	Y)
	l Frame Code Image Read Paper Tape))	Y	U
	80 Frames Read Paper Tape)	·)	>)
	80 Frames Code Image Read Paper Tape))	>	U
	through Sentinel Read Paper Tape))	П)
	through Sentinel Code Image))	П	U
Group 4	Punch Paper Tape l Frame Punch Paper Tape)	Ц)	=
	l Frame with Parity Bunch Dance Tana)	П	U	=
	Punch Paper Tape to Sentinel Punch Paper Tape to)	П	· · · · · · · · · · · · · · · · · · ·	LI
	Sentinel with Parity)	П	U	П

Function: This instruction augments the individual External Function Instructions. In using this instruction, the programmer assigns the necessary machine codes for desired Input/Output combinations.

Notes:

- a.) XFC is the mnemonic operation entered in card columns 11-13.
- b.) The machine code operand field must be preceded by a space in card column 15.
- c.) The applicable I/O function codes are entered in card columns 16-19.

To use the table, select all applicable I/O functions to be performed upon execution of the XFC instruction.

Example:

PROGRAM					ER DATE
			F	FOR BEG CARD ONLY	ER DATE
SEQUENCE LINE IN 1 34	s 56	LABEL 7 9	↓ OP 1011 13	OPERAN 1415 20	NDS COMMENTS 303132 40
			X,F,C	U_(,),)',',,	R,E,A,D,,,P,R,T,,IS,P,2,,P,U,N,
	\square				••••••••••••••••••••••••••••••••••••••
			X,F,C	_Δ,υ,Δ,), , _ ,	RIE, A, D, A, U, X, IS, E, L, S T, K, 3,
			*		P.R.T., S.P.1

G. <u>INSTRUCTION REPERTOIRE - 1005 DATA LINE TERMINAL-3</u> EXTERNAL FUNCTIONS and CONDITIONAL TESTS

1. DLT-3 External Functions

The Data Line Terminal-3 is an optional feature to the 1005 that enables the 1005 to communicate via telephone circuits while processing. This ability is provided by utilizing independent control and buffering circuitry. Data is transmitted at the rate governed by the modem employed. DLT-3 used by the 1005 may communicate with a 1004 having either a DLT-1 or a DLT-3, another 1005 with DLT-3 and any other compatible device.

The 1005, with this feature, will process data and transmit or receive data simultaneously.

The same principle of simultaneous execution and time-sharing of storage applies to DLT operations as it does to reading, printing and punching, except that DLT-3 is not instruction dependent. Whereas reading and printing are preformed entirely during a single instruction execution, DLT operation can occur throughout many instructions, as does the punching operation. A PTE instruction (Pause Test) serves to interlock the processor if the DLT is transmitting or receiving.

2. General

Both equipments, to communicate, must have the DLT option. Assuming they are both 1005's, and have DLT-3, they must both be using the same type of data set. The data sets are used in the half-duplex mode, i.e., communication can be in one direction only, at one time. Both the transmitting and receiving functions may take place independently of, and concurrently with data processing functions. The maximum rates of data transmission are: the 201A Data Set - 2000 bits per second; the 201B Data Set - 2400 bits per second. The DLT circuits use a 7-bit character - 6 data bits and 1 parity bit.

The DLT-3 storage area is simi-fixed, and of variable length. The beginning location is Module 1 position 0435. The ending location may be Module 1 position 0434 with automatic wrap around from 0961 to 0001, i.e., transmission is fixed to 961 characters. The transfer from DLT storage to the Data Set will be descending in a continuous sequence. The message length is controlled by the program when transmitting. When receiving, the End of Message character received will

Note: Input/Output operations are specifically excluded from overlap, i.e., do not execute any XF functions between the Send or Receive instruction and the Pause Test instruction.

halt the descending locations. The send/receive buffers, may be used for internal processing. Precaution should be observed to prevent internal processing from prematurely changing the data to be transmitted (or the Data received).

A prescribed transmission format must be used in all communications. The message (useable data) must be preceded by a least four synchronization characters (the letter S in UNIVAC XS-3 code); and one character of no bits. The Send 80 message must be followed by an End of Message character (the letter B in UNIVAC XS-3 code); and one character of no bits.

The Send through Sentinel message must be followed by a sentinel character, (the character") in UNIVAC XS-3 code), an EOM character and one character of no bits.

The storing of these characters is the responsibility of the programmer. All of this information must be in the storage area beginning at Module 1 position 0435 during each transmission. When receiving an 80 character transmission from another 1005, only the message (useable data), the EOM character, and the Longitudinal Parity character will be stored in the sequentially allocated DLT storage area beginning with Module 1 position 0435. When receiving more than 80 characters from another 1005, the message, the sentinel character, the EOM character and the LP character will be stored sequentially. The LPC is automatically placed in the no bits position following the EOM character by the transmitting 1005 and will vary depending upon the total bit content of the message. Receiving will terminate automatically when the EOM and the LPC characters are stored.

Error detection is provided in the form of transverse parity, longitudinal parity, and incomplete-message checking. In the event of abnormalities, an error signal is provided for the program to test or ignore. The error instructions should be used to alter the program sequence to effect corrective action.

3. Transmitting


Before each transmission, the message data is assembled in DLT storage:

- The program must place four synchronization characters (letter S UNIVAC XS-3 code) initiated in the data division in Module 1 positions 0435 through 0438.
- The program must place a no-bits character (Space, UNIVAC XS-3 code) in Module 1 position 0439.

- 3) To send 80 characters, the program must place the message (useable data) from Module 1 positions 0440 to 0519. No Sentinel is required and the character ")" is permissible within the message.
- 4) To send other than exactly 80 characters, the program must place the message from Module 1 position 0440 to any length less than 955 positions with a Sentinel immediately following the last character of useable data. The character ")" is not permissible within the useable data.
- 5) The program must place an End of Message character, (letter B UNIVAC XS-3 code) initiated in the data division, immediately following the last character of useable data in an 80 character message and immediately following the Sentinal character in all other messages.
- The program must place a no-bits character (Space, UNIVAC XS-3 code) immediately following the End of Message character.

The 80 character message area per transmission is therefore at least six locations greater than the message length and all other are seven greater.

Illustrated in Figure 1 is the format of a DLT-3 message and the allocation of DLT-3 storage.



2-113

After assembly of all information based on the above recommendations, utilization of the transmit instruction may be effected.

4. Receiving

No receiving format is required and any information in the receive area will be overlaid by the incoming message. The first character to enter storage in the receiving 1005 will be the first message character. The synchronization characters and the Start of Message space, initially transmitted by the other machine, will not enter storage. The first message character will enter Module 1 position 0435; all remaining message characters will be stored in a continuous descending sequence. The Sentinel or End of Message character will enter the location following the last message character. The Longitudinal Parity Character will follow the EOM character in storage.

A Receive operation is accomplished by the Receive DLT to EOM instruction. Once the receive operation is initiated in this manner, the 1005 may proceed to succeeding instructions. The DLT circuits will wait for the first character and then store the message as it is received. When the LPC is received, this character is automatically compared with an LPC that is generated by the receiving 1005. Regardless of the results of this comparison, the LPC enters receive storage in the location following the EOM character. Upon entry of this character, the receive operation terminates.

5. Error Conditions

An error signal is available for testing should any of the following occur during a Receive operation:

- 1) One of the message characters is of even parity, and is not the EOM character.
- 2) The Receiving DLT does not synchronize on any of the synchronization characters.
- 3) The Receiving DLT does not complete the Receive order within 15 seconds.
- 4) The received LPC does not agree with the generated LPC.
- 5) The EOM character is not detected, or is incorrect.

Of the above five error conditions, the first one will result in less than expected storage used, with the properly received message characters in their respective locations, followed by the improper character. The second error type will result in nothing being entered into Receive storage; after 15 seconds the Receive operation will terminate. The third condition can be caused by no transmission, and will result in nothing being entered into Receive storage. The fourth condition will result in all expected Receive storage being filled, and an improper LPC. The fifth error type might result in more than the allocated storage being used. If the EOM character is received as an <u>odd</u> parity B, due to loss of the parity bit, it will be transferred to memory and the DLT will continue to look for more data. If the LPC also happens to be of an <u>odd</u> bit configuration, this too will enter Receive storage. There should be no further data reception, but noise in the transmission system might result in the reception of another erroneous character, which will be entered into storage. Thus, one location more than expected may be used.

6. Instruction Formats External Functions

SEND DLT 80 CHARACTERS: XF Δ SN8

- Function: This instruction sends 80 characters from the DLT buffer via telephone circuits to any other compatible device.
- Notes: a.) The message format must be completed prior to this instruction.
 - b.) No operand is specified.
 - c.) The mnenomic operand field must be preceded by a space.

Example:	Format t	he message	and transmit	<u>80</u>	characters.
----------	----------	------------	--------------	-----------	-------------

SEQUE			LABEL	11	OP		OPERANDS	COMMENTS
LINE 1 3	INS 4 5	6	79	10	11 13	14	15 20 30 31	32 40 50
							1,N1D_A_T[A1D_1]_V_1]_S_1]_0_N]	
			S ₁ Y ₁ N		+,4,		S ₁ S ₁ S ₁ S ₁ , , , , , , , , , , , , , , , , , ,	\$,Y,N,C,H,R,O,N,I Z,A,T,I,O,N,_C,H,R S,
								• • • • • • • • • • • • • • • • • • • •
								•
							11N, 1P1R10 C1E1D1U1R1E1 1D111V11	SILOINI I I I I I I I I I I I I I I I I I I
					LIA11	_	SIY N, , , 4	S, S, S, S, T, O, S E, N, D, A, R, E, A, I
					PITIE			P,A,U,S,E, ,T,E,S,T, , , , , , , , , , , , , , , , , ,
					S ₁ A ₁ 1		B ₁ U ₁ F ₁ , , 4 ₁ + 1 + 1 + 1 + 1 + 1 + 1	B, U, F, S, T, A, R, T, S, A, T, 0, 4, 3, 5,]
				Ц	s _i c _i		B ₁ U ₁ F ₁ + ₁ 4 ₁ , 1 ₁ , 1 , 1 , 1 , 1 , 1	S, P, A, C, E, 1, T, O, 1 S, E, N, D, 1 A, R, E, A, 1
					LIPIR		C ₁ R ₁ D ₁ + ₁ 8 ₁ O ₁ - 1 - 1 - 1 - 1 - 1 - 1	M,O,V,E, ,M,E,S,S A,G,E, ,T,O, , , , ,
					S ₁ P ₁ R		B,U,F,+,5,,18,0, , , , , , , , , , , , , , , , , , ,	S, E, N, D, I, A, R, E, A, I,
					sıcı		B ₁ U ₁ F ₁ +18 ₁ 5 ₁ ,1 ₁ 1B ₁ 1 1 1 1	E,O,M, ,C,H,A,R,A]C,T,E,R, ,A,D,D,E,D]
					s _I C		B ₁ U ₁ F ₁ + <u>8</u> ₁ 6],1 <u>1</u>	S, P, A, C, E, , A, F, T E, R, , E, O, M, , , , ,
					X _I F _I		151N1811111111111	T, R, A, N, S, M, I, T, 18,0, C, H, A, R,

2-115

SEND DLT THROUGH SENTINEL: XF \triangle SNS

Function: This instruction sends from 1 to 953 characters from the DLT buffer via telephone circuits to any other compatible device.

- Notes: a.) The message format must be completed prior to this instruction.
 - b.) The XS-3 character ")" must immediately follow the message and is not a permissible character within the useable data.
 - c.) No operand is specified.
 - d.) The mnemonic operand field must be preceded by a space.

1. 18 6

Example: Format the message and transmit 132 characters.

SEQUE	NCE		LABEL	↓	OP	1	OPERANDS	COMMENTS
LINE 1 3	INS 4 5	6	79	10	11 13	14	<u>15 20 30 31</u>	32 40 50
			:				1 N D A T A D I V I S I O N	
			S_Y_N	 	4		s, s, s, s, , , , , , , , , , , , , , ,	S, Y, N, C, H, R, O, N, I [Z, A, T, I, O, N, , C, H, R] S,
	<u> </u>							$\begin{array}{c} \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet$
								
							IN, PROCEDURE, DIVI	S, 1, 0, N, , , , , , , , , , , , , , , , ,
				L	L_A_1		SYN, 4	S, S, S, S, T, O, S, E, N, D, A, R, E, A, J, J,
					P, T, E			P, A, U, S, E, , T, E, S, T, , , , , , , , , , , , , , , , ,
	Li				SA 1			BUF STARTS AT 04,3,5
					s_c		B, U, F, +, 4, , 1,	S, P, A, C, E, , T, O, I, S, E, N, D, A, R, E, A, I, L
					LPR		M_E_S_, 1_3_2	M,O,V,E, ,M,E,S,S,A,G,E, ,T,O, , , , , ,
					SPR		B,U,F,+,5,,1,3,2,,,,,,,,	S, E, N, D, , A, R, E, A;
					sc		B ₁ U ₁ F ₁ +1,317,.1,1), 1,1,1	S, E, N, T, I, N, E, L, I, A, F, T, E, R, M, E, S, S A, C
		L			s_c		B ₁ U ₁ F ₁ +1,318,1, B ₁	E,O,M, ,C,H,A,R,A C,T,E,R,
					s_c_		B ₁ U ₁ F ₁ +1,319,,1	S, P, A, C, E, A, F, T, E, R, E, O, M, I, I, I, I
					X,F,		S N S	TRANSMIT 132 CHAR.

RECEIVE DLT TO EOM: XF ARCD

- Function: This instruction receives data from the Data Line Terminal.
- Notes: a.) The first message character will enter Module 1 position 0435.
 - b.) Message characters will be stored in a continuous descending sequence.
 - c.) No operand is specified.
 - d.) The mnemonic operand field must be proceeded by a space.

Example: Receive to end of message.

SEQUE			LABEL	 †	OP		OPERANDS		COMMENTS
LINE 1 3	INS 4 5	6	79	10	11 13	14	15 20	30 31	32 40
					X F		R ₁ C ₁ D ₁		I R,E,C,E,I,V,E, ,TIO, ,E,O,M, , ,
								LI.L.	
			L.L.L.						
<u> </u>	L								

In the example above, the 1005 could receive from 1 to 953 characters.

÷.

7. Instruction Formats Conditional Tests

Associated with the DLT-3 system are three (3) conditional instructions which allow the programmer to test for ready, interlocked and error conditions.

The 1005 DLT-3 Conditional Test instructions pertain to Class II and are explained in detail.

- a) Pause Test: PTE
- b) Function: This instruction tests the ready status of the DLT-3. Control will not be transferred to the next instruction in sequence if the DLT-3 is still active.

Notes: a.) This instruction is given following a transmit or receive command and prior to the first transfer of new data into the DLT buffer.

- b.) This instruction insures that information will not be transferred into the DLT buffer while it is in the process of transmitting or receiving.
- c.) Optimum utilization of the Pause Test instruction will provide the maximum overlap of processing with DLT operations.

Example:

Test the DLT buffer before moving the incoming message to print area.

SEQUE]	LA	BEL	14		OP	1	Г				OF	PER	AN	IDS	;	-			Γ		мм	EN	тs							
LINE 1 3	INS 4 5	6	7	9	10	11	1:	3 1 4	1	5		20							3	30 31							40)				
			Ē.		Γ	P	Τ,Ε		T											1	I _P	Α.	υ.	S,E		, ^Τ ,	E,S	IT.				
				باب ۱			P.F	+	В	 5 , U , F	<u> </u>	8,0					i		· ·	- 4	T				4	<u>ι</u> Ε,			 — I — Г	2, 1	N,	<u>т</u> , ,
		T		1	ſ		-	T	T	· · ·	1 <u>.</u> 1		<u> </u>	l			-				t			<u>4</u>	- 1	<u> </u>	 I	ـــــــــــــــــــــــــــــــــــــ	k., 1	1	· · ·	<u></u> 4
		Γ			Γ					1 1				1			1	1	1.1	1	1		1			1 1				1		1 1
			Ι,	1							1 1			1	1		1			1	1 	1		,			1	1	 ,	1	. .	1 1
		レ		-				1	L			_								\sim			_	~	_		_	_	-			

JUMP END OF TIME: JET M

JUMP PARITY ERROR: JPE M

Function: Transfer program control to the instruction stored at M if the condition specified by the operation code is present.

Notes: a.) These instructions are used to test the status of the DLT-3 after execution of send or receive.

- b.) If the condition tested is not present, control will not be transferred and the next instruction in sequence will be executed.
- c.) Do not issue any Input/Output instructions between the receive instruction and the JPE instruction.

Example: Test the status of a previously executed Send or Receive instruction. If there was an error in the message or no message received in 15 seconds, transfer control to the routine labeled ERR.

SEQUEN			LABEL	†		ΟP]	Γ					C	P	ER	RAI	ND)S			,				20	M	МE	ĒN	тs				\exists
	INS 4 5	6	79	10	11	13	14	1:	5			2	0									30	31	32								40	. 1
					ſ	Е,Т		E	E, R,	R ₁	1	1	1	1	1	1	1		1	1	1	1	1		1	1	L	1	1	1	1	1	
			1.1.		J,	PIE		E	E _I R _I	R,	.1	.1	1	1	1	1	1	L	1	1	L	L	1		L	L	L	1	1	1_1		_1_	\Box
				Ĺ					<u> </u>	_1		1	L		. 	1		L	1		1	1		г Г	L]	L	L	1	1				
					 _				1_1	L		_1	I	L	I.	1	. I		1	1	1	1		∙ '	L	I	L	1	L	<u>t I</u>	I	<u> </u>	
									<u> </u>				L			1	1		1	1	ı	1			L]	L	L	J	I	ل			1

CHAPTER 3 1005 SOFTWARE

I. THE UNIVAC 1005 SINGLE ADDRESS ASSEMBLY SYSTEM

Associated with a programming system is a machine language program called an Assembler. The Assembler accepts a program written in symbolic language (source program) and converts it into <u>machine language</u> (object program).

The symbolic language used by the UNIVAC 1005 Card Processing System is single address in design and is intended to provide an easy to learn, easy to use tool whereby data processing requirements can be translated into machine coded instructions.

The machine language program or assembly system associated with the UNIVAC 1005 symbolic language is called SAAL (Single Address Assembly Language). This assembly system consists of two passes, SAAL 1 and SAAL 2.

A. SAAL 1 (Illustration 1) Trial Balance Sample Program P2-4

The first pass, SAAL 1, relates each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory. This relationship between symbolic labels in the source program and core memory position is retained in memory and utilized in SAAL 2. This relationship is commonly referred to as the "TAG" or "LABEL" Table.

1. Card Input - Original Symbolic Program

The Symbolic Input Card format is as follows:

Card Columns	Description
1 - 3	Sequence number
4-5	Sequence number (insert)
* 7- 9	Label
11-13	Operation
**15-31	Operand
**32-48	Comments
62-65	Program I. D.

* Two labels are prestored, AR1 and AR2. The programmer can reference these labels without prior definition.

****** Literal instructions use columns 15-48 to generate constants.

2. Output

- a. Punched Card None
- b. Printer Listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in core memory.

The Label Table Listing format is as follows:

Description of Fields

SEQ # LBL LOC ERR	 From source program From source program Assigned location of the label in memory Assigned error codes

NOTES - Possible errors are as follows:

- ERR NO BEG CRD is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
- 2) ERR OP IN DATA DIV is printed, paper is advanced to the next page and the program halts - Indicates an illegal directive, data description, literal or comment punched in the operation field.
- 3) DUP printed under ERROR heading Indicates a duplicate label and is not stored in the label table.
- 4) >148 printed under ERROR heading Indicates the maximum number of labels has been exceeded (148 labels).
- 5) OVM printed under ERROR heading Indicates the maximum memory has been exceeded (3844 positions).

3. LABEL RESERVATIONS - The following labels are used by the SAAL Assembly System to define specific I/O functions. The programmer should exercise care that labels referenced as an external function (referenced in an XF instruction) are not duplicated as a line reference point or operand.

SK2	RPH	RPS	WT1	SN8
SK4	RCI	RP8	WT2	SNS
SK7	PCI	PPl	ER l	RCD
REA	RXI	PPS	ER2	
RPR	RXC		RWl	
RP2	RX2	PIP	RW2	
RPP	RX3	PSP	BS1	
PRl	PSS		BS2	
PR2	RRP	RTl	SI1	
PR7	RRC	RT2	SI2	
PUN	RRS	RT5	RIl	
HLT	RPl	RT6	RI2	

Example: The following coding will cause a duplicate label.

XF REA

REA LAI FDI

B. SAAL 2 (ILLUSTRATION 2) TRIAL BALANCE SAMPLE PROGRAM P2-4

The second pass, SAAL 2, interprets each operand field in the source program, determines its length and core position using the "LABEL" Table generated by SAAL 1, and produces a UNIVAC 1005 machine code object program deck. In addition, a one for one listing is prepared equating each symbolic line of coding in the source program with the generated machine code.

1. Card Input - Original symbolic cards.

2. Output.

a. Punched card - A one for one object deck which contains the original symbolic coding with generated pseudo-machine code and the UNIVAC 1005 machine code. Preceding this deck one load card is punched.

Card Columns	Description		
1-48	Duplicated from input card		
49-51	Card Code - Machine coded card column relating to the storage of data from the card.		
52-57	Instruction - Machine coded in- struction. The first position is the operation code and the next four are the operand. After every six instructions an addi- tional character is assigned to indicate the next row.		
58-61	Instruction address - Machine coded instruction address for each literal and instruction.		
62-65	Duplicated from input card.		

 b. Printer - A one for one listing of each instruction written, in three different formats, the symbolic (original instruction), mnemonic (actual instruction), and machine (coded instruction) language.

The Machine Coded Listing format is as follows:

Description of Fields

SEQ#	- From source program
LBL	- From source program
OP	- From source program
OPERAND	- From source program
COMMENTS	- From source program
IDENT	- From source program
LOC	- Assigned pseudo address for each literal and instruction.
OPERAND	- Assigned pseudo address for the beginning and ending locations of each operand.
ERROR	- Assigned error codes
C/C	- Machine coded card column relating to the stor-
an Alexandra and	age of data from the card.
INSTR	- Machine coded instruction. The first position is the operation code and the next four are the operand. After every six instructions, an ad- ditional character is assigned to indicate the next row.

Description of Fields

LOC

- Assigned machine coded instruction address for each literal and instruction.

1.5 日前軍

1841 - M.

NOTES - Possible errors are as follows:

- Program Halts after first card is read Indicates BEG card does not precede source program.
- 2) 'O' printed under 1st position of ERROR heading Indicates an illegal operation code.
- 3) 'E ' printed under 2nd position of ERROR heading Indicates an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
- 4) 'P ' printed under 3rd position of ERROR heading Indicates a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing AR1 or AR2 respectively.
- 5) 'S' printed under the 4th position of ERROR heading -Indicates a sequence number error.
- C. Trial Balance Sample Report P2-4 (Illustration 4)

This program prepares a Trial Balance Tabulation and punches Trial Balance cards utilizing sorted General Ledger Account cards.

1. Card Input - Sorted General Ledger Account cards.

The Input Card format is as follows:

Card Columns	Description	Remarks		
1	Туре	Determine card columns of amount field. 1/1 indicates amount in Cols. 59-68; 2/1 indicates amount in Cols. 70-79.		
6- 7	Program Number	Major control for this report. Each control break prints the amount accumulated and is reset prior to the next total being accumulated. Card Col. 7 is not printed.		
55-58 1.2 55-58 1.2 5.2 5.2 5.2 1.2 5.2 5.2 5.2 1.2 5.2 5.2 5.2 1.2 5.2 5.2 5.2 5.2 5.2 1.2 5.2 5.2 5.2 5.2 5.2 5.2 5.2 5.2 5.2 5	Account Number (Note 1)	Minor control for this report. A Trial Balance Summary card is punched for each Account Number.		
59-68	Account ''1'' (Note 2)	This amount is accumulated if the card contains a "1" in Col. 1.		

っ 드

Card Columns	Description	Remarks
70-79	Amount	This amount is accumulated if the card contains a "2" in
	(Note 2)	Column 1.
NOTE 1 - An	'X'' overpunch in	Col. 55 indicates a credit ac-

- OTE I An "X" overpunch in Col. 55 indicates a credit account and the amount is accumulated in the credit field.
- NOTE 2 An "X" over punch in Col. 55 or 70 indicates a credit amount and is accumulated as such in either the debit or credit account field.
- 2. Output
 - a. Punched card A Trial Balance Summary Card is punched for each Account Number within Program Number.

Card Column	Description	
2-5	Julian date	
6 - 7	Program Number	
55-58	Account Number	
59-68	Amount	

b. Printer - Trial Balance Tabulation

The Trial Balance Tabulation format is as follows:

Description of Fields

P #	-	From input
ACCT #	-	From input
Debit	-	Accumulated and printed on control break
Credit	-	Accumulated and printed on control break
Cumulative Balance	-	Accumulated and printed on control break

II. The UNIVAC 1005 Single Address Report Generator

SARGE, a problem oriented programming system and report program generator, is designed to reduce substantially the time and effort necessary to translate general data processing and reporting requirements into detailed computer instructions. It demands little knowledge of computer coding or instructions other than the basic rules for writing in the simplest form of the SAAL assembly language. Essentially, the SARGE report program generator is a program which, on the basis of a series of statements provided to it, produces another program which will produce a report or other output of the desired kind. These statements, written on the standard SAAL coding form and then keypunched into cards, provide the formats of the input card files (these contain the information from which the report is to be prepared), the format of the output to be produced (this may be a printed document, a series of summary cards, or both), and the operations to be performed (arithmetic operations, data movement and editing, control, input/output operations). The input and output format descriptions and processing statements will, in conjunction with SAAL, produce an efficient ready to run object program. Also provided is a listing of source input and the object coding generated. Sections of programmer's own code may be included as necessary.

A. SARGE 1

On the first pass SARGE 1 reproduces the symbolic program (source program) as comments cards. For each reproduced comments card, one or more SAAL statements are generated. Any card not recognized as a SARGE statement is reproduced without change.

1. Card Input - Original symbolic program

The symbolic input card format is as follows:

Card Columns

Description

1-3	Sequence number
4-5	Sequence number (insert)
*7-9	Label
11-13	Operation
15-48	Operand
32-48	Comments
62-65	Program identification

*The following labels are reserved for the generator and may not be used by the programmer:

ARl	REA
AR2	RPP
HLT	RPR
PR1	SK2
PR2	SK4
PR7	SK7
PUN	XXX
	XØl thru X99

2. Output

- a. Punched Card SARGE input reproduced as comments cards with associated SAAL statements.
- b. Printer None

B. SARGE 2 (Illustration 4) Trial Balance Sample Program P2-4

The second pass, SARGE 2, produces the pseudo-machine code for all labels describing the input/output buffer areas. The length is added to all labels describing constants and working storage.

- 1. Card Input Output cards from SARGE 1
- 2. Output

Print Positions

a. Punched card - A complete program deck ready for the SAAL assembly.

Card Columns	Description		
1-5	Sequence number beginning with 5000		
7-9	Label		
11-13	Operation		
15-48	Operand		
32-48	Comments		
62-65	Program identification		

b. Printer - A listing of the source input preceded by an asterisk and the object coding generated.

1-5	Sequence number beginning with 5000
7-9	Label
11-13	Operation
15-48	Operand
32-48	Comments
62-65	Program identification

Description

NOTES - Possible errors are as follows:

- An E (print position 85) printed to the right of an input/ output label definition indicates that the maximum of 68 input/output labels has been exceeded.
- 2) An E (print position 85) printed to the right of a constant or working storage definition indicates that the maximum of $5\emptyset$ labels has been exceeded.

III. UTILITY ROUTINES

A. CONDENSE

Condenses object programs produced by SAAL 3, consolidating 6 instructions to a card. All literal instructions are punched one for one.

- 1. Card Input Object program produced by SAAL 2 in the same sequence.
- 2. Output
 - a. Punch Card Consolidated object program

Card Columns	Description		
1 - 3	Sequence number		
15 - 48	Consolidated instructions or literal		
49 - 61	Machine Code		
62 - 65	Program I. D.		

b. Printer

- 1) Successful termination END OF PROGRAM is printed, paper is advanced to next page and the program halts.
- 2) Possible errors are as follows:

ERROR NO BEG CARD is printed, paper is advanced to next page and the program halts. This error indicates the BEG card does not precede all object cards or does not immediately follow the load card produced from SAAL 2 (2nd object card).

ERROR INCORRECT INSTR CODE is printed, paper is advanced to next page and the program halts. This error indicates an instruction stored in an invalid location. All instructions must be stored beginning in <u>Columns</u> 1, 6, 11, 16, 21 or 26. The most frequent cause of this type of error is incorrectly repunching an object program card.

Notes:

- 1. The Program I. D. from the BEG card is gang punched in all succeeding cards.
- 2. All condensed cards are numbered successively beginning with 001.
- 3. The cards to be condensed must be in the correct sequence.

B. MEMORY DUMP (Illustration 5)

Each row of core memory is printed in sequence with a row and bank identification annotated.

- 1. Card Input Memory dump object program
- 2. Output
 - a. Punched card None
 - b. Printer Memory listing

<u>NOTE</u> - Data in the print buffer will be printed as the first line across the page and data in the read buffer will be lost. The only memory that will be printed is the memory addressable by the programmer.

C. READ-PRINT-PUNCH

Produces and prints each card, column for column, in the first 80 positions of the printer.

- 1. Card Input Any data cards
- 2. Output

a. Punched card - Reproduced data cards.

b. Printer - 80/80 listing of data cards.

 $\frac{\text{NOTE}}{\text{is on.}}$ - Punching will be suppressed when alternate switch 4

D. NUMBER IT

Re-numbers program cards with option of gang punching new program identification.

1. Card Input - Source or object program cards.

- 2. Output
 - a. Punched card Duplicate input cards re-numbering them starting with 001 (Cols. 1-3)
 - b. Printer None

NOTE - To reidentify a program, precede the program cards with a header card punched as follows:

> Card Columns 11-13 *** Card Columns 62-65 New Program I. D.

E. DUPLICATE

Reformates and prints any 80 columns of information in any other 80 columns with or without gang punching.

1 Sec. 1.1

- 1. Card Input Any data cards preceded by four header cards (see notes).
- 2. Output
 - a. Punched card Reformatted data cards
 - b. Printer 80/80 listing of reformatted data cards

NOTES:

- 1. The first header card contains information that is desired in all the following cards. If gang punching is not desired, this card must be blank.
- 2. The second and third header cards are divided into eighty sequentially numbered fields of two columns each. These cards describe the output card by indicating the column from which the input will be transferred.

For example:



Will reproduce the card identically to the original except that Cols 3 and 5 will be punched into Cols. 5 and 3 and card column 2 will be blank.

3. The fourth header card is literally a duplicate of the card that will be recognized as a sentinel. For example if a blank card were introduced as the fourth header the program would terminate when a second blank card was read.

4. Printing may be eliminated by changing the Duplicate object program. Column 16 of card number 43 (Cols. 4-5) may be changed from Δ to) and Column 31 of card number 45 may be changed from E to).

F. CLEAR

Clears Bank 1 thru 4 core to spaces

- 1. Card Input Clear object program
- 2. Output None

SAAL 1 1st PASS OF ASSEMBLY SYSTEM

P2-4

SEW # LBL LOC ERR SAALI

ILLUST				
REFER	Τ0	CHA	PTER	3-1-A

U0 4	F01	0001
005	FD3	0000
600	F04	0055
U07	F05	0059
008	FD6	0070
010	PNU	0161
011	ACI	0164
012	UEВ	0172
013	CRE	0188
014	BAL	0236
016	PUN	0295
017	UTE	0294
018	PNU	0298
019	ACN	0.547
020	AMT	0351
U22	DAT	0081
U23	CN1	0085
U24	ULK	0090
U25	ASK	0091
020	HLU	0092
U27	PV	0096
U20	101	0098
U29	IDu	0099
U 30	IND	0100
031	CRT	0101
038	HD1	0373
039	HDe	0380
U40	HD3	0390
043	AC1	0477
044	AC2	0487
45	ACS	0497
046	AC4	0507
047	AC6	0517
048	STU	0527
υ5υ	STI	0528
U 54	FSI	0548
U5 6	кТ≱	0559
064	υN	0600

U60	M01	0 61 0
075	NX1	0657
U78	MOZ	0672
083	ALT	0698
085	MOS	0708
U89	CON	0729
104	ZZ	0807
110	WW	0838
116	M04	0869
132	ĸŦŇ	0951
135	M05	0956
138	ВК1	0982
150	۲Y	1060
159	кT4	1091
170	ыKe	1148
176	0F2	1179
185	TAG	1215
184	UFL	1220
195	LST	1266

SAAL 2 2nd PASS OF ASSEMBLY SYSTEM

ILLUSTRATION 2-1 REFER TO CHAPTER 3-I-B

	SEG #	LBL	υP	OPERAN	U COM	MENTS	IDEN	LOC OPERAND	ERR	c/c	INSTR	LOC	SAAL 3
100 10.0 1.0.0 1.0.0 22-4 1524A A 100 10.5 5 22-4 1524A A 100 10.5 5 59 22-4 1524A A 100 10.5 59 22-4 1524A A A 100 Pat 70 22-4 1524A A A 100 Pat 1 22-4 1524A A A 1010 Acit 4 4 A A A 11 1 22-4 1524A A A A 11 1 22-4 1524A A A A 11 1 22-4 1524A A <td< td=""><td>001</td><td></td><td>REO</td><td></td><td></td><td></td><td>P2-4</td><td>152HA</td><td></td><td></td><td></td><td></td><td></td></td<>	001		REO				P2-4	152HA					
100 100	002		LRU				P2-4	152HA		æ			
100 1000 100 100	003	FD1	-	1		•	P2-4	152HA		8			
100 1	004	FD3	-	6			P2-4	152HA		8			
100 1000 100 100 <td< td=""><td>005</td><td>⊁D4</td><td>-</td><td>55</td><td></td><td></td><td>P2-4</td><td>152HA</td><td></td><td>æ</td><td></td><td></td><td></td></td<>	005	⊁D4	-	55			P2-4	152HA		æ			
006 PRT P2-4 152HA 4 009 PAU 1 P2-4 152HA 4 010 ACI 4 P2-4 152HA 6 011 UED 12 P2-4 152HA 6 012 CRE 2A P2-4 152HA 6 012 CRE 2A P2-4 152HA 6 013 UAL 76 P2-4 152HA 6 014 PCH P2-4 152HA 6 - 015 PUN - 1 P2-4 152HA 6 - 014 PCH P2-4 152HA 6 - - 015 VT - 2 P2-4 152HA 6 - - 015 ACN - 5 P2-4 152HA 6 - - 020 OR0 081 P2-4 152HA 6 - - 021 AK + 5 P2-4 162HA 6 - - - - </td <td>00ь</td> <td>F05</td> <td>-</td> <td>59</td> <td></td> <td></td> <td>P2-4</td> <td>152HA</td> <td></td> <td>8</td> <td></td> <td></td> <td></td>	00ь	F05	-	59			P2-4	152HA		8			
PNU =I $P2=4$ <td>007</td> <td>FDo</td> <td>-</td> <td>70</td> <td></td> <td></td> <td>P2-4</td> <td>152HA</td> <td></td> <td>8</td> <td></td> <td></td> <td></td>	007	FDo	-	70			P2-4	152HA		8			
000P10P1P1P2<	U08		PRT				P2-4	152HA		8			
11 $11 + 1 = 12$ $12 + 152HA$ $6 + 12$ 113 $15 + 1 = 26$ $17 + 152HA$ $6 + 122HA$ 114 PCH $P2 + 152HA$ $6 + 122HA$ 115 PCH $P2 + 152HA$ $6 + 122HA$ 116 $0T - 2$ $2 + 152HA$ $6 + 122HA$ 117 $PNU = 1$ $2 + 152HA$ $6 + 122HA$ 116 $AC - 25$ $22 + 152HA$ $6 + 122HA$ 117 $PNU = 0$ $5 + 12 + 122HA$ $6 + 122HA$ 118 $AC - 255$ $P2 + 4 + 152HA$ $6 + 122HA$ 119 $AMI = 5 + 5 + 12 + 122HA$ $6 + 122HA$ $6 + 122HA$ 118 $AC - 255$ $P2 - 4 + 152HA$ $6 + 122HA$ 117 $PNU = 0 + 120HA$ $6 + 122HA$ $6 + 122HA$ 118 $AC - 255$ $P2 - 4 + 152HA$ $6 + 122HA$ 119 $AMI - 5 + 52 + 1 + 22HA$ $6 + 122HA$ $6 + 122HA$ 110 $P2 - 4 + 1001A$ $8 + 18 + 0404$ $9 + 121HA$ 110 $P2 - 4 + 1001A$ $8 + 18 + 0104$ $8 + 014$ 1102 $P2 - 4 + 0101A$ $8 + 1$	009	PNu	-	1			P2-4	152HA		8			
N12 CR R2 <	010	ACT	-	4			P2-4	152HA		8			
012 0.1 2.0 2.0 2.0 2.0 113 14 PCH P2-4 152HA A 115 PUN - 1 P2-4 152HA A 115 PUN - 1 P2-4 152HA A 116 DUE - 2 P2-4 152HA A 117 PNU - 5 P2-4 152HA A 118 ACN - 55 P2-4 152HA A 119 AMI - 59 P2-4 152HA A 110 AMI - 59 P2-4 162HA A 111 S0 P2-4 162HA A A 1114 AB65 P2-4 162HA A A 1114 S2 1 P2-4 008IA A B 0/07 1112 P2-4 008IA A B 0/07 A B 0/07 1122 VA S S2 1 P2-4 0/09A B B 0/04	011	υЕь	-	12			P2-4	152HA		8			
114 PCH PCH P2-4 152HA R 115 PUN - 1 P2-4 152HA R 116 UT - 2 P2-4 152HA R 117 PNU - 2 P2-4 152HA R 117 PNU - 5 P2-4 152HA R 118 ACN - 55 P2-4 152HA R 119 AM - 59 P2-4 152HA R R 119 AM - 59 P2-4 152HA R R OCCC 114 Web5 P2-4 1091A R B OCCC OCCC 114 N S 2 1 P2-4 009A R B 0303 114 N ACCT NO P2-4 009A R B 044 114 V PCH P2-4 009A R B 4141 114 V PCH P2-4 <	012	CRE	-	28			P2-4	152HA		8			
015 FUN 1 P2-4 152HA A 015 FUN 1 P2-4 152HA A 017 FNU 5 P2-4 152HA A 018 FUN 5 P2-4 152HA A 019 AN 55 P2-4 152HA A 019 AN 59 P2-4 152HA A 020 ORG 0041 P2-4 152HA A 021 DAT 44 0865 P2-4 152HA A 022 ORG 0041 P2-4 008IA A B OCOC 022 CN1 +5 52 1 P2-4 008IA A B OSO 024 ASK +1 * ACCT NO P2-4 0092A A B OE41 025 FUL +4 ACCT NO P2-4 009A A B 4141 026 FV +2 CULS b & 7 P2-4 019AA A B 4141 024 ID1	015	BAL	-	76			P2-4	152HA		8			
015 F0.1 1 <td>U14</td> <td></td> <td>РСН</td> <td></td> <td></td> <td></td> <td>P2-4</td> <td>152HA</td> <td></td> <td>8</td> <td></td> <td></td> <td></td>	U14		РСН				P2-4	152HA		8			
010 0	U15	PUN	-	1			P2-4	152HA		8			
010 ACN - 55 P2-4 152HA Å 019 AM - 59 P2-4 152HA Å 020 OR6 0081 P2-4 152HA Å 021 DAT +4 0865 P2-4 152HA Å 022 CN +5 52 P2-4 008IA Å B OCOC 022 CN +5 52 P2-4 008IA Å B OCOC 023 DLK +1 5 P2-4 008IA Å B OGO 024 ASK +1 * P2-4 008IA Å B OGO 024 ASK +1 * ACCT NO P2-4 009IA Å B OGO 025 HLU +4 ACCT NO P2-4 009A Å B OGE OE4 J 026 PV +2 COLS 5 & 7 P2-4 009A Å B 4141 024 ID1 +1 1 P2-4 OO9A Å B 4141 030 INU +1 PRINTED ACCT BAL INU P2-4 010IA Å B 4441 032 G	U16	UTE	-	2			P2-4	152HA		8			
019 AN - 59 P2-4 152M 019 AN - 59 P2-4 152M 020 0R0 0001 P2-4 152M 8 021 DAT +4 0805 P2-4 0081A 8 6 022 CN +5 52 1 P2-4 0081A 8 9 023 DLK +1 \$ P2-4 0090A 8 9 0303 024 ASK +1 * ACCT NO P2-4 0090A 8 9 0643 025 PV +2 CULS b & 7 P2-4 0090A 8 9 044 026 PV +2 CULS b & 7 P2-4 0090A 8 9 044 026 PV +2 CULS b & 7 P2-4 0090A 8 9 4141 029 101 +1 0 PRINTED ACCT BAL IND P2-4 0100A 8 8 4441 031 CRI +2 CR P2-4 0101A 8 9 4.41 032 V80 U151 P2-4 0101A 8 9 11F.	U17	PNU	-	ь			P2-4	152HA		8			
013 AN C 020 0R0 0041 6 021 DAT +4 0865 P2+4 152HA 6 022 UN +5 52 1 P2+4 0081A 8 6 0<000	U1 8	ACN	-	55			P2-4	152HA		æ			
021 DAT +4 U855 P2-4 0081A & B 0<0000000000000000000000000000000000	019	AMT	-	59			P2-4	152HA		8			
021 0.1 0.4 0.603 P2+4 0.604 R N/0? 022 0.1 +5 52 P2+4 0.90A R B 0.303 024 ASK +1 + P2+4 0.90A R B 0.909 025 HLU +4 ACCT NO P2+4 0.92A R B 0.041 025 HLU +4 ACCT NO P2+4 0.99A R B 4.044 026 PV +2 CULS b & 7 P2+4 0.99A R B 4.044 026 IO1 +1 I P2+4 0.99A R B 4.044 029 IOU +1 U PXINTED ACCT BAL INU P2+4 0.09A R B 4.41 030 INU +1 U PXINTED ACCT BAL INU P2+4 0.101A R H 4.41 032 URU U151 P2+4 U101A R H H H 033 +34 TRIAL BALANCE P2+4 0.101A R B -117 0332 +30 TRIAL BALANCE P2+4 0.205A R B -117 0332 +34 TRIAL BALANCE P2+4	020		ORG	U081			P2-4	152HA		8			
U23 ULK +1 i P2-4 UNMA 8 8 N3N3 U24 ASK +1 i P2-4 UNMA 8 8 N9N9 U25 HLU +4 ACCT NO P2-4 0N9A 8 8 0E4 J U25 HLU +4 ACCT NO P2-4 UN9A 8 8 0E4 J U26 FV +2 CULS b & 7 P2-4 UN9A 8 8 4044 U29 IOU +1 U CULS b & 7 P2-4 UN9A 8 8 4141 U29 IOU +1 U PRINTED ACCT BAL INU P2-4 U100A 8 8 4F4F U31 cR1 +2 CR P2-4 U101A 8 8 4F4F U32 VR6 U101 P2-4 U101A 8 8 4F4F U33 cR1 +2 CR P2-4 U101A 8 8 F1.: U33 +34 TRIAL BALANCE P2-4 U195A 8 8 F1.: U331 +34 TRIAL BALANCE P2-4 U22A 8 8 -17 U332 +30	U21	UAT	+4	0865			P2=4	0081A		8 B		0<00	
024 ASK +1 - P2-4 0091A & B 0909 025 HLU +4 ACCT NO P2-4 0092A & B 0E4] 026 HLU +4 ACCT NO P2-4 0092A & B 4044 026 HU +1 1 P2-4 0098A & B 4141 029 100 +1 0 PRINTED ACCT BAL IND P2-4 0100A & B 4F4F 030 1NU +1 0 PRINTED ACCT BAL IND P2-4 0100A & B 4F4F 031 cR1 +2 CR P2-4 0101A & B 4F4F 032 0R6 0161 P2-4 0101A & B 4F4F 033 +34 TRIAL BALANCE P2-4 0195A & B F1.: 0331 +34 TRIAL BALANCE P2-4 022A & B -17 0332 +30 TRIAL BALANCE P2-4 025A & B 1852	U22	CN1	+5	52 1			P2-4	0085A		A B		0/02	
025 HLU +4 ACCT NO P2+4 0199A & B 0643 020 PV +2 C0L5 b & 7 P2-4 0196A & B 4044 020 ID1 +1 1 P2-4 0199A & B 4141 029 IOU +1 0 P2-4 0199A & B 4141 030 INU +1 0 PRINTED ACCT BAL INU P2-4 0100A & B 4F4F 031 CR1 +2 CR P2-4 0101A & B 4F4F 032 OR6 U101 P2-4 0101A & B IFF. 033 +34 TRIAL BALANCE P2-4 0195A & B F1.: 0331 +34 TRIAL BALANCE P2-4 0224A & B -17 0332 +30 F1.1 P2-4 025A & B 1852	U23	ULK	+1	\$			P2-4	0090A		& B		0303	
025 PV +2 CULS b & 7 P2-4 0196A & B 4044 026 PV +2 CULS b & 7 P2-4 0196A & B 4141 029 101 +1 1 P2-4 0196A & B 4141 030 1NL +1 0 PRINTED ACCT BAL INU P2-4 0100A & B 4F4F 031 cR1 +2 CR P2-4 0101A & B 4F4F 032 0R6 01b1 P2-4 0101A & B IFF. 032 v80 01b1 P2-4 0101A & B IFF. 033 +34 TRIAL BALANCE P2-4 0195A & B F1.: 0331 +34 TRIAL BALANCE P2-4 022A & B -17 0332 +30 P2-4 025A & B 1852	U24	ASK	+1	*			P2-4	0091A		& B		0909	
026 101 +1 101 P2-4 0198A A B 4141 029 100 +1 0 P2-4 0199A A B 4141 030 1NU +1 0 PRINTED ACCT BAL IND P2-4 0100A A B 4F4F 031 cR1 +2 CR P2-4 0101A A B 4F4F 032 0R6 0151 P2-4 0101A A B 4F4F 032 0R6 0151 P2-4 0101A A B 4F4F 032 0R6 0151 P2-4 0101A A B 11F. 0331 +34 TRIAL BALANCE P2-4 0195A A B -117 0332 +30 P2-4 0203A A B -117	025	HLD	+4			ACCT NO	P2-4	0092A		88		0E4]	
029 101 11 1 11 <	020	۲V	+2			CULS 6 & 7	P2-4	UN96A		& B		4044	
023 100 110 110 PRINTED ACCT BAL IND P2-4 0100A 8 4F4F 031 CR1 +2 CR P2-4 0101A 8 4+41 032 CR6 01b1 P2-4 0101A 8 11F+ 032 +34 TRIAL BALANCE P2-4 0195A 8 6 F1+: 0331 +34 TRIAL P2-4 0229A 8 6 1152 0352 +30 P2-4 0253A 8 1152	020	IDI	+1	1			P2=4	0098A		₿ B		4141	
031 CR1 +2 CR P2-4 0101A & B 4.41 032 CR0 01b1 P2-4 0101A & B IIF. 032 +34 P2-4 0101A & B IIF. 033 +34 TRIAL BALANCE P2-4 0195A & B F1.: 0331 +34 P2-4 0229A & B -17 0352 +30 P2-4 0253A & B 1B52	U29	100	+1	U			P2-4	0099A		& B			
U32 UR6 U101 P2-4 U101A 8 U321 +34 P2-4 U161A & B IIF. U33 +34 TRIAL BALANCE P2-4 0195A & B F1.: U351 +34 P2-4 U229A & B 17 U352 +30 P2-4 025A & B 1B52	U 3U	INU	+1	U		PRINTED ACCT BAL IND	P2-4	0100A				4F4F	
U321 +34 P2-4 U161A & B IIF. U33 +34 TRIAL BALANCE P2-4 0195A & B F1.: U331 +34 P2-4 U229A & B -17 U352 +30 P2-4 0253A & B 1B52	U31	CRI	+2	CR			P2-4	0101A		& B		4.41	
U321 +34 TRIAL BALANCE P2-4 0195A & B F1.: U331 +34 P2-4 029A & B -17 U332 +30 P2-4 0263A & B 1852	032		URG	0161			P2=4	0101A		8			
033 134 1112 1124 1124 1124 0331 +34 P2-4 0229A & B •-17 0332 +30 P2+4 0263A & B 11852	0321		+34				P2-4	U161A		& B		IIF.	
U332 +30 P2-4 0263A & B 1B52	U3 5		+34		TRIAL BALANCE		P2-4	0195A		& B		F1.:	
	U351		+34				P2=4	U229A		₩ В			
U34 URG U373 P2=4 0263A &	U302		+30				P2+4	0263A		& B		1852	
	U 34		URG	U373			P2-4	U263A		8			

u35	нD1	+7	P ACCI		P2-4 0373A	8 B		2 2F
030	нD∠	+10	CUMULATIVE		P2-4 0380A	& B		2.2D
U37	нDэ	+34	# #	UEB I T	P2-4 0390A	88		2E 7#
U3 8		+34	CKEUII	i.	P2-4 0424A	8 B		7HB\
039		+19		BALANCE	P2-4 0458A	& B		RGA:
υ40	ACI	+10			P2-4 0477A	8 8		8-8H
041	AC2	+10			P2-4 0487A	& B		AC A&
042	ACS	+10			P2-4 0497A	& B		n n5
U43	AC4	+10			P2-4 0507A	& B		D:D#
044	АСЬ	+10			P2-4 0517A	& B		DHDE
u45	STU	+1			P2-4 0527A	& B		D&D&
046		STA		SAAL	P2-4 0527A	8		
047	STT	хF	PK2	TITLE	P2-4 0528A PR2	& JH	&())))	C ()
U48		CLR	PUN+80		P2-4 0533A0293 0372	a jh	157-8	r 105
049		JR	UF2	TO COLUMN HEADINGS SUBRIN	P2-4 0538A1179 1183	HC &	D+ +\$	L:L9
05 0		хF	RLA	READ FIRST CARD	P2-4 0543A REA	& JH	€)V))	E 8E #
051	FST	LD1	FD3+2	STORE COLS 6 & 7	P2-4 0548A0006 0007	A JH	3 I F	CHEA
05∠		SD1	PV+2		P2-4 0553A0096 0097	HC &	\$4044<	1918
U5 3	RTZ	LD1	FD4+4	STORE ACCT NO	P2-4 0559A0055 0058	8 JH	1 JG J?	< <;
υ54		SD1	HED#4		P2-4 0564A0092 0095	HC &	\$0E43	<1<5
055		LA1	101+1	COMPARE COL 1 TO ONE	P2-4 0569A0098 0098	8 JH	4141	<: <b< td=""></b<>
050		ĈN1	FD1+1		P2-4 0574A0001 0001	8 JH	:	<8<#
058		JL	ON	IF 2	P2-4 0579A0600 0604	8 JH	7#:#B	<h<a< td=""></h<a<>
059		LA2	FD5+10	PICK UP AMT COLS 59-68	P2-4 0584A0059 0068	HC &	• 3301#	<6< &
U6U		LD1	FD5+1		P2-4 0590A0059 0059	8 JH	3 3 3 3	# #1
061		J	MOL		P2-4 0595A0610 0614	8 JH	2#H#A	#1#5
062	UN	LA2	FD6+10	PICK UP AMT COLS 70-79	P2-4 0600A0070 0079	HC &	*0.0D	#:#B
U63		LD1	FDo+1		P2-4 0605A0070 0070	HC &	30.0.	#8##
U64	MO1	SD1	STU+1	STORE MSL OF AMT	P2-4 0610A0527 0527	8 JH	10808	#H#A
065		LAI	100+1		P2-4 0615A0099 0099	A JH	4I4IH	#6#8
666		CN1	HLU+1	CHECK CR-DEB ACCT	P2-4 0621A0092 0092	8 JH	:0E0E	н на
U67		JL	M02	IF DEBIT	P2-4 062640672 0676	8 JH	7CHCA	HIH5
068		CN1	STO 1	CHECK CR-DEB AMT	P2-4 0631A0527 0527	8 JH	:D&D&	н:нв
069		JG	NXT		P2-4 0636A0657 0661	HC 8	BCIC5	H8H#
υ7υ		AM2	AC3+10	DEBIT AMT, CREDIT ACCUM	P2-4 0641A0497 0506	8 JH	>D D5	ннна
U71		AM2	AC4+10	· · · · · · · · · · · · · · · · · · ·	P2-4 0646A0507 0516	& JH	>D:D#C	H6H&
072		J	MOJ		P2-4 0652A0708 0712	8 JH	2\6\E	C CI

130

LN1 AC2+10

075	NX1	5M2	AC3+10	CREDIT AMT. CREDIT ACCUM	P2-4	0657A0497	0504	e JH	YD D5	CIC5	
u74		5M2	AC4+10		P2-4	U662A0507	0516	8 JH	YD:D#	C:CB	
075		J	MOQ		P2-4	066740708	0712	8 JH	2\6\E	4080	
υ7ь	M0∠	CN1	570+1	CHECK CR-DEB AMT	P2-4	0672A0527	0527	a JH	:DaDa	CHCA	
077		JG	ALÍ		P2-4	0677A0698	0702	8 JH	B\8\#\	ceca.	
U70		AM2	AC1+10	DEBIT AMT. DEBIT ACCUM	P2-4	0683A0477	0486	8 JH	>8-8H	X NÊ	
u79		AMZ	AC2+10		P24	0688A0487	0496	a JH	>ACB&	\I\5	
U 80		J	M03		P2~4	069340708	0712	& 3H	2\6\E	\: \8	
U81	ALT	SM2	AC1+10	CREDIT AMT. DEBIT ACCUM	P2-4	0698A0477	0486	a JH	Y8-8H	\8\#	
682		5M2	AC2+10		P2-4	0703A0487	0496	8 JH	YACAA	VH/A	
083	M0.5	хF	RLA	REAU NEXT CARD	P2-4	0708A REA		A JH	&)∆))G	1618	
084		LA1	FD4+4		P2-4	0714A0055	0058	& JH	1G 1?	G G;	
085		CN1	HLD+4	COMPARE NEW CARD ACCT NO	P2-4	0719A0092	0095	8 JH	:0E43	GI 65	
v8o		JE	KT2		P2-4	U724A0559	0563	8 JH	8< <\$	6:68	
087	CON	LD2	PV.2	IF BREAK, INFO TO PRINT & PUN	P2-4	0729A0096	0097	8 JH	*4044	686#	
U871		PTE			P2-4	0734A		8 JH	E	GHGA	
080		SD2	PNO+1		P2-4	0739A0161	0161	a JH	AIIIA	966a	
089		502	PNU+2		P2-4	0745A0298	0299	a JH	@5<5#	A AI	
U891		LDI	UAT+4		P2-4	0750A0081	0084	₿]H	30<0C	AIA5	
0892		501	UTE+4		P2-4	0755A0294	0297	е јн	15850	A:AB	
090		LN1	HLU+4		P2-4	U760A0092	0095	8 JH	30E4]	A8A#	
u91		SA1	ACT+4		P2-4	0765A0164	0167	& 3H	4111-	AHAA	
U9 2		SA1	ACN+4		P2-4	0770A0347	0350	a JH	4-I-16	A6A8	
0921		CLR	AR2+21		P2-4	0776A1933	1953	A JH	1):)&	6 61	
093		LN1	AC1+10		P2-4	U781A0477	0486	a JH	38-8H	6165	
0931		CN2	AR1+10 -		P2-4	0786A1923	1932	а Эн	\$))5	6:6B	
U94		JE	22		P2-4	0791A0807	0811	8 JH	8? ?;	686#	
095		LWS	AC1+10		P2~4	0796A0477	0486	8 JH	28-AH	6H6A	
U96		SEU	υEB+1+14		P2-4	0P01A0173	0186	A JH	RTC18?	6668	
v97	2 Z	CLR	AR2+21		P2-4	0807A1933	1953	8 JH	1):)&	2.21	
U9a		LNI	AC3+10		P2-4	UB12A0497	0506	& 3H	30 DS	2175	
U981		CN2	AR1+10		P2-4	0817A1923	1932	8 JH	%))5	?:?8	
099		JE	w W		P2-4	0922A0838	0842	8 JH	83:31	?8?#	
100		LWS	ACJ+10		P2-4	0827A0497	0506	& JH	20 05	?H?A	
101			CRE+15		P2-4	UR32A0188	0202	& 3H	RF JF83	?6?8	
102	wW	LAI	AC1+10	DEB-CRED = BAL OF ACCT NO	P2-4	UR38A0477	0486	HC &	8-8H	3-31	
10.5		SR1	AC3+10		P2=4	UR43A0497	0506	& JH	CD 05	3135	

104		5A1	AC0+10		P2-4	0848A0517	0526	& JH	4DHDE	3:38	
105		5A1	AM1+10	and the second second second second second second second second second second second second second second second	P2-4	0853A0351	0361	a jh	4-5-<	383#	
100		чL	*104		P2-4	0858A0869	0873	8 JH	D9 9;	3H3A	
107		J	M05		P2-4	086340956	0960	&]H	2464E9	3638	
100	M04	л	KTN	EDIT ». CK	P2-4	086940951	0955	A JH	E 8HAA	0 01	
109		LA1	ULK+1		P2-4	0874A0090	0090	& 3H	0303	9195	
110		5A1	UE8+1		P2-4	UR79A0172	U172	8 JH	41010	a: aB	
111		5A1	URE+1		P2-4	U884A0188	0188	& JH	4F 3F 3	989#	
112		5A1	BAL+1		P2-4	0889A0236	0236	e JH	4.<.<	9H9A	
113		CLR	AR2+21		P2-4	0894A1933	1953	8 JH	1):)&E	9698	
114		LN1	ACD+10		P2-4	U900A0517	0526	&]H	3DHDE	F F i	
115		CN≥	AR1+10		P2-4	0905A1923	1932	& JH	\$\$))5	FIF5	
110		JE	RTIN		P2-4	0910A0951	0955	8 JH	BAHAA	FIEB	
117		LWS	ACD+10		P2-4	U915A0517	0526	& JH	PDHDE	FBF#	
110		sευ	6AL+1+14		P2-4	0920A0237	0250	a Jh	R.#1]	FHFA	
119		LNZ	AC6+10		P2-4	0925A0517	0526	& JH	LDHDER	F6F8	
1191		CA2	AC6+10		P2-4	0931A0517	0526	A JH	NDHDE	A A1 -	
1195		JEA	RTin		P2-4	0936A0951	0955	& 3H	84HAA	4185	
120		LAI	CR1+2		P2-4	0941A0101	0102	8 JH	4.41	A:48	
121		5A1	84L+14+2		P2=4	U946A0250	0251	8 JH	41 31 0	A84#	
122	κTN	J	5		P2-4	U951A0951	0955	8 JH	24444	8H8A	
125	M05	λF	PK1	PRINT ACCT TOTALS	P2-4	0956A PR1		& JH	84))))	8688	
124		XF	PUN	PUNCH	P2-4	0962A PUN		A JH	8)#))	• •;	
125		jc .	CNT		P2=4	0967A0085	0089	8 JH	-0\02	115	
126		CLR	1NU+1		P2-4	U972A0100	0106	& JH	14F4F	•:•B	
127		JE	UFL		P2=4	0977A1220	1224	& JH	8J:J8	'8' #	
159	в К1	LK	AC1+10	CLR ACCT ACCUMS	P2-4	0982A0477	0486	A JH	18-AH	•H•A	
129		CLR	AC3+10		P2-4	0987A0497	0506	8 JH	10 05*	1618	
130		LAI	44.5	COMPARE COLS 6 A 7	P2-4	0993A0096	0097	a JH	4044	* *1	
131		CN1	FD3+2		P2-4	U998A0006	0007	8 JH	: I F	*I* 5	
132		JE	KT2		P2-4	100340559	0563	a jh	8< <;	*:*B	
135		LAZ	AC2+10	IF URLAK, INFO TO PRINT	P2-4	100840487	0496	8 JH	*ACA8	*8*#	
134		5R2	AC4+10	DEB-CHED = SECTION BAL	P2-4	101'3A0507	0516	A JH	TD:D#	*H#A	
135		5A2	AC0+10		P2-4	1018A0517	0526	ş]H	MOHDE !	*6*8	
130		JR	M04		P2-4	102440869	0873	a JH	Da a:	1.11	
137		СLк	AR2+21		P2-4	1029A1933	1953	8 JH	1):)A	!1!5	

P2-4 1034A0487 0496

& JH 3ACA&

!:!B

1

139		CN2	AR1+10		P2-4	1039A1923	1932	a JH	%))5	181#
140		JE	YY		P2~4	1044A1060	1064	& JH	8M1M5	1H!A
141		LWS	AC2+10		P2-4	1049A0487	0496	a JH	PACA&M	16!a
142		SEU	DEB+1+14		P2-4	1055A0173	0186	& 3H	RICIA	M MI
143	۲Y	CLR	AR2+21		P2-4	1060A1933	1953	a JH	1);)&	MIM5
144		LN1	AC4+10		P2-4	106540507	0516	a JH	3D:D#	M:MB
145		CN2	AR1+10		P2-4	1070A1923	1932	a JH	%))5	м8м#
146		JE	KT4		P2-4	1075A1091	1095	a JH	80195	мнма
147		LWS	AC4+10		P2-4	1080A0507	0516	a JH	20:0#Q	мема
148		SED	CRE+1+14		P2-4	1086A0189	0202	& JH	RFOF8	10 Q
149	KT4	LAI	ASK+1	EDIT *	P2-4	109140091	0091	a jh	0909	QIQ5
150		SA1	UEB+15+1		P2-4	109640187	0187	8 JH	4F F	0:08
151		SA1	CRE+15+1		P2-4	1101A0203	0203	& JH	4FDFD	989#
152		SAL	BAL+16+1		P2-4	1106A0252	0252	a jh	41414	QHQA
153		XF	PK2	PRINT SECTION TOTALS	P2-4	1111A PR2		8 JH	8D)))7	କରେଞ
154		LAI	101+1		P2-4	1117A0098	009A	a JH	4 ; 4 ;	7 ZI
155		AM1	1ND+1		P2-4	1122A0100	0100	& 3H	<4F4F	Z125
150		10	CNT		P2-4	1127A0085	0089	& JH	-0\0?	Z:28
1561		JE	OFL		P2-4	1132A1220	1224	& JH	8J:JB	78Z#
157		10	CNT		P2-4	1137A0085	P800	& JH	-0/02	ZHZA
158		JE	UFL		P2-4	1142A1220	1224	a JH	8J:JBW	Z678
159	6K2	CLR	AC2+10	CLEAR ACCUMS	P2-4	1148A0487	0496	8 JH 1	18088	M M1
160		CLR	AC4+10		P2-4	1153A0507	0516	&]H	1D:D#	WIW5
161		CLR	AR1+10	COMPARE FOR LAST CARD	P2+4	1158A1923	1932	& JH	1))5	W:WB
162		CN1	FD4+4		P2-4	1163A0055	0054	& JH	: 16 12	W8W#
163		JE	LST		P2-4	1168A1266	1270	8 JH	8NGNE	WHWA
164		J	FST		P2~4	1173A0548	0552	& JH	20 HE A +	W6W&
165	0F2	JX	TAG	PRINT COL HEADINGS	P2-4	1179A1215	1219	8 JH	(JIJ5	:
160		LPR	HD1,7		P2-4	1184A0373	0379	8 JH	02 2F	115
167		LD1	HD2+10		P2-4	1189A0380	0389	& 3H	35°5D	+:•B
168		SD1	84L+4+10		P2-4	1194A0240	0249	& 3H	1.11	*8*#
169		ХF	PK1		P2-4	1199A PR1		a JH	8A)))	• H • A
171		LPR	HD3+87		P2-4	1204A0390	0476	e JH	02[8;J	+6+8
172		хF	PH2		P2-4	1210A PR2		& 3H	&D)))	J JI
174	146	J	\$		P2-4	1215A1215	1219	a JH	2JIJ5	JIJ5
175	0FL	XF	SK7	START NEXT PAGE	P2-4	1220A SK7		a JH	&E)))	J:JB
176		LA1	101+1		P2-4	1225A0098	009A	a JH	4141	J8J#

177	SA1 CNT+2+3		P2-4 1230A0087 0089	&]H	40A07	JHJA
178	JR UF2		P2-4 1235A1179 1183	& 3H	D,	J6J&
179	LA1 100+1		P2-4 1241A0099 0099	e JH	4141	N NI
180	CN1 IND+1		P2-4 1246A0100 0100	a JH	:4F4F	NIN5
181	JE UKI		P2-4 1251A0982 0986	HC &	8'H'A	N:NB
182	SA1 INU+1		P2-4 1256A0100 0100	A JH	44F4F	N8N#
183	J 8K2		P2-4 1261A1148 1152	HC &	2W WI	NHNA
184	LST XFC E<))	SKIP 7. HALT	P2-4 1266A E<))	HC &	&E<))%	N6N&
185	END STT		P2-4 1272A0528 0532	HC &	2ť ť,	=7=(

TRIAL BALANCE SAMPLE REPORT

ILLUSTRATION 3-1 REFER TO CHAPTER 3-I-C

CUMULATIVE BALANCE

12,645,07CR 12,413,19 208,00 12,645,07CR 23,88 12,621,19 3,12CR 27,00

989.98CR 251.30CR 395.45 715.03 1.241.28CR 845.83 31.94 363.51

2+450.94CR 2+450.94CR 2+450.94 2+450.94 2+450.94

8+300.00 8+300.00CR

724.25 556.18CR 11.33CR 19.40CR 19.40 467.53 10.30 467.53CR 467.53 18.37CR 456.20CR

12,511.77CR 12,511.77 570.44CR 570.44

*

*

5 5 5

5555

5

.

.

TRIAL BALANCE

ų.	ALCI				
Ĥ	#		DERIL	CREDIT	
				0	
4	1000	5	. 5	12+645+07	
ĩ	2100	ŝ	12:445.07 \$	31.88	
- 1	2221	š	200.00 \$	8.00-	
ī	3012	ŝ	5	12+645.07	
ī	4501	ŝ	23.85 \$	121043101	
î	4803	ŝ	12,645.07 \$	23.88	
1	7199	ŝ	3.12- 5	23.80	
1	7953	ŝ	27.00 \$		
	1955	ŝ	25:337.90 *5	25:337.90 *	
		•	25/33/.90 +3	23/33/.90 +	
1	2100	5	5	989.98	
	2421		5		
1	4501	5	395.45 \$	251.30	
				144 15	
÷	4601	s	859.18 \$	144.15	
1	4802	5	498.09 \$	367.29	
1	4805	S	\$	1,241.28	
1	7199	5	845.83 \$		
1	7952	5	31.94 \$		
1	7453	5	303.51 \$		
		\$	2:994.0u *\$	2,994.00 *	
	· · · · ·		-		
2	1000	5	5	2,450.94	
۲,	3012	5	5	2+450.94	
2	4601	5	2:450.94 \$		
۷	7199	5	2+450.94 \$		
		5	4+901+88 *\$	4,901.88 *	
2	4501	5	8+300.00 \$		
2	4001	\$	5	8,300.00	
		5	8+300.00 *5	8,300.00 *	
				_	
د	1000	5	5	724.25-	
د	1020	5	497.83- 5	58.35	
ა	1152	5	11.35- \$		
د	1401	5	160.00- 5		
د	2400	\$	18.37- \$	1.03	
c	2520	\$	19.40 \$		
د	3013	5	5	467.53-	
3	3018	5	5	10.30-	
5	4501	5	467.53- \$		
š	4702	ŝ	\$	467.53-	
د	6051	ŝ	ŝ	18.37	
3	6799	5	456.20- \$		
-		ŝ	1,591.80-#\$	1,591.86-*	
		-			
د	1000	5	5	12,511.77	
5	1020	ŝ	12,499.17 5	12.60-	
5	3012	ŝ	5	570.44	
š	7199	5	570.44 \$		
•		ŝ	13,069.61 *\$	13,069.61 *	
		-			
د	1020	5	67+286.60 S	67,286.60	
•		•	0,,,200,00 3	0	

4	ALCT #		UEBIT	CREUIT			CUMULATIVE BALANCE
		\$	67:286.60 *\$	67+286+60	•	\$	*
د	1102	5	3,418.00 \$			5	3,418.00
د	1152	5	95.00 \$			5	95.00
د	2520	\$	18.37- \$			S	18.37CR
3	4731	5	5	3,444.00		Ś	3+444.00CR
ذ	473c	5	3,444.00 \$	3,444.00		ŝ	
د	4733	s	3,444.00 \$			ŝ	3,444.00
š	6051	ŝ	5	3,425.63		5	3,425.63CR
5	6799	š		69.00		š	69.00CR
•	•••••	s	10,382.63 *\$	10,382.63	*	s	*
5	2221	\$	5	104.30		s	104.30CR
ъ	4501	\$	104.30 \$			5	104.30
5	4000	5	5	104.30		5	104.30CR
5	7953	ŝ	104.30 \$			ŝ	104.30
•		\$	208.60 *\$	248.60	*	š	*
8	1000	\$	5	174.84		\$	174.84CR
8	2221	\$	174.84 \$	12.84		5	162.00
8	3012	5	5	174.84		Š	174.84CR
8	4501	5	12.84 \$			5	12.84
ă	480.5	ŝ	174.84 \$	12.84		š	162.00
	7953	5	12.84 \$	-2004			12.84
		ŝ	375.30 *5	375.36	•	Š	+=+04
			313430 43	313+30	-	•	*

SARGE 2 2nd PASS OF REPORT GENERATOR

50000	bEu		P2-4
50010	CRU		P2-4
50020	- 1+1		P2+4
50030	- 6+2		P2-4
50040	- 55+4		P2-4
50050	- 59,10		P2-4
58060	- 70,10		P2-4
50070	PRT		P2-4
50080	- 1:132		P2-4
50090	- 1+1		P2-4
50100	- 4.5		P2-4
50110	- 12,1		P2-4
50120	- 13,14		P2-4
50130	- 27.1		P2-4
50140	- 28+1		P2-4
50150	- 29,14		P2-4
50160	- 43+1		P2-4
50170	- 42,13		P2-4
20190	- 76,1		P2-4
20100	- 77,14		P2-4
50200	- 90,2		P2-4
50210	- 92,1		P2-4
50220	РСН		P2-4
50230	- 1,80		P2-4
50240	- 2,4		P2-4
50250	- 6+1		P2-4
50260	- 0/2		P2-4
50270	- 55+5		P2-4
50280	- 59,10		P2-4
	* 029 E10		
50290	URG 0373		P2-4
50300 HDu	+13 IRIAL BALANCE		P2-4
50310 HD1			P2-4
	+11 CUMULATIVE		P2-4
50530 HD3		DEBIT	P2-4
50340 HD4			P2=4
50350 HD5	+10 BALANCE		P2-4

50360	AC1	+10						P2-4
50370	AC2	+10						P2-4
50380	ACS	+10						P2-4
50390	AC4	+10						P2-4
50400	АСЬ	+10						P2-4
50410	۲V	+2				COLS 6 # 7		P2-4
50420	ΗLυ	+4				ACCT NO		P2-4
50430	1Du	+1	υ					P2-4
50440	1D1	+1	1					P2-4
50450	102	+1	2					P2⇔4
50464	5PA	+10						P2-4
50470	SPIN	+10	0000	10000!				
50480	STU	+1						P2-4
5049Ú	571	+1						P2-4
50500	UAT	+4	V865					P2-4
50510	υLκ	+1	\$					P2-4
50520	CRT	+2	CR					P2-4
50530	TND	+1				PRID ACCT BAL	IND	P2-4
50540	ASK	+1	*					P2-4
5055u	CNT	+2						P2-4
50560	KON	+2	51					P2-4
50570		STA						P2-4
		*	056	517	RLS	PRT		
5058V	STI	CLR	0161	0292				P2-4
		*	057		MUV	HD0+PK0	TITLE	
50590		LA2	HDU	13			•	P2-4
50000		5A2	U2U2	0214				P2-4
		*	058		PKN	522		
50610		хF	PK2				.,	P2-4
		*	059		RES	РСН		
00 6 20		СLК	0243	0372				P2-4
		*	000		DKT	OF2	TO COL HUGS SU	BRT
50630		JR	0F2					P2-4
		*	001		RċA		READ FIRST CAR	D
50640		λF	RLA					P2-4
		*	062	FST	MUV	FU3+PV	STORE COLS 6 #	7
50650	F51	LA2	0006	0007				P2-4

ILLUSTRATION 4-1 REFER TO CHAPTER 3-II-B

,

¥.

P2-4

...

 \mathbb{P}

P2-4

P2-4

50

P2-4

P2=4

50060		542	41.5					P2-4
		*	003	R12	SEN	FD4+HLD+ST1	STURE ACCT NU	
50070	ĸ₹∠	LPR	v055	0058				P2-4
50680		SPR	HLD+4	÷				P2-4
50090		SPR	ST1+1					P2-4
		*	0ь4	•	I⊦D	ID1+L+FU1+ON	COMP COL 1 TO	ONE
5070u		LA2	101+1	L			19 T	P2-4
50710		CN2	0001	0001				P2-4
50/20		JL	ÜN					P2-4
		*	005		SEN	FU5+510	STORE MSL OF A	MT
50730		LPK	0059	0068				P2-4
50740		SPĸ	STURE	L				P2-4
		*	066		JMP	MO1		
50/50		J	M01					P2-4
		*	067	ON	SŁN	FU6+STO	STORE MSL OF A	MT
50760	ON	LPR	U070	0079				P2-4
50/7U		SPR	STUI	L				P2-4
		*	068	MU1	I⊦D	511+G+IU0+M02	CHECK CR-DEB A	CCT
50780	MO 1	LAZ	571+1	L				P2-4
50790		CN2	100+1	L				P2-4
50800		JG	мо∠					P2-4
		*	069		I⊧D	IU0+G+STO+NXT	CHECK CR-DEB A	MT
50810		LA2	100+1	L				P2-4
50820		CN2	STUI					P2-4
50830		JG	NXI					P2-4
		٠	0/0		I⊧D	ID1+L+FD1+ON1		
50840		LA2	1D1+1	L				P2-4
50850		CN2	0001	0001				P2-4
50860		JL.	ON1					P2-4
		*	071		AuD	FU5+AC3+AC4	DEB AMT. CR AC	CUM
5087U		LA2	0059	0068				P2-4
50880		AM2	AC 3 + 1	0				P2-4
50890		AM2	AC4+1	0				P2-4
		*	012		JMP	M03		
20900		J	M03					P2-4
		*	073	0N1	AUD	FU6+AC3+AC4		
50910	0N1	LA2	U070	0u 79				P2-4

50920 AM2 AC3+10 P2-4 50930 AM2 AC4+10 P2-4 * 074 JMP M03 50940 J моэ P2-4 075 NAT IFD ID1+L+FU1+ONA * 50950 NXI LA2 101+1 P2-4 P2-4 CN2 0001 0001 20960 P2-4 50970 JL UNA CR AMT. CR ACCUM 076 SUB FD5+AC3+AC4 * P2-4 50980 LA2 0059 0068 P2-4 50990 5M2 AC3+10 51000 5M2 AC4+10 P2-4 * 077 JMP M03 51010 J MOS P2-4 * 077 ONA SUB FD6+AC3+AC4 51020 UNA LA2 0070 0079 P2-4 P2+4 51030 SM2 AC3+10 51040 5M2 AC4+10 P2=4 * 079 JMP MU3 51050 J MOS P2-4 * 080 MU2 IFD IDD.G.STO.ALT DEBICK CR-DEB AMT 51060 MO2 LA2 ID0+1 P2-4 51070 CN2 STOF1 P2-4 JG ALI P2-4 51080 IFD ID1+L+FD1+ONN * 081 P2-4 51090 LA2 101+1 P2-4 51100 CN2 0001 0001 51110 JL ÜNN P2-4 * 082 AUD FUS.AC1.AC2 DEB AMT+DEB ACCUM 51120 LA2 0059 0068 P2-4 51130 AM2 AC1+10 P2=4 P2-4 AM2 AC2:10 51140 JMP MU3 * 053 P2-4 51150 ن m03 084 ONN AUD FUG.AC1.AC2 * P2-4 51160 UNN LA2 0070 0079 P2-4 51170 AM2 ACI+10

P2-4

P2-4

P2-4

P2-4

P?-4

P2-4

2-4

P2-4

P2-4

P2-4

P2-4

P2-4 P2-4

5118U	AM2	AC2+10			P2-4	
	*	085	JMP	M03		P2-4
51190	J	KOĐ			P2-4	
	*	086 ALT	IFD	IU1+L+FU1+ONV	CR AMT DEB ACCUM	P2-4
51200 ALT	LA2	101+1			P2-4	
51210	LN2	0001 0001			P2-4	
51220	JL	UNV			P2-4	
	*	087	SuB	FU5+AC1+AC2		P2-4
51230	LA2	0059 0068			P2-4	
51240	5M2	AC1+10			P2-4	
51250	5M2	AC2+10			P2-4	
	*	088	JMP	M03		P2-4
51260	J	MOS		÷.	P2-4	
	*	089 ONV	SUB	FD6+AC1+AC2		P2-4
51270 UNV	LAZ	U070 0U 7 9			P2-4	
51280	5M2	AC1+10			P2-4	
51290	5M2	AC2+10			P2-4	
	*	090 M03	RLA		READ NEXT CARD	P2-4
51300 MO3	٨F	RLA			P2-4	
	*	091	IFD	FD4+E+HLD+RT2	COMP NEW ACCT NO	P2-4
51310	LA2	0055 0058			P2-4	
51320	CN2	HLU14			P2-4	
51330	JE	ктг			P2-4	
	*	092 CUN	SŁN	PV+PNU	IF BK.INFO TO PPR	P2-4
51340 CON	LPR	PV+2			P2-4	
51350	SPR	U298 0299			P2-4	
	*	09250	SEN	PN1 PN0		P2-4
51360	∟Рк	U298 0298			P2-4	
51370	SPR	ulol 0161			P2-4	
	*	093	MUV	DATODIE		P2-4
51380	LA2	UAT+4			P2-4	
51390	5A2	U294 0297			P2-4	
	*	094	MUV	HLD+Z5+ACT+ACN		P2-4
51400	LWS	HLU+4			P2-4	
51410	5Z5	0164 0168			P2-4	
51420	SZS	U347 0351			P2-4	
	*	095	1FD	AC1+E+SPA+ZZ		P2-4

51430	LA2	AC1+10				P2-4	
51440	CN2	SPA:10				P2-4	
51450	JE	2Z				P2-4	
	*	096	MuV	AC1+EU+UB2			P2-4
51460	LWS	AC1+10				P2-4	
51470	SEU	U173 0186				P2-4	
	*	097 ZZ	I⊦0	AC3+E+SPA+WW			P2-4
51480 ZZ	LA2	AC3:10				P2-4	
51490	CN2	5PA+10				P2-4	
51500	υE	wW				P2-4	
	*	098	MUV	AC3+ED+CR2			P2-4
51510	LWS	AC3+10				P2-4	
51520	SED	V189 0202				P2-4	
	*	099 WW	MOV	AC1+AC6+AMT	DB-CR=BAL ACCT	NO	P2-4
51530 ww	LA2	AC1+10				P2-4	
51540	SA2	AC6+10				P2-4	
51550 -	SA2	U351 036U				P2-4	
	*	100	SUB	AC3+AC6+AMT			P2-4
51560	LAZ	AC3+10				P2-4	
51570	SM2	AC6+10				P2-4	
51580	5M2	0351 0360				P2-4	
	*	101	DRT	M04			P2-4
51590	JR	M04				P2-4	
	*	102	JMP	M05			P2=4
51600	J	M05				P2-4	
	*	103 M04	ΕκΤ	RTN	EDIT S. CR		P2-4
51610 M04	JХ	RTN				P2-4	
	*	104	MUV	DLR.DB1.CR1.BL1			P2-4
51620	LA2	DLR+1				P2-4	
51630	542	U172 0172				P2-4	
51040	5A2	0188 0188				P2-4	
51650	5A2	0236 0236				P2-4	
	*	105	IFD	AC6+E+SPA+RTN			P2-4
51660	LA2	AC6+10				P2-4	
51670	CN2	SPA:10				P2-4	
51680	JE	RTN				P2-4	
	*	10550	I+D	AC6+E+SPN+RTN			

а¥ с

51690	LAZ ACOILO				
51700	CNZ SPINI10				
51/10	JE KTN		• · · · · · · · · · · · · · · · · · · ·		
	* 1u6	MUV	AC6+EU+BL2		P2-4
51720	LWS ACOILO			P2=4	
51730	SEU 0237 0250			P2-4	
	* 1u7	I⊦D	AC6+L+SPA+R1+KTN	Let a state of the second second second second second second second second second second second second second s	P2-4
51740	LA2 AC6+10			P2-4	
5175U	CN2 SPA+10		the second second	P2-4	
51/60	JL RT			P2-4	
5177U	J RTN			P2-4	
	* 108 RT	MUV	CKT+BL3		P2-4
51780 RT	LAZ CRIIZ			P2-4	
51790	5A2 0250 0251			P2-4	
	* 109 RT	N ХкТ	MU4		P2-4
51800 KTN	J 1404			P2-4	
	.≉ _110 Mu	5 PKN	581	PRINT ACCT TUTALS	P2-4
51810 MQ5	XF PH1			P2-4	
	* 111	PuN		PUNCH	P2-4
51020	KF PUN			P2-4	
51830	PTE			P2-4	
	* 112	R∟S	IinD		P2-4
51840	CLR INU+1			P2-4	
	* 113	AuD	IU1+CNT		P2-4
51050	LA2 101+1			P2-4	
51860	AM2 CNT+2			P2-4	
	* 114	1+0	CNT+G+KUN+OFL		P2-4
51670	LAZ UNIOZ			P2-4	
21080	CN2 KON+2			-22-4	
51090	JG UFL			·2-4	
		1 RES	AL1+AC3	CLEAR ACCT ACCUMS	P2-4
21300 PK1	LLK AC1+10			P2-4	
51910	CLM #C3+10			P2-4	
	* 116	TED	PV.E.FDJ.RT2	COMPARE COL 6 8 7	P2+4
21451	LAZ PV.2			P2-4	
21430	CN2 0006 0007			P2-4	
51940	JE KTZ			P2-4	

•						
	*	117	MuV	AC5+AC6	IF HK.INFO TO PRN	P2-4
51950	LAZ	AC2+10			P2-4	
51960	5A2	AC6+10			P2-4	
	*	118	SUR	AC4+AC6		P2-4
51970	LA2	AC4+10			P2=4	
51980	542	AC0+10			P2-4	
	*	119	DKT	MU4		P2-4
51990	JR	M04			P2-4	
	*	120	I⊦D	AC2+E+SPA+YY		P2-4
52000	LA2	AC2+10			P2-4	
52010	4.N2	5PA+10			P2-4	
52020	JE	ſY			P2-4	
	*	121	MUV	AC2+ED+UB2		P2-4
52030	LWS	AC2+10		•	P2-4	
52040	SEυ	0173 0186			P2-4	
	* .	122 YY	IFD	AC4+E+SPA+RT4		P2-4
52050 YY	LA2	AC4+10			P2-4	
52060	CN2	SPA+10			P2-4	
52070	JE	KT4			P2-4	
	*	123	MUV	AC4+EU+CR2		P2+4
52080	LW5	AC4+10			P2-4	
52090	SED	v189 0202			P2-4	
	*	124 RT4	MuV	A5K+D83+CK3+BL4	EDIT *	P2-4
52100 KT4	LAZ	ASK 1			P2-4	
5211u	542	0187 0187			P2-4	
52120	SAZ	u2u3 0203			P2-4	
52130	582	U252 0252			P2-4	
	*	125	РкΝ	SH2	PRINT SECTION TOT	P2-4
52140	хF	PH2			P2-4	
	*	126	MUV	IU1.IND		P2-4
52150	LA2	101+1			P2-4	
52160	542	1NU+1			P2-4	
	*	127	AUD	IU2+CNT	4	P2-4
5217U	LA2	105+1			P2-4	
52180	AM2	LN1+2			P2-4	
		128	I⊦D	CNT+G+KUN+OFL		P2-4
52190	LA2	CNT+2			P2-4	

												1.1		
:	5220U		UN2	KONI	2						P2=4		8. C	1.15
:	o2∠1∪		JG	UFL	· · · .		1000				P2-4	· ·		
			•	129	HK2	RES	AL2+AC4		CLEAR A	ACCUMS		10.1		P2-4
:	o2∠2u	UKZ	LLK	ACZI	0						P2-4			
;	o2∠3u		LLK	AC4 . 1	0						P2-4	50 L [
			*	130		I⊦D	FU4+E+SPA+LS	т	COMP FO	DR LAST	CRD			P2-4
:	J2∠4U		LAZ	U055	0u5d						P2+4			
;	o2∠5∪		UN2	SPAIL	0						P2+4			
;	2260		JE	LS1							P2-4		÷.,	
			*	151		JMP	FST							P2-4
:	o2∠7u		J	FST							P2-4			<u>-</u>
			•	132	0 + 2	EnT	TAG		PRN CO	HEADIN	465			P2-4
:	02280	uFc	JX	(Aig							P2=4			
			*	153		SEN	HU1+PRT							P2=4
;	02290		LPK	HD1+	,			1.1			P2-4	• • • • •		11
;	s2s0v		ъΡк	U161	0292				14 J	1. A.	P2-4			
			*	134		MGV	Hu2+BL2					• • •		P2-4
:	02310		LAZ	н02+1	1		•				P2-4			
	u232U		542	0237	0 ≥ 5∪						P2-4			· • •
			*	155		PKN	SP1					*		P2-4
:	52,30		хF	PK1							P2+4			
			•	136		SLN	HU3+PKT		· · · ·					P2-4
;	52340		LPR.	HDSI	:5						P2-4			
;	2350		ъΡк	v161	0292						P2-4			
			*	107		MUV	HU4+CH2					11		P2-4
:	22260		LA2	HD4#7							P2-4		*	19
:	52370		542	01ø9	0202					÷ .	P2-4	1.1	- ÷.	
			*	138		MUV	HU5+8L2							P2-4
:	238 0		LA2	HD2+1	.0						P2-4			
5	5239V		5A2	u237	0250						P2-4			
			*	139		РкΝ	SP2			1. A			1	P2-4
:	52400		хF	Рк2							P2-4		1.12	÷
			*	140	TAG	XKT	OF 2				11.1			P2-4
:	5241V	IAG	J	vF∠							P2-4			1.1
			*			RES	PRTICINT		START	VEXT PAG		·.,	e je j	P2-4
	o2420	UFL								1.1	P2-4			an sa sa sa sa sa sa sa sa sa sa sa sa sa
:	52430		LLK	CNT+2	2				· · ·		P2-4	1.11		

	*	142	PKN	SK7		P2-4
52440	хE	PK7		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	P2+4	
	*	143	DĸT	0F2		P2-4
5245V	JR	UF2			P2=4	
		144	Ì⊦D	IND . E. SPA . BK1		P2-4
52460	LAZ	1ND+1			P2-4	
52470	CN2	SPA.10			P2-4	
5248U	JE	UK1			P2-4	
	*	145	RLS	IND		P2-4
52490	L LK	INU+1			P2-4	
		146	JMP	BK2		P2-4
52500	J	oK2			P2-4	· .
	*	147 LST	R⊾S	PRT+PCH		P2-4
52510 LS1	LK	0101 0292			P2=4	
5252U	CLR	U293 0372			P2-4	. .
	٠	1+8	PKN	5K7		P2-4
52530	хF	PK7			 P2+4	
		149	PUN	a shekara a shekara sh		P2-4
52540	хF	PUN			P2-4	
52550	нTE				P2-4	. ·
	*	150 STP	HLT	STP	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	P2-4
32560 STP	٨F	HLT			P2-4	
52570	د	STP			P2-4	
52580	ENU				P2-4	1

MEMORY DUMP

ILLUSTRATION 5-1 REFER TO CHAPTER 3-III-B

IRIAL BALANCE

	U86552 1\$*	03-1
TOACH		04-1
1+04651257	1 ; %;5 BJH=	05-1
7=L 35		06-1
		U7-1
		08-1
		<u>09-1</u>
051	2C L	10-1
	à	11-1
6 =7=(+2=4		12-1
P ALCICUMULATIVE	н н	13-1
DEDII	CREDII	14-1
		15-1
BALANCE		16-1
		17-1
aD)))157-&U++++#8)	4))] I +;4044<	18-1
J]6]2;0E4] 4;4;:	7#:#6 ' J301#	19-1
1]2]2#H#A*0.00]U	•U•;DeDa +I4IH	20-1
:0EOE7CHCA:DeDeHC	IC5>D D5>D∶D#C	21-1
2/0/EYU U5YU:D#2/	5\E:D&D&B\8\#\	22-1
28-8H28C8&2\0\EY6	-BHYBLAL& (A))G	23-1
]6]?:UE4]8< <;*4	044E ©IIIA	24-1
₩5<5#]U <uci585l30< td=""><td>E4 34 I 1 I - 4- I - 10</td><td>25-1</td></uci585l30<>	E4 34 I 1 I - 4- I - 10	25-1
1) x) # 30=0Hx) *) N82	2128-8HRIE182	26-1
د8µ(۱(±50 U5±1¢(1	3720 D5Rr 1685	27-1
8-81CU 0540H0E4-	5- <u9 9:2&6&e9<="" td=""><td>28-1</td></u9>	28-1

L8нАА U3U34IDIDUH]F]4.<.<1)%)≭E 29-1 SUHDE%)*)N68НАА?UHUEK.#1JLUHUF& 30-1 NUHDEH&H&A 4.4141]1028Н8АА∆)))* 31-1

CHAPTER 4

UNIVAC 1005 SOFTWARE OPERATING PROCEDURES

I ALTERNATE SWITCHES OPERATING PROCEDURES

1. Loading program into Core Memory.

Alt. Switch 1 on/illuminated. Alt. Switch 2 off/extinguished.

2. Normal running.

Alt. Switch 1 off/extinguished. Alt. Switch 2 on/illuminated (if automatic forms overflow desired).

3. Testing programs (debugging).

Alt. Switch 1 on/illuminated. Alt. Switch 2 on/illuminated.

During testing the programmer is able to step instruction by instruction through a program.

4. Note: ALT Switch 4 on/illuminated suppresses punching

II. SOFTWARE OPERATING PROCEDURES

Single Address Assembly Language (SAAL)

A. SAAL 1 - this is the first pass of the assembly program (S41).

- (1) Operating Instructions:
 - (a) Reader load cards into input hopper (SAAL l object program, followed by source program, followed by one blank card).
 - (b) Console
 - 1. Depress START and CLEAR BUTTON.
 - 2. Alternate Switch 1 on/illuminated, all others off/extinguished.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS, SAAL 1 is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.

8. Depress FEED BUTTON.

9. Depress RUN BUTTON.

(2) Output

- (a) PUNCH no punched output in SAAL 1.
- (b) PRINTOUT listing of the label table relating each symbolic reference (label) in the symbolic program (source program) with its appropriate position in Core Memory.

(3) Errors

- (a) <u>ERR NO BEG CRD</u> is printed, paper is advanced to the next page and the program halts - Indicates the BEG card does not precede the source program.
- (b) ERR OP IN DATA DIV is printed to the right of the card in error, paper is advanced to the next page and the program halts. This type of error indicates an illegal code in the operation field (Cols. 11-13). No recovery is possible. The last card in the output stacker is the card in error. Correct card and restart.
- (c) <u>DUP</u> printed under ERROR heading Indicates a duplicate label.
- (d) >148 printed under ERROR heading Indicates the maximum number of labels has been exceeded (148 labels).
- (e) OVM printed under ERROR heading Indicates the maximum memory has been exceeded (3844 positions).

B. SAAL 2 - second pass of the Assembler - (S42)

- (1) Operating Instructions:
 - (a) Reader load cards into input hopper (SAAL 2 object program followed by source program, followed by one blank card).
 - (b) Punch clear punch and fill hopper with blank cards.
 - (c) Console
 - 1. Depress Alternate Switch 1 on/illuminated all other switches off.
 - 2. Depress START and CLEAR BUTTONS.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS, SAAL 2 is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.
- 8. Depress FEED BUTTON.
- 9. Depress RUN BUTTON.
- (2) Output
 - (a) Punch a card for card output with the pseudo-machine code punched in the cards.
 - (b) Printout a listing of each card equating each symbolic line of coding in the source program with the generated machine code.
- (3) Errors
 - (a) <u>Program halts</u> after first card is read Indicates BEG card does not precede source program.
 - (b) 'O' printed under 1st position of ERROR heading Indicates an illegal operation code.
 - (c) 'E ' printed under 2nd position of ERROR heading Indicates an expression error, i.e. operand which is less than 0001 or greater than 3875. The most frequent cause of error is an undefined label. This type of error will print 6530 under the OPERAND heading.
 - (d) 'P ' printed under 3rd position of ERROR heading Indicates a precautionary warning, i.e. an instruction greater than 10 or 21 characters utilizing AR1 or AR2 respectively.
 - (e) 'S ' printed under the 4th position of ERROR heading -Indicates a sequence number error.

C. Condense Program (CD4)

- (1) Operating Instructions
 - (a) Reader load cards into input hopper (condense object program followed by output of SAAL 2, followed by one blank card).
 - (b) Punch clear punch unit and fill hopper with blank cards.
 - (c) Console

1. Depress Alternate Switch 1 on/illuminated.

- 2. Depress START and CLEAR BUTTONS.
- 3. Depress FEED BUTTON.
- 4. Depress RUN BUTTON.

When processor HALTS, condense is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- D. Memory Dump (DMP)
 - (1) Operating Instructions:
 - (a) Reader load input hopper with memory dump object program.
 - (b) Punch no punch output.
 - (c) Console
 - 1. Depress Alternate Switch 1 on/illuminated.
 - 2. Depress START and CLEAR BUTTONS.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- E. READ PRINT PUNCH (RPX)
 - (1) Operating Instructions:
 - (a) Reader load input hopper with RPX object program, followed by data cards, followed by one blank card.
 - (b) Punch clear punch unit and fill hopper with blank cards.
 - (c) Console
 - 1. Depress Alternate Switch 1 on/illuminated.
 - 2. Depress START and CLEAR BUTTONS.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress Alternate Switch 2 on/illuminated (if automatic forms overflow is desired).
- 7. Depress START and CLEAR BUTTONS.
- 8. Depress FEED BUTTON.
- 9. Depress RUN BUTTON.

F. NUMBER IT (NIT)

- (1) Operating Instructions:
 - (a) Reader load cards into input hopper (NITA followed by data cards, followed by one blank card).
 - (b) Punch clear punch unit and fill input hopper with blank cards.
 - (c) Console
 - 1. Depress Alternate Switch 1 on/illuminated.
 - 2. Depress START and CLEAR BUTTONS.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS, Number it is loaded.

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.
- (2) Output
 - (a) Punch a card for card punched deck with all cards sequence punched in columns 1-3 starting with ØØ1, and new program ID inserted in columns 62-65 if header was used.
 - (b) Printer an 80/80 listing of each card punched.

G. DUPLICATE (DUP)

- (1) Operating Instructions:
 - (a) Reader load cards into input hopper (DUPA followed by four header cards, followed by data cards, followed by a sentinal and a blank card.
 - (b) Punch clear punch unit and fill input hopper with blank cards.

- (c) Processor
 - 1. Depress Alternate Switch 1 on/illuminated.
 - 2. Depress START and CLEAR BUTTONS.
 - 3. Depress FEED BUTTON.
 - 4. Depress RUN BUTTON.

When processor HALTS

- 5. Depress Alternate Switch 1 off/extinguished.
- 6. Depress START and CLEAR BUTTONS.
- 7. Depress FEED BUTTON.
- 8. Depress RUN BUTTON.

H. CLEAR (CLR)

(1) Operating Instructions:

Clear cards are normally placed before object cards for the purpose of clearing memory prior to loading a new program.

4-6

CHAPTER 5

UNIVAC 1005 HARDWARE MACHINE TESTING and OPERATING PROCEDURES

I. MANUAL ALTERNATE SWITCHES.

A. Mode of Operation Table.

The following table shows the mode for the sixteen possible switch combinations:

MODE	Punch Inhibited ₁	JS3 Instruction ₂	SWITCH 2 ONE	SWITCH TWO	SWITCH THREE	SWITCH FOUR
Normal Operation	No	NI ³	OFF	OFF	OFF	OFF
11	Yes	NI	OFF	OFF	OFF	ON
11	No	JUMP	OFF	OFF	ON	OFF
11	Yes	JUMP	OFF	OFF	ON	ON
Normal Auto Form Overflow	No	NI	OFF	ON	OFF	OFF
11	Yes	NI	OFF	ON	OFF	ON
11	No	JUMP	OFF	ON	ON	OFF
3 11	Yes	JUMP	OFF	ON	ON	ON
LOAD	No	NI	ON	OFF	OFF	OFF
TRACE	Yes	NI	ON	OFF	OFF	ON
RESERVED	No	JUMP	ON	OFF	ON	OFF
TRACE	Yes	JUMP	ON	OFF	ON	ON
Single Instruction	No	NI	ON	ON	OFF	OFF
W TRACE	Yes	NI	ON	ON	OFF	ON
11 11	No	JUMP	ON	ON	ON	OFF
W TRACE	Yes	JUMP	ON	ON	ON	ON

Notes: 1. When switch four is "on", punch and PTE orders will be ignored.

- 2. Switch three sets an indicator that is program testable by the JS3 instruction. If alternate switch 3 is "on", control will be transferred "M"; if "off", the next instruction in sequence will be executed
- 3. NI means Next Instruction.
- B. Automatic Form Overflow Mode. Normal auto form overflow does the following during XF print orders:
 - 1. If a "1" punch only on the printer form loop is detected during a prior print, the form will be advanced to the next line of the form loop on which there are 1, 2 and 4 punches on the next print instruction.

- 2. If a form overflow occurs the compare indicator is set to a less than condition.
- 3. If no form overflow occurs the compare indicator is set to a greater than condition.
- 4. All card or paper tape XF's affect the comparator. If there is no print on the XF the comparator will be set to greater.
- C. <u>Trace Mode</u>. This prints the static registers between the update of the program address counter and the execution of an instruction. It destroys print storage.

The following table shows the registers traced and their print positions:

Description	Print Position
Z Register	81-90
Instructions Register	91-95
Blank	96 - 96
Program Address Counter PAK (address of next instruction in memory)	97-98
Machine Constants	99-107
X Register	108-109
Machine Constants	110-111

D. Single Instructions Mode. This permits the programmer to cycle through his program. During this mode, the processor Halts at the end of the first internal cycle of each instruction executed. In single instruction mode trace may or may not be used depending on the setting of Manual Alternate Switch 4 (on for trace).

Each 1005 instruction consists of 5 "6 bit" characters. During single instruction mode, the entire instruction is readable from masks.

5-2

Mask 6 - Operation code (instruction Character 1)

Mask 8 - Operand (instruction Character 2-5)

Mask 9 - Operation register and operand bank designation.

When executing a conditional jump, the indication of the condition may be seen on Mask 9. If indicator light 1 is lit, the condition is not met and the next instruction in sequence will be executed. If indicator light 2 is lit, the condition is met and control will be transferred to the "M" address.

In single instruction mode, the following instructions show on Mask 6 as multiple instructions.

- a) Conditional Jump Instructions When the condition is met, an unconditional jump instruction cycle is generated.
- b) Store Zero Suppress (SZS) and Store Edit (SED) These instructions generate a SA2 (Store Ascending Register 2) instruction cycle.


1. Reading PAK

- a) Set processor to single instruction mode to stop after the execution of the previous instruction.
- b) Set the processor MODE switch to STEP.
- c) Depress run button until Step 1 lights on Mask 5.
- d) PAK is displayed:
 - 1) Mask 8 indicators 11-15 (Row) 16-20 (Column).
 - 2) Mask 9 indicators 20-21 (Bank Designation).

Reference description of masks for details.

5-3

II. TEST SWITCH PANEL.



The Test Switch Panel for the UNIVAC 1005 Card Processor is located on the upper front of the Processor just to the left of the Card Stacker. The Test Switch Panel occupies the lower half of this panel area.

The Test Switches are beneath a cover which is hinged at the bottom. Access to the switches is obtained by swinging this cover down. There are 47 toggle switches in the area; 6 rows of 8 switches each with one blank position.

A. Program Step Counter Switches

The following 5 switches, located near the center of the panel are used to stop the program on a given type of instruction.


<u>SWITCHES 1 - 5</u> - These five switches are used to set up the instruction number desired according to the binary code printed on Display Panel
6. Each of these five switches is set in one of two positions according to whether the related code position calls for a 1 or 0:

Off (Up) for a l On (Down) for a 0

By keying instructions to switches and running the processor in a continuous mode, the machine will come to a halt after executing the first cycle of the keyed instruction. Using this procedure, the programmer may let his program run until it gets to a particular instruction and then step through that particular routine in single instruction mode.

The remaining switches are primarily used for engineering maintenance. III. DISPLAY MASKS.

A. Display Mask 4.



Indicators 1 - 13 are of interest during continuous operation to signify a reason for Processor stopping. Indicators 14-21, 24, & 30 - 31 are for program analysis with regard to Input/Output. Indicators 25 - 29 apply when an Auxiliary Card Reader is used.

Operation

Display Mask 4 should be displayed when the Processor is in Continuous operation.

IMPORTANT: -- If the Processor stops during a run, the operator must always consult Display Mask 4 to determine the reason for stopping before pressing any of the operating controls.

By noting the indication on this Display Mask, the proper action can be taken. The Processor operation can then be resumed properly.

Card Feeding (1 - 5)

All areas of the card feeding mechanism from the Magazine to the Stacker are covered by controls to stop the Processor in the event of mis-feeding.

HOPPER (1) - Input Magazine

This indicator will be lit whenever the Input Magazine is empty and the Feed indicator is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read.

The Processor will stop after the read order is executed with the last card in the Card Stacker.

Processor operation is resumed by:

Pressing the Stop switch.

Placing cards in the Magazine.

Pressing the Feed switch once to feed a card from the Magazine into the Wait Station; the Hopper and Feed indicators will turn off.

Pressing the Run switch once to resume the Processor operation.

FEED (2) - Wait Station

This indicator will be lit by pressing the Clear switch or by a card cycle if there is no card fed to the Wait Station.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next read order with the Feed indicator lit and the Read not executed. Processor operation is resumed by:

Pressing the Stop switch.

Removing the cards from the Magazine.

Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.

Pressing the Feed switch once to feed a card from the Magazine to the Wait Station; the Feed indicator will turn off.

Pressing the Run switch once to resume the Processor operation.

The Hopper and Feed indicators will be lit when the last card has been fed from the Wait Station to the Card Stacker. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Feed and Run switches.

RD JAM (3) - Read Jam

Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

- 1. A card from the Wait Station may have failed to feed to the Read Photoelectric Diodes.
- 2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a "light" condition. When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the Read-Execute signal is retained in the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

1. Press the Stop switch.

- 2. Remove all cards from the Magazine and Wait Station.
- 3. Press the Feed switch once while the Magazine is empty. The Feed indicator will light.
- 4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
- 5. Press the Feed switch once to feed a card from the Magazine to the Wait Station.
- 6. Press the Run switch once to resume the Processor operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The last card in the Stacker has not been read.

The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

- 1. Remove all cards from the Magazine. Remove the last card from the Stacker and the card from the Wait Station.
- 2. Follow steps 3 through 6 above. The card from the Stacker should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake the card and try again. If failure continues, have the field engineer check the photodiode operation.

TSP JAM (4) - Transport Jam (Photo-Diodes to Stacker)

This indicator will light in the event of a jam as the card is delivered to the Stacker.

The Processor will stop.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards.

Press the Run switch.

STACKR (5) - Stacker

This indicator will light to indicate a full Card Stacker. The Processor operation will stop after a Read Order.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the cards from the Stacker.

Press the Run switch.

Form Feeding (6 & 7)

FOR M (6)

This indicator will light to signify that the supply of forms to be fed is exhausted or that there is a break in the perforation between forms.

The Processor operation will stop when form feeding occurs to or through the next Home position so that the operator can replenish the form supply.

When a new form is installed in the proper position, the operation is resumed by pressing the Run switch.

ADV $\sqrt{(7)}$ - Form Advance Check

Should the form be fed in one skip beyond the permissible maximum (22"), this indicator will light to signify a form "run-away". This would be an uncontrolled skip.

The Processor operation stops automatically within a very short interval.

This stoppage is due to an error in the punching of the Form Control Tape.

After the proper correction has been made to the control and to the form alignment, the operation is resumed by pressing the Run switch.

PUNCH (8)

This indicator will light and the Processor operation will stop in the event of an abnormal condition in the Punch when a Punch function is given.

The Punch Control Panel will indicate the reason for the Processor stoppage at this time.

The lighting of this PUNCH indicator can designate any of the following Punch conditions:

The power cord of the Punch is not connected. The AC and DC indicators will not turn on.

The Punch power switch is not turned on. The AC and DC indicators will not be lit.

A fuse is blown in the Punch. The AC and DC indicators or the DC indicator only will not light.

The Punch covers are not in place. The Interlock (INTL) indicator will be lit.

The punching mechanism in the head of the Punch has been raised and has not been lowered and locked in its proper position. The Interlock (INTL) indicator will be lit.

The Punch reading brushes have been unlocked or removed and have not been reseated and locked in their proper position. The Interlock (INTL) indicator will be lit.

The Input Magazine of the Punch is empty. The HOPPER indicator will be lit.

A Card Stacker of the Punch is full. The STACKER FULL indicator will be lit.

There is a card jam in the Punch. The FEED A JAM or B JAM or the STACKER JAM indicator will be lit.

The Chip Drawer of the Punch is full or is not in place. The CHIPS indicator will be lit and/or the READY Light will be extinguished.

The Punch Check is set to stop the Processor operation when the hole count does not agree.

The Processor operation is resumed, after correcting the Punch condition, by pressing the Run switch.

1

HALT (9)

There are three conditions under which HALT may light.

. W.S.

1) When last card of Object Deck has been loaded.

- 2) When machine is running in Single Instruction mode.
- 3) When an XF HLT instruction is executed.

Auxiliary Card Reader (25 - 29)

These five indicators function when an Auxiliary Card Reader is being used. All areas of the card feeding mechanism of the Auxiliary Card Reader from the Magazine to the Stackers are covered by controls to stop the Processor in the event of mis-feeding. These indicators apply only to the Auxiliary Card Reader, they are not related to the similar indicators 1 - 4 above. The STACKR (5) applies to both Card Readers.

HOPPER (25) - Input Magazine

This indicator will be lit whenever the Input Magazine is empty and the Feed indicator (26) is lit. The Hopper indicator cannot be on alone.

During operation, this indicator will light after the last card is read. The Processor will stop with the last card in Wait Station 2 after the auxiliary read order is executed.

Processor operation is resumed by:

Pressing the Stop switch.

Placing cards in the Magazine.

Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine into Wait Station 1; the Hopper and Feed indicators will turn off.

Pressing the Processor Run switch once to resume the operation.

FEED (26) - Wait Station 1

This indicator will be lit by pressing the Clear switch on the Processor Central Control Panel or by a card cycle if there is no card fed to Wait Station 1.

Should this indicator light during operation, a card has failed to feed from the Magazine. If there are cards in the Magazine, the Processor will stop on the next Auxiliary Read order with the Feed indicator lit and the Read not executed.

Processor operation is resumed by:

Pressing the Stop switch.

Removing the cards from the Magazine.

Examining the cards on the bottom of the stack to determine the reason for the failure to feed.

Correcting these cards and returning all cards to the Magazine.

Pressing the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1; the Feed indicator will turn off.

Pressing the Processor Run switch once to resume the operation.

The Hopper and Feed indicators will be lit when the last card has been fed from Wait Station 1 to the Card Stackers. The Processor will stop at the completion of the current Read. If additional cards are to be processed; press the Stop switch, place the cards in the Magazine, press the Auxiliary Card Reader Feed switch and the Processor Run switch.

RD JAM (27) - Read Jam

Should the Processor stop during operation with this indicator lit, either one of the following has occurred:

- 1. A card from Wait Station 1 may have failed to feed to the Read Photoelectric Diodes.
- 2. The Read Photoelectric Diodes may have failed the "light-dark" test.

Before reading the first card and between the reading of each following card, the photo-diodes are in a "light" condition.

When the leading end of a card enters the photo-diode area, a "dark" condition occurs.

This light-dark change must be executed properly to assure correct reading; if it is not, the Processor will stop.

If the stoppage is due to a card jam before the photo-diodes, the Read 2-Execute signal is retained by the Processor; the jammed card was not read. The following procedure will return the Processor to operation without loss of data:

1. Press the Stop switch.

- 2. Remove all cards from the Magazine and Wait Station 1.
- 3. Press the Feed switch of the Auxiliary Card Reader once while the Magazine is empty. The Feed indicator will light.
- 4. Remake the damaged cards, if necessary, and replace them in their proper sequence at the bottom of the stack in the Magazine.
- 5. Press the Feed switch of the Auxiliary Card Reader once to feed a card from the Magazine to Wait Station 1.
- 6. Press the Processor Run switch once to resume the operation.

If there is no card jam when the Processor stops with the RD JAM indicator lit, a light-dark test failure is signified. In this case:

The Read 2-Execute signal is retained in the Processor; card reading did not take place, only card feeding.

The card in Wait Station 2 has not been read.

The following procedure should be followed to restore the Processor to operation in the event the light-dark test failure was only momentary:

- Remove all cards from the Magazine. Remove the card from Wait Station 1. Press the Run Out switch of the Auxiliary Card Reader to feed the card in Wait Station 2 to the Stackers.
- 2. Follow steps 3 through 6 above. The card from Wait Station 2 should be first in sequence when replacing the cards in the Magazine.

Should the RD JAM indicator light, try the procedure again. If the same indication persists, remake card and try again. If failure

continues have the field engineer check the photodiode operation.

WAIT JAM (29) - Wait Station 2 Jam (Photo-Diodes to Wait Station 2)

This indicator will light to indicate the failure of a card to feed to or from Wait Station 2.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards.

Press the Clear switch on the Control Panel of the Auxiliary Card Reader.

Press the Processor Run switch.

TSP JAM (28) - Transport Jam (Wait Station 2 to Stackers)

This indicator will light in the event of a jam as the card is delivered to the Stackers.

The Processor will stop.

To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the mis-fed card or cards,

Press the Processor Run switch.

STACKR (5) - Stacker

This indicator will light to indicate a full Card Stacker in the Auxiliary Card Reader as well as in the Card Reader. The Processor operation will stop after an auxiliary read order.


To resume the Processor operation without loss of data:

Press the Stop switch.

Remove the cards from the full Stacker.

Press the Processor Run switch.

B. Display Mask 6.



Note: JS3, JET, JPE, JC8, JOF, JAL, JII, and XF functions SII, RII, RCD, SNS, SN8, Light the Indicator marked PTE. SC, LOR, LAN, BSH, CCA, XFC Light the indicator marked XF.

Mask 6 is used to determine the operation being executed during single instruction mode. For register designation, refer to Mask 9.


Indicator	$1 = LA_r$	Load Ascending ARl or 2
	$2 = LD_r$	Load Descending ARl or 2
	3 = LPR	Load Print Descending
	$4 = SA_r$	Store Ascending AR1 or 2
	$5 = SD_r$	Store Descending AR1 or 2
	6 = SPR	Store Print Descending
	7 = SHR	Shift Right
	8 = SHL	Shift Left
	9 = CLR	Clear Area to Spaces
	$10 = CA_r$	Compart Alpha ARl or 2
	$11 = CN_r$	Compare Numeric ARl or 2
	12 = IC	Increment and Compare
	13 = J	Jump Unconditional
	14 = JL	Jump Less (Numeric)
	15 = JG	Jump Greater (Numeric)
	16 = JĘ	Jump Equal (Numeric)
	17 = JR	Jump Return (Store PAK in X Register)
	18 = JX	Store X Register in M
	$19 = AM_r$	Add Algebraic ARl or 2 to M
	$20 = AR_r$	Add Algebraic M to ARl or 2
	$21 = SM_r$	Subtract Algebraic ARl or 2 from M
	$22 = SR_r$	Subtract M from AR1 or 2

5-17

23 = MUL	Multiply
24 = DIV	Divide
25 = TRL	Translate
26 = SZS	$\tilde{\tilde{f V}}$ Suppress AR2 and Store Ascending
27 = LWS	Load AR2 with Sign and Zone Delete
$28 = LN_r$	Zone Delete AR1 and AR2
29 = SED	Edit ,,. AR2 and Store Ascending
30 = PTE	Punch Text (See Note 1)
31 = XF	External Functions (See Note 2)

- NOTE 1: JS3, JET, JPE, JC8, JOF, JAL, JII and XF Functions SI1, RI1, RCD, SNS, SN8 light the indicator marked PTE.
- NOTE 2: SC, LOR, LAN, BSH, CCA, XFC light the indicator marked XF.

C. Display Mask 8.



5-19

Mask 8 displays the operand of the instruction being executed during single instruction mode. For operand bank designation, refer to Mask 9.

INDICATORS 1-5 represents all but the "X" bit of instruction character 2. (Most significant row)

IND. 1 = Y bit 2 = 8 bit 3 = 4 bit 4 = 2 bit 5 = 1 bit

INDICATORS 6-10 represents all but the "X" bit of instruction character 3. (Most significant column)

IND. 6 = Y bit
7 = 8 bit
8 = 4 bit
9 = 2 bit
10 = 1 bit

INDICATORS 11-15 represents all but the "X" bit of instruction character 4. (Least significant row)


IND. 11 = Y bit 12 = 8 bit 13 = 4 bit 14 = 2 bit 15 = 1 bit

INDICATORS 16-20 represents all but the "X" bit of instruction character 5. (Least significant column)

IND.	16	=	Y	bit
	17	Ξ	8	bit
	18	=	4	bit
	19	=	2	bit
	20	Ξ	1	bit

INDICATORS 21-32 reference internal maching cycles and is primarily used for engineering maintenance.

D. Display Mask 9



5-21

Mask 9 displays various indicators and registers in the 1005. Of interest to the programmer are the following:

INDICATOR 1

- 1. If this indicator is lit on a conditional jump, the condition is not met.
- 2. If this indicator is lit on a conditional jump, the condition is met.
- 16. A paper tape channel eight punch has been sensed.
- 17. Instruction character One "X" bit present.
- 18. Instruction character Two "X" bit present.
- 19. Instruction character Three "X" bit present.
- 20. Instruction character Four "X" bit present.
- 21. Instruction character Five "X" bit present.

NOTE 1: Instruction character one "X" bit determines the register (when applicable) the instruction will use.

"X" bit absent = Register 1

"X" bit present = Register 2

NOTE 2: Instruction characters four and five determine the bank designation. The following table of bits illustrate bank addressing:

"X" Bit Char.4	"X" Bit Char. 5	Bank Designation
Absent	Absent	1
Present	Absent	2
Absent	Present	3
Present	Present	4

- 22. Paper tape parity error, magnetic tape parity error, DLT Mod Error, or invalid card code has been detected.
- 23. End of magnetic tape has been sensed.

