## MODEL 970 THEORY OF OPERATION

| 4-1 | Overview |
| :---: | :---: |
| 4-2 | Display Fundamentals |
| 4-3 | Communications |
| 4-4 | Character Generation |
| 4-5 | Terminal Memory |
| 4-6 | Operating Clocks |
| 4-7 | Interrupt Signals |

## Overview

The terminal is controlled by a $Z 80$ microprocessor operating at a clock speed of 4.0 Mhz . The Z 80 can address all 64 K memory and refreshes the dynamic RAM via the built in dynamic memory refresh counter during one Ml cycle.

4-2
Display Fundamentals
The SMC 9007 video processor/controller is the heart of the display unit. It has 14 address lines and can address up to 16 k of video memory. The chip has a row-table addressing mode and each data row on the screen has its own starting address. A row table exists in memory which contains the starting address of each data row. For a screen with 26 data rows the row table will consist of 2614 bit address each pointing to the first character position of its respective data row.

The controller is programmed to handle 26 rows by 80 or 132 columns. A Double Row Buffer (DRB) allows the buffer be loaded at a slower speed while the other buffer is displaying at screen painting speed. This is especially important in attribute assembly mode (hidden attribute). After the DRB is loaded the controller address lines are three stated for the remaining scan lines of the data row, thereby permitting full processor access to memory during these scan lines. The percentages of total memory cycles available to the processor is approximately (102)/10 which equals to $80 \%$.

During attribute assembly, the attribute data is latched into the controller during one clock cycle, both the character and its attribute is driven out and written into the row buffer (two 8 bit row buffers). This allows one to reserve 8 bits for font and 8 bits for attributes and each attribute only affects the character associated with it.

Smooth scrolling all or part of the screen (split screen) is accomplished by a scroll offset register and two programmable registers which define the start data row and the end data row of the smooth scroll operation. The offset register will force the scan line counter outputs of the controller to start at the programmed offset value rather than zero for the data row that starts the smooth scroll internal.

Row attributes such as double height double width or single height single width are programmed by the most significant 2 bits of the row address pointer in the row-table.

Communications
The keyboard is scanned and decoded by using a single chip microcomputer on the seperate keyboard PCB. Keyboard entry is transmitted to the processor serially at 9600 baud and received thru an SIO. Key codes are assigned using a PROM located on the keyboard PCB. The keyboard would interrupt the CPU for every character that is entered.

The modem interface is similar to the keyboard interface and also uses half a z80-SIO tie to the interrupt line. The SIO is connected via a pair of line driver and receiver to a standard EIA RS-232 connector.

The printer also uses half a $\mathrm{Z8O-SIO}$ serial interface with optional interrupt control on the interrupt line. The SIO is connected to an RS232 connector.

## 4-4

## Character Generation

The character generator is $16 k$ bytes of static RAM. The fonts are loaded from system RAM into the font RAM by the CPU. The characters are in a 6X8 matrix placed in a 8X10 cell with halfdot shift to achieve a llx8 resolution. Bit 0 and 7 on the character font are used to control the half-dot shift.

4-5
Terminal Memory
2K bytes of CMOS RAM with memory power back up, are used to store the terminal's set up parameters and the special function key codes.

The terminal has 16K RAM space for display memory which provides up to 2 pages in hidden attribute mode. The CRT controller constantly refreshes the display memory to the display screen.

The terminal can have up to 24 K bytes of EPROM (2764) space for firmware program code space. The rest of the RAM space not used by the display RAM can be used for program data space.

4-6
Operating Clocks
The Z 80 CTC timing controller is used as a baud rate generator to generate the correct frequency clock for the 2 SIO channels. The baud rate on each channel is software programmable from 50 to 19.2K baud.

Interrupt Signals
The 970 CPU interrupt structure allows the peripheral device to identify the starting location of the interrupt service routine. This mode (mode 2) allows an indirect call to any memory location by a single 8 bit vector supplied by the peripheral. In this mode, the peripheral generating the interrupt places the vector onto the data bus in response to an interrupt acknowledge. The vector then becomes the least significant eight bits of the l6bit indirect pointer.

The IEO and IEI lines of the peripheral devices are connected together in a daisy-chain fashion with the devices closest to the CPU having the lowest priority.

Frame interrupt interrupts the CPU every $1 / 60$ second or $1 / 50$ second depending on line frequency setting. This can be used as the real time clock source. The CRT controller frame interrupt must be enabled in order to generate the frame interrupt. In response to this interrupt, the CPU jumps to location 66 H .


970 FUNCTIONAL BLOCK DIAGRAM

TABLE 4-1
GENERAL SYSTEM MAP FOR MODEL 970


# TOSHIBA MOS MICROPROCESSORS 

8-BIT SINGLE-CHIP MICROCOMPUTER

## GENERAL DESCRIPTION

The TM8049P, from here on referred to as the TMP8049, is a single chip microcomputer fabricated in N-channel Silicon Gate MOS technology which provides internal 8-bit parallel architecture.

The following basic architectural functions of a computer have been included in a single chip; an 8 -bit CPU, $128 \times 8$ RAM data memory, $2 \mathrm{~K} \times 8$ ROM program memory, 27 I/O lines and an 8-bit timer/ event counter.

The TMP8049 is particularly efficient as a controller. It has extensive bit handling capability as well as facilities for both binary and BCD arithmetic.

The TMP8039P is the equivalent of a TMP8049 without ROM program memory on chip. By using this device with external EPROM or RAM, software debugging becomes easy.

The TMP8049P-6/TMP8039P-6 is a lower speed $(6 \mathrm{MHz})$ version of the TMP8049P/TMP8039P.

## FEATURES

- Compatible with Intel's 8049
- 1.36 uS Instruction Cycle
- All instruction 1 or 2 cycles
- Over 90 instructions; $70 \%$ single byte
- Easy expandable memory and I/O
- $2 \mathrm{~K} \times 8$ masked ROM
- $128 \times 8$ RAM
- 27 I/O lines
- Interval Timer/Event Counter
- Single level interrupt
- Single 5V supply


## PIN CONNECTIONS (TOP View)

| TOC 1 | 40 | $\vee_{\text {CC }}(+5 \mathrm{~V})$ |
| :---: | :---: | :---: |
| XTALI 2 | 39 | $\mathrm{T}_{1}$ |
| XTAL2 3 | 38 | $\mathrm{P}_{27}$ |
| $\overline{R E S E T}{ }^{\text {P }}$ | 37 | $\mathrm{P}_{26}$ |
| $\overline{S S}$ - 5 | 36 | $\mathrm{P}_{25}$ |
| INT ${ }^{\text {c }}$ | 35 | $\mathrm{P}^{24}$ |
| EA 7 | 34 | $\square^{P} 17$ |
| $\overline{A D} 8$ | 33 | $]^{P_{16}}$ |
| PSEN 9 | 32 | $]^{P_{15}}$ |
| $\overline{W R}$ - 10 | 31 | $]^{P} 14$ |
| ALE 11 | 30 | $\mathrm{P}_{13}$ |
| DBO[ 12 | 29 | $\mathrm{P}_{12}$ |
|  | 28 | $\mathrm{F}^{P_{11}}$ |
| $\mathrm{DB}_{2}[14$ | 27 | $\square^{P_{10}}$ |
| $\mathrm{DB}_{3}-15$ | 26 | $7 \vee_{\text {DD }}(+5 \mathrm{~V})$ |
| $\mathrm{DB}_{4} 16$ | 25 | $\square \mathrm{PROG}$ |
| $\mathrm{DB}_{5} \mathrm{C} 17$ | 24 | $\square^{P_{23}}$ |
| $\mathrm{DB6}_{6} 18$ | 23 | $\square^{P_{22}}$ |
| DB7-19 | 22 | $\square^{P_{21}}$ |
| VSS 20 | 21 | $\mathrm{l} \mathrm{P}_{20}$ |

## PIN NAMES AND PIN DESCRIPTION

VSS (Power Supply)
Circuit GND potential
VDD (Power Supply)
+5 V during operation Low power standby pin for TMP8049 RAM.
VCC (Main Power Supply)
+5 V during operation
PROG (Output)
Output strobe for the TMP8243P I/O expander. P10-P17 (Input/Output) Port 1

8 -bit quasi-bidirectional port (Internal Pullup $\cong$ $50 \mathrm{~K} \Omega)$.
P20-P27 (Input/Output) Port 2
8-bit quasi-bidirectional port (Internal Pullup $\cong$ $50 \mathrm{~K} \Omega$ ).
P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4 -bit I/O expander bus for the TMP8243P.
DB0-DB7 (Input/Output, Tri-State)
True bidrectional port which can be written or read synchronously using the $\overline{R D}, \overline{W R}$ strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of $\overline{\text { PSEN. Also contains }}$ the address and data during an external RAM data store instruction, under control of $A L E, \overline{R D}$, and $\overline{W R}$.

## $T_{0}$ (Input/Output)

Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. $\mathrm{T}_{0}$ is also used during programming.

## $T_{1}$ (Input)

Input pin testable using the JT1 and JNT1 instruction. Can be designated the event counter input using the timer/STRT CNT instruction.
INT (Input)
External interrupt input. Initiates an interrupt if interrupt is enabled. Interupt is disabled after a reset. Also testable with conditional jump instruction.
(Active Low).

## $\overline{\mathrm{RD}}$ (Output)

Output strobe activated during a Bus read. Can be used to enable data onto the Bus from an external device. Used aș a Read Strobe to External Data Memory (Active Low).
$\overline{W R}$ (Output)
Output strobe during a Bus write (Active Low) Used as a Write Strobe to External Data Memory.
$\overline{\text { RESET }}$ (Input)
Active Low signal which is used to initialize the Processor. Also used during Power down.

## ALE (Output)

Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.

## PSEN (Output)

Program Store Enable. This output occurs only
during a fetch to external program memory (Active Low).
$\overline{\mathbf{S S}}$ (Input)
Single step input can be used in conjunction with ALE to "single step" processor through each instruction when $\overline{\mathrm{SS}}$ is low the CPU is placed into a wait state after it has completed the instruction being executed.
EA (Input)
External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug and essential for testing and program verification. (Active High).
XTAL1 (Input)
One side of crystal input for internal oscillator. Also input for external source.
XTAL 2 (Input)
Other side of crystal input.

## BLOCK DIAGRAM



## Z/a

Foatures

$\mathbf{N}_{0}-\mathbf{K}_{15}$. Address Bus (output, active High, 3-state). $A_{0}$ - $A_{15}$ form a 16 -bit address bus. The
Address Bus provides the address for memory Address Bus provides the address for memory
data bus exchanges (up to 64 K bytes) and for data bus exchanges exchanges.

## BUSACX. Bus Acknowledge (output, active

BUSACX. Bus Acknowledge (output, actu
Low). Bus Acknowledge indicates to the Low). Bus Acknowledge indicates to the
requesting device that the CPU address bu data bus, and control signals MREQ, IORQ RD, and WR have entered their highimpedance states. The external circuitry can now control these lines.
BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the cur
rent machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals $\overline{\mathrm{MREQ}}, \overline{\mathrm{ORQ}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ to go to a highimpedance state so that other devices can control these lines. BUSREQ is normally wireORed and requires an external pullup tor these applications. Extended BUSREQ prevent the CPU from properly refreshing dynamic RAMs.
$\mathrm{D}_{0}-\mathrm{D}_{7}$. Data Bus (input/output, active High, ${ }^{\mathrm{D}}$-state). $\mathrm{D}_{0}$ - $\mathrm{D}_{7}$ constitute an 8 -bit bidirectional data bus, used for data exchanges with memory and I/O.
HALT. Halt State (output, active Low). $\overline{\text { HALT }}$ indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the

## 28400

## $280^{\circ} \mathrm{CP}$ Central

## Processing Unit

Wask enabled) beiore operation can resume. While halted, the CPU executes NOPs to maintain memory refresh
INT. Interrupt Request (input, active Low) The CPU honorst a request at by I/O devices. current instruction if the int the end of the controlled interrupt enable flip-flop (IFF) enabled. INT is normally wire-ORed and requires an external pullup for these

## applications

ORQ. Input/Output Request (output, active Low, 3 -state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an $I / O$ read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indi cate that an interrupt response vector can be
placed on the data bus.
$\frac{\text { M1. Machine Cycle One (output, active Low). }}{\text { M1, together with MREQ, }}$ Ml, together with MREQ, indicates that the
current machine cycle is the opcode fetch cycle of an instruction execution. $\overline{\mathrm{MI}}$, together with IORQ, indicates an interrupt acknowledge cycle.
MREQ. Memory Request (output, active Low, 3 -state). MREQ indicates that the addres bus holds a valid address for a memory read or memory write operation
NMI. Non-Maskable Interrupt (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066 H
RD. Memory Read (output, active Low, read data from memory or an I/O wants to addressed I/O device or memory should use this signal to gate data onto the CPU data bus RESET. Reset (input, active Low). $\overline{\text { RESET }}$ initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0 . During reset time, the address and data bus go to a high-impedance state, and al control output signals go to the inactive state.
Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.
RFSH. Refresh (output, active Low). $\overline{\text { RFSH }}$ together with MREQ, indicates that the lower seven bits of the system's address bus can be
used as a refresh address to the system's
dynamic memories dynamic memories
WAIT. Wait (input, active Low). WAIT ndicates to the CPU that the addressed memransfer. The CPU continues to enter a Wait state as long as this signal is active. Extended
$\overline{\text { WAIT }}$ periods can prevent the CPU from refreshing dynamic memory properly.
WR. Memory Write (output, active Low, -state). WR indicates that the CPU data bus memory or I/O location.
$\square 8$-bit arithmetic and logic operations
$\square$ General-purpose arithmetic and CPU control

- 16 -bit arithmetic operations
$\square$ Rotates and shifts
$\square$ Bit set, reset, and test operations
$\square$ Jumps
$\square$ Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. Thes
addressing modes includ
$\square$ Immediate

- Indexed
$\square$ Immediate extended $\square$ Register
$\square$ Modified page zero $\square$ Register indirect
$\square$ Relative
- Implied
$\square$ Extended
$\square$ Bit

| Mnomosic | $\begin{aligned} & \text { Symbolie } \\ & \text { Operation } \end{aligned}$ | $s$ | $z$ |  | Fagr |  | c | $\begin{aligned} & \text { Opoode } \\ & \boldsymbol{n} \text { Scas } 210 \end{aligned}$ | nex |  | Ooed |  | mo.ot $T$ Sbatem | Combota |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | : | : | ${ }_{x}^{x}$ | - x | : : | : |  |  |  | $\frac{1}{2}$ | $\frac{1}{2}$ | ${ }_{7}^{4}$ |  |
| $\begin{aligned} & \text { LD } \mathrm{D},(\mathrm{HL},(\mathrm{HX}+\mathrm{d}) \end{aligned}$ |  | : | : | ${ }_{x}^{\mathrm{x}}$ : | ${ }^{\text {: }}{ }_{x}^{x}$ | : : | : |  | DD |  | ${ }_{3}^{1}$ | ${ }^{2}$ | ${ }_{19}$ | $\begin{array}{ll} 001 & \mathrm{C} \\ 001 & \mathrm{D} \\ 011 & \mathrm{E} \\ 10 & \mathrm{H} \end{array}$ |
|  | $r-(\mathrm{IV}+\mathrm{d})$ | - |  | $x$ - | - x |  |  |  | FD |  | 3 | 5 | 19 | 111 |
|  |  | : | : | ${ }_{\text {x }} \times$ | : ${ }_{x}^{x}$ | : : | : | $\begin{array}{ccc} 01 & 110 \\ 11 & \mathrm{r} \\ 11 & 101 \\ 01 & 110 \\ \hline \end{array}$ | DD |  | $\frac{1}{3}$ | ${ }_{5}^{2}$ | 7 |  |
| LD ( (TY + d) , r | (TY + d) - r | - | - | $x$ - | - x | -• | - |  | FD |  | 3 | 5 | 19 |  |
| LD (HL). n | (HL) - n | - |  | x | - $x$ |  | - |  | 36 |  | 2 | 3 | 10 |  |
| LD ( $(\mathbb{X}+\mathrm{d})$, n | (ix + d) $-n$ | - | - | $x$. | - x | . |  | $\begin{aligned} & 110^{-n} 101 \\ & 01101 \\ & 00110110 \\ & -d- \end{aligned}$ |  |  | 4 | 5 | 19 |  |
| $L D(1 Y+d) . n$ | (IV+d) -n | - | - | $x$ - | - x | -• | - |  |  |  | 4 | 5 | 19 |  |
| $\begin{aligned} & \text { LD A. (BC) } \\ & \text { LDA ( }(\mathrm{CE}) \\ & \text { LDA. (nn }) \end{aligned}$ | ( | : |  | ${ }_{\text {x }}^{\text {x }}$ | : ${ }_{\text {x }}^{\text {x }}$ |  | : |  |  |  | $\frac{1}{3}$ | 4 | $\begin{aligned} & 7 \\ & 13 \\ & 1 \end{aligned}$ |  |
| LD (BC). A <br> LD ( nn ) , A <br> LD (n). |  |  |  | X | : ${ }_{\text {x }}^{\text {x }}$ |  | : |  |  |  | $\frac{1}{1}$ | 2 2 4 | $\begin{aligned} & 7 \\ & 13 \\ & 1 \end{aligned}$ |  |
| LD A. 1 | A-I | ' | 1 | $x$ | $0 \times 1$ | IfF 0 | - |  | ${ }_{57}^{\text {ED }}$ |  | 2 | 2 | 9 |  |
| LDa.f | A-r | 1 | ' | x | $0 \times$ | $\times \mathrm{IFF} 0$ | . | , 11100101 | ¢5 |  | 2 | 2 | 9 |  |
| LD I , A | 1-A |  | - | $x$. | - x | - • | - | 11 11 01001101 011 | ${ }_{\text {ED }}^{\text {ED }}$ |  | 2 | 2 | 9 |  |
| LD R, A | в-A |  |  | $x \cdot$ |  |  |  | 1100011 11011 01001111 |  |  | 2 | 2 | 9 |  |

[^0]






this DMA is the addressed port if its $\overline{C E}$ pin and its $\overline{W R}$ or $\overline{\mathrm{RD}}$ pins are simultaneously active. As an output, after the DMA has taken control of the system buses, it indicates that the 8 -bit or 16 -bit address bus holds a valid port address for another I/O device involved in
a DMA transfer of data. When IORO and M1 are both active simultaneously, an interrupt are both active is indicated.
$\overline{\text { M1. Machine Cycle One (input, active Low). }}$ M1. Machine Cycle One (input, active Low).
Indicates that the current CPU machine cycle is an instruction fetch. It is used by the DMA to decode the return-from-interrupt instruction (RETI) (ED-4D) sent by the CPU. During twobyte instruction fetches, $\overline{\mathrm{Ml}}$ is active as each opcode byte is fetched. An interrupt acknowledge is indicated when both M1 and IORQ are active.
MREQ. Memory Request (output, active Low, 3 -state). This indicates that the address bus write operation. After the DMA has taken con trol of the system buses, it indicates a DMA

Programming The Z-80 DMA has two programmable fundamen direct the transfer of data between ports, and 2) a disabled state, in which it can initiate neither bus requests nor data transfers. When the DMA is powered up or reset by any means, it is automatically placed into the disabled state. Program commands can be written to it my the CPU in either state, but this auto-
which is maintained until an enable command s issued by the CPU. The CPU must program the DMA in advance of any data search or transfer by addressing it as an I/O port and sending a sequence of control bytes using an Output instruction (such as OTIR for the
Z-80 CPU).

Writing. Control or command bytes are writ en into one or more of the Write Register register byte in that group. All base registers and most groups have additio associated registers. The associated registers in a group are sequentially accessed by first writing a byte to the base register containing egister-group identification and pointer bits 1 s) to one or more This is ill
igure, the sequence in which associate registers within a group can be written to is shown by the vertical position of the associated registers. For example, if a byte written to the DMA contains the bits that identify WRO (bits DO, Dl and D7), and also contains l's in the
bit positions that point to the associated "Port A Starting Address (low byte)" and "Port A Starting Address (high byte)," then the next two bytes written to the DMA will be stored in these two registers, in that order.
transfer request from or to memory.
$\overline{\mathrm{RD}}$. Read (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wan to read status bytes from the DMA's read registers. As an output, after the DMA has DMA-controlled read from a memory or I/O port address.
RDY. Ready (input, programmable active Low or High). This is monitored by the DMA to determine when a peripheral device associated peration. Depending on the mode of DMA operation (Byte, Burst or Continuous), the RDY line indirectly controls DMA activity by causing the BUSREQ line to go Low or High.
WR. Write (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to write control or command bytes to the DMA write registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled write to a memory or I/O port address.

Reading. The Read Registers (RRO-RR6) are read by the CPU by addressing the DMA as an port using an Input instruction (such as contain DMA status, byte-counter values, and port addresses since the last DMA reset. The registers are always read in a fixed sequence beginning with RRO and ending with RR6. However, the register read in this sequence is determined by programming the Read Mask in
Wh6. The sequence of reading is initialized by writing an Initiate Read Sequence or Set Read Status command to WR6. After a Reset DMA the sequence must be initialized with the
Initiate Read Sequence command or a Read Status command. The sequence of reading all registers that are not excluded by the Read Mask register must be completed before a new command.
Fixed-Address Programming. A special cir cumstance arises when programming a destiprt to have a fixed address. The load command in WR6 only loads a fixed address to a port selected as the source, not to a port selected as the destination. Therefore, a fixed destination address must be loaded by temporarily declaring it a fixed-source addres and subsequently declaring the true source as such, thereby implicitly making the other a destination.
this procedure e example illustrates the steps in occur from a variable-address source (Port A) to a fixed-address destination (Port B)

1. Temporarily declare Port $B$ as source in WRO.
2. Load Port B address in WR6.
3. Declare Port $A$ as source in WRO.


## 28420

Z80 ${ }^{\circ}$ PIO Parallel
Input/Output Controller

Features

$\boldsymbol{\Lambda}_{0}-\boldsymbol{\Lambda}_{7}$. Port A Bus (bidirectional, 3-state). information between Port $A$ of the PIO and a peripheral device. $A_{0}$ is the least significant bit of the Port A data bus.

ARDY. Register A Ready (output, active High). The meaning of this signal depends on follows:
Output Mode. This signal goes active to indicate that the Porta buitiout register has been loaded and the peripheral device.
input Mode. This signal is active when the Port $\AA$ input register is empty and ready to accept data from the Bidirectional Mode. This signal is active when data is eripheral peripheral device. In this mode, data is
Port $A$ data bus, unless $\overline{\text { ASTB }}$ is active.
Control Mode. This signal is disabled and forced to a Low
ASTB. Port A Strobe Pulse From Peripheral Device (input, active Low). The meaning of selected for Port A as follows:

Output Mode. The positive edge of this strobe is issued $b$ available by the PIO.
Input Mode. The strobe is issued by the peripheral to load data from the peripheral into the Port $A$ input register.
Data is loaded into the PIO when this signal is active. . Wh hen ins signal is active. Bidirectional Mode. When this signal is active, data from
the Port $A$ output register is gated onto the Port $A$ bidirec. tonal data bus. The positive edge of the strobe acknow

Control Mode. The strobe is inhibited internall
$\mathbf{B}_{0}$ - $\mathbf{B}_{7}$. Port B Bus (bidirectional, 3 -state). This 8 -bit bus transfers data, status, or control information between Port B and a peripher device. The Port B data bus can supply放 the least significant bit of the bus $\overline{\mathrm{B}}$. B/A. Port $B$ Or $A$ Select (input, High = B).
This pin defines which port is accessed during a data transfer between the CPU and the PIO. A Low on this pin selects Port A; a High selects Port B. Often address bit $A_{0}$ from the CPU is used for this selection function. BRDY. Register $B$ Ready (output, active High). This signal is similar to ARDY, except that in the Port A bidirectional mode this signal is High when the Port A input register is empty and ready to accept data from the peripheral device.
3STB. Port B Strobe Pulse From Peripheral Device (input, active Low). This signal is bidirectional mode this signal strobes dat from the peripheral device into the Port A input register.
C/D. Control Or Data Select (input, High = C). This pin defines the type of data transfer to be performed between the CPU and the A High on this pin during a CPU write to the PIO causes the $\mathrm{Z}-80$ data bus to be by the $\overline{\bar{A}}$ as a command for the port sele meas Z 80 . A Low on his ph transfer data between the CPU and the PIO. Often address bit $A_{1}$ from the CPU is used for this function.
Ce. Chip Enable (input, active Low). Â Low on this pin enables the PIO to accept command or data inputs from the CPU during a Wite cycle or to transmit data to the CPU dur ing a read cycle. This signat is generally $A$ and d CLI. System Clock (input). The Z-80 PIO use the standard single-phase Z-80 system clock.
$\mathrm{D}_{0}$-D7. Z-80 CPU Data Bus (bidirectional nd 0 . Thands Z-80 PIO. $\mathrm{D}_{0}$ is the least significant bit.
III. Interrupt Enable In (input, active High) This signal is used to form a priority-interrup daisy chain when more than one interrup driven device is being used. A High level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

information, as specified by $\mathrm{C} / \overline{\mathrm{D}}$. Also, if $\overline{\mathrm{IORQ}}$ and $\overline{\mathrm{MI}}$ are active simultaneously, the CPU is acknowledging an interrupt; the inter rupting port automatically places its interrupt vector on the CPU data bus if it is the highe

$$
\begin{aligned}
& \text { priority device requesting an interrupt. } \\
& \text { Mi. Machine Cycle (input trom CPU, active }
\end{aligned}
$$ Low). This signal is used as a sync pulse to control several internal PIO operations. When Z .80 CPU is fetching an instruction from memory. Converseiy, when both $\overline{\mathrm{Ml}}$ and $\overline{\text { IORQ are active, the CPU } 15 \text { acknowledging }}$ an interrupt. In addition, M1 has two other lunctions within the $\mathrm{Z} \cdot 80 \mathrm{PIO}$ : : synchronizes the PIO interrupt logic: when MI occurs without an active $\overline{\mathrm{RD}}$ or $\overline{\mathrm{IORO}}$ signa!, the PIO is rese

$\overline{\mathrm{RD}}$. Read Cycle Status (input from Z-80 CPU , active Low). If $\overline{R D}$ is active, or an $L / O$ opera$\overline{\mathrm{CE}}$, and $\overline{\mathrm{IORO}}$ to transfer data from the Z .80
PIO to the Z .80 CPU .

Programming Mode 0. 1. or 2. (Byte Input, Output, or
Mode 0. 1. or 2. (Byte Input, Output, or
Bidirectional). Programming a port for Mode 0,1 , or 2 requires two words per port. These words are: A Mode Control Word. Selects the port operating mode
(Figure 6). This word may be writen any time. An Interrupt Vector. The 2 -80 PIO is designed for use with
the $Z .80$ CPU in interrupt Mode 2 (Figure 7 ). When inter. rupts are enabled, the PIO must provide an interrupt vector.
Mode 3. (Bit Input/Output). Programming a port for Mode 3 operation requires a control word, a vector (if interrupts are enabled), and
three additional words, described as follows:
I/O Register Control. When Mode 3 is selected. the mode
control word must be followed by another control word that sets the $I / O$ controi register, which in turn detines which
port lines are inputs and which are outputs (Figure 8).
Interrupt Control Word. In Mode 3, handshake is no used. Interrupts are generated as a logic function of the
input siqnal levels. The interrupt control word sets the logic conditions and the logic livels required for gener-
ating an interrupt. Two logic londitions or theter ating an interrupt. Two logic conditions or tunctions are
availabie: AND (if all Input bits change to the active level. an interrupt is triggered), and OR (ii any one oft he input
bits changes to the active level, an interrupt is trigaered). bits changes to the active level, an interrupt is triggered).
Brt $_{6} \mathrm{D}_{6}$ sets the logic function, as shown in $\mathrm{F}_{\text {Iqure }} 9$. The Bit $D_{6}$ sets the logic function, as shown in Figure 9 . The
active level of the input bits car be ese either High or Low
The active level is controlled by Bit $D_{5}$.
Mask Control Word. This word sets the mask control
register, allowing any unused buts to be masked ofti. reqister, allowing any unused bits to be masked off. If any
bits are to be masked. then $\mathrm{D}_{4}$ must be set. When $\mathrm{D}_{4}$ is sel. the next word written to the port must tee a mask control ure 10 )
interrupt Disable. There is one other control word which can be used to enable or disable a the rest of the interrupt control wor (Figure 11).

> Figure 6. Mode Control Word


Figure 9. Interrupt Control Word

Figure 10. Mask Control Word


## 28430 Z80 ${ }^{\circ}$ CTC Counter/ Timer Clircult

## Features

## 

Pin
${ }_{\text {Pin }}^{\text {Description }}$
CE. Chip Enable (input, active Low). When enabled the CTC accepts control words, interhe data bus durime constant data words for ransmits the contents of the down-counter to the CPU during an I/O read cycle. In most pplications this signal is decoded from the ight least significant bits of the address bus mapped to the four counter-timer channels.
mapped to the four counter-timer channels.
(input) Standard single m clock
CLI/TRG ${ }_{0}$-CLIX/TRG 3 . External Clock/Time rigger (input, user-selectable active High or ow). Four pins corresponding to the four 2-80 TC channels. In counter mode, every active edge on this pin decrements the down-counter
 $\mathrm{CS}_{0}-\mathrm{CS}_{1}$. Channel Select (inputs active High) wo-bit binary address code selects one of usually connected to $A_{0}$ and $A_{1}$ ).
$\mathrm{D}_{0}$-D7. System Data Bus (bidirectional,
-state). Transfers all data and commands
etween the Z-80 CPU and the Z-80 CTC.
A. Interrupt Enable In (input, active High) Aigh indicates that no other interrupting devices of higher priority in the daisy chain

IEO. Interrupt Enable Out (output, active High). High only if IEI is High and the Z-80 CPU is not servicing an interrupt from any d-8vices from interrupting while a higher priority interrupting device is being serviced. INT I active Low). Low when any Z-80 CTC channe that has been programmed to enable interrupts has a zero-count condition in its down-counter IORQ. Input/Output Request (input from CPU active Low). Used with CE and $\frac{1}{\mathrm{RD}}$ to transter data and channel control words between the Z-80 CPU and the Z-80 CTC. During a write cycle, IORQ and CE are active and RD inactive. The Z-80 CTC does not receive a specific write signal; rather, it internally $\frac{\text { generates its own from the inverse of an active }}{\mathrm{RD}}$ signal. In a read cycle, $\overline{\mathrm{IORQ}}, \overline{\mathrm{CE}}$ and RD are active; the contents of the down-counter
are read by the Z-80 CPU. If IORQ and $\overline{\mathrm{MI}}$ are both true, the CPU is acknowledging an interrupt request, and the highest priority interrupting channel places its interrupt vector on the Z-80 data bus.
Mi. Machine Cycle One (input from CPU, active Low). When M1 and IORQ are active the Z-80 CPU is acknowledging an interrupt. on the data bus if it has highest priority, and if a channel has requested an interrupt (INT). $\overline{\mathrm{RD}}$. Read Cycle Status (input, active Low)
Used in conjunction with IORQ and $\overline{\mathrm{CE}}$ to Used in conjunction with IrQ and CE to
transfer data and channel control words between the Z-80 CPU and the Z-80 CTC RESET. Reset (input active Low). Terminates all down-counts and disables all interrupts by resetting the interrupt bits in all control registers; the $\mathrm{ZC} / \mathrm{TO}$ and the Interrupt outputs go inactive; IEO. reflects IEI; $D_{0}-D_{7}$ go to the high-impedance state
$\mathbf{Z C} / \mathrm{TO}_{0}-\mathbf{Z C} / \mathrm{TO}_{2}$. Zero Count/Timeout (output, active High). Three ZC/TO pins corresponding has no ZC/TO pin). In both counter and timer modes the output is an active High pulse when the down-counter decrements to zero.

Each 2-80 CTC channel must be prorammed prior to operation. Programming hat corresponds to the desired channel. The first word is a control word that selects the perating mode and other parameters; the econd word is a time constant, which is a nary data word with a value from 1 to 256 . channel control word.
After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a chan nel during the count operation, the count con inues to zero before the If the in counte
nabled, the programming procedure should also include an interrupt vector. Only one ve or is required for all four channels, because he interrupt logic automatically modifies the ector for the channel requesting service. A control word is identified by a 1 in bit 0 . ollow. Interrupt vectors are always addressed to Channel 0 , and identified by a 0 in bit 0 .
ddreasing. During programming channel Addressing. During programming, channels and $\mathrm{CS}_{2}$. A 2 -bit binary code selects the appropriate channel as shown in the following table.


Reset. The CTC has both hardware and soft ware resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control egisters. In addition, the $\mathrm{ZC} / \mathrm{TO}$ and Interrupt outputs go inactive, IEO reflects IEI, and
$\mathrm{D}_{0}-\mathrm{D}_{7}$ go to the high-impedance state. All hannels must be completely reprogrammed The software reset is controlled by bit 1 in he channel control word. When a channel eceives a software reset, it stops counting. When a software reset is used, the other bits in the channel control register. After a software reset a new time constant word must be written to the same channel.
If the channel control word has both bits $D_{1}$ and $D_{2}$ set to 1 , the addressed channel stops operating, pending a new time constant word The channel is ready to resume after the ne $D_{3}=0$, operation is triggered automatically when the time constant word is loaded.

## Channel Control Word Progrosing.

 Channel Control Word Programming. The sets the modes and parameters described below.Interrupt Enable. $D_{7}$ enables the interrupt, so hat an interrupt output (INT) is generated at zero count. Interrupts may be programmed in at any time.
Operating Mode. $\mathrm{D}_{6}$ selects either timer or counter mode
Prescaler Factor. (Timer Mode Only). D5 selects factor-either 16 or 256 .
Trigger Slope. $\mathrm{D}_{4}$ selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a con-
trol word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.


Figure 5. Chansel Control Word

Programming
Continued)
Trigger Mode (Timer Mode Only). $\mathrm{D}_{3}$ selects the trigger mode for timer operation. When $D_{3}$ ally. The time timer is triggered automa during an I/O write operation, which takes one machine cycle. At the end of the write opera tion there is a setup delay of one clock period The timer starts automatically (decrements) on the rising edge of the second clock pulse ( $\mathrm{T}_{2}$ ) of the machine cycle following the write operauously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a rese
When $D_{3}$ is set to 1 , the timer is triggered externally through the CLK/TRG input. Th time constant word is programmed during an cycle. The timer is ready for cperation on the rising edge of the second clock pulse ( $\mathrm{T}_{2}$ ) of the following machine cycle. Note that the firs timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock ing, the CLK/TRG input must precede $T_{2}$ by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle ( $\mathrm{T}_{3}$ ).
Once started the timer operates continuously, without interruption or delay, until
stopped by a stopped by a reset.
Time Constant to Follow. A 1 in $D_{2}$ indicates that the next word addressed to the selected time conta re constant data word for the may be written at any time. may be written at any time. to follow. This is ordinarily used channel control word is an update A channe will not operate without a time constant value. The only way to wite a time constant value to write a control word with $D_{2}$ set.


Software Reset. Setting $D_{1}$ to 1 , ises a soft section.
Control Word. Setting $D_{0}$ to 1 identifies the word as a conitrol word.
Time Constant Programming. Before a chan nel can start counting it must receive a time ming or reprogramming, a channel control word in which bit 2 is set must precede th ime constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figur ). Note that $00_{16}$ is interpreted as 256
In timer mode, the time interval is controlled by three factors:
The system clock period ( $\phi$ )
The prescaler factor ( P ), which multiplies the interval by either 16 or 256
The time constant (T), which is programmed into the time constant register Consequently, the time interval is the pro duct of $\phi \times P \times$ T. The minimum timer resolu on is $16 \times \phi$ ( $4 \mu$ s with a 4 MHz clock). The maximum timer interval is $256 \times \phi \times 256$ ( 16.4 m timers may be cascaded.
terrupt Vector Programming. If the Z-80 Chas one or more interrupts enabled, I o do so, the $7-80$ CTC must be pre-prorammed with the most-significant five he interrupt vector. Programming consists of writing a vector word to the I/O port cor esponding to the Z-80 CTC Channel 0 . Note hat $D_{0}$ of the vector word is always zero, to distinguish the vector from a channel control . $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ are not used in programming he interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the ighest priority.


Figure 7. Interrupt Vector Word

## 28440 <br> $280^{\circ}$ SIO Serial Input/Output Controller

Factures

Figures 1 through 6 illustrate the three pin onfigurations (bonding options) available in he SIO. The constraints of a 40 -pin package Clock ( $\overline{\mathrm{RxC}}$ ) Transmit Clock ( $\overline{\mathrm{TxC}}$ ) Data Ter minal Ready (DTR) and Sync (SYNC) signals or both channels. Therefore, either Channel B lacks a signal or two signals are bonded
ogether in the three bonding options offered.
Z-80 SIO/2 lacks SYNCB
2-80 SIO/1 lacks DTRB

- $2-80$ SIO/0 has all four signals, but $\overline{T x C B}$ nd RxCB are bonded together
The first bonding option above ( $\mathrm{SIO} / 2$ ) is the preferred version for most applications. The in descriptions are as follows:
$3 / \overline{\mathbf{M}}$. Channel A Or B Select (input, High channel is accessed during a data transfer between the CPU and the SIO. Address bit $A_{0}$ from the CPU is often used for the selection function
/D. Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during CPU write to the SIO causes the information on the data bus to be interpreted as a com-
mand for the channel selected by $B / \bar{A}$. A Low at $C / \bar{D}$ means that the information on the data bus is data. Address bit $A_{1}$ is often used for his function.
CE. Chip Enable (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle or to tran
during a read cycle.

CLK. System Ciock (input). The SIO uses the standard Z-80 System Clock to synchronize internal
CTSA Low). When programmed as Auto Enables, a Low on these inputs enables the respectis transmitter. If not programmed as Auto Enables, these inputs may be programmed as Schmitt-trigger buffered to accommodate risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger but fering does not guarantee a specified noise level margin
$\mathrm{D}_{0}$ - $\mathrm{D}_{7}$. System Data Bus (bidirectional 3 -state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. $\mathrm{D}_{0}$ is the least significant bit
$\overline{\text { DCDA }}, \overline{\mathrm{DCDB}}$. Data Carrier Detect (inputs, active Low). These pins function as receive enables if the SIO is programmed for Auto Enables; otherwise they may be used as Schmitt-trigger buffered to accommodate slow risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffer ing does not guarantee a specific noise-level margin

$\overline{\text { DTRA. }} \overline{\text { DTRB }}$. Data Terminal Ready (outputs, active Low). These outputs follow the state pro grammed into Z-80 SIO. They can also be pro| grammed as general purpose outputs. |
| :--- |
| In the Z-80 SIO |
| il bonding option, |
| TRB | omitted.

IEI. Interrupt Enable In (input, active High) This signal is used with IEO to form a priority daisy chain when there is more than one
interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt ser

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher interrupt service routine.
INT. Interrupt Request (output, open drain active Low). When the SIO is requesting an interrupt, it pulls INT Low.
IORQ. Input/Output Request (input from CPU active Low). $\overline{\text { IORQ }}$ is used in conjunction with
$B \overline{\mathrm{~A}}, \mathrm{C} / \overline{\mathrm{D}}, \overline{\mathrm{CE}}$ and $\overline{\mathrm{RD}}$ to transfer command and data between the CPU and the SIO. When $\mathrm{CE}, \mathrm{RD}$ and $\overline{\mathrm{IORQ}}$ are all active, the channel elected by $B / A$ transfers data to the CPU active but $\overline{R D}$ is inactive by $B / \bar{A}$ is written to by the CPU with either data or control information as specified by $\mathrm{C} / \overline{\mathrm{D}}$. If $\overline{\mathrm{IORQ}}$ and $\overline{\mathrm{M1}}$ are active simultaneously, the CPU is acknowledging an interrupt and the SO automatically places its interrup riority device requesting an interrupt
K1 Machine Crcle (input from 780 CPU
Mi. Machine Cycle (input from $\mathrm{Z}-80 \mathrm{CPU}$, active, the Z-80 CPU is fetching an instruction rom memory; when $\overline{\mathrm{M} 1}$ is active while $\overline{\mathrm{IORQ}}$ is active, the SIO accepts $\overline{\mathrm{Ml}}$ and $\overline{\mathrm{IORQ}}$ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80
$\overline{\mathrm{RxCA}}, \overline{\mathrm{RxCB}}$. Receiver Clocks (inputs)
Receive data is sampled on the rising edge of RxC . The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. Counter Timer Circuit for programmabie baud rate generation. Both inputs are Schmittrigger buffered (no noise level margin is pecified)
In the Z-80 SIO/0 bonding option, $\overline{\mathrm{RxCB}}$ is onded together with TxCB.
D. Read Cycle Status (input from CPU,
active Low). If RD is active, a memory or I/O read operation is in progress. $\overline{\mathrm{RD}}$ is used with $B / \overline{\mathrm{A}}, \overline{\mathrm{CE}}$ and $\overline{\mathrm{IORQ}}$ to transfer data from the SIO to the CPU
RxDA. RxDB. Receive Data (inputs, active High). Serial data at TTL levels.
RESET. Reset (input, active Low). A Low RESET disables both receivers and transmiters, forces TxDA and TxDB marking, force the modem controls High and disables all ewritten atter the SIO is reset and betore is transmitted or received.
$\overline{\text { RTSA }}, \overline{\text { RTSB }}$. Request To Send (outputs, active Low). When the RTS bit in Write es (Figure 14) is set, the RTS output goes Low. When the RTS bit is reset in the Iter the transmitter is empty. In Synchron modes, the RTS pin strictly follows the state of he RTS bit. Both pins can be used as general purpose outputs.
SYNCA, $\overline{\text { SYNCB }}$. Synchronization (inputs/out puts, active Low). These pins can act either as mode, they are inputs similar to CTS and DCD. In this mode, the transitions on thes lines affect the state of the Sync/Hunt status
bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode these lines also act as inputs. When external synchronization is achieved, $\overline{\text { SYNC must be }}$ driven Low on the second -rising edge of $\overline{\mathrm{RxC}}$ after that rising edge of RxC on which the las bit of the sync character was received. In other words, after the sync pattern is detected the external logic must wait for two full eceive Clock kept Low until the CPU informs the external synchronization detect logic that synchroniza tion has been lost or a new message is about to start. Character assembly begins on the rising edge of RxC that immediately precedes the talling edge of SMN in the External Sync mode
In the internal synchronization mode
(Monosync and Bisync), these pins act as out puts that are active during the part of the characters are recognized. The sync cond is not latched, so these outputs are active each time a sync pattern is recognized, regardless
of character boundaries
In the 2-80 SIO/2 bonding option, SYNCB
is omitted
$\overline{\text { TxCK. }}$. $\overline{\text { IxCB. }}$. Transmitter Clocks (inputs). In asynchronous modes, the Transmitter Clocks may be $1,16,32$ or 64 times the data rate; however, the clock multiplier for the transmit ter and the receiver must be the same. The fered for relaxed rise- and fall-time require. ments (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.
In the Z-80 SIO/O bonding option, $\overline{\mathrm{TxCB}}$ is bonded together with RxCB.
TxDA. TxDB. Transmit Data (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of TxC
W/RDYA, W/RDYB. Wait/Ready A, Wait grammed for Wait function, driven High Low when programmed for Ready function) These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain

The system program first issues a series of operation and then other commands that qualify conditions within the selected mode For example, the asynchronous mode, character length, clock rate, number of stop
bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.
Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input ( $B / \bar{A}$ ) and the control/data input (C/ $\overline{\mathrm{D}}$ ) are the command structure addressing controls, and are normal15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.
Read Registers. The SIO contains three read registers for Channel B and two read registers or Channel A (RRO-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error con ditions, interrupt vector and standard
communications-interface signals.
To read the contents of a selected read register other than RRO, the system program
must first write the pointer byte to WRO in exactly the same way as a write register operation. Then, by executing a read instruction, he contents of the addressed read register can e read by the CPU
The status bits of RRO and RR1 are carefully grouped to simplify status monitoring. For hat a Special Receive Condition interrupt ha occurred, all the appropriate error bits can be ead from a single register (RR1).
Write Registors. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WRO-WR7 in Figure 14) that are programmed separately to configure the functional personality of the chan nels; WR2 contains the interrupt vector for register set. With the exception of WRO, pro gramming the write registers requires two bytes. The first byte is to WRO and contains three bits ( $\mathrm{D}_{0}-\mathrm{D}_{2}$ ) that point to the selected register; the second byte is the actual control word that is written into the register to cor igure the SIO.

WRO is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits $D_{0}-D_{2}$ to point to WRO. This implies that a channel reset must not be bined with the pointing to any register.

read register it



## PEn mecistra




Figure 13. Road Register Bit Functions

Programming
Continued)





## \section*{White hecister}

White registra 3



## White negister


-Aso solc actiosss fritid
White registra? 7



# CRT Video Processor and Controller VPAC ${ }^{\text {w }}$ 

## FEATURES

Fully Programmable Display FormatCharacters per Data Row (8-240)
Data Rows per Frame (2-256)
Raster Scans per Data Row (1-32)
$\square$ Programmable Monitor Sync Format
Raster Scans/Frame (4-2048)
Front Porch - Horizontal (Negative or Positive)

- Vertical

Sync Width—Horizontal (1-128 Character Times)

- Vertical (2-256 Scan Lines)

Back Porch—Horizontal

- VerticalDirect Outputs to CRT Monitor
Horizontal Sync
Vertical Sync
Composite Sync
Composite Blanking
Cursor CoincidenceBinary Addressing of Video MemoryRow-Table Driven or Sequential Video Addressing ModesProgrammable Status Row Position and Address RegistersBidirectional Partial or Full Page Smooth ScrollAttribute Assemble ModeDouble Height Data Row ModeDouble Width Data Row ModeConfigurable with a Variety of Memory Contention ArrangementsLight Pen RegisterCursor Horizontal and Vertical Position Registers
Maskable Processor Interrupt LineInternal Status RegisterThree-state Video Memory Address Bus
Partial or Full Page Blank Capability
$\square$ Two Interlace Modes: Enhanced Video and Alternate Scan Line


## PIN CONFIGURATION

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |

$\square$ Ability to Delay Cursor and Blanking with respect to Active Video
Programmable for Horizontal Split Screen ApplicationsGraphics Compatible
Ability to Externally Sync each Raster Line, each Field Single +5 Volt Power SupplyTTL Compatible on All Inputs and OutputsVT-100 Compatible
$\square$ RS-170 Interlaced Composite Sync Available

## GENERAL DESCRIPTION

The CRT 9007 VPAC $^{\text {™ }}$ is a next generation video processor/ controller-an MOS LSI integrated circuit which supports either sequential or row-table driven memory addressing modes. As indicated by the features above, the VPAC ${ }^{\text {m }}$ provides the user with a wide range of programmable features permitting low cost implementation of high performance CRT systems. Its 14 address lines can directly address up to 16 K of video memory. This is equivalent to eight pages of an 80 character by 24 line CRT display. Smooth or jump scroll operations may be performed anywhere within the addressable memory. In addition, status rows can be defined anywhere on the screen.
In the sequential video addressing mode, a Table Start Register points to the address of the first character of the first data row on the screen. It can be easily changed to produce a scrolling effect on the screen. By using this register in conjunction with two auxiliary address registers and two sequential break registers, a screen roll can be produced with a stable status row held at either the first or last data row position.

In the row-table driven video addressing mode, each row in the video display is designated by its own address. This provides the user with greater flexibility than sequential addressing since the rows of characters are linked by pointers instead of residing in sequential memory locations. Operations such as data row insertion, deletion, and replication are easily accomplished by manipulating pointers instead of entire lines. The row table itself can be stored in memory in a linked list or in a contiguous format. The VPAC ${ }^{\text {TM }}$ works with a variety of memory contention schemes including operation with a Single Row Buffer such as the CRT 9006, a Double Row Buffer such as the CRT 9212, or no buffer at all, in which case character addresses are output during each displayable scan line.
User accessable internal registers provide such features as light pen, interrupt enabling, cursor addressing, and VPAC ${ }^{\text {™ }}$ status. Ten of these registers are used for screen formatting with the ability to define over 200 characters per data row and up to 256 data rows per frame. These 10 registers contain the "vital screen parameters".


FIGURE 1: CRT 9007 BLOCK DIAGRAM

## DESCRIPTION OF PIN FUNCTIONS

## PROCESSOR INTERFACE:

| PIN NO. | NAME | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 7,5,4,2,39 \\ 37,10,9,8,6 \\ 3,1,38,36 \end{gathered}$ | Video Address 13-0 | VA13-VA0 | These 14 signals are the binary address presented to the video memory by the CRT 9007. The function depends on the particular CRT 9007 mode of operation. VA13-6 are outputs only. VA5-0 are bidirectional. <br> -Double Row Buffer Configuration: <br> VA13-0 are active outputs for the DMA operations and are in their high impedance state at all other times. <br> -Single Row Buffer Configuration: <br> VA13-0 are active outputs during the first scan line of each data row and are in their high impedance state at all other times. <br> -Repetitive Memory Addressing Configuration: <br> VA13-0 are active outputs at all times except during horizontal and vertical retrace at which time they are in their high impedance state. <br> If row table addressing is used for either single row buffer or repetitive memory addressing modes, VA13-0 are active outputs during the horizontal retrace at each data row boundary to allow the CRT 9007 to retrieve the row table address. For processor read/write operations VA5-0 are inputs that select the appropriate internal register. |
| $\begin{aligned} & 16,17,18,19 \\ & 20,22,23,24 \end{aligned}$ | Video Data 7-0 | VD7-VD0 | Bidirectional video data bus: during processor Read/write operations data is transferred via VD7-VD0 when chip strobe ( $\overline{\mathrm{CS}}$ ) is active. These lines are in their high impedance state when $\overline{C S}$ is inactive. During CRT 9007 DMA operations, data from video memory is input via VD7-VD0 when a new row table address is being retrieved or when the attribute latch is being updated in the attribute assemble mode. VD7-VD0 are outputs when the external row buffer is updated with a new attribute in the attribute assemble mode. |
| 25 | Chip strobe | $\overline{\mathrm{CS}}$ | Input; this signal when active low, allows the processor to read or write internal CRT 9007 registers. When reading from an internal CRT 9007 register, the chip strobe ( $\overline{C S}$ ) enables the output drivers. When writing to an internal CRT 9007 register, the trailing edge of this signal latches the incoming data. Figure 2 shows all processor read/write timing. |
| 26 | Reset | $\overline{\text { RST }}$ | Input; this active low signal puts the CRT 9007 into a known, inactive state and insures that the horizontal sync ( $\overline{\mathrm{HS}})$ output is inactive. Activating this input has the same effect as a RESET command. After initialization, a START command causes normal CRT 9007 operation. See processor addressable registers section, Register 16 for the reset state definition. |
| 27 | Interrupt | INT | Output; an interrupt to the processor from the CRT 9007 occurs when this signal is active high. The interrupt returns to its inactive low state when the status register is read. |

CRT INTERFACE:

| PIN NO. | NAME | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 11 | Visible Line Time | VLT | Output; this signal is active high during all visible scan lines and during the horizontal trace times at vertical retrace. This signal can be used to gate the character clock (CCLK) when supplying data to a character generator from a single or double row buffer. |
| 12 | Vertical Sync | $\overline{\mathrm{VS}}$ | Open drain output; this signal determines the vertical position of displayed text by initiating a vertical retrace. Its position and pulse width are user programmable. The open drain allows the vertical frame rate to be synchronized to the line frequency when using monitors with DC coupled vertical amplifiers. If the $\overline{V S}$ output is pulled active low externally before the CRT 9007 itself initiates a vertical sync, the CRT 9007 will start its own vertical sync at the next leading edge of horizontal sync (HS). |
| 13 | Horizontal Sync | $\overline{\mathrm{HS}}$ | Open drain output; this signal determines the horizontal position of displayed text by initiating a horizontal retrace. Its position and pulse width are user programmable. During hardware and software reset, this signal is inactive high. The open drain allows the horizontal scan rate to be synchronized to an external source. If the $\overline{\mathrm{HS}}$ output is pulled low externally before the CRT 9007 itself initiates a horizontal sync, the CRT 9007 will start its own horizontal sync on the next character clock (CCLK). |
| 14 | Character Clock | $\overline{\text { CCLK }}$ | Input; this signal defines the character rate of the screen and is used by the CRT 9007 for all internal timing. A minimum high voltage of 4.3 V must be maintained for proper chip operation. |
| 15 | Data Row Boundary | $\overline{\text { DRB }}$ | Output; this signal is active low for one full scan line (from VLT trailing edge to VLT trailing edge) at the top scan line of each new data row. This signal can be used to swap buffers in the double row buffer mode. It indicates the particular horizontal retrace time that the CRT 9007 outputs addresses (VA13-VA0) for single row buffer operation. |
| 34 | Cursor | CURS | Output; this signal marks the cursor position on the screen as specified by the horizontal and vertical cursor registers. The signal is active for one character time at the particular character position for all scan lines within the data row. For double height or width characters, this signal is active for 2 consecutive CCLK's in every scan line within the data row. For double height characters, this signal can be programmed to be active at the proper position for 2 consecutive data rows. <br> CURS is also used to signal either a double height or double width data row by becoming active during the horizontal retrace (CBLANK active) prior to a double height or double width scan line. The time of activation and deactivation is a function of the addressing mode, buffer configuration and the scan line number. See section of Double height/width for details. |
| 35 | Composite Blank | CBLANK | Output. This signal when active high, indicates that a retrace (either horizontal or vertical) will be performed. The signal remains active for the entire retrace interval as programmed. It is used to blank the video to a CRT. |

USER SELECTABLE PINS: (see Tables 4 and 5)

| PIN NO. | NAME | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 28, 29, 30, 31 | Scan Line 3- <br> Scan Line 0 | SL3-SL0 | Output; these 4 signals are the direct scan line counter outputs, in binary form, that indicate to the character generator the current scan line. These signals continue to be updated during the vertical retrace interval. SL3 and SL0 are the most and least significant bits respectively. |
| 28 | Direct Memory Access Request | DMAR | Output; this signal is the DMA request issued by the CRT 9007. It will only become active if the acknowledge (ACK) input is inactive. It remains active high throughout the entire DMA operation. |
| 28 | Vertical Blank | VBLANK | Output; this signal is active high only during the vertical retrace period. |
| 29 | Write Buffer Enable | WBEN | Output; this active high signal is used to gate the clock feeding the write buffer in a double row buffer configuration. |
| 29 or 32 | Composite Sync | $\overline{\overline{C S Y N C}}$ | Output; this signal provides a true RS-170 composite sync waveform with equalization pulses and vertical serrations in both interlace and noninterlace formats. Figure 3 illustrates the CSYNC output in both interlaced and noninterlaced formats. |
| 30 | Scan Line Gate | $\overline{\text { SLG }}$ | Output; this active low signal is used as a clock gate. It captures the correct 5 or 6 CCLK's and, in conjunction with SLD (pin 31), allows scan line information to be loaded serially into an external shift register. |
| 31 | Scan Line Data | SLD | Output; this signal allows one to load an external shift register with the current scan line count. The count is presented least significant to most significant bit during the 5 or $6 \overline{C C L K}$ 's framed by SLG. With this form of scan line representation, it is possible to define up to 32 scan lines per data row. <br> The external shift register must be at least 5 bits in length. Even though 6 shifts can occur one should only use the 5 last bits shifted to define the scan line count. The extra shift occurs in interlace or double height character mode to allow the scan line count to be adjusted to its proper value. Figures 4 and 5 illustrate the serial scan line timing. |
| 32 | Light Pen Strobe | LPSTB | Input; this signal strobes the current row/column position into the light pen register at its positive transition. |
| 33 | Acknowledge | ACK | Input; this active high signal acknowledges a DMA request. It indicates that the processor bus has entered its high impedance state and the CRT 9007 may access video memory. It is not recommended to deactivate this signal during a CRT 9007 DMA cycle because the CRT 9007 will not shut down in a predictable amount of time. |
| 33 | Three State Control | $\overline{\text { TSC }}$ | Input; this signal, when active low, places VA13-VA0 in their high impedance state. |

## Single Row Buffer Operation

The CRT 9007 configured with a CRT 9006 Single Row Buffer is shown in figure 6. The use of the CRT 9006 Single Row Buffer requires that the buffer be loaded at the video painting rate during the top scan line of each data row. However, after the CRT 9006 is loaded, the CRT 9007 address lines enter their high impedance state for the remaining N 1 scan lines of the data row, thereby permitting full proces-
sor access to memory during these scan lines. The percentage of total memory cycles available to the processor is approximately $[(\mathrm{N}-1) / \mathrm{N}] \times 100$ where N is the total number of scan lines per data row. For a typical system with 12 scan lines per data row this percentage is $92 \%$. Figure 7 illustrates typical timing for the CRT 9007 used with the CRT 9006 Single Row Buffer.


FIGURE 6: CRT 9007 CONFIGURATION WITH SINGLE ROW BUFFER


FIGURE 7: CRT 9007 SINGLE ROW BUFFER TIMING (32 CHARACTERS PER DATA ROW)

## Double Row Buffer Operation

Figure 8 shows the CRT 9007 used in conjunction with a CRT 9212 Double Row Buffer. The Double Row Buffer has a read buffer which is read at the painting rate of the CRT during each scan line in the data row. While the read buffer is being read and supplying data to the character generator for the current displayed data row, the write buffer is being loaded with the next data row to be displayed. This arrangement allows for relaxed write timing to the write buffer as it may be filled in the time it takes for N scan lines on the CRT to be painted where $N$ is the number of scan lines per data row. Used in this configuration, the CRT 9007 takes advantage of the relaxed write buffer timing by stealing memory cycles from the processor to fill the write buffer (Direct memory access operation). The CRT 9007 sends the DMAR (DMA request) signal, awaits an ACK (acknowledge) signal and then drives out on VA13-VA0 the address at which the next video data resides. The CRT 9007 then activates the WBEN (write buffer enable) signal to write the data into the buffer. If for example there are 80 characters per data row, the CRT 9007 performs 80 DMA operations. The user has the ability to program the number of DMA cycles performed during each DMAR-ACK sequence, as well as
the delay between each DMAR-ACK sequence, via the DMA CONTROL REGISTER (RA). If 8 DMA operations are performed for each ACK received, 10 such DMAR-ACK sequences must be performed to completely fill the write buffer. The programmed delay allows the user to evenly distribute the DMA operations so as not to hold up the processor for an excessive length of time. This feature also permits other DMA devices to be used and allows the processor to respond to real time events. In addition, the user has the ability to disable the CRT 9007 DMA mechanism. Figure 9 illustrates typical timing for the CRT 9007 used with the CRT 9212 Double Row Buffer.
Since the CRT 9212 Double Row Buffer has separate inputs for read and write clocks ( $\overline{\text { RCLK }}$, WCLK), it is possible to display proportional character widths (variable number of dots per character) by reading out the buffer at a character clock rate determined by the particular character. The writing of the buffer can be clocked from a different and constant character clock. Figure 10 illustrates the CRT 9007 used with two double row buffers and a CRT 9021 Video Attributes Controller chip to provide proportional character display.



FIGURE 9: CRT 9007 DOUBLE ROW BUFFER TIMING (32 CHARACTERS PER DATA ROW)


FIGURE 10: CRT 9007 CONFIGURATION FOR PROPORTIONAL CHARACTER DISPLAY

## Repetitive Memory Addressing Operation

In this operation mode, the CRT 9007 will repeat the sequence of video addresses for every scan line of every data row. The CRT 9007 address bus will enter its high impedance state during all horizontal retrace intervals (except the retrace interval at a data row boundary if the CRT 9007 is configured in a row driven addressing mode). This arrangement allows for such low end contention schemes as retrace intervention (the processor is only allowed access to video memory during retrace intervals)
and processor priority (the processor has an unlimited access to video memory). A high end contention scheme can be employed which uses a double speed memory such that in a single character period both the processor and the CRT 9007 are permitted access to video memory at predetermined time slots. Figure 11 illustrates the CRT 9007 configured with a double speed memory. Typical timing for this mode is illustrated in figure 12.


FIGURE 11: CRT 9007 CONFIGURATION WITH DOUBLE SPEED MEMORY


FIGURE 12: CRT 9007 REPETITIVE MEMORY ADDRESS TIMING (32 CHARACTERS PER DATA ROW)

## Attribute Assemble Operation

This configuration allows the user to retain an 8 bit wide video memory in which attributes occupy memory locations but not positions on the CRT. This mode assumes that every other display position in video memory contains an attribute. During one clock cycle, attribute data is latched into the CRT 9007; during the next clock cycle a character location is addressed. The attribute data is driven out along with a WBEN signal allowing the character plus its associated attribute to be written simultaneously to two 8 bit double row buffers. Figure 13 illustrates the memory organization used for the Atribute Assemble mode. The first entry in each data row must begin with an attribute.
Figure 14 shows the CRT 9007 configured in the Attribute Assemble mode used with two CRT 9212 Double Row Buffers and $8,16 \mathrm{~K} \times 1$ dynamic RAMS. This mode, since it retains an 8 bit wide memory while providing all the advantages of a 16 bit wide memory, lends itself to some cost effective designs using dynamic RAMS. The CRT 9007 will refresh dynamic RAMS because twice the number of the programmed characters per data row are accessed sequentially for each data row. ${ }^{*}$ Figure 15 illustrates typical timing of the CRT 9007 used in the Attribute Assemble mode.

Memory Address (typ) Memory Data (8 bits)

| OD00 | Attribute 0 |
| :---: | :---: |
| 0D01 | Character 0 |
| 0D02 | Attribute 1 |
| 0D03 | Character 1 |
| 0 | 0 |
| 0 | 0 |
| 0 | 0 |
| 2 N | Attribute N . |
| $2 N+1$ | Character N |

Figure 13: Attribute Assemble Memory Organization
*Note: For 50 Hz operation there usually is about 3 milliseconds extra vertical blanking where refreshing might fail. In this situation the CRT 9007 can be programmed with about 5 more "dummy" data rows while extending the vertical blank signal. This allows the CRT 9007 to start addressing video memory much earlier within the vertical blanking interval and hence provide refresh to the dynamic RAMS. When displaying double height or double width data rows, only half as many sequential locations are accessed each data row and dynamic RAM refresh might fail.


FIGURE 14: CRT 9007 CONFIGURATION FOR ATTRIBUTE ASSEMBLE MODE

## Smooth Scroll Operation

Smooth scroll requires that all or a portion of the screen move up or down an integral number of scan lines at a time. 2 user programmable registers allow one to define the "start data row" and the "end data row" for the smooth scroll operation. A SMOOTH SCROLL OFFSET REGISTER (R17), when used in conjunction with a CRT 9007 vertically timed interrupt, allows the user to synchronize the update of the offset register to the vertical frame rate. The offset register causes the scan line counter outputs of the CRT 9007 to start at the programmed offset value rather than zero for
the data row that starts the smooth scroll interval. To allow complete flexibility in smooth scroll direction and rate, one can update the offset register in the positive as well as negative direction and can also offset any number of scan lines each frame. Since a smooth scroll can momentarily result in a partial data row consisting of one scan line, the loading of the write buffer under DMA operations for the start and end data row of the smooth scroll operation is forced to occur in one scan line. This condition overrides the programmable DMA CONTROL REGISTER (RA).


## ADDRESSING MODES

## Row Table Addressing

In this addressing mode, each data row in video memory is designated by its own starting address. This provides greater flexibility with respect to screen operations than with other addressing schemes used by previous CRT controllers. The row table, which is a list of starting addresses for each data row, can be configured in one of 2 ways. The choice of row table format is highly dependent upon the particular application and the programmer's preference since each format allows full utilization of the CRT 9007 features.

## Contiguous Row Table Format

In this format, the TABLE START REGISTER (RC and RD) points to the address where the row table begins. The contents of the first 2 locations define the starting address of the first data row. These 2 bytes define a 14 bit address where the first byte is the low order 8 bits and the second byte is the high order 6 bits. The 2 most significant bits of the second byte define double height width characteristics to the current data row. The contents of the third and fourth locations define the address where the second data row begins. Figure 16 illustrates the contiguous row table organization in video memory.

## Linked List Row Table Format

In this format the TABLE START REGISTER (RC and RD) points to the memory location which starts the entire addressing sequence into operation. The first byte read is the lower 8 bits and the second byte read is the upper 6 bits of the next data row's start address. The 2 most significant bits of the second byte define double height 'width characteristics for the data row about to be read. The third, fourth, fifth, etc., bytes read are the first, second, third, etc., characters of the current data row. Figure 17 illustrates the linked list row table organization in video memory.


FIGURE 16:
CONTIGUOUS ROW TABLE ADDRESS FORMAT


FIGURE 17: LINKED LIST ROW TABLE ADDRESS FORMAT

## Sequential Addressing

In this addressing mode, characters on the display screen are located in successive memory locations. The TABLE START REGISTER (RC and RD) points to the address of the first character of the first data row on the screen. In this mode the TABLE START REGISTER does not point to the start of a table but the start of the screen. As each character
is read by the CRT 9007 for display refresh, the internal video address register is incremented by one to access the next character.
For more versatile systems operation in the sequential addressing mode, SEQUENTIAL BREAK REGISTER 1 (R10) and SEQUENTIAL BREAK REGISTER 2 (R12) may be used to define the data rows at which two additional
sequential display areas begin. Note that DATA ROW END REGISTER (R12) is defined as SEQUENTIAL BREAK REGISTER 2 (R12) for the seque itial addressing mode only. The starting addresses for these two additional display areas are defined by AUXILIARY ADDRESS REGISTER 1 (RE and RF) and AUXILIARY ADDRESS REGISTER 2 (R13 and R14). When the raster begins painting a data row equal to the number programmed in one of the sequential break registers, the CRT 9007 addresses the video memory sequentially starting with the address specified by the corresponding auxiliary address register. Figure 18 illustrates a display with 80 characters per data row having sequential breaks at data rows 3 and 6 .
Using the sequential addressing mode with 2 breaks, it is possible to roll a portion of the screen and keep the rest of the screen stable. Double height/width characteristics can be attached to the 2 sequentially addressed screens defined by SEQUENTIAL BREAK REGISTERS 1 and 2 by using the 2 most significant bits of AUXILIARY ADDRESS REGISTERS 1 and 2 . See the description of these 2 registers for their bit definition.

TABLE START REGISTER $=1000$
AUXILIARY ADDRESS REGISTER $1=2000$
AUXILIARY ADDRESS REGISTER $2=0800$
SEQUENTIAL BREAK REGISTER $1==3$
SEQUENTIAL BREAK REGISTER $2=6$

| Data Row | Address range |  |
| :---: | :---: | :---: |
| 0 | 1000 to 104 F |  |
| 1 | 1050 to 109F |  |
| 2 | 10 AD t 10 EF |  |
| 3 | 2000 to 204F | (Break 1) |
| 4 | 2050 to 209F |  |
| 5 | 20 AD to 20EF |  |
| 6 | 0800 to 084F | (Break 2) |
| 7 | 0850 | t 089F |
| 8 | $08 A 0$ to 08EF |  |
|  | 0 |  |
|  | 0 |  |
|  | 0 | 0 |

Figure 18: Sequential Addressing Example With Two Breaks

## Double Height/Width Operation

When double height/width characters $(2 \mathrm{XH} / 2 \mathrm{XW})$ are displayed, the following will occur:

1. the CRT 9007 will address half as many characters for each data row by incrementing its address every other character clock.
2. the high speed video shift register supplying serial video to the CRT must shift out dots at half frequency.
3. For double height, the scan line counter outputs (SL3SL0 or SLG, SLD) are incremented every other scan line.
The CRT 9007 is informed of the double height or double width display modes via the 2 most significant bits of the row table address or the 2 most significant bits of the AUXILIARY ADDRESS registers depending on the selected addressing mode. In any case, once the information is obtained by the CRT 9007, it must initiate the 3 tasks listed above. Tasks 1 and 3 are performed as appropriate and task 2 is performed using the CURS output of the CRT 9007 during CBLANK (horizontal retrace) to signal the external logic that a change in the dot shift frequency is required. The exact time of activation and deactivation of the CURS signal during horizontal retrace is a function of addressing mode, operation mode and actual scan line number to be painted. Tables 1 and 2 show the cursor activation and deactivation times as a function of the buffer configuration and addressing mode for the top scan line of a new data row. Tables 1 and 2 assume a cursor skew of zero. A cursor skew will effect the cursor position during trace as well as retrace time. For all subsequent scan lines, the CURS signal is activated 3 CCLK's after VLT trailing edge and stays active for exactly 1 CCLK assuming no cursor skew. When the cursor is placed on a double height or double width data row, it will become active for $2 \overline{C C L K}$ 's to allow the cursor to be displayed as double width. If the cursor position is programmed to reside

| OPERATION MODE | ADDRESSING MODE |  |
| :---: | :---: | :---: |
|  | Row Driven (linked list or contiguous) | Sequential |
| Repetitive Memory Addressing | 1 CCLK after high byte of row table read | 1 CCLK after TSC leading edge |
| Single row buffer | 1 CCLK after high byte of row table read | 1 CCLK after TSC leading edge |
| Double row buffer | 1 CCLK after high byte of row table read | 1 CCLK after ACK leading edge |

Table 1: Double Height/Width CURS activation for top scan line of new data row.
in the top half of a double height data row, it may become active for all scan lines in both the current and next data row to allow the cursor to be displayed as double height.

For row driven addressing, a particular data row or pair of data rows can appear in one of the following ways as a function of the two most significant bits of the row table address (bits 15 and 14).
-Single height, single width (Row table address bits 15, $14=00$ ). The CRT 9007 will display the particular data row as single height, single width.
-Single height, double width (Row table address bits 15, $14=01$ ). The CRT 9007 will display the particular data row as single height double width by accessing half as many characters as appear in a single width data row. The CURS signal becomes active during horizontal retrace in the manner described previously.
-Double height, double width top half (Row table address bits $15,14=10$ ). In addition to providing the special timing associated with single height double width data rows, the scan line counter is started from zero and incremented every other scan line until N scan lines are painted ( N is the number of scan lines per single height data row). In this way, new dot information appears every other scan line and the top half of the data row appears in $N$ scan lines.
-Double Height, Double Width Bottom Half (Row table address bits 15, $14=11$--Same as Double Height, Double Width Top except the scan line counter is started from $\mathrm{N} / 2$ (or ( $\mathrm{N}-1$ )/2 if N is odd), and incremented every other scan line until $N$ scan lines are painted. In single row buffer operation, a double height bottom data row can never stand alone and is assumed to follow a double height top data row.

| OPERATION MODE | ADDRESSING MODE |  |
| :---: | :---: | :---: |
|  | Row driven (linked list or contiguous) | Sequential |
| Repetitive Memory Addressing | at the leading edge of VLT | at the leading edge of VLT |
| Single row buffer | at the leading edge of VLT | at the leading edge of VLT |
| Double row buffer | 1 CCLK after leading edge of CURS | 1 CCLK after leading edge of CURS |

Table 2: Double Height/Width CURS deactivation for top scan line of new data row.

## PROCESSOR ADDRESSABLE REGISTERS

All CRT 9007 registers are selected by specifying the address on VA5-0 and asserting CS. All 14 bit registers are written or read as two consecutive 8 bit registers addressed low byte first. Only the VERTICAL CURSOR REGISTER and the HORIZONTAL CURSOR REGISTER are read/write registers with 2 different addresses for read or write operations. The register address assigned to each register represents the actual address in hexadecimal form that must appear on VA5-0. Figure 2 illustrates all processor to CRT 9007 register timing. Tables $3 \mathrm{a}, 3 \mathrm{~b}$, and 3 c summarize all register bits and provide register addresses.

## HORIZONTAL TIMING REGISTERS

The following 4 registers define the horizontal timing parameters. Figure 19 relates the horizontal timing to these registers.

## CHARACTERS PER HORIZONTAL PERIOD (R0)

This 8 bit write only register, programmed in units of character times, represents the total number of charảcters in the horizontal period (trace plus retrace time). This register is programmed with the binary number N where N is the total characters in the horizontal period. The horizontal period should not be programmed for less than 12 characters.

## CHARACTERS PER DATA ROW (R1)

This 8 bit write only register, programmed in units of char-
acter times, represents the number of displayable characters during the horizontal trace interval. The difference R0 minus R1 represents the number of character times reserved for horizontal retrace. This register is programmed with the binary number ( $\mathrm{N}-1$ ) where N is the displayable characters per data row.

## HORIZONTAL DELAY (R2)

This 8 bit write only register, programmed in units of character times, represents the time between the leading edge of horizontal sync and leading edge of VLT. This register is programmed with N where N represents the time of horizontal delay. By programming this time greater than the horizontal blank interval, one can obtain negative front porch (horizontal sync begins before the horizontal blank interval).

## HORIZONTAL SYNC WIDTH (R3)

This 8 bit write only register defines the horizontal sync width in units of character times. The start of the sync pulse is defined by the HORIZONTAL DELAY REGISTER and the end is independent of the start of the active display time. This register is programmed with $N$ where $N$ is the horizontal sync width. However this register must be programmed less than or equal to $[(A / 2)-1]$ where $A$ is the programmed contents of REGISTER $\emptyset$ rounded to the smallest even integer.

## VERTICAL TIMING REGISTERS

The following 5 registers define the vertical timing parameters. Figure 20 relates the vertical timing to these registers.

## VERTICAL SYNC WIDTH (R4)

This 8 bit write only register defines the vertical sync width in units of horizontal periods. The start of this signal is defined by the delay register (R5) and the end is independent of the start of the active display time. This register is programmed with $N$ where $N$ is the vertical SYNC width.

## VERTICAL DELAY (R5)

This 8 bit write only register, programmed in units of horizontal periods, represents the time between the leading edge of vertical sync and the leading edge of the first VLT after the vertical retrace interval. This register is programmed with ( $\mathrm{N}-1$ ) where N represents the time of the vertical delay.
VISIBLE DATA ROWS PER FRAME (R7)
This 8 bit write only register defines the number of data rows
displayed on the screen. This register is programmed with ( $\mathrm{N}-1$ ) where N is the number of data rows displayed.

## SCAN LINES PER DATA ROW (R8)

The 5 LSBs of this write only register define the number of scan lines per data row. These 5 bits are programmed with $(\mathrm{N}-1)$ where N is the number of scan lines per data row. When programming for scan lines per data row greater than 16, only the serial scan line pin option (SLD, SLG) can be used.

SCAN LINES PER VERTICAL PERIOD (R8; R9) Registers R9 and the 3 most significant bits of R8 define the number of scan lines for the entire frame. R8 contains the 3 most significant bits of the 11 bit programmed value and R9 contains the 8 least significant bits of the 11 bit programmed value. The 11 bits are programmed with $N$ where $N$ is the number of scan lines per frame. In the 2 interlace modes, the programmed value represents the number of scan lines per field.


FIGURE 20: CRT 9007 VERTICAL TIMING

## PIN CONFIGURATION/SKEW BITS REGISTER (R6)

This 8 bit write only register is used to select certain pin configurations and to skew (delay) the cursor and the blank signals independently with respect to the video signal sent to the monitor. The bits take on the following definition:

## Bit 7, 6 (Pin Configuration)

These 2 bits, as illustrated in tables 4 and 5 , define all pinout configurations as a function of double row buffer mode and non double row buffer mode. (The buffer mode is defined in the CONTROL REGISTER bits 3,2 , and 1.) The attribute assemble mode is assumed to be a double row buffer mode and obeys table 4.
Bits 5, 4, 3 (Cursor skew)
These three bits define the number of character clocks the cursor signal is skewed (delayed) from the VLT signal. The

| REGISTER R6 BITS |  | CRT 9007 PIN NUMBER |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 28 | 29 | 30 | 31 | 32 | 33 |
| 0 | 1 | DMAR | WBEN | $\overline{\text { SLG }}$ SLD | $\overline{\text { CSYNC }}$ | ACK |  |
| 1 | 1 | DMAR | WBEN | SLG SLD | LPSTB | ACK |  |
| 0 | 0 | NOT PERMITTED |  |  |  |  |  |
| 1 | 0 | NOT PERMITTED |  |  |  |  |  |

Table 4: Pin configuration for double row buffer and attribute assemble modes.

VLT signal is active for all characters within a data row and a non skewed cursor will always become active within the active VLT time at the designated position. The cursor can be skewed from 0 to 5 character clocks (Bits 5, 4 and 3 programmed from 000 to 101, bit 5 is the most significant bit; bit 3 is the least significant bit). For double height/width data rows, the cursor signal appearing during horizontal retrace is also skewed as programmed.
Bits 2, 1, 0 (Blank skew)
These three bits define the number of character clocks the horizontal blank component of the CBLANK signal is skewed (delayed) from the VLT signal. The edges of VLT will line up exactly with the edges of the horizontal component of the CBLANK signal if no skew is programmed. The CBLANK can be skewed from 0 to 5 character clocks (Bits 2, 1 and 0 programmed from 000 to 101, bit 2 is the most significant bit; bit 0 is the least significant bit).

| REGISTER 6 | BITS | CRT 9007 PIN NUMBER |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 28 | 29 | 30 | 31 | 32 | 33 |
| 0 | 0 | SL3 | SL2 | SL1 | SLO | CSYNC | TSC |
| 1 | 0 | SL3 | SL2 | SL1 SLO | LPSTB | TSC |  |
| 1 | 1 | VBLANK | CSYNC | SLG SLD | LPSTB | TSC |  |
| 0 | 1 | NOT PERMITTED |  |  |  |  |  |

Table 5: Pin configuration for Single Row Buffer and Repetitive Memory Addressing Modes.

## DMA CONTROL REGISTER (RA)

This 8 bit write only register allows the user to set up a DMA burst count and delay as well as disable the DMA mechanism of the CRT 9007. The register bits have the following definition:

## Bit 7 (DMA Disable)

A logic one will immediately force the CRT 9007 DMA request to the inactive level and the CRT 9007 address bus (VA13VAO) will enter its high impedance state. After enabling the DMA mechanism by setting this bit to a logic zero, a start command must be issued (see START COMMAND, R15).
Bits 6,5, 4 (DMA Burst Delay)
These 3 bits define the number of clock delays ( $\overline{\text { CCLK }}$ ) between successive DMAR-ACK sequences. Bit 6 is the most and bit 4 is the least significant bit respectively. When programmed with a number N , the CRT 9007 will delay for $4(\mathrm{~N}+1)$ clock cycles before initiating another DMA request. If 111 is programmed, however, this will result in a zero delay allowing all characters to be retrieved from video RAM in one DMA burst regardless of the value programmed for the DMA burst count.
Bits 3, 2, 1, 0 (DMA Burst Count)

These 4 bits define the number of DMA operations in one DMAR-ACK sequence. Bit 3 is the most and bit 0 is the least significant bit respectively. When programmed with a number N , the CRT 9007 will produce $4(\mathrm{~N}+1)$ DMA cycles before relinquishing the bus. When programmed with 0000, the minimum DMA Burst will occur $(4 \times 1=4)$ and when programmed with 1111 the maximum DMA Burst will occur $(4 \times 16=64)$. When bits 6,5 , and 4 are programmed with 111, no DMA delay will occur and the Burst count will equal the number of programmed characters per data row as specified in R1. Refer to figures 9 and 15 which illustrate a DMA burst of 16 and a DMA delay of 8 for double row buffer and attribute assemble modes respectively. For single row buffer operation, no DMA delay is permitted and bits 6, 5, 4 must be programmed with 000 .

## CONTROL REGISTER (RB)

This 7 bit write only register controls certain frame operations as well as specifying the operation mode used. Internal to the CRT 9007, this register is double buffered. Changes in the register are reflected into the CRT 9007 at a particular time during vertical retrace. This allows the user to update the CONTROL REGISTER at any time without running the risk of destroying the frame or field currently being painted.

The bits take on the following definition:
Bit 6 ( $\mathrm{PB} / \overline{\mathrm{SS}}$ )
$=0$; The smooth scroll mechanism is enabled permitting the SMOOTH SCROLL OFFSET REGISTER (R17) to be loaded in the scan line counter (SL30 or SLG, SLD signals) allowing for a scroll on the screen of a predetermined number of scan lines per frame or field. The starting and ending of the smooth scroll operation is defined by the DATA ROW START REGISTER (R11) and DATA ROW END REGISTER (R12) respectively.
$=1$; The page blank mechanism is enabled. The CBLANK signal is made active high for a continuous period of time starting and ending at the data row defined by the DATA ROW START REGISTER (R11) and DATA ROW END REGISTER (R12) respectively.
Bits 5, 4 (Interlace)-these 2 bits define one of 3 displayed modes as illustrated in figure 21
$=00$; Non interlaced display
$=10$; Enhanced video interlace. This display mode will produce an interlaced frame with the same dot information painted in adjacent odd/even scan lines.
$=11$; Normal video interlace. This display mode will produce an interlaced frame with odd scan lines of characters displayed in odd fields and even scan lines displayed in even fields. This mode can be used to allow the screen to show twice as many data rows at half the height since it effectively doubles the character density on the screen.
$=01$; This combination is not permitted.
Bits 3, 2, 1 (Operation modes): These 3 bits define the various buffer configuration modes as follows:
$=000$; (Repetitive memory addressing)-In this mode the address information (VA13-VAO) appears during every visible scan line and the address bus enters its high impedance state during all retrace intervals. When using a row driven addressing mode (linked list or contiguous), the address bus is in the high impedance state for all retrace intervals except the horizontal retrace interval prior to the top scan line of a new data row. This period can be distinguished from other retrace intervals because the $\overline{\text { DRB }}$ (data row boundary) signal is active.
$=001$; (Double row buffer)-In this mode, the CRT 9007 will address a particular data row from video memory one data row prior to the time when it is displayed on the CRT. During vertical retrace, the first data row is retrieved and loaded into the double row buffer. At the next data row boundary (in this case at the end of vertical retrace), the first data row feeds the character generator while the second data
row is retrieved from video memory. The address bus will enter its high impedance state in accordance with the DMA mechanism for address bus arbitration.
$=100$; (Single row buffer) -In this mode, during the first scan line of each data row, the CRT 9007 will address video memory, load the buffer and feed the character generator at the painting rate of the CRT. If the CRT 9007 is used in a row driven addressing mode, it will drive the address bus during the retrace period prior to the first scan line of each data row in order to retrieve the row table address. It will automatically enter the high impedance state at the end of the first visible scan line of each data row. If the CRT 9007 is used in a sequential addressing mode, it will drive the address bus only during the visible line time of the first scan line of each data row.
$=111$; (Atribute assemble)-In the attribute assemble mode, character data and attribute data are shared in consecutive alternating byte locations in memory. When the CRT 9007 reads an attribute byte, it loads it into its internal attribute latch. During the next memory access, a character byte is fetched. At this time the CRT 9007 isolates its bus from the main system bus and outputs the previously latched attribute. A WBEN signal is produced during every character byte fetch to allow the character and its associated attribute to be simultaneously latched into two double row buffers. This mode assumes that there exists twice as many byte locations as there are displayable character positions on the CRT. The first byte of every data row is assumed to be an attribute.
All other combinations of the CONTROL REGISTER bits $3,2,1$ are not permitted.
Bit $0(\overline{2 X C} / 1 \times C)$ : This bit allows for either single or double height cursor display when the cursor is placed within a double height data row as follows:
$=1$; (Single height cursor)-The CURS signal will appear during every scan line for single height data rows and will appear only during the top half or bottom half of a double height data row depending upon where the VERTICAL CURSOR REGISTER (R18, R38) defines the CURSOR data row.
$=0$; (Double height cursor)-If the VERTICAL CURSOR REGISTER (R18, R38) places the cursor in the top half of a double height data row, the CURS signal will appear during every scan line of the top half (the current data row) and the bottom half (the next data row) of the double height data row. If the cursor is placed in the bottom half of a double height data row or if it is placed in a single height data row, the CURS signal will only appear during the one particular data row.


## TABLE START REGISTER (RC AND RD)

This 16 bit write only register contains a 14 bit address which is used in a variety of ways depending on the addressing mode chosen; the 2 remaining bits define the addressing mode. Register C contains the lower 8 bits of the 14 bit address. The 6 least significant bits of register D contain the upper 6 bits of the 14 bit address. The 2 most significant bits of register $D$ define four addressing modes as follows:
Register D bits 7, 6:
$=00 ;$ (Sequential addressing mode)-The CRT 9007 will address video memory in a sequential fashion starting with the 14 bit address contained in REGISTER D bits $5-0$ and REGISTER C bits $7-0$. One break is allowed in the sequential addressing scheme as defined by SEQUENTIAL BREAK REGISTER 1 (R10) and AUXILIARY ADDRESS REGISTER 1 (RE and RF).
$=01 ;$ (Sequential roll addressing mode)-The CRT 9007 will address video memory in a sequential fashion starting with the 14 bit address contained in REGISTER D bits $5-0$ and REGISTER $C$ bits $7-0$. SEQUENTIAL BREAK REGISTER 1 and AUXILIARY ADDRESS REGISTER 1 can be used to cause one sequential break as described in the sequential addressing mode. A second break in the sequential addressing can be defined by SEQUENTIAL BREAK REGISTER 2 (R12) and AUXILIARY ADDRESS REGISTER 2 (R13 and R14) permitting up to 3 separate sequentially addressed screens to be painted.
= 10; (Contiguous row table mode) - The CRT 9007 will address video memory according to the contiguous row table format. The 14 address bits contained in REGISTER D bits 5-0 and REGISTER C bits 7-0 define an address that points to the beginning of the contiguous row table.
$=11$; (Linked list row table mode)-The CRT 9007 will address video memory according to the linked list row table format. The 14 address bits contained in REGISTER D bits 5-0 and REGISTER C bits 7-0 define the address at which the second row table entry and the first data row reside.

## AUXILIARY ADDRESS REGISTER 1 (RE and RF)

This 16 bit write only register contains a 14 bit address. The 6 least significant bits of REGISTER F contain the upper order 6 bits of the 14 bit address and REGISTER E contains the 8 lower order bits of the 14 bit address. When the current data row equals the value programmed in SEQUENTIAL BREAK REGISTER 1 (R10) the remainder of the screen is addressed sequentially starting at the 14 bit address specified in this register. This sequential break overrides any row driven addressing mode used prior to the sequential break.

The 2 most significant bits of REGISTER $F$ allow one to attach double height and/or double width characteristics to every data row in this sequentially addressed area in the following way:

For Double row buffer or attribute assemble mode REGISTER F Bits 7, 6
$=00$; single height single width
= 01; single height double width
$=10$; even data rows are double height double width top half odd data rows are double height double width bottom half
$=11$; odd data rows are double height double width top half even data rows are double height double width bottom half

For Single row buffer or repetitive memory addressing mode REGISTER F Bits 7, 6
$=00$; single height single width
$=01$; single height double width
$=10$; odd data rows are double height double width top half even data rows are double height double width bottom half
$=11$; even data rows are double height double width top half odd data rows are double height double width bottom half

## SEQUENTIAL BREAK REGISTER 1 (R10)

This 8 bit write only register defines the data row number in which a new sequential video address begins as specified by AUXILIARY ADDRESS REGISTER 1 (RE and RF). To disable the use of this break, the register should be loaded with a data row count greater than the number of displayable data rows on the screen.

## DATA ROW START REGISTER (R11)

This 8 bit write only register defines the first data row number at which a page blank or smooth scroll operation will begin. Bit 6 of the CONTROL REGISTER determines if a page blank or smooth scroll operation will occur.

## DATA ROW END/SEQUENTIAL BREAK REGISTER 2 (R12)

This 8 bit write only register has a dual function depending on the addressing mode used. For row driven addressing (contiguous or linked list as specified by the 2 most significant bits of the TABLE START REGISTER) this register
defines the data row number which ends either a page blank or smooth scroll operation. The row numerically one less than the row defined by this register is the last data row on which the page blank or smooth scroll will occur. To use the page blank feature to blank a portion of the screen that includes the last displayed data row, this register must be programmed to zero. For sequential addressing, this register can cause a break in the sequential addressing at the data row number specified and a new sequential addressing sequence begins at the address contained in AUXILIARY ADDRESS REGISTER 2.

## AUXILIARY ADDRESS REGISTER 2 (R13 and R14)

This 16 bit write only register contains a 14 bit address. The 6 least significant bits of REGISTER 14 contain the upper order 6 bits of the 14 bit address and REGISTER 13 contains the 8 lower order bits of the 14 bit address. In the row driven addressing mode, this register is automatically loaded by the CRT 9007 with the current table address. The two most significant bits of REGISTER 14 specify one of four combinations of row attributes (for example double height
double width) on a row by row basis. Refer to the section entitled Double Height/Double Width operation for the meaning of these 2 bits. In the sequential addressing mode, this register can be loaded by the processor with a 14 bit address and a 2 bit row attributes field. The bit positions are identical for the row driven addressing mode. When the current data row equals the value programmed in DATA ROW END/SEQUENTIAL BREAK REGISTER 2 (R12), the remainder of the screen is addressed sequentially starting at the location specified by the programmed 14 bit address. The 2 most significant bits of register 14 allow one to attach double height and or double width characteristics to every data row in this sequentially addressed area. The bit definitions take on the same meaning as the 2 most significant bits of AUXILIARY ADDRESS REGISTER 1 and affect the display in an identical manner.

## START COMMAND (R15)

After all vital screen parameters are loaded, a START command can be initiated by addressing this dummy register location within the CRT 9007. A START command must be issued after the DMA mechanism is enabled (DMA CONTROL REGISTER bit 7).

## RESET COMMAND (R16)

The CRT 9007 can be reset via software by addressing this dummy location. Activation of the RST input pin or initiating this software command will effect the CRT 9007 in an identical manner. The reset state of the CRT 9007 is defined as follows:

| CRT 9007 outputs | Reset state |
| :--- | :--- |
| VA13-0 | High impedance |
| VD7-0 | High impedance |
| HS | High |
| VS | High |
| CBLANK | High |
| CUS | Low |
| VLT | Low |
| DRB | High |
| INT | Low |
| Pin 28 | Low |
| Pin 29 | Low |
| Pin 30 | Low |
| Pin 31 | Low |
| Pin 32 | Low |

## SMOOTH SCROLL OFFSET REGISTER (R17)

This register is loaded with the scan line offset number to allow a smooth scroll operation to occur. The offset register causes the scan line counter output of the CRT 9007 to start at the programmed value rather than zero for the data row that starts the smooth scroll interval. The start is specified in the DATA ROW START REGISTER (R11). Typically, this register is updated every frame and it ranges from zero (no offset) to a maximum of the programmed scan lines per data row (maximum offset). For example, if 12 scan lines per data row are programmed (scan line 0 to scan line 11) an offset of zero will cause an unscrolled display. An offset of one will cause a display starting at scan line 1 and ending at scan line 11 (eleven scan lines total). An offset of eleven will cause a display starting at scan line eleven.
The next scan line will be zero, starting the subsequent data row. To allow smooth scroll of double height rows, the programmed range of the register is from zero to twice the programmed scan lines per data row. Whenever the offset register if greater than the programmed scan lines per data row, bit 7 of the register must be set to a logic 1 (offset overflow). It must be set to a logic zero at all other times. The 6 bit offset value occupies bits 6 through 1. Bit 0 must always be programmed with a logic zero. By setting the offset overflow (bit 7 ) to a logic 1 , it is possible to have the bottom half
of a double height data row stand alone in Single Row Buffer Mode by programming the scrolled data row as double height top half and loading R17 with the proper value.

## VERTICAL CURSOR REGISTER (R18 or R38)

This 8 bit read/write register specifies the data row in which the cursor appears. To write into this register it is addressed as R18 and to read from this register it is addressed as R38.

## HORIZONTAL CURSOR REGISTER (R19 or R39)

This 8 bit read/write register specifies the character position in which the cursor appears. To write into this register it is addressed as R19 and to read from this register it is addressed as R39.
It should be noted that the vertical and horizontal cursor is programmed in an X-Y format with respect to the screen and not dependant upon a particular location in video memory. The cursor will remain stationary during all scroll operations.

## INTERRUPT ENABLE REGISTER (R1A)

This 3 bit write only register allows each of the three CRT 9007 interrupt conditions to be individually enabled or disabled according to the following definition:
Bit 6 (Vertical retrace interrupt)- This bit, when set to a logic one, will cause the CRT 9007 to activate the INT signal when a vertical retrace (i.e., the start of the vertical blanking interval) begins.
Bit 5 (Light pen interrupt)-This bit, when set to a logic one, will cause the CRT 9007 to activate the INT signal when the LIGHT PEN REGISTER (R3B, R3C) captures an X-Y coordinate. This interrupt, which occurs at the beginning of vertical retrace, reflects the occurrence of a LPSTB input on the frame or field just painted. This interrupt need not be enabled when other CRT 9007 interrupt conditions are enabled since the STATUS REGISTER (R3A) will flag the occurance of a light pen update and servicing can be done off of other interrupts.
Bit 0 (Frame timer)-This bit, when set to a logic one, allows the CRT 9007 to activate the INT signal once every frame or field at a time when a potential smooth scroll update may occur. In this way the user can use the frame timer interrupt as both a real time clock and can service smooth scroll updates and other frame oriented operations by using the appropriate status bits. This interrupt will occur after the last row table entry is read by the CRT 9007. In single row buffer operation, this will occur one data row before the start of vertical retrace. In double row buffer operation, this will occur two data rows before the start of vertical retrace.

## STATUS REGISTER (R3A)

This 5 bit register flags the various conditions that can potentially cause an interrupt regardless of whether the corresponding condition is enabled for interrupt. In this way some or all of the conditions can be reported to the processor via the STATUS REGISTER. If some of the conditions are enabled for interrupt, the processor, in response to an interrupt, simply has to read the STATUS REGISTER to determine the cause of the interrupt. The bit definition of the STATUS REGISTER is as follows:
Bit 7 (Interrupt Pending) - This bit will set when any other status bit, having its corresponding interrupt enabled, experiences a 0 to 1 transition. In this manner, when the processor services a potential CRT 9007 interrupt, it only has to test the interrupt pending bit to determine if the CRT 9007 caused the interrupt. If it did, the individual bits can then be tested to determine the details of the CRT 9007 interrupt. Any noninterruptable status change (corresponding interrupt enable bit reset to a logic 0 ) will not be reflected in the interrupt pending bit and must be polled by
the processor in order to provide service. The interrupt pending bit is reset when the status register is read. All other bits except Light Pen Update are reset to a logic 0 at the end of the vertical retrace interval. The light pen update bit is reset to a logic 0 when the HORIZONTAL LIGHT PEN REGISTER is read.
Bit 6 (Vertical Retrace)—A logic 1 indicates that a vertical retrace interval has begun.
Bit 5 (Light Pen Update)-A logic 1 indicates that a new coordinate has been strobed into the LIGHT PEN REGISTER. It is reset to a logic zero when the HORIZONTAL LIGHT PEN REGISTER is read. The light pen coordinates may have to be modified via software depending on light pen characteristics.

Bit 2 (odd/even)—For a normal video interlaced display, this bit is a logic 1 when the field about be painted is an odd field and is a logic zero when the field about be painted is an even field.

Bit 0 (Frame timer occurred) -This bit becomes a logic 1 either one or two data rows before the start of vertical retrace. Since this bit is set when the CRT has finished reading the row table for the frame or field just painted, it permits row table manipulation to start at the earliest possible time.

## VERTICAL LIGHT PEN REGISTER (R3B)

This 8 bit read only register contains the vertical coordinate captured at the time the CRT 9007 received a light pen strobe signal (LPSTB).

## HORIZONTAL LIGHT PEN REGISTER (R3C)

This 8 bit read only register contains the horizontal coordinate captured at the time the CRT 9007 received a light pen strobe signal. When a coordinate is captured, the appropriate status bit is set and further transitions on LPSTB are ignored until this register is read. The reading of this register will reset the light pen status bit in the STATUS REGISTER. The captured coordinate may have to be modified in software to allow for light pen response.



FIGURE 3: TYPICAL SYNC WAVEFORMS FOR INTERLACED AND NON-INTERLACED MODES


FIGURE 4: SERIAL SCAN LINE TIMING: NON INTERLACE OR SINGLE WIDTH CHARACTERS


FIGURE 5: SERIAL SCAN LINE TIMING: INTERLACE, DOUBLE HEIGHT OR DOUBLE WIDTH CHARACTERS

## MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range $0^{\circ}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10 sec .)
$+325^{\circ} \mathrm{C}$
Positive Voltage on any Pin, with respect to ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +15 V
Negative Voltage on any Pin, with respect to ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V
*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

DC ELECTRICAL CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

|  | PARAMETER | MIN | TYP | MAX | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{11} \\ & V_{1 H 1} \\ & V_{1 H 2} \end{aligned}$ | Input voltage <br> Low <br> High <br> High | $\begin{aligned} & 2.0 \\ & 4.3 \end{aligned}$ |  | 0.8 | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ | all inputs except $\overline{\mathrm{CCLK}}$ CCLK input |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & \text { Output voltage } \\ & \text { Low } \\ & \text { High } \\ & \hline \end{aligned}$ | 2.4 |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{O}_{\mathrm{OH}}=40 \mu \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & I_{L_{1}} \\ & I_{L 2} \end{aligned}$ | Input leakage current |  |  | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | $\begin{array}{r} \mu \mathrm{A} \\ \mu \mathrm{~A} \end{array}$ | $\begin{aligned} & 0 \leqslant V_{\mathbb{N}} \leqslant V_{\text {cc }} ; \text { excluding } \overline{\operatorname{CCLK}} \\ & 0 \leqslant V_{\mathbb{N}} \leqslant V_{\text {Cc }} ; \text { for } \overline{\text { CCLK }} \end{aligned}$ |
| $\begin{aligned} & \mathrm{C}_{\mathrm{N}_{1} 1} \\ & \mathrm{C}_{\mathbb{N} 2} \end{aligned}$ | Input capacitance |  | $\begin{aligned} & 10 \\ & 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | all inputs except $\overline{C C L K}$ CCLK input |
| $\mathrm{I}_{\mathrm{CC}}$ | Power supply current |  | 100 |  | mA |  |

AC ELECTRICAL CHARACTERISTICS ${ }^{3} \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| PARAMETER | MIN | TYP | MAX | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  Clock <br> clock period <br> $t_{\mathrm{CY}}$ <br> $\mathbf{t}_{\mathrm{CKL}}$ clock low <br> $\mathbf{t}_{\mathrm{CKH}}$ <br> $\mathbf{t}_{\mathrm{CKR}}$ clock high <br> clock rise time <br> $\mathbf{t}_{\mathrm{CKF}}$ clock fall time | $\begin{gathered} 250 \\ 23 \\ 203 \end{gathered}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | ns ns ns ns ns | measured from $10 \%$ to $90 \%$ points <br> measured from $90 \%$ to $10 \%$ points |
|  Output delay ${ }^{\prime}$ <br> $t_{D_{1}}$  <br> $t_{D_{2}}$  <br> $t_{D S}$  <br> $t_{D 4}$  <br> $t_{V A}$  <br> $t_{\text {DSL }}$  <br> $t_{D 5}$  <br> $t_{D 6}$  <br> $t_{\text {DSY }}$  <br> $t_{\text {VDS }}$  <br>   <br> $t_{\text {VDH }}$  <br> $t_{\text {VDO }}$  <br> $t_{\text {SLG }}$  <br> $t_{\text {SLD }}$  | 50 0 |  | $\begin{aligned} & 125 \\ & 125 \\ & 150 \\ & 150 \\ & 100 \\ & 500 \\ & 185 \\ & 185 \\ & 185 \\ & \\ & \\ & \\ & 185 \\ & 185 \\ & 185 \\ & \hline \end{aligned}$ | ns ns ns ns ns ns ns ns ns ns ns ns ns ns | measured to the 2.3 V or 0.5 V level on VA13-VAO <br> valid for loading auxiliary address register 2 or the attribute latch $\mathrm{c}_{\mathrm{L}}=50 \mathrm{pF}$ |
|  Processor Read/write ${ }^{2}$ <br> $t_{\text {AS }}$  <br> $t_{\text {AH }}$  <br> $t_{\text {PW }}$  <br> $t_{\text {PDS }}$  <br> $t_{\text {PDH }}$  <br> $t_{\text {PDA }}$  <br> $t_{\text {PDH }}$  <br> $t_{\text {IR }}$  | $\begin{gathered} 100 \\ 0 \\ 155 \\ 100 \\ 0 \\ 10 \end{gathered}$ |  | $\begin{gathered} 140 \\ 50 \\ 400 \end{gathered}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |  |
| $\begin{array}{ll}\text { l } \\ t_{\text {ATS }} & \text { Miscellaneous timing } \\ t_{\text {RW }} & \end{array}$ |  |  | $\begin{aligned} & 125 \\ & 4 t_{\mathrm{GY}} \end{aligned}$ | ns ns | measured from the 0.4 V level of ACK or TSC falling edge measured from the 0.4 V level falling edge to 0.4 V level rising edge |

## NOTE:

1. Timing measured from the 1.5 V level of the rising edge of $\overline{\text { CCLK }}$ to the 2.4 V (high) or 0.4 V (low) voltage level of the output unless otherwise noted.
2. Reference points are 2.4 V high and 0.4 V low.
3. Loading on all outputs is 30 pF except where noted.


FIGURE 22: CRT 9007 TIMING PARAMETERS: OUTPUT SIGNALS


| VA5 |
| :--- |
| 0 0 0 0 0 0 <br> 0 0 0 0 0 1 <br> 0 0 0 0 1 0 <br> 0 0 0 0 1 1 <br> 0 0 0 1 0 0 <br> 0 0 0 1 0 1 <br> 0 0 0 1 1 0 <br> 0 0 0 1 1 1 <br> 0 0 1 0 0 0 <br> 0 0 1 0 0 1 |



Table 3a: CRT 9007 Screen Format Registers


Table 3b: Control and Memory Address Registers


# Single Row Buffer SRB 

## FEATURES:

Low Cost Solution to CRT Memory Contention ProblemProvides Enhanced Processor Throughput for CRT Display SystemsProvides 8 Bit Wide Variable Length Serial MemoryPermits Active Video on All Scan Lines of Data RowDynamically Variable Number of Characters per Data Row .. $64,80,132, \ldots$ up to a Maximum of 135Cascadable for Data Rows Greater than 135 CharactersStackable for Invisible Attributes or Character Widths of Greater than 8 BitsThree-State Outputs4 MHz Typical Read/Write Data RateStatic OperationCompatible with SMC CRT 5037, CRT 9007, and other CRT Controllers24 Pin Dual In Line Package+5 Volt Only Power SupplyTTL Compatible Inputs and OutputsAvailable in 135 Byte Maximum Length (CRT 9006-135) or 83 Byte Maximum Length (CRT 9006-83)PIN CONFIGURATION


## APPLICATIONS:

$\square$ CRT Data Row BufferBlock-Oriented BufferPrinter BufferSynchronous Communications Buffer
$\square$ Floppy Disk Sector Buffer

## GENERAL DESCRIPTION

The SMC Single Row Buffer (SRB) provides a low cost solution to memory contention between the system processor and CRT controller in video display systems.
The SRB is a RAM-based buffer which is loaded with character data from system memory during the first scan line of each data row. While data is being written into the RAM it is also being output through the multiplexer onto the Data Ouput
(DOUT) Lines. During subsequent scan lines in the data row, the system will disable Write Enable (WREN) and cause data to be read out from the internal RAM for CRT screen refresh, thereby releasing the system memory for processor access for the remaining $\mathrm{N}-1$ scan lines where N is the number of scan lines per data row. The SRB enhances processor throughput and permits a flicker-free display of data.


## DESCRIPTION OF PIN FUNCTIONS

| PIN NO. | NAME | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1-4 | DATA OUTPUTS | DOUT3-DOUT0 | Data Outputs from the internal output latch. |
| 5 | CLOCK | CLK | Character clock. The negative-going edge of CLK clocks the latches. When CKEN ( pin 8 ) is high, CLK will increment the address counter. |
| 6 | WRITE ENABLE | WREN | When $\overline{\text { WREN }}$ is low, data from the input latch is transferred directly to the output latch and simultaneously written into sequential locations in the RAM. |
| 7 | CLEAR COUNTER | $\overline{\text { CLRCNT }}$ | A negative transition on $\overline{\text { CLRCNT }}$ clears the RAM address counter. CLRCNT is normally asserted low near the beginning of each scan line. |
| 8 | CLOCK ENABLE | CKEN | When CKEN is high, CLK will clock the address counter. The combination of CKEN high and WREN low will allow the writing of data into the RAM. |
| 9-12 | DATA INPUTS | DIN0-DIN3 | Data Inputs from system memory. |
| 13 | POWER SUPPLY | $V_{c c}$ | +5 Volt supply. |
| 14-17 | DATA INPUTS | DIN4-DIN7 | Data Inputs from system memory. |
| 18 | OVERFLOW FLAG | OF | This output goes high when the RAM address counter reaches its maximum count. If cascaded operation of multiple CRT 9006's is desired for more than 135 bytes, OF may be used to drive the CKEN input of the second row buffer chip. |
| 19 | OUTPUT ENABLE | $\overline{O E}$ | When $\overline{O E}$ is low, the data outputs DOUT $\emptyset$-DOUT7 are enabled. When $\overline{O E}$ is high, DOUT $\emptyset$-DOUT7 present a high impedance state. |
| 20-23 | DATA OUTPUTS | DOUT7-DOUT4 | Data Outputs from the internal output latch. |
| 24 | GROUND | GND | Ground. |

## OPERATION

For CRT operation, the Write Enable ( $\overline{\text { WREN }}$ ) signal is made active for the duration of the top scan line of each data row. Clear Counter ( $\overline{\mathrm{CLRCNT}}$ ) typically occurs at the beginning of each scan line (HSYNC may be used as input to CLRCNT). Data is continually clocked into the input latch by CLK. When Clock Enable (CKEN) occurs, the data in the input latch (Write Data) is written into the first location of RAM. At the negative-going edge of the next clock, the address counter is incremented, the next input data is latched into the input latch, and the new data is then written into the RAM. Loading the RAM continues until one clock after CKEN goes inactive or until the

RAM has been fully loaded ( 135 bytes). While data is being written into the RAM, it is also being output through the multiplexer onto the Data Output (DOUT) lines. Each byte is loaded into the output latch one clock time later than it is written into the RAM. Output of the data during the first scan line permits the Video Display Controller (such as the CRT 8002) to display video on the first scan line. During subsequent scan lines in the data row, the system will disableWrite Enable (商REN) and cause data to be read out from the internal RAM, thereby freeing the system memory for processor access for the remaining $\mathrm{N}-1$ scan lines where $N$ is the number of scan lines per data row.

## Double Row Buffer DRB

## FEATURES

$\square$ Low Cost Solution to CRT Memory Contention ProblemProvides Enhanced Processor Throughput for CRT Display SystemsReplaces Shift Registers or Several RAM and Counter IC's in CRT Display SystemPermits Display of One Data Row While Next Data Row is Being LoadedData May be Written into Buffer at Less Than the Video Painting RateDouble Data Row Buffer Permits Second Data Row to be Loaded Anytime during the Display of the Preceding Data Row

Permits Active Video on All Scan Lines of Data Row
$\square$ Dynamically Variable Number of Characters per Data Row-...64, 80, 132,... up to a Maximum of 135

Cascadable for Data Rows Greater than 135 Characters

Stackable for "Invisible Attributes" or Character Widths of Greater than 8 Bits


Three-State Outputs
$\square$ Up to 4 MHz Read/Write Data Rate
$\square$ Compatible with SMC CRT 5037, CRT 9007, and other CRT Controllers
$\square 28$ Pin Dual-In-Line Package+5 Volt Only Power Supply
$\square$ TTL Compatible

## GENERAL DESCRIPTION

The CRT 9212 Double Row Buffer (DRB) provides a low cost solution to memory contention between the system processor and the CRT controller in video display systems.

The CRT 9212 DRB is a RAM-based buffer which provides two rows of buffering. It appears to the system as two octal shift registers of dynamically variable length ( $2-135$ bytes) plus steering logic.
The CRT 9212 permits the loading of one data row
while the previous data row is being displayed. The loading of data may take place during any of the scan line times of the data row. This relaxed time-constraint allows the processor to perform additional processing on the data or service other high priority interrupt conditions (such as a Floppy Disk DMA request) which may occur during a single video scan line. The result is enhanced processor throughput and flicker-free display of data.

## DESCRIPTION OF PIN FUNCTIONS

| PIN NO. | NAME | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 3-0,28, \\ 16-13 \end{gathered}$ | Data inputs | DINO-DIN7 | DINO-DIN7 are the data inputs from the system memory. |
| 12-9, 7-4 | Data outputs | DOUTODOUT7 | DOUTO-DOUT7 are the data outputs from the CRT 9212 internal data output latch. Valid information will appear on DOUTO-DOUT7 two RCLK periods after the rising edge of REN. This introduces two pipeline delays when suppiying data to the character generator. |
| 17 | Read Clock | $\overline{\text { RCLK }}$ | $\overline{R C L K}$ increments the current "read" address register, clocks data through the "read" buffer and moves data through the internal pipeline at the trailing edge. |
| 18 | Toggle Signal | TOG | TOG alternates the function of each buffer between read and write. TOG normally occurs at every data row boundary. Switching of the buffers occurs when both TOG and CLRCNT are low. |
| 19 | Clear Counter | CLRCNT | Clear Counter clears the current "read" address counter at the next RCLK positive edge. CLRCNT is normally asserted low at the beginning of each horizontal retrace interval. CLRCNT clears the current "write" address counter when the TOG is active. |
| 20 | Read Enable | REN | REN enables the loading of data from the selected "read" buffer into the output latch. Data is loaded when Read Clock is active. |
| 21 | Write Overflow | WOF | WOF high indicates that data is being written into the last memory position (position 135). When WOF is high, further writing into the selected "write" buffer is disabled. WOF may be connected to the WEN1 or WEN2 inputs of a second CRT 9212 for cascaded operation where data row lengths of greater than 135 characters are desired. See figure 4. |
| 22 | Read Overflow | ROF | The Read Overflow output is high when data is being read from the last memory position (position 135). ROF high disables further reading from the selected "read" buffer. ROF may be connected to the REN input of a second CRT 9212 for cascaded operation where data row lengths of greater than 135 characters are desired. DOUTO-7 will switch into a high impedance state at the second positive transition of RCLK after ROF goes high. See figure 4. |
| 24, 25 | Write Enable | WEN1 WEN 2 | WEN allows input data to be written into the selected "write" buffer during WCLK active. Both WEN1 and WEN 2 must be high to enable writing. WEN1 has an internal pullup resistor allowing it to assume a high if pin 24 is left open. |
| 26 | Output Enable | OE | When the OE input is low, the data outputs DOUTO-DOUT7 are enabled. When $\overline{O E}$ is high, DOUTO-DOUT7 present a high impedance state. OE has an internal pulldown resistor allowing it to assume a low if pin 26 is left open. |
| 27 | Write Clock | $\overline{\text { WCLK }}$ | $\bar{W} C L K$ clocks input data into the selected "write" buffer and increments the current "write" address register when WEN1 and WEN2 are high. |
| 8 | Power Supply | $\mathrm{V}_{\text {cc }}$ | +5 Volt supply |
| 23 | Ground | GND | Ground |

## OPERATION

Figure 1 illustrates the internal architecture of the CRT 9212. It contains 135 bytes of RAM in each of its two buffers. In normal operation, data is written into the input latch on the positive-going edge of Write Clock (WCLK). When both Write Enable (WEN1, WEN 2) signals go high, the next WCLK causes data from the input latch to be written into the selected buffer ( 1 or 2) and the associated address counter to be incremented by one. Loading of the selected RAM buffer continues until WEN goes inactive or until the buffer has been fully loaded. At the next data row boundary, the Toggle Signal (TOG) will go low. When Clear Counter (CLRCNT) goes low, the next Read Clock ( $\overline{\text { RCLK }}$ ) will begin to reset both buffer address counters to zero, switching the buffer just loaded from a "write buffer" to a "read buffer", permitting the next row of data to be written into the other buffer. Data from the current "read" buffer is read out of the buffer and to the output latch whenever Read Enable (REN) is high during a Read Clock ( $\overline{\mathrm{RCLK}}$ ). Each read-out from
the buffer RAM causes the "read" address counter to be incremented. REN is normally high during the entire visible line time of each scan line of the data row. CLRCNT resets the present "read" address counter. The negative edge of CLRCNT is detected by the CRT 9212 and the internal "read" address counter is cleared independent of the CLRCNT pulse width. The CLRCNT input may be tied to the REN input for proper operation.
Figures 2 and 3 illustrate the functional timing for reading and writing the CRT 9212. It is possible to cascade two or more CRT 9212's to allow for data storage greater than 135 bytes by employing the read overflow (ROF) and write overflow (WOF) outputs. Figure 4 illustrates two CRT 9212's cascaded together.
The CRT 9212 is compatible with the CRT 9007 video processor and controller ( VPAC $^{\text {Tw }}$ ) and the CRT 8002 video display attributes controller (VDAC ${ }^{\text {™ }}$ ). A typical video configuration employing the three parts is illustrated in figure 5.


FIGURE 5: CRT 9212 CONFIGURED WITH THE CRT 9007 VPAC AND THE CRT 8002 VDAC $^{\text {M }}$


FIGURE 6: CRT 9212 I/O TIMING
(
(














| ITEM/ | QTY PER ASSM/REV LEVEL |  |  |  |  |  |  | REFERENCE/ DESIGNATOR |  | NOMENCLATURE/DESCRIPTION |  | PART NUMBER/REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO. | A | D |  |  |  |  |  |  |  |  |  |  |
| 18 | 1 | 1 |  |  |  |  |  | A100 |  | IC 7414 |  | 2035400 |
| 19 | 7 | 7 |  |  |  |  |  | A9, 12, 26, 32,58, |  | IC 74 LSO |  | 2025200 |
|  |  |  |  |  |  |  |  | 66,109 |  |  |  |  |
| 20 | 3 | 3 |  |  |  |  |  | A20,30,38 |  | IC 74LSO |  | 2024200 |
| 21 | 9 | 8 |  |  |  |  |  | A7, 17, 25, 47, 62, |  | IC 74 LS 3 |  | 2025800 |
|  |  |  |  |  |  |  |  | 68,71,81,91 |  |  |  |  |
| 22 | 2 | 2 |  |  |  |  |  | A86,103 |  | IC 74LS2 | 44 | 2044200 |
| 23 | 2 | 2 |  |  |  |  |  | A36,98 |  | IC 74LS0 |  | 2041600 |
| 24 | 2 | 2 |  |  |  |  |  | A88,93 |  | IC 74 LSI | 38 | 2041000 |
| 25 | 1 | 1 |  |  |  |  |  | A8 3 |  | IC 74LS1 | 39 | 2027200 |
| 26 | 7 | 7 |  |  |  |  |  | A6, 15, 23, 37,45, |  | IC 74 LS 3 | 74 | 2029000 |
|  |  |  |  |  |  |  |  | 61,64 |  |  |  |  |
| 27 | 1 | 1 |  |  |  |  |  | A31 |  | IC 74 LS 1 | 74 | 2028200 |
| 28 | 1 | 1 |  |  |  |  |  | A114 |  | IC 74LS5 |  | 2026200 |
| 29 | 2 | 2 |  |  |  |  |  | A90,97 |  | IC 74LS 2 | 41 | 2042000 |
| 30 | 2 | 2 |  |  |  |  |  | A55,115 |  | IC 74 LS 16 | 63 | 2027600 |
| 31 | 1 | 1 |  |  |  |  |  | A41 |  | IC 74 LS 1 | 64 | 2048200 |
| 32 | 1 | 1 |  |  |  |  |  | A34 |  | IC 74LS 36 | 67 | 2028600 |
| 33 | 2 | 2 |  |  |  |  |  | A65,70 |  | IC 74LS 2 | 45, N8T245N | 2036200 |
| NOTES : |  |  |  |  |  |  |  |  |  |  |  |  |
| PAGE 2 OF 7 |  |  |  |  |  |  |  |  |  |  |  |  |
| PCB ASSY |  |  |  | CONTROL BOARD |  | 970 | DATE ${ }^{\text {d }} 50-23-83$ |  |  |  | *TeLideo Systerns, mine |  |



| ITEM/ FIND NO. | QTY PER ASSN/REV LEVEL |  |  |  |  |  |  |  |  | REFERENCE/ DESIGNATOR | NOMENCLATURE/DESCRIPTION | PART NUMBER/REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | D |  |  |  |  |  |  |  |  |  |  |
| 51 | 1 | 1 |  |  |  |  |  |  |  | A105 | IC 2 Kx 86116 CMOS | 2138700 |
|  |  |  |  |  |  |  |  |  |  |  | STATIC RAM |  |
| 52 | 2 | 2 |  |  |  |  |  |  |  | A3,42 | IC 4 N 38 | 2035000 |
| 53 | 1 | 1 |  |  |  |  |  |  |  | A10 | 21.2544 MHZ CLOCK OSC | 2138900 |
| 54 | 1 | 1 |  |  |  |  |  |  |  | A 4 | IC 93S16PC | 2040800 |
| 55 | 1 | 1 |  |  |  |  |  |  |  | A11 | IC 74S32 | 2038800 |
| 56 | 2 | 2 |  |  |  |  |  |  |  | A77,78 | IC 74S00 | 2024000 |
| 57 | 1 | 1 |  |  |  |  |  |  |  | A8 7 | IC 970 EPROM FIRMWARE | 8000101 |
| 58 | 1 | 1 |  |  |  |  |  |  |  | A99 | IC 970 EPROM FIRMWARE | 8000102 |
| 59 |  |  |  |  |  |  |  |  |  |  |  |  |
| 60 | 1 | 1 |  |  |  |  |  |  |  | Y 2 | Cry 8.0000 MHZ | 2098603 |
| 61 | 1 | 1 |  |  |  |  |  |  |  | Y 1 | Cry 13.4784 MHZ | 2141400 |
| 62 | 6 | 6 |  |  |  |  |  |  |  | XA5 3,54, 56, 59, 60, | Socket 24 P IC DIP | 2098401 |
|  |  |  |  |  |  |  |  |  |  | 105 |  |  |
| 63 | 4 | 4 |  |  |  |  |  |  |  | XA69,74, 80, 85 | Socket 40P IC DIP | 2098402 |
| 64 | 8 | 8 |  |  |  |  |  |  |  | XA94,95,101,102, | Socket 16P IC DIP | 2098405 |
|  |  |  |  |  |  |  |  |  |  | 106,107,111,112 |  |  |
| 65 | 4 | 4 |  |  |  |  |  |  |  | XA8 2, 87, 92,99 | Socket 28P IC DIP | 2098404 |
| 66 | 2 | 2 |  |  |  |  |  |  |  | P 2, 5 | Plug 5P Str Waf | 2098802 |

NOTES:

PAGE 4 OF 7

| $\begin{array}{\|l\|} \hline \text { ITEM/ } \\ \text { FIND } \\ \text { NO. } \\ \hline \end{array}$ | QTY PER ASSM/REV LEVEL |  |  |  |  |  |  |  |  | REFERENCE/ DESIGNATOR | NOMENCLATURE/DESCRIPTION | PART NUMBER/REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | D |  |  |  |  |  |  |  |  |  |  |
| 67 | 2 | 2 |  |  |  |  |  |  |  | P 3, 4 | Conn 25P PCB Metal | 2165300 |
|  |  |  |  |  |  |  |  |  |  |  | D-Sub Fem |  |
| 68 | 1 | 1 |  |  |  |  |  |  |  | P 1 | Conn 6P RJ12 970 Logic | 2141200 |
|  |  |  |  |  |  |  |  |  |  |  | B d |  |
| 69 |  |  |  |  |  |  |  |  |  |  |  |  |
| 70 |  |  |  |  |  |  |  |  |  |  |  |  |
| 71 |  |  |  |  |  |  |  |  |  |  |  |  |
| 72 |  |  |  |  |  |  |  |  |  |  |  |  |
| 73 |  |  |  |  |  |  |  |  |  |  |  |  |
| 74 | 1 | 1 |  |  |  |  |  |  |  | VR1 | Volt Reg 79L05AC | 2126200 |
| 75 | 9 | 9 |  |  |  |  |  |  |  | R 39-43, 47-49, 56 | Res C/F 10K Ohm 1/4W 5\% | 2034100 |
| 76 | 2 | 2 |  |  |  |  |  |  |  | R27,28 | Res C/F 3.3K0hm 1/4W 5\% | 2052700 |
| 77 | 1 | 1 |  |  |  |  |  |  |  | R 9 | Res C/F 680 Ohm 1/4W 5\% | 2037100 |
| 78 | 2 | 2 |  |  |  |  |  |  |  | R 5, 67 | Res C/F 22 Ohm 1/4W 5\% | 2033500 |
| 79 | 3 | 3 |  |  |  |  |  |  |  | R 3, 59, 71 | Res C/F 33 Ohm 1/4W 5\% | 2034500 |
| 80 | 1 | 1 |  |  |  |  |  |  |  | R72 | Res C/F 82 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2144000 |
| 81 | 2 | 2 |  |  |  |  |  |  |  | R11, 75 | Res C/F 68 Ohm 1/4W 5\% | 2051100 |
| 82 | 4 | 4 |  |  |  |  |  |  |  | R4, 50-52 | Res M/F 100 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2034900 |
| 83 | 2 | 2 |  |  |  |  |  |  |  | R66,73 | Res C/F 220 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2040300 |

NOTES:

PAGE 5 OF 7

| ITEM/ | QTY PER ASSM/REV LEVEL |  |  |  |  |  | REFERENCE/ <br> DESIGNATOR | NOMENCLATURE/DESCRIPTION | PART NUMBER/REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO. | A | D |  |  |  |  |  |  |  |
| 84 | 4 | 4 |  |  |  |  | R16, 19, 30, 31 | Res C/F 330 Ohm 1/4W 5\% | 2051500 |
| 85 | 2 | 2 |  |  |  |  | R17,18 | Res C/F 270 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2051300 |
| 86 | 5 | 5 |  |  |  |  | R8, 12, 20,68,69 | Res C/F 470 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2051700 |
| 87 | 8 | 8 |  |  |  |  | R1, 6, 7, 22, 35,65, | Res C/F 1K Ohm 1/4W 5\% | 2052100 |
|  |  |  |  |  |  |  | 70,74 |  |  |
| 88 | 1 | 1 |  |  |  |  | R13 | Res C/F 51K Ohm 1/4W 5\% | 2032300 |
| 89 | 1 | 1 |  |  |  |  | R 33 | Res C/F 100 K Ohm $1 / 4 \mathrm{~W}$ | 2032100 |
|  |  |  |  |  |  |  |  | 5\% |  |
| 90 | 22 | 22 |  |  |  |  | R14,15,23,24,29, | Res C/F 4.7K Ohm 1/4W | 2053100 |
|  |  |  |  |  |  |  | 32,34,36-38,44- | 5\% |  |
|  |  |  |  |  |  |  | 46,53-55,57,60- |  |  |
|  |  |  |  |  |  |  | 64 |  |  |
| 91 | 2 | 2 |  |  |  |  | R25,26 | Res C/F 510 Ohm 1/2W | 2045100 |
|  |  |  |  |  |  |  |  | 5\% |  |
| 92 | 1 | 1 |  |  |  |  | RP6 | Res PK 33 Ohm 16 Pin | 2041700 |
|  |  |  |  |  |  |  |  | DIP |  |
| 93 | 3 | 3 |  |  |  |  | RP 1, 3,5 | Res Pk 4.7K Ohm 10P | 2041300 |
|  |  |  |  |  |  |  |  | SIP |  |
| 94 | 1 | 1 |  |  |  |  | R10 | Res C/F 180 Ohm $1 / 4 \mathrm{~W} 5 \%$ | 2053300 |
| PAGE 6 OF 7 |  |  |  |  |  |  |  |  |  |
| TITLE |  |  | CB ASSY | CONTROL | BOARD | $970$ | DATE $5$ | 23-83 <br> - TeleVide | Systens, Inc. |



## (

(
(

## VIDEO MONITOR/POWER SUPPLY SCHEMATICS AND PARTS LIST

TeleVideo Systems, Inc.
1170 Morse Ave., Sunnyvale, CA 94086
(408) 745-7760 TWX 910-338-7633 "TVI VIDEO

The Video Monitor is made up of two sections; the vertical amplifier and the horizontal amplifier. These amplifiers provide the voltages necessary to drive the CRT yoke, which deflects the electron beam across the CRT.

The electron beam which is generated by the CRT electron gun is swept across and down the screen to create what are called scan lines, which we discussed in character generation. The movement of the beam is driven by vertical and horizontal sweep rates which are both determined by the display circuitry on the logic board. The horizontal sweep is approximatly 16 KHz and the vertical sweep is usually 60 Hz for domestic and 50 Hz for European applications.

The Horizontal sync pulses coming into the Video Monitor are inverted by transistor Q305 and then trigger IC301. In the precision timing mode of operation, the pulse width of IC301 is precisely controlled by R304, R306 and C312. The output Of IC301 is then coupled by Q303 and Q301 to drive transformer T301. The output of T30l is then amplified by Drive transistor Q302. This transistor drives both horizontal yoke windings, as well as the step-up transformer that produces the anode high voltage and the grid voltage for the CRT grid in the neck of the CRT. A new width coil is used for better Raster width control.

The Vertical sync. pulse's coming into the Video Monitor are converted to a sawtooth wave-form. When this is first done the sawtooth pulse is going from a negative leading edge to a positive falling edge, the pulse goes through transistor Q202 and is inverted to it's usable form. Now the pulse is going from a positive 2 volt leading edge to a negative - 2.5 volt falling edge. The timing here is critical because with in one sawtooth pulse there are 250 horizontal pulse's that will occur. This is the total number of horizontal scan lines on the CRT. The sawtooth pulse has to be proportional to all the previous pulse's or the timing will be wrong for the vertical sweep as well as the horizontal sweep. When the vertical sweep is negitive Q20l is conducting and C202 will be discharging. During the positive portion Q20l will cut off and allow C202 to charge. During the time that C202 is charging the electron beam will be scanning. The vertical sweep scans from top to the bottom, once the scan reaches the bottom of the page a (blank) occurs the video beam is turned off and it is retraced back to the top of the screen, this is the time when C 202 is discharging. After the retrace the beam is once again turned on and begins it's scan routine. Adjusting SFR1 (vert. height) and SFR2 (vert. linearity) will change the rate of charge of C 202 thus changing the slope of the sawtooth pulse.

Voltages are created and regulated as follows. A 24VAC voltage is rectified by Diode D105, 106, 107 and 108 resulting in a 31VDC output. This 31V is then filtered through Cl06 ( $3300 \mathrm{MF} / 50 \mathrm{~V}$ ) and applied to five Volt switching regulator ICl03. The output voltage of ICl03 is filtered by Llol (200uH 5\%) and Cllo (2200MF/10V).

The raw 24 VDC voltages for the positive and negative 12 VDC are rectified by Diodes Dl01, 102, 103 and 104. The +24 V is regulated by ICl01 and Qlol for output voltage +12 V . This is then filtered through Cll6. Negative 12 V is stabilized by ICl02 and filtered by Cl05.

A 79 volt AC waveform is applied to the halfwave rectifier Dl09 which is filtered by Cll5. the resulting 92VDC level is then regulated by a series voltage regulator. The stabilization network comprised of sensing and control elements, Q103 and Q102.

The 75VDC level goes to the Cathode of the CRT tube and spot killed quickly by D50l and C506 to protect burn out on the screen surface of when user turned off.

The high voltage needed to drive the CRT tube V50l are derived from the flyback transformer T302 on the Video Monitor.

## DISPLAY TUBE

340 CXB 4N

The 340 CXB 4 N is a 14 inch 90 degree high resolution, rectangular display tube primarily intended for use as a alpha-numerical and graphic display tube for computer peripheral devices. The tube is provided with banded type integral implosion protection (with mounting lugs). The tube features a low reflectance, high contrast screen.

## ELECTRICAL DATA

Heating
Indirect by AC or DC:
Heater voltage. . . . . . . . . . . . . . . . 12.0 volts
Heater current. . . . . . . . . . . . . . . 75 nA
Focusing Method. . . . . . . . . . . . . . . . . Electrostatic
Deflection Method. . . . . . . . . . . . . . . . . Magnetic
Deflection Angles (Approx.)
Diagonal. . . . . . . . . . . . . . . . . 90 degrees
Horizontal. . . . . . . . . . . . . . . . 80 degrees
Vertical. . . . . . . . . . . . . . . . 65 degrees

Anode voltage . . . . . . . . . . . . . . . . 16,000 max. volts 9,000 min. volts

Using high voltage with this tube internal flash-overs may occur, which may cause damage to the cathode of the tube and to various circuit components on the video monitor board. Therefore it is necessary to provide protective circuits using spark-gaps etc. These should be connected as illustrated in figure \#l below.


Figure 1.
No other connections between external conductive coating and chassis are permissible.

## QPTICAL DATA

# Faceplate. . . . . . . . . . . . . . . . . . Filterglass <br> Anti-reflection treatment Treated <br> Screen . . . . . . . . . . . . . . . . . . . . Aluminized Appearance. . . . . . . . . . . . . . . . . Low Reflective* 

## *

The dark-colored screen, in combination with the filterglass, produces the low reflectivity (equivalent to a $20 \%$ light transmission filterglass) for easy-to-see display.

## MECHANICAL DATA

Tube Dimensions:

> Overall length. . . . . . . . . . . . . . . 297.0 max. mm
> Greatest dimensions of tube (excluding lugs)
> Diagonal. . . . . . . . . . . . . . . . 348.3 +/- 2.7 mm
> Width
> 295.3 +/- 2.7 mm
> Heigth.
> $237.0+/-2.7 \mathrm{~mm}$
> Useful screen dimensions (projected)
> Diagonal. . . . . . . . . . . . . . . . $322.3 \mathrm{~min} . \mathrm{mm}$
> Width
> 270.2 min. mm
> Heigth. . . . . . . . . . . . . . . . $210.7 \mathrm{~min} ~ m m ~$

Pin Position Alignment . . . . . . . . . . . . . . Pin No 7 aligns approx. with anode contact.
Operating Position Any
Weight (approx.)
3.5 kg

Implosion Protection
Tension band (with mounting lugs)

## GENERAL CONSIDERATIONS:

1. Tube handinge Care should be taken not to scratch the tube.
2. Impact. The tubes should never be exposed to impacts of more than 30 G during handling or transportation.
3. Grounding. The external conductive coating of the tube should be grounded with multiple contacts (e.g. a contact plate having many fingers.) Poor contact might cause local heating resulting in tube leakage.

The high voltage at which the tube is operated may be very dangerous. Design of the equipment should include safeguards to prevent the user from coming in contact with the high voltage. Extreme care should be taken in the servicing or adjustment of any high voltage circuit.

Caution must be exercised during the replacement or servicing of the tube since a residual electrical charge is stored within the tube. Before handling the tube remove any undersible residual high voltage charge from the tube, by shorting the anode contact button to the frame of the terminal as illustrated in figure \#2. Discharging the high voltage to isolated metal parts sucha as cabinets and control brackets may produce a shock hazard.


Figure 2.

TABLE 6-1
SIGNAL WAVEFORMS

| LOCATION | FUNCTION | DC | AC | BASE (IN) | DC | AC | COL. (OULT) | DC | AC | EMIT( GND) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC101 | REGULATION | 22 | 1.0 |  | 12 | 0.0 |  | 0.0 | 0.0 |  |
| IC10 2 | " | -22 | 0.0 |  | -12 | 0.0 | - | 0.0 | 0.0 |  |
| I C0 13 | " | 28 | 1.0 |  | 5 | 0.0 | - | 0.0 | 0.0 |  |
| Q101 | " | 22 | 1.0 |  | 12 | 0.0 | - | 0.0 | 0.0 |  |
| Q102 | " | 65 | 0.0 |  | 100 | 1.0 | $\sim$ | 65 | 0.0 |  |
| Q103 | " | 125 | 0.0 |  | 50 | 0.0 | - | 12 | 0.0 | - |
| Q201 | VERT AMP | -0.8 | 3.0 | $\sqrt{ }$ | -0.3 | 0.6 |  | 0.0 | 1.5 | Nur |
| Q202 | " | 0.2 | 0.5 |  | 3.5 | 8.0 | $r$ | 0.0 | 0.0 | - |
| Q203 | " | 5.0 | 8.0 |  | 12 | 0.0 | — | 5.0 | 8.0 | /mm |
| Q204 | " | 4.0 | 8.0 | $\sim$ | 0.0 | 0.0 | - | 4.0 | 8.0 | $\Omega$ |
| Q301 | $\begin{aligned} & \text { HORI Z } \\ & \text { AMP } \end{aligned}$ | -0.7 | 1.5 | $\square \square$ | 0.0 | 15 | $\square$ | 0.0 | 0.0 |  |
| Q302 | " | -3.0 | 4.0 | $\ln \ln _{\ln }$ | 0.0 | 160 | $M \mathrm{M}$ | 0.0 | 0.0 |  |
| Q303 | " | 2.2 | 1.5 | $\square \square$ | 3.0 | 1.5 | $\square \square$ | 0.8 | 3.5 | $\sqrt{2}$ |
| Q30 4 | " | 0.6 | 0.0 | - | 0.0 | 3.0 |  | 0.0 | 0.0 |  |
| Q305 | " | -1.2 | 2.2 | $V$ | 0.0 | 8.0 |  | 0.0 | 0.0 | - |
| Q501 | $\begin{aligned} & \text { VIDEO } \\ & \text { APIF } \end{aligned}$ | 0.4 | 0.0 | - | 37 | 27 | $\square$ | 0.0 | 0.0 | $\square$ |

all Voltage measures made with oscilloscope
DC READING TAKEN OF SIGNAL BASELINE
AC READING TAKEN OF PEAK TO PEAK AMPLItUdE
NOTE: ANY RIPPLE MEASUREMENT LESS THAN ONE VOLT IS NOT ILLUSTRATED.


POWER SUPPLY






NOTES:

PAGE 3 OF 4
TITLE
970 VIDEO MONITOR PARTS LIST
DATE $5-23-83$
*.TeleVideo Systems, Inc.




NOTES:

PAGE 2 OF 3
TITLE



[^0]:    

