

WARNING

THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO.

PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

This manual supports the following TEKTRONIX products:

8550 Option	8540 Option	Products
04	04	8550F04
05	05	8550F05

8500 MODULAR MDL SERIES

64K/128K STATIC PROGRAM MEMORY

INSTALLATION SERVICE

Tektronix, Inc. P.O. Box 500 Beaverton, Oregon 97077 070-3923-00 Product Group 61

Serial Number _

First Printing NOV 1981 Revised MAY 1983 Copyright © 1981 by Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

There is no implied warranty of fitness for a particular purpose. Tektronix, Inc. is not liable for consequential damages.

Specification and price change privileges are reserved.

Printed in U.S.A.

PREFACE

ABOUT THIS MANUAL

This manual tells how to install the 64K/128K Static Program Memory in TEKTRONIX 8300 and 8500 series microcomputer development systems.

MANUAL ORGANIZATION

The 64K/128K Static Program Memory Installation Manual is divided into four sections:

Section 1 contains general information about the memory and its available option configurations.

Section 2 provides details on jumper configurations.

Section 3 gives step by step installation instructions.

Section 4 describes verification procedures.

INTENDED USE

This manual is designed to be used by trained service technicians. The intent is to provide sufficient guidelines and accompanying reference material to enable a technician to carry out satisfactory installation of the memory into an existing 8301 or 8540 series emulation and development system mainframe.

GENERAL INFORMATION

Revision History

Revision history information is included in the text and diagrams as they are revised and reprinted. Original manual pages are identified with an ' ℓ ' symbol at the bottom inside corner of the page. When existing pages are revised, the ' ℓ ' symbol is replaced with a revision code and date. New pages added to a section, whether they contain old, new, or revised information, will be identified with the ' ℓ ' symbol and a date.

Change Information

Change information is located at the back of this manual in the CHANGE section. Change information should be entered into the body of the manual when the manual is received.

Slashed Zeros (0)

In this manual, zeros are slashed only where necessary for clarity.

DOCUMENTATION OVERVIEW

Support documentation for TEKTRONIX microprocessor emulation systems and system options consists of three groups of manuals – installation manuals, service manuals and user's manuals.

Service manuals provide the information necessary to perform system testing, to isolate hardware problems, and to repair system components. Service manuals are identified by their blue covers and may be purchased from Tektronix as optional accessories.

The following manuals provide service information for related equipment:

- Memory Allocation Controller Service Manual
- 8301 Microprocessor Development Unit Service Manual
- 8501 Data Management Unit Service Manual

CONTENTS

Page

Safety Summary

Operators	•••••••••••••••••••••••••••••••••••••••	۷
Servicing	••••••••••••••••••••••••••••••••••••••	ii

Section 1 General Information

Introduction	1-1
Compatibility	1-1
Memory Organization	1-2
Specifications	1-3

Section 2 Jumpers, Straps, and Switches

Jumpers and Straps	2-1
System/Program Select	2-1
Address Select	2-2
Using the Address Select Jumpers In Test Mode	2-4
Read Delay Jumper	2-5
Switches	2-5

Section 3 Installation Procedures

Introduction	· · · · · · · · · · · · · · · · · · ·	3–1
Procedure .	•••••••••••••••••••••••••••••	3-1

Section 4 Performance Verification

Introduction	. 4.	-1	1
--------------	-------------	----	---

Section 5 Reference Material

ILLUSTRATIONS

Fig. No.

		Page
1-1	Memory block partitions	1-2
2-1	Jumper and strap locations	2-2
2-2	Jumper data example	2-3
2-3	Jumper example in 128K mode	2-3
2-4	Jumper example for test mode	2-4
3-1	Removal/Installation of top cover	3-2
3–2	8540 I.U. module arrangement	3-3
3-3	8301/8550 MDU module arrangement	3-3
5-1	Jumper configuration for base address of A00000	5-2

TABLES

Table No.

		Page
1-1	System/Memory Options	1-1
1–2	Electrical Characteristics	1-3
1-3	Enviromental Characteristics	1-4
1-4	Physical Characteristics	1-4
2-1	Address Jumper Condensed Look-up Table	2-4
5-1	Address Jumper Look-up Table	5-2

OPERATORS SAFETY SUMMARY

The general safety information in this part of the summary is for both operating and servicing personnel. Specific warnings and cautions will be found throughout the manual where they apply, but may not appear in this summary.

TERMS

In This Manual

CAUTION statements identify conditions or practices that could result in damage to the equipment or other property.

WARNING statements identify conditions or practices that could result in personal injury or loss of life.

As Marked on Equipment

CAUTION indicates a personal injury hazard not immediately accessible as one reads the marking, or a hazard to property including the equipment itself.

DANGER indicates a personal injury hazard immediately accessible as one reads the marking.

SYMBOLS

As Marked on Equipment

- DANGER high voltage.
- 🖶 Protective ground (earth) terminal.

ATTENTION - Refer to manual.

Operators Safety Summary - 64K/128K Static Program Memory Installation

SAFETY PRECAUTIONS

Grounding the Product

This product is grounded through grounding conductors in the cables. To avoid electrical shock, plug the supporting system's power cord into a properly wired receptacle. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

Use the Proper Power Cord

Use only the power cord and connector specified for your product.

Use only a power cord that is in good condition.

Refer cord and connector changes to qualified service personnel.

Use the Proper Fuse

To avoid fire hazard, use only the fuse specified in the parts list for your product. Be sure the fuse is identical in type, voltage rating, and current rating.

Refer fuse replacement to qualified service personnel.

Do Not Operate in Explosive Atmospheres

To avoid explosion, do not operate this product in an atmosphere of explosive gases unless it has been specifically certified for such operation.

Do Not Remove Covers or Panels

To avoid personal injury, do not remove the product covers or panels. Do not operate the product without the covers and panels properly installed.

SERVICING SAFETY SUMMARY FOR QUALIFIED SERVICE PERSONNEL ONLY

(Refer also to the preceding Operators Safety Summary)

Do Not Service Alone

Do not perform internal service or adjustment of this product unless another person capable of rendering first aid and resuscitation is present.

Use Care When Servicing With Power On

Dangerous voltages exist at several points in this product. To avoid personal injury, do not touch exposed connections and components while power is on.

Disconnect power before removing protective panels, soldering, or replacing components.

Power Source

This product is intended to operate from a power source that will not apply more than 250 volts rms between the supply conductors or between either supply conductor and ground. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

GENERAL INFORMATION

INTRODUCTION

The 64K/128K Static Program Memory provides your TEKTRONIX microcomputer development system with additional memory capabilities. The memory incorporates the following features:

- 64K or 128K byte versions
- Byte (8-bit), or Word (16-bit) operation
- Fast (92ns) memory cycle
- Fully strappable 32K memory address block segmentation
- Static memory cell operation
- Low power consumption

The memory is primarily designed for program storage applications, but may be used as system memory in test applications.

The 64K/128K Static Program Memory is designed to be installed in TEKTRONIX 8301 and 8540 mainframes. Table 1-1 indicates the memory options supported by this manual.

System	Option		Product No.]	tem Des	scription	
8540 8550 8540 8550	04 04 05 05		8550F04 8550F04 8550F05 8550F05		64K 64K 128K 128K	Static Static Static Static	Program Program Program Program	Memory Memory Memory Memory

Table 1-1. System/Memory Options

COMPATIBILITY

When the 64K/128K Static Program Memory is used with a Z80 Emulator Processor (circuit board 670-7225-00 or 670-5295-00 and up), an incompatibility may occur with one of the following options:

- Trigger Trace Analyzer
- Real-Time Prototype Analyzer

General Information - 64K/128K Static Program Memory Installation

With this combination of options, errors may occur in the displayed data of the TTA or RTPA Trace-Line Buffer. If you have these errors with this combination of options, consult your Tektronix Field Service Office for more information.

MEMORY ORGANIZATION

The 128K memory is organized into four 32K blocks. The 64K option uses two of these blocks. Refer to Fig. 1-1.



Fig. 1-1. Memory block partitions.

Note: 16K x 16 is selected by WD ACCESS (L) 32K x 8 is selected by WD ACCESS (H)

The base address is selected by jumpers controlling address lines A15--A23 for each block. For example, to have 8-bit memory based at 0000 and running to 1FFFF;

Block A - A15--A23 =0 Block B - A15 = 1, A16--A23 = 0 Block C - A15 = 0, A16 = 1, A17--A23 = 0 Block D - A15 = 1, A16 = 1, A17--A23 = 0

Section 2 provides more details on address selection.

SPECIFICATIONS

Tables 1-2, 1-3, and 1-4 specify electrical, environmental, and physical characteristics of the memory board.

Characteristic	Performance Requirements	Supplemental Info.
Power - 128K Config.	Calculated (typical + 20%) Active: 5.2A Standby: 3.9A	
Power - 64K Config.	Active: 4.4A (typical + 20%) Standby: 3.1A	
Voltage	+5Vdc	
Dissipation		Active: 22W (approx.)

Table 1-2. Electrical Characteristics

Characteristic	Performance Requirements
Air Temperature Operating	0 C to 50 C (+32 F to 122 F)
Storage	-55 C to 75 (-67 F to 167 F)
Humidity	To 95% non-condensing
Altitude Operating Storage	To 4500m (15,000 ft) max. To 15000m (50,000 ft) max.

Table 1-3. Environmental Characteristics

Table 1-4. Physical Charactertistics

Characteristic	Performance Requirement
Height	195 mm (7.68 in)
Width	280 mm (11.0 in)
Weight (approx.):	1.36 kg (3.0 lb)

JUMPERS, STRAPS, AND SWITCHES

JUMPERS AND STRAPS

The 64K/128K Static Program Memory has three jumper/strap options:

- System/Program Select
- Address Selection
- Read Delay Select

Physical locations of the jumper/strap options are shown in Fig. 2-1. A description of the jumpers and straps, and instructions for using them are included in the following paragraphs.

SYSTEM/PROGRAM SELECT

The strapping of the four System/Program groups (see Fig. 2-1) determines whether the memory module will respond to system or program memory control signals.

The default condition for each group (J7191-J7194) is program select. In the default condition (without any strap), the appropriate memory block (A, B, C, or D, as marked on board) becomes operational when the CMEM(L) signal goes low, indicating program memory selection. When one or more blocks are wire-strapped from the center pad to the system pad, the selected memory blocks become operational when CMEM(L) goes high. This indicates system memory selection.



Fig. 2-1. Jumper and strap locations.

ADDRESS SELECT

The address select jumpers (J8120-J8180) are located at the lower right of the board (refer to Fig. 2-1). Each of the four jumper groups represents a 32K byte segment of the 128K (or 64K) memory available on the board. In order for any segment to be addressed, the incoming upper address (A15--A23) must match the jumpered configuration.

Note that A15 is included in the upper address. The highest number of addresses available to the lower address block (AO--A14) is 7FFF (32K). This is the address range for a memory segment jumper group strapped for all zeroes. The inclusion of A15 in the upper address also means that the smallest increment of upper range addressing is equal to the size of one memory segment, e.g. 32K. By this means, any cf four 32K blocks can be based anywhere within an address range of 0 to FF8000 (16M).

The method of programming an address block is best given by example. Fig. 2-2 depicts jumper information for the address range 10000 (64K) to 18000 (96K).

A23-20 0000 0	A19-16 0001 1	A15-12 0000 0	A11-8 0000 0	A7-4 0000 0	A3-0 0000 0	Binary Address Hexadecimal Address
← Uppe	r Addres	s→←	Lower	Address	\rightarrow	

Fig. 2-2. Jumper data example.

This illustration shows the hexadecimal equivalent (10000) of the decimal: 65,536 (64K), and its binary equivalent jumper position.

The upper address for the segment is computed by adding the base address to the 32K span of lower addresses, i.e. 10000 (64K) + 8000 (32K) = 18000 (96K).

The jumper positions correspond to the binary address. The above example is implemented as shown in Fig. 2-3

	1	0	
A23(H) A22(H) A21(H) A20(H) A19(H) A18(H)		00 00 00 00	A23(L) A22(L) A21(L) A20(L) A19(L) A18(L)
A17(H) A16(H) A15(H)	0 0 0	00 0 0	A17(L) A16(L) A15(L)

Fig. 2-3. Jumper example in 128K mode.

Table 2-1 provides an abbreviated look-up table for jumper connecting contiguous base addresses up to 40000 (256K) and major orders thereafter up to FF8000 (16M). Section 5 (Technical Reference) includes a table listing contiguous addresses through 800000 (8192K), and instructions for jumper connecting base addresses up to the limit of FF8000.

Base	Memory	 					Jum	 bei	 ^ Set	t:	ing:								
Add	lress	1	A23	ł	A22	1	A21	1	A20	!	A19	ł	A18	ł	A17	ł	A16	;	A15
00000	(0)		0		0		0	1	0		0		0		0		0		0
08000	(32K)	l	0	1	0	ł	0	1	0	ł	0	ł	0	1	0	ł	0	ł	1
10000	(64K)	ł	0	ł	0	ł	0	ł	0	ł	0	ł	0	1	0	1	1	ł	0
18000	(96K)	ł	0	ł	0	1	0	ł	0	ł	0	1	0		0	ł	1	ł	1
20000	(128K	ł	0	ł	0	ł	0	1	0	ł	0	ł	0	ł	1	ł	0	ł	0
28000	(160K)	ł	0	ł	0	ł	0	ł	0		0	1	0	1	1		0		1
30000	(192K)		0	ł	0	1	0	ł	0	ł	0	1	0	ł	1	1	1	ł	0
38000	(224K)	ł	0	ł	0	ł	0	ł	0	ł	0	ł	0	ł	1	ł	1	ł	1
40000	(256K)		0		0	1	0	ł	0	ł	0	1	1	ł	0	1	0	- [0
80000	(512K)	1	0	ł	0	!	0	1	0	1	1	1	0		0	1	0	1	0
100000	(1024K)	-	0	ł	0	1	0		1	1	0	-1	0	1	0	ł	0	ł	0
200000	(2048K)	ł	0	-	0	ł	1	ł	0	1	0	ł	0		0	ł	0	1	0
400000	(4096K)	ł	0	ł	1	ł	0		0	ł	0	ł	0		0	ł	0	1	0
800000	(8192K)	ł	1	1	0	1	0	1	0	1	0		0	ł	0		0	1	0
FF8000	(16352K)	1	 	1		1		1	 	1	 	1	 	1		1		1

Table 2-1 Address Jumper Condensed Look-up Table

Using the Address Select Jumpers in Test Mode

This mode provides addressing capabilities when the LAS board is used in the test mode for system memory. Note that for system usage the full capabilities of the board are limited to 64K by the system controller.

To use this mode, remove all the address jumpers on the two memory segments to be addressed except for A15. On the remaining two (unused) memory segments, refer to Table 2-1 and connect a high order address which is outside the range to be addressed. Jumper connections on the two addressed segments are shown in Fig. 2-4.

	Low	r Se	gmen	t		Hi	gh Se	egme	nt	
A23(H)	0	0	0	A23(L)	A23(H)	0	0	ō	A23(L)	
A22(H)	0	0	0	A22(L)	A22(H)	0	0	0	A22(L)	
A21(H)	0	0	0	A21(L)	A21(H)	0	0	0	A21(L)	
A20(H)) 0	0	0	A20(L)	A20(H)	0	ο	0	A20(L)	
A19(H)) 0	0	0	A19(L)	A19(H)	0	0	0	A19(L)	
A18(H)) 0	0	0	A18(L)	A18(H)	0	0	ο	A18(L)	
A17 (H)) 0	0	0	A17(L)	A17(H)	ο	0	0	A17(L)	
A16(H)) 0	0	0	A16(L)	A16(H)	0	0	0	A16(L)	
A15(H) 0	0-	0	A15(L)	A15(H)	0	0	0	A15(L)	
	0000) to	7FF	F		800	0 to	FFF	F	

Fig. 2-4, Jumper example for test mode.

The board will now respond only to A15 which will operate as a high-low segment select.

READ DELAY JUMPER

The read delay is implemented using J7090. A choice of six delay times from 0 to 100ns, in 20ns increments, is available. The signal being delayed is OPeration REQuest (OPREQ(L)). This delay prevents bus contention in the read mode. A fixed delay is also used to prevent an accidental memory write cycle. The potential for an accidental write is due to the late arrival of RAM INH (RAM inhibit), which would otherwise have prevented memory operation. OPREQ is hardwire delayed at 20ns for the write enable logic, and is strapped at 60ns at the factory for the read enable logic.

The 60ns strapping for the read logic should be satisfactory for use with all types of emulators; however, if bus contention continues (at 60ns delay) when an 8-bit emulator is in use, the selectable delay provision allows for a longer period to be checked against the observed fault.

SWITCHES

There are no switches on the 64K/128K Static Program Memory module.

INSTALLATION PROCEDURES

INTRODUCTION

The following procedures tell how to install the 64K/128K Static Program Memory in your TEKTRONIX Microcomputer Development System.



Excessive power supply loading may result if more than one 64K/128K memory is installed in the same unit. Consult your Tektronix field service office for more information.

PROCEDURE

- 1. Verify that primary power to the microcomputer development system is OFF.
- 2. Remove the cover retainers at the upper corners on the rear of the mainframe see Fig. 3-1.
- 3. Remove the top cover by sliding it straight back, then set it aside.

NOTE

The memory slot options are slightly different for the 8540 and 8301/8550 development system mainframes - see Figs. 3-2 and 3-3. In both mainframes, the program memory modules fit into the slots marked "Spare" or "Program Memory" on the "Program Section" side of the main interconnect board. If the module is to be used as system memory for test purposes, the module must be inserted into the slot(s) marked "System Memory" or "Spare" on the "System Section" side of the main interconnect board.



Fig. 3-1. Removal/Installation of top cover.

- 4. Facing the front of the mainframe, hold the memory module by the upper edges, component side facing left, and align it with other modules in the mainframe.
- 5. Guide the module down the vertical channels at the selected position (see NOTE following step 3).
- 6. When the module reaches the connector on the main interconnect board, press down firmly and evenly on the top edge of the module until it snaps into place.
- 7. Slide the top cover back into the guide tracks at the top of the mainframe. Be sure the cover is properly seated in the slot at the front of the mainframe guide tracks.
- 8. Install the cover retainers (removed in step 2) at the upper corners on the rear of the mainframe (Fig. 3-1). Tighten the cover retainer screws securely.



Installation Procedures ı 64K/128K Static Program Memory Installation

ര

β

PERFORMANCE VERIFICATION

INTRODUCTION

The performance verification procedure provides a detailed check of the 64K/128K memory characteristics. These checks are extensive and are achieved using system diagnostics. Refer to the system diagnostics through your development system's installation and service manuals. Section 5 of the 64K/128K Static Program Memory Service Manual contains additional details on the diagnostics.

REFERENCE MATERIAL

INTRODUCTION

JUMPER STRAPPING

Table 5-1 provides a jumper look-up reference for all memory base addresses between 0 and 800000 (8192K). This number constitutes the first 256 32K blocks in a possible total of 511 contiguous blocks, or half the addressable memory.

The highest strappable base address at FF8000 (16352K) as also listed. To interpolate between 800000 and FF8000:

- 1. Subtract 800000 (8192K) from the required base address.
- 2. Use the result to find the jumper positions in the look-up table.
- 3. Add a strap at A23 (i.e. add 256K of base memory).

Let's say, for example, that a base address of A00000 (10240K) is required:

- 1. A00000 800000 = 200000 (2048K).
- 2. Find 200000 in the look-up table and implement this address.
- 3. Add the strap at A23

The result should look the same as Fig. 5-1.

Reference Material - 64K/128K Static Program Memory Installation

1	0
A23(H) o	-o o A23(L)
0	00
0	-0 0
0	00
0	00
0	00
0	00
0	00
A15(H) o	00 A15(L)

Fig. 5-1. Jumper configuration for base address of A00000.

Memory Base Address	 	A23		A22		Jump A21	pei 	Set A20	 tt: ¦	ing A19		A 18		A 17	 	A 16		A 15
00000	 !	0	 !		 !		 !		 !	- 	 !		 !		 !		 !	
08000	i	õ	i	õ	1	ñ	i	ñ		õ	1	õ	1	õ	1	õ	i	1
10000	i	Õ	i	õ	i	õ	i	õ	i	Õ	i	õ	i	õ	i	1	ł	0
18000	1	Ō	i	Õ	i	Õ	Ì	õ	i	õ	i	0	i	Õ	i	1	i	1
20000	1	Ō	i	õ	i	õ	i	õ	i	õ	1	õ	i	1	1	0	i	0
28000	i	Õ	i	Õ	i	Ō	i	Õ	i	Ō	i	Õ	i	1	i	Õ	i	1
30000	Ì	0	Ì	Ō	i	0	i	Ō	i	Õ	i	Ō	i	1	i	1	i	Ó
38000	Ì	0	Ì	0	Ì	Ō	Ì	Ō	i	Ō	i	Ō	i	1	i	1	i	1
40000	ł	0	-	0	1	0	Ì	0	Ì	0	İ	1	Ì	0	i	0	Ì	0
48000	ł	0	ł	0	ł	0	ł	0	ł	0		1	1	0	Ì	0	1	1
50000	ł	0	1	0	1	0	1	0	1	0	1	1	ł	0	1	1	1	0
58000	ł	0		0	ł	0	ł	0	ł	0	ł	1	ł	0	ł	1	ł	1
60000	ł	0	ł	0	ł	0	ł	0	ł	0	ł	1	ł	1	1	0		0
68000	ł	0	ł	0	ł	0	ł	0	ł	0	ł	1	ł	1	ł	0	ł	1
70000	ł	0	ł	0	ł	0	ł	0		0	ł	1	ł	1	ł	1	ł	0
78000	ł	0	ł	0	ł	0	ł	0	ł	0	1	1	ł	1	ł	1	ł	1
80000	-1	0	ł	0	ł	0	1	0		1	ł	0	ł	0	1	0	1	0
88000	ł	0	1	0	ł	0	-	0		1	-	0	1	0	ł	0	ł	1
90000	1	0	ł	0	ł	0	ł	0	-	1	ł	0	ł	0	ł	1	ł	0
98000		0	-	0	ł	0	ł	0	ł	1	-	0	ł	0	ł	1	ł	1
A0000	ł	0	1	0	1	0	ł	0	ł	1	1	0	ł	1	ł	0	1	0
A8000	ł	0	1	0	1	0	ł	0	ł	1	ł	0	1	1	ł	0	ł	1
B0000	ł	0	ł	0	ł	0	ł	0	ł	1	-	0	ł	1	ł	1	1	0
B8000	ł	0	ł	0	ł	0	-	0	1	1	ł	0	ł	1	ł	1	ł	1
C0000	ł	0	ł	0	ł	0	ł	0	ł	1	ł	1	ł	0	ł	0	ł	0
C8000	-	0	-	0	1	0	-	0		1	1	1	ł	0	ł	0	ł	1
D0000		0	-	0	1	0	1	0		1	1	1	1	0	ł	1	-	0
D8000		0	1	0	1	0	1	0	ł	1		1	ł	0	-	1	-	1
E0000	1	0	ł	0	ł	0		0		1		1	-	1	1	0	1	0
E8000		0		0		0	1	0		1		1		1	-	0		1

Table 5-1 Address Jumper Look-up Table

Memory Base Address	 A23	 	A22	:	Jump A21	e ¦	r Set A20	:t: 	ing A19		A 18	• 	A17	 	A16	1	A 15
F0000	0	1	0		0	ł	0	;	1	1			1		1		0
F8000	0	+	0	1	0	ł	0	ł	1	ł	1	ł	1		1	ł	1
100000	0	ļ	0	ł	0	1	1	-	0	1	0	1	0	1	0	1	0
108000		i	0	i	0	ļ	1	i	0	ļ	0	ł	0	ł	0	ł	1
112000		i	0	i	0	i	1	į	0	ļ	0	i	0	i	1	ļ	0
120000	; U	i	0	i	0	i	4	i	0	i	0	i	0	į	1	ļ	1
128000	1 0	1	0	1	0	1	1	1	0	1	0	i	1	i i	0	i	1
130000	1 0	1	0	1	0	1	1	1	0	1	0	1	1	1	1	1	0
138000		i	õ	i	õ	!	1	1	ñ		0	1	1	1	1	1	1
140000		i	0	i	õ	i	1	i	õ	1	1	1	0	!	0	1	0
148000	Ō	i	Ō	i	õ	i	1	i	õ	i	1	i	Ő	i	0	!	1
150000	0	Ì	0	i	Ō	i	1	i	0	i	1	i	õ	1	1	i	ò
158000	0	ł	0	ł	0	-	1	Ì	0	ł	1	Ì	0	Ì	1	İ	1
160000	0	ł	0	ł	0	ł	1	ł	0	ł	1	ł	1	Ì	0	Ì	0
168000	0	i	0	ł	0	ł	1	ł	0	ł	1	ł	1	ł	0	1	1
170000	0	ł	0	ł	0	ł	1	ł	0	ł	1	ł	1	ł	1	ł	0
178000	0	1	0	ļ	0	1	1	1	0	1	1	1	1	ł	1	1	1
180000		ļ	0	ļ	0	ł	1	1	1		0	1	0	-	0	1	0
188000	; 0	i	0	i	0	į	1	ļ	1	i	0	ł	0	ł	0	ļ	1
190000		i T	0	i	0	i	1	i	1	i	0	i	0	i	1	i	0
140000	10	1	0	1	0	-	1		1	1	0	i i	1	i		i	
148000		1	0	1	ñ	1	1	1	1	1	0	1	1	1	0	1	1
180000		1	õ	1	õ	1	1	i	1	1	0	1	1	1	1	1	0
1B8000	0	i	õ	ì	õ	i	1	ì	1	i	õ	1	1		1	1	1
10000	0	Ì	0	Ì	0	i	1	i	1	Ì	1	i	0 0	i	0 0	i	0
1C8000	0	ł	0	ł	0	1	1	1	1	1	1	İ	0	Ì	0	i	1
1D0000	0	ł	0	ł	0	i	1	ł	1	1	1	1	0	1	1	1	0
1D8000	i 0	l	0	ł	0	ł	1	ł	1	ł	1	ł	0	ł	1	ł	1
1E0000	0	ł	0	ł	0	ł	1	ł	1	ł	1	ł	1	ł	0	ł	0
1E8000	0		0	ł	0	1	1	ł	1	ł	1	ł	1	ł	0	ł	1
1F0000	0	ł	0	ļ	0	ļ	1	1	1	ł	1	1	1		1	1	0
1F8000		i	0	ļ	0	ļ	1	ł	1	1	1	ļ	1	ļ	1	1	1
200000	i 0	i	0	i	1	i	0	i	0	ļ	0	ł	0	ļ	0	ļ	0
208000	i U	i	0	i	1	i	0	i	0	i	0	ļ	0	ļ	0	i	1
210000		1	0	i T	1	i	0	i	0	i	0	i	0	i	1	ļ	1
220000		1	0	1	1	1	n n	1	0	1	0	1	1	1	0	1	0
228000		i	õ	i	1	!	ñ	i	0	ł	n n	!	1	1	0	1	1
230000	0	1	õ	i	1	i	õ	1	õ	i	õ	1	1	1	1	ļ	0
238000	0	i	Ō	i	1	;	õ	;	õ	1	õ	1	1	1	1	1	1
240000	0	Ì	0	ł	1	i	0	i	õ	Ì	1		ò	Ì	ò	i	, O
248000	0	1	0	Ì	1	Ì	0	ł	0	ł	1	Ì	Ō	i	õ	i	1

Table 5-2 (Cont.)

Memory Base Address	A23	A22	Jumpe A21	er Set A20	ting ¦ A19	A 18	A17	A 16	A 15
250000	0	0	1	0	l 0	 1	0		0
258000	0	0	1	0	0	1	0	1	1
260000	0	0	1	0	0	1	1	0	0
268000		0	1	0	0	1	1	0	1
270000	0	0	1	0	0	1	1	1 1	0
278000	0	0	1	0	0	1	1	1	1
280000	0	0	1	0	1	0	0	0	0
288000	0	0	1	0	1	0	0	0	1
290000	0	0	1	0	1	0	0	1	0
298000	0	0	1	0	1	0	0	1	1
2A0000	0	0	1	0	1	0	1	0	0
2A8000	0	0	1	0	1	0	1	0	1
280000		0		0	1	0	1	1	0
288000				0	1	0	1	1	1
200000						i 1	0		0
208000			i i						
200000			i 1		1			1	0
200000			i i		i 1	i 1			
258000			i		i 1	i 1	i 1	i U	
250000	! 0		! !		1 1	1 1 1 1	1 1		
2F8000	0		! 1	0	1 ! 1	1 ! 1	1 I ! 1	1 ! 1	1 0
300000			! 1	1 0	! 0	! 0	! 0	! 0	! 0
308000		0	1	! 1	1 0	0	1 0	! 0	1 0
310000			1	! 1	0	1 0		1 1	! 0
318000	0	0	1	1	0			1	1 1
320000	0	0	1	1	0	0	1 1		
328000	0	0	1	1	Ō	0	1 1		1
330000	0	0	1	1	0	0	1	1 1	
338000	0	0	1	1	0	Ō	1 1	1	1
340000	0	0	1 1	1	0	1	0	Ó	0
348000	0	0	1	1	0	1	0	0	1
350000	0	0	1	1	0	1	0	1	0
358000	0	0	1	1	0	1	0	1	1
360000	0	0	1	1	0	1	1	0	0
368000	0	0	1	1	0	1	1	0	1
370000	0	0	1	1	0	1	1	1	0
378000	0	0	1	1	0	1	1 1	1	1
380000	0	0	1	1	1	0	0	0	0
388000	0		1	1	1	0	0	0	1
390000	0	0	1	1	1	0	0	1	0
398000	0	0	1	1	1	0	0	1	1
3A0000			1	1	1	0	1	0	0
380000 380000			i 1 1	i 1 1	i 1 1	0	1 1	i 0 1	1 0

Table 5-2 (Cont.)

ł

Memory Base Address			Jumpe A21	er Seti	ting ! <u>1</u> 10	 ! Δ18		Δ16	Δ15
			,, . 						
3B8000	0	0	1	1	1	0	1	1	1
30000	0	0	1	1	1	1	0	0	0
3C8000	0	0	1	1	1	1	0	0	1
3D0000	0	0	1	1	1	1	0	1	0
3D8000	0	0	1	1	1	1	0	1	1
3E0000	0	0	1	1	1	1	1	0	0
3E8000	0	0	1	1	1	1	1	0	1
3F0000	0	0	1	1	1	1	1	1 1	0
3F8000	0	0	1	1	1	1	1	1	1
400000	0	1	0	0	0	0	0	0	0
408000	0	1	0	0	0	0	0	0	1
410000	0	1	0	0	0	0	0	1	0
418000	0	1	0	0	0	0	0	1	1
420000	0	1	0	0	0	0	1	0	0
428000	0	1	0	0	0	0	1	0	1
430000	0	1 1	0	0	0	0	1	1	0
438000	0	1	0	0	0	0	1	1	1
440000	0	1	0	0	0	1	0	0	0
448000	0	1	0	0	0	1	0	0	1
450000	0	1	0	0	0	1	0	1	0
458000	0	1	0	0	0	1	0	1	1
460000	0	1	0	0	0	1	1	0	0
468000	0	1	0	0	0	1	1	0	1
470000	0	1	0	0	0	1	1	1	0
478000	0	1	0	0	0	1	1	1	1
480000	0	1	0	0	1	0	0	0	0
488000	0	1	0	0	1	0	0	0	1
490000	0	1	0	0	1	0	0	1	0
498000	0	1	0	0	1	0	0	1	1
4A0000	0	1	0	0	1	0	1	0	0
4A8000	0	1	0	0	1	0	1	0	1
4B0000	0	1	0	0	1	0	1	1	0
4B8000	0	1	0	0	1	0	1	1	1
4C0000	0	1	0	0	1	1	0	0	0
4C8000	0	1	0	0	1	1	0	0	1
4D0000	0	1	0	0	1	1	0	1	0
4D8000	0	1	0	0	1	1	0	1	1
4E0000	0	1	0	0	1	1	1	0	0
4E8000	0	1	0	0	1	1	1	0	1
4F0000	0	1	0	0	1	1	1	1	0
4F8000	0	1	0	0	1	1	1	1	1
500000	0	1	0	1	0	0	0	0	0
508000	0	i 1	0	1	0	0	0	0	1
510000	0	1	0	1	0	0	0	1	0

Table 5-2 (Cont.)

Memory Base Address	 A23	A22	Jumpe A21	er Set A20	ting A19			A16	 A15
518000	0	 1	 0	 1	 0	0	 0		 1
520000	0	1	0	1	0	0	1	0	0
528000	0	1	0	1	0	0	1	0	1
530000	0	1	0	1	0	0	1	1	0
538000	0	1	0	1	0	0	1	1	1
540000	0	1	0	1	0	1	0	0	0
548000	0	1	0	1	0	1	0	0	1
550000	0	1	0	1	0	1	0	1	0
558000	0	1	0	1	0	1	0	1	1
560000	0	1	0	1	0	1	1	0	0
568000	0	1	0	1	0	1	1	0	1
570000	0	1	0	1	0	1	1	1	0
578000	0	1	0	1	0	1	1	1	1
580000	0	1	0	1	1	0	0	0	0
588000	0	1	0	1	1	0	0	0	1
590000	0	1	0	1	1	0	0	1	0
598000	0	1	0	1 1	1	0	0	1	1
5A0000	0	1	0	1	1	0	1	0	0
5A8000		1	0	1	1	0	1	0	1
580000		1	0	1	1	0	1	1	0
588000			0	1	1 1		1	1	1
50000		i 1		; 1	1	1	0	0	0
508000		i 1			1			0	1
500000		i 4		i 4		1 1		1	
50000		1 1		i 4	1 1	i 1	i U	i 0	i 1
558000		1 1 -) 4	i 4	i 1	i 1	i 0	i 0
550000	1 0	1 1		11	1 1	1	11		
5F8000	1 0	 1		 -	1 1	i 1	i 1 1	i 1	
5r 8000	1 0	1 1	1 0						
608000	0	11	1						
610000	1 0	i i ! 1	i i ! 1	0					
618000	0	! 1	! 1	! 0	1 0		0	1	1 U I 1
620000	0	! 1	1		1 0	0	1 0		
628000		1	! 1	0		0	! 1	! 0	1 1
630000		1 1	1	0			! 1	! 1	
638000	0	1	1	0			1	! 1	1
640000	0	1 1	1 1	0	0	1		0	0
648000	0	1	1	0	0	1	0	0	1
650000	0	1	1	0	0	1 1	0	1 1	0
658000	0	1	1	0	0	1	0	1 1	1 1
660000	0	1	1	0	0	1	1	0	0
668000	0	1	1	0	0	1	1	0	1 1
670000	0	1	1	0	0	1	1	1	0

Table 5-2 (Cont.)

Memory Base Address	A23		A22	1	Jump A21)ei	r Set A20	t: 	ing A19	 A18		A17	1	A16		A 15
Address 678000 680000 680000 690000 698000 698000 698000 680000 680000 680000 680000 680000 680000 680000 60000	A23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		A22 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		A21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		A20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		A 19 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A18 1 0 0 0 0 0 0 0 0 0 0 0 0 0		A 17 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0		A16 1 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0		A 15
708000 710000 718000 720000 728000 730000 730000 730000 738000 740000 748000 750000 758000 760000 768000 778000 780000 780000 780000 788000 790000 798000	000000000000000000000000000000000000000	** ** ** ** ** ** ** ** ** ** ** ** **	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0		0 0 1 1 1 0 0 0 1 1 1 0 0 0		0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1		1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
7A0000 7A8000 7B0000 7B8000 7C0000 7C8000 7D0000			' 1 1 1 1 1 1		1 1 1 1 1 1	2 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1 1 1 1 1 1		1 1 1 1 1 1	0 0 0 1 1		1 1 1 0 0		- 0 1 1 0 1		- 0 1 0 1 0 1 0

Table 5-2 (Cont.)

Memory Base Address		A23		A22		Jum A21	pei 	r Set A20	tt: l	ing A19		A18	1	A17	1	A 16	1	A15
7D8000		0		 1		1		 1				 1	 	0				 1
7E0000	Ì	0	Ì	1	Ì	1	Ì	1		1	1	1	ł	1	1	0	1	0
7E8000	I	0	1	1	1	1	-	1	1	1	1	1	1	1	ł	0	ł	1
7F0000	1	0	ł	1	1	1	1	1	1	1	ł	1	-	1	1	1		0
7F8000	Ì	0	Ì	1	ł	1		1	ł	1	ł	1	1	1	ł	1	ł	1
800000	1	1	Ì	0		0	ł	0		0	ł	0	1	0	1	0	1	0
-			Ì		Ì		Ì		Ì		Ì		Ì		Ì		-	
	Ì		1		1		1		1		1		ł				ł	
FF8000	ł	1	I	1	ł	1	1	1	ł	1	ł	1	ł	1	ł	1	ł	1

Table 5-2 (Cont.)