



JANUARY 1981

SYM-1 REFERENCE MANUAL

Copyright 🔘 by Synertek Systems Corporation

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of Synertek Systems Corporation.

SSC Pub MAN-A-260006-D

Fifth Printing: January, 1981



Synertek Systems Corporation

P.O. BOX 552 SANTA CLARA, CALIFORNIA 95052 TEL. (408) 988-5689 TWX: 910-338-0135

SYM-1 REFERENCE MANUAL

TABLE OF CONTENTS

PAGE

Chapter	1	Introduction to the SYM Computer	1-1
Chapter	2	How to Use the SYM Reference Manual	2-1
Chapter	3	Preparing to Use Your SYM Computer	3-1
	3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10	Parts Check	3-1 3-1 3-3 3-3 3-3 3-3 3-6 3-9 3-10
	3.11 3.12 3.13	Terminal Exercise	3-11 3-12 3-11
Chapter	4	SYM-1 System Overview	4-1
	$\begin{array}{c} 4.1\\ 4.1.1\\ 4.1.1.2\\ 4.1.2\\ 4.1.2.1\\ 4.1.2.2\\ 4.1.3\\ 4.1.4\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.1.4\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.3.3\\ 4.3.1\\ 4.3.2\\ 4.3.3\\ 4.3.4\end{array}$	Hardware Description.6502 CPU Description.Bus Structure.Summary.6522 Description.Processor Interface.6532 Description.Functional Schematics.Standard Memory Allocation.Address Decoding Jumper Options.Off-Board Expandability.I/O Buffers.Software Description.Software Interfacing.Software Interfacing.Syfe502 Instruction Set.	$\begin{array}{c} 4-1\\ 4-1\\ 4-3\\ 4-3\\ 4-4\\ 4-5\\ 4-5\\ 4-5\\ 4-17\\ 4-26\\ 4-26\\ 4-26\\ 4-26\\ 4-32\\ 4-32\\ 4-33\\ 4-34\end{array}$
Chapter	5 5.1 5.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4	Operating the SYM	5-1 5-1 5-8 5-8 5-11 5-12 5-13

TABLE OF CONTENTS (CONTINUED)

PAGE

•	5.3.5 5.3.6 5.3.7 5.3.8 5.3.9 5.3.10 5.3.11 5.3.12 5.4 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5 5.5 5.6	D (Deposit)	5-14 5-15 5-16 5-17 5-17 5-18 5-19 5-20 5-21 5-21 5-22 5-23 5-23 5-23 5-24 5-24 5-24
Chapter	6	Programming the SYM-1	6-1
	6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.3 6.4	Hardware Double-Precision Addition Defining Program Flow Coding and "Hand Assembly" Entering and Executing the Program Debugging Methods Conditional Testing Multiplication	6-1 6-1 6-4 6-4 6-7 6-8 6-11
Chapter	7	Oscilloscope Output Feature	7-1
Chapter	7.1 7.2 7.2.1 7.2.2 7.3 8	Introduction	7-1 7-1 7-1 7-2 8-1
	8.1 8.2	Memory Expansion	8-1 8-4
Chapter	9	Advanced Monitor and Programming Techniques .	9-1
	9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.8.1 9.8.2 9.9	Monitor Flow	9-1 9-1 9-1 9-10 9-12 9-14 9-16 9-16 9-16 9-17

TABLE OF CONTENTS (CONTINUED)

Appendices

PAGE

А	Immediate Action	•	A-1
В	Parts List, Component Layout, Outline Drawing and Schematic		B-1
C	Audio Tape Formats	-	C_1
		•	C-1
D	Paper Tape Formats	•	D-1
E	SYM Compatability With KIM*	•	E-1
F	Creating and Using a Sync Tape	•	F-1
G	Monitor Addenda	•	G-1
н	Supplementary Information	•	H-1
I	SY6502 Data Sheet	•	I-1
J	SY6522 Data Sheet	•	J-1
к	SY6532 Data Sheet	•	K-1
L	SY2114 Data Sheet	•	L-1
М	Version 1.1 Monitor Enhancements	•	M-1
Ν	SYM I/O Software	•	N-1
COMPLETE	SUPERMON MONITOR LISTING	•	Follows Appendices

* KIM is a product of MOS Technology, Inc.

-iii-

CHAPTER 1

INTRODUCTION TO THE SYM COMPUTER

Whether you're a teacher or a student of computer science, a systems engineer or a hobbyist, you now own one of the most versatile and sophisticated single-board computers available today. The Synertek Systems SYM-1 is an ideal introduction to the expanding world of microprocessor technology as well as a powerful development tool for design of microcomputer-based systems. Fully assembled and thoroughly tested, the SYM-1 comes equipped with a 28-key dual-function keyboard for input and a 6-digit light emitting diode (LED) display for output. All that's needed to make your computer operational is a single 5-volt power supply.

Based on the popular and reliable 6502 Central Processing Unit (CPU), the SYM-1 is designed to permit flexible solutions to a wide range of application problems. A system monitor (SUPERMON) is stored in 4K bytes of Read Only Memory (ROM) furnished with the SYM-1 so you're free to concentrate on the application itself. But should you require customized system software, sockets are provided on the board for three additional ROM or Erasable PROM (EPROM) packages that can expand total ROM to 24K bytes. And by changing connections on the jumpers that have been designed for this purpose, the SYM-1 can be set up to respond to your own system software as soon as the power is turned on.

For working with data and programs, SYM-1 comes equipped with 1K of Random Access Memory (RAM), and sockets are available on the board for plug-in expansion up to 4K. Should additional memory be required for your application, an expansion port is provided which will allow additional ROM, PROM, RAM or I/O to be attached to the system up to the 65,536 maximum addressable limit for an 8-bit microprocessor.

While the keyboard and LED display included on the SYM-1 board will be sufficient for most users, other users may require the additional storage capability of audio cassette tape or the hard copy output of an RS-232 or a teletype terminal. Not only the serial interface, but also the hardware and software necessary for control of these devices is included on the SYM-1. Adding them to your system is simply a matter of properly wiring the appropriate connectors. Similarly, SYM-1 allows an oscilloscope to be added to the system to provide a unique 32-character display under software control.

And that's not all. A total of 51 active Input-Output (I/O) lines (expandable to 71 with the addition of a plug-in component) permit an almost endless variety of other peripheral devices to interface to the SYM-1, from floppy disk drives to full-ASCII keyboards and other computer systems.

Other key hardware and software features of SYM-1 include jumper-selectable and program-controlled write protection for selected areas of memory, four internal timers (expandable to six), four on-board buffers for direct control of high voltage or high current interfaces, and a debug facility that may be controlled either by a manual switch or by software. We could go on, but rather than merely list what the SYM-1 is capable of doing, let's move on to the rest of the manual and learn how to put it to work.

CHAPTER 2

HOW TO USE THE SYM REFERENCE MANUAL

This manual is designed both to help you get your SYM-1 running and to teach you to use it as fully as possible. Reading over the following chapter descriptions will give you an idea of how to proceed and where to look for help when you run into a problem. Although to get the most out of this manual you should read it thoroughly before attempting to operate your SYM-1, only Chapter 3 is essential before applying power and attempting simple operations.

You should read Chapter 3 before you even unpack your SYM-1. Following the handling instructions in that chapter will help insure that you do not inadvertently damage the microcomputer components. Chapter 3 also contains instructions for connecting the power supply, and a simple keyboard exercise to acquaint you with the SYM-1 and verify that the system is working properly. In addition, directions are provided for attaching an audio cassette recorder, teletype or any RS-232 compatible terminal to the system.

Chapter 4 provides you an overview of the hardware and software features of the SYM-1. The major Integrated Circuit (IC) devices are described, and the configuration of the various edge connectors is explained. Memory assignment is also discussed, as are the various hardware jumper options on SYM-1. A complete list of machine language and assembly language commands for the 6502 CPU is included in this chapter.

Chapter 5 provides complete operating instructions for the SYM-1. The color-coded keyboard layout is explained, the keys and their functions are defined, and you're shown how to form SYM monitor commands. Instructions for operating an audio cassette recorder, teletype terminal with paper tape unit, and RS-232 terminal are included with the appropriate monitor command descriptions. In addition, the features of the SYM-1 monitor are explained in detail.

Chapter 6 is where you'll learn to program the SYM-1 to handle your applications. We'll describe the program flow and assembly code for a small sample program and explain how to prepare it for entry to the SYM-1. Then we'll discuss how to execute it and how to find problems in it if it doesn't work the way you expected it to work. After you've completed this example program, you'll have a chance to try your hand at two more programs of increasing complexity.

Chapter 7 describes how to use an oscilloscope with your SYM-1 module to obtain a unique, 32-character display similar to that of a CRT. The hardware is present on your SYM-1 to allow this usage, and the software has been designed to allow you to write your own program to send characters to the oscilloscope. A sample program implementing this feature is discussed in the chapter.

Chapter 8 explains how to expand your SYM-1 system to include additional memory or peripheral devices. I/O techniques are also discussed, including how to configure an auxiliary expansion port.

Chapter 9 consists of a system flow chart and a discussion of advanced monitor and progamming techniques which will add flexibility and expandability to your SYM system. One of the unique things about the SYM-1 is its seemingly endless flexibility in software.

For example, you can create a sub-set of new monitor commands or an entirely new monitor by taking advantage of the way the system handles unrecognized commands. You can also make use of nearly all of the monitor as subroutines in your own programs, thus saving both programming time and memory space.

In addition to the chapters described above, several appendices located at the back of the manual include important service and other reference information. Appendix A explains what to do if your SYM-1 does not operate properly, becomes defective or requires service. Appendix B contains a complete parts list and a component layout diagram. Audio cassette tape formats are described in Appendix C, and the format for data stored on punched paper tape is outlined in Appendix D.

You will find that your SYM-1 will interface many devices designed to accompany the KIM computer. This compatability with KIM-related products is described in Appendix E. Appendix F explains how to create and use a sync tape for audio cassette operation. Appendices G and H contain Monitor Addenda and supplementary information relating to use of the SYM-1. Finally, Appendices I, J, K and L provide reference information on the SY6502, SY6522, SY6532 and SY2114 RAM IC devices.

The last item in the manual, which is not an appendix but an addendum, is a complete listing of the SYM-1 SUPERMON monitor program. Nothing is held back; you have the complete listing to allow you to use it any way you wish. Once you understand how the monitor works and the essentials of 6502 assembly language programming, this listing becomes an invaluable tool for implementing your own applications.

CHAPTER 3

PREPARING TO USE YOUR SYM COMPUTER

This chapter will take you, step-by-step, through the process of unpacking the SYM-1 and making it operational. After applying power and checking to see that the keyboard and display function properly, you will learn how to attach an audio cassette recorder, TTY, or CRT to the system.

3.1 PARTS CHECK

In addition to this manual, several other items are included with your microcomputer. Packed along with the SYM-1 microcomputer itself you should find a programming card containing a summary of 6502 instruction codes and SYM commands, a programming manual, a warranty card, which you should fill out and mail to Synertek Systems as soon as possible, and two edge connectors, one long and one short. Also included is a red plastic strip which serves as a faceplate over the lighted display. The terms of the warranty are explained on the warranty card. Also included with the computer is a packet of small rubber feet on which to mount your SYM-1 for table-top operation.

3.2 CAUTION ON MOS PARTS

The integrated circuits on your SYM-1 are implemented with Metal Oxide Silicon (MOS) technology and may be damaged or destroyed if accidentally exposed to high voltage levels. By observing a few simple precautions you can avoid a costly and disappointing mishap.

Static electricity is perhaps the least obvious, and thus most dangerous, source of voltage potential that can damage computer components. The SYM-1 is wrapped in special conductive material to protect it in shipping, and you should be careful to discharge any possible build-up of static electricity on your body before unpacking or handling the circuit board. Walking on a carpeted floor is especially liable to produce static electricity. Always touch a ground connection such as a metal window frame or an appliance with a three-pronged plug before handling your SYM-1, and avoid touching the pin connections on the back of the circuit board. Ungrounded or poorly grounded test equipment and soldering irons are other sources of potentially dangerous voltage levels. Make sure that all test equipment and soldering irons are properly grounded.

3.3 VISUAL CHECK

While observing the precautions described in section 3.2, take the SYM-1 from its box and remove the protective packing. Next, apply the small rubber mounting feet and place the SYM-1 on a flat surface with the keyboard facing you. Using Figure 3-1 you can identify the major system components and begin to familiarize yourself with the layout of the SYM-1 board. Chapter 4 describes the system in more detail, with appropriate schematics, but for now we're just concerned with powering-up and beginning operation.



3-1. FUNCTIONAL BLOCK DIAGRAM

3-2

3.4 RECOMMENDED POWER SUPPLIES

The SYM-1 microcomputer requires only the addition of a power supply to become fully operational. Any unit that supplies +5 Volts DC @ 1.5 amps and has adequate overload protection is acceptable. Synertek Systems does not recommend any particular make or model. Rather than buy an assembled power supply, you may want to build your own from one of the many kits available from hobby stores and mail order houses.

3.5 POWER SUPPLY CONNECTION

Now that you've obtained a 5-volt power supply, you're almost ready to power-up the SYM-1. Find the power supply edge connector (the smaller of the two edge connectors packed along with the microcomputer), and wire it as shown in Figure 3-2. Next, slide the connector onto the power connector pins located in the middle of the top edge of the board. Check to make sure that the wiring is correct and that the connector is properly oriented before attaching it to the board.

3.6 POWER-ON CHECK

Turn on the power supply. The red light to the left of the power connection should glow to indicate that power is reaching the board. The LED display above the keyboard should be completely blank, and a tone should be heard. Press the Carriage Return (CR) key. You should again hear the audible tone that is emitted when power is turned on or a key depression is sensed, and the display should show "SY1.1 . .". Carriage Return (CR) is the key that "logs you on" to the computer when first powering up or after pressing Reset (RST). If your computer isn't responding properly, turn off the power supply. Remove the power connector from the board and make sure that all wires are connected to the proper locations and are securely attached, then repeat the power-up procedure.

If after you recheck and repeat the power-up procedure, your SYM-1 does not respond as described above, refer to Appendix A for information on returning the unit for service.

3.7 KEYBOARD EXERCISE

Now that your SYM-1 is operational, let's try a small program to verify that the system is functioning properly. The program will add together two 8-bit binary numbers and store the result. As you enter the program, addresses and data will appear on the LED display as hexadecimal digits. Addresses are 16 bits long and thus will be represented by four hexadecimal digits, while data bytes are 8 bits long and will appear as two hex digits. Before entering the program, you may want to review the following listing of assembler code for the test program. The process of converting assembler code to machine language will be explained in Chapter 6.

		MONITR = \$8	000
		VALUE1 = \$0	200
		VALUE2 = \$0	201
		RESULT = \$0	202
		* = \$0	203
0203	18	START CLO	3
0204	D8	CLI	2
0205	AD 00 02	LDA	A VALUE1
0208	6D 01 02	AD	C VALUE2
020B	8D 02 02	STA	RESULT
020E	4C 00 80	JM	P MONITR
		ENI)



Figure 3-2. POWER SUPPLY CONNECTIONS

Now enter the program by following the steps listed below. Asterisks indicate the displayed data contained in the identified locations. Simulated key tops stand for function keys (e.g., (CR) for carriage return) The period displayed at the end of each entry sequence is SUPERMON's standard prompt character. As each data byte is entered, the address will automatically increment.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(RESET)		
(CR)	SY1.1	Keyboard log-on
(MEM) 200 (CR)	0200.**.	Display contents of location 0200.
C1	0201.**.	Store C1 (Hex) in 0200, display next location.
05	0202.**.	Store 05 (Hex) in 0201, display contents of 0202.
00	0203.**.	Store 00 (Hex) in 0202, display 0203
Enter Program:		
18	0204.**.	Store 18 (Hex) in 0203, display 0204
D8	0205.**.	Store D8 (Hex) in 0204, display 0205
AD	0206.**.	•
00	0207.**.	•
02	0208.**.	•
6D	0209.**.	•
01	020A.**.	
02	020B .** .	
8D	020C.**.	
02	020D.**.	
02	020E.**.	
4C	020F.**.	
00	0210.**.	
80	0211.**.	
(CR)	211.**	
Check to see that	program is entered co	rrectly:
(MEM) 200 (CR)	0200.C1.	VALUE1
	0201.05.	VALUE2
	0202.00.	RESULT
	0203.18.	Clear carry flag
	0204.D8.	Set status register for binary add
	0205.AD.	Load VALUEI into accumulator
	0206.00.	Address of VALUE1, low order byte
	0207.02.	Address of VALUE1, high order byte
	0208.6D.	Add VALUE2 to accumulator
	0209.01.	Address of VALUE2, low order byte
· · · · · · · · · · · · · · · · · · ·	020A.02.	Address of VALUE2, high order byte
	020B.8D.	Store accumulator
	020C.02.	Address of RESULT, low order byte
	020D.02.	Address of RESULT, high order byte
	020E.4C.	JUMP to monitor
	020F.00.	Address of monitor, low order byte
	0210.80.	Address of monitor, high order byte
(CR)	210.80	Exit from memory display and modify
• =	-	mode

Your program is now entered and ready to execute. The two numbers you will add together, C1 (Hex) and 05 (Hex), are stored in locations 0200 and 0201 respectively. The result will be stored in location 0202. The two digit hex codes you entered in

succeeding memory locations are the addresses, operands, and 6502 instruction codes necessary to add together two 8-bit binary numbers and return to the monitor program. To execute the program and display the result, perform the following steps:

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(GO) 203 (CR)	g 203 .	Execute program starting at location 0203
(MEM) 202 (CR)	0202.C6	Check result stored in location 0202
(CR)	202.C6	Exit from memory display and modify mode

Although this is a simple problem, it demonstrates the basic procedures for entering and executing a program on the SYM-1 as well as verifying that the system is operating properly.

3.8 ATTACHING AN AUDIO CASSETTE RECORDER

The program you entered in section 3.7 will remain stored in RAM memory only as long as the power remains on. As soon as the power is turned off, RAM data is lost, so to reuse the program you would have to enter it again from the keyboard. In order to provide you with a way to permanently store data and programs, SYM-1 is equipped with the hardware and software logic necessary to "talk to" an audio cassette recorder.

Since SYM-1 audio cassette operation involves high data transfer rates (185 bytes per second for HIGH-SPEED format), you should use a good quality recorder to ensure reliable performance. The unit should be equipped with an earphone jack for output, a microphone for input, a remote jack for remote control of the motor (optional), and standard controls for Play, Record, Rewind, and Stop. An additional feature that is useful but not essential is a tape counter. By keeping a record of counter values you can locate any program of data block manually without having to search the tape under program control at Play speed.

SYM-1 is designed to allow the cassette unit to be attached to either the Applications (A) or the Terminal (T) connector (requires a DB25 connector; see section 3.12). Refer to Figure 3-1 for the board location of these two connectors. Figure 4-3 shows how the Applications (A) edge connector should be wired for the cassette unit. The Terminal (T) connector should be wired as shown in Figure 4-3 if the unit is to be attached to the T connector. Keep the leads as short as possible and avoid running them near sources of electrical interference such as AC power cords. Always use the ground connection at the connector and do not ground directly to the power supply.

The remote control circuitry on the SYM-1 card allows a variety of cassette recorders to be used under software control. However, before you connect your remote control you must determine which type of connection is necessary for your particular recorder. Figure 3-3 illustrates the SYM-1 circuitry and eight different ways to hook it up. The following procedure can be used to determine which connection is necessary for your recorder:

1. Insert the remote control cable into your recorder. Install a tape in the unit.

Press play. The tape should not move. If it does, check the cable.
Measure the voltage at the center tip of the open end of the cable. (See Figure 3-4. Use ground reference from the EAR plug.) Record this as



AUDIO CASSETTE RECORDER JACKS REMOTE CONTROL CONNECTIONS



Figure 3-3. REMOTE CONTROL TYPES AND CONNECTIONS

Table 3-1. AUDIO CASSETTE REMOTE CONTROL TYPE DETERMINATION

		READING A (center tip voltage)						
	-	-6v to -8v	GND	+6v to +8v				
READING B (shield voltage)	-6v to -8v		<u>READING C</u> GND Type VIII -8v Type V					
	GND	<u>READING C</u> GND Type VII -8v Type VI		READING C GND Type I +8v Type IV				
	+6v to +8v		<u>READING C</u> GND Type II +8v Type III					

Reading C (shorted)



Figure 3-4. REMOTE CONTROL PLUG UNIT

Reading A. Typically this will be either +6 to +8 volts, -6 to -8 volts, or ground.

- 4. Measure voltage at the shield of the open end of the cable. Record this as Reading B. The same typical values stated in step 3 will apply. Readings A and B should not be the same.
- 5. Using a wire jumper, short the shield and center tip together. Your tape should now move. Measure the voltage at the center tip (do not remove the short). Record this as Reading C.
- 6. If your tape moves in step 2 or your tape does not move in step 5, check your cable for opens or shorts.
- 7. Use Table 3-1 to determine which type of connections to make for your recorder.
- 8. After you have found the proper category for your recorder, Figure 3-3 illustrates which connections to make.

3.9 SAVE AND LOAD EXERCISE

To check cassette unit operation, we'll "Save" on tape the program presented in Section 3.7, then load the program back into RAM. But before beginning tape operations, we must set the volume and tone controls on the recorder to the correct position. This is accomplished by creating and using a "sync" tape as described in Appendix F. Follow those procedures now, keeping in mind that we will save the program, and thus will also load it back into RAM, in HIGH-SPEED format.

After adjusting you recorder, enter the program from the keyboard as you did before. Insert a tape into the recorder. If your unit is equipped with remote control, place it in Record mode. Since the motor for the cassette is under software control, the tape will not advance. If your unit does not have remote control, do not place the unit in Record mode until just before pressing (CR) while entering the save command shown below including the carriage return, before placing the unit in Play Mode.

YOU	KEY	IN					DISPLAY SHOWS	EXPLANATION
(SAV	2) 3	(-)	200	(-)	210	(CR)	0-210.	Save locations 0200 to 0210 in a
								record with 1D=03, in HIGH-SPEED
								format.

When recording starts the display will go blank. When recording is completed the display will re-light. All this should take approximately eight seconds. If your unit does not have remote control, stop the tape manually after the display re-lights.

Now rewind the tape to the starting point. If your unit has remote control, you will have to pull out the Remote jack from the recorder or keep your finger on the RST key.

To destroy the program stored in RAM, turn off system power, then turn it on again.

Log back onto the computer by pressing (CR), then place the cassette unit in Play mode if it is equipped with remote control. If you are operating the controls manually, you should first enter the load command shown below. Depress "PLAY" control on the cassette recorder before pressing (CR).

YOU KEY IN	DISPLAY SHOWS		EXPLANATION	N		
(LD 2) 3 (CR)	L3	Load ID=03	HIGH-SPEED into memory.	tape	record	with

This command directs the SYM-1 to search for the tape record with ID=03. While the SYM-1 is searching, an "S." will be displayed. When reading begins, the AUDIO indicator LED will glow and the cassette ID will be displayed on the left digit (see Appendix M).

If you are operating the controls manually, turn the recorder OFF. Under remote control, the motor will stop automatically.

Now follow the instructions in Section 3.7 for executing the program. The result of the addition, C6 (Hex), should appear on the display. If the "S." did not disappear when reading in the program, or if the cassette otherwise did not respond as described above, check all wiring connections, verify the settings of the volume and tone controls and repeat the recording and playback procedures, making sure that each step is performed correctly. If after rechecking connections and repeating the procedure you are still unsuccessful, refer to Appendix A.

3.10 ATTACHING A TTY

To enable you to add a hard copy output device to your system, SYM-1 interfaces to a TTY terminal. Since the Teletype Model 33ASR is widely used and easily obtained, it will be used in the procedures and diagrams in this section. To interface other terminals, use the information given in this section as a general guide and consult the terminal instruction manual for different wiring and connection options.

Your TTY should be set for 20 mA current-loop operation. If it is not, follow the manufacturer's instructions for establishing this configuration. In addition, check to make sure that your TTY is set up to operate in full-duplex mode. You need not concern yourself with the TTY data transmission rate. SYM-1 assumes 110 bits-per-second (baud) for TTY terminals.

Just like an audio cassette recorder, a TTY may be attached to either the Applications (A) connector or using a DB25 (see section 3.12), to the Terminal (T) connector connection (See Figure 3-1). Figure 3-5A shows how the edge connector should be wired if the TTY will be attached to the "A" connector. Figure 3-5B shows the proper connections if it will be attached to the "T" connector. Wire the edge connector as appropriate for your application, then slide it into position. To "log on" to the terminal enter the following command at the on-board keyboard (not on the TTY keyboard).

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
RESET)		
CR) SHIFT) (JUMP) 1 (CR)	SY1.1 blank	Log-on to keyboard Log-on to TTY
SHIFT) (JUMP) 1 (CR)	blank	Log-on to T

The TTY should respond with a carriage return and the TTY prompt character, a period. If it does not, turn off the power and re-check your connections, then power-up again.

3.11 TERMINAL EXERCISE

After the TTY prints the prompting character (".") as shown on the first line of the chart below, perform the rest of the steps listed to become acquainted with TTY operation. You will be entering a portion of the program presented in Section 3.7.







3-11

YOU KEY IN	TTY PRINTS	EXPLANATION
M 200 (RETURN)	.M 200 0200,**,	Prompt Display contents of location 0200
C1	0200,**,C1 0201,**,	Store C1 (Hex) in 0200, display 0201
05	0201,**,05	Store 05 (Hex) in 0201, display 0202
(RETURN)	•	Return to monitor

3.12 ATTACHING A CRT

SYM-1 is equipped with an RS-232 interface to facilitate the use of such RS-232 devices as a full-ASCII keyboard and CRT display. Figure 3-6 shows how the proper DB25 connector, which may be easily obtained from an electronics supply house or computer hobby store, should be wired. The location of the interface on the SYM-1 board is shown in Figure 3-1. Some older units may need to be wired differently. Refer to the section on jumper options in Chapter 4.

3.13 CRT EXERCISE

Operating a CRT terminal, such as Synertek Systems' Keyboard Terminal Module, is very similar to operating a TTY. Names of keys and their functions may vary slightly depending on the device, so you should consult your CRT operating manual to find which keys correspond to the TTY keys used in the exercise in section 3.11. SYM-1 automatically adjusts to data transmission rates of 110, 300, 600, 1200, 2400, or 4800 baud for CRT operation. To set the baud rate, enter a "Q" on the CRT keyboard after powering-up (do not press any on-board keys). The CRT should respond with a ".", the terminal prompt character. Now repeat the exercise in Section 3.11 using the CRT keyboard.

In this chapter you have made your SYM-1 operational and learned how to attach several peripheral devices to the system. Let's move on to Chapter 4 and examine in detail the various features of SYM-1 hardware and software.

3-12

CRT I/O CONNECTIONS



Figure 3-6. CRT I/O CONNECTIONS

CHAPTER 4

SYM-1 SYSTEM OVERVIEW

This chapter will describe your SYM-1 microcomputer system's hardware and software in sufficient detail to allow you to understand its theory of operation. Each integrated circuit (IC) component on the SYM-1 board is discussed and related to a functional block diagram. Each functional module is then discussed schematically and the I/O connectors are described. The system memory is then covered and the software is discussed briefly. Detailed data on the software itself is found in Chapter 5 of this manual.

4.1 HARDWARE DESCRIPTION

The SYM-1 microcomputer consists primarily of a 6502 CPU, one or more 6522 Versatile Interface Adapters (VIA), a 6532 Memory and I/O Controller and two types of memory involving any combination of several different components. Because of the flexibility of the memory structure, it is discussed in a separate section (4.2, below).

In any microcomputer system, all the components work together functionally as well as being physically interconnected. These connections are illustrated in Figure 4-1, a block diagram of the SYM-1 microcomputer system.

4.1.1 6502 CPU Description

The Central Processing Unit (CPU) of the SYM-1 microcomputer system is the 6502 microprocessor which is designed around a basic two-bus architecture--one full 16-bit address bus and an eight-bit data bus. Two types of interrupts are also available on the processor. Packaged in a 40-pin dual-in-line package, the 6502 offers a built-in oscillator and clock drivers. Additionally, the 6502 provides a synchronization signal which indicates when the processor is fetching an instruction (operation code) from program memory.

During the following discussion of the 6502, you should refer to the Data Sheets in this manual, which describe the pin connections for all three of the major types of devices present on the SYM-1 microprocessor system.

4.1.1.1 <u>Bus Structure</u>. The 6502 CPU is organized around two main busses, each of which consists of a separate set of parallel paths which can be used to transfer binary information between the components and devices in the SYM-1 system. The address bus transfers the address generated by the processor to the address inputs of the peripheral interface and memory devices (i.e., the 6522 and 6532 components). Note that in the Data Sheet for the 6502, the address lines originate at pins 9-20 and 22-25 of the 6502 CPU. These address lines go to pins 2-17 on the 6522 and/or to pins 2, 5-8, 10-15 and 34-40 on the 6532. Since the processor is almost always the only source of address generation in a system, an address bus is generally referred to as "unidirectional." That is the case with the SYM-1 microcomputer system. Since the address bus consists of 16 lines, the processor may read and write to a total of 65,536 bytes of storage (i.e., program memory words, RAM words, stack, I/O devices and other information), a condition which is normally referred to as a "64K memory capacity."



4-1. FUNCTIONAL BLOCK DIAGRAM

4-2

The other bus in the 6502 processor is called the data bus. It is an eight-bit bidirectional data path between the processor and the memory and interface devices. When data is moved from the processor to a memory location, the system performs a write; when the data is traveling from memory to the CPU, a read is being performed. Pins 26-33 on the 6502, 6522 and 6532 devices are all data lines connected to the data bus. The direction of the transfer of data between these pin connectors is determined by the output of the Read/Write (R/W, Pin 34) of the 6502. This line enables a write memory when it is "low" (when its voltage is below 0.4 VDC). Write is disabled and all data transfers will take place from memory to the CPU if the level is high (greater than 2.4 VDC).

One of the important aspects of the 6502 CPU is that it has two interrupt input lines available, Interrupt Request (labeled \overline{IRQ} in the Data Sheet) and a Non-Maskable Interrupt (labelled \overline{NMI}).

Interrupt handling is one of the key aspects of microprocessor system design. Although the idea of interrupt handling is fairly simple, a complicating factor is the necessity for the processor to be able to handle multiple interrupts in order of priority (usually determined by the programmer) and not "losing track" of any of them in the process. These are concepts which you as a programmer-user of the SYM-1 will be concerned with only in advanced applications. The handling of user-generated interrupts is discussed elsewhere in this manual. If you do have occasion to alter pre-determined interrupt handling, it will be helpful for you to understand how the process works for the two types of interrupts in the 6502.

There are two main differences between the \overline{IRQ} and \overline{NMI} signals and their handling. First, \overline{IRQ} will interrupt the CPU only if a specific flag--the Interrupt Disable Flag (I)--in the system's Processor Status Register is cleared, i.e., zero. If this flag is "set"--i.e., one--the \overline{IRQ} is disabled until the flag is cleared. But an \overline{NMI} request (as its name implies) always causes an interrupt, regardless of the status of the I-flag. The other main difference between the two types of interrupts is that the \overline{IRQ} interrupt is "level sensitive." Any time the signal is less than 0.4 VDC and the Interrupt Disable flag is cleared, an interrupt will take place. In the case of \overline{NMI} , the interrupt is said to be "edge-sensitive" because it is dependent on a sequence of timing events. This interrupt will occur only if the signal goes "high" (i.e., exceeds 2.4 VDC) and then goes back to ground (less than 0.4 VDC). The interrupt occurs on the negative-going transition past 0.4 V.

The Data Sheet contains a summary of the 40 pins on the 6502 CPU and their function. Note that three of the pins--5, 35 and 36--are not connected on the 6502.

4.1.1.2 <u>Summary.</u> The 6502 CPU is a versatile processor. It was selected for your SYM-1 microprocessor system because of its overall functional characteristics, which facilitate its use in a wide variety of applications. Its role in the SYM-1 system will become clearer when we discuss programming and software in Section 4.3 and in Chapters 5 and 6.

4.1.2 6522 Description

The SY6522 Versatile Interface Adapter (VIA) is a highly flexible component used on the SYM-1 module to handle peripheral interfaces. Two of these devices are standard components on your SYM-1; a third may be added merely by plugging it into the socket (U28) provided. Control of the peripheral devices is handled primarily through the two eight-bit bi-directional ports. Each line of these ports can be programmed to act as either an input or an output. Also, several of the peripheral I/O lines can be controlled directly from the two very powerful interval timers integrated into the chip. This results in the capability to 1) generate programmable frequencies, 2) count externally generated pulses, and 3) to time and monitor real time events.

A description of the pin designations on the SY6522 is contained in the Data Sheet enclosed with your SYM-1. It should be used in following the discussion of the operation of the component in the SYM-1 module which follows. The Memory Map of the SYM-1 module (Figure 4-10) will also be helpful during this discussion.

4.1.2.1 <u>Processor Interface.</u> Data transfers between the SY6522 and the CPU (6502) take place over the eight-bit data bus (DB0-DB7) only while the Phase Two Clock (\emptyset 2) is high and the chip is selected (i.e., when CS1 is high and CS2 is low). The direction of these data transfers is controlled by the Read/Write line (R/W). When this line is low, data will be transferred out of the processor into the selected 6522 register; when R/W is high and the chip is selected, data will be transferred out of the SY6522. The former operation is described as the write operation, the latter the read operation.

Four Register Select lines (RS0-RS3) are connected to the processor's address bus to allow the processor to select the internal SY6522 register which is to be accessed. There are 16 possible combinations of these four bits and each combination accesses a specific register. Because of the fact that the SY6522 is a programmable-addressable device, these RS line settings, in combination with the basic device address, form the specific register address shown in the 6522 Data Sheet.

Two other lines are used in the SY6522 interface to the 6502 processor. The Reset line (\overline{RES}) clears all internal registers to a logical zero state (except T1, T2 and SR), placing all peripheral lines in the input state. It also disables the timers, shift register and other on-chip functions and disables interrupting from the chip. The Interrupt Request line (\overline{IRQ}) generates a potential interrupt to the CPU when an internal interrupt flag is set and a corresponding interrupt enable bit is set to a logical "1." The resulting output signal is then "wire or'ed" with other similar signals in the system to determine when and whether to interrupt the processor.

4.1.2.2 Peripheral Interface. As we mentioned earlier, peripheral interface is handled largely over two eight-bit ports, with each of the 16 lines individually programmable to act as an input or output line. Port A consists of lines PA0-PA7 and Port B of lines PB0-PB7.

Three registers are used to access each of the eight-bit peripheral ports. Each port has a Data Direction Register (DDRA and DDRB), which is used in specifying whether the pins are to act as inputs or outputs. If a particular bit in the Data Direction Register is set to zero, the corresponding peripheral pin is acting as an input; if it is set to "1," the pin acts as an output point.

Each of the 16 peripheral pins is also controlled by a bit in the output register (ORA and ORB) and a similar bit in the Input Register (IRA and IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit in the Output Register. A "1" in the appropriate Output Register causes the pin to go "high" (2.4 VDC or higher), and a zero causes it to go "low (0.4 VDC or lower).

Functionally, reading a peripheral port causes the contents of the appropriate Input Register to be transferred to the Data Bus.

The SY6522 has a number of sophisticated features which allow very positive control of data transfers between the processor and peripheral devices through the operation of "handshake" lines which involve the use of Peripheral Control Lines (CA1-CA2 and CB1-CB2). These operations are beyond the scope of this manual; if you are interested in further information, you should consult the data sheet enclosed.

4.1.3 6532 Description

Like the SY6522 described above, the SY6532 is used on the SYM-1 module to control peripheral interface. Only one SY6532 is furnished with your SYM-1 and no others are provided for.

From an operational standpoint, the SY6532 is quite similar to the SY6522. One key difference, particularly on your SYM-1 module, is the presence of a 128-byte x 8-bit RAM within the SY6532. This is the location referred to as "System RAM" in discussions of the software operation and in the Memory Map (Figure 4-10).

A description of the pin designations on the SY6532 is included in the enclosed Data Sheet. You will notice that, like the SY6522, the SY6532 contains 16 peripheral I/O pins divided into two eight-bit ports (lines PA0-PA7 and PB0-PB7). Each of these pins can be individually programmed to function in input or output mode. \overline{IRQ} on the SYM-1 SY6532 is not connected.

The Address lines (A0-A6) are used with the RAM Select (\overline{RS}) line and the Chip Select lines (CS1 and CS2) to address the SY6532. It is in this addressing that the SY6532 differs somewhat from the SY6522's on your SYM-1 module. To address the 128-byte RAM on the SY6532, CS1 must be high and CS2 and RS must both be low. To address the I/O lines and the self-contained interval timer, CS1 and RS must be high and CS2 must be low. In other words, CS1 is high and CS2 is low to address the chip; RS is used to differentiate between addressing RAM and the I/O Interval Timer functions. Distinguishing between I/O lines and the Interval Timer is the function of Address Line 2 (A2), which is high to address the timer and low to address the I/O section. Again, the Memory Map in Figure 4-10 clarifies these operations since they are largely software-directed and address-dependent.

4.1.4 Functional Schematics

Understanding the electrical interfaces among the various components may be of some interest to you as you use and expand your SYM-1 microcomputer. The figures on the following pages include segmented schematics, where each figure provides an electronic overview of the interface between the CPU and its related component devices and peripherals.

Table 4-1 describes the contents of each figure in this group of schematic segments.

Figure	and the second	Function/Segment Diagrammed
· · · · ·		and the second
4-2		TTY and CRT Interface
4-3		Audio Cassette Interface
4_4		Audio Cassette Remote Control
4-5		I/O Buffer
4-6		Keyboard/Display
4-7		Control Section
4-8		Memory Section
4-9		Oscilloscope Output Driver
4-4 4-5 4-6 4-7 4-8 4-9		I/O Buffer Keyboard/Display Control Section Memory Section Oscilloscope Output Driver

Table 4-1. INDEX OF SCHEMATIC SEGMENTS FIGURES 4-2 TO 4-9

Table 4-2 provides, in summary form, a list of the connector points on the four SYM-1 connectors. This allows you to determine pin and connector configurations for various application options.

Table 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1

EXPANSION (E)

APPLICATION (A)

AUXILIARY APPLICATION (AA)

1	SYNC	А	AB0	1	GND	А	+5V	1	GND	A	+5V
2	RDY	В	AB1	2	APA3	В	00	2	-VN	в	+VP
3	Ø1	С	AB2	3	APA2	С	04	3	2 PA 1	С	2 PA 2
4	IRO	D	AB3	4	APA1	D	08	4	2 CA 2	D	2 PA 0
5	RO	E	AB4	5	APA4	Е	0C	5	2 CB 2	E	2 CA 1
6	NMI	F	AB5	6	APA5	F	10	6	2 PB 7	F	2 CB 1
7	RES	Н	AB6	7	APA6	Н	$\overline{14}$	7	2 PB 5	Н	2 PB 6
8	DB7	J	AB7	8	APA7	J	ĪC	8	2 PB 3	J	2 PB 4
9	DB6	к	AB8	9	APB0	Κ	18	9	2 PB 1	к	2 PB 2
10	DB5	L	AB9	10	APB1	L	Audio In	10	2 PA 7	L	2 PB 0
11	DB4	Μ	AB10	11	APB2	М	Audio Out (LO)	11	2 PA 5	Μ	2 PA 6
12	DB3	Ν	AB11	12	APB3	Ν	RCN-1 (1)	12	2 PA 3	Ν	2 PA 4
13	DB2	Р	AB12	13	APB4	Р	Audio Out (H1)	13	RES	Р	3 CA 1
14	DB1	R	AB13	14	APA0	R	TTY KB RTN (+)	14	3 CB 1	R	SCOPE
15	DB0	S	AB14	15	APB7	S	TTY PTR (+)	15	3 PB 2	S	3 PB 3
16	18	Т	AB15	16	APB5	Т	TTY KB RTN (-)	16	3 PB 0	Т	3 PB 1
17	DBOUT (1)	U	Ø 2	17	KB ROW O	U	TTY PTR (-)	17	3 PA 6	U	3 PA 7
18	POR	v	R/W	18	KB COL F	V	KB ROW 3	18	3 PA 3	v	3 PA 0
19	Unused	W	R/W	19	KB COL B	W	KB COL G	19	3 PA 4	W	3 PA 1
20	Unused	Х	AUD TEST	20	KB COL E	Х	KB ROW 2	20	3 PA 5	Х	3 PA 2
21	+5V	Y	<u>1</u> 02	21	KB COL A	Y	KB COL C	21	3 PB 5 (B)	Y	3 PB 4 (B)
22	GND	Z	Ram-R/W	22	KB COL D	z	KB ROW 1	22	3 PB 7 (B)	Z	3 PB 6 (B)

(1) Jumper option(B) Buffered

TABLE 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1 (Continued)

POWER (P)

TERMINAL (T)

25

Audio GND

KEYBOARD (K)

+VP (optional) +5V А 1 GND GND В 2 3 +5V +5V С GND 4 GND D 5 +5V E -VN (optional) GND F GND 6

1	GND	1	+5V
2	RS-232 IN	2	+5V
3	RS-232 OUT	3	+5V
4	N.C.	4	+5V
5	+5V	5	+VP
6	+5V	6	+VP
7	GND	. 7	-VN
8	+5V	8	-VN
9	TTY Keyboard IN +	9	GND
10	TTY Keyboard IN -	10	GND
11	TTY Printer OUT -	- 11	GND
12	TTY Printer OUT +	12	GND
13	N.C.	13	RS-232 IN
14	Audio Remote NPN HI	14	RS-232 OUT
15	Audio Remote NPN LO		
16	Audio Remote PNP LO		
17	Audio Remote PNP HI		
18	Audio IN		
19	Audio GND		
20	N.C.		
21	Audio Out (HI)		
22	N.C.		
23	Audio Out (LO)		
24	N.C.		

4-7a





4-8



Figure 4-3. AUDIO CASSETTE INTERFACE SCHEMATIC



LETTERS IN PARENTHESIS ARE REFERENCES INDICATED AS CONNECTIONS TO THE RECORDER JACKS

AUDIO CASSETTE REMOTE CONTROL

Figure 4-4.

4-10
I/O BUFFERS





Figure 4-5. I/O BUFFERS SCHEMATIC



Figure 4-5a. I/O BUFFERS, PC LAYOUT BLOW-UP

KEYBOARD/DISPLAY



KEYBOARD/DISPLAY SCHEMATIC 4-13

Figure 4-6.

CONTROL



Figure 4-7. CONTROL SECTION SCHEMATIC



MEMORY

Figure 4-8. MEMORY SCHEMATIC





Figure 4-9. OSCILLOSCOPE OUTPUT DRIVER SCHEMATIC

4.2 MEMORY ALLOCATION

This section describes the standard memory allocation in your SYM-1 microcomputer system. It makes extensive use of the detailed Memory Map contained in Figure 4-10. Also described in this section is the technique by which ROM and RAM addressing and usage may be altered by using an array of on-board jumpers which allow you to modify and expand your SYM-1 memory. Expanding RAM memory using off-board components is taken up briefly in Section 4.2.3, although a detailed discussion of this is reserved for Chapter 8, "System Expansion".

4.2.1 Standard Memory Allocation

Figure 4-10 is a map of the standard memory allocation in your SYM-1 microcomputer. Provided with your system are 1K of on-board RAM, extending from location 0000 to 03FF in the Memory Map. Note that the top-most eight bytes (locations 00F8 to 00FF) in Page Zero of this 1K block are reserved for use by the system and should not be used by your programs. The remainder of Page Zero is largely similar to the rest of the RAM provided, but it also has some special significance for addressing which will become clearer in Section 4.3. Locations 0100-01FF in the 1K memory block furnished with your system are reserved for stack usage. Your programs may use this area, but you should use it for normal stack operations incidental to operating your programs. Locations 0200-03FF are general-use RAM for your program and data storage.

In addition to the 1K of on-board RAM furnished with your system, sockets are provided for 3K of plug-in RAM, allowing you to have 4K of on-board RAM memory. These sockets occupy memory locations 0400-0FFF.

The SUPERMON monitor resides in ROM at memory locations 8000-8FFF. (As you know, the SY6502 CPU addresses all memory and I/O identically, so that it is immaterial whether a specific address location is occupied by RAM, ROM or I/O devices.) The next 4K block, from 9000-9FFF, is reserved for future expasion of SUPERMON, although you may use those locations if you wish to do so, provided you remember that if you should obtain an expanded SUPERMON system in the future these addresses may be used.

Extending from A000-AFFF are the I/O devices on your SYM-1 module. As we have previously said, each port on the SY6522/SY6532 devices in SYM-1 is an addressable location. Sheets 2-6 of Figure 4-10 provide you with a detailed Memory Map breakdown of how these devices are addressed. Note that within the SY6532 is a 128 byte segment (locations A600-A7FF). This is the RAM which is resident on the SY6532 used by SYM-1 as System RAM. Sheet 4 of Figure 4-10 describes each memory location within System RAM in detail; you will need this data if you wish to make use of the capability of the system for modifications to SUPERMON. These modifications may include creating your own commands (as described in Chapter 5) which may be entered as if they were Monitor commands. Other such modifications making use of System RAM locations are described in Chapter 9 of this manual.

Memory locations B000-FF80 may be used by your programs, provided of course you have expanded memory to fill those address locations (see Chapter 8). Note, however, that if you plan to obtain the Synertek Systems 8K BASIC module at some later date, that module will occupy locations C000-DFFF. You should plan your applications programs accordingly. Locations FF80-FFFF are reserved for special use by the system, and should not be used in any of your applications code.



Figure 4-10. STANDARD MEMORY MAP, SYM-1

REGISTER			.			
OUTPUT				SYM		
DECISTED A		. /	and the second	CONNECTOR	61D (
(NO EFFECT ON HANDSHAKE)	AOOF		6522 NAME	PIN #	SIM PIN NAM	E
			CA 1	NOT USE	D	ι,
IER	AOOF		CA 2	AUTO PO	WER-ON RESET	
	AUUE		CB 2	AUDIO R	EMOTE CONTROL	OUT
IFR			CB 1	NOT USE	D	
· · · · ·	AOOD					
PCP						
ICK	A00C					
-			SFF SV	577 DATA S	HEET (APPEND)	r x
ACR	AOOB		SEE SI	JJZZ DAIA J		
	AUUD					
SR			Γ			
	A00A		/	SYM		
		· /		CONNECTOR		
TZCTH	A009	· /	6522 NAME	PIN #	SYM PIN 1	NAME
ጥ71 ፣		/	PA 0	A-14	APA O	
	1000		PA 1	A-4	APA 1	
12C-L	AUUo		PA 2	A-3	APA 2	
			PA 3	A-2	APA 3	
TlL-H			PA 4	A-5	APA 4	
	A007		PA 5	A-6	APA 5	
			PA 6	A-7	APA 6	
T1L-L			PA 7	A-8	APA 7	
	A006					
T1C-H			6522 NAME	SYM. CONNE		SYM PIN NAME
	A005		UJZZ NAME		$\frac{1}{1000}$	I IN NAIL
	1005		ח אמ	۸_۹		APR O
		$I I^{\sim}$	ID U DB 1	A-10		APR 1
T1L-L	A004		1D 1 DB 2	A-11		APR 2
			DB 3	A-12		APR 3
DATA DIRECTION			2 d 1 / 90	A-12		
REGISTER A	A003		1D 4	A-15		ADB 5
	1 11005			A-10	CARCETTE IN)	
DATA DIRECTION					CASSELLE IN)	ADB 7
REGISTER B	A002		PB /	A-15		MD /
INPUT/OUTPUT	\wedge					
REGISTER A						
(CONTROLS HANDSHAKE)	A001	⊿ //				
INPUT/OUTPUT						
REGISTER B	A000					
_						

Figure 4-10 (Cont'd). MEMORY MAP FOR SY6522 VIA #1 (DEVICE U25)



Figure 4-10 (Cont'd). MEMORY MAP FOR SY6532 (DEVICE U27)

SYMBOL	ADDRESS	DEFAULT VALUE	COMMENTS
IRQVEC	A67F	80 0F	IRQ Vector
RSTVEC	A67D A67C	8B 4A	RESET Vector
NMIVEC	A67B	80 9B	NMI Vector
UIRQVC	A679 A678	80	User IRQ Vector
UBRKVC	A677 A676	80 4A	User Break Vector
TRCVEC	A675 A674	80 C0	Trace Vector
EXEVEC	A673 A672	88 7E	'Execute' Vector
SCNVEC	A671 A670	89 06	Display Scan Vector
URCVEC	A66F A66E	4C 81	
	A66D A66C	D1 4C	Unrecognized Command Vector
URSVEC	A66B A66A	81 81	Unrecognized Syntax Vector
INSVEC	A668	89 6 A	In Status Vector
OUTVEC	A666 A665	4C 89	
001120	A664 A663	00 4C	Output Vector
INVEC	A662 A661	89 BE	Input Vector
YR	A660 A65F	4C 00	
AR	A65D	00	licer Registers
SR PCHR	A65B	FF 8B	
PCLR	A659 A658	<u>4A</u>	Max. No. Bytes/Record. Paper Tape (Note 6)
LSTCOM	A657 A656	00	Last Monitor Command Trace Velocity (Note 5)
KSHFL TOUTFL TECHO	A655 A654 A653	00 B0 80	Hex Keyboard Shift Flag In/Out Enable Flags (Note 4) Terminal Echo (Note 3)
ERCNT SDBYT	A652 A651	00 4C	Error Count (Note 2) Baud Rate (Note 1)
PADBIT	A650	01	Number of Padbits on Carriage Return

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532

SYMBOL	ADDRESS	DEFAULT VALUE	ľ	COMMENTS
P1H P1L P2H P2L P3H	A64F A64E A64D A64C A64B	00 00 00 00	$\left. \right\}$	16-Bit Parameters
P3L PARNR	A64A A649 A648	00)	No. of Parameters Entered
DDIC	A647 A646	00 00		Not Used
DISBUF	A645 A644 A643	06 86 6E		Right-most Digit of Display Buffer
	A642 A641 A640	6D 00 00		Display Buffer
SCRF SCRE SCRD	A63F A63E A63D	00 00 00		Monitor Scratch Locations
TAPET2 SCRB	A63C A63B	5A 00		High Speed Tape Waveform
SCR6 TAPET1 SCR4 SCR3	A636 A635 A634 A633	00 33 00 00		High Speed Tape Waveform Monitor Scratch Locations
HSBDRY KMBDRY TAPDEL TTAPLE	A632 A631 A630 A62E	46 2C 04		High Speed Tape Boundary KIM Tape Boundary High Speed Tape Leader User Societ B3 (Jump Fatry No. 7)
JINDLL	A62E A62D A62C	00 C8 00		User Socket P2 (Jump Entry No. 6)
	A62B A62A A62A	03 00 02		0300 (Jump Entry 5)
	A628 A627	00 00 00		0000 (Jump Entry 3)
	A625 A625 A624	8B 64		NEWDEV (Jump Entry 2) (Note 7)
	A623 A622 A621	8B A7 C0		BASIC (Jump Entry 0)
SCPBUF	A620 A61F	00		Scope Buffer, No Defaults (32 locations)
	A600			

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)

NOTES - SYSTEM RAM

1.	BAUD RATE-	BAUD 110 300 600 1200 2400 4800	SDBYT D5 4C 24 10 06 01	
2.	ERCNT -	Used by LD	P, FILL, B MOV	
		Count of by And invalid	tes which failed to checksums up to \$	write correctly FF
3.	TECHO -	bit 7 - ECH	io/no echo	
		bit 6 - OUT	IPUT/NO OUTPUT	This bit is toggled everytime a control O (ASCII 0F) is encountered in the input stream.
4.	TOUTFL -	bit 7 = ena bit 6 = ena bit 5 = ena bit 4 = ena	ble CRT IN ble TTY IN ble TTY OUT ble CRT OUT	
5.	TV - TRACE VEL	OCITY 00 = SINGL	E STEP	
		non-zero -	PRINT PROGRAM LATOR THEN PAUSE AND	COUNTER AND ACCUMU- RESUME
		1	PAUSE DEPENDS C (TRY TV = 09)	DN TV
6.	USER PC - DEFA	ULT = 8B4A	= RESET	
7.	NEW DEV TO CH	HANGE BAUI	D RATE ON RS-232	INTERFACE.

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)



Figure 4-10. MEMORY MAP FOR SY6522 VIA #2 (DEVICE U28-USER SUPPLIED) (Continued)



Figure 4-10. MEMORY MAP FOR SY6522 VIA #3 (DEVICE U29) (Continued)

4.2.2 Address Decoding Jumper Options

Four sockets (labeled P0-P3 on the board) for ROM, PROM or EPROM are provided with your SYM-1. Each socket may contain any of four different types of Read-Only Memory devices, up to a total of 28K. The four acceptable devices are the SY2716, the SY2316B, the SY2332 and the SY2364. Each device is slightly different, but they are all read-only memories. They may appear in any combination on a SYM-1 microcomputer system, provided their total capacity does not exceed 24K. But since the devices have different memory capacities, it is necessary to alter normal addressing to accomodate the specific devices selected.

To serve this purpose, we have provided a set of jumpers, located just to the left of the center of the board and directly under the two 74LS145's. The schematic in Figure 4-11 illustrates each useful jumper combination and Table 4-3 outlines them in greater detail. (Note that Table 4-3 contains other jumpers available on the SYM-1, not all of which pertain to memory use.) The broken lines in Figure 4-11 indicate the jumpers installed at the factory. Note, for example, that the first PROM socket, labeled P0 (device U20) is associated with the address group beginning with 8000. If it were necessary to change this configuration, you would remove the connection from Pin 1 of the lower address decoder U10 (74LS145) to jumper connection 7-J so that it becomes associated with a jumper combination which addresses the device you wish to address. Table 4-3a will assist you in configuring your selection of ROM correctly.

Near the bottom of the board below the speaker unit are four jumpers labeled JJ, KK, LL and MM. These enable Write Protection on the RAM in the four 1K blocks available on the board. Jumper 45-MM is factory-installed, enabling Write Protection on System RAM (the 128-byte block in the SY6532). As you add RAM later, or to Write Protect any of the on-board RAM aside from System RAM, you must connect the appropriate jumpers to enable the Write Protect function on the desired memory locations. RAM may be enabled for Write Protect in 1K blocks.

These jumpers offer you flexibility to adapt the SYM-1 board to your particular application. The jumpers will give you the ability to do the following:

- o Use 2K, 4K, or 8K byte ROM or PROM in each 24 pin socket.
- o Complete flexibility in selecting user PROM addressing.
- o Ability to auto power-on to any of the ROM/PROM sockets.

o Write protect expansion RAM.

4.2.3 Off-Board Expandability

SYM-1 is expandable, on-board, up to 28K bytes of EPROM/ROM memory and 4K bytes of RAM, with 4K bytes of address space allocated to the on-board I/O devices. Further expansion of any combination of ROM, PROM, RAM or I/O can be implemented by using SYM's "E" (Expansion) connector to attach an auxiliary board containing the additional devices. Total expandability is limited only by the amount of addressing capability of the SY6502 CPU, i.e., 64K bytes.

Detailed instructions for implementing off-board expansion are contained in Chapter 8, "System Expansion."

4.2.4 I/O Buffers

Your SYM-1 board comes to you equipped with four specially configured I/O buffer circuits. (See Figure 4-5.) The circuit configuration and PC Board layout allow the user to configure these buffers in many ways.

EPROM/ROM JUMPER LOCATIONS AND USAGES



----CONFIGURATION OF DELIVERED VERSION

Figure 4-11. MEMORY ADDRESS DECODING JUMPER OPTIONS

Table 4-3. SYM-1 JUMPERS

JUMPER LETTER	POSITION NUMBER	DESCRIPTION
A,B,C,D E,F,G,H	1,2,3 4,5,6	PROM/ROM Device Select (See Table 4-3a)
J,K,L,M	7,8,9,10,11,12 13,14,15,16,17,18	ADDRESS SELECT (See Table 4-3b)
Ν	19 (1) 20	Auto Power-On to U20 (2) Disable Auto Power-On to U20
Р	19 (1) 20	Auto Power-On to U21 (2) Disable Auto Power-On to U21
R	19 (1) 20	Auto Power-On to U22 (2) Disable Auto Power-On to U22
S	19 (1) 20	Auto Power-On to U23 (2) Disable Auto Power-On to U23
T U	21 22	Enables Monitor RAM at A0xx (3) Enables Monitor RAM at F8xx (3)
V	23	RCN-1 to connector A-N
W X	24 25	Enables Software Debug ON Enables Software Debug OFF
Y	26	DBOUT to connector E-17
BB CC	31 32	Connects TTY IN to PB6 @A402 Connects CRT IN to PB7 @A402
DD	33 34	To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4)
EE	35 36	To run TTY @ +5V and -Vn (4) To run TTY @ +5V and GND
FF	37 38	To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4)
GG	39 40	To run RS232 @+5V and GND To run RS232 @+5V and -Vn (5)
нн	41	Decode line $\overline{18}$ to connector A-K
JJ KK LL MM	42 43 44 45	Enable software write protect 3K block Enable software write protect 2K block Enable software write protect 1K block Enable software write protect monitor RAM

 $^{\circ}$ \times

Table 4-3. SYM-1 JUMPERS (Continued)

NOTES

- 1 Only one socket (U20, U21, U22, U23) should be jumpered to position 19 at one time. The remaining three sockets should be jumpered to position 20.
- 2 See software consideration of auto power-on in Chapter 9.
- 3 One or both can be connected at the same time.
- 4 These positions require a recommended -9V to -15V supply applied to the power connector pin E. R107 should be adjusted (removed and replaced) for your proper current loop requirements.

Example: (for 60ma current loops and Vn = -10V)

a. Connect DD to 33 EE to 35 FF to 38

b. R107 =
$$\frac{Vn - 5V}{I}$$
 = $\frac{(10 - 5)}{60 \text{ ma}}$ = 100

 $R107 = 300\pi$ (as installed) for 20 ma current loop and Vn=-10V

For RS232 devices using other than LM1489 or equivalent input receivers (i.e., probably terminals older than ten years) then GG should be strapped to 40 and a -9V to -15V supply applied to the power connector pin E.

5

Table 4-3a. SYM-1 PROM/ROM DEVICE SELECT

SOCKET LOCATION	SOCKET NAME	MEMORY DEVICE	JUMPER LETTER	POSITION NUMBER
U20	P0	2716	A E	2 or 3 5 or 6
U20	P0	2316	A E	2 or 3 2 or 3
U20	P0	2332	A E	1 2 or 3
U20	PO	2364	A E	1 4
U21	P1	2716	B F	2 or 3 5 or 6
U 21	P1	2316	B F	2 or 3 2 or 3
U21	P1	2332	B F	1 2 or 3
U 2 1	P1	2364	B F	1 4
U22	P2	2716	C G	2 or 3 5 or 6
U 22	P2	2316	C G	2 or 3 5 or 6
U 22	P2	2332	C G	1 2 or 3
U 22	P2	2364	C G	1 4
U23	Р3	2716	D H	2 or 3 5 or 6
U23	P3	2316	D H	2 or 3 2 or 3
U23	P3	2332	D H	1 2 or 3
U23	P3	2364	D H	1 4

NOTE: 2716 devices assumes Synertek, Intel or equivalent pin outs.

Table 4-3b. SYM-1 ADDRESS SELECT

٦

Г

High Order SYM-1 Address lines

	A 15	A 14	A 13	A 12	A 11	A 10	A 9	A 8	JUMPER NUMBERS (2) JUMPER LETTERS
s	1	0	0	0	0	Х	Х	Х	807
	1	0	0	0	1	х	х	Х	<u>88</u>
	1	0	0	1	0	Х	Х	х	90
	1	0	0	1	1	х	х	Х	98
	1	0	1	0	0	х	х	х	$\overline{A0}$ Onboard I/O \overline{O} \overline{CS} U20
	1	0	1	0	1	х	Х	х	A8 Onboard I/O +5V
	1	0	1	1	0	Х	Х	х	
	1	0	1	1	1	х	х	х	B8
	1	1	0	0	0	х	х	х	
	1	1	0	0	1	х	X	х	C8
	1	1	0	1	0	х	х	х	
	1	1	0	1	1	х	Х	Х	D8
	1	1	1	0	0	х	х	х	
	1	1	1	0	1	х	Х	х	E8
	1	1	1	1	0	х	х	Х	F0(17)
	1	1	1	1	1	X	х	х	$\overline{F8}$ — (18) X = Don't care.

2K Blocks

NOTES:

(1) Broken lines indicate delivered version of jumpers.

(2) Each jumper number represents a 2K address space decode.

(3) Jumper numbers can be wire or'ed to increase the address space of the CS on any socket (i.e., decoder is open collector.)

The single-stage circuit consists of a transistor and "circuit positions" for the user to add resistors, capacitors and dioders in any of many positions. This flexibility allows inverting and noninverting stages, input-resistive or capacitive coupling and much more. The user should refer to the schematic and P.C. layout in Figure 4-5a in order to completely understand this circuit.

4.3 SOFTWARE DESCRIPTION

Software on your SYM-1 microcomputer must be discussed from two perspectives. First, the SYM SUPERMON Monitor software which handles keyboard display, interrupts and other requirements for system operation must be understood. We will discuss this subject in succeeding sections. The second aspect of software is the microprocessor assembly language with which you will write your applications programs. A brief introduction to the 6502 instruction set is included later in this chapter.

In this chapter, we discuss the SYM-1 command language syntax only briefly; Chapter 5 contains a detailed discussion of each of the instructions in the set. Chapter 6 will help you through the process of using these and the 6502 language in applications programming by describing three selected sample programs.

4.3.1 Monitor Description - General

Figure 9-1 illustrates the general system flow of the SYM-1 SUPERMON Monitor software. As you can tell, the main program is simple and straightforward. Its purpose is to direct processing to the appropriate I/O or command routine, and for this reason it is thought of as a "driver"--it "drives" or directs the software.

The means by which the Monitor handles the direction of software flow is one of the unique features of the SYM-1 system and is worth a brief explanation at this point. We will discuss the subject in greater detail in Chapters 5 and 8.

When the SUPERMON Monitor receives a one- or two-character command from the on-board keyboard, TTY or CRT terminal, it then accepts 0-3 parameters associated with the command. The string of command and parameters (if any) is terminated by a carriage return. It is noteworthy that each instruction which may be entered by use of a single key on the on-board keyboard may also be entered with a similar command from a terminal.

Upon receiving a command and up to three parameters, SUPERMON checks to determine whether the command and its associated number of parameters is a defined combination. If so, the command is executed. Otherwise, an error message is printed or displayed showing the ASCII representation of the command which was not recognized.

For example, a "GO" with one parameter causes the program to pass control to the program stored at the memory location indicated by the parameter. Thus, a "GO" followed by "0200" instructs the system to begin executing the instructions stored starting at memory location 0200. A "GO" with no parameters (i.e., "GO" followed by a Carriage Return) will cause program execution to resume at the address stored in the "pseudo Program Counter" (memory locations A659 and A65A).

However, a "GO" command with two or three parameters is not a defined command in SUPERMON, and will result in a display or message of "Er 47". The "47" is the ASCII representation for a "G" and is designed to help you define the instruction or command which was not recognized. The monitor is designed so that you can extend the range of defined command-parameter combinations by "intercepting" the error routine before it executes and designing your own series of pointers to memory locations to be associated with specific commands. Thus, you might wish to define a "GET" routine which could be entered at the keyboard with a "GO" and two parameters. You will learn how to do this in Chapter 9.

4.3.2 Software Interfacing

The SYM-1 Monitor is structured to be device-independent. Special requirements for device handling are "outside" the Monitor's central control routines, which isolate them from the Monitor's standard functions. Also, as we have indicated, SYM-1 commands may be entered from any device. It is not necessary to use the on-board keyboard to do so. This means you need not concern yourself with the details of I/O; they are handled internally.

4.3.3 6502 Microprocessor Assembly Language Syntax

The SY6502 microprocessor used on your SYM-1 is an eight-bit CPU, which means that eight bits of data are transferred or operated upon at a time. It has a usable set of 56 instructions used with 13 addressing modes. Instructions are divided into three groups.

Group One instructions, of which there are eight, are those which have the greatest addressing flexibility and are therefore the most general-purpose. These include Add With Carry (ADC), the logical AND (AND), Compare (CMP), the logical Exclusive OR (EOR), Load A (LDA), logical OR with Accumulator (ORA), Subtract With Carry (SBC) and Store Accumulator (STA).

Group Two instructions include those which are used to read and write data or to modify the contents of registers and memory locations.

The remaining 39 instructions in the SY6502 instruction set are Group Three instructions which operate with the X and Y registers and control branching within the program. You'll learn more about these instructions in the next section. More detailed information can be found in the Synertek Programming Manual for the SY6500 family.

An assembly language instruction consists of the following possible parts:

Label

- Optional. Used to allow branching to the line containing the label and for certain addressing situations.

Mnemonic - Required. The mnemonic is a three-character abbreviation which represents the instruction to be carried out. Thus the mnemonic to store the contents of the accumulator in a specific memory location is "STA" (STore Accumulator).

Operand(s) - Some may be required, or none may be allowed. This depends entirely upon the instruction itself and may be determined from the later discussion.

Comment - Optional. Separated from last operand (or from the command mnemonic where no operand is used) by at least one blank. These words are ignored by the assembler program but are included only to allow the programmer and others to understand the program.

The SY6502 allows 13 modes of addressing, which makes it one of the most flexible CPUs on the market. Table 4-4 describes these addressing modes briefly. Details may be found in the Synertek Programming Manual for the SY6500 family.

You will note that some of the addressing modes make use of Page Zero, a concept introduced briefly earlier in this chapter. Page Zero addressing modes are designed to reduce memory requirements and provide faster execution. When the SY6502 processor encounters an instruction using Page Zero addressing, it assumes the high-order byte of the address to be 00, which means you need not define that byte in your program. This technique is particularly useful in dealing with working registers and intermediate values. As the Memory Map (Figure 4-10, Sheet 1) shows, memory locations 0000-00FF make up Page Zero.

4.3.4 SY6502 Instruction Set

Table 4-5 provides you with a summary of the SY6502 instruction set. Each instruction is shown with its mnemonic, a brief description of the function(s) it carries out, and the corresponding "op code" for each of its valid addressing modes. The "op code" is the hexadecimal representation of the instruction and is what will appear when the instruction byte is displayed by SUPERMON.

When creating applications programs for your SYM-1, you will typically write them in the SY6502 assembly language mnemonic structure shown in Table 4-5, then perform a "hand assembly" to generate the "op codes" and operands. The process of hand assembling code is explained in greater detail in Section 6.2.2. You will be referring to this table--or to your SYM Reference Card--quite frequently during programming.

To understand some of the instructions, you should be aware of six "status register" flags which are set and reset by the results of program execution. Generally, these flags and their functions are:

Ν	-	Set to "1" by CPU when the result of the previous instruction is negative
Z	-	Set to "1" by CPU when the result of the previous instruction is zero
С	-	Set to "1" by CPU when the previous instruction results in an arithmetic
		"carry"
		Set to "0" by CPU when the previous instruction results in "borrow"
		(subtract)
		Also modified by shift, rotate and compare instructions.
I	_	When "1," IRQ to the CPU is held pending
D	-	When "1," CPU arithmetic is operates in decimal mode
V	-	Set to "1" by CPU when the result of the previous instruction causes an
		arithmetic overflow

The Synertek Programming Manual (MNA-2) discusses this subject in greater detail.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES

SY6502 INSTRUCTION SET SUMMARY

Addressing Modes

		#			
Mode	Description	Bytes	•	Ex	ample
IMPLIED	The operation performed is implied by the instruction.	1*	TAX	AA	Code for transfer A to X
ACCUMULATOR	The operation is performed upon the A register.	1	ROL A	2A	Code for rotate left A
IMMEDIATE	The data accessed is in the second byte of the instruction.	2	LDA #3	A9 03	Code for load A immediate Constant to use
ZERO PAGE	The address within page zero of the data accessed is in the second byte of the instruction.	2	LDA Z	A5 75	Code for load A zero page Low part of address on page zero
ZERO PAGE INDEXED BY X	The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the data accessed.	2	LDA Z,X	в5 75	Code for zero page indexed by X Base address on page zero
ZERO PAGE INDEXED BY Y	The second byte of the instruction plus the contents of the Y register (without carry) is the address on page zero of the data accessed.	2	LDX Z,Y	в6 75	Code for zero page indexed by Y Base address on page zero
ABSOLUTE	The address of the data accessed is in the second and third bytes of the instruction.	3	LDA L	AD 47 02	Code for load A absolute Low part of address High part of address

*Except BRK which is two bytes when not using SUPERMON or when in DEBUG mode.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES (Continued)

		#			
Mode	Description	Bytes		E>	xample
INDEXED BY X	The address in the second and third bytes of the instruction, plus the contents of the X register is the address of the data accessed.	3	LDA L,X	BD 47 02	Code for load A indexed by X Low part of base address High part of base address
INDEXED BY Y	The address in the second and third bytes of the instruction, plus the contents of the Y register is the address of the data accessed.	3	LDA L,Y	B9 47 02	Code for load A indexed by Y Low part of base address High part of base address
INDIRECT PRE-INDEXED BY X	The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the two-byte address of the data accessed.	2	LDA (Z,X)	A1 75	Code for load A, indirect pre- indexed by X Base address on page zero
INDIRECT POST-INDEXED BY Y	The contents of the page zero two- byte address specified by the second byte in the instruction, plus the contents of the Y regis- ter is the address of the data accessed.	2	LDA (Z),Y	B1 75	Code for load A, indirect post-indexed by Y Base address of page zero
RELATIVE BRANCH	The second byte of the instruction contains the offset (in bytes) to branch address.	2	BEQ LOC	F0 07	Code for branch if equal Seven bytes ahead
INDIRECT JUMP	The address in the second and third bytes of the instruction is the address of the address to which the jump is made.	3	JMP (LOC)	6C 47 02	Code for jump indirect Low part of indirect address High part of indirect address

Table 4-5. SY6502 CPU Instruction Set Summary

<u>_</u>	6502 INSTRUCTION SET SUMMARY						Mo	de								Co	ond Co	it des	ion s		
Instr	Description	IMP	ACC	WWI	Z	Z'X	Ζ', Υ	ABS	L,X	L,Y	(Z,X)	Υ (Σ)	REL	IND	N	Z	C	I	D	V	в
ADC	A + M + C \rightarrow A, C Add memory to accumulator with carry			69	65	75		6D	7D	79	61	71		-	*	*	*	1 - 1	-	*	-
AND	A $\Lambda M \rightarrow A$ "AND" memory with accumulator		-	29	25	35		2D_	3D	39	21	31	r		*	*	-	-	-	-	-
ASL	C ← 76543210 ← 0 Shift left one bit (memory or accumu- lator		0A	-	06	16		0E	1E						*	*	*	- -		-	-
BCC	Branch on C = 0 Branch on carry clear				-								90		-	1	-	-	na T	-	-
BCS	Branch on C = 1 Branch on carry set	-			-								в0	3	-	-	-	-	-	-	-
BEQ	Branch on Z = 1 Branch on result zero												FO		-	-	-	-	-	-	-
BIT	A Λ M, M ₇ \rightarrow N, M ₆ \rightarrow V Test bits in memory with accumulator				24		-	2C							M7	*	-	-		м6	-
BMI	Branch on N = 1 Branch on result minus												30		и 1 1	-	-	-	-	-	-
BNE	Branch on Z = 0 Branch on result not zero					-							D0		ang T a	•	-	-	-		-
BPL	Branch on N = 0 Branch on result plus												10		-	_	-	-	-	-	-
BRK	Forced interrupt PC↓ P↓ Force break	00									-				-	-	-	-	-	<u> </u>	1

6502 INSTRUCTION SET SUMMARY							Мо	de								Co	ond Co	it: des	ion s		
Instr	Description	IMP	ACC	IMM	Z	z,x	Z,Y	ABS	ц,Х	г, Ү	(Z'X)	(Z),Y	REL	DNI	N	z	С	I	D	v	В
BVC	Branch on V = 0 Branch on overflow clear				-								50		-	-	-	-	-	-	-
BVS	Branch on V = 1 Branch on overflow set				·								70		-	-	1	-	1	-	-
CLC	0 → C Clear carry flag	18			_										1	-	0	-	1	-	-
CLD	0 → D Clear decimal mode flag	D8													-	-	-	-	0	-	-
CLI	0 → I Clear interrupt disable flag	58													-	-	-	0	-	-	-
CLV	0 → V Clear overflow flag	в8		-		-									-	-	-	-	-	0	-
CMP	A - M Compare memory and accumulator			С9	С5	D5		CD	DD	D9	сı	Dl			*	*	*	-	-	-	-
СРХ	X - M Compare memory and index X			ЕO	E4			EC						1	*	*	*	-	-	-	-
СРУ	Y - M Compare memory and index Y	- - - -		C0	C4			сс				-			*	*	*	-	1	-	-
DEC	$M - 1 \rightarrow M$ Decrement memory by one				C6	D6		CE	DE						*	*	-	-	-	-	-
DEX	$X - 1 \rightarrow X$ Decrement index X by one	CA		,											*	*	-	-	-	-	-

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

Table 4-5.	SY6502 CPU Instruction Set Summary(Continued)

	6502 INSTRUCTION SET SUMMARY		Mode									Condition Codes									
Instr	Description	IMP	ACC	WWI	2	Z,X	Ζ,Υ	ABS	г,Х	L,Y	(Z., X)	Υ '(Z)	REL	UNI	N	z	с	I	D	v	в
DEY	$Y - 1 \rightarrow Y$ Decrement index Y by one	88													*	*	-	-	-	-	-
EOR	A ¥ M → A "Exclusive-Or" memory with accumulator			49	45	55		4D	5D	59	41	51			*	*	-	-	-	-	-
INC	$M + 1 \rightarrow M$ Increment memory by one				E6	F6		EE	FE	1					*	*	-	-	-		-
INX	$X + 1 \rightarrow X$ Increment Index X by one	Е8											-		*	*	-	-	-	-	-
INY	$Y + 1 \rightarrow Y$ Increment index Y by one	С8										-			*	*	-	-	-	-	-
JMP	$(PC + 1) \rightarrow PCL$ $(PC + 2) \rightarrow PCH$ Jump to new location		-					4C						6C	- ,	-	_	-	-	-	·
JSR	PC + 2 \downarrow , (PC + 1) \rightarrow PCL (PC + 2) \rightarrow PCH Jump to new location saving return address							20							_	1	-	-	-	_	-
LDA	$M \rightarrow A$ Load accumulator with memory			A9	A5	в5		AD	BD	в9	Al	Bl	-		*	*	-	-	-	-	-
LDX	$M \rightarrow X$ Load index X with memory			A2	A6		в6	AE		BE			2 		*	*	-		-	-	-
LDY	$M \rightarrow Y$ Load index Y with memory			AO	A4	в4		AC	вС	-					*	*	-	-	-	-	-

Table 4–5.	SY6502 CPU	Instruction Set	Summary	(Continued)
------------	------------	-----------------	---------	-------------

	6502 INSTRUCTION SET SUMMARY	Mode													Condition Codes								
Instr	Description	IMP	ACC	IMM	2	Z,X	Ζ,Υ	ABS	L, X	г,Υ	(Z,X)	Υ,(Z)	REL	UNI	N	z	с	I	D	v	в		
LSR	0 → 76543210 → C Shift right one bit (memory or accu- mulator)		4A		46	56		4E	5E						0	*	*	-	-	-	-		
NOP	No Operation	EA													-	-	-	-	-	-	-		
ORA	A V M → A "OR" memory with accumulator			09	05	15		0D	lD	19	01	11			*	*	-	-	-	-	-		
рна	A↓ Push accumulator on stack	48													-	-	-	-	-	-	-		
PHP	P↓ Push processor status on stack	08													-	-	-	-	-	-	1		
PLA	A ↑ Pull accumulator from stack	68													*	*	-	-	-	-	-		
PLP	P ↑ Pull processor status from stack	28				-										F	rom	st	.ack				
ROL	M or A 76543210 - C Rotate one bit left (memory or accu- mulator)		2A		26	36		2E	3E						*	*	*	_	-	-	-		
ROR	Rotate One Bit Right (Memory or Accumulator)		6A		66	76		6E	7E						*	*	*	-	-	-	-		
RTI	P ↑ PC ↑ Return from interrupt	40													From Stack								
RTS	PC \uparrow , PC + 1 \rightarrow PC Return from subroutine	60													-	-	-	-	-	-	-		

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

	6502 INSTRUCTION SET SUMMARY		Mode									Condition Codes									
Instr	Description	AMI	ACC	WWI	2	z,x	Z,Y	ABS	L,X	L, Y	(Z'X)	(Z),Y	REL	IND	N	z	с	I	D	v	В
SBC	A - M - C → A Note: C = Borrow Subtract memory from accumulator with borrow			Е9	E5	F5		ED	FD	F9	El	Fl			*	*	*	1	-	*	-
SEC	l → C Set carry flag	38													-	-	1	-	-	-	-
SED	l → D Set decimal mode flag	F8							·					-	-	-	-	-	1	-	-
SEI	l → I Set interrupt disable flag	78													-	-	-	1	-	-	-
STA	A → M Store accumulator in memory				85	95		8D	9D	99	81	91			-	-	1	-	-	-	-
STX	X → M Store index X in memory				86		96	8E							1,	-	-	-	-	-	-
STY	Y → M Store index Y in memory				84	94	÷	8C		÷					-	-	-	-	-	_	-
TAX	$A \rightarrow X$ Transfer accumulator to index X	АА			-									-	*	*	-	-	-	-	-
TAY	$A \Rightarrow Y$ Transfer accumulator to index Y	A8													*	*	-	-	-		
TSX	$S \rightarrow X$ Transfer stack pointer to index X	ва	,		-										*	*	-	-	-	-	_

	6502 INSTRUCTION SET SUMMARY Mode									Condition Codes											
Instr	Description	IMP	ACC	WWI	Z	Z,X	Ζ,Υ	ABS	Г,Х	г, Ү	(Z,X)	(Z),Y	REL	IND	N	Z	С	I	D	v	В
тха	X → A Transfer index X to accumulator	8A													*	*	-	-	-	-	-
TXS	X → S Transfer index X to stack pointer	9A													-	-	1	-	-	-	-
TYA	$Y \rightarrow A$ Transfer index Y to accumulator	98													*	*	-	-	-	-	-

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

•

CHAPTER 5

OPERATING THE SYM

In this chapter you will learn how to operate your SYM-1. The keyboard functions are described, formation of monitor commands is discussed, and procedures for using an audio cassette, TTY or CRT are explained.

As you operate your SYM-1, you will be dealing with the system monitor, SUPERMON, which is a tool for entering, debugging and controlling your 6502 programs. The monitor also provides a wealth of software resources (notably subroutines and tables) which are available to your applications programs as they run on the SYM-1 system.

SUPERMON is a 4K-byte program which is stored on a single ROM chip located at addresses 8000-8FFF, as you learned in Chapter 4. It also uses locations 00F8-00FF for special purposes and special locations called "System RAM" located at addresses A600-A67F. These usages were outlined in detail in Chapter 4 and in the Memory Map.

Operationally, SUPERMON gets commands, parameters and data from its input channels (the HEX Keyboard, HKB; a teletype, TTY; a CRT terminal or RAM memory and others) and, based on this input, performs internal manipulations and various outputs (to the on-board LED display, TTY or CRT terminal screen or other peripheral devices).

5.1 KEYBOARD LAYOUT

The SYM-1 keyboard (see Figure 5-1) consists of 28 color-coded dual-function keys. The characters and functions on the lower half of the keys are entered by pressing the keys directly. To enter the functions shown in the upper halves of the keys, press SHIFT before you press the key you wish to enter. Remove your finger from SHIFT before pressing the second key. Very little pressure is necessary to actuate a key, and except for DEBUG, you will hear an audible tone when the computer senses that a key has been pressed. RST will cause a beep after a short delay.

The functions included on the SYM-1 provide you with a formidable array of programming tools. You can examine and modify the contents of memory locations and CPU registers, deposit binary or ASCII data in memory, move blocks of data from one area of memory to another, search memory for a specific byte, and fill selected memory locations with a specified data byte. You can also store a double byte of data with a single command, display the two's complement of a number, or compute an address displacement.

The RST, DEBUG ON and DEBUG OFF keys do not transmit any characters to the monitor, but perform the functions indicated by their names directly using hardware logic.

5.2 SYM COMMAND SYNTAX

As we have indicated earlier, each SYM-1 command entered from the on-board keyboard or other device may have from 0-3 parameters associated with it. Each command, with its string of parameters, is terminated by a "CR" (on the HKB) or a carriage return on a terminal device.



Figure 5-1 SYM-1 KEYBOARD

Table 5-1 summarizes the SYM-1 command set. The first column indicates the command, in both HKB and terminal format. The values (1), (2), and (3) refer to the values of the first, second, and third parameters entered. The term "old" is used to mean the memory location most recently referenced by any of the following commands: M, D, V, B, F, SD, S1, S2, SP, L1, L2, LP. All of these commands use locations 00FE and 00FF as an indirect pointer to memory; where a reference to "old" (or (OLD) in some cases) occurs, the former value remains in the memory pointer locations 00FE-00FF.

Note that in the second column of Table 5-1 we have provided you with the ASCII code for each instruction. Several of the commands do not have associated ASCII codes and use instead a computed "hash code." Hash codes are marked with an asterisk. You need not concern yourself with the means by which the hash code is determined, but you should note that SYM will display these values when the commands are entered with an incorrect syntax, i.e., if you make an error when entering these commands.

Table 5-2 provides you with a brief summary of the additional keys found on the on-board keyboard of the SYM-1. These are operational and special keys which do not generally have parameters associated with them, with the exception of the special user-function keys.

In the discussion of each monitor command which follows, the same basic format is followed. First, the appropriate segment of Table 5-1 is reproduced, for easy reference. Next, the command is described in some detail. Examples are used where they will make understanding the monitor command easier.

Because it is believed that most users of the SYM-1 will ultimately use a TTY to enter and obtain printouts of instruction strings, the remainder of Chapter 5 is designed to use the TTY keyboard function designations rather than those of the on-board keyboard. Remember, though, that both keyboards are functionally the same as far as SUPERMON is concerned. For this reason, we are also using a comma as a delimiter in the command string; the minus sign on the on-board keyboard (or, for that matter, on the TTY or CRT keyboard) may also be used for this purpose.

The examples provided were entered from a terminal device. When entering commands from the HKB, remember to use the (-) key instead of a comma to delimit parameters.
Table 5-1. SYM-1 COMMAND SUMMARY

Command	Code		Number of Assoc	iated Parameters	
НКВ/ТТҮ	ASCII	0	1	2	3
MEM M	4D	Memory Exam- ine and mod- ify, begin at (OLD)	Memory Exam- ine and mod- ify, begin at (1)	Memory Search for byte (1), in locations (OLD) - (2)	Memory Search for byte (1), in locations (2) – (3)
REG R	52	Examine and modify user registers PC, S,F,A,X,Y			
GO G	47	Restore all user registers and resume execution at PC	Restore user registers ex- cept PC = (1) S = FD, mon- itor return address is on stack		
VER V	56	Display 8 bytes with checksum be- ginning at (OLD)	Display 8 bytes with checksum be- ginning at (1)	Display (1)-(2), 8 bytes per line, with addresses and cumulative checksums	
DEP D	44	Deposit to memory, be- ginning at (OLD). CRLF/ address after 8 bytes, auto spacing	Deposit to memory, be- ginning at (1)		
CALC C	43		Calculate 0-(1) or two's com- plement of (1)	Calculate (1)-(2) or displacement	Calculate (1)+(2)-(3) or displacement with offset
BMOV B	42				Move all of (2) thru (3) to (1) thru (1)+(3)-(2)

* HASHED ASCII CODE

Command	Code	Number of Associated Parameters			
НКВ/ТТҮ	ASCII	0	1	2	3
JUMP J	4A		Restore user reg isters except PC entry (1) of JUM TABLE, S=FD, n itor return on stack	- - 1P non-	
SDBL SD	*10			Store high byte of (1) in (2) + 1 then lo byte of in (2), good for changing vectors	(1)
FILL F	46				Fill all of (2) - (3) with data byte (1)
WP W	57		Write protect user RAM ac- cording to lo 3 digits of (1)		
LDI LI	*12	Load first KIM format record found into lo- cations from which it was saved	Load KIM record with ID = (1) into locations from which it was saved	d (1) must = FF load first KIM record found, but start at location (2)	
LD2 L2	*13	Load first hi speed record found into lo- cations from which it was saved	load hi speed record with ID = (1)		 (1) must = FF load first hi speed record found into (2) - (3)
LDP LP	*11	Load data in paper tape format. To signal end of file for tape without EOF record, type ;00 CR in on-line mode.			

Table 5-1. SYM-1 COMMAND SUMMARY (Continued)

Table	5-1.	SYM-1	Command	Summary	(Continued)
-------	------	-------	---------	---------	-------------

Command	Code	Number of Associated Parameters				
НКВ/ТТҮ	ASCII	0	1	2	3	
SA VP SP	*1C			Save data from locations (1) - (2) in paper tape format. To crea end of file rec- ord, unlock punch, switch to local mode, lock punch, type ;00 CR	te	
SAVI SI	*1D				Save cassette tape locations (2) - (3) with ID = (1) KIM format	
SAV2 S2	*1E				Save cassette tape locations (2) - (3) with ID = (1) hi speed format	
EXEC E	45		Get monitor input from RAM, starting (1)	Get monitor input from RAM, starting (2) and store (1) for later use	Get monitor input from RAM, starting (3) and store (1) and (2) for later use.	

* HASHED ASCII CODE

Table 5-2.OPERATIONAL AND SPECIAL KEY DEFINITION
(ON-BOARD KEYBOARD ONLY)

Key	ASCII or *Hash Code	Description/Use
CR	OD	Carriage Return (terminates all command strings)
+	2B	Advance eight bytes
-	2D	Retreat eight bytes; also used to delimit parameters
\rightarrow	3E	Advance one byte or register
\leftarrow	3C	Retreat one byte
USRO	*14	
USR I	*15	
USR2	*16	All USR keys transmit the indicated Hash Code when entered as a command. The same hash codes can be
USR3	*17	acters, no spaces) through U7 as commands. These
USR4	*18	the monitor to vector through the unrecognized com-
USR5	*19	mand vector. See Chapter 9 for instructions on using this SUPERMON command feature to program
USR6	*1A	your own special functions.
USR7	*1B	
SHIFT	None	Next key entered is upper position of the selected key.
RST	None	System RESET. System RAM reinitialized to default values
DEBUG ON	None	Turn hardware Debug function "ON"
DEBUG OFF	None	Turn hardware Debug function "OFF"
ASCII	None	Next two keys entered (Hex) will be combined to form one ASCII character (e.g., SHIFT ASCII 4 D followed by a CR is the same as MEM followed by a carriage return).

* HASHED ASCII CODE

5.3 SYM-1 MONITOR COMMANDS

5.3.1 M (Display and/or Modify Memory)

Number of Associated Parameters					
0	1	2	3		
Memory Examine and modify, begin at (OLD)	Memory Examine and modify, begin at (1)	Memory Search for for byte (1), in lo- cations (OLD)-(2)	Memory Search for byte (1), in locations (2)-(3)		

• The standard form for this command uses one parameter and is shown below.

M addr CR

SUPERMON will then display the address and the byte contained in the location "addr." The following options are then available:

- 1. Enter 2 Hex digits: bb is replaced and the next address and byte are displayed.
- 2. Enter colon (from terminal) and any character: bb is replaced with the ASCII code for the entered character.
- 3. Enter \rightarrow or \leftarrow (>or < from terminal): bb is left unchanged and addr+1 or addr-1, with its contents, is displayed.
- 4. Enter + or : bb is left unchanged and addr+8 or addr-8 with its contents, is displayed.
- 5. Enter CR : Return to monitor command mode; bb unchanged.
- Another form of the display memory command uses no parameter as shown below:

M CR

This will cause SYM-1 to resume memory examine and modify at (OLD).

• The same memory (M) key may be used to search for a particular byte in memory, using three parameters in this form:

M bb,addr1,addr2 CR

This instructs the system to search for byte bb from addrl to addr2. When an occurrence of bb is found, the location and contents are displayed, and all of the standard M options described above become available. In addition, a "G" entered following any halt will continue the search.

5-8

• Similarly, the two parameter sequence:

M bb,addr CR

will resume memory search for byte bb from (OLD) to addr.

The following examples demonstrate the various uses of memory display/modify commands. Characters entered by the user are underlined.

One Parameter

.M. ≱ 0215,BB, <u>≯</u> *	Display memory location (OLD); return to Monitor
. <u>m A656</u> } A656,00, <u>0A</u> A657,4D, <u>}</u>	Display memory location A656 Put some data there; return to Monitor
• <u>M 200</u> 0200,10,: <u>A</u> 0201,00,: <u>B</u> 0202,00,: <u>C</u> 0203,20, <u>J</u> •	Display memory location 200 Replace data with ASCII code for A Next location displayed; replace data with ASCII B Next location displayed; replace data with ASCII C Return to Monitor
. <u>M</u> 0200↓ 0200,41,> 0201,42,> 0202,43,_ 0203,20,_ 0204,AF, <u>↓</u>	Display memory location 200 Display next location; data unchanged Display next location; data unchanged Use space bar for same purpose as arrow Return to Monitor
• <u>M</u> <u>0300 }</u> 0300,B4,≤ 02FF,BB,≤ 02FE,44,≤ 02FU,BB,)	Display memory location 300 Display previous location; data unchanged Return to Monitor
* * * 0200,41,+ 0208,F0,_ 0209,06,_ 0209,06,_ 0200,20,- 0202,43, <u>}</u>	Display memory location 200 Advance 8 bytes and display memory Space used to advance one location; data unchanged Reverse 8 bytes and display memory Return to Monitor
• <u>m</u> <u>0200)</u> 0200,41, <u>)</u> • <u>M</u> J 0200,41, <u>)</u>	Display memory location 200 Return to Monitor Display (OLD) which is still 200 Return to Monitor

Two and Three Parameters

·M 6C,8000,8400) Search for 6C in range 8000-8400 801F,6C,-8017,29, *<u>V V</u> 8017 29 10 FO 07 68 AA 68 28,D2 0202 .M 6C,84002 Continue search 801F,6C,__ 8020,F6, 8021,FF,<u>G</u> Continue search 8026,60, 8027,F8,_ 8028,FF, J Halt search ٠

5.3.2 R (Display and/or Modify User Registers)

Number of Associated Parameters						
0	1	2	3			
Examine and mod- ify user registers PC,S,F,A,X,Y						

• The only pre-defined form of this command is with no parameters, i.e.:

R CR

As soon as the command is entered, the contents of the PC are displayed as follows:

P 8B4A,

Using a forward arrow (- or >), or a space, you may examine the next register. Registers are displayed in the order PC, S, F, A, X, Y, with wrap-around (i.e., PC is displayed after Y). Each register is named on the display or TTY printout; the letter X is displayed as \neg .

To modify the displayed register, enter two or four digits (four only in the case of the PC). The register will be automatically modified and the next will be displayed. A CR will cause control to return to the monitor.

In the following example, we have modified the contents of the PC register to become 0200, and the A register to be set to 16. The other registers are not modified and at the conclusion of the complete register cycle and redisplay of PC, a CR is used to return to monitor command mode.

$\begin{array}{c} \underline{R} \\ P \\ BB4A, _ \\ S \\ F \\ F \\ 0 \\ 0 \\ - \\ 0 \\ 0 \\ - $	Display registers PC; space is used to advance
X 00, Y 00, F 8B4A, }	PC redisplayed; return to Monito
$\begin{array}{c} \cdot \underline{R} \\ P & BB4A, 0200 \\ S & FF, \underline{>} \\ F & 00, \underline{-} \\ A & 00, \underline{16} \\ X & 00, \underline{+} \\ \end{array}$	Alter PC = 200, A = 16

5.3.3 G (GO)

Number of Associated Parameters					
0	1	2	3		
Restore all user registers and re- sume execution at PC	Restore user regis- ters except PC = (1) S = FD; monitor return address is pushed onto stack				

• The GO command may be used with <u>no</u> <u>parameters</u> to restore all user registers and begin execution at PC:

G CR

• With one parameter, the command will restore user registers except that PC is set to addr, S is set to FD and SUPERMON's return address is pushed onto the stack. Thus, if a subroutine return is executed, it will result in a return to monitor command mode (with the user's stack not saved). Its format is as follows:

G addr CR

5.3.4 V (VERIFY)

Number of Associated Parameters						
0	1	2	3			
Display 8 bytes with checksum be- ginning at (OLD)	Display 8 bytes with checksum be- ginning at (1)	Display (1)-(2), 8 bytes per line, with addresses and cumulative check- sums				

- Pressing of the BREAK key on a CRT or any key on the HKP will stop printing without an error message.
- With <u>one parameter</u>, this command will result in the display of 8 bytes beginning at addr, with checksum. The format is as follows:

V addr CR

In this example, bytes stored in locations 200-207 are displayed, along with their checksum:

```
.<u>V 200)</u>
0200 41 42 43 20 AF 88 C9 0D,F3
02F3
```

Note that on the on-board display, only the two-byte checksum will be visible.

The checksum is a 16-bit arithmetic sum of all of the data bytes displayed. The low byte is displayed on the data line, and the full checksum on the next. The address is not included in the checksum.

• With no parameters, the command will display 8 bytes beginning at (OLD).

V CR

```
.<u>V)</u>
0200 41 42 43 20 AF 88 C9 0D,F3
02F3
```

• With **two parameters**, the "V" command will display memory from addr1 through addr2. Eight bytes per line are displayed, with cumulative checksums. A single byte checksum is included on each data line, and a final two-byte checksum is printed on a new line.

V addr1,addr2 CR

÷

→<u>V</u> 8000,8015↓ 8000 4C 7C 8E 20 FF 80 20 4A,5C 8008 81 20 71 81 4C 03 80 08,C6 8010 48 8A 48 BA BD 04,5E 085E

5.3.5 D (Deposit)

			· · · · · · · · · · · · · · · · · · ·				
Number of Associated Parameters							
0	1	2	3				
Deposit to memory, beginning at (OLD), CRLF/address after 8 bytes, auto spac- ing	Deposit to memory, beginning at (1)						

• This command is used for entering data to memory from a terminal. With one **parameter**, this command instructs the system to output a **CR** and line feed and print addr. As each two-digit byte is entered, a space is output. If you enter a space (instead of a two-digit byte), you will cause two more spaces to be output, and that memory location will remain unchanged. ASCII data may be entered with the colon, as in the M command.

D addr CR

 • D
 200)

 0200
 A9
 3A
 85
 46
 20
 13
 08
 20

 0208
 EE
 08
 85
 44
 84
 45
 C6
 46

 0210
 D0
 F2
 60
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1</t

• As with other commands, the "D" with <u>no parameters</u> will deposit beginning at (OLD).

D CR

Notice that V and D line up, so that a line displayed with V may be altered with D, as shown below:

.V 2001 Verify contents of 0200-0207 0200 A9 3A 85 46 20 13 08 20,09 0209 Checksum . D 1 Deposit memory from 0200; space to 0200 _ 00 80 03 🌶 advance 45 _ ·V 2001 Re-verify contents of 0200-0207 0200 A9 OD 85 45 20 80 03 20,43 0243 New checksum .D 200) Deposit ASCII data at 200 0200 IA IB IC ID+ .V 200} 0200 41 42 43 44 73 61 6D 70,BB 0288

5.3.6 C (Calculate)

Number of Associated Parameters						
0	1	2	3			
	Calculate 0-(1), the two's complement of (1)	Calculate (1)-(2) or displacement	Calculate (1)+(2)-(3) or displacement with offset			

This command is used to do Hexadecimal arithmetic. It is very useful in programming to compute branch operands required for SY6502 instructions.

• With one parameter, it calculates 0 minus addr (i.e., the two's complement).

C addr CR

• With two parameters, the "C" command will calculate addr1 minus addr2 (i.e., displacement).

C addr1, addr2 CR

• With three parameters, the "C" command will calculate addr1 plus addr2 minus addr3 (i.e., displacement with offset).

C addr1,addr2,addr3 **CR**

5.3.7 B (Block Move in Memory)

Number of Associated Parameters				
. 0	1	2	3	
			Move all of (2) thru (3) to (1) thru (1)+(3)-(2)	

• This command is only defined for <u>three parameters</u> and is demonstrated by the following examples:

· B 200,300,320)

٠

٠

٠

Move 300 thru 320 to 200 thru 220.

+<u>B</u> 200,220,250)

Move 220 thru 250 to 200 thru 230. No data is lost, even though the regions overlap.

·B 220,200,230)

Move 230 thru 200 to 250 thru 220. (Note that this move occurs in the opposite direction. No data is lost.)

5.3.8 J (JUMP)

Number of Associated Parameters							
0	1	2	3				
	Restore user regis- ters except PC=entry (1) of JUMP TABLE, S=FD, monitor return pushed on stack						

• This command is only defined for one parameter.

J n CR

The parameter, n, must be in the range 0-7. All user registers are restored, except PC is taken from the JUMP TABLE in System RAM, and S=FD. The monitor return address is pushed onto the stack.

(Because the monitor return is on the stack, a JUMP to a subroutine is allowable.)

Note also that certain useful default addresses are inserted in the JUMP TABLE at Reset. (See Memory Map.)

Number of Associated Parameters					
0	1	2	3		
		Store high byte of (1) in (2)+1 then low byte of (1) in (2). Good for changing vectors			

5.3.9 SD (Store Double Byte)

This command is defined only for two parameters and is most useful for changing vectors.

SD addr1,addr2 CR

The example below was used to enter the address of the Hex keyboard input routine into INVEC, in correct order (low byte-high byte). Note that this vector could not have been altered with M, because after one byte had been altered, the vector would have pointed to an invalid address.

•<u>SD</u> <u>898E,A661)</u>

5.3.10 F (Fill)

Number of Associated Parameters						
0	1	2	3			
			Fill all of (2)-(3) with data byte (1)			

• Defined only for three parameters, this command will fill the defined region of memory (addr1-addr2) with a specified byte (bb).

F bb,addr1,addr2 CR

For example:

٠

• F EA, 200, 300)

Fill the region 200 thru 300 with the byte EA, which is a NOP instruction.

5.3.11 W (Write Protect)

Number of Associated Parameters							
0	0 1 2 3						
	Write protect user RAM according to 3 digits of (1)						

• This command is defined for only <u>one parameter</u>. To unprotect all of user RAM, the command is:

W 0 CR

Its general form is:

$\mathbf{W} d_1 d_2 d_3 \mathbf{CR}$

Where each of d_1 , d_2 , d_3 are the digits 0 (unprotect) or 1 (protect).

d,	=	400-7FF	1K	above	first	К	of	RAM
d_{2}^{1}	=	800-BFF	2K	above	first	к	of	RAM
d_{2}^{2}	=	C00-FFF	3K	above	first	К	of	RAM

For example

.<u>₩ 101)</u>

1protect 400-7FF0unprotect 800-BFF1protect C00-FFF

Note that write protect applies to extended user RAM on-board, and also that it requires a jumper insertion (see Chapter 4).

5.3.12 E (Execute)

Number of Associated Parameters						
0 1 2 3						
	Get monitor input from RAM, start- ing at (1)	Get monitor input from RAM, start- ing at (2) and store (1) for later use at A64C	Get monitor input from RAM, start- ing at (3) and store (1) and (2) for later user at A64E and A64C			

• The standard form of the execute command uses one parameter.

E addr CR

SUPERMON adjusts its INPUT vectors to receive its input from RAM, beginning at addr. It is assumed that the user has entered a string of ASCII codes into RAM locations beginning at addr, terminated by a byte containing 00. When 00 is encountered, input vectors will be restored. The easiest way to enter these codes is to use the M command with the single-quote option (Section 5.3.1).

When E is used with <u>two</u> or <u>three parameters</u>, the additional parameters will be stored in system RAM at A64C and A64E. It is the user's responsibility to interpret them. (Note that the E command is vectored; see Chapter 9.)

<u>.D 300</u> 0300 <u>:C :F :F :F :E :, 00 }</u> The sequence at 300 is part of a commonly used Calculate routine.

•<u>E</u> <u>300</u>) •C FFFE,<u>200,280</u>) FF7E

Notice that part of this C command came from RAM, and part was entered at the terminal.

5.4 CASSETTE AND PAPER TAPE COMMANDS

The SYM-1 handles cassette I/O in two formats, KIM-compatible format (8 bytes/sec), and SYM high-speed format (185 bytes/sec).

The S1 and L1 commands refer to KIM format, while the S2 and L2 commands refer to SYM high-speed format.

With each Save command you specify a two-digit ID, as well as starting and ending addresses. The ID, the addresses, and the contents of all memory locations from starting to ending address, inclusive, will be written to tape. Each Save command will create one **RECORD**.

You should be careful to assign unique ID's to different records on the same tape, and to label the tape with the ID's and addresses of all the records it contains.

While SYM is searching for a record or trying to synchronize to the tape, an "S" will be lit in the left-most digit of the display on the on-board keyboard. If the "S" does not turn off, SYM is unable to locate or to read the requested record.

Number of Associated Parameters							
0	1	2	3				
(51)			Save cassette tape, locations (2) - (3) with ID = (1) in KIM format				
(52)			Save cassette tape, locations (2) - (3) with ID = (1) in High Speed format				

5.4.1 S1, S2 (Save Cassette Tape).

• These commands are discussed together, as their syntax is identical. Recall that S1 refers to KIM format while S2 refers to SYM high-speed format.

Both are defined only for three parameters.

S2 bb,addr, addr CR

The first parameter is a 2-digit ID, which may be any value other than 00 or FF. It is followed by the starting address and the ending address. In the example below, all memory locations from 0200 thru 0280, inclusive are written to tape, and given the ID 05.

·<u>S1 5,200,280)</u>

5.4.2 L2 (Load High-Speed Format Record)

Number of Associated Parameters						
0	1	2	3			
Load first Hi Speed record found into locations from which it was saved	Load Hi Speed record with ID = (1)		 must = FF. Load first Hi Speed record found into (2) - (3) 			

• The standard form of this command uses one parameter, as follows:

L2 bb CR

The parameter bb is the ID of the record to be loaded. When found, the record ID will be displayed and the record will be loaded into memory, using the addresses saved in the record itself.

If the record bb is not the first high-speed record on the tape, the "S." light will go out as SYM reads through, but ignores, the preceding records. After each unselected record is read, the record ID will be displayed.

• With <u>no parameters</u> (or a single parameter of zero), the instruction will load the first high-speed format record found, without regard to its ID, using the addresses saved in the record itself.

L2 CR

or

L2 0 CR

• The L2 command exists in a third form, using three parameters, as follows:

L2 FF,addr1,addr2, CR

This usage will load a record into a **different** area of memory from where it was saved. The first parameter **must** be FF, followed by the requested starting and ending address. It is your responsibility to supply addr1 and addr2 such that their difference is the same as the difference of the addresses used to save the record.

5.4.3	LI	(Load	KIM	Format	Record	From	Tape)	
			and the second se	and the second sec		and the second se	the second se	

Number of Associated Parameters						
0	1	2	3			
Load first KIM format record found into loca- tions from which it was saved	Load Kim record with ID = (1) into locations from which it was saved	(1) must = FF. Load first KIM record found, but start at location (2)				

- The L1 command, used with zero or with one parameter, is identical in syntax to the L2 command (see Section 5.4.2, above).
- With <u>two parameters</u>, the L1 command is used to load into a <u>different region of</u> the memory than that with which the record was saved.

L1 FF,addr CR

The first parameter **must** be FF, followed by the requested starting address. No ending address is necessary, as the load operation will halt when the end of the record is found.

5.4.4 SP (Save Paper Tape)

Number of Associated Parameters						
0	1	2	3			
		Save data from lo- cations (1) - (2) in paper tape format. To create end of file record, unlock punch, switch to local mode, lock punch, type ;00 CR				

• Defined only for **two parameters**, this command will output data from RAM in paper tape format (see Appendix D).

SP addr1,addr2 CR

For example:

÷

```
•<u>SP</u> <u>200,215</u>↓
```

\$10020034AB743E44EE44EE44EE44EE44EE44EE079A

\$060210AC1BF49BD4BB03FD

5.4.5 LP (Load Paper Tape)

Number of Associated Parameters							
0	. 1	2	3				
Load data in paper tape in format. To signal end of file for tape without EOF record, type ;00 CR in on-line mode							

• This command is defined for <u>no parameters</u> only. It will load memory with data in paper tape format (see Appendix D).

LP CR

5.5 USER-DEFINED FUNCTIONS

You may, as we have previously pointed out, write programs to be called from the on-board keyboard. You may do this by using any combination of command and number of parameters which is not already defined (e.g., B MOV with only two parameters) or by using any or all of the eight keys along the bottom two rows of the on-board keyboard (those labeled "USR 0" through "USR 7"). The exact means of implementing these special functions is discussed in detail in Chapter 9.

5.6 ERROR CODES

The SYM-1 microcomputer system handles error codes in an interactive way, with codes being designed to be determined by the context in which the error occurs. No table of error conditions and their meanings is therefore provided with this manual, since these are context dependent.

However, you should be aware of the general method by which errors are handled by your SYM-1 system.

When your SUPERMON encounters an error of some type, it displays a 2-digit representation of the byte which was being processed when the error was detected. For example, if you attempt to carry out a CALC command with no parameters (and you haven't defined such a routine yourself as explained in Chapter 9), the system will display a "43." which is the ASCII representation for the "C" which represents the CALC function. Similarly, if you attempt to use an ID of 00 or FF with either SAV1 or SAV2, the system will display the ID used in error.

After the "er" message is printed, a new prompt (decimal point) is displayed, and SUPERMON waits for a new command. Note that you do not need to RESET when an error condition occurs, since that results in System RAM being cleared and necessitates a re-start of your routine. It is also worth noting that when you carry out an EXEC command at the on-board keyboard the system does not halt when an error occurs; rather, it continues in the same fashion as if new commands were coming directly from the keyboard. The error condition therefore flashes too rapidly on the LED display for you to see it. Command sequences to be executed by EXEC should be pretested prior to such use.

Some fixed error codes do exist in the monitor. Four such codes are used in audio cassette operations and are defined in Table 5-3. Additionally, if in carrying out LD P, FILL or B MOV commands you either attempt to store data in a non-existent or WRITE-protected memory location or if during execution of one of these commands a memory error occurs, the LED display will show the number of locations read incorrectly. This number will always stop at "FF" if it exceeds that number, so that the display will have some intelligible meaning.

Code Displayed	Meaning
2F	Last-character error. The last character in a tape record should be a 2F. If that is not the case, the system displays the error code shown.
СС	Checksum error. Usually indicates data transfer problems. Re-position the tape and try again.
FF	In KIM-1 format loading, this error code means a non- Hexadecimal character has been encountered. This almost always means a synchronization error. Restart the procedure.
	In High-Speed format loading, a framing (i.e., synchronization) error is the cause. Restart the procedure.

Table 5-3. ERROR CODES IN AUDIO CASSETTE OPERATIONS

The following examples provide some representative errors to enable you to become familiar with how they are reported on SYM-1 using a TTY or CRT.

.₩ <u>111</u> .<u>F</u> <u>EA,300,400</u> ER 01

•<u>S2</u> <u>200,280</u> ER 1E •

•<u>C</u> <u>0,230,500,</u> ER 2C

.C <u>200,2X</u> ER 58

.<u>S2</u> FF,200,280 ¥ ER FF .

•L2 <u>AA,200,280</u> ER AA

.<u>M 6000 }</u> 6000,60,F57 6001,60,**y**

•<u>D</u> 8000 ¥ 8000 AAT DDT ¥

,<u>D</u> 200,280 ♥ ER 44

.

.<u>F</u> EA,5000,6000 ✔ ER FF Memory location 400 write protected, therefore it could not be modified. One byte only in error.

S2 is not defined for two parameters. The hash code for S2 is 1E.

Three parameters only permitted.

X is not a valid Hex digit.

ID may not be FF or 00.

ID must be FF.

No RAM at 6000, therefore it cannot be modified.

ROM at 8000, therefore it cannot be modified

Deposit not defined for 2 parameters. D = ASCII 44.

No RAM at locations 5000-6000, therefore no modification was possible. The number of bytes which were not correctly changed is greater than or equal to 255 (decimal).

CHAPTER 6

PROGRAMMING THE SYM-1

Creating a program on the SYM-1 involves several steps. First, the input to the program and its desired output must be carefully defined. The flow of program logic is usually worked out graphically in the form of a flowchart. Next, the symbols on the flowchart are converted to assembly language instructions. These instructions are in turn translated into machine language, which is entered into memory and executed. If (as usual) the program does not run correctly the first time, you must debug it to uncover the errors in the program. This chapter illustrates the steps involved in creating a program to add two 16-bit binary numbers, and provides two other programming problems with suggested solutions. All three programs are designed to communicate basic programming principles and techniques and to demonstrate a programmer's approach to simple problems.

6.1 HARDWARE

All the sample programs listed here can be loaded and run on the basic SYM-1 with the minimum RAM. The only I/O devices required are the on-board keyboard and display.

If a printing or display terminal is available, by all means use it instead of the Hex keyboard provided. Both types are more comfortable for most users and allow much more data to be displayed at once.

Connect the terminal cable to the appropriate connector on the left edge of the card as described in Chapter 3. Verify that the switches on the terminal are set for full-duplex operation and no parity. The duplexing mode switch will usually be labelled HALF/FULL or H/F; the parity switch will be labelled EVEN/ODD/NO. If your terminal has a CRT, wait for it to warm up. To log on to a terminal, enter a "Q" immediately after reset.

6.2 DOUBLE-PRECISION ADDITION

Since the eight bits of the accumulator can represent positive values only in the range 0-255 (00-FF Hex), 255 is the largest sum that can be obtained by simply loading one 8-bit number into the accumulator and adding another. But by utilizing the Carry Flag, which is set to "1" whenever the result of an addition exceeds 255, multiple-byte numbers may be added and the results stored in memory. A 16-bit sum can represent values greater than 65,000 (up to FFFF Hex). Adding 16-bit rather than 8-bit numbers is called "double-precision" addition, using 24-bit numbers yields triple precision, etc.

6.2.1 Defining Program Flow

Flowcharting is an orderly way of representing a procedure. Much easier to follow than a list of instructions, a flowchart facilitates debugging and also serves as a handy reference when using a program written weeks or months earlier. Some common flowcharting symbols are shown in Figure 6-1. below.



Figure 6-1. COMMON FLOWCHARTING SYMBOLS

The object of our program is to add two 16-bit numbers, each stored in two bytes of RAM, and obtain a 16-bit result. The sequence of operations the processor must perform is shown in the flowchart in Figure 6-2.

To accomplish double-precision addition, first clear the Decimal Mode and the Carry Flags. (The addition is in binary, so the system must not be expecting decimal numbers. The Carry Flag is used in the program and must start at zero.) Load the low byte of the first 16-bit number into the accumulator and add the low order byte of the second number using an Add With Carry (ADC) command. The contents of the accumulator are the low order byte of the result. The Carry Flag is set if the low-byte sum was greater than FF (Hex).

You now store the accumulator contents in memory, load the high order byte of the first number into the accumulator, and add the high order byte of the second number. The ADC command automatically adds the carry bit if it is set. After the second addition, the contents of the accumulator are the high order byte of the result. The example below shows the addition of 384 and 128.

0000	0001	1000	0000	384	(0180	Hex)
0000	0000	1000	0000	128	(0080	Hex)

Add low order bytes: (clear carry)

Carry = 1 $\frac{1000 0000}{0000 0000}$

Add high order bytes: (carry = 1)

0000 0001 0000 0000 1 CARRY

 $Carry = 0 \ \overline{0000} \ 0010$

Result = $0000 \ 0010 \ 0000 \ 0000 \ = 512 \ (0200 \ Hex)$





6-3

6.2.2 Coding and "Hand Assembly"

Once you have flowcharted a program, you may "code" it onto a form like the one shown in Figure 6-3. SY6502 Microprocessor Assembly Language is described in Sections 4.3.3 and 4.3.4. Additional information is available in the Synertek "Programming Manual" (MNA-2) for the 6500 family. Figure 6-4 shows the coding for our example.

The first step involves finding the SY6502 commands that correspond to the operations specified in the flowchart. A summary of the commands and their mnemonic codes is given in Table 4-7. Arbitrary labels were assigned to represent the addresses of the monitor, the two addends and the sum and entered in the operand field. As written, the assembly language program does not specify where in memory the program and data will be stored.

To store and execute the program, you must "assemble" it by translating the mnemonics into hexadecimal command codes and assign the program to a set of addresses in user RAM. Performing this procedure with pencil and paper, rather than with a special assembler program, is "hand assembly".

The SUPERMON monitor begins at Hex location 8000, and the addends and the sum have been arbitrarily assigned to locations 0301 through 0306. You should note that the high and low order bytes of a 16-bit number need not be stored in contiguous locations, although they are in this example.

The program will be stored beginning in location 0200, another arbitrary choice. Data and programs may be stored anywhere in user RAM. Columns B1, B2, and B3 represent the three possible bytes in any 6502 instruction. B1 always contains the Hexadecimal operation code. B2 and B3 represent the operand(s). Looking at the coding form, you can see that the CLD and CLC instructions each occupy one byte and that the LDA instruction occupies three bytes. On your instruction set summary card, you'll see that the LDA mnemonic represents several different operation codes depending on the addressing mode chosen. AD indicates absolute addressing and specifies a three-byte command. When all the operation codes and operands have been translated into pairs of Hex digits, the program is ready to be entered into memory and executed.

6.2.3 Entering and Executing the Program

The procedure for entering the double precision addition program is shown below.

YOU KEY IN	DISPLAY SHOW	S EXPLANATION	
(RST)			
(CR)	SY1.1.	n An an Angeler an Angele	
(MEM) 200 (CR)	0200.**.	Enter memory display	and modify mode
D8	0201.**.	Store D8 in location next location	0200, advance to
18	0202.**.	Store 18 in location	0201, advance to
		next location	
AD	0203.**.	•	
02	0204.**.	•	· · ·
03	0205.**.	•	
6D · · · ·	0206.**.	· · · · · · · · · · · · · · · · · · ·	
02			
	•	and the second	
	•		
80	0217.**.		r La real The second s
(CR)	217.**	Exit memory display	and modify mode

6-4

SYNERTEK	SYSTEMS	CORPORATION

PROGRAM

PROGRAMMER_____

Page____Of___

DATE

ADDR	INS	RUCT	IONS	LABEL	MNEMONIC	OPERAND	COMMENTS
ADDK	BI	B2	63				
						· · ·	
						4.1 (1997) 4.1	
				-			
				· .			
						the first second second	
			с. 1				
						1	

SYNERTEK SYSTEMS CORPORATION

5

P	R	0	G	R	A	Ν
---	---	---	---	---	---	---

Page____

PROGRAMMER

DATE

ADDT	INS	RUCT	IONS	TADDT	MNEMONITO	ODEDAND	COMMENTE
ADOR	Bl	B2	B3	LABEL	MNEMONIC	OPERAND	COMMENTS
200	DB				CLD		CLEAR DECIMAL MODE FLAG (MODE = 0)
201	1B				CLC		CLEAR CARRY FLAG (CARRY=0)
202	AD	02	03		LDA	LI	LOAD LOW ORDER BYTE, FIRST NUMBER
205	6D	04	03		ADC	12	ADD WITH CARRY, LOW ORDER BYTE, SECOND NUMBE
208	8D	06	03		STA	43	STORE LOW ORDER BYTE, RESULT
20B	AD	01	03	· · · ·	LDA	HI	LOAD HIGH ORDER BYTE, FIRST NUMBER
20E	6D	03	03		ADC	HZ	ADD WITH CARRY HIGH ORDER BYTE, SECOND NUMBER
211	BD	05	03		STA	H3	STORE HIGH ORDER BYTE RESULT
214	4C	00	80		JMP	START	BRANCH TO MONITOR
		-	а н и ,				
2							
·			19 - A			· · · · · · · · · · · · · · · · · · ·	
	-						
			1	· ·		· · · · · · · · · · · · · · · · · · ·	
301	a se			HI	=	\$ 301	HIGH ORDER BYTE OF FIRST NUMBER
302				21	=	\$ 302	LOW ORDER BYTE OF FLEST NUMBER
303				HZ	=	\$ 303	HIGH ORDER BYTE OF SECOND NUMBER
304				42	=	\$ 304	LOW ORDER BYTE OF SECUND NUMBER
305				H3	=	\$ 305	HIGH ORDER BYTE OF RESULT
306				23	=	\$ 306	LOW ORDER BYTE OF RESULT
8000				START	=	\$ 8000	MONLIFOR

Figure 6-4. DUAL-PRECISION ADD ROUTINE

The program is now entered. Examine each location to make sure that all values are correct. Then store the addend values in locations 0301-0304 as shown below. We'll use the numbers that were used in the example in Section 6.2.1, 0180 (Hex) and 0080 (Hex).

YOU KEY IN	DISPLAY SHOWS	EXPLANATION
(MEM) 301 (CR)	0301.**.	
01	0302.**.	Enter high order byte, first addend
80	0303.**.	Enter low order byte, first addend
00	0304.**.	Enter high order byte, second addend
80	0305.**.	Enter low order byte, second addend
(CR)	305.**	. ,

To execute the program, enter the command shown below.

YOU	KEY IN	DISPLAY SHOWS	EXPLANATION
(GO)	200 (CR)	g 200.	Execute program starting at lo- cation 0200.

Now use MEM to examine locations 0305 and 0306. Verify that they are high and low order bytes of the result, 02 and 00. If you find other data at these locations, you will be pleased to know that the next section of this chapter tells you how to debug the program.

6.2.4 Debugging Methods

The first step in debugging is to make sure that the program and data have been entered correctly. Use the MEM command to examine the program starting address, and use the right-pointing arrow key to advance one location at a time and verify that the contents of each are correct. If you have a terminal, you can generate a listing by entering an SP command without turning on the tape punch or by using the VER command. Also examine the locations that contain the initial data.

If the program and data are correct, but the program still does not execute properly, you may want to use the SYM-1 DEBUG function. If DEBUG is ON when the execute (GO) command is entered, the program will execute the first instruction, then return control to the monitor. The address on the display will be the address of the first byte of the next instruction. If you again press GO (CR) to execute (do not specify an address this time), the computer will execute the next instruction, then halt as before. The program may be executed one step at a time in this manner.

By entering a non-zero Trace Velocity (at location A656), execution will automatically resume after a pause during which the Accumulator is displayed. Depress any key to halt automatic resumption.

After certain instructions, you will want to examine the contents of memory locations or registers. Use the MEM or REG commands, then resume operation by entering another GO command.

To examine the Carry Flag after the low order addition, for example, use the REG command as shown below.

YOU KEY IN	DISPLAY SHOWS	EXPLANATION				
(ON) (GO) 200 (CR) (GO) (CR) (GO) (CR)	unimportant 0201.2 . 0202.2 . 0205.2 . 0205.2 .	Turn DEBUG function ON Execute D8 instruction Execute 18 instruction Execute AD instruction				
(GO) (CR) (REG) (CR) (CR) (GO) (CR)	P 0208. rl Fd. r2 63. 2 63. 020B.2 .	add with carry Program Counter Stack pointer Status register End register examination Execute 8D instruction				

The Carry Flag is the lowest (rightmost) bit of the Status Register. To determine whether the flag was set, convert the Hex digits 63 to binary. The result of this conversion is 0110 0011, and since the low bit is "1", this confirms that the sum of the two low order bytes was greater than 255 (FF Hex).

You may turn the DEBUG switch OFF after any instruction. When you next press GO, the program will finish executing.

Since reading from or writing to any I/O port is the same as reading from or writing to a memory location, the DEBUG feature may also be used to debug I/O operations. When the port address is examined with a MEM command, the two Hex digits that represent data indicate the status of each line of the port. For example, if the value C2 is displayed, pin status is as follows:

PIN	7	<u>6</u>	5	4	3	2	<u>1</u>	<u>0</u>	
STATUS = Low	1	1	0	0	0	0	1	0	
= High									

For more advanced debugging techniques, including how to write and use your own trace routines, see Sections 9.5 and 9.6.

You now know how to code, enter, and debug programs on the SYM-1. Let's go look at two more examples that illustrate useful programming concepts.

6.3 CONDITIONAL TESTING

0

Most useful computer programs don't go in straight lines -- they don't simply execute a series of instructions in consecutive memory locations. They <u>do</u> perform different operations for different data by testing data words and jumping to different locations depending on the results of the test. Typical tests answer the following kinds of questions:

- 1. Is a selected bit of a specified data word a 1 or a 0?
- 2. Is a specified data word set to a selected ASCII character or numeric value?

The sample program discussed below will answer question "1". It can be patched easily to answer question "2". You can use the principles you learn in the first two examples to make many more complicated tests.

Bit Testing

This sample program looks at the word in Hex location 31 and tests bit 3. If bit 3 is set to one, it jumps to location 8972; if bit 3 is zero, it returns to the executive. Location 8972 is a monitor subroutine that makes the SYM-1 go "beep".

The only problem involved is in isolating bit 3. The simplest way is to use a $\underline{\text{mask}}$ -- a word in memory with bit 3 set and none other. If we logically AND the $\overline{\text{mask}}$ with the sample word, the resultant value will be zero if bit 3 was zero and non-zero otherwise. The BIT test performs the AND and tests the value without altering the state of the accumulator.

Here is the flow chart. The code is in Figure 6-5. The mask (08 Hex) is in location 30, the test value in location 31.



Hint

If you wish to test bit 0 or bit 7 of a byte, you need not use a mask. Simply use a shift operation to place the selected bit in the CARRY status bit and use a BCC or BCS to test CARRY. This saves one or more program locations. Note that it alters the accumulator - you may have to shift it back for later processing.

Character, Value, or Magnitude Testing

To test whether a byte is exactly equal to an ASCII character or a value, use the Compare command or first set a mask location exactly equal to the character or value. Then use the EOR command to find the exclusive OR of the two values and test the result for zero. It will be zero if and only if the values were identical. Note that this destroys the test value -- keep another copy of it if you must use it again.

To test whether a byte is greater, equal to, or less than a given value, use the Compare command or set a mask to the test values and subtract it from the test value. The test value will be destroyed. Test the result to see whether it is positive, negative, or zero (this takes two sequential tests) and skip accordingly. Try writing a program that makes a series of magnitude tests to determine whether a given byte is an ASCII control character (0-1F Hex), punctuation mark, number, or letter. The values of the ASCII character set are listed on the summary instruction card. PROGRAM

Page____Of__



SYNERTEK SYSTEMS CORPORATION 2589 Scott Boulevard Santa Clara, California 95050 (408) 247-8940

Ρ	R	0	G	R	A	Μ	Μ	E	R	
---	---	---	---	---	---	---	---	---	---	--

DATE

BIT 3 TEST ROUTINE INSTRUCTIONS MNEMONIC LABEL OPERAND COMMENTS ADDR B2 B3 B1 08 30 BIT 3 MASK MASK (USE DIFFERENT VALUES) ΧХ 31 TEST A5 30 MASK 200 LDA GET MASK 24 COMPARE AND SET ZERU BIT 202 31 BIT TEST FΦ 03 BEQ 204 HOME NO BIT, RETURN 12 4C 89 BEEP 206 JMP BEEP ANNUNCIATOR 209 6\$ HOME RTS RETURN 6-10

6.4 MULTIPLICATION

The sample program described here multiplies two one-byte unsigned integers and stores the results in two bytes. Note that in any base of two or more, the product of two numbers may be as long as the sum of the lengths of the numbers. In decimal, 99 X 99= 9801; in Hex FF X FF= FE01.

Since many programs will involve multiplication, it is not good practice to write a multiplication routine every time the need comes up. The sample is set up as a subroutine to allow it to be used by many programs. Serious programmers will usually wind up with libraries of subroutines specialized for their applications.

How to Multiply

Multiplication is normally introduced to students as a form of sequential addition. Humans can in fact multiply 22 (decimal) by 13 by performing an addition:

$$22 + 22 + 22 \dots 22 = 286$$

This technique is of course foolish -- it involves a lot of work and a high probability of error. It would be easy to write a program that would multiply this way (try it) but it would be a terrible waste of time.

How then to multiply? We could use a table. Humans use memorized tables that work up to about 10×10 :

7 X 8 = 56

Humans cannot, however, remember well enough to know that:

22 X 13 = 286

Computers, of course, can "remember" an arbitrarily large table. But the table for the problem at hand would have FFFF entries, which is far too many for practicality.

Humans solve the problem by breaking the multiplication down into smaller steps. We multiply one factor, one digit at a time, by each digit of the other factor in turn. Then we shift some of the partial products to the left and add:

$$\begin{array}{r} 22 \\ X \quad \underline{13} \\ \underline{66} \\ \underline{22} \\ \underline{286} \end{array}$$

We would multiply the binary equivalents of the numbers the same way:

6-11





6-12

A little figuring will verify that the result is correct. Note that the "tables" for multiplying binary numbers by a single digit are very simple -- a number times one is itself; a number times zero is zero. We can multiply, then, by using a series of additions and shifts, as shown in the flow chart below. The first factor is eight bits long; the second is extended to two bytes (the high-order byte is zero), and the result goes into two bytes set initially to zero. The flowchart in Figure 6-6 is general and not suitable for direct coding.

This procedure could be coded quite easily. Each bit test on the first factor could be made with a different mask as shown in the previous example. Note, however, that the same basic set of instructions is repeated eight times, wasting memory space. A more efficient routine would loop over the same code eight times.

The more efficient routine could also use eight masks, but there's a simpler way. Simply shift the factor to the left once per addition. The bit to be tested will wind up in the CARRY indicator, and we can simply test that. Figure 6-7 is a more formal flowchart of the multiply routine as it is coded that it includes the coding details. The coding chart is shown in Figure 6-8.

Testing

The listing below shows one way to key in the program. The code occupies the RAM space from 200 to 222 Hex. The factor come from locations 21 and 22; the product goes to locations 23 and 24.

Note that the original factors are destroyed by the routine. If it is necessary to preserve them for other subroutines, simply copy them into unused memory locations and perform the multiplication on the copies.

Division

Try to write a parallel routine for performing integer division that divides a two-byte quotient and a two-byte remainder. You may wish to test the remainder and, if its MSB is one, round the result by incrementing the quotient.

Arithmetic

The examples given so far show some basic integer arithmetic techniques. They may be expanded easily for double-precision operation. (Multiply two bytes by two bytes for a four-bit product. Use double-precision addition and fifteen shifts instead of seven.)


(etc., through bit 7)

Figure 6-7. DETAILED MULTIPLICATION FLOWCHART

G	SYNERTEK	SYSTEMS	CORPORATION

PROGRAM

Page_____OI____

PROGRAMMER_____

DATE_____

1000	INST	FRUCT	IONS	TADDT		ODEDAND	0010/20/20
ADDR	B1	B2	B3		MNEMONIC	OPERAND	COMMENTS
200	A9	00		MULTI	LDA	#0	ZERD ACCUMULATOR
202	85	20			STA	INHI (20)	SET TEMPORARY STURAGE LOCATION (20) TO ZERO
204	85	23			STA	OUTLO (23)	" LOW BYTE RESULT " (23) " "
206	85	24			STA	OUTHI (24)	" HIGH " " " (24) " "
1							
208	AZ	08			LDX	#8	SET X TO B TO COUNT SHIFTS
ZUA	46	22		MORE	LSR	INZ (22)	SHIFT FACTUR RIGHT
200	90	07			Bee	ZERBIT (+D)	IF CARRY = O SKIP ADDITION, GO TO ZERBIT
ZOE	18				CLC		CLEAR CARRY
20 F	A5	23			LDA	OUTLO	GET LOW BYTE ASSEMBLED SO FAR
211	65	21			ADC	INI	ADD CURRENT TERM
213	85	23			STA	OUTLO	SAVE UPDATED LOW BYTE
215	A5	24			LDA	OUT HI	GET HIGH BYTE ASSEMBLED SO FAR
217	65	20			ADC	TEMPHI	ADD CURRENT TERM
219	85	24			5TA	OUTHI	SAVE UPDATED HI BYTE
Z/B	06	21		ZERBIT	ASL	INI	SHIFT LEFT FOR NEXT ADDITION
ZID	26	20			ROL	INHI	SHIFT HIGH BYTE LEFT (ENTER CARRY)
ZIF	CA				DEX		DECREMENT INDEX REGISTER (COUNT ADDS)
220	Do	E8			BNE	MORE	IF X > 0, GO BACK AND DO NEXT ADD
222	60				RTS		DINE, GO BACK TO CALLING ROUTINE

n

Figure 6-8. SINGLE-PRECISION MULTIPLY ROUTINE

CHAPTER 7

OSCILLOSCOPE OUTPUT FEATURE

7.1 INTRODUCTION

Your SYM-1 module is hardware-equipped to allow you to use an ordinary oscilloscope as a display device. In this section, we will describe the hardware and connections between the system and the oscilloscope and also provide a listing of a software driver for this output. This listing is just one way of handling the oscilloscope output; you may wish to modify it or develop your own.

7.2 OPERATION OF OSCILLOSCOPE OUTPUT

The circuitry shown in the detail on the schematic (Figure 4-9) enables the SYM to output alphanumeric characters to an oscilloscope. The circuitry is adapted from a published schematic and was included on the SYM to help relieve the bottleneck found on most single-board computers, i.e., the 7 segment displays. Many things can be done with the scope-out circuit, like displaying alphanumeric characters, bar graphs, and game displays. The alphanumeric output is usually organized as 16 or 32 characters, each character being a 5-by-7 dot matrix. The characters could be English, Greek or Cuneiform, or could even be stick-men, cars, dog houses, or laser guns.

The "video" signal from the collector of Q10, is 3V peak-to-peak with a cycle time of about 50 ms (using the suggested software driver included in section 7.3). The sync pulse which begins the line should synchronize all triggered sweep scopes and most recurrent sweep scopes. In the driver which follows, sync could be brought out on a separate pin by replacing the code from SYNC to CHAR with a routine that would output a pulse on PB4 or some other output line.

7.2.1 Connection Procedures

Connect the oscilloscope vertical input to pin R on connector AA ("scope out") and connect scope ground to pin 1 of connector AA (SYM ground). Start the software and adjust the scope for the stable 32-character display. If the sync pulse was output on PB4, connect the scope's trigger to pin 4 of connector AA.

7.2.2 Circuit Operation

The operation of the circuit is simple. Basically, the circuit is a sawtooth waveform generator whose output is sometimes the sawtooth and sometimes ground. The sawtooth is generated by the current source, Q9-Q17-R42-R43, charging C9. When C9 gets up to about 3V the discharge path, Q19-Q18-R41-R44, shorts it back to ground due to a pulse sent out by CA-2. The sawtooth waveform is shown below and forms the columns of the display.

By pulling the sawtooth to ground with Q10 any columns or portions thereof can be "removed" from the display. The result of this can be seen below:

(letter "H")

The sawtooth is pulled to ground by bringing CB-2 high.

Because Q10 in the "ON" state will cause loading of C9 (thru R45) and C9 will charge a little more slowly, the time for a "dark" column should be slightly longer than for a "light" column.

If more than 8 vertical dots are desired, the charging rate of C9 must be slowed by lowering the charging current. R42 controls the charging current and can be increased up to about 10K before the loading effects of R45 get completely out of hand.

7.3 USING OUR SOFTWARE

Dot

The program listing in Table 7-1 is one way of handling oscilloscope output. After entering the program and character table and attaching an oscilloscope to the scope output, enter the following commands:

Comments

.SD	500,	A670 (CR)		Change	SCANVEC.	(DISPLAY	GOES	BLANK)
.SD	58C,	A664 (CR)	, I	Change	OUTVEC.			
. <u>SD</u>	560,	A661 (CR)		Change	INVEC.			

Now enter any stream of characters from the HKB to fill SCPBUF.

Put the scope input on AC couple and the trigger on DC couple. Adjust the time base, attenuation, and trigger until the display becomes readable. If your screen is very small, you may wish to change the number of characters per line by adjusting the value at location \$0506.

Example: Creating translation table for scope driver.



Each byte corresponds to a single column, with each bit corresponding to a single dot.

Bit \emptyset is always \emptyset to raise the character off of the Ground line.

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING

LINE	# LOC		CO	0E	LIN	IE		
0002	0000				* SC0	DPE LI	NE DRIVER O	5/01/78
0003	0000				\$ USF	S CHA	RACTER SET	IN TABLE SYMBLS
0004	0000				4 5 1	YTES	PER CHAR	
0005	0000				1 ENT	RY /I	TNEY TS ANA	LOGOUS TO 'SCAND'
0004	0000				\$ REI		UTTNES HKEY	AND HDOUT INTERFACE TO HEX KI
0007	0000				* CH4	ID CET	PROUTDED T	S FOR HEY KR
0008	0000				¢ ΔΝΪ	IN DELA	TED TO ASCT	T TARE IN MONITOR ROM
0000	0000				\$ TH1	S DRT	UER CAN ACC	ESS & MAX OF 51 CHARS
0010	0000				TYTE	10 == \$8	40A	
0011	0000				SCNUE	C =\$A	AAE	
0012	0000				GETKE	.₩ #11 'Y ==\$8	SAF	
0013	0000				KEYO	+* =\$8	923	
0014	0000				SAVER	=\$8	188	
0015	0000				REFE	3 =\$8	975	
0016	0000				ASCIN	1 =\$8	REE	
0017	0000				RESAL	1 = \$8	104	
0018	0000				PCRX	+ =\$A	coc	€CA2.CB2 = SCOPE
0010	0000				TYTCI	₽ ==\$0	TEE	
0020	0000					'R == 40	XFF	
0021	0000				TEYT	=\$4	600	SCOPE BUFFER IN SYS RAM
0022	0000				SÝMBI	S == \$ A	400	CHARACTER TABLE
0027	0000						500	
0024	0500	۵Q	EE		LINE	1 10 4	#\$FF	€DISCHARGE CAP
0025	0502	gn	00	۵r	1 d. 1 C i	STA	PCR3	
0026	0505	20	21	1102		ιna	#32+1	## CHARS PER LINE
0027	0507	an	FF	0.3		STA	TXTCTR	
0028	0504	69	CC.	0.0	SYNC	ίna	#\$CC	CHARGE CAP FOR SYNC
0029	0500	an	ÖC.	AC		STA	PCR3	
0030	050F	A2	FA		LDLY	LDX	#\$EA	\$LONG DELAY !
0031	0511	CA				DEX		
0032	0512	DO	FC			BNE	LDLY+1	
0033	0514	CE	FE	03	CHAR	DEC	TXTCTR	LOOP HERE FOR CHAR
0034	0517	AE	FE	03		LDX	TXTCTR	
0035	051A	ΠO	03			BNE	POIMEG	
0036	0510	40	23	89	EXIT	JMP	KEYQ	SCAN KB AND RETURN
0037	051F				\$			
0038	051F	BD	FF	A5	POIM	G LDA	TEXT-1,X	POINTER MANUFACTURER
0039	0522	ÖÄ				ASL	A	PTR X 4 + PTR
0040	0523	0A				ASL	A	
0041	0524	18				CLC		
0042	0525	7D	FF	A5		ADC	TEXT-1,X	€ MULT'PY BY 5
0043	0528	AA				TAX		
0044	0529	A9	06			LDA	#6	
0045	052B	8D	FF	03		STA	COLCTR	
0046	052E	A9	EE		COLUN	IN LDA	**EE	\$LOOP HERE FOR COL'S
0047	0530	8D	0C	AC		STA	PCR3	¢DISCHARGE CAP
0048	0533	CE	FF	03		DEC	COLCTR	
0049	0536	30	DC			BMI	CHAR	€BRANCH IF DONE W/6 COL'S
0050	0538	DO	02			BNE	COLUP	
0051	053A	A2	00			LDX	#0	€INTER CHAR SPACE
0052	053C	A9	ЕĈ		COLUE	LDA	#\$EC	START RAMP UP
0053	053E	8D	0C	AC		STA	PCR3	BUT HOLD DOT DOWN
0054	0541	E8				INX		FNEXT COL
0055	0542	86				TXA		SAVE X
0056	0543	48				PHA		

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

LINE	# LOC		CO	DE	LINE			
0057	0544	BD	FF	03		LDA	SYMBLS-1,X	GET COL
0058	0547	AO	08			LUY	#8	FCUUNT DUIS
0059	0549	88			DOT	DEY		
0060	054A	30	0F			BMI	CLEAN	A \$1100 \$2.007 \$2.05.00 \$2.51 \$25 \$ 10.05 \$2
0061	0540	4A	.			LSR	A	INEXT DUI IN CARRY
0062	0540	BO	04		DADE	BUS		PULL OUTDUT FOU
0003	0040	H 70.0	E.U.		DERKIN	L.U.A.	#* PC.U	FULL OUTFOILLOW
0064	0001	00	02		LTCUT	LINE.	<u> </u>	CUTEUT COLLUC DAME HE
0065	0000	- A2 - OF		A.C.	L.1.0H I	CUX	帯 争しし の つの マ	JUDIFUL FULLWS KHNF OF
0000	0555	OE.	40	HU AE			nor	
0007	V008 AFED	40	49	05	CL CAN		001	*DECTODE V
0068	VOOB	68			ULEAN			INCOLUNE A
0007	AFEN	HH AC	~r"	AF			COLUMN	
0070-	0000	46	a:: II	05	•	Jrir	COLOTIN	
0071	0060				y			
0072	0000	- mA	A.C.	00	* UKEV	100	CETKEY	*CET KEY 4 ECHO TO COODE
0073	0000	20	00	00	eroneo	Jon	CALICO	SETTLE CODRIF FROM ACOTT IN A
0075	0565	20	70	с) I.	acroar	AND	1447E	FILLE OCIDOR FICHT POGLE AR PI
0073	0560	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	07			CMP	#\$07	BELL P
0077	0560	nο	07			RNF	NRELL	A At loss loss los *
0078	0560	40	75	89		IMP	BEEPP3	
0079	056F	1.2			# SEAR(:H A9	SCII TABLE I	N MONITOR ROM
0080	056F	62	36		NBELL	וחא	#\$36	
0081	0571	nn	FF	88	0002	CMP	ASCIM1,X	
0082	0574	FO	06			BED	GOTX	
0083	0576	CĂ	00			NEX		
0084	0577	no	FR			RNF	nun2	
0085	0579	40	C4	81		IMP	RESALL	INDT IN TABLE
0086	0570	CA			GOTX	DEX		
0087	0570	84				TXA		
0088	057E	C9	0B			CMP	#\$0B	TABLE NOT CONTINUOUS
0089	0580	90	0.3			BCC	GOOD	
0090	0582	38				SEC		
0091	0583	F9	05			SBC	#5	ADJUST DISCONTINUITY
0092	0585	CÁ	w		GOOD	DEX		· · · · · · · · · · · · · · · · · · ·
0093	0586	20	06	8A		JSR	TXTSHV	SHOVE SCPBUF DOWN
0094	0589	4C	C4	81		JMP	RESALL	
0095	058C	20	63	05	нроит	JSR	SCPDSP	FCHAR TO SCPBUF AND SINGLE SCAN
0096	058F	4C	6F	A6		JMP	SCNVEC	
0097	0592					.EN	D	

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

8X5 MATRIX CHAR SET FOR SCOPE LINE DRIVER CONTAINS ALL HEX KB CHARS # FIRST BYTE OF TABLE MUST BE 00 ; EACH CHAR : FIRST BYTE = LEFTMOST COLUMN, MSB = TOP DOT, LSB = 0, BIT 1 = BOTTOM DOT *=\$400 FPAGE 4 ALLOCATED TO CHARACTER SET .BYT \$00,\$7C,\$92,\$A2,\$7C ;ZERO .BYT \$00,\$42,\$FE,\$02,\$00 JONE .BYT \$4E,\$92,\$92,\$92,\$62 ;TWO .BYT \$44,\$82,\$92,\$92,\$6C ;THREE .BYT \$18,\$28,\$48,\$FE,\$08 ;FOUR .BYT \$E4,\$A2,\$A2,\$A2,\$9C ;FIVE .BYT \$3C,\$52,\$92,\$92,\$0C ;SIX BYT \$86,\$88,\$90,\$A0,\$C0 \$SEVEN .BYT \$6C,\$92,\$92,\$92,\$6C ;EIGHT BYT \$60,\$92,\$92,\$94,\$78 ININE .BYT \$3E,\$50,\$90,\$50,\$3E ;A .BYT \$00,\$1E,\$86,\$4A,\$32 ;C/R .BYT \$10,\$10,\$10,\$10,\$10,\$10 .BYT \$82,\$44,\$28,\$10,\$00 ;RIGHT ARROW .BYT \$FE,\$FE,\$FE,\$FE,\$FE ;SH •BYT \$7C,\$82,\$82,\$8A,\$4E ;G .BYT \$FE,\$90,\$98,\$94,\$62 \$R .BYT \$FE,\$40,\$30,\$40,\$FE \$M .BYT \$FE,\$02,\$02,\$02,\$02 \$L2 .BYT \$44,\$A2,\$92,\$8A,\$44 ;52 .BYT \$80,\$80,\$80,\$80,\$80,\$80 ;UO .BYT \$02,\$02,\$02,\$02,\$02,\$02 ;U1 .BYT \$82,\$82,\$82,\$82,\$82,\$82 ;U2 .BYT \$FE,\$00,\$00,\$00,\$00 ;U3 .BYT \$FE,\$00,\$00,\$00,\$FE ;U4 .BYT \$1E,\$12,\$12,\$12,\$1E ;U5 .BYT \$F0,\$90,\$90,\$90,\$F0 ;U6 .BYT \$80,\$80,\$80,\$80,\$F0 ;U7 .BYT \$04,\$02,\$02,\$02,\$FC \$J .BYT \$E0,\$18,\$06,\$18,\$E0 \$V .BYT \$FF, \$FF, \$FF, \$FF, \$FF }ASCII .BYT \$FE,\$92,\$92,\$92,\$6C ;B .BYT \$7C,\$82,\$82,\$82,\$82,\$44 ;C .BYT \$FE,\$82,\$82,\$82,\$70 (D) .BYT \$FE,\$92,\$92,\$82,\$82 }E .BYT \$FE,\$90,\$90,\$80,\$80 ;F .BYT \$44,\$A2,\$92,\$8A,\$44 ;SD .BYT \$10,\$10,\$7C,\$10,\$10 ;+ .BYT \$00,\$10,\$28,\$44,\$82 ;< .BYT \$00,\$00,\$00,\$00,\$00,\$00 ;SH BYT \$FE,\$02,\$02,\$02,\$02,\$02 JLP .BYT \$44,\$A2,\$92,\$8A,\$44 ;SP .BYT \$FE,\$04,\$08,\$04,\$FE \$W .BYT \$FE,\$02,\$02,\$02,\$02,\$02 ;L1 .BYT \$44,\$A2,\$92,\$8A,\$44 ;S1 .BYT \$00,\$06,\$06,\$00,\$00 ;DECIMAL .BYT \$00,\$00,\$00,\$00,\$00 \$BLANK .BYT \$40,\$80,\$8A,\$90,\$60 ;QUESTION .BYT \$FE,\$90,\$90,\$90,\$60 ;P ♦ END

÷

CHAPTER 8

SYSTEM EXPANSION

This chapter discusses the means by which you can expand your SYM-1 microcomputer system by adding memory and peripheral devices to its basic configuration. By now, you realize that data access, whether from RAM, PROM or ROM is a function of addressing interface devices (i.e., 6522's and 6532). Hardware has been built into your SYM-1 module to allow large-scale expansion of the system. A thorough understanding of the SYM-1 System Memory Map (Figure 4-10) will aid considerably in understanding how to expand your system.

8.1 MEMORY EXPANSION

Your SYM-1 module comes equipped with 1K of on-board RAM. It also contains all address decoding logic required to support an additional 3K on-board with no changes by you. In other words, to add 3K of on-board RAM, all you need to do is purchase additional SY2114 devices and plug them into the sockets provided on your board. Your PC board is marked for easy identification of 1K memory blocks. RO equals the lower 1K block and R3 equals the upper 1K block. LO means low order data lines (D0-D3) and HI means high order data lines (D4-D7).

You will recall that the lowest 8K memory locations are defined by an address decoder included on your SYM-1 module (a 74LS138). The eight outputs of this decoder $(\overline{00-1C})$ each define a 1K block of addresses in the lowest 8K of the Memory Map. Four of the outputs $(\overline{00}, \overline{04}, \overline{08}, \overline{0C})$ are used to select the on-board static RAM. The remaining four outputs $(\overline{10}, \overline{14}, \overline{18}, \overline{1C})$ are used to interface to the Application Connector (Connector "A"), where you can use them to add another 4K of off-board memory. Again, no external decoding logic is required. By this simple means, you can convert your SYM-1 module into an 8K device quickly. Figure 8-1 shows you how to interface these decode lines at the connector for your SYM-1 system.

To go beyond this 8K size, conceivably up to the maximum 65K addressability limit of the SYM CPU, you could build or buy an additional memory board with on-board decoding logic. In this case, you will use the Expansion Connector (Connector "E") in a manner shown schematically in Figure 8-2. Note that the three high-order address bits (AB13-AB15) not used in the earlier expansion are brought to this connector as shown. These are then used with a decoder to create outputs $\overline{M0}$ through $\overline{M7}$, which in turn are used to select and de-select additional decoders (line receivers). You need add only as many decoders (one for each 8K block of memory) as you need for the expansion you require.

Incidentally, the line receivers shown in Figure 8-2 are provided for electrical reasons. There are loading limitations on the address bus lines of the 6502 CPU, which require the insertion of these receivers. (For your information, each 6502 address line is capable of driving one standard TTL load and 130pf of capacity.)

You should make a careful study of the loading limitations of the required SYM-1 lines before deciding on memory expansion size and devices. It is likely you will want to use additional buffer circuits to attain "cleaner" operation of your expanded memory in conjunction with your SYM-1 system.



4K MEMORY EXPANSION

Figure 8-1. 4K MEMORY EXPANSION



Figure 8-2. MEMORY - I/O EXPANSION TO 65K

8.2 PERIPHERAL EXPANSION

As you already know, the SYM-1 microcomputer system includes 51 I/O lines. This means, theoretically, that you could drive as many as 51 peripheral lines (plus 4 control lines) with your SYM-1.

Using either Application Connector ("A" or "AA"), you can add most commercially available printers or other devices requiring parallel interfaces, although you will have to create your own software driver for the printer. Since the provision of that driver is, to some extent, dependent upon the printer you purchase, we do not attempt to discuss the implementation of the software in this manual.

You can expand your SYM-1 system's peripheral I/O capability easily and quickly merely by installing an additional SY6522 in the socket provided for that device. This will give you 16 additional on-board data lines with no requirement for additional work (beyond the software driver) on your part. To go beyond that level, you must use the Expansion Port (Connector "E") described earlier.

Again, we emphasize that the proper understanding and use of the Memory Map in Figure 4-10 will allow you to use your imagination in expanding the I/O capability of your SYM-1 system. Its flexibility is extremely broad and the fact that all I/O and memory are handled as an addressing function allows you expandability to the full capability of the 6502 CPU itself.

CHAPTER 9

ADVANCED MONITOR AND PROGRAMMING TECHNIQUES

This chapter contains information which you will find useful as you explore the more sophisticated capabilities of your versatile SYM-1 microcomputer system. As we have pointed out many times, the SYM-1 is the most flexible and expandable monitor of its kind. The SUPERMON monitor uses transfer vectors and other techniques to allow you to modify its operation, and these are provided in detail in this chapter. In addition, the extended use of debug and trace facilities, which are invaluable tools as your programming skill advances, are explained. The use of the Hex keyboard provided on your SYM-1 for configurations using a printer (or other serial device) without a keyboard is also described. And last, an example and discussion of extending SUPERMON's command repertoire.

9.1 MONITOR FLOW

SUPERMON is the 4K byte monitor program supplied with your SYM-1. It resides in locations 8000-8FFF on a single ROM chip. It shares the stack with user programs and uses locations 00F8-00FF in Page Zero. In addition, it uses locations A600-A67F (RAM on the 6532), which are referred to as 'System RAM'. Since these locations are dedicated to monitor functions SUPERMON write protects them before transferring control to user programs.

The flowcharts in Figures 9-1 through 9-5 will demonstrate the major structure of SUPERMON. You will notice that GETCOM (and its entry, PARM), DISPAT, and ERMSG are subroutines, and therefore available for your programs' use. Note that a JSR to ACCESS to remove write protection from System RAM is necessary before using most monitor routines. Also, notice that the unrecognized command flow (error) is vectored. Thus, you can extend the monitor with your own software.

9.2 MONITOR CALLS

SUPERMON contains many subroutines and entry points which you will want to use in order to save memory and code and avoid duplication of effort. Table 9-1 is a summary of calls and their addresses.

The three calls which you will most commonly use are:

JSR	ACCESS	(address	8B86)	(must	be	called	before	using	LED	display)
JSR	INCHR	(address	8A1B)							
JSR	OUTCHR	(address	8A47)							

ACCESS is used to unwrite-protect system RAM. In performing the input/output, these routines save all registers and use INVEC and OUTVEC, so all you need be concerned with when using them are the ASCII characters passed as arguments in the accumulator.

9.3 MONITOR CALLS, ENTRIES AND TABLES

Table 9-1, which occupies the next several pages of this Chapter, provides you with a comprehensive list of important subroutine symbolic names, addresses, registers and functions of SUPERMON monitor calls, entry points and tables. With this data, you can more easily utilize SUPERMON to perform a wide variety of tasks. All (except those marked with an asterisk) are callable by JSR.

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES

NAME	ADDRESS	REGISTERS ALTERED	FUNCTION (S)
*MONITR	8000	an an an Araba An Araba An Araba An Araba	Cold entry to monitor. Stack, D flag initialized, System RAM unprotected.
*WARM	8003		Warm entry to monitor
USRENT	8035		User pseudo-interrupt entry - saves all registers when entered with JSR. Displays PC and code 3. Passes control to monitor.
SAVINT	8064	ALL	Saves registers when called after interrupt. Re- turns by RTS.
DBOFF	80D3	A,F	Simulates depressing debug off key.
DBON	80E4	A,F	Simulates depressing debug on key.
DBNEW	80F6	A,F	Release debug mode to key control.
GETCOM	80FF	A,F	Get command and 0-3 parameters. No error: A=0D (carriage return) Error: A contains erroneous entry.
DISPAT	814A	A,F	Dispatch to execute blocks. Dispatch to URCVEC if error. At return, if error: Carry set, A contains byte in error.
ERMSG	8171	. F	If Carry set, print (CR)ER NN, where NN is contents of A.
SAVER	8188	None	Save all registers on stack. At return, stack looks like: F (See paragraph 9.9)
		n de la constante portes. La constante de la constante de	utto en para en la Alexandra de Constante de Constante de Constante de Constante de Constante de Constante de C
*RESXAF	81B8	restored	Jumped to after SAVER, restore registers from stack except A,F unchanged, perform RTS.
*RESXF	81BE	restored	Jumped to after SAVER, restore registers from stack <u>except</u> F unchanged, perform RTS.
*RESALL	81C4	restored	Jumped to after SAVER, restore <u>all</u> registers from stack, perform RTS.
INBYTE	81D9	A,F	Get 2 ASCII Hex digits from INCHR and pack to byte in A. If Carry set, V clear, first digit non-Hex. If Carry set, V set, second digit nonHex. N and Z reflect compare with carriage return if Carry set.

*Do not enter by JSR.

	Table 9-1.	MONITOR CA	ALLS, ENTRIES AND TABLES (Continued)
NAME	ADDRESS	REGISTERS	FUNCTION (S)
PSHOVE	8208	Х,F	Shove Parms down 16 bits; Move: P2 to P1 P3 to P2 zeros to P3
PARM	8220	A,F	Get 0 to 3 parameters. Return on (CR) or error. A contains last character entered. Flags reflect compare with (CR).
ASCN1B	8275	A,F	Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex.
OUTPC	82EE	A ,X, F	Print user PC. At return, A=PCL, X=PCH.
ουτχαή	82F4	F	Print X,A (4 Hex digits)
OUTBYT	82FA	F	Print A (2 Hex digits)
NIBASC	8309	A,F	Convert LO nibble of A to ASCII Hex in A.
СОММА	833A	F	Print comma.
CRLF	834D	F	Print (CR) (LF).
DELAY	835A	F,X	Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry.
INSTAT	8386	F	If key down, wait for release. Carry set if key down. (Vectored thru INSVEC)
GETKEY	88AF	A , F	Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC).
HDOUT	8900	A,X,Y,F	ASCII character from A to Hex display, scan display once, return with $Z=1$ if key down.
SCAND	8906	A,X,Y,F	Scan the LED display once from the data in DISBUF. Return Z set if a key on hex keyboard is down.
KEYQ	8923	A,F	Determine if key down on Hex keyboard. If down, then $Z=1$.
KYSTAT	896A	A,F	Determine if key down. If down, then Carry set.
BEEP	8972	None	BEEP on-board beeper.
НКЕҮ	89BE	A,F	Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting (vectored thru SCNVEC)

*Do not enter by JSR

9-3

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

RS FUNCTION (S)
Convert ASCII in A to segment code, put in DISBUF.
Shove scope buffer down, push A onto SCPBUF.
Get character (vectored thru INVEC). Drop parity, convert to upper case. If character CTL O (0F), toggle Bit 6 of TECHO and get another.
Convert low nibble of A to ASCII, output (vectored thru OUTVEC).
Output ASCII from A (vectored thru OUTVEC). Output inhibited by Bit 6 of TECHO.
Get character from serial ports. Echo inhibited by Bit 7 of TECHO. Baud rate determined by SDBYT. Input, echo masked with TOUTFL.
See if break key down on terminal. If down, then Carry set.
Initialize all registers, disable POR, stop tape,
input on keyboard or terminal, determine baud rate, cold monitor entry.
Determine baud rate, cold monitor entry.
Un-write protect System RAM.
Write protect System RAM.
Set vectors, TOUTFL, and SDBYT for TTY.
Default block - entirely copied into System RAM (A620 - A67F) at reset.
Table of ASCII codes and HASH codes.
Table of segment codes corresponding to ASCII codes (above).

*Do not enter by JSR

MAIN MONITOR FLOW



Figure 9-1. MAIN MONITOR FLOW



Figure 9-2. GETCOM FLOWCHART

9-6



Figure 9-3. PARM FLOWCHART



Figure 9-4. DISPAT FLOWCHART



Figure 9-5. ERMSG FLOWCHART

9.4 VECTORS AND INTERRUPTS

A concept which is very important in understanding the SY6502 and SUPERMON is that of a transfer vector. A transfer vector consists of two or three locations at a fixed address in memory. These locations contain an address, or a Hex 4C (JMP) and an address. The address is in low-order, high-order byte order.

As an example, consider the function of outputting a character. In some cases, the character is to go to the display, in others to a terminal device. The action required in each case is radically different. It would be inefficient, in code and in time, to make the decision before outputting each character. The solution is a transfer vector. Whenever SUPERMON must output a character, it performs a JSR to OUTCHR. OUTCHR saves all registers, then performs a JSR to OUTVEC (at A663, in System RAM). If you are working at the Hex keyboard OUTVEC will contain a JMP HDOUT. HDOUT is the subroutine which will enter a character, in segment code, into the display buffer. If you are using a TTY or CRT, OUTVEC will contain a JMP TOUT. TOUT is the subroutine which sends a character, one bit at a time, to the serial I/O ports. When HDOUT or TOUT performs an RTS, control passes back to OUTCHR. OUTCHR restores the registers and performs an RTS, returning control to the caller.

Notice that the calling routine need not worry where the output is going. It is all taken care of by OUTCHR and OUTVEC.

When a vector is to be referenced by a JMP Indirect, only two bytes are required. Two-byte vectors are normally used only for interrupts.

An **INTERRUPT** is a method of transferring program control, or interrupting, the processor during execution. There are three interrupts defined on the SY6502:

NMI	 non-maskable interrupt
RST	 reset/power-on
IRO	 interrupt request

When one of these interrupts occurs, the processor pushes the PC register and the Flags register onto the stack, and gets a new PC from the **INTERRUPT VECTOR**. The interrupt vectors are located at the following addresses:

FFFA,FFFB	 NMI
FFFC,FFFD	 RESET
FFFE,FFFF	 IRQ

These locations must contain the addresses of programs which will determine the cause of the interrupt, and respond appropriately.

In the SYM-1, System RAM (A600-A67F) is duplicated at FF80-FFFF (it is "echoed" there). On Reset, SUPERMON points these vectors to its own interrupt-handling routines. When an interrupt occurs, SUPERMON displays the address where the interrupt occurred with one of the following codes indicating the cause of the interrupt:

D D	* =	BRK instruction
1	=	IRQ
2	=	NMI
3	=	USER ENTRY (caused by JSR to USRENT at 8035)

Because all registers are saved, a (G) (CR) will cause execution to resume at the point of interruption. The user can intercept interrupt handling by inserting pointers to user interrupt routines in TRCVEC, UBRKVC, NMIVEC, or IRQVEC. See Section 9.8.2 for a discussion of the User Entry pseudo-interrupt. Table 9-2 describes all vectors used by the Monitor.

Table 9-2. SUPERMON VECTORS

NAME	LOCATION	FUNCTION
INVEC	A660-A662	Points to input driver.
OUTVEC	A663-A665	Points to output driver.
INSVEC	A666-A668	Points to routine which determines whe- ther or not a key is down.
URCVEC	A66C-A66E	Unrecognized command. All unrecog- nized commands and parameter entry er- rors vectored here. Points to a sequence of: SEC - Set Carry RTS - Return
SCNVEC	A66F-A671	Points to routine which performs one scan of display from DISBUF.
EXEVEC	A672-A673	Points to RIN - get ASCII from RAM subroutine.
		The Execute (E) command temporarily replaces INVEC with EXEVEC, saving INVEC in SCRA, SCRB. The Hi byte of EXEVEC must be different from the Hi byte of INVEC.
TRCVEC	A674-A675	May be used to point to user trace rou- tine after TRCOFF (See Section 9.6).
UBRKVC	A676-A677	May be used to point to user BRK routine after IRQVEC.
UIRQVC	A678-A679	May be used to point to user NON-BRK IRQ routine after IRQVEC.
NMIVEC	A67A-A67B	Points to routine which saves registers, determines whether or not to trace, based on TV.
IRQVEC	A67E-A67F	Points to routine which saves registers, determines whether or not BRK has oc- curred, and continues thru UBRKVC or UIRQVC.

9.5 DEBUG ON and TRACE

When the DEBUG ON key on your SYM-1 is depressed, DEBUG mode is established. In DEBUG mode, an NMI interrupt occurs every time an instruction is fetched from an address that is not within the monitor. SUPERMON's response is to save the registers and display the PC, with code 2 (for NMI). With each (G) (CR), one instruction of the user program will be executed. This is called Single-Stepping.

In order to TRACE, alter the Trace Velocity (TV, at A656) to a non-zero value. (09 is a good value.) If you now enter (G) (CR), SUPERMON will display the PC and the contents of the accumulator, pause, and resume execution. Addresses and accumulator contents will flash by one at a time. To stop the flow, depress any key (Hex keyboard) or the BREAK key (terminal). Execution will halt. A (G) (CR) will resume execution. The length of the delay is related to TV (not linearly; try different values) and, of course, the baud rate, if you are working from a terminal.

9.6 USER TRACE ROUTINES

As the complexity of your programs increases, you may wish to implement other types of trace routines. To demonstrate how this is done, an example of a user trace routine is provided in Figure 9-6. It prints the op code of the instruction about to be executed, instead of the accumulator contents.

But first of all, we don't want to be interrupted during trace mode by responding to an interrupt (a problem called recursion). SUPERMON will handle this by turning DEBUG OFF, then back ON. However, to implement this program control of DEBUG, you must add jumpers W24 and X25 to your SYM-1 board (see Chapter 4).

Now that you have added the jumpers, we are ready to enter the program UTRC and change vectors.

First, enter the program UTRC as given in Figure 9-6. Then change NMIVEC to point to TRCOFF, which will save registers, turn DEBUG OFF, and vector thru TRCVEC:

SD 80C0,A67A (CR)

Now, point TRCVEC to UTRC.

SD 0380,A674 (CR)

Enter a non-zero value in TV, depress DEBUG ON, and you're ready to trace.

NOTE: BRK instructions with DEBUG ON will operate as two-byte instructions and should be programmed as 00,EA (BRK,NOP).

Also, the first instruction after leaving SUPERMON will not be traced.

0002 0000 # UTRC - USER TRACE ROUTINE - 0003 0000 # PRINT NEXT OF CODE INSTEAD OF ACCUMULATOR 0004 0000 # 0005 0000 #	
0003 0000 ; PRINT NEXT OF CODE INSTEAD OF ACCUMULATOR 0004 0000 ; 0005 0000 ;	
0004 0000 # 0005 0000	
0005 0000	
VVV VVVV OTCOT =+0000 VERTRE CV PRIM	
0006 0000 PCLR =#A659	
0007 0000 PCHR =\$A65A	
0008 0000 DBCRLF =\$834A \$PRINT BYTE FROM ACC, PRINT CR	F
0009 0000 DELAY ==\$835A \$DELAY BASED ON TV	
0010 0000 WARM ==\$8003 JWARM MONITOR ENTRY	
0011 0000 TRACON =\$80CD ;TURN TRACE ON, RESUME EXECUTIO	ЛC
0012 0000 TV ==\$A656 ;TRACE VELOCITY	
0013 0000 🕴	
0014 0000	ATE
0015 0380 20 37 83 UTRC JSR OPPCOM #PRINT PC# COMMA	
0016 0383 AD 59 A6 LDA PCLR JUSE PC AS PTR TO OP CODE	
0017 0386 85 F0 STA \$F0	
0018 0388 AD 5A A6 LDA PCHR	
0019 038B 85 F1 STA \$F1	
0020 038D A0 00 LDY #0	
0021 038F B1 F0 LDA (\$F0),Y ;PICK UP OP CODE	
0022 0391 20 4A 83 JSR OBCRLF ;OUTPUT OF CODE, CRLF	
0023 0394 AE 56 A6 LDX TV JGET TRACE VELOCITY	
0024 0397 F0 05 BEQ NOGO \$NOGO IF ZERO	
0025 0399 20 5A 83 JSR DELAY #DELAY ACCORDING TO TV	
0026 039C 90 03 BCC GO #CARRY SET IF KEY DOWN	
0027 039E 4C 03 80 NOGO JMP WARM #HALT	
0028 03A1 4C CD 80 G0 JMP TRACON CONTINUE	
0029 03A4 .END	

Figure 9-6. LISTING OF SAMPLE USER TRACE ROUTINE

USER TRACE EXAMPLE

.V 200,20A (CR) 0200 A9 00 A9 11 A9 22 A9 33,0A 0208 4C 00 02,58 0358 .SD 80C0,A67A (CR) .SD 380.A674 (CR) .G 200 (CR) 0202.A9 G (CR) 0204,A9 .M A656(CR) A656,00,09(CR) A657,4D (CR) .G 200 (CR) 0202,A9 0204.A9 0206.A9 0208.4C 0200.A9 0202.A9 0204.A9 0206,A9

Vector modification Vector modification Single-Step (Remember to set DEBUG ON before each (G) (CR)

Trace Velocity = 9

Continuous trace of op codes

9.7 MIXED I/O CONFIGURATIONS

0208,4C 0200.A9 0202,A9

The Reset routine that is activated when power is turned on or RST is pressed establishes the terminal I/O configuration by loading a specified value into a location in System RAM, TOUTFL (A654). The high-order four bits of TOUTFL define which terminal devices may be used for input and output. A "1" signifies that a device is enabled, a "0" that it is disabled. The meaning of each bit and the values assigned at system reset are shown below. The routine referenced by entry (1) in the JUMP table will enable the TTY for input. For other configurations, load the appropriate value into TOUTFL.

TOUTFL	bit:	<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>
	default value:	1	0	1	1
	meaning:	CRT	TTY	TTY	CRT
	e setue subtra	INPUT	INPUT	OUTPUT	OUTPUT

9-14

Bits 6 and 7 of another location in System RAM, TECHO (A653), are used t serial output (bit 6) and to control echo to a terminal (bit 7). Bit 6 may be by entering "(CONTROL) O" (0F Hex) on the terminal keyboard or in software. possible values for TECHO are shown below.

ТЕСНО	80	echo output	(default value)
	C0	echo no output	

- 40 no echo no output
- 00 no echo output

With this information, you can alter the SUPERMON standard I/O configurations to suit your special needs. A common use would be routing your output to a terminal while using the Hex keyboard as an input device. Two possible ways of doing this will be discussed.

First, by merely altering SDBYT and OUTVEC, your input and echo will use the on-board keyboard and display, while Monitor and program output will go to the serial device. Choose the proper baud rate value for your device from the following table and put it in SDBYT (at A651) with the "M" command. Then enter the address of TOUT into OUTVEC from the hex keyboard as follows:

.SD 8AA0,A664 (CR)

Terminal Baud Rate	Value Placed in SDBYT
110	D5
300	4C
600	24
1200	10
2400	06
4800	01

Second, if you wish your input to be echoed on the terminal device, a small program must be entered. First, complete the sequence discussed above. Then, enter the following program:

UIN	JSR	GETKEY	20	AF	88
	BIT	TECHO	2C	53	A6
	BPL	UOUT	10	03	
	JMP	OUTCHR	4C	47	8A
UOUT	RTS		60		

Enter the program called "UIN" above at any user RAM location. Then use the "SD" command to put the address of UIN into INVEC (at A661) as follows:

.SD (UIN),A661 (CR) (ENTER AT HKB)

where (UIN) is the address of the program UIN.

9.8 USER MONITOR EXTENSIONS

Having read the section on Monitor flow, you will have noticed that unrecognized commands and parameter entries are vectored through URCVEC (A66C-A66E), which normally points to a SEC, RTS sequence at 81D1. By pointing URCVEC to a user-supplied routine in RAM or PROM, SUPERMON can easily be extended. The following example will illustrate the basic principle; many more sophisticated extensions are left to your imagination.

9.8.1 Monitor Extension Example

This example will define U0 with two parameters as a logical AND. The parameters and the result are in Hexadecimal.

LOGAND	CMP	#\$14	;USR0
	BNE	NEXT	
	CPX	#2	;two parms
	BNE	NEXT	
DOAND	LDA	P2H	
	AND	P3H	;here's the 'and' hi
	TAX		
	LDA	P2L	
	AND	P3L	;'and' lo
	JSR	CRLF	get new line
	JSR	SPACE	
	JMP	OUTXAH	PRINT X and A
NEXT	SEC		;last
	RTS		•
	.END		

To attach LOGAND to the monitor, it must be assembled (probably by hand), entered into memory, and URCVEC altered to contain a JMP to LOGAND. Notice that more than one command could have been added, by pointing NEXT to the next possible command, instead of a RTS.

9.8.2 SUPERMON As Extension to User Routines

Because SUPERMON contains a user entry, it can easily be appended to your software. An example of the utility of this feature is a user trace routine, which could have an 'M' command, which would direct it to make SUPERMON available to the user. Here's what the code would look like.

UTRACE

. . .

Trace code

JSR INCHR CMP #'M BNE ELSE JSR USRENT JMP UTRACE

ELSE

Code executed if character input is not 'M'.

In this example, the user will type an 'M' to get into monitor, and a **(G) (CR)** to return to the calling portion of UTRACE. Note that the user PC and S registers should not be modified while in monitor if a return to UTRACE is intended.

9.9 USE OF SAVER AND RES ROUTINES

SAVER and the RES routines are designed to be used with subroutines. Their usage is as follows:



In this example, UPROG calls USUB. USUB calls SAVER, performs its function, and then jumps to RESALL. RESALL restores all registers and returns to UPROG. If RESXF or RESXAF were used instead of RESALL, UPROG would receive the F, or F and A registers as left by USUB.

APPENDIX A

IMMEDIATE ACTION

Your SYM-1 microcomputer has been thoroughly tested at the factory and carefully packed to prevent damage in shipping. It should provide you with years of trouble-free operation. If your unit does not respond properly when you attempt to apply power, enter commands from the keyboard, or attach peripheral devices to the system, do not immediately assume that it is defective. Re-read the appropriate sections of this manual and verify that all connections have been properly wired and all procedures properly executed.

If you finally conclude that your SYM-1 is defective, you should return it for repair to an authorized service representative. Specific instructions for obtaining a service authorization number and shipping your unit are contained with warranty information on the card entitled "LIMITED WARRANTY AND SERVICE PLAN" that is included with system reference material.

APPENDIX B

PARTS LIST

MATERIALS AND ACCESSORIES

QTY.	DESCRIPTION	MANUFACTURER/PART NUMBER
1	CONNECTOR, DUAL 22/44	Microplastic 15622DPIS
1	CONNECTOR, DUAL 6/12	Teka TP3-061-E04
6	RUBBER FEET	3M SJ5018
1	SYNERTEK SOFTWARE MANUAL	MNA-2
1	SYM-1 REFERENCE CARD	SRC-1
1	SYM REFERENCE MANUAL	MNA-1
1	SYM-1 PC BOARD ASSEMBLY	

1 RED FILTER

SYM-1 PC BOARD COMPONENTS

QTY	DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
1	CPU	SYP6502	U5
2	VIA	SYP6522	U25,U29
1	RAM-I/O	SYP6532	U27
2	4K BIT RAM	SYP2114	U12, U13
1	32K BIT ROM	SYP2332	U20
1	NAND GATE	7400	U8
1	HEX INVERTER	7404	U2
1	AND GATE	7408	U24
2	HEX INVERTER-O.C.	7416	U30, U38
1	NAND GATE	74LS00	U4
1	HEX INVERTER	74LS04	U9
1	TRIPLE NOR GATE	74LS27	U3
1	TIMER	555	U6

QTY	DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
1	DECODER	74LS138	UI
1	TRIPLE 3 INPUT NAND	74LS10	U7
1	DECODER	74145	U37
2	DECODER	74LS145	U10, U11
1	COMPARATOR	311	U26
1	RES-100 ohm, ¼W, 5%	RF14J100B	R128
3	RES-200 ohm, ¼W, 5%	RF14J200B	R43, 111, 114
1	RES-300 ohm, ¼W, 5%	RF14J300B	R107
4	RES-470 ohm, ¼W, 5%	RF14J470B	R84, 88, 124, 127
14	RES-1K, ¼W, 5%	RF14J1KB	R9-12, 41, 61-63, 73, 78, 85, 92, 97, 101, 113, 123
1	RES-1M, ¼W, 5%	RF14J1MB	R72
1	RES-2.2K, ¼W, 5%	RJ14J2 . 2KB	R103
14	RES-3.3K, ¼W, 5%	RF14J3.3KB	R42, 59, 60, 70, 74, 79-82, 87, 94, 95, 98, 126
10	RES-10K, %W, 5%	RF14J10KB	R45, 67-69, 75, 76, 83, 89, 93, 104
3	RES-47K, ¼W, 5%	RF14J47KB	R44, 46,71
1	RES-330K, %W, 5%	RF14J330KB	R77
2	RES-27K, ¼W, 5%	RF14J27KC	R90, 96
2	RES-150 ohm, %W, 5%	RF14J150B	R99, 110
1	RES-6.8K, ¼W, 5%	RF14J6.8KB	R100
1	CAP-10pf	DM15100J	C13
13	CAP01 mfd, 100V	DB203YZ1032	C1, 3, 5, 7, 10, 11, 17, 19, 21, 23, 25, 29
10	CAP - 10 mfd, 25V	T368B106K025	PS C2, 4, 6, 8, 12, 20, 22, 24, 26, 30

QTY	• DESCRIPTION	MFR. NO.	REFERENCE DESIGNATION
3	CAP1 mfd, 50V	3429-050E-10	4M C9, 18
1	CAP22mfd,		C16
2	CAP47 mfd	C330C474M5	/5EA C15
1	CAP0047 mfd	UR2025100X7	R472K C14
12	NPN TRANSISTOR	2N2222A	Q1-4, 10, 18, 19, 27-29, 32, 33
11	PNP TRANSISTOR	2N2907A	Q9, 17, 20-26, 30, 31
11	DIODE, G.P.	1N914	CR25-33, 37, 38
1	DIODE, ZENER	1N4735	CR 34
4	SOCKET - 24-PIN DIP	TIC8424-02	SK20-23
5	SOCKET - 40-PIN DIP	TIC8440-02	SK5, 25, 27-29
8	SOCKET - 18-PIN DIP	TIC8418-02	SK12-19
1	KEYBOARD		KB1
1	PC BOARD		PC1
6	7-SEGMENT DISPLAY, 0.3"	MAN 71A	U31-36
2	LED	RL4850	CR 35,36
1	SPEAKER	70057	SP1
1	CRYSTAL	CY1A	Y1
	TAPE - 1½" x 2" STRIP		
1	RES. PACK - 150 ohm	898-3-R 150	RN2
1	RES. PACK - 3.3K ohm	899-3-R 3 . 3K	RN1
2	RES. PACK - 1K ohm	899-3-R1K	RN3, RN4

B-3


COMPONENT LAYOUT

B-4



OUTLINE DRAWING B-5



B-6



Ψ



B-8

APPENDIX C

AUDIO TAPE FORMATS

HIGH-SPEED FORMAT -- High speed data transfer takes place at 185 bytes per second. Every byte consists of a start bit (0), followed by eight data bits. The least significant bit is transmitted first. A "1" bit is represented by 1 cycle of 1400 Hz, while a "0" bit is represented by $\frac{1}{2}$ cycles of 700 Hz. Physical record format is shown below.

6 sec. of SYN chars.	*	ID	SAL	SAH	EAL	EAH	DATA	1	CKL	скн	EOT	EOT
					+1	+1						

6 sec. of SYN (16	Hex)	- Allows the tape to advance beyond the leader and creates an inter-record gap. (Controlled by TAPDEL \$A630.) Filled with ASCII synch characters that allow the SYM-1 to synchronize with the data stream.
* (2A Hex)	-	ASCII character that indicates the start of a valid record.
ID	-	Single byte that uniquely identifies the record.
SAL	-	Low order byte of the Starting Address from which data was taken from memory.
SAH	-	High order byte of the Starting Address from which data was taken from memory.
EAL +1	-	Low order byte of the address following the Ending Address from which data was taken from memory.
EAH +1	-	High order byte of the address following the Ending Address from which data was taken from memory.
DATA	. –	Data bytes.
/ (2F Hex)	-	ASCII character that indicates the end of the data position of a record.
CKL	-	Low order byte of a computed checksum.
СКН	-	High order byte of a computed checksum.
EOT (04 Hex)	-	ASCII characters that indicate the end of the tape record.

C-1



HIGH SPEED AUDIO FORMAT BIT WAVEFORMS

KIM FORMAT -- Data transfer in KIM format takes place at approximately 8 bytes per second. A "1" bit is represented by 9 cycles of 3600 Hz followed by 18 cycles of 2400 Hz, while a "0" bit is represented by 18 cycles of 3600 Hz followed by 6 cycles of 2400 Hz. Each 8-bit byte from memory is represented by two ASCII characters. The byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit. The least significant bit is transmitted first. The KIM physical record format is shown below.

128 SYN chars.	*	ID	SAL	SAH	DATA	1	CKL	СКН	ЕОТ	EOT
----------------	---	----	-----	-----	------	---	-----	-----	-----	-----

The sync characters, the ASCII characters "*" (2A Hex) and "/" (2F Hex) as well as ID, SAL, SAH, CKL, CKH and EOT serve the same functions as in HIGH-SPEED format. Sync characters, *, / and EOT are represented by single ASCII characters, while the remaining record items require two ASCII characters. Note that EAL and EAH are not used in the KIM format.

APPENDIX D

PAPER TAPE FORMAT

When data from memory is stored on paper tape, each 8-bit byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit (O-F). Consequently, two ASCII characters are used to represent one byte of data. In the paper tape record format shown below, each N, A, D, and X represents one ASCII character.

; $N_1N_0 \quad A_3A_2A_1A_0 \quad (D_1D_0)_1 \quad (D_1D_0)_2 \quad \dots \quad (D_1D_0)_n \quad X_3X_2X_1X_0$

- Start of record mark

 N_1N_0 - Number of data bytes in (Hex) contained in the record

 $A_3A_2A_1A_0$ - Starting address from which data was taken

 $(D_1D_0)-(D_1D_0)_n - Data$

;

 $X_3 X_2 X_1 X_0$ - 16-bit checksum of all preceding bytes in the record including $N_1 N_0$ and $A_3 A_2 A_1 A_0$, but excluding the start of record mark.

A single record will normally contain a maximum of 16 (10 Hex) data bytes. This is the system default value that is stored in system RAM at power-up or reset in location MAXRC (A658). You can substitute your own value by storing different number in MAXRC. To place an end of file after the last data record saved, place the TTY in local mode punch on, and enter ;00 followed by (CR).

12.15

(a) A set of the s

 $i \leq m_{i}$

APPENDIX E

SYM COMPATABILITY WITH KIM PRODUCTS

If you are a SYM-1 user who has peripheral devices which you have previously used with the KIM system or software which has been run on a KIM module, you'll find SYM to be generally upward compatible with your hardware and software. The following two sections describe the levels of compatability between the two systems to allow you to undertake any necessary modifications.

E.1 HARDWARE COMPATABILITY

Table E-1 describes the upward compatability between SYM and KIM at the Expansion (E) connector, while Table E-2 describes the compatability on the Applications (A) connector.

I/O port addresses differ between the two systems; you should consult the Memory Map in Figure 4-10 for details.

Power Supply inputs are provided on a separate connector with SYM-1, which means that if you have been using your power supply with a KIM device it will be necessary to rewire its connections to use the special connector on the SYM-1 board.

E.2 SOFTWARE COMPATABILITY

Table E-3 lists important user-available addresses and routines in the KIM-1 monitor program and their counterparts in SYM-1's SUPERMON. Most of the routines do not perform identically in the two systems. Before using them, check their operation in Table 9-1.

SYM DESCRIPTION	SYM NAME	PIN ∦	KIM NAME	KIM DESCRIPTION
Jumper (Y,26) Selectable: OFF - Open Pin ON - Debug On/Off Output (U8-8)	DBOUT	17	SSTOUT	From (SYNC o NOT MONITOR) U26-6
Power On Reset Signal Output: "0" After power on "1" When reset by software	POR	18		No equivalent

Table E-1. EXPANSION CONNECTOR (E	E)	COMPATABILITY
-----------------------------------	----	---------------

Table E-2. APPLICATION CONNECTOR (A) COMPATABILITY

SYM DESCRIPTION	SYM NAME	PIN #	KIM NAME	KIM DESCRIPTION
Jumper (V,23) Selectable: OFF - Open Pin ON - Remote Audio Control Out	AUD.RC	N	+12V	+12V Not required on SYM
Jumper (HH,41) Selectable: OFF <u>Open</u> Pin ON ICXX Decode Out		К	DECODE Enable	Enable 8K Decoder

Table E-3. SYM-KIM SOFTWARE (COMPATABILITY
-------------------------------	---------------

	SYM	ŀ	<im< th=""><th>FUNCTION</th></im<>	FUNCTION
Label	Address(es)	<u>Label</u>	Address(es)	
PCLR PCHR FR SR AR YR XR SCR6 SCP7	A659 A65A A65C A65B A65D A65F A65E A636	PCL PCH PREG SPUSER ACC YREG XREG CHKHI CHKSUN	00EF 00F0 00F1 00F2 00F3 00F4 00F5 00F6	Program Counter - low Program Counter - high Status Register Stack Pointer Accumulator Y - Register X - Register Checksum - low Checksum - high
P2L P2H P3L P3H P1L	A64C A64D A64A A64B A64E	SAL SAH EAL EAH ID	17F5 17F6 17F7 17F8 17F9	Start Addr Low - audio/paper tape Start Addr High - audio/paper tape End Addr+1 Low - audio/paper tape End Addr+1 High - audio/paper tape ID Byte audio Tape
NMIVEC	A67A-B FFFA-B	NMIV	17FA-B FFFA-B	NMI Vector
RSTVEC	FFFC-D	RSTV	17FC-D FFFC-D	Reset Vector
IRQVEC	A67E-F FFFE-F	IRQV	17FE-F FFFE-F	IRQ Vector
DUMPT LOADT CHKT OUTBTC HEXOU	8E87 8C78 8E78 C 8F4A T 8F52	DUMPT LOADT CHKT OUTBTC HEXOU	1800 1873 194C 195E T 196F	Dump memory to audio tape Load memory from audio tape Compute checksum for audio tape Output one KIM byte Convert LSD of A to ASCII AND write to audio tape

À

Table E-3. SYM-KIM SOFTWARE COMPATABILITY (Continued)

SYM		I	KIM FUNCTION	
Label	Address(es)	Label	Address(es)	· . ·
OUTCH1 RDBYT PACKT	8F5D 8E2C 8E3E	OUTCH1 RDBYT PACKT	197A 19F3 1A00	Write one ASCII character to audio tape Read one byte from audio tape Pack ASCII to nibble
RDCHT RDBITK SVNMI RESET OUTPC INCHR LP2B+7 SP2B+4 OUTS2 OUTBY1 INCHR DLYF DLYH INSTAT	8E61 8E0F 809B 8B4A 82EE 8A1B 841E 869C 8319 82FA 8A1B 8AE6 8AE9 8386	RDCHT RDBIT SAVE RST PCCMD READ LOAD DUMP PRTPNT PRTBYT GETCH DELAY DEHALF AK	1 A24 1 A41 1 C00 1 C22 1 CDC 1 C6A 1 CE7 1 D42 1 E1E 1 E3B 1 E5A 1 ED4 1 EEB 1 EFF	Read one character from audio tape Read one bit from tape Monitor NMI entry Monitor RESET entry Display PC Get character Load paper tape Save paper tape Print pointer Print 1 byte as 2 ASCII character Get character Delay 1 bit time Delay ½ bit time Determine if key is down
OUTDSF SCAND INCCMF GETKEY CHKSAI INBYTE	89C1 8906 82B2 88AF 82DD 82DD 81D9	SCAND SCANDS INCPT GETKEY CHK GETBYT	1F19 1F1F 1F63 1F6A 1F91 1F9D	Output to LED display Scan LED display Increment pointer Get key Compute checksum Get 2 Hex characters and pack

APPENDIX F

CREATING AND USING A SYNC TAPE

To read serial data from tape, the SYM-1 makes use of a stream of SYNC characters which form the leader of every tape record. For a complete description of audio tape record formats, refer to Appendix C.

The audio signal appears on the T and A connectors in two forms: Audio Out (HI) and Audio Out (LO). The only difference between these signals is their magnitude. It is usually best to connect Audio Out (LO) to the MIC input of your recorder.

When the SYM-1 searches for a record, an 'S' and a decimal point are displayed until the SYNC characters are recognized. However, if the volume and tone controls on the recorder are not set correctly, the SYNC characters will not be recognized, the 'S' on the display will not go out, and no data will be loaded into memory.

Before attempting to save and load data for the first time, it will be helpful to generate a SYNC tape to use for adjusting the controls.

To generate a SYNC tape, modify memory location TAPDEL, A630 to FF:

.M A630 } A630, 04, FF A631, 2C, }

Place a blank tape in the recorder, depress RECORD and PLAY on the recorder, and enter a SAVE command:

.S2 1-200-201)

The length of the tape leader, determined by TAPDEL will be over 6 minutes.

When the recording is finished (the display re-lights), rewind the tape. Enter the load command:

.<u>L2</u>)

The 'S' and decimal point should light. Start the tape with the PLAY button on the recorder and adjust the volume and tone controls on the recorder until the 'S' goes out and stays out.

You can now remove the SYNC tape and proceed to save and load actual programs and data.

APPENDIX G

MONITOR ADDENDA

- 1. The DBOFF routine does not debounce the DEBUG-ON switch; therefore, user programs should not be interrupted by depressing DEBUG-ON while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)
- 2. The audio cassette software will not read or write location \$FFFF. Use \$A67F (\$A600 thru \$A67F is echoed at \$FF80 thru \$FFFF).
- 3. The DEBUG-ON switch bounces, therefore it should not be used to interrupt user programs while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)

APPENDIX H

SUPPLEMENTARY INFORMATION

Changing Automatic Log-On

After power is applied to the SYM, SUPERMON waits for the keyboard or the device connected to PB7 on the 6532 (normally the RS232 device) to become active. PB6 (the current loop device) is ignored because a disconnected current loop always looks active.

If you expect always to log-on a current-loop device, the following jumper change will eliminate the necessity of entering (SHIFT) (JUMP) (1):

Change CC-32 and BB-31 to CC-31 and BB-32

Now the log-on for your current loop device is simply a "Q", entered at the device. (Note that you cannot now log-on automatically to the keyboard unless the current loop device is connected, and powered-up.)

Using On-Board LED Display

Because of the extensive use of transfer vectors in SUPERMON, the same monitor calls can be used to activate the LED display as for terminal devices. The major difference is that you must call ACCESS (address 8B86) before outputting the first character in order to remove write-protection from the display buffer (DISBUF, address A640 thru A645).

If the SYM-1 was logged-on to from the HKB, each call to OUTCHR (address 8A47) will examine the ASCII character in the Accumulator, look up its segment code, shift everything in the display buffer of segment codes left one digit, place the new code in the rightmost digit, and scan the display once.

If the SYM-1 was logged-on to the HKB, each call to INCHR (address 8A1B) will scan the display from the codes in DISBUF continuously until a key is depressed (2 keys in the case of SHIFT keys, 4 in the case of SHIFT ASCII keys). The key will be fully debounced, the beeper beeped, the ASCII or HASHED ASCII code taken from a table, and passed back to the caller in the Accumulator. The Flags will reflect a compare with carriage-return.

Other useful routines are:

(89C1)

GETKEY Same as description of INCHR above, but disregard log-on and no compare (88AF) performed.

OUTDSP Same as description of OUTCHR above, but disregard log-on.

KEYQ Test for key depressed on HKB. On return, Z Flag = 1 if key down. (8923)

SCAND Scan display once from segment codes in DISBUF. On return, Flags (8906) reflect call to KEYQ.

INSTAT If logged-on to HKB, check for key down (else check for BREAK key). (8386) On return, carry set if key down (or BREAK key). Leading edge of key debounced.

See also chapter 9 for discussion of monitor calls.

Adding DEBUG Indicator

While using trace routines which turn DEBUG on and off, it is often desirable to have an external indication of the DEBUG state. The addition of an LED and a resistor as follows will achieve this.



U8 is a 14 pin package located above the beeper. The LED will remain on while DEBUG is on.

APPENDIX I

SY6502 DATA SHEET

. (

8-Bit Microprocessor

Family



SY6500

MICROPROCESSOR PRODUCTS

APRIL 1979

- Single 5 V ±5% power supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus

- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- 1 MHz, 2 MHz, and 3 MHz operation
- On-chip clock options * External single clock input * Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz, and 3 MHz maximum operating frequencies.

PART NUMBERS		0.00%0					100000000
Plastic	Ceramic	CLOCKS	PINS	IRQ	NIMI	RDY	ADDRESSING
SYP6502	SYC6502	On-Chip	40	\checkmark	\checkmark	\checkmark	16 (64 K)
SYP6503	SYC6503	"	28	\checkmark	\checkmark		12 (4 K)
SYP6504	SYC6504		28	· √ •			13 (8 K)
SYP6505	SYC6505	."	28	\checkmark		\checkmark	12 (4 K)
SYP6506	SYC6506	"	28	· 🗸			12 (4 K)
SYP6507	SYC6507	"	28			\checkmark	13 (8 K)
SYP6512	SYC6512	External	40	\checkmark	\checkmark	$ $ \checkmark	16 (64 K)
SYP6513	SYC6513	"	28		$\sqrt{1}$	1	12 (4 K)
SYP6514	SYC6514	"	28	\checkmark			13 (8 K)
SYP6515	SYC6515	"	28	\checkmark		\checkmark	12 (4 K)

MEMBERS OF THE FAMILY

SY6500

COMMENTS ON THE DATA SHEET

5

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

SY6500 INTERNAL ARCHITECTURE



NOTE:

ADDE: 1. CLOCK GENERATOR IS NOT INCLUDED ON SY651X. 2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.

D.C. CHARACTERISTICS

MAXIMUM RATINGS

Rating Symbol Value L	nit
Supply Voltage V _{cc} -0.3 to +7.0	V
Input Voltage V _{in} -0.3 to +7.0	V
Operating Temperature T _A 0 to +70	°C
Storage Temperature T _{STG} -55 to +150	°C

COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V \pm 5%, T_A = 0–70 $^{\circ}C$)

 $(\emptyset_1, \emptyset_2 \text{ applies to SY651X}, \emptyset_{o(in)} \text{ applies to SY650X})$

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage		· · · · · · · · · · · · · · · · · · ·	
	Logic, Ø _{o (in)} (650X)	+2.4	V _{cc}	
	Ø ₁ , Ø ₂ (651X)	V _{cc} – 0.5	V _{cc} + 0.25	V
VIL	Input Low Voltage			
	Logic, $\phi_{o(in)}$ (650X)	-0.3	+0.4	
	Ø ₁ , Ø ₂ (651X)	-0.3	+0.2	V
IIL I	Input Loading			
	(V _{in} = 0 V, V _{cc} = 5.25 V)	-10	-300	μΑ
	RDY, S.O.			
l _{in}	Input Leakage Current			
	$(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{cc} = 0)$			
	Logic (Excl. RDY, S.O.)		2.5	μΑ
	ψ_1, ψ_2 (651X)	-	100	μA
			10.0	μΑ
TSI	Inree-State (Off State) Input Current		and the second se	
	$(V_{in} = 0.4 \text{ to } 2.4 \text{ V}, V_{cc} = 5.25 \text{ V})$		10	
			10	μΑ
vон	Output Fign Voltage $(I = -100)$ do $V = 4.75$ V)			
	$(I_{LOAD} = -100\mu Adc, V_{CC} = 4.75 V)$	24	_	v
V	Output Low Voltage	2.7		· · ·
VOL	(I = 1.6 mAdc) = 4.75 V			
	SYNC DB0-DB7 A0-A15 B/W	_	0.4	v
Pn	Power Dissipation			
·D	1 MHz and 2 MHz	_	700	mW
	3 MHz	_	800	mW
С	Capacitance			
	$(V_{in} = 0, T_A = 25^{\circ}C, f = 1 \text{ MHz})$			
C _{in}	RES, NMI, RDY, IRQ, S.O., DBE	·	10	
	DB0-DB7	—	15	_
C _{out}	A0-A15, R/W, SYNC	-	12	pF
C	Ø _{o (in)} (650X)		15	
C ₀₁	Ø ₁ (651X)	-	50	
C _{Ø2}	Ø ₂ (651X)	-	80	

Note: IRQ and NMI require 3 K pull-up resistors.



4

.

DYNAMIC OPERATING CHARACTERISTICS

(V_{CC} = 5.0 ± 5%, T_A = 0° to 70°C)

5

Device				1 N	IHz	2 M	/Hz (6)	3 N	∧Hz⑦	
Туре	Parameter	Note	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	Cycle Time		тсус	1.00	40	0.50	40	0.33	40	μs
	Ø ₁ Pulse Width		TPWHØ1	430	-	215	-	150	-	ns
651X	02 Pulse Width		TPWHØD	470	-	235	-	160	-	ns
	Delay Between \emptyset_1 and \emptyset_2		T _D	0	-	0		0	-	ns
	\emptyset_1 and \emptyset_2 Rise and Fall Times	1	T _R , T _F	0	25	0	20	0	15	ns
	Cycle Time		тсус	1.00	40	0.50	40	0.33	40	μs
	Ø _{o(IN)} Low Time	2	TLØO	480	-	240	-	160	-	ns
	Ø _{O(IN)} High Time	2	THØO	460	-	240	-	160	-	ns
	Øo Neg to Ø1 Pos Delay	5	T ₀₁₊	10	70	10	70	10	70	ns
	Ø _O Neg to Ø ₂ Neg Delay	5	т _{02 –}	5	65	5	65	5	65	ns
650X	Ø _O Pos to Ø ₁ Neg Delay	5	т ₀₁	5	65	5	65	5	65	ns
	Øo Pos to Ø2 Pos Delay	5	т ₀₂₊	15	75	15	75	15	75	ns
	Ø _{O(IN)} Rise and Fall Time	1	T _{RO} , T _{FO}	0	10	0	10	0	10	ns
	01 (OUT) Pulse Width		[™] PWHØ1	TLØ0-20	TLØ	TLØ0-20	TLØO	TLØ-20	TLØ0	ns
	⁰ 2(OUT) Pulse Width		TPWH02	TL00-40	TLØ_10	TL0-40	TL0-10	TL0-40	TLØ0-10	ns
	Delay Between \emptyset_1 and \emptyset_2		T _D	5	-	5	-	5	-	ns
	\emptyset_1 and \emptyset_2 Rise and Fall Times	(1)(3)	T _R , T _F	-	25	-	25	-	15	ns
	R/W Setup Time		TRWS	-	225	-	140	-	110	ns
	R/W Hold Time		т _{вwн}	30	-	30	-	15	-	ns
	Address Setup Time		TADS		225	-	140		110	ns
	Address Hold Time		TADH	30	-	30	-	15	-	ns
	Read Access Time		TACC	-	650	-	310	-	170	ns
650X	Read Data Setup Time		T _{DSU}	100	- .	50	· - · ·	50	-	ns
651X	Read Data Hold Time		T _{HB}	10	-	10		10	-	ns
	Write Data Setup Time		TMDS	-	175	-	100	-	75	ns
	Write Data Hold Time		т _{нw}	60	-	60	-	30	-	ns
	Sync Setup Time		TSYS		350	-	175	-	100	ns
	Sync Hold Time		т _{зүн}	30	-	30	-	15	-	ns
	RDY Setup Time	4	TRS	200	-	200	-	150	-	ns

NOTES:

1 Measured between 10% and 90% points on waveform.

- 2 3 4 Measured at 50% points.
 - Load = 1 TTL load +30 pF.
 - RDY must never switch states within ${\rm T_{RS}}$ to end of ${\rm I}\!\!\!/_2.$
- 5 6 Load = 100 pF.

The 2 MHz devices are identified by an "A" suffix.

 \bigcirc The 3 MHz devices are identified by a "B" suffix.

PIN FUNCTIONS

Clocks (Ø1, Ø2)

The SY651X requires a two phase non-overlapping clock that runs at the V_{cc} voltage level.

The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus (A_0-A_{15}) (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (DB₀-DB₇)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (\emptyset_2) clock, thus allowing data output from microprocessor only during \emptyset_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\emptyset_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during \emptyset_2 time.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external $3K\Omega$ resistor to V_{cc} for proper wire-OR operations.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupts lines that are sampled during \emptyset_2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of \emptyset_{1} .

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϑ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for data transfer out of the processor.

6

SY6500

PROGRAMMING CHARACTERISTICS INSTRUCTION SET – ALPHABETIC SEQUENCE

ADC	Add Memory to Accumulator with Carry	DEC	Decrement Memory by One	РНА
AND	"AND" Memory with Accumulator	DEX	Decrement Index X by One	PHP
ASL	Shift left One Bit (Memory or Accumulator)	DEY	Decrement Index Y by One	PLA
			Bellement mask i by one	PLP
BCC	Branch on Carry Clear	EOR	"Exclusive-or" Memory with Accumulator	
BCS	Branch on Carry Set			ROL
BEQ	Branch on Result Zero	INC	Increment Memory by One	ROR
BIT	Test Bits in Memory with Accumulator	INX	Increment Index X by One	RTI
BMI	Branch on Result Minus	INY	Increment Index Y by One	RTS
BNE	Branch on Result not Zero			
BPL	Branch on Result Plus	JMP	Jump to New Location	SBC
BRK	Force Break	JSR	Jump to New Location Saving Return Address	SEC
BVC	Branch on Overflow Clear			SED
BVS	Branch on Overflow Set	LDA	Load Accumulator with Memory	SEI
		LDX	Load Index X with Memory	STA
CLC	Clear Carry Flag	LDY	Load Index Y with Memory	STX
CLD	Clear Decimal Mode	LSR	Shift One Bit Right (Memory or Accumulator)	STY
CLI	Clear Interrupt Disable Bit			
CLV	Clear Overflow Flag	NOP	No Operation	TAX
CMP	Compare Memory and Accumulator			TAY
CPX	Compare Memory and Index X	ORA	"OR" Memory with Accumulator	TSX
CPY	Compare Memory and Index Y			TXA
				TXS
				TVA

ADDRESSING MODES

Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight highorder bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

Indexed Zero Page Addressing - (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

Indexed Absolute Addressing - (X, Y indexing)

This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Transfer Index Y to Accumulator

Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator)

Return from Interrupt

Set Carry Flag Set Decimal Mode Set interupt Disable Status Store Accumulator in Memory Store Index Y in Memory Transfer Accumulator to Index X Transfer Accumulator to Index Y Transfer Index X to Accumulator Transfer Index X to Stack Pointer

Return from Subroutine

Subtract Memory from Accumulator with Borrow

Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect),Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



V _{SS} [] 1 RDY [] 2 Ø. (OUT) [] 3	40 RES 39 Ø ₂ (OUT) 38 S.O.	Features
	37 Ø (IN)	
N.C. 🗖 5	36 N.C.	65K Addressable Bytes of Memory
NMI 🗖 6	35 🗖 N.C.	
SYNC 🗖 7	34 🗖 R/W	IRQ Interrupt NMI Interrupt
V _{cc} □ 8	33 🗖 DB0	 On-the-chip Clock
AB0 🗍 9	32 DB1	/ TTL Lavel Single Bhase langet
AB1 10	31 DB2	V TTE Level Single Phase input
AB2 [11	30 DB3	🗸 Crystal Time Base Input
	29 D DB4	SYNC Signal
		(can be used for single instruction execution)
	26 0 087	(can be used for single instruction execution)
AB7 16	25 D AB15	RDY Signal
AB8 17	24 AB14	(can be used for single cycle execution)
AB9 18	23 AB13	Two Phase Output Clock for Timing of Support Chips
AB10 19	22 AB12	
AB11 20	21 🗆 V _{SS}	
 /6503 — 28 Pin Pa	ckage	
RES 1		Features
V _{SS} [] 2	27 $\mathbb{P}^{\emptyset_0}(\mathbb{IN})$	
	26 L R/W	

- On-the-chip Clock
- IRQ Interrupt
- NMI Interrupt
- 8 Bit Bi-Directional Data Bus

SY6504 & SY6507 - 28 Pin Package

AB0 🗌 6

AB1 7 AB2 8

AB3 ☐ 9 AB4 ☐ 10

AB5 🗖 11

AB6 12

AB7 13

AB8 🚺 14

23 DB2 22 DB3

21 DB4

20 DB5

19 DB6

18 DB7

17 🗖 AB11

16 🛛 AB10 15 🗖 AB9

5

RES		28	ם¢₂ (OUT
∨ _{ss} ⊏	2	27	
*IRQ or RDY	3	26	□ R/W
V _{cc} [4	25	DB0
АВО 🗌	5	24	DB1
AB1	6	23	DB2
AB2 🗖	7	22	DB3
АВЗ 🗌	8	21	DB4
AB4 🗌	9	20	DB5
АВ5 🗌	10	19	DB6
AB6 🗌	11	18	DB7
АВ7 🗖	12	17	AB12
АВ8 🕻	13	16	AB11
АВ9 🗌	14	15	AB10

Features

- IRQ Interrupt (6504 only)
- RDY Signal (6507 only)
- 8K Addressable Bytes of Memory (AB00-AB12)
- On-the-chip Clock
- 8 Bit Bi-Directional Data Bus

SY6500



SY6506 - 28 Pin Package

RES	1 28	_ø₂ (о∪т)	Features	
∨ _{ss} □	2 27			
Ø1 (OUT)	3 26	R/W	• AK Addressable Bytes of Memory (AB00 AB11)	
IRO	4 25	DBO	• TR Addressable bytes of Memory (Abou-Ab11)	
V _{cc} □	5 24	D081	On-the-chip Clock	
АВО 🗖	6 23	DB2		
AB1	7 22	Повз	IRQ Interrupt	
AB2 🗌	8 21	DB4		
AB3 🗌	9 20	DB5	Two phases off	
AB4 🗌	10 19	DB6		
AB5	11 18	DB7	 8 Bit Bi-Directional Data Bus 	
AB6 🗌	12 17	DAB11		
AB7 🗋	13 16	AB10		
AB8 🗌	14 15	АВ9		

SY6512 - 40 Pin Package

∨ _{ss} ⊏	$1 \cup$	40	RES
RDY	2	39]ø ₂ (ουτ)
ø₁□	3	38	s.o .
IRO 🖸	4	37	□ ⁰₂
∨ss□	5	36	DBE
NMI 🗖	6	35] N.C.
SYNC 🗆	7	34]R/W
V _{cc} [8	33	DB0
AB0 🗌	9	32	DB1
AB1	10	31	DB2
AB2 🗌	11	30	DB3
AB3 🗌	12	29	DB4
AB4 🖸	13	28] DB5 💡
AB5 🗌	14	27	DB6
AB6 🗆	15	26	DB7
AB7 🗖	16	25	AB15
AB8 🗌	17	24	AB14
АВ9 🗌	18	23	AB13
AB10	19	22	AB12
AB11	20	21	□v _{ss}

Features

- 65K Addressable Bytes of Memory
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus
- SYNC Signal
- Two phase input
- Data Bus Enable

SY6500



~ 11





5

APPENDIX J SY6522 DATA SHEET

and the second second



SY6522 SY6522A

MICROPROCESSOR PRODUCTS

Preliminary

APRIL 1979

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Control Lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can

be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.



5


ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	VIN	-0.3 to +7.0	V
Operating Temperature			
Range	TA	0 to +70	°C
Storage Temperature		di series	
Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V \pm 5%, T_A = 0-70°C unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage (all except ϕ 2)	2.4	V _{CC}	v
V _{CH}	Clock High Voltage	2.4	V _{CC}	V
VIL	Input Low Voltage	-0.3	0.4	V
I _{IN}	Input Leakage Current — V _{IN} = 0 to 5 Vdc R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, CA1, Ф2	n in The Article	±2.5	μΑ
ITSI	Off-state Input Current – V_{IN} = .4 to 2.4V V _{CC} = Max, D0 to D7		±10	μA
IIH	Input High Current – V _{IH} = 2.4V PA0-PA7, CA2, PB0-PB7, CB1, CB2	-100	— . ^.	μΑ
Ι _{ΙL}	Input Low Current V _{IL} = 0.4 Vdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	<u>~</u>	-1.6	mA
V _{OH}	Output High Voltage V _{CC} = min, I _{load} = -100 μAdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	2.4	-	V
V _{OL}	Output Low Voltage V _{CC} = min, I _{load} = 1.6 mAdc	_	0.4	V
IOH	Output High Current (Sourcing) V _{OH} = 2.4V V _{OH} = 1.5V (PB0-PB7)	-100 -1.0		μA mA
IOL	Output Low Current (Sinking) V _{OL} = 0.4 Vdc	1.6	-	mA
IOFF	Output Leakage Current (Off state)	_	10	μA
C _{IN}	Input Capacitance — T _A = 25°C, f = 1 MHz (R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, D0-D7, PA0-PA7, CA1, CA2, PB0-PB7)		7.0	pF
е — — — — — — — — — — — — — — — — — — —	(CB1, CB2) (Ф2 Input)		10 20	pF pF
COUT	Output Capacitance – $T_A = 25^{\circ}C$, f = 1 MHz		10	pE
PD	Power Dissipation	4 _	700	mW

SY6522/SY6522A



READ TIMING CHARACTERISTICS (FIGURE 3)

S

		SY6522		SY6				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
T _{CY}	Cycle Time	1	50	0.5	50	μs		
T _{ACR}	Address Set-Up Time	180	-	90		ns		
T _{CAR}	Address Hold Time	0	_	0	-	ns		
T _{PCR}	Peripheral Data Set-Up Time	300	-	300	-	ns		
T _{CDR}	Data Bus Delay Time	-	395	_	200	ns		
T _{HR}	Data Bus Hold Time	10	-	10	-	ns		
OTE: tr, tf = 10 to 30ns.								



WRITE TIMING CHARACTERISTICS (FIGURE 4)

· · · · · ·		SY6522		SY65		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.50	50	μs
т _с	¢2 Pulse Width	0.47	25	0.25	25	μs
T _{ACW}	Address Set-Up Time	180	-	90	·	ns
T _{CAW}	Address Hold Time	0	-	0	-	ns
T _{WCW}	R/W Set-Up Time	180	-	90		ns
T _{CWW}	R/₩ Hold Time	0	-	0	-	ns
T _{DCW}	Data Bus Set-Up Time	300	-	150	-	ns
T _{HW}	Data Bus Hold Time	10	-	10	-	ns
T _{CPW}	Peripheral Data Delay Time	-	1.0	_	1.0	μs
Тсмоз	Peripheral Data Delay Time to CMOS Levels	-	2.0		2.0	μs

NOTE: tr, tf = 10 to 30ns.

SY6522/SY6522A

Symbol	Characteristic	Min.	Max.	Unit	Figure
t _r , t _f	Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signals		1.0	μs	-
T _{CA2}	Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode)	_	1.0	μs	5a, 5b
T _{RS1}	Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode)	· ·	1.0	μs	5a
T _{RS2}	Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode)	_	2.0	μs	5 b
т _{wнs}	Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake)		1.0	μs	5c, 5d
T _{DS}	Delay Time, Peripheral Data Valid to CB2 Negative Transition	0	1.5	μs	5c, 5d
T _{RS3}	Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode)		1.0	μs	5c
T _{RS4}	Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode)	_	2.0	μs	5d
Τ _{IL}	Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching)	300	-	ns	5e
T _{SR1}	Shift-Out Delay Time — Time from ϕ_2 Falling Edge to CB2 Data Out	_	300	ns	5f
T _{SR2}	Shift-In Setup Time – Time from CB2 Data In to ϕ_2 Rising Edge	300	_	ns	5g
T _{IPW}	Pulse Width – PB6 Input Pulse	2	-	μs	5i
TICW	Pulse Width – CB1 Input Clock	2	<u> </u>	μs	5h
IIPS	Pulse Spacing PB6 Input Pulse	2	_	μs	5i
lics	Pulse Spacing – CB1 Input Pulse	2	-	μs	5h
		L	1	L	L







PIN DESCRIPTIONS

RES (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

φ2 (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system processor and the SY6522.

R/W (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the R/\overline{W} line. If R/W is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and $\overline{CS2}$ is low.

RSO-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522, as shown in Figure 6.

Register		RS C	oding		Register	Description		
Number	RS3	RS2	RS1	RS0	Desig.	Write	Read	
0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"	
1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"	
2	0	0	1	0	DDRB	Data Direction Register '	'B''	
3	0	0	1	1	DDRA	Data Direction Register '	'A''	
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter	
5	0	1	0	1	T1C-H	T1 High-Order Counter		
6	0	1	1	0	T1L-L	T1 Low-Order Latches		
7	0	1	1	1	T1L-H	T1 High-Order Latches		
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter	
9	1	0	0	1	Т2С-Н	T2 High-Order Counter	•	
10	1	0	1	0	SR	Shift Register		
11	1	0	1	1	ACR	Auxiliary Control Regist	er	
12	1	1	0	0	PCR	Peripheral Control Regis	ter	
13	1	1	0	1	IFR	Interrupt Flag Register		
14	1	1	1	0	IER	Interrupt Enable Register		
15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"		

Figure 6. SY6522 Internal Register Summary

IRQ (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a highimpedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.





PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0mA at 1.5VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 <u>cannot</u> drive Darlington transistor circuits.



Figure 8. Peripheral B Port Output Circuit

FUNCTIONAL DESCRIPTION

Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register. A 1 in the Output Register causes the output to go high, and a "0" causes the output to go low. Data may be written into Output Register bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled, IRA will reflect the levels on the PA pins at the time the latching occurred (via CA1).

The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the <u>level on the pin</u> determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the <u>output register</u>, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output "1" down or which pull an output "0" up, reading IRA may result in reading a "0" when a "1" was actually programmed, and reading a "1" when a "0" was programmed. Reading IRB, on the other hand, will read the "1" or "0" level actually programmed, no matter what the loading on the pin.

Figures 9, 10, and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices



Pin Data Direction Selection	WRITE	READ
DDRB = "1" (OUTPUT)	MPU writes Output Level (ORB)	MPU reads output register bit in ORB. Pin level has no affect.
DDRB = "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DDRB changed.	MPU reads input level on PB pin.
DDRB = "0" (INPUT) (Input latching enabled)		MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

Figure 9. Output Register B (ORB), Input Register B (IRB)





Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)



Figure 11. Data Direction Registers (DDRB, DDRA)

through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.

SY6522/SY6522A



In the SY6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at ϕ 2 clock rate. Upon reaching zero, an interrupt flag will be set, and IRQ will go low if the interrupt is enabled. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.







SY6522/SY6522A



Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the IRQ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in Figure 18.

Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous

series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "freerunning" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described later. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.



Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. <u>Both</u> DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If one is 1 and the other is 0, then PB7 functions as a normal output pin, controlled by ORB bit 7.



Timer 2 Operation

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at $\Phi 2$ rate. Figure 20 illustrates the T2 Counter Registers.

Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.





Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of $\Phi 2$.

Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.

Figures 23 and 24 illustrate the operation of the various shift register modes.

Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (IRQ) will go low. IRQ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.



SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral. Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

Shift in Under Control of T2 (001)

In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the ϕ_2 clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and \overline{IRQ} will go low.



Shift in Under Control of ϕ_2 (010)

In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each ϕ_2 clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.









The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively.

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a "1" into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: X = logic AND, + = Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.



Figure 25. Interrupt Flag Register (IFR)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to

address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0.



19

1. IF BIT 7 IS A "0", THEN EACH "1" IN BITS 0 - 6 DISABLES THE

CORRESPONDING INTERRUPT. 2. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 - 6 ENABLES THE CORRESPONDING INTERRUPT.

3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "0" AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)



SY6522/SY6522A



ORDERING INFORMATION

Order Number	Package Type	Frequency Option
SYP 6522	Plastic	1 MHz
SYP 6522A	Plastic	2 MHz
SYC 6522	Ceramic	1 MHz
SYC 6522A	Ceramic	2 MHz

PIN CONFIGURATION

		·		
vss 🗆	1	V	40	
	2		39	
	3		38	RS0
	4		37	RS1
	5		36	RS2
	6		35	
PA5	7		34	RES
PA6 [8		33	00
PA7	9		32	0 01
рво 🗋	10	SY6522	31	02
PB1 [11		30	03
РВ2	12		29	D4
рвз 🗖	13		28	D D5
рв4 🗋	14		27	D 06
PB5 [15		26	07
РВ6 🗌	16		25	□
PB7 [17		24	CS1
сві 🗖	18		23	CS2
СВ2	19		22	□ R/₩
Vcc 🗖	20		21	

NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation APPENDIX K

SY6532 DATA SHEET

RAM, I/O, Timer Array

SY6532



MICROPROCESSOR PRODUCTS

APRIL 1979

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins



MAXIMUM RATINGS

RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	V _{CC}	3 to +7.0	ster V
Input/Output Voltage	VIN	3 to +7.0	V
Operating Temperature Range	Тор	0 to 70	°C
Storage Temperature Range	T _{STG}	-55 to +150	ora or °C or

ELECTRICAL CHARATERISTICS (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, T_A = 25° C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V _{SS} + 2.4	• • • •	V _{CC}	V
Input Low Voltage	VIL	V _{SS} 3		V _{SS} + .4	v
Input Leakage Current; V _{IN} = V _{SS} + 5V AØ-A6, R S, R/W, RE S, Ø2, CS1, CS2	IIN	an ar an	1.0	2.5	μA
Input Leakage Current for High Impedance State (Three State); V _{IN} = .4V to 2.4V; DØ-D7	ITSI		±1.0	±10.0	μA
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	IIH	-100.	-300.		μA
Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	IIL		-1.0	-1.6	MA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \le -100\mu A (PA\emptyset - PA7, PB\emptyset - PB7, D\emptyset - D7)$ $I_{LOAD} \le 3 MA (PB\emptyset - PB7)$	VOH	V _{SS} + 2.4 V _{SS} + 1.5	90		V
Output Low Voltage V _{CC} = MIN, I _{LOAD} ≤ 1.6MA	V _{OL}		1 4	V _{SS} + .4	v
Output High Current (Sourcing); V _{OH} ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7) ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	IOH	-100 3.0	-1000 5.0		μΑ ΜΑ
Output Low Current (Sinking); VOL ≤ 4V	IOL	1.6			MA
Clock Input Capacitance	C _{Clk}		100 A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A	30	pf
Input Capacitance	CIN			10	pf
Output Capacitance	COUT		-	10	pf
Power Dissipation	ICC		100	125	mA

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.





WRITE TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Period	TCYC	1			μS
Rise & Fall Times	TR, TF			25	NS
Clock Pulse Width	TC	470			NS
R/W valid before positive transition of clock	TWCW	180			NS
Address valid before positive transition of clock	TACW	180			NS
Data Bus valid before negative transition of clock	TDCW	300			NS
Data Bus Hold Time	THW	10			NS
Peripheral data valid after negative transition of clock	TCPW			1	μS
Peripheral data valid after negative transition of clock driving CMOS	TCMOS			2	μS
$(Level = V_{CC} = 30\%)$					

READ TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
R/W valid after positive transition of clock	TWCR	180			NS
Address valid before positive transition of clock	TACR	180			NS
Peripheral data valid before positive transition of clock	TPCR	300			NS
Data Bus valid after positive transition of clock	TCDR			395	NS
Data Bus Hold Time	THR	10			NS
IRQ (Interval Timer Interrupt) valid before positive transition of clock	TIC	200			NS

Loading = 30 pf + 1 TTL load for PAØ-PA7, PBØ-PB7

= 130 pf + 1 TTL load for DØ-D7

INTERFACE SIGNAL DESCRIPTION

Reset (RES)

During system initialization a Logic "0" on the $\overline{\text{RES}}$ input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the $\overline{\text{RES}}$ signal. The $\overline{\text{RES}}$ signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{IL} < 0.4$, $V_{IH} > 2.4$) or high level clock ($V_{IL} < 0.2$, $V_{IH} = V_{CC} + \frac{3}{-2}$).

Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

Interrupt Request (IRQ)

The \overline{IRQ} pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532. \overline{IRQ} is an open-drain output, permitting several units to be wire-or'ed to the common \overline{IRQ} microprocessor input pin. The \overline{IRQ} pin may be activated by a transition on PA7 or timeout of the interval timer.

Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

S

Peripheral Data Ports

The SY6532 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PAO-PA7 and PBO-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a "O" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a "1" and less than 0.4 volts for a "0" as the peripheral pins are all TTL compatible. Pins PBO-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the \overline{RS} pin. The above pins, A0-A6 and \overline{RS} , are always used as addressing pins. There are 2 additional pins which are used as CHIP SELECTS. They are pins CS1 and $\overline{CS2}$.

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

RAM 128 Bytes (1024 Bits)

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), \overline{RS} , CS1, and $\overline{CS2}$.

Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of data into and out of the peripheral I/O pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to be ≥ 2.4 volts for a logic one and ≤ 0.4 volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T of 1024T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logic T?" After the interrupt flag is set the internal clock begins counting down to a maximum of -255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 0.0110100 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of \overline{IRQ} , i.e., A₃ = 1 enables \overline{IRQ} , A₃ = 0 disables \overline{IRQ} . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If \overline{IRQ} is enabled by A3 and an interrupt occurs \overline{IRQ} will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted down to 00000000 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 28T. The value read is in two's complement.

Value read	= 1 1 1 0 0 1 0 0
Complement	= 0 0 0 1 1 0 1 1
Add 1	$= 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 = 28.$





Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 001100(=52). With a divide by 8, total time to interrupt is $(52 \times 8) + 1 = 417T$. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 11100100.

After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.





1. Data written into interval timers is $0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 = 52_{10}$ 2. Data in Interval timer is $0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 = 25_{10}$

$$52 - \frac{213}{8} - 1 = 52 - 26 - 1 = 25$$

3. Data in Interval timer is
$$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 = 0_{10}$$

 $52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$

4. Interrupt has occurred at Ø2 pulse #416 Data in Interval timer = 1 1 1 1 1 1 1 1 1
5. Data in Interval timer is 1 0 1 0 1 1 0 0 two's complement is 0 1 0 1 0 1 0 0 = 8410 84 + (52 x 8) = 50010

When reading the timer after an interrupt, A3 should be low so as to disable the \overline{IRQ} pin. This is done so as to avoid future interrupts until after another Write operation.

Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.



Figure 4. INTERRUPT FLAG REGISTER

The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

ADDRESSING

Addressing of the SY6532 is accomplished by the 7 addressing pins, the \overline{RS} pin and the two chip select pins CS1 and $\overline{CS2}$. To address the RAM, CS1 must be high with $\overline{CS2}$ and \overline{RS} low. To address the I/O and Interval timer CS1 and \overline{RS} must be high with $\overline{CS2}$ low. As can be seen to access the chip CS1 is high and $\overline{CS2}$ is low. To distinguish between RAM or I/O Timer the \overline{RS} pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the \overline{IRQ} output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A2 is low and \overline{RS} is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition,, Address A3 is used to enable the interrupt flag to \overline{IRQ} .

Table 1 ADDRESSING DECODE

OPERATION	RS	R/W	A4	A3	A2	A1	A0
Write RAM	0	0	-	-	1 - <u>1</u>	-	_
Read RAM	0	1	-	<u> </u>	<u> </u>	·	-
Write DDRA	1	0	-	-	0	0	1
Read DDRA	1	1	-	-	0	0	1
Write DDRB	1	0	-		0	1	1
Read DDRB	· 1	1	_		0	1	1
Write Output Reg A	1	0	· <u>·</u> .	- :	··· 0 ···	0	· • 0 · •
Read Output Reg A	1	1		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	0	⁵⁸ 0	· 0 ·
Write Output Reg B	1	0	-		0	1 .	0
Read Output Reg B	1	1	-	-	0	1	0
Write Timer		1. S. S.			an an san san sa		
÷1T	1	0	1	(a)	1 .*	• 0	0
÷8T	1	0	1	(a)	1	0	1
÷ 64T	1	0	1	(a)	1	1	0
÷ 1024T	. 1	0	. 1	(a)	. 1	1	1
Read Timer	1	1	<u> </u>	(a)	- 1	_	0
Read Interrupt Flag	1	1		_	1	-	1
Write Edge Detect Control	1	0	0	. –	1	(b)	(c)

8

NOTES:

- = Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)

(a) A3 = 0 to disable interrupt from timer to \overline{IRQ}

A3 = 1 to enable interrupt from timer to \overline{IRQ}

(c) A0 = 0 for negative edge-detect A0 = 1 for positive edge-detect

(b) A1 = 0 to disable interrupt from PA7 to \overline{IRQ} A1 = 1 to enable interrupt from PA7 to \overline{IRQ}

PACKAGE OUTLINE



PIN DESIGNATION

∨ss□	1		40 🗖 A6
A5 🗖	2		39 🛛 🕫
A4 🗖	3	2 - A	38 CS1
A3 🗖	4		37 CS2
A2 🗖	5		36 🗖 🗟
A1 [6		35 🗖 RW
AØ	7		34 RES
PA	8		33 🗖 DØ
	9	é	32 01
PA2	10	3 2	31 02
РАЗ 🗖	11	-	30 🗖 D3
	12		29 04
PA5	13		28 D5
PA6	14		27 D6
	15		26 D7
РВ7 🗖	16		25 IRQ
РВ6	17		24 🗖 РВØ
РВ5	18		23 🗖 РВ1
PB4	19		22 PB2
	20		21 PB3

APPENDIX L SY2114 RAM DATA SHEET

1024x4 Static Random Access Memory

SY2114

MEMORY PRODUCTS

SEPTEMBER 1978

- 200 ns Maximum Access
- Low Operating Power Dissipation 0.1 mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.



ORDERING INFORMATION

			Supply	
Order Number	Package Type	Access Time	Current (Max)	Temperature Range
SYC2114	Ceramic	450nsec	100mA	0°C to 70°C
SYP2114	Molded	450nsec	100mA	0°C to 70°C
SYC2114-3	Ceramic	300nsec	100mA	0°C to 70°C
SYP2114-3	Molded	300nsec	100mA	0°C to 70°C
SYC2114L	Ceramic	450nsec	70mA	0°C to 70°C
SYP2114L	Molded	450nsec	70mA	0°C to 70°C
SYC2114L-3	Ceramic	300nsec	70mA	0°C to 70°C
SYP2114L-3	Molded	300nsec	70mA	0°C to 70°C
SYC2114-2	Ceramic	200nsec	100mA	0°C to 70°C
SYP2114-2	Molded	200nsec	100mA	0°C to 70°C
SYC2114L-2	Ceramic	200nsec	70mA	0°C to 70°C
SYP2114L-2	Molded	200 nsec	70m A	0°C to 70°C

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select $\overline{(CS)}$ input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology – a technology providing excellent performance characteristics as well as improved protection against contamination.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	-10°C to 80°C
Storage Temperature	–65°C to 150°C
Voltage on Any Pin with	
Respect to Ground	0.5V to +7 V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ (Unless otherwise specified)

		21 2114	14-2 3,2114	2114 2114L,	1L-2 2114L-3		
Symbol	Parameter	Min	Max	Min	Max	Unit	Conditions
ILI	Input Load Current (All input pins)		10		10	μA	V _{IN} = 0 to 5.25V
ILO	I/O Leakage Current		10		10	μA	\overline{CS} = 2.0V, V ₁ /O = 0.4V to V _{CC}
ICC1	Power Supply Current		95		65	mA	$V_{CC} = 5.25V, I_{I/O} = 0 mA,$ $T_A = 25^{\circ}C$
ICC2	Power Supply Current		100		,70	mA	V _{CC} = 5.25V, I _{I/O} = 0 mA, T _A = 0°C
VIL	Input Low Voltage	-0.5	0.8	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	2.0	Vcc	V	
Vol	Output Low Voltage		0.4		0.4	V	IOL = 3.2 mA
Vон	Output High Voltage	2.4	Vcc	2.4	Vcc	V	IOH = -1.0 mA

CAPACITANCE T_A = 25°C, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O	Input/Output Capacitance		5	pF
CIN	Input Capacitance		5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

		2114-2,2114L-2		2114-3	,2114L-3	3 2114,2114		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
t _{RC}	Read Cycle Time	200		300		450		nsec
t _A	Access Time		200		300		450	nsec
t _{CO}	Chip Select to Output Valid		70		100		120	nsec
t _{CX}	Chip Select to Output Enabled	20		20		20		nsec
tOTD	Chip Deselect to Output Off	0	60	-0	80	0	100	nsec
t _{OHA}	Output Hold From Address Change	50		50		50		nsec
Write Cycle	*							
twc	Write Cycle Time	200		300		450		nsec
t _{AW}	Address to Write Setup Time	0		0		0	-	nsec
t _W	Write Pulse Width	120		150		200		nsec
twr	Write Release Time	0		0		0	1.1	nsec
tотw	Write to Output Off	0	60	0	80	0	100	nsec
t _{DW}	Data to Write Overlap	120		150		200		nsec
t _{DH}	Data Hold	0		0		0		nsec
A.C. Test Conditions Input Pulse Levels Input Rise and Fall Time Timing Measurement Levels: Input								
	Output							
Output Load						!	ILCOa	te and roope



DATA STORAGE

When $\overline{\text{WE}}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{\text{WE}}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.

Data storage also cannot be affected by \overline{WE} , Addresses, or the I/O ports as long as \overline{CS} is high. Either \overline{CS} or \overline{WE} or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time - defined as the overlap of CS low and

 \overline{WE} low. The addresses must be properly established during the entire Write time plus t_{WB}

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for t_{DW} at the end of the Write time will be written into the addressed location.



S

APPENDIX M

VERSION 1.1 MONITOR ENHANCEMENTS

SY1.1, the second release of the SUPERMON monitor program, includes several enhancements and fixes to SY1.0.

All entry point addresses in the main monitor program remain unchanged from version SY1.0. In the cassette routines, however, only LOADT and DUMPT can be relied upon to be at the old addresses.

The most useful enhancements come in the cassette software. First, the high speed tape leader time is now variable. It can be changed by modifying location TAPDEL, A630. TAPDEL is interpreted in units of 1.5 seconds of SYNC characters.

While reading a cassette file, its file ID will be displayed in non-decoded form on the leftmost LED. The display may be interpreted as follows:



where the numbers alongside the segments indicate the binary bit which corresponds to that segment.

Example: File 01 File 02 File 54 File FE L. File 03

During the SYNC search (while the "S." is lit on the display), the tape load operation may be interrupted by depressing the CR button on the hex keypad and turning off the recorder. The message Er 8C will be displayed.

The high speed write waveform is now variable. For information on using this feature, see technical note #72-SSC.

The error count after a paper tape load operation is displayed. The first digit of the error number indicates the number of invalid characters of checksums encountered in the tape, and the second digit indicates the number of memory errors (invalid readbacks). In each case, the digit 'F' indicates greater than or equal to 15 errors.
APPENDIX N

SYM I/O SOFTWARE

Using the SYM's character I/O routines in your software is easy and provides great flexibility.

The I/O devices to be discussed are:

- CRT	An RS-232 serial ASCII terminal
- TTY	A 20mA loop serial ASCII device
- НКВ	The 25 key ASCII keyboard on the SYM
- DSP	The 6 digit 7 segment ASCII display on the SYM
- SCP	The oscilloscope driver circuitry on the SYM
– UIN	A user provided special input device
- UOUT	A user provided special output device

The software modules are:

- VEC	I/O Vectors in Monitor RAM
- TIO	Serial Terminal drivers in ROM
- HDOUT, HKEY HKB and DSP	Drivers in ROM
- SCD	SCP drivers in RAM
- INCHR, OUTCHR	Character I/O subroutines in ROM
- UIO	User I/O drivers in RAM
- MON	The monitor program itself,
	exclusive of I/O

The easiest to use method of CHAR I/O is used by MON, this method is explained first.

Whenever the monitor wants to output a character, it places the ASCII value of the character in A and calls OUTCHR. The character is output and monitor resumes. That character may have gone out to a CRT, TTY, or both, DSP, SCP, or UOUT.

The vector OUTVEC controlled which device received the output by containing the address of the driver for the receiving device. If the output device is a CRT or TTY, then OUTVEC contains the address of ("points to") a driver called TOUT (Terminal OUT). When the DSP is the output device, OUTVEC points to HDOUT. The decision of which output driver to point to is made initially by monitor at sign on time. If, after RESET, a key on HKB is pressed, OUTVEC is left pointing to HDOUT (and INVEC pointing to HKEY). If a "1" or "Q" is pressed on the CRT, then OUTVEC is loaded with the address of TOUT. The I/O Vectors will not be changed again until RESET or the user loads them himself. If you wish to output characters to the device that you signed in on, then place the character in A and JSR to OUTCHR. Output will be disabled if the OUTPUT DISABLE FLAG (bit 6 of TECHO) is set.

When monitor needs to input a character, it calls INCHR. Control is vectored thru INVEC so that input is obtained from the device, CRT or HKB, that was signed in on. Several things occur to the character as it is being input. If it is lower case alphabetic, it is changed to upper case. Bit 7 is cleared. If the character is Control 0, ASCII \emptyset F, then the OUTPUT DISABLE FLAG is toggled, and another character is obtained. The ASCII CHAR is returned in A. Both INCHR and OUTCHR are transparent to the X and Y registers.

When you connect a UIN or UOUT to the SYM, you must also write the I/O driver for it. If UIN is an unencoded keyboard, for instance, you must connect it to a 6522 VIA's I/O ports, and write the driver that will configure the VIA, scan the keys, debounce them, and return the ASCII character in A. To use this UIN, sign in on HKB or CRT, then change INVEC to point to the UIN input driver subroutine. The MON command SD is provided for this purpose. Now whenever MON or BASIC or a user program calls INCHR, the character will be obtained from UIN. Similarly, if the output device is to be an oscilloscope, then the scope driver subroutine provided in this manual should be installed in RAM and OUTVEC (if necessary) and SCNVEC should be pointed to this subroutine. All characters sent to OUTCHR will appear on the scope.

While HKB and DSP are in use, the following vectors are used: INVEC, OUTVEC, INSVEC (points to the routine that checks the input device for a BREAK condition), and SCNVEC (lights up the display or oscilloscope, etc. while waiting for an input key).

By vectoring the I/O on the SYM, any I/O devices can be used by all the software by calling INCHR and OUTCHR. If you wish to input lower case letters, then JSR INVEC directly or duplicate the code in bytes 8A1B thru 8A40 in RAM and change bytes 8A23 thru 8A2C to NOP's. Note that placing I/O routines in RAM can cause difficulties during Trace or Debug because the I/O routine used to print the Trace may itself get traced.

If your software needs special capability, you may choose to call MON I/O subroutines directly. For instance, lighting up the DSP to do a "video" game like ping-pong requires that you display some patterns that may not have ASCII equivalents. In this case the six locations of DISBUF should be poked to display the desired pattern and SCAND repeatedly called to light up the display. The subroutine ACCESS can be called to unwrite-protect the MON RAM. To control the game the HKB keys "4" and "CR" are especially useful. The subroutines KYSTAT and LRNKEY will tell you whether any key is down or not, and if so, which key is down, in ASCII. When an oscilloscope is used for output, the subroutine TEXT can do the bookkeeping for keeping the last 32 CHARS in SCPBUF ready for use.

Since all character I/O on the SYM can be in ASCII, even with the HKB and DSP, your software can use the HKB and DSP, CRT, TTY, SCP, or special I/O devices, without having to be rewritten. MON, for instance, doesn't even "know" whether the HKB and DSP or a CRT are being used for I/O.

If you have used other systems, maybe the KIM, for instance, some differences should be apparent. More I/O capability exists on the SYM than is typical. While no two systems handle I/O alike, most of the I/O routines accomplish the same task. In the KIM, the display can be lighted with hexadecimal characters, alas with no decimal points, by storing the hex in three bytes 00F9, 00FA, and 00FB. In the SYM the same thing is done by calling OUTBYT three times with the hex bytes in A. Or call OUTCHR up to 6 times, or store the 7 segment codes in DISBUF. To get a keycode from the HKB use: HKEY, GETKEY, GK, LRNKEY, and/or KYSTAT. Note that if you call GK, not only is the ASCII code returned in A, but X contains a "key code". The key codes for Ø thru F are ØØ thru ØF, the hex nibble equivalents, very handy. Since MON is 85% subroutines, the potential to save time and code by calling MON subroutines is unusually large. The program listing in the back of the manual provides the details of how all subroutines work. SUPERMON Monitor Listing

LINE	# LOC	CODE	LINE			
0002	0000		;			
0003	0000		;****			
0004	0000		\$*** * *	COPYRIGHT	1979 S	SYNERTEK SYSTEMS CORPORATION
0005	0000		*****	VERSION 2	4/13/	79 "SY1.1"
0006	0000			¥≕\$A600		SYS RAM (ECHOED AT TOP OF MEM)
0007	A600		SCPBUF	*=*+\$20		SCOPE BUFFER LAST 32 CHRS
0008	A620		RAM	≔ ≭		IDEFAULT BLK FILLS STARTING HERE
0009	A620		JTABLE	* = * + \$ 10		; BJUMPS - ABS ADDR; LU HI URDER
0010	A630		TAPDEL	*=*+1		THE TAPE DELAT
0011	A631		KMBDRY	*=*+1		INTE TAPE READ BOUNDART
0012	A632		HSBURT	*=*+1		105 10FE KEHD DUUNDHKI 1054 CCDATCU 10CC 7_E
0013	A633		SUKS	*****		FRHM SURFICH LUGS STF
0014	A634		SUR4	******		THE TARE 1/2 RTT TIME
0015	A635		IAPEI1	****1		MS THE 1/2 BIT TINE
0010	A030		5LK0 CCD7	*****		
0017	A637		3UK7	ለ።···ለፐ⊥ ሦ·ሦ⊥1		
0018	A038		SUKO	**I		
0019	H037 A477A		3UR7 9000	****		
0020	HOJH		SCKH CCCC	**** ***		
0021	HOUD		30RB TAPETO	****		TAPE 1/2 BIT TIME
0022	H030 A470		SCBD	*=*+1		
0023	403D		BC BC	=SCRD		
0025	000E		SCRE	*=*+1		
0024	A63E		SCRE	*=*+1		
0027	A631 6640		DIGRUE	*=*+5		TITSPLAY BUFFER
0028	6445 6445		RDIG	*=*+1		RIGHT MOST DIGIT OF DISPLAY
0029	6446 6446		1010	*=*+3		NOT USED
0030	A649		PARNR	*=*+1		INUMBER OF PARMS RECEIVED
0031	A64A		÷			
0032	A64A		; 3 16	BIT PARMS,	LO HI	ORDER
0033	A64A		; PASSE	D TO EXECU	TE BLO	ICKS
0034	A64A		9			
0035	A64A		P3L	*=*+1		
0036	A64B		P3H	*=*+1		
0037	A64C		P2L	*=*+1		
0038	A64D		P2H	*=*+1		
0039	A64E		P1L	*=*+1		
0040	A64F		P1H	*=*+1		
0041	A650		PADBIT	*=*+1		FAD BITS FOR CARRIAGE RETURN
0042	A651		SDBYT	* = * +1		SPEED BYTE FOR TERMINAL I/O
0043	A652		ERCNT	* ≕ * +1		FERROR COUNT (MAX \$FF)
0044	A653		; BIT 7	7 = ECHO /N	10 ECHO), BIT 6 = CTL 0 TOGGLE SW
0045	A653		TECHO	*=*+1		FTERMINAL ECHO FLAG
0046	A654		# BIT7	=CRT IN; 6	• ≖TTY	IN, $5 = TTY OUT$, $4 = CRT OUT$
0047	A654		TOUTFL	*=*+1		JOUTPUT FLAGS
0048	A655		KSHFL	*=*+1		FREYBOARD SHIFT FLAG
0049	A656		τv	* ≕ * +1		<pre>>TRACE VELOCITY (0=SINGLE STEP)</pre>
0050	A657		LSTCOM	* ≕ * +1		STORE LAST MONITOR COMMAND
0051	A658		MAXRC	*=*+1		€ MAX REC LENGTH FOR MEM DUMP
0052	A659	,	¢			
0053	A659) USER	REG'S FOLL	.0W	
0054	A659		;			
0055	A659		PCLR	*=*+1		∮PROG CTR
0056	A65A		PCHR	*=*+1		

LINE	# LOC		CO	DE	LINE			
0057	A65B				SR	*=*+1		#STACK
0058	A65C				FR	≭ ≕ ≭ ∔1		FLAGS
0059	A65D	18 A. A.			AR	*=*+1		JAREG
0060	A65E				XR	*=*+1		\$XREG
0061	A65F			2.5	YR	*=*+1		\$YREG
0062	A660				9 .	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
0063	A660				; I/O	VECTORS FOLLOW		
0064	A660				\$			and the second
0065	A660				INVEC	* ≕ * +3		FIN CHAR
0066	A663				OUTVEC	*=*+3		JOUT CHAR
0067	A666	7			INSVEC	*=*+3		FIN STATUS
0068	A669	2			URSVEC	*=*+3		JUNRECOGNIZED SYNTAX VECTOR
0069	A66C				URCVEC	*=*+3		JUNRECOGNIZED CMD/ERROR VECTOR
0070	A66F				SCNVEC	*=*+3		;SCAN ON-BOARD DISPLAY
0071	A672				;			
0072	A672				🕴 TRACI	E, INTERRUPT VE	ECT	FORS
0073	A672				;			
0074	A672				EXEVEC	*=*+2		<pre># EXEC CMD ALTERNATE INVEC</pre>
0075	A674				TRCVEC	*=*+2		#TRACE
0076	A676				UBRKVC	*=*+2		JUSER BRK AFTER MONITOR
0077	A678				UBRKV	=UBRKVC		
0078	A678				UIRQVC	*=*+2		JUSER NON-BRK IRQ AFTER MONITOR
0079	A67A				UIRQV			A 3136 T
0080	A67A				NMIVEC	*=*+2		PNM1
0081	A670				RSIVEC	*=*+2		
0082	A67E				IRUVEL	本一本十 之		1 TKU
0083	-A680				*			
0084	A680				9 . 	C DEETNITTONE		
0080	HOOV				9170 KI	- ACO AV		*KEVDOADD /DTCDLAV
0080	A08V				PHUH			SCEDIAL IA
0007	H000				- F D D H 	VC01		SERIAL I/O
0000	M000 A40A				00070	1071		TOTA DIRECTION FOR SAME
0007	A200				0010-4			Purine Dinaction for online
0070	000H 0490				DDF18=	\$A002		
0000	000V			_	PCP1	=\$4000		: POR/TAPE REMOTE
0097	0000 0480				4	******		
0070	000V				. MUNT.	TOR MATNETNE		
0095	A680				0			
0096	66680					x=\$8000		
0097	8000	40	70	88	MONTTR	IMP MONENT		FINIT S, CLD, GET ACCESS
0098	8003	20	FF	80	WARM	JSR GETCOM		GET COMMAND + PARMS (0-3)
0099	8006	20	44	81		JSR DISPAT		#DISPATCH CMD, PARMS TO EXEC BLKS
0100	8009	20	71	81		JSR ERMSG		DISP ER MSG IF CARRY SET
0101	8000	40	03	80		JMP WARM		FAND CONTINUE
0102	800F							
0103	800F				+ TRACI	AND INTERRUPT	ГБ	ROUTINES
0104	800F							
0105	800F	08			IRQBRK	PHP		JIRQ OR BRK ?
0106	8010	48				PHA		
0107	8011	8A				TXA		
0108	8012	48				PHA		э
0109	8013	BA				TSX		
0110	8014	BD	04	01		LBA \$104,X		FICK UP FLAGS
0111	8017	29	10			AND #\$10		

•

LINE	# LOC	CODE	LINE		
					n
0112	8019	FO 07		BER DELLK	* DOK
0113	8018	68	DETBRI		, BRN
0114	8010	AA (0			
0115	8010	68 00			
0116	801E	28			4)
0117	8015	06 FO FF 20	DETTRO	DHE VEEF	TRD (NON BRK)
0110	0V22 0077	00 AA	DETING	TAY	
0120	8024	- HH - A8		PLA	
0121	8025	28		PLP	
0122	8026	6C F8 FF		JMP (SFFF	3)
0123	8029	20 86 8B	SVIRQ	JSR ACCES	S #SAVE REGS AND DISPLAY CODE
0124	802C	38		SEC	
0125	802D	20 64 80		JSR SAVIN	Г
0126	8030	A9 31		LDA #'1	
0127	8032	4C 53 80		JMP IDISP	
0128	8035	08	USRENT	PHP	JUSER ENTRY
0129	8036	20 86 8B		JSR ACCES	5
0130	8039	38		SEC	
0131	803A	20 64 80		JSR SAVIN	Г
0132	803D	EE 59 A6		INC PCLR	
0133	8040	DO 03		BNE *+5	
0134	8042	EE 5A A6		INC PCHR	
0135	8045	A9 33		LDA #13	
0136	8047	4C 53 80		JMP IDISP	
0137	804A	20 86 8B	SVBRK	JSR ACCES	5
0138	804D	18		CLC	
0139	804E	20 64 80		JSR SAVIN	Γ V
0140	8051	A9 30		LDA #10	
0141	8053		INTRI	PT CODES	D = BRK
0142	8053		Ŧ		I = IRU
0143	8053		;		2 = NMI
0144	8053		,		5 = USER ENIRT
0145	8053	48	IDISP	PHA DOOLE	JUUI PCF INIRPI CODE (PROM A).
0146	8054	20 03 80		JSK DBUFF	APIDE NUT 2
0147	8057	20 40 83		JSR URLF	4
0148	805A	20 37 83		JSR UPCCU	7
0149	8050	68		FLA JOD OUTCH	-
0150	BOOF	20 47 8A		JSK UUICH	X
0151	8091	4L 03 80	CAUTAIT	OTA AD	SCAUE HEED DECC AFTED INTROT
0102	0004	80 00 HO	SHATKI	OTV VD	JOHVE ODEN NEOD HITEN INTOT
0103	8067	BE DE AO		GTY YP	
0155	OVOH OA4D	DC JF HO DA		TGY	
0100	0000	DO DO			
0150	OVOL OVAL			104 \$104.	<i>,</i>
0150	9077	70 EE		ADC #\$FF	• -
0150	8074	90 59 AA		STA POLP	
0140	8077	BD 05 01		LDA \$105+	K
0141	8074	49 FF		ADC #SFF	•
0147	8070	80 54 44		STA PCHR	
0143	807F	RD 03 01		LDA \$103.	K
0164	8082	80 50 44		STA FR	•
0165	8085	BD 02 01		LDA \$102,	<
0166	8088	9D 05 01		STA \$105,	<

LINE	# LOC		CO	ÜΕ	LINE						
A 4 7 77	0000	00	A 4	A.		1 11.4	#101-V				
010/	8088	0 D	01	01		CTA	#101.V				
0108	808E	70	04	01			#1047A				
0107	8091	E 8									
0170	8092	E8				THA					
01/1	8093	E8									
0172	8094	9A			1.1.24	1 4 3	and the second				
0173	8095	E8									
01/4	8096	E8		* /			00				
0175	8097	BE.	08	H0		518	nc				
0178	809A	60	~ /	05	CULULT	K10	A00000	ATDAOF TE TH ME	~		
01//	8098	20	80	88	SANUT	JOK	ALLESS	FIRALE IF IV NE	5		
0178	809E	38				SEU	() A 1 1 T 1 1 T				
0179	8085	20	64	80		JSK	SAVINI				
0180	80A2	20	03	80		JSR	DBUFF	SIUP NML S			
0181	80A5	AU	56	A6		LUA	IV	1			
0182	80A8	DO	05			BNE	IVNZ				
0183	8044	A9	32			LUA	* 2				
0184	BOAC	40	53	80		JWF	1DISP				
0185	80AF	20	37	83	TVNZ	USR.	UFCCUM	FIRACE WITH DELA	r		
0186	80B2	AD	50	A6		LDA	AR	· · · · · · · · · · · · · · · · · · ·			
0187	80B5	20	4A	83		JSR	OBCRLF	FDISPLAY AUC			
0188	8088	20	5A	83		JSR	DELAY				
0189	SOBB	90	10			BCC	TRACON	STUP IF KEY END	aren		
0190	80BD	4C	03	80	•	JMP	WARM				
0191	8000	20	86	8B	TRCOFF	JSR	ACCESS	FDISABLE NMIS			
0192	80C3	38				SEC					
0193	80C4	20	64	80		JSR	SAVINT				
0194	80C7	20	D3	80		JSR	DBOFF	-511 			
0195	80CA	6C	74	A6		JMF	(TRCVEC)	JAND GO TO SPECI	AL TR	ACE	
0196	80CD	20	E4	80	TRACON	JSR	DBON	FENABLE NMI'S			
0197	80D0	4C	FD	83		JMF	G01ENT+3	JAND RESUME (NO	WRITE	PROT	()-
0198	80D3	AD	01	AC	DBOFF	LDA	OR3A	FULSE DEBUG OFF			
0199	80D6	29	DF			AND	#\$DF				
0200	8008	09	10			ORA	#\$10		· ?;		
0201	80DA	8D	01	AC		STA	OR3A			i dan	
0202	8000	AD	03	AC		LDA	DDR3A				
0203	80E0	09	30			ORA	# \$30			<	
0204	80E2	DO	0F			BNE	DBNEW-3	FRELEASE FLIP FL	OP SO	KEY	WORKS
0205	80E4	AD	01	AC	DBON	LDA	OR3A	FULSE DEBUG ON	÷		
0206	80E7	29	EF			AND	#\$EF				
0207	80E9	09	20			ORA	#\$20				
0208	ROFR	នក	01	AC		STA	OR3A			1.11	
0209	BOFF	ATI	03	AC		LDA	DDR3A				
0210	80F1	09	30			ORA	#\$30				
0211	9053	en.	07	۵r ·		STA	DDR3A				
0212	8054	Δħ	03	۵r	DENEW	ITA	DDR3A	RELEASE FLIP FL	OP		
0217	8059	20	CE	1107	2. A. I. I. B. I.	ANTI	#\$CF				
0214	80FP	8n	07	AC		STA	DDR3A				
0215	BOLL	20	44	riw.		RTS	a share				
0211	8055	00			4						
V210 0217	80FF				· A GETCI	אר	GET COMMAND	AND 0-3 PARMS			
0210	OVEE			(1,1,2,1)			ысын т. ысылтттттт т ан	·····			
0210	80FF	20	Δħ	83	GETCOM	JSP	CRUE				
0220	8102	20	70	ы <i>са</i>		InA	±/, ::	ROMPT			
0221	Q10A	20	Δ.77	84		ISP	OUTCHR				
سة ستد √	0104	~. V	7/	พท		~~~	sursur this entry .				

LINE	# LOC	(CODI	E	LINE				
0222	8107	20	1B (BA	GETC1	JSR	INCHR		
0223	810A	F0	F3			BEG	GETCOM		FCARRIAGE RETURN?
0224	810C	C9 (7F			CMP	#\$7F		DELETE?
0225	810E	FO	F7			BEQ	GETC1		
0226	8110	C9 (00			CMP	# 0		; NULL?
0227	8112	FO	F3			BEQ	GETC1		
0228	8114				+ L+S+1	U NEI	ED TO BE	HASH	ED 2 BYTES TO UNE
0229	8114	C9 3	53			CMP	#1S		
0230	8116	FO	1 B			BEQ	HASHUS		
0231	8118	C9 9	55			CMP	* ′U		
0232	811A	FO :	17			BEQ	HASHUS		
0233	811C	C9 -	4C			CMP	#1L.		
0234	811E	FO	0F			BEQ	HASHL		
0235	8120	80 3	57 6	A6	STOCOM	STA	LSTCOM		
0236	8123	20	42 8	83		JSR	SPACE		
0237	8126	20	08 8	82		JSR	PSHOVE		JZERO PARMS
0238	8129	20 (08 (82		JSR	PSHOVE		
0239	812C	4C :	20 8	82		JMP	FARM	÷ i	AND GO GET PARMS
0240	812F	A9 (01		HASHL	LDA	#\$01		HASH LOAD CMDS TO ONE BYTE
0241	8131	10	02			BPL	HASHUS+2	2	
0242	8133	0A			HASHUS	ASL	A		HASH 'USER' CMDS TO ONE BYTE A
0243	8134	0A				ASL	A		\$UO = \$14 THRU U7 =\$1B
0244	8135	8D 3	57 (A6		STA	LSTCOM		
0245	8138	20	1B 8	8A		JSR	INCHR		JGET SECOND
0246	813B	FO	C2			BEQ	GETCOM		CARRIAGE RETURN?
0247	8130	18				CLC			
0248	813E	60	57 (A6 .		ADC	LSTCOM		
0249	8141	29	0F			AND	#\$0F		
0250	8143	09	10			ORA	#\$10		
0251	8145	10	TI9			BPL	STOCOM		
0252	8147	FF				.BY	T \$FF, \$FF	F,\$FF	NOT USED
0252	8148	FF							
0252	8149	FF							
0253	8144	• •			\$				
0254	8144				INTSPA	тсн '	TO EXEC B	BLK O	PARM, 1PARM, 2PARM, OR 3PARM
0255	8144				•				
0256	8144	69	ο'n		DISPAT	CMP	#\$OTi		C/R IF OK ELSE URSVEC
0257	8140	no ·	20		2.201111	RNF	HTEN		
0258	014C		57 /	6 4		I DA	ISTCOM		
0230	0151		. ov	ΠΟ Δ.4		INY	PARNE		
0240	Q154		~~~ ^~			BNF	M12		
0741	0154	AC 1	05 (07		IMP	BZPARM		O PARM BLOCK
0201	0100	- 40 E0	7J (64	63	MID	CPY	#\$01		
0747	0150	DO 1	0.77		114 4.	ENE	M17		
0203	0130		0.0 n.a. 4			IME	DIDADM		STRARM BLOCK
0204	8120	46 1	DH 1	54	M 1 7	COV			JIPHKN DEOUK
0200	01/0	EV 9	0 až 0 m		1172	DNE	TPV2		
V200	0104	10	v 4 0 - 4	0 2		DNC.	1117 1000000	<u>.</u>	2 PARM BLOCK
V26/	8164	40	77 J	00			₩4607		& I FILLI DUUDUL
V268	816/	EU	03		m14	01"X	★ ₱ ₩ 0 6 1 1 1 1 1 1		
0269	8167	00 0	03	·· ···		DINE		.	T DADM DI OCK
0270	8168	40	14 8	B/		JULL	DOP HKM	7. 1.4.5	Ο ΓΡΙΝΕ ΔΕυδη Απί σε μίμοες ογλίτλη μεστόρ
0271	816E	6C (6A (96	HILN	JUL	CURSVECT	F1)	FLISE UNKEL STRIAX VELIUK
0272	8171				; ,			m 14 1 1	UEY TE CARRY SET
0273	8171				J ERMS	u 1	PRINE ACC	P TN I	HEA IF LAKKT DET
0274	8171				₽				

LINE	# LOC	CO	DE	LINE						
0275	8171	90 44		ERMSG	BCC	M15				1990 - A.
0276	8173	48			PHA					
0277	8174	20 4D	83		JSR	CRLF				
0278	8177	A9 45			LDA	#1E				
0279	8179	20 47	8A		JSR	OUTCHR				
0280	817C	A9 52			LDA	#1R				
0281	817E	20 47	-BA		JSR	OUTCHR				
0282	8181	20 42	83		JSR	SPACE				
0283	8184	68			PLA			10 - 11 		
0284	8185	4C FA	82		JMP	OUTBYT				
0285	8188			÷						
0286	8188			# SAVE	२ १	SAVE ALL	REG'	S + FL	AGS ON	STACK
0287	8188			# RETUR	RN MI	(TH F,A,	XYY UI	VCHANG	ED	
0288	8188			# STAC	< HAS	6	FLA	35,A,X	Y PUS	HED
0289	8188	08		SAVER	PHP			;		
0290	8189	48			PHA		÷			
0291	818A	48			PHA		ŧ			
0292	818B	48			PHA					
0293	818C	08			PHP					
0294	818D	48			PHA					
0295	818E	8A .			TXA					
0296	818F	48			PHA					
0297	8190	BA			TSX					
0298	8191	BD 09	01		LDA	\$0109+X				
0299	8194	9D 05	01		STA	\$0105,X				
0300	8197	BD 07	01		LDA	\$0107,X				
0301	819A	9D 09	01		STA	\$0109•X				
0302	819D	BD 01	01,		LDA	\$0101,X				
0303	81A0	9D 07	01		STA	\$0107,X				
0304	81A3	BD 08	01		LDA	\$0108,X				
0305	81A6	9D 04	01		STA	\$0104,X				
0306	81A9	BD 06	01		LDA	\$0106,X				
0307	81AC	9D 08	01		STA	\$0108,X				
0308	81AF	98			TYA					
0309	81B0	9D 06	01		STA	\$0106,X				
0310	81B3	68			PLA					
0311	8184	AA			TAX					
0312	81B5	68			PLA					
0313	81B6	28			PLP		· .			
0314	81B7	60		M15	RTS		1. A.			
0315	81B8			# REST	DRE E	EXCEPT A	۶F			
0316	81B8	08		RESXAF	PHP					
0317	81B9	BA			TSX					
0318	81BA	9D 04	01		STA	\$0104,X				
0319	81BD	28			PLP					
0320	81BE			# REST	DRE E	EXCEPT F				
0321	81BE	08		RESXF	PHP					
0322	81BF	68			PLA					
0323	8100	BA			TSX					
0324	8101	9D 04	01		STA	\$0104,X				
0325	81C4			# RESTO	DRE 4	ALL 100%				
0326	81C4	68		RESALL	PLA					
0327	81C5	A8			TAY					
0328	81C6	68			PLA					
0329	8107	AA			TAX					

LINE	# LOC	CODE	LINE		
0330	8108	68		PLA	
0771	8109	28		PLP	
0332	8104	60		RTS	
0377	BICB	WV	•		
0334	8108		MONI	TOR UTILITIES	
0335	81CB		\$		
0336	81CB	C9 20	ADVCK	CMP #\$20	\$SPACE?
0337	81CD	F0 02		BEQ M1	
0338	81CF	C9 3E		CMP #/>	¢FWD ARROW?
0339	81D1	38	M1	SEC	
0340	81D2	60		RTS	
0341	81D3	20 FA 82	OBCMIN	JSR OUTBYT	JOUT BYTE, OUT COMMA, IN BYTE
0342	81D6	20 3A 83	COMINB	JSR COMMA	JOUT COMMA, IN BYTE
0343	81D9	20 1B 8A	INBYTE	JSR INCHR	
0344	81DC	20 75 82		JSR ASUNIB	
0345	81DF	BO 14		BCS UUT4	•
0346	81E1	0A		ASL A	
0347	81E2	0A		ASL A	
0348	81E3	0A		ASL A	
0349	8164	VA 00 77 4/		HOL H CTA CCD7	
0300	81E0	30 JD 90		100 TNCH0	
0331	0100	20 10 OH		JOK INCHIN	
0332	OICD OICD	20 70 82		BCG OUT2	
0754	0166	00 11 00 77 A4		000 0012 084 9083	
0334	016.2	10	6000		
0300	0150	10	6000	RTC .	
0330	01F4 Q1E5	00 ro 74	01174	CMP #/1	COLON ?
0358	8167	DO 05	6611	BNE OUT1	
0359	8159	20 1B 8A		JSR INCHR	
0360	81FC	DO F5		BNE GOOD	CARRIAGE RETURN?
0361	81FE	88	0UT1	CLV	
0362	81FF	50 03		BVC CRCHK	
0363	8201	2C 04 82	OUT2	BIT CRCHK	
0364	8204	C9 OD	CRCHK	CMP #\$OD	CHECK FOR C/R
0365	8206	38		SEC	
0366	8207	60		RTS	
0367	8208	A2 10	PSHOVE	LDX #\$10	FPUSH PARMS DOWN
0368	820A	0E 4A A6	FRM10	ASL P3L	
0369	820D	2E 4B A6		ROL P3H	
0370	8210	2E 4C A6		ROL P2L	
0371	8213	2E 4D A6		ROL P2H	
0372	8216	2E 4E A6		ROL P1L	
0373	8219	2E 4F A6		ROL P1H	
0374	821C	CA		DEX	
0375	821D	DO EB		BNE PRM10	
0376	821F	60	m. A m. 1/	RIS AUER	
0377	8220	20 88 81	PARM	JSK SAVEK	JOEL MARMS - KELUKN UN C/K UK EKK
0378	8223	AY 00		LUA #0 014 BADND	
0379	8225	80 47 A6		318 F8KNK	
0380	8228	80 33 A6	D.44	218 26K3	,
0381	8228	20 08 82	FRI DADETI	JOK FONUVE	
0382	822E	<u>∽o</u> jr gy	LUKLT	смр #/-	:UALTD DELIMITERS - ·
V383	0231	57 25 FA AA			r v t1ka da Ar Arka ka da ttak tha 1∖bar 7
V384	ర∠చచ	rV V4		DEM PRET	

LINE	ŧ LOC	CO	DE	LINE		
0385	8235	C9 2D			CMP	* /
0386	8237	DO 11			BNE	M22
0387	8239	A2 FF		M21	LDX	#\$FF
0388	823B	8E 33	A6		STX	SCR3
0389	823E	EE 49	A6		INC	PARNR
0390	8241	AE 49	A6		LDX	PARNR
0391	8244	E0 03			CPX	#\$03
0392	8246	D0 E3			BNE	PM1
0393	8248	FO 1D		Sec. 1.	BEQ	M24
0394	824A	20.75	82	M22	JSR	ASCNIB
0395	824D	BO 18			BCS	M24
0396	824F	A2 04			LDX	#4
0397	8251	OE 4A	A6	M23	ASL	P3L
0398	8254	2E 4B	A6		ROL	P3H
0399	8257	CA			DEX	
0400	8258	D0 F7			BNE	M23
0401	825A	OD 4A	A6		ORA	P3L
0402	825D	8D 4A	A6		STA	P3L
0403	8260	A9 FF			LDA	# \$FF
0404	8262	8D 33	A6		STA	SCR3
0405	8265	DO C7	•••=		BNE	PARFIL
0406	8267	20 33	A6	M24	BIT	SCR3
0407	826A	F0 03	•••		BEQ	M25
0408	8260	EE 49	A6		INC	PARNE
0409	826F	C9 0D		M25	CMP	#\$OD
0410	8271	18			CI C	
0411	8272	40 88	81		JMP	RESXAE
0412	8275	09 00		ASCNTR	CMP	#\$01
0413	8277	F0 19		PICOUT (1 D	BEQ	M29
0414	8279	09 30			CMP	# ' 0
0415	827B	90 OC			BCC	M26
0416	8270	C9 47			CMP	≇ ′G
0417	827F	BO 08			BCS	M26
0418	8281	C9 41			CMP	#'A
0419	8283	80 08			BCS	M27
0420	8285	CQ 70			CMP	±11
0421	8287	90 04			BCC	M28
0422	8289			MOA	CMP	± 10
0427	8288	70		112.0	SEC	•••
0420	828C	40			RTS	
0425	9200	E0 77		M27	SBC	± 4.77
0426	0200	20 05		M28	ANT	#\$0F
0420	0201	10		1120		****
0420	0200	40		MOO	RTS	
0420	0272		A.L.	TNCCZ	TNC	P.71
0427	0273	DA A7	MO	THOLO	DNC	4 LE
0430	0270		A.L		TNC	67U
0431	0270 0705	LE 40	MO		DTC	1 911
0432 0477	027Ø 0700	00 AE AP	A.4	phere	i nv	P2H
0433	0276 0705	HE 40	но	r ZOUR	CTV	1 AN
0434	0271	00 FF			1 11 1	41° 1° 10 10 1
0433	8241	AL 4U	HO		67V	F
0436	82A4	00 FE			DIA DTO	#FC. * 1981.
043/	0240 0247	00		87008	1 10	070
0438	82A/	HE 45	HO	15.00LK		F 0 FT
0439	8⊻8A	00 FF			DIX	₽ Г Г

FC/R7

FCARRY SET - NON HEX

FINCREMENT P3 (16 BITS)

MOVE P2 TO FE,FF

MOVE P3 TO FE,FF

LINE	# LOC		COI	DE	LINE			
0440	82AC	AE	4A	A6		LDX	P3L	
0441	82AF	86	FE			STX	\$FE	
0442	82B1	60				RTS		·
0443	82B2	E6	FE		INCOMP	INC	\$FE	FINCREM FE,FF, COMPARE TO P3
0444	82B4	DO	14			BNE	COMPAR	
0445	8286	E.6	FF			INC	\$FF	
0446	8288	DO	10		WRAP	BNE	COMPAR	TEST FOR WRAP AROUND
0447	82BA	20	BD	82		BIT	EXWRAP	
0448	82BD	60			EXWRAP	RTS		
0449	82BE	A5	FE		DECCMP	LDA	\$FE	FUELKEM FEFFF AND CUMPAKE TO PS
0450	8200	DO	06			BNE	M32	
0451	82C2	A5	FF			LUA	\$FF	
0452	8204	F0	F2			REN	WRAF	
0453	82C6	C6	FF			DEC	\$FF	
0454	8208	C6	FE		M32	DEC	\$FE	L ALL ALL LA MIL & MIL MAIL MAIL MAIL MAIL MAIL MAIL MAIL
0455	82CA	20	88	81	COMPAR	JSR	SAVER	FCUMPARE FEFFF TU P3
0456	82CD	A5	FF			LUA	\$FF	
0457	82CF	CD	48	A6		UMP	P3H	
0458	8202	DO	05			RNE	EXITUR	
0459	8204	A5	FE			LUA	\$FE	
0460	8206	CD	4A	A6		CMF	PBL	
0461	8209	88		~ 4	EXITCP	ULV	C. C. C. V/C	
0462	820A	4U	BF	81		JMP	RESAR	ALC DET OFOLIN TH CODY 7
0463	8200	08			CHKSAD	PHP		FIG BIT UNSUM IN SUNGFY
0464	82DE	48				PHA		
0465	82DF	18				CLU		
0466	82E0	6D	36	A6		AUC	SUR6	
0467	82E3	8D	36	A6		STA	SUR6	
0468	82E6	90	03			BCC	M33	
0469	82E8	EE	37	A6		INC	SCR7	
0470	82EB	68			M33	FLA		
0471	82EC	28				FLF		
0472	82ED	60				RTS		
0473	82EE	AD	59	A6	OUTPC	LDA	PCLR	FOUTPUT FC
0474	82F1	AE	5A	A6		L.DX	PCHR	
0475	82F4	48			OUTXAH	PHA		
0476	82F5	8A				TXA		
0477	82F6	20	FA	82		JSR	OUTBYT	
0478	82F9	68				PLA		A 255 A 256 A 2
0479	82FA	48			OUTBYT	PHA		JUUTPUT 2 HEX DIGS FROM A
0480	82FB	48				FHA		
0481	82FC	4A				LSR	A	
0482	82FD	4A				LSR	A	
0483	82FE	4 <u>A</u>				LSR	A	
0484	82FF	4A				LSR	A	
0485	8300	20	44	8A		JSR	NBASOC	
0486	8303	68				FLA		
0487	8304	20	44	8A		JSR	NBASOC	
0488	8307	68				PLA		
0489	8308	60				RTS		
0490	8309	29	0F		NIBASC	AND	#\$0F	INIBBLE IN A TO ASCII IN A
0491	830B	C9	0A			CMP	#\$0A	FLINE FEED
0492	830D	BO	04			BCS	NIBALF	
0493	830F	69	30			ADC	#\$30	
0494	8311	90	02			BCC	EXITNB	

LINE	# LOC	C	ODE	LINE			
0495	8717	69 T	A	NTRALE	ADC	#\$36	
0496	8315	60		EXITNB	RTS		
0497	8316	20 4	D 83	CRLFSZ	JSR	CRLF	PRINT CRLF, FF, FE
0498	8319	A6 F	F	OUTSZ	LDX	\$FF	
0499	831B	A5 F	E		LDA	\$FE	
0500	831D	4C F	4 82		JMP	OUTXAH	
0501	8320	A9 3	F	OUTOM	LDA	#1?	
0502	8322	4C 4	7 8A		JMP	OUTCHR	
0503	8325	20 3	A 83	OCMCK	JSR.	COMMA	FOUT COMMA, CKSUM LO
0504	8328	AD 3	6 A6		LDA	SCR6	
0505	832B	4C F	A 82		JMP	OUTBYT	
0506	832E	A9 0	0	ZERCK	LDA	#0	FINIT CHECKSUM
0507	8330	8D 3	6 A6		STA	SCR6	
0508	8333	8D 3	7 A6		STA	SCR7	
0509	8336	60			RTS		
0510	8337	20 E	E 82	OPCCOM	JSR	OUTPC	JPC OUT, COMMA OUT
0511	833A	48	-	COMMA	PHA		FCOMMA OUT
0512	833B	A9 2	C		LDA	* *	
0513	8330	00 0	6		BNE	SPCP3	
0514	833F	20 4	2 83	SPC2	JSR	SPACE	\$2 SPACES OUT
0515	8342	48	_	SPACE	PHA		F1 SPACE OUT
0516	8343	A9 2	0		LDA	#\$20	#SFACE
0517	8345	20 4	7 8A	SPCP3	JSR	OUTCHR	
0518	8348	68			PLA		
0519	8349	60			RIS		
0520	834A	20 F	A 82	OBCRLF	JSR	OUTBYT	FRYTE OUT, CRLF OUT
0521	8340	48	-	CRLF	PHA		
0522	834E	A9 0	D		LUA	\$\$OD	
0523	8350	20 4	7 8A		JSR	OUTCHR	A
0524	8353	A9 0	A		LUA	#\$0A	FLINE FEED
0525	8355	20 4	7 8A		JSR	UUTCHR	
0526	8358	68			PLA		
0527	8359	60			RIS		A 45-30-3 A 5.2 YE PT PT PT AT 3 YE PT A 3 YE A 3
0528	835A	AE 5	6 A6	DELAY	LUX	IV	FUELAY DEPENDS ON TV
0529	8350	20 8	8 81	DL 1	JSR	SAVER	
0530	8360	A9 F	F		LUA	**	
0531	8362	8D 3	9 A6		SIA	SURY	
0532	8365	8D 3	8 A6		STA	SCR8	و با روز با روز است
0533	8368	0E 3	8 A6	DLY1	ASL	SURB	F(SURYF8)=FFFFFmZ##X
0534	836B	2E 3	9 A6		RUL	SCR9	
0535	8365	UA			DEX	P.1. 17.4	
0536	836F	DO F	7		BNE	ULY1	· · · · · · · · · · · · · · · · · · ·
0537	8371	20 0	3 89	DLY2	JSK	TUSCHA	ISLAN DISPLAT
0538	8374	20 8	6 83		JSR	INSTAL	FSEE IF KEY DUWN
0539	8377	BO O	A		BCS	DLYO	
0540	8379	EE 3	8 A6		INC	SCR8	FSUAN 2**X+1 FIMES
0541	8370	<u>no o</u>	3		BNE	*+0	
0542	837E	EE 3	9 A6		INC	SURY	
0543	8381	DOE	E.	w	BNE	ULY2	
0544	8383	4C B	E 81	DLYO	JMP	RESXE	
0545	8386			F INST	AI	SEE IF	NET DUWNY RESULT IN UARKY
0546	8386			F KYST	Al,	ISTAL RE	LIURN IMMEDIATELT W/STATUS
0547	8386			; INST	AT WA	ALTS FOR	K RELEASE
0548	8386	20 9	2 83	INSTAT	JSR	INJISV	
0549	8389	90_0	6		RCC	INST2	

LINE	# LOC		COI)E	LINE			
0550	838B	20	92	83	INST1	JSR	VSILNI	
0551	838E	BO	FB			BCS	INST1	
0552	8390	38				SEC		
0553	8391	60			INST2	RTS		
0554	8392	6C	67	A6	VZILNI	JMP	(INSVEC+1))
0555	8395				ş			
0556	8395				ŷ.			
0557	8395				\$ *** E	EXEC	JTE BLOCKS	BEGIN HERE
0558	8395				;			
0559	8395				BZPARM:	= *		
0560	8395				🕯 ZERO	PARI	1 COMMANDS	
0561	8395				÷			
0562	8395	C9	52		REGZ	CMP	#1R	DISP REGISTERS
0563	8397	DO	5A			BNE	GOZ	JPC,S,F,A,X,Y
0564	8399	20	4D	83	RGBACK	JSR	CRLF	
0565	8390	A9	50			LDA	‡ ′₽	
0566	839E	20	47	8A		JSR	OUTCHR	
0567	83A1	20	42	83		JSR	SPACE	
0568	83A4	20	EE	82		JSR	OUTPC	
0569	83A7	20	D6	81		JSR	COMINB	
0570	83AA	BO	13			BCS	NH3	
0571	83AC	8D	34	A6		STA	SCR4	
0572	83AF	20	D9	81		JSR	INBYTE	
0573	83B2	BO	OB			BCS	NH3	
0574	83B4	8D	59	A6		STA	PCLR	
0575	83B7	AD	34	A6		LDA	SCR4	
0576	83BA	80	5A	A6		STA	PCHR	
0577	83BD	90	09			BCC	M34	
0578	83BF	DO	02		NH3	BNE	NOTCR	
0579	8301	18			EXITRG	CLC		
0580	8302	60			EXRGP1	RTS		
0581	8303	20	СВ	81	NOTCR	JSR	ADVCK	
0582	8306	no	FA			BNE	EXRGP1	
0583	8308	AO	00		M34	LDY	#0	
0584	83CA	C8			M35	INY		
0585	83CB	CO	06			CPY	# 6	
0586	83CD	FO	CA			BEQ	RGBACK	
0587	83CF	20	4D	83		JSR	CRLF	
0588	8302	89	99	8F	NXTRG	LDA	RGNAM-1,Y	JGET REG NAME
0589	8305				# OUTPL	JT 3	SPACES TO	LINE UP DISPLAY
0590	8305	20	47	8A		JSR	OUTCHR	
0591	8308	20	42	83		JSR	SPACE	
0592	83DB	20	3F	83		JSR	SPC2	
0593	83DE	89	5A	A6		LDA	PCHR,Y	
0594	83E1	20	D 3	81		JSR	OBCMIN	
0595	83E4	BO	05			BCS	M36	
0596	83E6	99	5A	A6		STA	PCHR+Y	
0597	83E9	90	DF			BCC	M35	
0598	83EB	FO	D4		M36	BEQ	EXITRG	
0599	83ED	20	СВ	81		JSR	ADVCK	
0600	83F0	FO	D 8			BEQ	M35	
0601	83F2	60				RTS		
0602	83F3	C9	47		GOZ	CMP	#1G	
0603	83F5	DO	20			BNE	LPZB	
0604	83F7	20	4D	83	GO2	JSR	CRLF	

LINE	# LOC	co	DE	LINE						
0605	83FA	20 90	88	GOIENT	JSR	NACCES	WRITE PROT	MONITO	JR RI	AM
0606	83FD	AF 58	A6		LDX	SR	RESTORE RE	GS		
0607	8400	9A			TXS					
0608	8401	AD 5A	A6		LDA	PCHR				
0609	8404	48			PHA					
0610	8405	AD 59	A6		LDA	PCLR				
0611	8408	48		NR10	PHA					
0612	8409	AD 5C	A6		LDA	FR				
0613	840C	48			PHA					
0614	840D	AC 5F	A6		LDY	YR				
0615	8410	AE 5E	A6		LDX	XR				
0616	8413	AD 5D	A6		LDA	AR				
0617	8416	40			RTI					
0618	8417	C9 11		LPZB	CMP	#\$11	ILOAD PAPER	TAPE		
0619	8419	FO 03			BEQ	*+5	11 C			
0620	841B	4C A7	84		JMP	DEPZ				
0621	841E	20 88	81		JSR	SAVER				
0622	8421	_20_4D	83		JSR	CRLF				
0623	8424	A9 00			LDA	# 0				
0624	8426	8D 52	A6		STA	ERCNT				
0625	8429	20 2E	83	LPZ	JSR	ZERCK				
0626	842C	20 1B	8A	LP1	JSR	INCHR		$(1,1,\dots,n)$		
0627	842F	C9 3B			UMP	***3B	FSEMI CULUN			
0628	8431	UO F9			DNE					
0627	8433	20 A1	84		ACC	LUBIIC				
0630	8436	80 56			DUD	IAPEKK .				
0631	0430	- DU U7 - AD 50	~~			FRONT	*E88088 7			
0632	0436	FO 01	no		REO	***	9 L.I. () () () ()			
0633	9435	70 71		FYTTIP	SEC	T I G				
0635	8440	AC 88	81		IMP	RESXAE				
0636	8443	80 30	64	NHREC	STA	RC				
0637	8446	20 41	84	(COVED)	JSR	IDBYTE				
0638	8449	80 43			BCS	TAPERR				
0639	844B	85 FF			STA	\$FF				
0640	844D	20 A1	84		JSR	LDBYTE				
0641	8450	BO D7			BCS	LPZ				
0642	8452	85 FE			STA	\$FE				· ·
0643	8454	20 A1	84	MORED	JSR	LDBYTE				
0644	8457	BO 35			BCS	TAPERR				
0645	8459	A0 00			LDY	# 0				
0646	845B	91 FE			STA	(\$FE),Y				
0647	845D	D1 FE			CMP	(\$FE),Y				
0648	845F	F0 0C			BEQ	LPGD				
0649	8461	AD 52	A6 -		LDA	ERCNT				
0650	8464	29 OF			AND	#\$0F				
0651	8466	C9 OF			CMP	#\$0F				
0652	8468	F0 03			BEO	*+5			3	
0653	846A	EE 52	A6		INC	ERCNT				
0654	846D	20 B2	82	LPGD	JSR	INCOMP				
0655	8470	CE 30	A6	<i>c</i>	DEC	NU				
0656	8473	DO DF			BNE	MUKE U				
0657	8475	20 09	81		JSK DCC	TADEDD	an ta			
0658	8478	BU 14			BUD CMD	I APEKK				
0659	847A	CB 37	A6		CUL	5UK/				

LINE	# LOC		cor	θE	LINE				
0660	847D	DO	oc			BNE	BADDY		
0661	847F	20	D9	81		JSR	INBYTE		
0662	8482	BO	0A			BCS	TAPERR		
0663	8484	CD	36	A6		CMF	SCR6		
0664	8487	FO	A 0			BEQ	LFZ		
0665	8489	DO	03			BNE	TAPERR	(ALWAYS)	
0666	848B	20	D9	81	BADUY	JSR	INBYTE		
0667	848E	AD	52	A6	TAPERR	LDA	ERCNT		
0668	8491	29	FO			AND	事事につ		
0669	8493	UY CY	FO			unr nro	4777 107		
06/0	8490	FO	92			DE G	LFZ EDONT		
06/1	8477	AD (0	52 4 A	HO AO		ADC			
06/2	8478	67	10	A.C.		GTA	##1V FRCNT		
0073	0476	50	02	мо		BNE	LP7		
0074	0476	20	00	01	INNYTE	IGP	INBYTE		
00/3	O 4 H L	20	107 1010	07		IMP	CHKSAD		
06/0	04H4 0467	40 CQ	<u>00</u>	02	DEP7	CMP	#/D	#DEPOSIT, O PARM - USE (OLD)	
0470	0460	07	77		L'L.I 4.	BNF	MEM7		
0470	0447	40	C 1	0.4		IMP	NELLN		
0480	04HD 944F	-40 -09	4n	04	MEMZ	CMP	# ' M	#MEM, O PARM - USE (OLD)	
04.91	8480	n/	07		116	BNF	UFR7		
0492	9492	AC	17	Q5;		IMP	NEWLOC		
0683	8485	69	54	00	VER7	CMP	# / U	;VERIFY, O PARM - USE (OLD)	
0484	8487	nο	οn		·	BNF	L17B	# DO 8 BYTES (LIKE VER 1	PARM)
0405	QARQ	Δ <u>5</u>	FF			IDA	\$FF		
0484	8488	8n	44	A 6		STA	P3L		
0497	BABE	55	FF	1102		IDA	\$FF		
0688	8400	8D	4B	A6		STA	P3H		
0689	8403	40	94	85		JMF	VER1+4		
0690	8406	69	12	w	LIZB	CMP	#\$12	ILOAD KIM, ZERO PARM	
0691	8408	ΠO	05			BNE	L2ZB		
0692	84CA	ÃŎ	00			LDY	# 0	#MODE = KIM	
0693	8400	40	78	8C	L1J	JMP	LENTRY	GO TO CASSETTE ROUTINE	,
0694	84CF	6.9	1.3		1.2ZB	CMP	#\$13	ILOAD HS, ZERO PARM	
0695	8401	no	04			BNE	EZPARM		
0696	8403	ÃÔ	80			LDY	#\$80	≠MODE = HS	
0697	8405	ПO	F5			BNE	L1J	(ALWAYS)	
0698	8407	6C	6D	A6	EZPARM	JMP	(URCVEC+1)	FELSE UNREC COMMAND	
0699	84DA				B1PARM	=*			
0700	84DA				ş				
0701	84DA				7 1 PA	RAME.	TER COMMAND	EXEC BLOCKS	
0702	84DA				÷				
0703	84DA	C9	44		DEP1	CMP	#1D	JDEPOSIT, 1 PARM	
0704	84DC	DO	32			BNE	MEM1		
0705	84DE	20	A7	82		JSR	P3SCR		
0706	84E1	20	16	83	NEWLN	JSR	CRLFSZ		
0707	84E4	A0	00			LDY	# ()		
0708	84E6	A2	80			LDX	# 8		
0709	84E8	20	42	83	DEPBYT	JSR	SPACE		
0710	84EB	20	D9	81		JSR	INBYTE		
0711	84EE	BO	11			BCS	NH41		
0712	84F0	91	FE			STA	(\$FE),Y		
0713	84F2	D1	FE			CMP	(\$FE)+Y	#VERIFY	
0714	84F4	FO	03			BEQ	DEPN		

LINE	# LOC	(CODE	LINE				
0715	84F6	20 2	20 83		JSR	OUTOM	TYPE !?!	IF NG
0716	8459	20 1	a7 87	DEPN	ISR	TNCCMP		
0717	84FC	ΓΔ.	·····		DEX			
0718	BAFD	00	-0		BNF	DEPRYT		
0710	0466		- 7 - A		DEC			
0717	0466		1V 10	20124	DEG	NEWLN		
0720	8501	ru t	7.6	N1141	DEU		ACDAOR	PT 1 1 97.
0721	8003	- C7 2	20		CMP	#\$20 555550	1SPALE =	rwn :
0722	8505	00 4	iC		BNE	DEPES		
0723	8507	70 F	• 0		BVS	DEPN		
0/24	8509	20 4	12 83		JSR	SFACE		
0725	850C	10 E	EB		BPL.	DEPN		
0726	850E	18		DEPEC	CLC			
0727	850F	60			RTS			4
0728	8510	C9 4	¥D.	MEM1	CMP	#/M	; MEMORY,	1 PARM
0729	8512	DO é	55		BNE	G01		
0730	8514	20 A	17 82		JSR	P3SCR		
0731	8517	20 1	6 83	NEWLOC	JSR	CRLFSZ		
0732	851A	20 3	3A 83		JSR	COMMA		
0733	851D	A0 0	0		LDY	# 0		
0734	851F	B1 F	F		I DA	(\$FF).Y		
0735	8521	20 r	13 81		JSR	OBCMIN		
0736	8524	- RO 1	1		BCS	NH42		
0737	8526	200	<u>``</u>		iny	#0		
0770	0520	01 0			GTA	(\$FE).Y		
0730	8526	n1 F			CMP	(\$FE).Y	SUPRIFY N	1FM
0740	0520	50 0	ь. 177		550	NYTLOC	7 ¥ L (X. 1 1 1	1 6 9 8
0740	0020	20 0	/3)^ 07		ICD	OUTOM	1 TYPE 7 4	
0741	0026	20 2	0 00	NYTL OC	100	TNCCMP	7111 L. : F	HE CONTAINOL
0742	0001	20 E	02 02	RAILUL	000	TRUCHT		
0743	8034	18	- ^			MELLI DE		
0744	8030	90 E	-0		BUU	NEWLUL		
0/45	8537	F0-3	5E.	NH42	BEU	EXTIME		
0746	8539	50 0)4		BAC	*+6		
0747	853B	C9 3	SC		CMP	*'<		
0748	853D	FOI	98		BEQ	NEWLOC		
0749	853F	C9 2	20		CMP	# \$20	FACE 7	
0750	8541	FO E	E		BEQ	NXTLOC		
0751	8543	C9 3	SE		CMP	*'>		
0752	8545	FO E	EA		BEQ	NXTLOC		
0753	8547	C9 2	2B		CMP	# / +		
0754	8549	FO 1	10		BEQ	LOCP8		
0755	854B	C9 3	3C		CMP	* '<		
0756	854D	FO C)6		BEQ	PRVLOC		
0757	854F	C9 2	2D		CMP	# ′		
0758	8551	FO 1	6		BEQ	LOCMB		
0750	8557	78		DEPES	SEC			
0760	8554	۵0 ۸0		A	RTS			
0741	QSSS	20 1	00 00	20,004	ISP	DECOMP	BACK ONE	RYT
0740	QEEO	10	- 1 W An		CI C	ne ha tar tar t	e antitative safety	
V/02 1777	0550	- 00 r) r		BCC	NEWLOC		
V/03	0007	70 5		1.0000	1 10 4	HEWLUL ACC	100 EUD 0	DVTEC
U/04	0000 0555	- HO F	Г С .	しいしたな	CLUA	₽Г⊑		2 DE E CO
0/00	ອວວນ ດຮະຕ	18			666 670			
0766	800E	67 C	78 55		HUU CTA	**V8		
0707	0000	80 F	Г <u>Г</u> .		01H	PFE		
0768	8562	90 0	12		BUU	n42		
0/69	8564	- E. 6 F	· F		TNC	ቅ ተተ		

.

LINE	# LOC		cor)E	LINE				
0770	8544	18			M42	CLC			
0771	8567	90	AE			BCC	NEWLOC		
0772	8569	A5	FF		LOCM8	LDA	\$FE	🗧 🕴 G	O BACKWD 8 BYTES
0773	8548	38				SEC			
0774	954C	FQ	08			SBC	#\$08		
0775	856E	85	ŘΕ.			STA	\$FE		
0776	8570	BO	02			BCS	M43		
0777	8572	C6	FF			DEC	\$FF		
0778	8574	18			M43	CLC			
0779	8575	90	A0			BCC	NEWLOC		
0780	8577	18			EXITM1	CLC			
0781	8578	60				RTS			
0782	8579	C9 -	47		G01	CMP	#1G	; G	O, 1 PARM (RTRN ADDR ON STK)
0783	857B	DO	19			BNE	VER1	• • • •	PARM IS ADDR TO GO TO
0784	857D	20	4D	83		JSR	CRLF		
0785	8580	20	9C	8B		JSR	NACCES	€ ₩R	ITE PROT MONITE RAM
0786	8583	A2	FF			LDX	# \$FF	9 PU	SH RETURN ADDR
0787	8585	9A				TXS			
0788	8586	A9	7F			LUA	書事/ト		
0789	8588	48				PHA	****		
0790	8589	A7	r r			L.UA	モヤドド		
0/91	8288	48				PHA 1 DA	070		
0792	8580	AU .	4B	A6			ron		
0793	8586	48				r'HA	071		
0794	8390	AD A	40	H0 04		1	F 3L MD10		
0793	8373	40	08	84	11554	CMP	4/11	± UE	DIEV. 1 DARM (8 BYTES, CKSUM)
0790	0500	07 DO	4 4		VERI	DAL		y V L	
0700	0070 050A	00 An	1 11	A.4		INA	D'ZI		
0770	0501	90 ·	40	H0 64		STA	P21		
0777	0570	40	40	но			1		
0801	8541	49	07			ADC	#\$07		
0802	8543	an.	A A	A 6		STA	P3L		
0803	8566	ÂŨ	4R	A6		LDA	F'3H		
0804	8549	80	40	A6		STA	P2H		
0805	85AC	69	00			ADC	# 0		,
0806	85AE	80	4B	A6		STA	P3H		
0807	85B1	40	40	86		JMP	VER2+4		
0808	85B4	C9	4A		JUMP 1	CMP	#1J	÷ JU	MP (JUMP TABLE IN SYS RAM)
0809	85B6	DO	1F			BNE	L11B		
0810	85B8	AD -	4A	A6		LDA	P3L		
0811	85BB	C9	80			CMP	# 8	÷ 0	-7 ONLY VALID
0812	85BD	BO	26			BCS	JUM2		
0813	85BF	20	9C	8B		JSR	NACCES	€ WR	ITE PROT SYS RAM
0814	85C2	0A				ASL	A		
0815	8503	A8				TAY			
0816	85C4	A2	FF			LDX	#\$F F	9IN	IT STK PTR
0817	85C6	9A				TXS			
0818	85C7	A9	7F			LDA	#\$7F	₹PU	SH CULD RETURN
0819	8509	48				PHA			
0820	85CA	A9	FF			LDA	₽ \$FF		
0821	85CC	48				FHA		A	* ****
0822	85CD	B9	21	A6		LDA	JTABLE+1,Y	FGE	I ADDK FRUM TABLE
0823	8500	48				PHA		₹PU	SH UN STAUK
0824	85D1	89	20	A6		LDA	JIABLE + Y		

LINE	# LOC		COI	DE	LINE							
0825	85D4	4C	08	84		JMP	NR10		JLOAD UP USER	REG'S AND	RTI	
0826	8507	6.9	12		LIIB	CMP	#\$12		FLOAD KIM FMT	1 PARM		
0827	8509	ПO	14			BNE	L21B					
0828	8508	ÃO	00			LDY	\$0		#MODE = KIM			
0829	8500	Δħ	۵۵	۵ ۸	1.1.10	IDA	P31					
0830	85F0	6.9	FF	nu	been alle alle fen?	CMP	#5FF		. ID MUST NOT	BE FF		
0831	85E2	πo	02			RNF	*+4					
0832	85EA	70	·			GEC	••••					
0833	8555	60			JUM2	RTS						
0834	85E.6	20	08	82		JSR	PSHOVE		FIX PARM POST	NOITI		
0835	85E9	20	08	82	L11D	JSR	PSHOVE					
0836	85EC	40	78	80		JMP	LENTRY					
0837	85EE	6.9	13		L21B	CMP	#\$13		FLOAD TAPE, HS	5 FMT, 1 PA	ARM	
0878	8561	nο	04			BNF	WPR18					
0839	85F3	ÂŎ	80			LDY	#\$80		#MODE = HS			
0840	8565	ΠŌ	FA			BNE	L11C					
0841	85F7	6.9	57		WPR1B	CMP	‡/ຟ		WRITE PROT US	SER RAM		
0842	8559	ΠÓ	18			BNE	E1PARM					
0843	85FB	ÂD	44	A6		LDA	P3L		# FIRST DIG IS	S 1K ABOVE	0,	
0844	85FF	29	11			AND	*\$11		# SECOND IS 2M	ABOVE O		
0845	8600	Ĉ9	08			CMP	\$8		# THIRD IS 3K	ABOVE 0.		
0846	8602	24	***			ROL	A					
0847	8403	4F	4 R	A 6		LSR	P3H					
0848	8606	24	•	110		ROL	A					
0849	8607	0A				ASL	A					
0850	8608	29	0F			AND	#\$0F					
0851	860A	49	0F			EOR	#\$0F		#0 IS PROTECT			
0852	860C	80	01	AC		STA	OR3A					
0853	BAOF	A9	ÖF			LDA	#\$0F					
0854	8611	80	03	AC		STA	DDR3A					
0855	8614	18				CLC						
0856	8615	60				RTS						
0857	8616	40	27	88	EIPARM	JMP	CALC3					
0858	8619	• ••			B2PARM	= *						
0859	8619				\$						·	
0860	8619				2 PAF	RAME	TER EXEC	BLOC	KS			
0861	8619				¢							
0842	8619	69	10		STD2	CMP	#\$10		STORE DOUBLE	BYTE		
0863	8618	no	12		W 1 2 2	BNE	MEM2					
0864	8610	20	Δ7	82		JSR	P3SCR					
0865	8620	Āň	411	A6		LDA	P2H					
0866	8623	A0	01			LDY	#1					
0847	8625	91	FF			STA	(\$FE),	(
0848	8427	88				DEY						
0000	8628	ΔΠ	AC	44		LDA	P2L					
0870	842B	91	FF	110		STA	(\$FE),	(
0971	9420	19				CLC		•			a sign	
0872	862F	20				RTS					· · ·	
0877	862F	n e o	410		MEM2	CMP	# ' M		CONTINUE MEM	SEARCH W/	OLD PT	R
0974	Q 4 7 1	- mA	00		d I bur I dân	RNF	UFR2					
0875	2477	Δħ	Δr	Δ .6		1 DA	P21					
0874	8633	gn	45	ΔA		STA	P1I					
0070	0000	200	70	90		IND	MEMIZO					
0070	0037	70 70	51	00	UFRO	CMP	#/U		UFRIEY MEM M.	CHKSUMS .	2 PAR	M
1070	0030 047E	507 50	70		¥ 1 1 \ 4	BNF	1128		· · · · · · · · · · · · · · · · · · ·			
VG/7	0000	50	-40			A*136	tere als Ann An					

0860 8644 20 9C 82 3GR P2SCR 0881 8644 20 2E 83 VADDR SR CRLFSZ 0882 8644 20 2E 83 VADDR SR CRLFSZ 0883 8644 20 42 83 V2 28 V2 SR FACE 0884 8648 20 42 83 V2 JSR SFACE 0886 8552 20 FA 82 JSR CRLFSZ 0886 8658 70 11 EVS V1 0 0887 8651 70 02 ECS V1 0 0897 8642 10 E7 ENE V1 0897 8646 20 10 SR INSTAT 0897 8646 20 10 FA ECC V4DDR 0898 8640 20 10 FA ECC V4DDR 0898 8641 20 74 SR DSR	LINE	# LOC		cor)E		LINE									
0F81 8443 20 2E 83 JSR ZERCK 0882 8644 20 68 VADR JSR ZERLFSZ 0883 8644 20 20 BS SFACE LDX +8 0884 8648 20 40 00 LDY +0 0885 8648 20 00 JSR SFACE 0885 8648 20 20 JSR CHKSAD 0886 8652 20 FA 22 JSR INDENT 0889 8658 70 11 PUS V1 0890 8658 70 11 PUS V1 0891 8651 CA PUS V1 PUS 0891 8652 70 11 PUS PUS 0894 8646 20 25 83 JSR PUS 0897 86461 10 FA CLC PUS	0880	8640	20	90	82			JSR	P2SCR							
0883 8444 20 16 837 8444 20 12 158 5FACE 0884 8448 20 22 328 5FACE 100 <td>0881</td> <td>8643</td> <td>20</td> <td>2E</td> <td>83</td> <td></td> <td></td> <td>JSR</td> <td>ZERCK</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0881	8643	20	2E	83			JSR	ZERCK							
0838 8449 A2 08 LDX #8 0884 8448 20 83 V2 JSR SPACE 0885 8464 A0 00 LDY #0 0886 8652 20 DD 82 JSR CHKSAD 0887 8652 20 DD 82 JSR CHKSAD 0888 8655 20 FA 82 JSR CHKSAD 0888 8655 20 FA 82 JSR CHKSAD 0887 8658 20 FA 82 JSR CHKSAD 0891 8651 FO 02 BER NCCMP 0893 8641 CA DEX DEX 0893 8644 20 25 S3 UOCK JSR DCMCK 0898 8644 20 86 S DEC VADDR 0898 8644 16 FA DEX DEX 0901 8673 FO 03 BER <td>0882</td> <td>8646</td> <td>20</td> <td>16</td> <td>83</td> <td></td> <td>VADDR</td> <td>JSR</td> <td>CRLFSZ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0882	8646	20	16	83		VADDR	JSR	CRLFSZ							
0000 84.49 20 42 35R SPACE 0885 84.44 20 00 LDY 40 0885 84.52 20 DD 82 JSR CHKSAB 0887 84.55 20 DD 82 JSR DUTBYT 0887 84.55 20 DD 82 JSR IMCCMP 0887 84.55 20 DD BCS V1 BVS V1 0897 86.57 F0 00 BCS V1 BVS V1 0897 86.47 20 80 33 SR INCCMF 0898 86.47 20 80 33 JSR INSTAT 0897 86.46 90 DA BCC VADDR BCC PA 0898 86.47 10 A BCC VADDR BCC PA 0901 86.47 10 F6 BCP V1 SA	0883	8649	A2	08				LDX	# 8							
000000000000000000000000000000000000	0884	864B	20	42	83		V2	JSR	SPACE							
0887 8650 Bi FE LDA (\$FE),Y 0887 8655 20 DA B2 JSR CHKSAD 0889 8655 20 FA 82 JSR DUTBYT 0889 8655 20 FA 82 JSR DUTBYT 0889 8656 70 1 BVS V1 0891 8656 FO 0 BCS V1 0892 8657 20 FA BEQ #14 0893 8641 CA DEX DEX 0893 8642 10 F7 BNE V2 0895 8642 10 F7 BNE V2 0895 8646 90 DA BCC VADDR 0897 8646 90 DA BCC VADR 0900 8647 E0 B SR 9001 8617 E SR DECCMF 9010 8647 E SR DCMCK 9020 8648 <td>0885</td> <td>864E</td> <td>ÃÖ</td> <td>ōō</td> <td></td> <td></td> <td></td> <td>LDY</td> <td>#0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0885	864E	ÃÖ	ōō				LDY	#0							
0007 0452 00 00 02 JSR CHKSAD 0808 8455 20 FA 82 JSR DUTBYT 0809 8458 20 62 2 JSR INCCMP 0890 8458 20 62 800 ND BCS VI 0891 8451 60 02 BEQ X1 DES VI 0892 8454 20 25 83 VOCK JSR DECME VI 0897 8464 70 04 DECC VADDR DECMF VI SR DECCMF 0898 8645 20 DE 82 VI JSR DECCMF VI SR DECCMF VI SR <td>0886</td> <td>8650</td> <td>B1</td> <td>FE</td> <td></td> <td></td> <td></td> <td>LDA</td> <td>(\$FE),Y</td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0886	8650	B1	FE				LDA	(\$FE),Y	,						
0868 8455 20 FA 82 JSR DUTBYT 0889 8458 20 B2 82 JSR NOCMP 0890 8458 70 11 BVS V1 0891 8451 F0 02 BER #14 0892 8454 CA DEX 0807 0893 8464 CA DEX 0807 0894 8464 20 25 83 VDCK 0897 8664 90 DA BCC VADDR 0897 8664 60 RTS 000 8675 68 0900 8675 E0 NX 000 8675 10 F6 BFL V1 0901 8674 10 F6 BFL V1 000 8675 10 F4 10 SC 96 864 20 48 JSR DCHCK 000 8676 10 F4 10 <td>0887</td> <td>8652</td> <td>20</td> <td>T(T)</td> <td>82</td> <td></td> <td></td> <td>JSR</td> <td>CHKSAD</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0887	8652	20	T(T)	82			JSR	CHKSAD							
0889 8658 20 P2 92 JSR INCCMP. 0890 865B 70 11 BVS V1 0892 865F P0 01 BCS V1 0893 8641 CA DEX 0893 8642 10 ET BNE V2 0894 8642 20 25 83 VOCK JSR OCMCK 0895 8646 40 25 83 VOCK JSR OCMCK 0896 8646 20 25 83 VOCK JSR OCMCK 0898 8646 18 CLC V1 JSR DECCMF 0901 8671 E0 08 CLC NX 0902 8673 F0 03 BEQ *t5 PS 0901 8676 10 F6 BFL V1 PS 0904 8676 10 F6 BFL V1 PS 0905 8678 20 12 SR PS	0888	8655	20	FA	82			JSR	OUTBYT							
0890 865B 70 11 BVS V1 0891 965F 10 02 BCB ************************************	0889	8658	20	B2	82			JSR	INCOMP							
0591 0525 F0 02 BED #44 0892 865F B0 00 BCS VI 0893 8661 CA DEX BNE V2 0894 8662 10 EX BNE V2 0895 8664 20 25 83 VOCK JSR DKTAT 0897 8666 18 CLC VADDR BRE V2 0898 8666 18 CLC VADDR BRE V2 0900 8666 20 BE 2 V1 JSR DECCMF 0901 8671 E0 08 CPX #8 BRE V1 0901 8671 E0 08 EPL V1 BRE V1 0902 8673 F0 3 JSR CMCK SCR7 0904 8676 20 25 83 JSR BUTXAH 0907 8647 20 40 RTS JLOAD KIM FMT TAPE, 2 PARMS 0911 8686 AD AC<	0890	865B	70	11				BVS	V1							
0892 865F 80 00 BCS V1 0893 8661 CA DEX 0874 8662 100 E7 BNE V2 0895 8664 20 25 83 VOCK JSR 0CMCK 0896 8667 20 86 83 JSR INSTAT 0897 8664 40 RTS ISR ISR ISR 0897 8664 60 RTS ISR DECCMP 0900 8667 10 60 CPX #8 0902 8677 E0 03 BER V1 0903 8676 10 F6 BPL V1 0904 8676 20 25 3 JSR OCMCK 0907 8678 20 24 83 JSR OCMCK 0907 8678 20 F4 82 JSR OLTXAH 0911 8681 <td< td=""><td>0891</td><td>865D</td><td>FO</td><td>02</td><td></td><td></td><td></td><td>BEQ</td><td>*+4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	0891	865D	FO	02				BEQ	*+4							
0893 8641 CA DEX 0894 8642 10 E7 BNE V2 0895 8647 20 25 83 JSR INSTAT 0897 8647 20 86 93 JSR INSTAT 0897 8646 70 DA BCC VADDR 0898 8646 18 CLC VADDR 0899 8646 20 BE 82 V1 JSR DECCMP 0900 8647 20 BE 82 V1 JSR DECCMP 0901 8647 10 F6 BFL V1 BGR DECCMP 0902 8678 20 25 83 JSR CMCK DECMP 0904 8676 10 F6 BFL V1 DECMP DECMP 0904 8678 20 25 83 JSR CMCK DECMP DECMP <td< td=""><td>0892</td><td>865F</td><td>BO</td><td>op</td><td></td><td></td><td></td><td>BCS</td><td>V1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	0892	865F	BO	op				BCS	V1							
0974 9442 10 E7 BNE V2 0895 9644 20 25 83 VDCK JSR OCMCK 0897 8647 20 86 83 JSR INSTAT 0897 86467 20 86 83 JSR INSTAT 0897 86467 20 86 83 JSR INSTAT 0897 86460 10 FC WADDR FC 0897 86460 60 RTS FC FC 0900 8642 20 FE 82 V1 JSR DECCMP 0901 8671 FO 03 BEC #45 FC FC 0902 8678 20 43 JSR ORMCK OPOR 6672 20 42 83 JSR ORMCK 0907 8684 20 F4 82 JSR ORMCK OPOR 6672 20 42 83 JSR FACE 0911 8686 CP 12 L128 </td <td>0893</td> <td>8661</td> <td>CA</td> <td></td> <td></td> <td></td> <td></td> <td>DEX</td> <td></td> <td>r .</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0893	8661	CA					DEX		r .						
0895 8644 20 25 83 VOCK JSR OCMCK 0896 8646 70 DA BCC VADDR 0897 8646 18 CLC VADDR 0898 8640 18 CLC VADDR 0900 8642 20 BE 82 VI JSR DECCMP 0901 8671 E0 84 E0 KTS FCC VADDR 0902 8673 F0 03 ECE #45 FCC FCC 0902 8675 E8 INX SCCT FCC FCC FCC 0904 8676 10 F6 BFL VI FCC FCC FCC 0904 8678 20 43 JSR DCMCK FCC FCC </td <td>0894</td> <td>8662</td> <td>DO</td> <td>E7</td> <td></td> <td></td> <td></td> <td>BNE</td> <td>V2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0894	8662	DO	E7				BNE	V2							
0896 8647 20 84 83 JSR INSTAT 0897 8640 90 DA BCC VADDR 0897 8640 60 RTS 0897 8640 60 RTS 0900 8647 E0 88 CLC 0901 8671 E0 88 CPX #8 0902 8673 F0 03 BCD FX 0904 8676 10 F6 PL V1 0905 8678 20 25 83 JSR CRLF 0906 8678 20 25 83 JSR SFACE 0907 8678 20 42 83 JSR SFACE 0908 8681 AE 37 A LDX SCR7 0908 8681 AE 37 A LDX SCR7 0911 8686 C9 12 L128 CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0913 8686	0895	8664	20	25	83		VOCK	JSR	OCMCK							
0897 864A 90 DA BCC VADDR 0898 864C 18 CLC 0900 864E 20 BE 82 V1 JSR DECCMF 0900 8671 E0 08 CPX #8 0902 8673 F0 03 BEQ *+5 0904 8675 E8 INX 0904 8676 10 F6 BFL V1 0905 8678 20 25 83 JSR OCMCK 0906 8678 20 42 83 JSR OCMCK 0907 8672 20 42 83 JSR OCMCK 0907 8674 42 F4 B2 JSR OUTXAH 0910 8681 AE 37 A6 LDX SCR7 0911 8686 AD 4C L12B CMP \$S12 JLOAD KIM FMT TAPE, 2 FARMS 0913 8686 AD 4C A6 L12C LDA \$SP2B <td>0896</td> <td>8667</td> <td>20</td> <td>86</td> <td>83</td> <td></td> <td></td> <td>JSR</td> <td>INSTAT</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0896	8667	20	86	83			JSR	INSTAT							
0898 864C 18 CLC 0899 864D 60 RTS 0900 867E 20 BE 82 0901 8671 E0 08 CPX #8 0902 8673 F0 03 BEQ #+5 0903 8675 E8 INX 0904 8676 10 F6 BPL V1 0905 8678 20 25 83 JSR CMCK 0905 8678 20 42 83 JSR SFACE 0907 8674 20 F4 82 JSR OUTXAH 0908 8681 AE 27 AC LDX SCR7 0911 8682 AD 4C AC L12C LDAP #1DA 0912 8684 D0 CC BNE SP2B JIN MUST BE FF 0914 8696 CP FF CMP #SF2 JID MUST BE FF 0914 8697 D0 </td <td>0897</td> <td>866A</td> <td>90</td> <td>DΑ</td> <td></td> <td></td> <td></td> <td>BCC</td> <td>VADDR</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0897	866A	90	DΑ				BCC	VADDR							
0899 8640 60 RTS 0900 864E 20 BE 92 V1 JSR DECCMP 0901 8671 E0 08 CPX #8 0902 8673 F0 03 BEQ #+5 0903 8675 E8 INX 0904 8676 10 F6 BPL V1 0905 8678 20 25 83 JSR OMCK 0906 8678 20 42 93 JSR CRLF 0907 8672 20 42 93 JSR CRLF 0909 8684 AE 37 A6 LDX SCR7 0910 8687 60 RTS #LOAD KIM FMT TAPE, 2 PARMS 0911 8686 C9 12 L128 CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0914 8687 C9 F7 CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0917 8695 AC E9 S MP LI12 </td <td>0898</td> <td>866C</td> <td>18</td> <td></td> <td></td> <td></td> <td></td> <td>CLC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0898	866C	18					CLC								
0900 86AEE 20 BE 82 V1 JSR DECCMP 0901 8671 E0 08 CPX #8 0902 8675 E8 INX 0904 8675 E8 INX 0904 8675 20 25 83 JSR CMCK 0905 8678 20 40 83 JSR CMCK 0906 8678 20 42 83 JSR CMCK 0907 8672 20 42 83 JSR DUTXAH 0908 8681 AE 27 AC LDX SCR7 0909 8684 AD 60 RTS HOAD KIM FMT TAPE, 2 PARMS 0911 8686 AD CC BNE SP2B 0913 8687 C9 FF CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0914 8697 C9 FF CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0914 8698 C9 1C SP2B MF <t< td=""><td>0899</td><td>866D</td><td>60</td><td></td><td></td><td></td><td></td><td>RTS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	0899	866D	60					RTS								
0901 8671 EO 08 CPX #8 0902 8675 F0 03 BEQ *+5 0903 8675 ES INX 0904 8676 10 F4 BPL V1 0905 8678 20 25 83 JSR CRLF 0906 8678 20 42 83 JSR CRLF 0907 8672 20 42 83 JSR CRLF 0908 8684 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS F3 ILOAD KIM FMT TAPE, 2 PARMS 0911 8688 C9 12 L128 MNE SF2B ID MUST BE FF 0913 8680 AD 46 L12C LDA F2L ID MUST BE FF 0913 8691 D0 F4 SPE JMP I110 0914 8693 AO 00 LDY \$AO </td <td>0900</td> <td>866E</td> <td>20</td> <td>BE</td> <td>82</td> <td></td> <td>.V1 · ·</td> <td>JSR</td> <td>DECCMP</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0900	866E	20	BE	82		.V1 · ·	JSR	DECCMP							
0902 8673 F0 03 FC F45 0903 8675 E8 INX INX 0904 8676 10 F6 BPL V1 0905 8678 20 25 83 JSR DCMCK 0906 8677 20 42 83 JSR SFACE 0907 8677 20 42 83 JSR DCMCK 0907 8687 42 42 JSR SFACE 0909 8681 AE 37 A6 LDX SCR7 0909 8687 AD C FA 82 JSR 0910 8687 AD C HIX SCR7 0911 8686 AD C L128 CMP \$\$12 ‡LOAD KIM FMT TAPE, 2 PARMS 0913 8686 AD C AC L128 CMP \$\$12 ‡LOAD KIM FMT TAPE, 2 PARMS 0913 8687 AD FA BNE L128-1 ‡ER 0914 8678 CP<	0901	8671	ΕO	08				CPX	# 8							
0903 8675 E8 INX 0904 8676 10 F6 BPL V1 0905 8678 20 25 83 JSR 0CMCK 0906 8678 20 42 83 JSR 0CMCK 0907 8676 20 42 83 JSR SPACE 0908 8681 AE 37 A LDX SCR7 0909 8681 AE 37 A LDX SCR7 0910 8687 60 RTS F \$LDAD KIM FMT TAPE, 2 PARMS 0911 8686 C9 F BNE SP2B 0913 8686 AD 4C AC L12C LDA F2L 0914 8686 C9 FF SNE L12B-1 #ERR 0914 8647 AO 0 LDY \$0 #MODE = HS 0917 8693 AO 0 SP2B CMP \$\$ \$SAVE PAPER TAPE, 2 PARMS 0919 8694 IO 75 BNE	0902	8673	FO	03				BEQ	*+5							
0904 8676 10 F6 BPL V1 0905 8678 20 25 83 JSR CMCK 0906 8678 20 42 83 JSR CRLF 0907 8681 AE 37 A6 LDX SCR7 0909 8681 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS \$LOAD KIM FMT TAPE, 2 PARMS 0913 8686 AD 4C A6 L12C LDA F2L 0914 8687 C9 FF CMP \$FF \$ID <must be<="" td=""> FF 0914 8687 A0 00 LDY #0 \$MODE = HS 0914 8687 C9 FC SP2B JMP L11D 0918 8693 AO 00 LDY #0 #MODE = HS 0919 869A D0 75 BNE E2PARM 0922</must>	0903	8675	E8					INX								
0905 8678 20 25 83 JSR OCMCK 0906 867E 20 42 83 JSR SFACE 0907 867E 20 42 83 JSR SFACE 0908 8681 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS	0904	8676	10	F6				BPL	V1							
0906 867B 20 4D 83 JSR CRLF 0907 867E 20 42 83 JSR SFACE 0908 8681 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS FLOAD KIM FMT TAPE, 2 FARMS 0911 8686 AD 4C A6 L12C LDA F2L 0913 8686 AD 4C A6 L12C LDA F2L 0913 8686 CP FF CMP #\$FF JID MUST BE FF 0914 8687 D F4 BNE L12B-1 #ERR 0914 8697 AC SP2 SP2 JMP L11D 0917 8695 4C E9 85 JMP L11D 0918 869A D 75 BNE E2PARM 0920 869C 18 CLC JSR SAVE PAPER TAPE, 2 PARMS	0905	8678	20	25	83			JSR	OCMCK							
0907 867E 20 42 93 JSR SPACE 0908 8681 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8682 C9 12 L12B CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0911 8688 C9 12 L12B CMP #\$12 #LOAD KIM FMT TAPE, 2 PARMS 0913 868C AD 4C L12C LDA PSP2B FF #ID MUST BE FF FID MUST BE FF FID MUST BE FF FR <	0906	867B	20	4D	83			JSR	CRLF							
0908 8681 AE 37 A6 LDX SCR7 0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS #LDAD KIM FMT TAPE, 2 PARMS 0911 8688 C9 12 L12B CMP #\$12 #LDAD KIM FMT TAPE, 2 PARMS 0912 8686 D0 0C BNE SF2B FF #LDAD KIM FMT TAPE, 2 PARMS 0914 8687 C9 FF CMP #\$FF #ID MUST BE FF 0914 8687 A0 00 LDY #0 #MODE = HS #MODE 0914 8698 C9 1C SP2B CMP #\$1C #SAVE PAPER TAPE, 2 PARMS 0914 8698 C9 1C SP2B CMP #\$1C #SAVE PAPER TAPE, 2 PARMS 0918 8698 C9 1C SP2B CMP #\$1C #SAVE PAPER TAPE, 2 PARMS 0920 8692 18 SO JSR SAVER #SAVE PAPER TAPE, 2 PARMS <td< td=""><td>0907</td><td>867E</td><td>20</td><td>42</td><td>83</td><td></td><td></td><td>JSR</td><td>SPACE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	0907	867E	20	42	83			JSR	SPACE							
0909 8684 20 F4 82 JSR OUTXAH 0910 8687 60 RTS 0911 8688 C9 12 L12B CMP ##12 #L0AD KIM FMT TAPE, 2 PARMS 0911 8686 AD 4C A6 L12C LDA P2L #L0AD KIM FMT TAPE, 2 PARMS 0913 8686 AD 4C A6 L12C LDA P2L #DAUNST BE FF 0914 8697 AO 00 LDY #O #MDE #HS 0916 8693 AO 00 LDY #O #MDE #HS 0918 8698 C9 1C SP2B MP L11D #SAVE #ARMS 0920 8697 10 75 BNE E2PARM #SAVE #SAVE PAPER TAPE, 2 PARMS 0921 8640 20 9C 82 JSR SAVER #SAVE #SAVE #SAVE #SAVE #SAVE	0908	8681	AE	37	A6			LDX	SCR7							
0910 8687 60 RTS 0911 8688 C9 12 L12B CMP * \$12 \$LOAD KIM FMT TAPE, 2 PARMS 0912 8680 D0 CC BNE SP2B \$LOAD KIM FMT TAPE, 2 PARMS 0913 868C AD 4C A6 L12C LDA P2L 0914 8687 AO OC BNE SP2B \$ID MUST BE FF \$ID MUST BE FF 0915 8691 D0 F4 BNE L12B-1 \$ERR 0918 8698 C9 IC SP2B JMP L11D 0918 8698 C9 IC SP2B CMP * \$IC \$SAVE PAPER TAPE, 2 PARMS 0919 8690 D0 75 BNE E2PARM \$SAVE PAPER TAPE, 2 PARMS 0920 869C 18 CLC \$SAVE PAPER TAPE, 2 PARMS \$SO 0921 8690 20 9C JSR SP2D \$SO 0922 86A8 20 4B SP2C JSR PACR 0924 86A8 20 4D<	0909	8684	20	F4	82			JSR	OUTXAH							
0911 8688 C9 12 L12B CMP ##12 #L0AD KIM FMT TAPE, 2 PARMS 0912 8684 D0 OC BNE SP28 #L0AD KIM FMT TAPE, 2 PARMS 0913 868C AD 4C A6 L12C LDA P2L #IDAD FMT TAPE, 2 PARMS 0914 868F C9 FF CMP #SFF #ID MUST BE FF #ER 0914 8693 AO OO LDY #O #MODE #HS 0917 8695 4C E9 85 JMP L11D #SAVE #APARS 0918 8698 C9 1C SP2B CMP #\$IC #SAVE PAPER TAPE, 2 PARMS 0919 86940 075 BNE E2PARM #SAVE #SAVE PAPER TAPE, 2 PARMS 0920 8647 18 SP2C JSR PACR #SAVER #SAVE #SAVE #SAVE #S	0910	8687	60					RTS								
0912 868A D0 OC BNE SF2B 0913 868C AD 4C A6 L12C LDA F2L 0914 868F C9 FF CMP #\$FF JID MUST BE FF 0914 8697 D0 F4 BNE L12B-1 #ERR 0916 8693 AO OO LDY #O #MODE HS 0917 8695 4C E9 85 JMP L11D #SAVE #SAVE PAPER TAFE, 2 PARMS 0918 8698 C9 1C SP2B CMP #\$1C #SAVE PAPER TAFE, 2 PARMS 0919 869A DO 75 BNE E2PARM #SAVE 0920 869C 18 CLC CL #SAVER #SAVER 0921 86A9 20 92 JSR SAVER #SAVER 0922 86A8 20 40 83 SP2D JSR CLF 0924 86A8 20 40 83 SP2D JSR CLF<	0911	8688	C9	12			L12B	CMP	#\$12		\$LOAD	KIM F	1T TAPE	, 2	PARMS	
0913 868C AD 4C A6 L12C LDA P2L 0914 868F C9 FF CMP \$\$\$\$\$\$\$\$\$\$\$\$\$	0912	868A	DO	0C				BNE	SP2B							
0914 868F C9 FF CMP \$ \$FF \$ \$ID MUST BE FF 0915 8691 D0 F4 BNE L12B-1 \$ ERR 0916 8693 A0 00 LDY \$ O \$ MODE = HS 0917 8695 4C E9 BS JMP L11D 0918 8698 C9 1C SP2B CMP \$ save PAFER TAFE, 2 PARMS 0919 8690 D0 75 BNE E2PARM \$ Save PAFER TAFE, 2 PARMS 0921 869D 20 88 81 JSR SAVER \$	0913	868C	AD	4C	A6		L12C	LDA	P2L							
0915 8691 D0 F4 BNE L12B-1 #ERR 0916 8693 A0 00 LDY #0 #MDE = HS 0917 8695 4C E9 85 JMF L11D #SAVE PAPER TAPE, 2 PARMS 0918 8698 C9 1C SP2B CMP #\$1C #SAVE PAPER TAPE, 2 PARMS 0919 8697 10 75 BNE E2PARM #SAVE PAPER TAPE, 2 PARMS 0920 8697 18 CLC CLC GUI JSR SAVER #SAVE	0914	868F	69	FF				CMP	#\$FF		FID MU	JST BE	FF			
0916 8693 A0 00 LDY #0 #MODE = HS 0917 8695 4C E9 85 JMP L11D 0918 8698 C9 1C SP2B CMP #\$1C \$SAVE PAFER TAFE, 2 PARMS 0919 8690 10 75 BNE E2FARM \$SAVE PAFER TAFE, 2 PARMS 0920 869C 18 CLC SAVER \$SAVE PAFER TAFE, 2 PARMS 0921 869D 20 88 81 JSR SAVER \$SAVER 0922 86A0 20 9C 82 JSR PASCR \$SAVER 0923 86A3 20 FA 86 SP2C JSR PAFEZ \$SAVER 0924 86A8 4C C4 81 SPEXIT JMP RESALL \$SAVER 0925 86A8 4C C4 81 SPEXIT JMP RESALL \$SAVER 0926 86B1 90 05 BCC SP2E	0915	8691	DO	F4				BNE	L12B-1		FERR					
0917 8695 4C E9 85 JMP L11D 0918 8698 C9 1C SP2B CMP \$\$1C \$SAVE PAFER TAFE, 2 PARMS 0919 869A D0 75 BNE E2PARM 0920 869C 18 CLC CLC 0921 869D 20 88 81 JSR SAVER 0922 86A0 20 9C 82 JSR P2SCR 0923 86A3 20 FA 86 SP2C JSR PIFFZ 0924 86A6 B0 03 BCS SP2D SP2D SP2D 0925 86A8 4C C4 81 SPEXIT JMP RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86A8 4D 58 A6 CMP MAXRC 0928 86B1 90 05 BCS SP2E 0930 86B6 B0 02 SP2E	0916	8693	AO	00				LDY	# 0		# MODE	= HS				
0918 8698 C9 1C SP2B CMP #\$1C #SAVE #SAVE TAPE, 2 PARMS 0919 869A D0 75 BNE E2PARM 0920 869C 18 CLC CLC 0921 869D 20 88 81 JSR SAVER 0922 86A0 20 9C 82 JSR P2SCR 0923 86A3 20 FA 86 SP2C JSR P2SCR 0924 86A6 B0 03 BCS SP2D SP2D SP2D 0924 86A8 4C C4 81 SPEXIT JMP RESALL 0925 86A8 4C C4 81 SP2D JSR CRLF 0927 86A8 CD 58 A6 CMP MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B6 B0 02 BCS SP2F 0931 86B6 69 01 SP2E ADC <td>0917</td> <td>8695</td> <td>4C</td> <td>E9</td> <td>85</td> <td></td> <td></td> <td>JMP</td> <td>L11D</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0917	8695	4C	E9	85			JMP	L11D							
0919 869A D0 75 BNE E2FARM 0920 869C 18 CLC 0921 869D 20 88 81 JSR SAVER 0922 86A0 20 9C 82 JSR PSCR 0923 86A3 20 FA 86 SP2C JSR DIFFZ 0924 86A6 B0 03 BCS SP2D SP3D 0925 86A8 4C C4 81 SPEXIT JMR RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86A8 20 4D 83 SP2D JSR CRLF 0928 86B1 90 05 BCC SP2E SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2E SP2F 0931 86B6 8D 3D A6 SP2E AD #1 0	0918	8698	C9	1C			SP2B	CMP	#\$1C		SAVE	PAPER	TAPE,	2 PA	RMS	
0920 869C 18 CLC 0921 869D 20 88 81 JSR SAVER 0922 86A0 20 9C 82 JSR P2SCR 0923 86A3 20 FA 86 SP2C JSR DIFFZ 0924 86A6 B0 03 BCS SP2D SP3D 0925 86A8 4C C4 81 SPEXIT JMF RESALL 0927 86AE CD 58 A6 CMF MAXRC 0928 86B1 90 05 BCC SP2E SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2E 0931 86B6 8D 3D A6 SP2E ADC 0931 86B6 8D 3D A6 SP2E ADC 0932 86B4 8D 3D A6 SP2E STA 0933 86B7 A9 3B	0919	869A	DO	75				BNE	E2PARM							
0921 869D 20 88 81 JSR SAVER 0922 86A0 20 9C 82 JSR P2SCR 0923 86A3 20 FA 86 SP2C JSR DIFFZ 0924 86A6 B0 03 BCS SP2D BCS SP2D 0925 86A8 4C C4 81 SPEXIT JMP RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86A6 CD 58 A6 CMP MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2E 0931 86B6 80 3D A6 SP2E 0933 86B0 A9 3D A6 SP2F 0933 86B1 A9 3B LDA #\$3B \$SEMI COLON 0934	0920	869C	18					CLC								
0922 86A0 20 9C 82 JSR P2SCR 0923 86A3 20 FA 86 SP2C JSR DIFFZ 0924 86A6 B0 03 BCS SP2D 0925 86A8 4C C4 81 SPEXIT JMF RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86A6 CD 58 A6 CMP MAXRC 0928 86B1 90 05 BCS SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2E 0931 86B8 69 01 SP2E ADC #1 0932 86B8 69 01 SP2E ADC #1 0933 86B0 A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR UTCHR SEMI COLON	0921	869D	20	88	81			JSR	SAVER				-			
0923 86A3 20 FA 86 SP2C JSR DIFFZ 0924 86A6 B0 03 BCS SP2D 0925 86A8 4C C4 81 SPEXIT JMF RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86A6 CD 58 A6 CMF MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2E 0931 86B8 69 01 SP2E ADC #1 0932 86B8 69 01 SP2E ADC #1 0933 86B0 A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR UTCHR JSR	0922	86A0	20	9C	82			JSR	P2SCR							
0924 86A6 B0 03 BCS SP2D 0925 86A8 4C C4 81 SPEXIT JMP RESALL 0926 86A8 20 4D 83 SP2D JSR CRLF 0927 86AE CD 58 A6 CMP MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86B8 80 3D A6 SP2F SP2F 0933 86B0 A9 3D A6 SP2F SP2F 0933 86B0 A9 3D A6 SP2F SP4 0933 86B0 A9 3D A6 SP2F SP4 0934 86BF 20 47 BA LDA #\$3B \$SEMI COLON <td>0923</td> <td>86A3</td> <td>20</td> <td>FA</td> <td>86</td> <td></td> <td>SP2C</td> <td>JSR</td> <td>DIFFZ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0923	86A3	20	FA	86		SP2C	JSR	DIFFZ							
0925 86A8 4C C4 81 SPEXIT JMP RESALL 0926 86AB 20 4D 83 SP2D JSR CRLF 0927 86AE CD 58 A6 CMF MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA 0930 86B6 BO 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0933 86B8 A9 3D A6 SP2F STA RC 0933 86BF 20 47 8A LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR UTCHR SEMI COLON	0924	86A6	BO	03				BCS	SP2D							
0926 86AB 20 4D 83 SP2D JSR CRLF 0927 86AE CD 58 A6 CMP MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 B0 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86BA 8D 3D A6 SP2F STA RC 0933 86BB A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR UTCHR	0925	86A8	4C	C4	81		SPEXIT	JMF	RESALL							
0927 86AE CD 58 A6 CMF MAXRC 0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0920 86B4 BD 02 BCS SP2E 0930 86B6 B0 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86BA 8D 3D A6 SP2F STA RC 0933 86BB A9 3D A6 SP2F STA RC 0933 86BB A9 3D A6 SP2F STA RC 0934 86BF 20 47 8A JSR JSR JSE JSE	0926	86AB	20	4 D	83		SP2D	JSR	CRLF							
0928 86B1 90 05 BCC SP2E 0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 BO 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86BA 8D 3D A6 SP2F STA RC 0933 86BD A7 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR OUTCHR	0927	86AE	CD	58	A6			CMF	MAXRC							
0929 86B3 AD 58 A6 LDA MAXRC 0930 86B6 BO 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86BA 8D 3D A6 SP2F STA RC 0933 86BD A7 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR OUTCHR	0928	86B1	90	05				BCC	SP2E							
0930 86B6 B0 02 BCS SP2F 0931 86B8 69 01 SP2E ADC #1 0932 86BA 8D 3D A6 SP2F STA RC 0933 86BD A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR OUTCHR	0929	86B3	AD	58	A6			LDA	MAXRC							
0931 8688 69 01 SP2E ADC #1 0932 868A 8D 3D A6 SP2F STA RC 0933 86BD A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR OUTCHR	0930	86B6	BO	02				BCS	SP2F							
0932 86BA 8D 3D A6 SP2F STA RC 0933 86BD A9 3B LDA #\$3B \$SEMI COLON 0934 86BF 20 47 8A JSR OUTCHR	0931	8688	69	01			SP2E	ADC	#1							
0933 868D A9 38 LDA #\$38 \$SEMI COLON 0934 868F 20 47 8A JSR OUTCHR	0932	86BA	8D	3D	A6		SP2F	STA	RC .							
0934 868F 20 47 8A JSR OUTCHR	0933	86BD	A9	3B	- 1	$j \in \mathbb{N}$		LDA	#\$3B		\$ SEMI	COLON				
	0934	86BF	20	47	8A			JSR	OUTCHR						19 ¹	

LINE	# LOC	CODE	LINE				
0975	8402	AD 70 AA		1 114	er.		
0733	0405			100	CUBALE		
0730	0400	20 F4 00		IDA	4CC		
0737	0000	- HU FF - DA EA 04		100	CHEVIE		
0730	OOUH O/CD	AC F4 00		1 DOK	9400 C		
0939	8000	HO FE		100	PFE		
0940	80LF	20 14 80	NODEDO	Jak	SVBTIE		
0941	8002	AU UU	NUKEDZ	LDI	**		
0942	8604	B1 FE		LUA	(%FE))Y		
0743	8606	20 F4 86		JSK	SVBIIE	ACTOD TE VEV	neneern
0744	8007	20 86 83		Jak	INSINI	SIUP IF NET	DEFRESSED
0945	8600	BOLA		BUS	SPEXII		
0946	BONE	20 82 82		JSK	INCLAP		×
0947	86E1	70 C5		BAS	SPEXIT		
0948	86E3	CE 30 A6		DEC	RU		
0949	86E.6	DO EA		BNE	MURED2		
0950	86E8	AE 37 A6		LUX	SCR7		
0951	86EB	AD 36 A6		LDA	SCR6		
0952	86EE	20 F4 82		JSK	OUTXAH		
0953	86F1	18		CLC	1.		
0954	86F2	90 AF		BCC	SP2C		
0955	86F4	20 DD 82	SVBYTE	JSR	CHKSAD		
0956	86F7	4C FA 82		JMP	OUTBYT		
0957	86FA	20 2E 83	DIFFZ	JSR	ZERCK		
0958	86FD	AD 4A A6	DIFFL	LDA	P3L		
0959	8700	38		SEC			
0960	8701	E5 FE		SBC	\$FE		
0961	8703	48		PHA			
0962	8704	AD 4B A6		LDA	P3H		
0963	8707	E5 FF		SBC	\$FF		
0964	8709	FO 04		BEQ	DIFF1		· · · · ·
0965	870B	68		FLA			
0966	870C	A9 FF		LDA	#\$FF		
0967	870E	60		RTS			
0968	870F	68	DIFF1	PLA			
0969	8710	60	DIFFL2	RTS			
0970	8711	4C 27 88	E2PARM	JMP	CALC3	∮MAY BE CALC	OR EXEC
0971	8714		B3PARM:	=*			
0972	8714		\$				
0973	8714		3 PA	RAMET	TER COMMAND	EXECUTE BLOCKS	
0974	8714		;				
0975	8714	69 46	FILL3	CMP	#/F	FILL MEM	
0976	8716	DO 21	1	BNF	BLK3		
0977	8718	20 90 82		JSR	P2SCR		
0978	9718				#0		
0770	0710	00 50 64		CTA	FRONT	TERO ERROR C	האאת
0000	0720	00 JZ H0		1 10	PHI		GORT
0700	0720		E 1	L DY	*0		
V701	0720	01 EE	1.7	CTA			
V702	0720	71 FE D1 CC		CMP	<#16.791 /dECC_∀	UERTEY	
0783	0/2/	DI FE		DEC	\#F6.791 677	A AELAL I	
0984	8729	FO 03		BEU	ro DDTT	ATMO COOMT /1	0 TO 551
0985	8728	20 01 87		Jak	DKII	FING ENUNI (U	r (U FF)
0986	872E	20 82 82	F3	JSR	INCOMP		
0987	8731	70 70	1997 - 1997 - 1998 1997 - 1997 - 1998	BAS	81		and the second
0988	8733	FO EE		BEQ	F1 .		
0989	8735	90 EC		BCC	F1		

LINE	# LOC	COL)E	LINE		
0990	8737	BO 76		F2	BCS	B1
0991	8739	C9 42		BLK3	CMP	#1B
0992	873B	FO 03			BEQ	*+5
0993	873D	4C CD	87		JMP	S13B
0994	8740	A9 00			LDA	# 0
0995	8742	8D 52	A6		STA	ERCNT
0996	8745	20 90	82		JSR	P2SCR
0997	8748	AD 4E	A6		LDA	P1L
0998	874B	85 FC			STA	\$FC
0999	874D	AD 4F	A6		LDA	P1H
1000	8750	85 FD			STA	\$FD
1001	8752	C5 FF			CMP	\$FF
1002	8754	DO 06			BNE	*+8
1003	8756	A5 FC			LDA	\$FC
1004	8758	C5 FE			CMP	\$FE
1005	875A	FO 53			BEQ	B1
1006	875C	BO 14			BCS	B2
1007	875E	20 B7	87	BLP	JSR	BMOVE
1008	8761	E6 FC			INC	\$FC
1009	8763	DO 02			BNE	*+4
1010	8765	E6 FD			INC	\$F11
1011	8767	20 B2	82		JSK	INCOMP
1012	8/68	70 43			803	D1 D
1013	8760	FO FO			BEU	BLF
1014	8/6E	YU EE			BUU	BLF D4
1015	8//0	80 30		80	1 DA	450 B1
1010	0774	40 FL		DZ.	CUR	₽r U
1017	0775	10			ADC	071
1010	8770	00 4A 05 55	HO		GTA	r 3L 4F7
1020	0770	00 FU A5 50			1 10	4FD
1020	0776		A.L		60C	PZH
1022	8775	85 FD	HU		STA	\$FD
1027	8781	70 70			SEC	** **
1024	0701	55 FC			ITIA	\$ F C
1025	8784	ES FE			SBC	\$FF
1026	8786	85 50			STA	SFC
1027	8788	45 FD			LDA	\$FD
1028	878A	E5 FF			SBC	\$FF
1029	8780	85 FD			STA	\$FD
1030	878E	20 A7	82		JSR	P3SCR
1031	8791	AD 4C	A6		LDA	P2L
1032	8794	8D 4A	A6		STA	P3L
1033	8797	AD 4D	A6		LDA	P2H
1034	879A	8D 4B	A6		STA	P3H
1035	879D	20 B7	87	BLP1	JSR	BMOVE
1036	87A0	A5 FC			LDA	\$FC
1037	87A2	DO 02			BNE	*+4
1038	87A4	C6 FD			DEC	\$FD
1039	87A6	C6 FC			DEC	\$FC
1040	87A8	20 BE	82		JSR	DECCMP
1041	87AB	70 02			BVS	B1
1042	87AD	BO EE			BCS	BLP1
1043	87AF	AD 52	A6	B1	LDA	ERCNT
1044	8782	38			SEC	

#(ALWAYS)
#BLOCK MOVE (OVERLAP OK)

WHICH DIRECTION TO MOVE?

\$16 BITS EQUAL THEN FINISHED
\$MOVE DEC'NG
\$MOVE INC'NG

FCALC VALS FOR MOVE DEC'NG

HOVE DEC'NG

FINISHED, TEST ERCNT

.

LINE	# LOC	C	ODE	LINE			
1045	0707	DO 0			DNE	#1. 2	
1045	8785	18	*		CLC	ጥበረ	
1040	0704	40			PTG		
1040	0700		<u>م</u>	BMOUE	INY	**0	AMOUE 1 BYT + VER
1040	0707	- HO - C		DIIOVE	1 10 4	10 10551	
1047	0/07	D1 F	E.,		CTA	(#FC)///	
1030	0700	71 6	ե Ի		010	(#FC));	
1021	8/80		ե. Ի		DED	19F6791	
1052	878F		B D A/	Y) (') ('') ('')	DEW	DR I EDONT	THE FRONT, DONT PACE FF
1000	8761	HL 0,	< HO	DRII	CDV		PERCENCIAL DURL PHOD PP
1004	8764	- CO FI			or i	# ₽F F	
1000	8/66	F0 04	4		DER	ΑTO	
1000	8768	60 E			TIM	E DOM N	
1057	8769	80.5	2 80		511	EKUNI	
1058	8700	60	r .	BKI	RIS	****	
1059	8700	UY 11	U .	5138	Unr	¥\$10	FRAAF VIN FUL LALEA 2 LAKUS
1060	8704	10 1:	5		BNE	5238	Alternation and Market
1061	8701	AU 00	0	0470		849U	MUDE = KIM
1062	8703	AU 41	L A6	5130	LUA	FIL .	ATD MUCT MOT - A
1063	8708	00 0.	2		DRE	AT4	10 MOSI NOT 0
1064	8708	38			SEU		
1065	8709	60 55 F			KIS OVD	8. A propri	
1066	8704	U9 FI	-		CHP	**	*10 MUSI NUI = FF
1067	87DC	DO 0:	2		BNE	*+4	
1068	87DE	38		SING	SEC		
1069	87DF	60			RTS		
1070	87E0	20 93	3 82		JSR	INCP3	JUSE END ADDR + 1
1071	87E3	40 82	7 8E		JMP	SENTRY	The second se
1072	87E6	C9 18	Ε	S23B	CMP	# \$1E	JSAVE HS FMT TAPE, 3 PARMS
1073	87E8	DO 04	4		BNE	L23P	and the second
1074	87EA -	A0 80	0		LDY	**80	; MODE = HS
1075	87EC	DO E	5		BNE	S13C	\$(ALWAYS)
1076	87EE	C9 1	3	L23P	CMP	**13	ILDAD HS, 3 PARMS
1077	87F0	DO 01	F A		BNE	MEM3	
1078	87F2	AD 41	E A6		LDA	P1L	
1079	87F5	C9 FI	F		CMP	#\$FF	FID MUST BE FF
1080	87F7	DO E	5	the second	BNE	SING	JERR RETURN
1081	87F9	20 93	3 82		JSR	INCP3	JUSE END ADDR + 1
1082	87FC	A0 80	0		LDY	#\$80	#MODE = HS
1083	87FE	4C 7	8 8C		JMP	LENTRY	
1084	8801	C9 4	D	MEM3	CMP	# ' M	IMEM 3 SEARCH - BYTE
1085	8803	DO 23	2		BNE	CALC3	and the second
1086	8805	20 9	C 82		JSR	P2SCR	
1087	8808	AD 41	E A6	MEM3C	LDA	P1L 3	
1098	8808	A0 00	0		INY	#0	
1089	8800	DI FI	Ē		CMP	(\$FE),Y	
1000	BBUE	E0 0	н. Астори		BED	MEM3E	FOUND SEARCH BYTE?
1091	8811	20 8	2 82	MEM3D	JSR	TNCCMP	INC, INC BUFFER ADDR
1002	0014	70 0	Δ		RUS	MEMJEX	WRAP AROUND?
1007	0014	EA E	7 6		BED	MEMIC	
1004	0010	00 0	r -		BCC	MEMIC	
1005	0010	10	b -1	MEMZEY	ri r	1110110	
1004	0010	10		HEHJEA	gre		SEARCHED TO BOUND
10070	0010	0V 0V	7 05	MEMTE	100	NEW OC	FUIND SEARCH BYTE
1000	0010		/ 83 5	nense	- 10K	MEMZE	The contract Charrier of the second s
1028	0001	70 03	ີ ສ		000	HEROF	SCHTEDED C?
1023	0951	UY 4.	/		CLULL.	* 0 151 15	7 July Charles Charles March 19

LINE	# LOC		CO	DE	LINE			
1100	8823	FO	EC			BEQ	MEM3D	
1101	8825	38				SEC		
1102	8826	60			MEM3F	RTS		
1103	8827	6.9	43		CALC3	CMP	#1C CALCULA	TE, 1, 2 OR 3 PARMS
1104	8829	no	26			BNE	EXE3	RESULT = P1+P2-P3
1105	8828	20	40	83	C1	JSR	CRLF	
1106	882E	20	42	83		JSR	SPACE	
1107	8871	18	• •••			CLC		
1108	8832	ÂD	4E	A6		LDA	P1L	
1109	8835	60	40	A6		ADC	P2L	
1110	8838	AB	•			TAY		
1111	8839	AD	4F	A 6		LDA	P1H	
1112	8830	4D	411	A6		ADC	P2H	
1117	0075	ΔΔ				TAX		
1114	8840	78				SEC		
1115	8841	00				TYA	4	
1114	0041	50	44	Δ Δ		SBC	P31	
1117	9845	28	-111	ΗU		TAY		
1110	8844	84				TXA		
1110	0040	50	40	۵4		SBC	P3H	
1120	9944		-1.0	10		TAX	1 (2)1	
1171	0040	00				TYA		
4400	0040	20	5.4	07		ISP	ΠΗΤΥΔΗ	
1107	0040	10	1.4	Q &			UUI ANN	
1100	0077	10				DTC		
1105	0000	00	AE		EVE7	CHO	#/F	SEVENUTE FROM RAM. 1-3 PARMS
1104	0031	- G 7			LALD	DNE	E TOADM	
1120	0000	00	a 7		1 OFF '		COLUCY OF AL SEADY	Y MOUED
112/	0000	۸n	10	A.L	7 (JK	1 70	TNUECTO TNUECTO	ATNUED MOUED TO SCRA. SCRB
1120	0000	HD	02	140	1 LIT D'	VTE (TRACTZ Ne evener Mik	ST BE DIFFERENT FROM INVEC
1127	8808	00			9 NI D	CMD	EVENEDTI	ACCA. 4ED HEED AS DAM PTR
1100	0000	- CD - CD	10	HO		DEO	DTDTN	
1131	8838	FU	10			DEG	C I L L L	ACALE THUES TH SORA P
1132	8820	80	315	HO AZ		31H	JUKHTI JUKHTI	ADHAE THAEP TH DOVHAD
1133	8860	AU	61	A0		CTA	TRAFCAT	
1134	8863	80	38	A0		1 10	SUKH	ADUT ADDD OF DIN IN INUEC
1135	8800	AU 0.0	12	A0		CUA		JEOT HDDK OF KIN IN INVES
1136	8867	80	61	A6		518	INVELTI	
113/	8860	AD	/3	A6		LUA	EXEVENTI	
1138	8801	80	62	A0	C. T. C. T. \/	SIA	INVELT2	ATHIT DAM DTD TH 4CA, 4CD
1139	8872	AU	48	A6	PIRIN	LUA	r3H 450	ATMTI KHU LIK TM ALHA ALD
1140	88/5	ຮວ	FB	• •		514	7 F D D 7 I	
1141	88//	AD	48	A0		LUA	r'al	
1142	88/A	85	FA			51A	*FA	
1143	887C	18				ULU		
1144	8870	60				KI5		AGET THOUT FORM DAM
1145	887E	20	88	81	RIN	JSR	SAVER	JGET INFUT FRUM RAM
1146	8881	A0	00			LUY	新知り かんしょう かんしょう かんしょう しょうしん しょうしょう しょうしょう しょうしょう しょうしょう しょうしょう しょうしょう ひょうしょう しょうしょう ひょうしょう ひょう ひょうしょう ひょうしょう ひょう ひょう ひょう ひょう ひょう ひょう ひょう ひょう ひょう ひ	YKAM MIK IN PMAY PMD
1147	8883	B1	FA			LDA	(\$FA);Y	A national Advance of the state
1148	8885	FO	12			BEQ	RESTIV	FIF OO BYTE, RESTURE INVEC
1149	8887	E6	FA			INC	\$FA	
1150	8889	DO	02			BNE	*+4	
1151	888B	E6	FB			INC	\$FB	· · · · · · · · · · · · · · · · · · ·
1152	888D	2C	53	A6		BIT	TECHO	FECHO CHARS IN ?
1153	8890	10	03			BPL	*+5	
1154	8892	20	47	8A		JSR	OUTCHR	

LINE	# LOC		CO	DE	LINE									
1155	8895	18				CLC								
1156	8896	40	88	81		JMP	RESXAF							
1157	8899	AD	3A	Ã6	RESTIV	LDA	SCRA	í	RESTORE	INVEC				
1158	8890	8D	61	A6	s	STA	INVEC+1							
1159	889F	ÂD	3B	A6		LDA	SCRA+1							
1160	88A2	80	62	A6		STA	INVEC+2							
1161	88A5	18				CLC								
1162	88A6	20	1 B	8A		JSR	INCHR							
1163	88A9	4C	B8	81		JMP	RESXAF							
1164	88AC	6C	6D	A6	E3PARM	JMP	(URGVEC+)	1) i	H. ELS	E UNREC	CMD			
1165	88AF				\$ ***									
1166	88AF				\$ *** H	IEX I	KEYBOARD J	1/0						
1167	88AF				\$ ***									
1168	88AF	20	88	81	GETKEY	JSR	SAVER	;	FIND KE	Y				
1169	88B2	20	CF	88		JSR	GK							
1170	8885	C9	FE			CMP	#\$FE							
1171	88B7	DO	13	~~		BNE	EXITGK							
11/2	8889	20	CF	88		JSR	GK							
11/3	888C	8A 0.4				120	•							
11/4	0000					HOL.	н							
1170	OODE					ACI	H N							
1177	OODF					NOL ACI	H .							
1170	0001	OD	70	A.4		GTA	n Grof							
1170	0001	20	- 0C	00		100	GK							
1100	0007	ÖA	01	00		TYA	UN							
1101	8868	10				ci c								
1182	8809	20	ZE	6 6		ATIC	SCRE							
1183	8800	40	BB	81	FXITGK	IMP	RESXAE							
1184	88CF	49	00	W	GK	LDA	# 0							
1185	8801	-80	55	A 6		STA	KSHFL							
1186	8804	20	03	89	GK1	JSR	LUSCNV	í	SCAN KB					
1187	8807	FÖ	FB			BEQ	GK1							
1188	88D9	20	20	89		JSR	LRNKEY	÷6	HAT KEY	IS IT?				
1189	88DC	FO	F6			BEQ	GK1							
1190	88DE	48				PHA								1
1191	88DF	8A				TXA								
1192	88E0	48				PHA								
1193	88E1	20	72	89		JSR	BEEP							
1194	88E4	20	23	89	GK2	JSR	KEYQ							
1195	88E7	DÖ	FB			BNE	GK2	≠Z=	=1 IF KE	Y DOWN				
1196	88E9	20	9B	89		JSR	NOBEEP	\$ I	DELAY (D	EBOUNCE) W/O	BEI	EP	
1197	88EC	20	23	89		JSR	KEYQ							
1198	88EF	DO	F3			BNE	GK2					×		
1199	88F1	68				PLA								
1200	88F2	AA				TAX								
1201	88F 3	68				PLA								
1202	88F4	C9	FF			CMP	#\$FF	#IF	- SHIFT,	SET FL	AG 🕂	GET	NEXT	KEY
1203	88F6	DO	07			BNE	EXITG							
1204	88F8	A9	19			LDA	#\$19							
1205	88FA	8D	55	A6		STA	KSHFL							
1206	88FD	DO	D5			BNE	GK1							
1207	88FF	60	-		EXITG	RTS					1. m			
1208	8900	20	C1	89	HDOUT	JSR	UUTDSP		FCHAR OU	I SCAN	ĸв			
1209	8903	6C	70	A6	IJSCNV	JMP	(SCNVEC+:	1)						

.

LINE	# LOC	CO	DE	LINE		
1010	0004	<u></u>		GCAND		***
1011	0000	- 117 V7	00	COL/FILLS	100	CONFIG
1010	0700	20 HU A7 05	07		INY	
1017	0700	A0 00		ent	I DY	#0 #0
1010	0700		A.(1 10 4	DIGDUE.Y
1214	8705	BD 40	H0 A A		CTY	PADA
1012	0712	00 00	~~ ^ ^		GTY	PRDA
1017	0010	00 02	∧ <i>A</i>		GTA	ΡΔΠΔ
1210	9918	Δ0 10	F1 *F		1 DY	#\$10
1210	8910	88		802	DEY	
1000	0015	DO ED		002	RNF	802
1001	8920	- 00 P.D ΓΔ			DEX	1.7 1.7 2
1000	8921	10 50			RPI	801
1007	8923	20 27	gø	KEYD	JSR	KSCONE
1220	8926		Δ4		LDA	PADA
1225	8020	49 7F			FOR	#\$7F
1004	8978	40 /			RTS	• • • •
1227	8920	29 3F		LENKEY	AND	#\$3F
1228	892F	80 3F	A6		STA	SCRF
1220	8971	49 05			Î TIA	#\$05
1230	8933	20 45	89		JSR	CONFIG
1231	8936	AD 02	A4		LDA	PBDA
1232	8939	29 07			AND	#\$07
1233	8938	49 07			EOR	#\$07
1234	8930	DO 05			BNE	LK1
1235	893F	20.00	A4		BIT	PADA
1236	8942	30 1A			BMI	NOKEY
1237	8944	C9 04		LK1	CMP	#\$04
1238	8946	90 02			BCC	LK2
1239	8948	A9 03			LDA	#\$03
1240	894A	0A		LK2	ASL	A
1241	894B	0A			ASL.	A
1242	894C	0A			ASL	A
1243	894D	OA .			ASL	A
1244	894E	0A			ASL	A
1245	894F	0A			ASL	A
1246	8950	18			CLC	
1247	8951	6D 3F	A6		ADC	SCRF
1248	8954	A2 19			LDX	#\$19
1249	8956	DD D6	8B	LK3	CMP	SYM,X
1250	8959	FO 05			BEQ	FOUND
1251	895B	CA			DEX	
1252	895C	10 F8			BPL	LK3
1253	895E	E8		NOKEY	INX	
1254	895F	60			RTS	
1255	8960	8A		FOUND	TXA	
1256	8961	18			CLC	
1257	8962	6D 55	A6		ADC	KSHFL
1258	8965	AA			TAX	
1259	8966	BD EF	8B		LDA	ASCII,X
1260	8969	60			RTS	
1261	896A	20 23	89	KYSTAT	JSR	KEYQ
1262	896D	18			CLC	
1263	896E	F0 01			BEQ	¥+3
1264	8970	38			SEC	

SCAN DISPLAY FROM DISBUF

; KEY DOWN ? (YES THEN Z=1)

DETERMINE WHAT KEY IS DOWN

#KEY DOWN? RETURN IN CARRY

LINE	# LOC		CO	DE	LINE				•					
1265	8971	- 60				RTS								
1266	8972	20	88	81	BEEP	JSR	SAVER		FDELAY (BO	JNCE)	W/BEE	P		
1267	8975	A9	OD		BEEPP3	LDA	#\$OD	•					e Al Santa	
1268	8977	20	A5	89	BEEPP5	JSR	CONFIG	5 .						
1269	897A	A2	70			LDX	#\$70		OURATION CON	ISTANT	•			
1270	8970	A9	08		BE1	LDA	# 8				5 A 1			م ريان
1271	897E	8D	02	A4		STA	PBDA	, í						
1272	8981	20	95	89		JSR	BE2							
1273	8984	A9	06			LDA	#6							
1274	8986	80	02	A4		STA	PBDA							
1275	8789	20	95	89		JSR	BE2						2.28	
1276	898C	CA				DEX								
1277	898D	DO	ED			BNE	BE1				· · · ·			
1278	898F	20	A3	89		JSR	KSCONF							
1279	8992	4C	C4	81		JMF	RESALL							
1280	8995	AO	1A		BE2	LDY	#\$1A							
1281	8997	88			BE3	DEY								
1282	8998	DO	FD			BNE	BE3							
1283	899A	60				RTS								
1284	899B	20	88	81	NOBEEP	JSR	SAVER	ų.	#DELAY W/O	BEEP	· .			
1285	899E	A9	01			LDA	#\$01				1.15			
1286	89A0	4C	77	89	1. A.	JMP	BEEPP5		FOR BEEPF	°5, \$F	F)			
1287	89A3	A9	01		KSCONF	LDA	#\$1		CONFIGURE	FORK	EYBOAI	RD .		
1288	89A5	-20	88	81	CONFIG	JSR	SAVER		FCUNFIGURE	170 F	RUM 17	ABLE	VAL	* .
1289	89A8	A0	01			LUY	\$ \$01							
1290	89AA	AA				TAX	HALODO V			N.				
1291	89AB	BD	08	88	CUNI	LUA	VALSP2+X							
1292	89AE	99	02	A4		51A	PBDATY							
1293	8981	BD	C6	88		LUA	VALSIX							
1294	8984	99	00	A4		SIA	PADAT							
1295	8787	UA CA				DEX								
1296	8788	88	r 0			DET	00114							
1297	8787	10	FO	~ 1		BPL	LUNI							
1278	8788	40	6.4	81	A 44-2 6 1 3.4	JMP	RESALL		ACET VEV ET			-010	(1)	N D
1277	BYBE	~0	Ar	88	MARI	JOR	CALLED		JULI NEI FI	(UN N.D 11	HIND I	20110	UN	ND
1300	8761	20	88	81	001055	JOK	SHVER Ad 70		PULDECHE OU					
1301	8704	29	75			CMD	777 7	. 1	00112					
1302	0700	07 DO	07			DNC	NEELI		1 ⁹ kai kai kai 7					
1303	0760	10	75	00		IMD	DECODT		AVES - REEL	5				
1705	076H 000n	70	7.5	07	NEELI	199	TEYT		APUSH INTO	SCOPE	BUFF	FR		
1704	0700	~~ ro	20	on		CMP	#\$20		CIMMAP	4747471 6 4				
1300	8070V 8077	- D7				BNF	0001							
1700	0702		45	A.6		IDA	RDIG							
1700	07,04	- HD - AO	- 4J - 0A	но			#\$80	. .	TURN ON DEC.		٠T			
1710	0707	07	45	A.4		GTA	PDTG	,			•			
1711	0707 00nr	0D 100	-75	HO		BNF	FYITOD							
1717	gong	22	70		0101	INY	#\$30							
1717	80FA	 	FE	8B	0002	CMP	ASCIM1.X					1		
1314	ROFIX	FO	05		That That day day	BED	GETSGS							
1315	89E5	ГĂ	40			DEX	and was a surfar for							
1314	89FA	no	FR			BNF	0002	5						
1317	89E8	FŐ	19			BEQ	EXITOD							
1318	89EA	BD	28	80	GETSGS	LDA	SEGSM1 , X		FGET CORR	SEG CC	DE FR	ом т	ABLE	Ξ.
1319	89ED	C9	FO			CMP	#\$F0							

LINE	# LOC	CODE	LINE	
1320	89EF	F0 12	F	BEQ EXITOD
1321	89F1	A2 00	L	LDX #O
1322	89F3	48	F	PHA
1323	89F 4	BD 41 A6	0UD3 L	LDA DISBUF+1,X ;SHOVE DOWN DISPLAY BUFFER
1324	89F7	9D 40 A6	9	STA DISBUF,X
1325	89FA	E8	1	INX
1326	89FB	EO 05	C	CPX #5
1327	89FD	DO F5	E	BNE OUD3
1328	89FF	68	F	PLA
1329	8A00	8D 45 A6	ę	STA RDIG
1330	8A03	4C C4 81	EXITOD .	JMP RESALL
1331	8A06	48	TEXT F	PHA JUPDATE SCOPE BUFFER
1332	8A07	8A	Т	TXA JSAVE X
1333	80A8	48	F	PHA
1334	8809	A2 1E	L	LDX #\$1E FPUSH DOWN 32 CHRS
1335	8A0B	BD 00 A6	TXTMOV L	LDA SCPBUF,X
1336	8A0E	9D 01 A6	5	STA SCPBUF+1+X
1337	8A11	CA	I	DEX
1338	< 8A12	10 F7	E	BPL TXTMOV
1339	8A14	68	F	PLA #RESTORE X
1340	8A15	AA	ו	TAX
1341	8A16	68	F F	PLA #RESTORE CHR
1342	8A17	8D 00 A6	e	STA SCPBUF #STORE CHR IN EMPTY SLOT
1343	8A1A	60	F	RTS THE I
1344	8A1B		÷	
1345	8A1B		\$***	
1346	8A1B		#### TEF	RMINAL I/O
1347	8A1B		***	
1348	8A1B	20 88 81	INCHR .	JSR SAVER JINPUT CHAR
1349	8A1E	20 41 8A		JSR INJINV
1350	8A21	29 7F	¢	AND #\$7F JDROP PARITY
1351	8A23	C9 61	C	CMP #\$61 FALPHA?
1352	8A25	90 06	E	BCC INRT1
1353	8A27	C9 7B	· C	CMP #\$78
1354	8A29	BO 02	E	BCS INRT1
1355	8A2B	29 DF	f f	AND #\$DF #CVRT TO UPPER CASE
1356	8A2D	C9 0F	INRT1 C	CMP #\$0F JCTL D ?
1357	8A2F	DO OB	E	BNE INRT2
1358	8631	AD 53 A6	Ĺ	LDA TECHO
1359	8634	49 40	Ē	EOR #\$40 FTOGGLE CTL O BIT
1360	8636	80 53 66	ç	STA TECHO
1361	8639	18	5	CLC
1362	8434	90 E2	a T	RCC INCHR+3 #60 GET ANOTHER CHAR
1747	0470	CO 00	TNPTO C	
1728	0430			IMP REGYAE
1745	0406	40 00 01	TAL ITANI	IMP (TNHEPLA)
1300	0H41 9444	20 09 83	NRAGOC	ISR NTRASC INTRREE TO ASCITE OUTCHR
17/7	01111	20 07 03	OUTCHP	
17/0	014/	20 60 61~		
1300	0444	20 JJ HO 70 07	E E	DHC WLC - FLOON THEFT FLOOD FLOOP
1307	0A40	70 US 20 EE 04	E	1005 TN 101111-
1370	0A50	20 00 8A	-	
13/1	BHJZ	46 64 81	Section and the section of the secti	UND CONTREPATING
1372	8A55	6U 64 A6	TNITCHE	JAR (UUIVEUTI) Job Caure
1373	8828	20 88 81	INICHK	UDA AA
13/4	8428	AY UU	L	

LINE	# LOC	CODE	LINE	
1375	8A5D	85 F9		STA \$F9
1376	8A5F	AD 02 A4	LOOK	LDA PBDA
1377	8A62	2D 54 A6		AND TOUTFL
1378	8A65	38	10 - 10 <u>1</u>	SEC
1379	8666	E9 40		SBC #\$40
1380	8A68	90 F5		BCC LOOK
1381	8A6A	20 E9 8A	TIN	JSR DLYH
1382	8660	AD 02 A4		LDA PBDA
1383	8A70	2D 54 A6		AND TOUTFL
1384	8A73	38		SEC
1385	8A74	E9 40		SBC #\$40
1386	8A76	2C 53 A6		BIT TECHO
1387	8A79	10 06		BPL DMY1
1388	8A7B	20 D4 8A		JSR OUT
1389	8A7E	4C 87 8A		JMP SAVE
1390	8481	A0 07	DMY1	LDY #7
1391	8483	88	TLP1	DEY
1392	8484	DO FD		BNE TLP1
1393	8886	EA		NOP
1394	8487	66 F9	SAVE	ROR \$F9
1395	8A89	20 E9 8A		JSR DLYH
1396	8A8C	48		PHA
1397	8680	85 00		LDA O,X
1398	8A8F	68		PLA
1399	8A90	90 D8		BCC TIN
1400	8692	20 E9 8A		JSR DLYH
1401	8495	18		CLC
1402	8496	20 D4 8A		JSR OUT
1403	8499	A5 E9		LDA \$F9
1404	8A9B	49 FF		EOR #\$FF
1405	8690	40 88 81		JMP RESXAF
1404	RAAA	85 F9	TOUT	STA SE9
1407	8662	20 88 81	1001	ISR SAVER
1408	8665	20 F9 84		JSR DI YH
1409	8008	A9 30		104 #\$30
1410	8444	80 03 44		STA PRDA+1
1411	8000	45 F9		1 04 \$59
1412	0000	A2 08		LDY #40B
1417	84R1	49 FF		FOR #SEE
1 4 1 4	0401	70		SEC
1415	8684	20 04 84	OUTC	JSR DUT
1 4 1 4	0407	20 E4 0A	0010	ISP DI YE
1417	0007 0000	20 CG UH		1 DY #\$06
1 4 1 0	0406		DUAKE	DEY
1410	0ADD 0ADD	00 DA ED	FUNC	DNE DUAKE
1417	OADD			NOD
1420	OHDE	EH AA		
1421	BACU	48		
1422	BACI	68 DA 64		DWE OUTO
1423	BAC2	DO FO		
1424	8AC4	AD FY		LUH #F7 /
1425	8806			しいで 予挙 し り のこの ののの人の
1426	BACB	FU 04		DEU GUPAU
1427	BACA	U9 0A		UMP #\$VA
1428	SACC	DO 03		BNE LEAVE
1429	8ACE	20 32 8B	GOPAD	JSK PAD

FIND LEADING EDGE

FTERMINAL BIT

#OR BITS 6,7 (TTY,CRT)
#ECHO BIT?

FIMING

FTERMINAL CHR OUT

#DELAY 1/2 BIT TIME #SET FOR OUTPUT #DATA-DIRECTION #RECOVER CHR DATA #START BIT,8DATA, 3STOPS #INVERT DATA #START BIT #OUTPUT BIT FROM CARRY #WAIT FULL BIT TIME

#CARRIAGE RETURN?
#YES-PAD IT
#PAD LINE FEED TOO

LINE	# LOC		COL	DE	LINE			
4 4 7 0	0404	40	~	01		IMD	DECALL	
1430	SADI	46	64	81		DUA	NEOHLL	TERMINAL RIT OUT
1431	OADS	48	02	~ ^	001		PRDA	FERNINAL DI OUT
1477	0400	70	02				1 000 #\$0F	
1433	OHDO QANA	27 00	07			BCC	DUTONE	
1475	9000 9000	ΛŸ	20			ORA	#\$30	
1436	SADE	ž'n	54	86	OUTONE	AND	TOUTFL	#MASK OUTPUT
1437	BAF 1	នក	02	Δ 4		STA	PBDA	
1438	BAE4	68	V &			PLA		
1439	8AE5	60				RTS		
1440	BAE 6							
1441	BAE6	20	E9	8A	DLYF	JSR	DLYH	JDELAY FULL
1442	8AE9	08			DLYH	PHP		∮DELAY HALF
1443	BAEA	48				PHA		
1444	SAEB	88				TXA		
1445	BAEC	48				PHA		
1446	8AED	98				TYA		
1447	8AEE	AE	51	A6		LDX	SDBYT	
1448	8AF1	A0	03		DLYX	LDY	#3	
1449	8AF3	88			DLYY	DEY		
1450	8AF 4	DO	FD			BNE	DLYY	
1451	8AF6	CA				DEX		
1452	8AF7	DO	F8			BNE	DLYX	
1453	8AF 9	A 8				TAY		
1454	8AFA	68				PLA		
1455	8AF B	AA				TAX		
1456	8AFC	68				PLA		
1457	8AFD	28				PLP		
1458	8AFE	60				RTS		
1459	8AFF	A9	00		BAUD	LDA	# 0	DETERMINE BAUD RATE ON PB7
1460	8801	A8				TAY		
1461	8802	AD	02	A4	SEEK	LDA	PBDA	
1462	8805	0A				ASL	A	
1463	8806	BO	FA			BCS	SEEK	
1464	8808	20	27	8B	CLEAR	JSR	INK	
1465	SBOB	90	FB			BCC	CLEAR	
1466	8BOD	20	27	8B	SET	JSR	INK	
1467	8810	BO	FB			BCS	SET	
1468	8812	80	51	A6		STY	SDBYT	
1469	8815	BD	63	80	DEAF	LDA	DECPTSIX	
1470	8818	CD	51	A6		CMP	SDBYT	\$
1471	8B1B	BO	07			BCS	AGAIN	
1472	8B1D	BD	69	8C		LUA	STUVALYX	FLUAD CLUSEST STD VALUE
1473	8820	8D	51	A6		STA	SDBYT	
1474	8823	60				RTS		
1475	8824	E8			AGAIN	INX	-	
1476	8825	10	EE		****	BPL	DEAF	
1477	8827	C8			TNK	TNA	a	
1478	8828	A2	1C		******	LDX	#\$1C	
1479	882A	CA			TNK1	DEX	W 5 11 4	
1480	882B	DO	FD			BNE		
1481	882D	AD	02	A4		LUA	r.80A	
1482	8830	0A				ASL	A	
1483	8831	60	-			KIS	545577	ADAD CADDIAGE DETUDN OD LE
1484	8832	AE	50	A6	PAD	LUX	LUDRII	ALHD PUKKTHOF KEINKK OK FL

.

LINE	# LOC		COI	DE		LINE				
1485	8B35	20	E6	8A		PAD1	JSR	DLYF		WITH EXTRA STOP BITS
1486	8B38	CA					DEX			
1487	8B39	DO	FA				BNE	PAD1		
1488	8B3B	60					RTS			
1489	8B3C	20	A3	89		TSTAT	JSR	KSCONF		#SEE IF BREAK KEY DOWN
1490	8B3F	AD	02	A4			LDA	PBDA		
1491	8B42	2D	54	A6			AND	TOUTFL		
1492	8B45	38					SEC			
1493	8846	E9	40				SBC	#\$40		
1494	8848	60					RIS			A 1 105 TT - 1 105 TT TO
1495	8849	FF				ماد باد باد	• BY	ነ \$ዮዮ		INUT USED
1476	8844					ሃ <u>አአም</u> • ግግጥ 1			orr	DOD. THIT OVE DAN. ENTED MONITOD
147/	884A 0044					ሃ ች ችች ነ * ፈፈፈ	(ESE		UFF	FUKY INTI 212 KHNY ENTER HUNITOR
1470	0044					ነ ጥጥጥ				
1500	00411	<u>۸</u>	cc			, DCCCT	1.02	4455		
1500	0040	H∡ 0∧	rr			REDEI		# #F F		THIT CTACK PTP
1502	884D	7H 49	cc			POR		#\$00		FIRT SHOK I'IN
1507	SBAE	gn	οc ΔC	۵٥			STA	PCR1		INTSABLE POR. TAPE DEE
1504	0057	20	ñ.A	nv			ίπο	#4		
1505	885A	48	V-1				PHA			
1504	8855	28					PIP			INIT F. DISABLE IRO DURING DETXER
1507	8856	20	86	88			JSR	ACCESS		JUN WRITE PROT SYS RAM
1508	8859	Ã2	5F	w		DFTXFR	LDX	\$\$5F		FINIT SYS RAM (EXCPT SCPBUF)
1509	885B	BD	ÂÖ	8F			LDA	DFTBLK,	×	
1510	885E	90	20	A6			STA	RAM, X		
1511	8B61	ĊĀ					DEX			
1512	8862	10	F7				BPL	DFTXFR+3	2	
1513	8B64	A9	07		i	NEWDEV	LDA	# 7		FCHANGE DEVC/BAUD RATE
1514	8B66	20	47	8A			JSR	OUTCHR		\$BEEP
1515	8869	20	Α3	89		SWITCH	JSR	KSCONF		FREYBOARD OR TERMINAL?
1516	8B6C	20	26	89		SWLP	JSR	KEYQ+3		
1517	886F	DO	OB				BNE	MONENT		
1518	8871	20	02	A4			BIT	PBDA		
1519	8B74	10	F6				BPL	SWLP		
1520	8B76	20	B7	8B			JSR	VECSW		SWITCH VECTORS
1521	8879	20	FF	8A			JSR	BAUD		
1522	8B7C	A2	FF			MONENT	LDX	#\$FF		MONITOR ENTRY
1523	8B7E	9A					TXS			
1524	887F	D8					CLD			
1525	8880	20	86	8B			JSR	ACCESS		FUNWRITE FRUT MUNITUR RAM
1526	8883	4C	03	80			JMP	WARM		A 4 15 1 1 10 10 10 10 10 10 10 10 10 10 10 10
1527	8886	20	88	81	1.1	ACCESS	JSR	SAVER		JUN WRITE PRUT STS RAM
1528	8889	AD	01	AC			LUA	URSA		and the second
1529	888C	09	01				URA	#1		
1530	888F	80	01	AC		AUUI	514	UKSA		
1531	8891	AU	03	AC			LUA	DUKSA		
1532	8894	09	01	A.m.			OKA CTA	#1 DDD74		
1033	8876	80	0.5	HL O1			01H 040	DECVII		
1534	8877	40	U4 00	81		NACCEC	JIT	CAUED		LUDITE PROT SYS RAM
1030	887U 0000	20	88	91		NHUUED	1 DA			
1030	007F 0077	- HU - 70	CC VI	HL			AND			
1520	ODH2 ODAA	47	Г E.					' ₩' 47 I I		
1570	00H4 00A5	70	67				BCC	ACC1		
1007	OPHJ	7V.	£./					• • • • • • •		

LINE	# LOC	CODE	LINE				
1540 1541	88A7 88AA	20 86 8B A9 D5	TTY JSR LDA	ACCESS #\$D5	∔UN WRITE P ∔110 BAUD	ROT RAM	
1542	8BAC	8D 51 A6	STA	SDBYT			
1543	8BAF	AD 54 A6	LDA	TOUTFL			
1544	8BB2	09 40	ORA	#\$40			
1545	8BB4	8D 54 A6	STA	TOUTFL			
1546	8887	20 86 8B	VECSW JSR	ACCESS	JUN WRITE P	ROT RAM	
1547	8BBA	A2 08	LDX	#\$8			
1548	8BBC	BD 6F 8C	SWLP2 LDA	TRMTBL			
1549	8BBF	9D 60 A6	STA	INVECTX			
1550	8BC2	CA	DEX	0111 00			
1551	8BC3	10 F7	BFL	SWLFZ			
1552	8805	60	RIS				
1553	8BC6		ý A stastasta				
1554	8BC6		······		CUDATTONO K		ACCTT COBCON
1555	8BC6		FXXX IABLE	S (I/U LUNFI	GORALIUNS, V	ET CODEST	Hacii Conca,
1556	8BC6			**		NOT	
155/	8BC6	00	VALS +BT		099837 9110 SE	NOCY H-1	
155/	8BC7	80					
1557	8808	08					
100/	8809	3/	- DV	T #00.#75.#0	A. #70 180 10	N. A	
1008	BBCA	75	+ 10 1	1	V993V 9ND LN	NY PI-0	
1008	8568 00000	7F					
1008	OPCD	70					
1008	ODCD	30	ΰV	T 400.4FF.40	A. CAN SCAN	$ncp. \Delta = 9$	
1009	ODCE	00	+ 0 1	1 \$009\$55590	VY#36 735MR	DOI 7 H-7	
1007	856F	rr 00		<u>t</u>			
1007	0000	75					
1540	0001	on on	. RY	T \$00.\$00.\$0	7.\$3E #BEEP.	A=∏	
1540	0002	00	•	1 +007+007+0			
1540	00000	07					
1540	88D5	3F				\leq	
1561	8804	U1	VALSP2 =VA	1.5+2		14 A	
1562	BBDA		SYM =#		FREY CODES	RETURNED	BY LRNKEY
1563	8806		TABLE=*				
1564	SEDA	01	•BY	T \$01	;0/U 0		
1565	8BD7	41	•BY	T \$41	÷1/U1		
1566	8BD8	81	•BY	T \$81	\$2/U2		
1567	8BD9	C1	+BY	T \$C1	\$3/U3		
1568	8BDA	02	+ BY	T \$02	\$4/U4		
1569	8BDB	42	•BY	T \$42	\$5/U5		
1570	8BDC	82	₊BY	T \$82	\$6/U6		
1571	8BDD	C2	+BY	T \$C2	\$7/U7		
1572	8BDE	04	.BY	T \$04	\$8/JMP		
1573	8BDF	44	•BY	Т \$44	\$9/VER		
1574	8BE0	84	• BY	T \$84	∳A/ASCII		
1575	8BE1	C4	•BY	T \$C4	∳B∕BLK MOV		
1576	88E2	08	•BY	T \$08	#C/CALC		
1577	8BE3	48	•BY	T \$48	; D∕DEP		
1578	8BE4	88	•BY	T \$88	\$E∕EXEC		
1579	8BE5	C8	•BY	T \$C8	≱F/FILL		
1580	8BE6	10	•BY	T \$10	¢CR∕SD		
1581	8BE7	50	•BY	T \$50	\$-/+		
1582	8BE8	90	.BY	T \$90	\$>/<		

LINE	# LOC		CODE	LINE				V_{1}^{\prime}				
1583	8BE9	DO			.BYT	\$D0		#SHIFT				
1584	8BEA	20			• BYT	\$20		JGO/LP				
1585	8BEB	60			• BYT	\$60		#REG/SI	Þ			
1586	8BEC	A0			• BYT	\$A0		FMEM/WI	p.			
1587	8BED	00			+ BYT	\$00		#L2/L1				
1588	8BEE	40			.BYT	\$40		#\$2/\$1				
1589	8BEF			ASCIMI	=*-1							
1590	8BEF			ASCII	= *			FASCII	CODES	AND	HASH	CODES
1591	8BEF	30			.BYT	\$30		#ZERO				
1592	8BF0	31			.BYT	\$31		FONE				
1593	88F1	32			.BYT	\$32		₽TWO				
1594	8BF2	33			+ BYT	\$33		# THREE				
1595	8BF3	34			• BYT	\$34		FOUR				
1596	8BF4	35			•BYT	\$35		#FIVE				
1597	8BF5	36			.BYT	\$36		#SIX				
1598	8BF6	37			.BYT	\$37		#SEVEN				
1599	8BF7	38			.BYT	\$38		FEIGHT				
1600	8BF8	39			.BYT	\$39		ININE				
1601	8BF9	41			.BYT	\$41		ŧΑ				
1602	8BFA	42			• BYT	\$42		≠B				
1603	8BFB	43			BYT	\$43		₹C				
1604	8BFC	44			.BYT	\$44		#D				
1605	SBED	45			.BYT	\$45		≠E				
1606	8BFE	46			.BYT	\$46		7F				
1607	88FF	OD			+BYT	\$0D		#CR				
1608	8000	20			.BYT	\$2D		# DASH				
1609	8001	3E			BYT	\$3E		\$ >				
1610	8002	FF			BYT	\$FF		\$SHIFT				
1611	8003	47			BYT	\$47		ŧG				
1612	8004	52			BYT	\$52		F R				
1613	8005	41			.BYT	\$4D		9 M				
1614	8006	13			BYT	\$13		7L2				
1615	8007	16			.BYT	\$1E		152				
1616	80.08			F KB UI	PPER (CASE						
1617	8008	14			BYT	\$14		FUO				
1618	8009	15			BYT	\$15		¥U1				
1619	8004	16			BYT	\$16		÷U2				
1620	8008	17			BYT	\$17		÷U3				
1621	8000	18			RYT	\$18		÷U4				
1621	8000	10			RYT	\$19		+115				
1423	BCOF	īΔ			BYT	\$1A		÷U6				
1474	BCOE	18			BYT	\$1B		÷U7				
1625	8010	ÂĂ			RYT	\$44		÷				
1474	0010	54			BYT	\$56		÷			1 A A	
1020	0011	50			BYT	\$FF		ASCIT				
1470	0012	40			DYT	\$47		AR				
1400	0013 0014	42			BYT	\$43		10				
1627	0014	~~~			BYT	\$44		4 Ti				
1620	0014	44 AE			BYT	\$45		415				
1031	0010				. BYT	\$44		1 E				
1002	001/	40			. BYT	\$10		4SD				
1633	0010	70			+ 101 F	4.712		44				
1034	0017	20 70			1101	₹D \$70						
1030	BUIA	36			-+ Ø11 5V7	*30 #00	a.	1 CUTET				
1636	8018	00			+1011			. 70FLF1				
163/	8616	11			+ 15 T I	₩ 11		. 7 I. F				

LINE	E # LOC	CODE	LINE	
1638	8 8C1D	10	•BYT \$1C	#SP
1639	801F	57	BYT \$57	≑ W
164(8C1E	12	BYT \$12	#L1
1641	8020	10	•BYT \$1D	# S1
1642	8021	25	BYT \$2E	÷
1643	8022	20	•BYT \$20	BLANK
1644	8023	3F	.BYT \$3F	17
1645	6 8C24	50	.BYT \$50	J. ₽P
1646	8025	07	.BYT \$07	#BELL
1647	8026	53	•BYT \$53	#S
1648	8C27	58	•BYT \$58	₽X
1649	8028	59	•BYT \$59	₽¥
1650	8C29		# SEGMENT CODES FOR	ON-BOARD DISPLAY
1651	8C29		SEGSM1 =*-1	
1652	8029	3F	.BYT \$3F	#ZERO
1653	8C2A	06	.BYT \$06	FONE
1654	8C2B	5B	•BYT \$5B	¢TWO
1655	5 8C 2C	4F	•BYT \$4F	# THREE
1656	6 8C2D	66	•BYT \$66	FOUR
1657	9 8C2E	6D	•BYT \$6D	#FIVE
1658	8 8C2F	70	•BYT \$7D	\$SIX
1659	9030	07	•BYT \$07	#SEVEN
1660	8C31	7F	+BYT \$7F	FEIGHT
1661	8C32	67	•BYT \$67	FNINE
1662	8C33	77	•BYT \$77	ŧA
1663	8034	7C	•BYT \$7C	#B
1664	8035	39	•BYT \$39	₽C
1665	i 8C36	5E	•BYT \$5E	₽D
1666	8C37	79	•BYT \$79	βE
1667	' 8C38	71	.BYT \$71	≠F
1668	8 8039	FO	•BYT \$FO	₽CR
1669	9 8C3A	40	•BYT \$40	# DASH
1670) 8C3B	70	.BYT \$70	#>
1671	. 8C3C	00	•BYT \$00	\$ SHIFT
1672	2 8C3D	6F	•BYT \$6F	ŧG
1673	5 8C3E	50	.BYT \$50	₽R.
1674	8C3F	54	•BYT \$54	¢ Μ
1675	i 8C40	38	•BYT \$38	#L2
1676	8041	6D	.BYT \$6D	#S2
1677	8C42	01	.BYT \$01	₹U0
1678	8043	08	+BYT \$08	<i>i</i> U1
1679	P 8C44	09	.BYT \$09	#U2
1680) 8C45	30	•BYT \$30	÷U3
1681	8C46	36	•BYT \$36	; U4
1682	2 8C47	5C	•BYT \$5C	105
1683	5 8C48	63	+BYT \$63	FU6
1684	8C49	03	•BYT \$03	#U 7
1685	8C4A	1E	+BYT \$1E	₹ J
1686	8C4B	72	•BYT \$72	₹V
1687	8C4C	77	•BYT \$77	FA
1688	8C4D	70	•BYT \$7C	₹B
1689	8C4E	39	•BYT \$39	ŦC
1690	8C4F	5E	•BYT \$5E	70
1691	8C50	79	•BYT \$79	7E
1692	8051	71	•BYT \$71	FF

LINE	# LOC		COL	Ε	LINE				an Angeloria Ma			2.1	
1693	8052	6D				BYT	\$6D		∮ SD				
1694	8053	76				BYT	\$76		9+				
1695	8054	46				+BYT	\$46		; <				
1696	8055	00				BYT	\$00		SHIFT		×		
1697	8056	38			'	BYT	\$38		FLF				- St. 11
1698	8057	6D				+BYT	\$6D		#SP				4.
1699	8058	10				.BYT	\$1C		θW				
1700	8059	38				.BYT	\$38		FL1				
1701	8C5A	6D				BYT	\$6D		#S1				
1702	8C5B	80				+ BYT	\$80		÷.				
1703	8050	00				+BYT	\$00		#SPACE				
1704	8C5D	53				•BYT	\$53		9 T				
1705	8C5E	73				+ BYT	\$73		JP.				
1706	8C5F	49				+ BYT	\$49		#BELL				
1707	8060	6D				• BYT	\$6D		9 5				
1708	8061	64				+ BYT	\$64		ŧΧ				
1709	8C62	6E			.*	•BYT	\$6E		¥Υ				
1710	8063	97			DECPTS	+ BYT	\$97,\$31	0,\$1F	' ,\$10,\$ 0	8,\$00 🕯	TO DETER	RMINE	BAUD RATE
1710	8064	3D											
1710	8665	1F			10 A 2011								
1710	8066	10											
1710	8067	80											
1710	80.48	00			07771141				***	10TD 1		-	DATED
1/11	8069	105	4C		STUVAL	+ DBA	\$004073	\$2410	1, #080T	951D V	ALS FUR	BHUD	KHIES
1/11	BC9B	24	10			1.1							
1711	8040	06	01				00 1000	-		A110			1. A.
1/12	8665		en		7 11073 TONTO	100701		×400	14800 B	НОР Атг нотр	C COD T	10	
1/13	80.61	40	28	88	TRMTBL	JMP .	INICHK		FALLERN	AIE VUIR	S FUR L.	10 .	
1714	8672	40	AU 70	88		JMP -	TOTAT					1. 1. 1.	
1710	0070	46	ວບ	90	•	JHE	12141						
1710	0070												
1710	0670				7 4 W W W								
1710	0070				- 7 ጥጥጥ - ሰ ቁ ቁ ቁ ፡፡ በፍ	E ALI	TTARIE						
1720	8078				****								
1721	8078				7 4 4 4	x=\$8	FAO						
1722	8FA0				DETRIK:	- 4-: 4-00-0 ≈3X						1.1.1	
1723	SEAO	00	co			JUNR	n \$0000		BASTC	***	P TABLE		
1724	8FA2	Å7	8R			WOR	DTTY						
1725	8FA4	64	88			.WOR	D NEWDE	j .					
1726	8FA6	00	00			WOR	D \$0000		FAGE Z	ERO			
1727	8FA8	00	02			. WOR	D \$0200						
1728	8FAA	00	03			.WOR	D \$0300						
1729	SFAC	00	C8			WOR	D \$C800						
1730	8FAE	00	DO			.WOR	D \$D000						
1731	8FB0	04				.BYT	\$04		FTAPE D	ELAY (9.	O SEC)		
1732	8FB1	20				.BYT	\$20		FRIM TA	PE BOUNE	ARY		
1733	8FB2	46				BYT	\$46		HS TAP	E BOUNDA	RY		
1734	8F 83	00				.BYT	\$00,\$00	b .	#SCR3+S	CR4			
1734	8FB4	00								*			· · ·
1735	8FB5	33				+ BYT	\$33		HS TAP	E FIRST	1/2 BIT		
1736	8FB6	00				.BYT	\$00,\$00	0	#SCR6+S	CR7			
1736	8FB7	00											
1737	8FB8	00				• BYT	\$00,\$0	0,\$00) #\$00 #\$	CR8-SCRE	3		
1737	8FB9	00											

an an tha an tha an aird

LINE	# LOC	CODE	E LINE		
1737	8FBA	00			
1737	8FBB	00			SHE TARE GECOND 1/2 RTT
1/38	8F BU	5A		+BTI \$3H	V TOODDWOODD IN THE DIT
1739	8FBD	00		•BIL \$00,\$00,\$0	V JSUKD BUKP
1739	8FBE	00			
1707	0500	00			D.&AF.&8A.&0A ADISP BUFFFR (SY1.1)
1740	OFCU	00		•BTT \$009\$009\$0	
1740	0FC1	40			
1740	9603	60 6F			
1740	SECA	84			
1740	8EC5	06			
1741	BECA	õõ		.RYT \$00,\$00,\$0	O FNOT USED
1741	8FC7	õõ			
1741	8FC8	00			
1742	8FC9	őő		.BYT \$00	# PARNR
1743	SECA	00 00		.DBYT \$0000,\$00	00,\$0000 FPARMS
1743	SFCC	00 00			
1743	BECE	00 00			
1744	SEDO	01		.BYT \$01	¢FADBIT
1745	8501	40		•BYT \$4C	\$SDBYT
1746	8FD2	00		•BYT \$00	FRCNT
1747	8FD3	80		.BYT \$80	#TECHO
1748	8FD4	BO		BYT \$BO	FTOUTFL
1749	8FDS	00		.BYT \$00	≯ KSHFL
1750	BEDA	00		.BYT \$00	\$TV
1751	8FD7	õõ		BYT \$00	FLSTCOM
1752	8FD8	10		.BYT \$10	# MAXRC
1753	8FD9	4A 88		.WORD RESET	JUSER REG'S
1754	8FDB	FF		∙BYT \$FF	\$STACK
1755	8FDC	00		•BYT \$00	FLAGS
1756	8FDD	00		•BYT \$00	jA
1757	8FDE	00		.BYT \$00	¥Χ
1758	8FDF	00		•BYT \$00	ŧY
1759	8FE0		; VECTO	DRS	
1760	8FE0	4C BE	89	JMP HKEY	FINVEC
1761	8FE3	40 00 8	39	JMP HDOUT	FOUTVEC
1762	8FE6	4C 6A 8	89	JMP KYSTAT	\$ INSVEC
1763	8FE9	4C D1 8	B1	JMP M1	#UNRECOGNIZED SYNTAX (ERROR)
1764	8FEC	4C D1 8	31	JMP M1	JUNRECOGNIZED COMMAND (ERROR)
1765	8FEF	40 06 8	39	JMP SCAND	#SCNVEC
1766	8FF2	7E 88		.WORD RIN	FIN PTR FOR EXEC FROM RAM
1767	8FF4	CO 80		.WORD TRCOFF	JUSER TRACE VECTOR
1768	8FF6	4A 80		.WORD SVBRK	# BRK
1769	8FF8	29 80		.WORD SVIRQ	JUSER IRQ
1770	8FFA	9B 80		.WORD SVNMI	FNMI
1771	8FFC	4A 8B		.WORD RESET	FRESET
1772	8FFE	0F 80		.WORD IRQBRK	\$IRQ
1774	9000		LENTRY	=\$8C78	
1775	9000		SENTRY	=\$8C78+\$20F	
1776	9000		RGNAM	=\$8F9A	FREGISTER NAME PATCH
SUPERMON PROGRAM.....PAGE 0034

LINE	# LOC	CODE	LINE	
1778	9000		•	END

ERRORS = 0000 <0000>

SYMBOL	VALUE	LINE DEFI	NED	CROSS-REFERENCES								
ACCESS	8886	1527	123	129	137	177	191	1507	1525	1540	1546	
ACC1	8B8E	1530	1539									
ADVCK	81CB	336	581	599								
AGAIN	8824	1475	1471									
AR	A65D	59	152	186	616							
ASCII	8BEF	1590	1259									
ASCIMI	8BEE	1589	1313									
ASCNIB	8275	412	344	352	394							
BADDY	8488	666	660									
BAUD	8AFF	1459	1521									
BEEP	8972	1266	1193									
BEEPP3	8975	1267	1304									
BEEPP5	8977	1268	1286									
BE1	897C	1270	1277									
BE2	8995	1280	1272	1275								
BE3	8997	1281	1282									
BLK3	8739	991	976									
BLP	875E	1007	1013	1014								
BLP1	879D	1035	1042									
BWOVE	8787	1048	1007	1035								
BRT	87CC	1058	1052									
BRTT	8701	1053	985									
BZPARM	8395	559	261									
B 1	87AF	1043	987	990	1005	1012	1015	1041				
B1PARM	84DA	699	264									
B2	8772	1016	1006									
B2PARM	8619	858	267									
B3PARM	8714	971	270									
CALC3	8827	1103	857	970	1085							
CHKSAD	8200	463	676	887	955							
CLEAR	8808	1464	1465									
COMINB	81D6	342	569									
COMMA	833A	511	342	503	732							
COMPAR	82CA	455	444	446								
CONFIG	89A5	1288	1211	1230	1268							
CON1	89AB	1291	1297									
CRCHK	8204	364	362	363								
CRLF	8340	521	1.47	219	277	497	564	587	604	622	784	905
			926	1105								
CRLFSZ	8316	497	706	731	882							
C 1	882B	1105	****									
DBNEW	80F6	212	204									
DBOFF	80D3	198	146	180	194							
DBON	80E4	205	196									
DDR1B	A002	91	****									
DDR3A	AC03	89	202	209	211	212	214	854	1531	1533		
DEAF	8B15	1469	1476									
DECCMP	82BE	449	761	899	1040							
DECPTS	8063	1710	1469									
DELAY	835A	528	188									
DEPBYT	84E8	709	718									
DEPEC	850E	726	720									
DEPES	8553	759	722									
DEPN	84F9	716	714	723	725							

SYMBOL	VALUE	LINE	DEFIN	ED) I	CROSS	-REFEI	RENCES					
DEPZ	84A7		677	620		4							
DEP1	8406		703	****									
DETRRK	8018		113	****									
DETTRO	8022		118	112									
DETRIK	SEAO		1722	1509									
DETYER	8859		1508	1512									
DITEEL	02C7		050	****									
DIFFE	0710		020	****									
DIFFLE	0/10		057	007									
D1664	00000		020	7	1405								
AD A F F A	0701		200	1014	4 2 9 2	1704							
DISDUP	0140		257 1952	00 1.2.1.4	.1111	4 (J & "T							
DIAL	0141		100	1 1 1 4	1405								
06.TF 01.VU	OHEO		ፈጣጣ⊥ ተለለግ	1701	1705	1400	1400	1 4 4 1					
DL.10	0707		ደግሞል	1001	1.070	1.400	1.400	T 44 44 T					
	8080		344	1450									
	800 L		1440	1402									
LUL I I DI V4	88F.3			1400									
1) L. I L.	8368		233	000									
LUL. Yaz	8371		007	343									
1011. 703432-4	8300		327	****									
UM 11 EDONT	8681		1.320	1.007	170	440	Z 100 17	4.4.77	£ "7 1	x	070	oos	1047
ERUNT	HOO2		4+ 3	0.44	4053	047	. 000	007	011	070	777	775	1040
				1003	1007								
ERMSG	81/1		2/5	100	4 4 77 67	4 4 "7 "7							
EXEVEC	A672		/4	1130	1100	113/							
EXE3	8851		1125	1104									
EXITCP	8209		461	458									
EXITG	88FF		1207	1203									
EXITGK	88CC		1183	1171									
EXITLP	843F		634	****									
EXITM1	8577		780	745									
EXITNB	8315		496	494									
EXITOD	8A03		1330	1311	1317	1320							
EXITRG	83C1		579	598									
EXRGP1	83C2		580	582									
EXWRAP	82BD		448	447									
EZPARM	84D7		698	695									
E1PARM	8616		857	842									
E2PARM	8711		970	919									
E3PARM	88AC		1164	1126									
FILL3	8714		975	****									
FOUND	8960		1255	1250									
FR	A65C		58	164	612								
F1	8723		981	988	989								
F2	8737		990	****									
F3	872E		986	984									
GETCOM	BOFF		219		223	246							
GETCI	8107		222	225	227								
GETKEY	88AF		1168	1299									
GETSGS	89FA		1318	1.314									
GK	SACE		1184	1169	1172	1179							
GK1	8814		1184	1187	1189	1204				,			
CKO	0007		1100	1105	1100								
cnnn	0167		1179 255	777 777	0								
0000	0170		1400	1000									
00640	0757		ደግፈን ፈለአ	ግ ማቆሻ ብ ትርጉ									
002	0377		0V4 200	ጥጥጥች ድረግ									
6VZ	831-3		602	చిదిన									

SYMBOL	VALUE	LINE	DEFIN	ED	(CROSS	-REFEF	RENCES	5				
G01	8579		782	729									
GO1ENT	83FA		605	197									
HASHL.	812F		240	234									
HASHUS	8133		242	230	232	241							
HDOUT	8900		1208	1754									
HIPN	816E		271	257	269								
HKEY	89BE		1299	1753									
IDISP	8053		145	127	136	184							
IJSCNV	8903		1209	537	1186								
INBYTE	8109		343	572	657	661	666	675	710				
INCOMP	82B2		443	654	716	742	889	946	986	1011	1091		
INCHR	8A1B		1348	222	245	252	343	351	359	382	626	1162	1362
INCP3	8293		429	1070	1081								
VNILNI	8641		1365	1349									
VSILNI	8392		554	548	550								
INJOUV	8A55		1372	1370									
INK	8827		1477	1464	1466								
INK1	8B2A		1479	1480									
INRT1	8A2D		1356	1352	1354								
INRT2	8A3C		1363	1357									
INSTAT	8386		548	538	896	944							
INST1	838B		550	551									
INST2	8391		553	549									
INSVEC	A666		67	554									
INTCHR	8A58		1373	1713									
INVEC	A660		65	1128	1133	1136	1138	1158	1160	1365	1549		
IRQBRK	800F		105	1765									
IRQVEC	A67E		82	****									
JTABLE	A620		9	822	824								
JUMP 1	8584		808	797									
JÚM2	85E5		833	812									
KEYQ	8923		1223	1194	1197	1261	1516						
KSCONF	89A3		1287	1223	1278	1489	1515						
KSHFL	A655		48	1185	1205	1257							
KYSTAT	896A		1261	1755									
LDBYTE	84A1		675	629	637	640	643						
LEAVE	8AD1		1430	1428									
LENTRY	8078		1716	693	836	1083							
LK1	8944		1237	1234									
LK2	894A		1240	1238									
LK3	8956		1249	1252									
LOCM8	8569		772	758									
LOCES	855B		764	754									
LOOK	865F		1376	1380									
LPGD	8460		654	648									
1 87	8429		625	641	664	670	674						
1978	8417		A18	603									
1 P1	8420		A7A	A28									
LENKEY	8920		1227	1188									
LSTCOM	6657		50	235	244	248	258						
11.1	8400		693	697		T V.J	~~ ~ ~ ~ ~			- -			
1178	8406		690	684									
1118	8507		826	809									
1 1 1 1	gsnn		820	840									
1111	gsco		975	917									
L 1 2 R	8488		911	879	915								
1120	grou		017	****	r 34 44								
استا مشاه	0000		510	ጥጥጥጥ									

•			an 12.		~ ~ ~ ~ ~ ~	1-1, 5-1 1-1 1-1 1-1 F	•. ••• • <i>• •</i>	. F //s			
SYMBOL	VALUE	LINE DEFIN	ED		JRUSS-	KEFEF	KE.NU	E.S			
L2ZB	84CF	694	691								
L21B	85EF	837	827								the second second
L23P	87EE	1076	1073								
MAXRC	A658	51	927	929							
MEMZ	84AE	680	678						St. 2 A		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
MEM1	8510	728	704								
MEM2	862F	873	863								
MEM3	8801	1084	1077								
MEM3C	8808	1087	877	1093	1094						
MEM3D	8811	1091	1100			4 C					
MEM3E	881C	1097	1090								
MEM3EX	881A	1095	1092								
MEM3F	8826	1102	1098								
MONENT	8B7C	1522	97	1517							
MONITR	8000	97	****								
MORED	8454	643	656								
MORED2	8602	941	949								
M1	8101	339	337	1757							
M12	8159	262	260								
M1.3	8160	265	263								
M14	8167	248	266								
M15	8187	314	275								
M21	8239	387	384								
M22	8244	394	386								
MOX	8251	797	400								
M2A	9247	404	707	705							
M25	826F	409	407								
MOA	8280	400	A15	417							
M27	0207	A05	A10	1.4.7						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
M00	0200	42.0	4.01								
M20	0207	420	417								
M770	02/2	42.0	450								
M 72 72	0200	ት መ ለ ማስ	400								
M72 A	0700		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				• • •				
M725	0300	500	507	400							
M74	0700	500 500	EOE	000							
MAD	00000	770	740								
MA72	0574	770	700								
NACCER	00074	1575	×٥5	785	817						
NDACOC	0070	1744	405	497	501						
NOFIL	0000	1705	1707	-107	··· / ··						
NELDETT	0700	1517	1705								
	0.004		1720	710							
NEWLN	046.1	700	077	· · · · /	740			4 772	1007		
	8017	/ 31	002 570	/ ~1 ~1	740	100		1 1/2	1.041		
NIT-D	OFAI	378	010	073							
NF144 L	8501	/20	<u> </u>								
NH42	8537	/45	/ 30								
NIBALL	8313	470	472								
NIBASU	8307	490	1000						1. av		
NMIVEC	A6/A	80	****								
NUBEEP	8998	1284	1196							÷	
NOKEY	895E	1253	1236								
NUTCR	8303	581	578	,	1944 - Alexandria 1947 - Alexandria						
NK10	8408	611	795	825							
NUREC	8443	636	631					5 · · ·			
NXTLOC	8531	742	740	750	752						
NXTRG	83D2	588	****								

SYMBOL	VALUE	LINE	DEFIN	ED	1	CROSS-REFERENCES							
ORCMIN	8103		341	594	735								
OBCRUE	8346		520	187									
OCMCK	0305		507	005	QAA								
OPECOM	0020		503	1 4 0	105								
orccon	0007		010	0 * 1.	1.00								
UKIB	A000		90	****		~ ~ ~	~~ ~ ~ ~ ~	~~~	~r ~	1	4 100 00 25		
URGA	ACOL		88	89	1.88	201	200	208	802	1058	1030	1000	
0001	89DE		1312	1307									
0002	89E0		1313	1316									
0003	89F4		1323	1327									
OUT	8AD4		1431	1388	1402	1415							
OUTBYT	82FA		479	284	341	477	505	520	888	956			
OUTC	8AB4		1415	1423									
OUTCHR	8647		1367	150	221	279	281	502	517	523	525	566	589
				934	1154	1514							
OUTDSP	8901		1300	1208									
NUTONE	SADE		1436	1434									
OUTEC	BOEE		477	510	568								
00110	0700		E04	716	7/1								
ourer	0320		400	1	/ •¥ .I.								
00132	0.017		470	ላጥጥጥ 1 ማማጣ									
	ACCO		00	10/2	000	050	4 4 0 0						
UUTXAH	821-4		4/0	500	908	90Z	1122						
0011	81.FE		361	358									
0UT2	8201		363	353									
OUT4	81F5		357	345									
PAD	8832		1484	1429									
PADA	A400		86	1215	1217	1224	1235	1294					
PADBIT	A650		41	1484									
PAD1	8B35		1485	1487									
PARFIL	822E		382	405									
PARM	8220		377	239									
PARNR	A649		30	259	379	389	390	408					
PBDA	6402		87	1216	1231	1271	1274	1292	1376	1382	1410	1432	1437
				1441	1481	1490	1519						
PCHR	665A		56	134	162	474	576	593	596	608			
PCIR	0450			172	159	477	574	A10					
PCD1	400C		00	1507			w// 1	1 .7 .1. 17					
PUAKE	8000		1410	1410									
DM1	0000		1.410	200									
r ru. DOD	0220		1502										
PDMIA	0040		1002	**** 775									
r Krit Oa	OZVH			373									
PRVLUC	8555		/01	/00	070	"" (") d	074	() "7 E"					
PSHUVE	8208		367	23/	ಷಂರ	281	834	800					
PTRIN	8872		1139	1131									
P1H	A64F		40	373	999	1111							
P1L	A64E		39	372	876	980	997	1062	1078	1087	1108		
P2H	A64D		38	371	433	804	865	1033	1112				
P2L	A64C		37	370	435	799	869	875	913	1031	1109		
P2SCR	829C		433	880	922	977	996	1086					
P3H	A64B		36	369	398	431	438	457	688	792	803	806	847
				962	1021	1034	1119	1139					
P3L	A64A		35	368	397	401	402	429	440	460	686	794	798
				802	810	829	847	958	1018	1032	1116	1141	
preco	8247		470	705	730	844	1030						
PAM	02.m7 62.00			1510	/								
CPD DC	- MOZV - AZ 20		0 "0 A	72.7	1.00	0.7.0	() 'X =:	QAD					
NG DDTC	MOSU A/AE		24 00	4700	1310	1700	200	7 7 0					
ND10	H040		20 520	100Q	1010	1047							
KE.UZ.	8920		00Z	****						• *			

CYMDOI		I TAIC	THEFT	ue n		nonce.		DENCE	c				
arnout	VALOL.	ha di 18 ki	THEY TH	(L., A.)		61.000	1 N Jacob Land	, X Ian I X Jas Ian Y					1. A.
DECALL	0104		7776	0.25	1070	1000	1770	1 7 7 1	1430	1574			
DECET	0104		1500	1744	1764	1. 2. 70	1.000	1.07.1	1.400				
DECTII	0000		1157	11740	1707								
DECVAE	0077			07" L L	1152	1127	1107	1 7 4 4	1405				
NESAAF	81.88		310	ሳ 1 1 ለ ረ ግ	1100	1100	1100	1.004	1400	10			
DODACH	0105		5 A A						N. 1				
NUDHUN DTM	0377		11204	1750				· ·					
NIN	00/5		1140	1.7.37									
ROIVEL	H0/U		1704	ላጥጥጥ 4 ማጠጠ									
CAUCO	8887		1074	1387	A == =	500	491	021	1145	1140	1 244	1284	1288
OHVER	0100		x:07	1700	1700	4747	1.777	1 4 0 7	4807	1575	1. 2. 0.0		4. 8 (.) (.)
~~~~~	00/4		4 6 0	1000	4.24	170	470	107		1.000			
SAVINI	8084		104	120	101	1.37	1.77	1.7.0					
SCAND	8908		1210	1708									
SUNVED	Acor		/0	1207									
SCPBUF	A600			1335	1336	1342	a a 199.45		5	1.1			
SCRA	A63A		20	1132	1134	115/	1159						
SCRB	A63B		21	****					1.57				
TAPET2	A63C		22	****									
SCRD	A63D		23	24									
SCRE	A63E		25	1178	1182								1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
SCRF	A63F		26	1228	1247	· · ·							
TAPDEL	A630		10	****									
KMBDRY	A631		11	****								÷ .	
HSBDRY	A632		12	****									
SCR3	A633		13	350	354	380	388	404	406			ê	
SCR4	A634		14	571	575								
TAPET1	A635		15	****									
SCR6	A636		16	466	467	504	507	663	951				
SCR7	A637		17	469	508	659	907	950					
SCR8	A638		18	532	533	540							
SCR9	A639		19	531	534	542							
SC1	890D		1213	1222				1997 - E.					
SC2	891D		1219	1220	,								
SDBYT	A651		42	1447	1468	1470	1473	1542					
SEEK	8B02		1461	1463									
SEGSM1	8C28		1651	1318									
SENTRY	8E87		1717	1071								19 A.	
SET	8BOD		1466	1467									
SPACE	8342		515	236	282	514	567	709	724	884	906	1106	
SPCP3	8345		517	513									
SPC2	833F		514	592									
SPEXIT	86A8		925	945	947								
SP2B	8698		918	912									
SP2C	86A3		923	954								47.	
SP2D	86AB		926	924									
SP2E	86B8		931	928									
SP2F	86BA		932	930									
SR	A65B		57	175	606								
STDVAL	8069		1711	1472									
STD2	8619		862	****									
STOCOM	8120		235	251									
SVBRK	804A		137	1761		A.							
SVBYTE	86F4		955	936	938	940	943						
SVIRQ	8029		123	1762					S. 6				
SVNMI	809B		177	1763									
SWITCH	8B69		1515	****									
SWLP	8B6C		1516	1519									

. . .

SYMBOL	VALUE	LINE DEFI	NED	CROSS-REFERENCES				
SWLP2	SBBC	1548	3 1551					
SYM	8BD6	1562	2 1249					
SING	87DE	1068	3 1080					
S13B	87CD	1059	° 993					
S13C	87D3	1062	2 1075					
S23B	87E6	1072	2 1060					
TABLE	8BD6	1563	\$ ****					
TAPERR	848E	667	° 630	638	644	658	662	665
ТЕСНО	A653	45	5 1152	1358	1360	1368	1386	
TEXT	8A06	1331	. 1305					
TIN	8A6A	+381						
TLP1	8483	1391	. 1392					
тоит	8840	1406	5 1714					
TOUTFL	A654	47	1377	1383	1436	1543	1545	
TRACON	80CD	196	189					
TRCOFF	8000	191	. 1760					
TROVEC	A674	75	5 195					
TRMTBL	8C6F	1713	1548					
TSTAT	8B3C	1489	1715					
TTY	8BA7	1540	1724					
TV	A656	49	181	528				
TVNZ	80AF	185	i 182					
TXTMOV	SAOB	1335	1338					
UBRKV	A676	77	′ ****					
UBRKVC	A676	76	77					
UIRQV	A678	79	****					
UIRQVC	A678	. 78	79					
URCVEC	A66C	69	698	1164				
URSVEC	A669	68	271					
USRENT	8035	128	3 ****					
VANDR	8646	882	897					
UALS	SBCA	1557	1293	1561				
UAL SP2	SBCS	1561	1291					
UFCSH	SEE7	1546	1520					
UFR7	8485	687	681					
UFRI	8596	796	689	783				
VFR2	8630	878	807	874				
Unck	8664	895	****					
U1	8660	900	890	892	903			
Ů2	864B	884	894					
WARM	8003		3 101	151	190	1526		
WPR1B	85F7	841	838		-			
WRAP	82B8	446	452					
XR	A65E	6(	) 153	615				
YR	A65F	61	. 154	614				
ZERCK	832E	508	625	881	957			

. . .

LINE	<b>#</b> LOC	CODE	LINE			
0002	0000		\$*****	VERSION 2	4/13/	/79 *SY1.1*
0003	0000		*****	COPYRIGHT	1978	SYNERTEK SYSTEMS CORPORATION
0004	0000		;*****	(		
0005	0000		BDRY	=\$F8		<b>;</b> 0/1 BDRY FOR READ TIMING
0006	0000		OLD	=\$F9		HOLD PREV INPUT LEVEL IN GETTR
0007	0000		CHAR	=\$FC		CHAR ASSY AND DISASSY
8000	0000		MODE	=\$FD		BIT7=1 IS HS, O IS KIM
0009	0000				÷	BIT6=1 - IGNORE DATA
0010	0000		BUFADL	=\$FE		RUNNING BUFFER ADR
0011	0000		BUFADH	=\$FF		
0012	0000		TAPDEL	=\$A630		HI SPEED TAPE DELAY
0013	0000		KMBDRY	=\$A631		FRIM READ BDRY
0014	0000		HSBDRY	=\$A632		HS READ BORY
0015	0000		TAPET1	=\$A635		HS FIRST 1/2 BIT
0016	0000		TAPET2	=\$A63C		HS SECOND 1/2 BIT
0017	0000		SCR6	=\$A636		FSCR 6
0018	0000		SCR7	=\$A637		SCR 7
0019	0000		SCR8	=\$A638		FSCR 8
0020	0000		SCR9	=\$A639		FSCR 9
0022	0000			¥≕\$A64A		
0023	A64A		EAL	<b>*</b> =*+1		#P3L - END ADDR +1 (LO)
0024	A64B		EAH	*≔*+1		9P3H - (HI)
0025	A64C		SAL	*=*+1		P2L - START ADDR (LO)
0026	A64D		SAH	*≕*+1		#P2H - (HI)
0027	A64E		ID	<b>≭</b> =*+1		<b>P1L - ID</b>
0029	A64F		EOT	≕ \$04		
0030	A64F		SYN	<b>== \$1</b> 6		
0031	A64F		TPBIT	=%1000		FBIT 3 IS ENABLE/DISABLE TO DECODER
0032	A64F		FRAME	=\$FF		FERROR MSG # FOR FRAME ERROR
0033	A64F		CHECK	=\$CC		FERROR # FOR CHECKSUM ERROR
0034	A64F		LSTCHR	=\$2F		FLAST CHAR NOT 1/1
0035	A64F		NONHEX	=\$FF		FNON HEX CHAR IN KIM REC
0037	A64F		ACCESS	=\$8B86		JUNWRITE PROTECT SYSTEM RAM
0038	A64F		P2SCR	=\$8290		#MOVE P2 TO \$FF,\$FE IN PAGE ZERO
0039	A64F		ZERCK	=\$832E		IMOVE ZERO TO CHECK SUM
0040	A64F		CONFIG	=\$89A5		FCONFIGURE 1/0
0042	A64F		; 1/0 -	· TAPE UN/UP	F 15	CB2 UN VIA 1 (A000)
0043	A64F		7	TAPE IN IS	5 PB6	UN VIA 1 (AUUU)
0044	A64F		<b>#</b>	IAPE UUI I	19 UU	JE / TU DISPLAT DECUDER, THRU 6032,
0045	A64F		7	PB0-	-PB3 (	(A400)
0047	A 4 45		HTAACD	-4005		
0040	1041 1041		VINAUK			CONTROL CR2 TAPE ON/OFF. POR
VV48	H04F		VINFUK			
0049	8041		TADOUT			
0000	H04F		TAPUUI			
0051	A64F		DURUUI	₩¥A4U3		
0052	A64F		IAPIN	=>AUUU		
0053	A64F		DURIN	==>AUU2		AZENO TIMEN DEAD
0054	A64F		LIMER	=\$A406		10002 IIMEK KEAU
0055	A64F		rim8	=\$A415		16032 LIMER SET (805)
0056	A64F		DDRDIG	=\$A401		

LINE	<b>#</b> LOC	CODE	LINE		
0057	A64F		DIG	<b>≕\$A4</b> 00	
0059	A64F		; LOADT	ENTER W/ID IN PARM 2, MODE IN CYJ	
0061 0062 0063 0064 0065 0066 0067 0068 0069	A64F 8C78 8C7B 8C7E 8C81 8C83 8C85 8C85 8C87 8C89	20 A9 80 20 52 80 20 E1 80 C9 2A F0 06 C9 16 D0 F2 F0 F3	LOADT LOADT2 LOADT4	<pre>#=\$8C78 JSR START ;INITIALIZE JSR SYNC ;GET IN SYNC JSR RDCHTX CMP #'* ;START OF DATA? BEQ LOAD11 CMP #SYN ;NO - SYN? BNE LOADT2 ;IF NOT, RESTART SYNC SEAR BEQ LOADT4 ;IF YES, KEEP LOOKING FOR</pre>	СН *
0071 0072 0073 0074 0075 0076 0077 0078 0079 0080 0081 0082	8C8B 8C8D 8C90 8C93 8C96 8C99 8C98 8C98 8C98 8C98 8C98 8C94	06 FD 6A 85 FD 20 26 8E 8D 00 A4 CD 4E A6 F0 29 AD 4E A6 C9 00 F0 22 C9 FF F0 07	LOAD11	ASL MODE ;GET MODE IN A, CLEAR BITS ROR A STA MODE JSR RDBYTX ;READ ID BYTE ON TAPE STA DIG ;DISPLAY ON LED (NOT DECOD CMP ID ;COMPARE WITH REQUESTED ID BEQ LOADTS ;LOAD IF EQUAL LDA ID ;COMPARE WITH O CMP #0 BEQ LOADTS ;IF O, LOAD ANYWAY CMP #\$FF ;COMPARE WITH FF. BEQ LOADT6 ;IF FF, USE REQUEST SA TO.	ED)
0084 0085 0086	8CA6 8CA8 8CAA	24 FD 30 16 4C 7B 8C		BIT MODE ;UNWANTED RECORD, KIM OR H BMI HWRONG JMP LOADT2 ;IF KIM, RESTART SEARCH	S7
0088 0099 0090 0091 0092 0093 0094 0095 0096 0097	8CAD 8CAD 8CAD 8CBO 8CB3 8CB3 8CB5 8CB7 8CBA 8CBD	20 74 8E 20 74 8E 24 FD 10 52 20 74 8E 20 74 8E 4C DE 8C	∳ SA (& ∳ (BU ∮ LOADT6	REA IF USED) COME FROM REQUEST. DISCARD TAPJFAD ALREADY SET TO SA BY 'START')JSR RDCHKJSR RDCHKJGET SAL FROM TAPEBIT MODEJHS OR KIM?BPL LOADT7JSR RDCHKJSR RDCHKJSTART READING HS DATA	E VALUES A E
0099 0101	8000 8000	A9 C0	; SA (& HWRONG	EA IF USED) COME FROM TAPE, SA REPLACES B LDA #\$CO ;READ THRU TO GET TO NEXT	UFAD
0102 0104 0105 0106 0107 0108 0109 0110	8002 8004 8007 8009 8000 8000 8000 8000	85 FD 20 74 8E 85 FE 20 74 8E 85 FF 24 FD 10 37	LOADT5 ;(SAL -	STA MODE     FBOT DUN'T CHECK CKSUM; NU       JSR RDCHK     FGET SAL FROM TAFE       STA BUFADL     FPUT IN BUF START L       JSR RDCHK     FSAME FOR SAH       STA BUFADH     •       • H STILL HAVE REQUEST VALUE)     BIT MODE       FPI LOADTZ     • IF KIM* START READING REC	FRAME ERR
0111	8CD2	20 74 8E		JSR RDCHK ;HS. GET & SAVE EAL;EAH	

LINE	<b>#</b> LOC	CODE	LINE		
0112	8005	8D 4A A6		STA EAL	
0113	8008	20 74 BE		ISR RICHK	
0114	SCDB	80 48 66		STA FAH	
		GAD 110 110		1.2 T T T Ball T T T	
0116	8CDE		; READ	HS DATA	
0118	8CDE	20 E5 8D	LT7H	JSR RDBYTH	GET NEXT BYTE
0119	8CE 1	A6 FE		LDX BUFADL	CHECK FOR END OF DATA + 1
0120	8CE3	EC 4A A6		CPX EAL	
0121	8CE 6	DO 07		BNE LT7HA	
0122	8CE8	A6 FF		LDX BUFADH	
0123	8CEA	EC 4B A6		CPX EAH	
0124	8CED	FO 14		BEQ LT7HB	
0125	8CEF	20 77 8E	LT7HA	JSR CHKT	FNOT END. UPDATE CHECKSUM
0126	8CF2	24 FD		BIT MODE	WRONG RECORD?
0127	8CF4	70 04		BVS LT7HC	<b>;IF SO, DONT STORE BYTE</b>
0128	8CF6	A0 00		LDY #0	STORE BYTE
0129	8CF8	91 FE		STA (BUFADL) Y	
0130	8CFA	E6 FE	LT7HC	INC BUFADL	BUMP BUFFER ADDR
0131	8CFC	DO EO		BNE LT7H	
0132	8CFE	E6 FF		INC BUFADH	FCARRY
0133	8000	4C DE 8C		JMP LT7H	
0135	8003	C9 2F	LT7HB	CMP #1/	FEAF MUST BE 1/1
0136	8005	DO 29		BNE LCERR	ALAST CHAR NOT 1/1
0137	8007	F0 15		BED LOADTS	(ALWAYS)
	02.07				
0139	8D09		7 READ	KIM DATA	
0141	8009	20 2A 8E	LOADT7	JSR RDBYT	
0142	8noc	BO 26		BCS LDT7A	INONHEX OR LAST CHAR?
0143	8D0E	20 77 8E		JSR CHKT	JUPDATE CHECKSUM (PACKED BYTE)
0144	8011	A0 00		LDY #0	STORE BYTE
0145	8D13	91 FE		STA (BUFADL),Y	
0146	8D15	E6 FE		INC BUFADL	BUMP BUFFER ADR
0147	8D17	DO FO		BNE LOADT7	FCARRY?
0148	8019	E6 FF		INC BUFADH	
0149	8D1B	40 09 80		JMP LOADT7	
0151	8D1E		# TEST	CHECKSUM & FINIS	5H
0153	8D1E		LOADT8	=*	
0154	8D1E	20 26 8E	LT8A	JSR RDBYTX	FCHECK SUM
0155	8D21	CD 36 A6		CMP SCR6	
0156	8024	DO 16		BNE CKERR	
0157	8026	20 26 8E		JSR RDBYTX	
0158	8029	CD 37 66		CMP SCR7	
0159	8020	DO OF		BNE CKERR	CHECK SUM ERROR
0160	8D2E	F0 11		BEQ OKEXIT	(ALWAYS)
			LOFE	1 T.A. #1 CTC115	
0162	8030	AY 2F	LUERK	LUA #LSICHK	ALANIANON TA NOT '/'
0163	8032	00 00		BNE NGEXTI	+ (ALWAYS)
0165	8034	C9 2F	LDT7A	CMP #1/	LAST OR NONHEX?
0166	8036	FO E6		BEQ LOADTS	FLAST

0167 0168 0169 01698D38 8D38 D0A9 02FRERR NHERR NHERR NHERR NHERR NGEXITFRAMING ERROR FRAMING ERROR FRIM ONLY, NON HEX CHAR FRAMING ERROR FRIM ONLY, NON HEX CHAR FRAMING ERROR FRAMING ERROR FRAM	READ
01288D38H7FFNHERREDHFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROMLEXFROM	
01718D3CA9CCCKERRLDA#CHECK\$CHECKSUM ERROR01738D3E38NGEXITSEC\$ERROR INDICATOR TO MONI01748D3F8001BCSEXIT\$(ALWAYS)	
01738D3E38NGEXIT SEC\$ERROR INDICATOR TO MONI01748D3FBO 01BCS EXIT\$(ALWAYS)	
	TOR IS CARRY
0176 8D41 18 OKEXIT CLC \$NO ERROR	
0178 8D42 24 FD EXIT BIT MODE	
0179 8044 50 08 BVC EX10 #READING WRONG REC?	
0180 8D46 A0 80 LDY #\$80	
0181 8D48 4C 78 8C JMP LOADT FRESTART SEARCH	
0183 8D4B 68 USRREQ PLA JUSER REQUESTS EXIT	
0184 8D4C 68 PLA	
0185 8D4D 38 SEC	
0186 804E A2 CC EXIO LUX #SLC	
0187 8050 00 69 BNC 511C 9510F HEL2 KLIDKA	
VISS 6032 HD 02 HO SINC LDB DATE STREETEN	
0191 8054 A9 00 LDA #0	
0192 BD5C BD OB A0 STA VIAACR	
0193 8D5F AD 31 A6 LDA KMBDRY SET UP BOUNDARY	
0194 8D62 24 FD BIT MODE	
0195 8D64 10 03 BPL SY100	
O196 BD66 AD 32 A6 LDA HSBDRY	
0197 8D69 85 F8 SY100 STA BDRY	
0198 8D6B A9 6D LDA #\$6D	in
0199 8D6D 8D 00 A4 STA DIG FINDICALE NU SYNC UN LEL	15 50
0200 8D70 A5 FD LDA MUDE FIURN UN OUT OF STNC MOL	,/E.
0201 8D/2 09 40 UKA #\$40 95116	
0202 80/4 83 FD SIA RODE A207 0D24 A0 7C CANCE IN #47C STERT FOR CR DOWN ON HKE	4
0203  0170  H7  77  51805  EH  777  71251  106  68  5008  016  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  106  1	
0206 BD7E 10 CB BFL USRREQ \$CR KEY DOWN - EXIT (ERF	(OR)
0207 8080 20 9F 8D JSR SYNBIT	
0208 8083 66 FC ROR CHAR	
0209 8D85 A5 FC LDA CHAR	
0210 8D87 C9 16 CMP #SYN	
0211 8D89 D0 EB BNE SYNC5	
0212 8D8B A2 0A SYNC10 LDX #10 FNOW MAKE SURE CAN GET 1	O SYNS
0213 8D8D 20 E1 8D JSR RDCHTX	e
0214 8090 C9 16 CMP #SYN	
0215 8D92 DO E2 BNL SYNUS	
V210 0077 OE VV H4 OTA DIG FTURE OF PIOPLET	
0221 8D9E 60 RTS	

LINE	<b>#</b> LOC	CODE	LINE		
0222	809F		SYNBIT -	GET BIT IN SY	N SEARCH, IF HS, ENTER WITH
0223	8D9F		F TIMER S	TARTED BY PRE	V BIT. BIT RETURNED IN CARRY.
0225	8D9F	24 FD	SYNBIT BIT	MODE	FKIM OR HS?
0226	8DA1	10 69	BPL	RDBITK	¢KIM
0227	8DA3	20 CA 8D	SYB10 USR	GETTR	1 HS
0228	8DA6 8DA8	BO 22	BCS	GETTR	FIF SHORT, GET NEXT TRANS
	02.00	00			Υστ'de Γ με τον άτι δει 5 ° τον
0231	8DA9	84 FD	START STY	MODE	#MODE PARM PASSED IN LYJ
0232	8DAB	20 86 8B	JSR	ACCESS	FIX BASIC WARM START BUG
0233	8DAE	A9 09	LDA	<b>#</b> 9	
0234	8DB0	20 A5 89	JSR	CONFIG	PARTIAL 1/0 CONFIGURATION
0235	BDB3	20 2E 83	JSR	ZERCK	FZERD THE CHECK SUM
0236	8086	20 90 82	JSR	P2SCR	MOVE SA TO FEFFF IN PAGE ZERO
0237	8089	A2 EC		#\$EU UXADOD	A 77 A 1747 - 2551
0238	SDBB	BE OU AU	SIIC SIX	VIAPUR	FIARE UN
0239	SUBE	6V	K15		
0241	SUBE		: GETTR -	GET TRANSTIT	N TIME FROM 4532 CLOCK
0242	SUBE		: DESTROYS	A.Y	Ne Fine FROM 0002 DEDOK
V A	02.01		7 DEGINOIO		
0244	8DBF	A9 00	KGETTR LDA	<b>#</b> 0	FRIM GETTR - GET FULL CYCLE
0245	8DC1	85 F9	STA	OLD	FORCE GETTR POLARITY
0246	80C3	AD 00 A0	KG100 LDA	TAPIN	WAIT TIL INPUT LO
0247	8DC6	29 40	AND	#\$40	
0248	8008	DO F9	BNE	KG100	
0250	8DCA	AO FF	GETTR LDY	#\$FF	
0251	8DCC	AD 00 A0	NOTR LDA	TAPIN	
0252	8DCF	29 40	AND	#\$40	
0253	8DD1	C5 F9	CMP	OLD	
0254	8DD3	F0 F7	BEQ	NOTR	INO CHANGE
0255	8DD5	85 F9	STA	OLD	
0256	8007	AD 06 A4	LDA	TIMER	
0257	8DDA	8C 15 A4	STY	TIMB	FRESTART CLOCK
0258	8DDD	18	CLC		
0259	8DDE	65 F8	ADC	BDRY	
0260	8DE0	60	RTS		
				MOTOR	ADEAD UP OD KIN CHADADIED
0262	80E1	24 FU	RUCHIX BII	MUDE	FREAD HS UN NIM CHARACTER
0263	80F3	10 7A	BPL	RUCHT	P N 1 M
0745	once		+ PDRYTH -	PEAN NG BYTE	-
0200	ODEJ		+ V DECTER	VER. BYTE DET	HENET IN CHAR AND A
0200	ODEJ		Y T DESTRO	M ONE CALL TE	NEYT MUCT BE LEGG THAN
0207	ONES		2 GTADT	BIT TIME (TI	MER STILL RUNNING)
v200	U.I.I		7 WINAT	arati jakilika Viak	րդ բարուլ», չոք է մի նոր հոր, էչչոք էչէչ մի 3.5 հր/ Z
0270	8DE5	8E 38 A6	RDBYTH STX	SCR8	SAVE X
0271	8DE8	A2 08	LDX	<b>#</b> 8	14
0272	8DEA	20 CA 8D	JSR	GETTR	FGET START BIT TIME
0273	8DED	BO 14	BCS	RDBH90	FIF NOT OF FRAMING ERR
0274	8DEF	20 CA 8D	RDBH10 JSR	GETTR	FGET BIT IN CARRY
0275	8DF2	90 04	BCC	RDASSY	
0276	8DF4	20 CA 8D	JSR	GETTR	BIT IS ONE, WAIT HALF CYC

LINE	<b>#</b> LOC		cor	DE	LINE					
0277	8DF7	38				SEC		#MAKE SURE "1"		
0278	SDFS	20	FC		RDASSY	ROR	CHAR			
0770	ODEA	с. С.				DEX				
0200	ODEE	50 50	50			RNF	RDBH10			
0200	ODED	700	г <u>ж</u>			i na	CHOR	SET IN ACC		
0201	ODEE	AC	70	A.4		1.04	erpo	ARESTORE Y		
0202	ourr oraa	HL	20	но		DTC	acro	PRESTORE A		
0283	BEUZ	00	r- r.		000000	DTT	MODE	AND ERR TE NOT TH SYNC		
0284	BEUS	24	r u co		KUDH7V	DIIC		THE PEANTNG WEANG PER		
0285	8605	/0	rð				RUD170***	ACTY OTACE		
0286	8E07	68				FLA		FIX STAUN		
0287	8E08	68				PLA	an a. an a. a.			
0288	8E09	4C	38	80		JUL	FRERK			
0290	8E0C				; RDBI	гк	READ KIM BIT	r - X,Y,A DESTROYED, BIT	RETURNED	IN (
0292	8E0C	20	BF	8D	RDBITK	JSR	KGETTR	;WAIT FOR LF		
0293	8E0F	BO	FB			BCS	RDBITK			
0294	8E11	20	BF	8D		JSR	KGETTR	¢GET SECOND		
0295	8E14	BO	F6			BCS	RDBITK			
0296	8E16	A2	00			LDX	<b>#</b> 0			
0297	8F18	F8			RDB100	INX		COUNT LF FULL CYCLES		
0298	8F19	20	BF	នា		JSR	KGETTR			
0299	8E1C	90	FA			BCC	RDB100			
0300	8F1F	20	BF	80		JSR	KGETTR	GET SECOND		
0301	8521	- QA	E F	~~		BCC	RDB100			
0302	BEST	FÓ	Λġ			CEX	#\$08	GET BIT TO CARRY		
0303	8E25	60	00			RTS				
0705	0594	74	cn		PDRYTY	BIT	моле	READ HS OR KIM BYTE		
0305	8E28	30	BB		RUDITA	BMI	RDBYTH	#HS		
0000	tor but An tor		~~~							
0308	8E2A	20	5F	8E	RDBYT	JSR	RDCHT	FREAD KIM BYTE INTO CHA	R AND A	
0309	8E2D	C9	2F			CMP	<b>*</b> '/	FREAD ONE CHAR IF LAST		
0310	8E2F	FO	20			BEQ	PACKT3	<b>FSET CARRY AND RETURN</b>		
0311	8F31	20	30	8E		JSR	PACKT			
0312	8F34	RO	26			BCS	RDRTN	INON HEX CHAR?		
0313	BEJA	۵۵				TAX		SAVE MSD		
0314	8537	20	SE	8F		JSR	RDCHT			
0715	0007	01	50	<b>U</b> I		STY	CHAR	MOVE MSD TO CHAR		
0316	8E3C	00	1.12		AND I	ALL	INTO PACKT A	AGAIN		
0710	0570				* 0ACKT	A	естт неу то 4	4 ETTS		
0318	8E3C				FINPUT	ואו	A, OUTPUT IN	CHAR AND A, CARRY SET =	NON HEX	
0321	8E3C	C9	30		PACKT	CMP	#\$30	#LT *O*?		
0322	8E3E	90	10			BCC	PACKT3			
0323	8E40	C9	47			CMP	#\$47	≢GT "F" ?		
0324	8E42	BO	19			BCS	PACKT3			
0325	8E44	C9	40			CMP	#\$40	#A-F?		
0326	8E46	FO	15			BEQ	PACKT3	∲40 NOT VALID		
0327	8F48	90	03			BCC	PACKT1			
0328	SF44	18	~~			CLC				
0320	SEAR	20	09			ADC	<b>#</b> 9			
0330	SFAD	24	v /		PACKT1	ROL	A	GET LSD INTO LEFT NIBB	LE	
0331	8F4F	20				ROI	A			
w w w w d	had been it been	A								

LINE	LOC	(	CODE	LINE			1. <b>.</b> .	12 ⁶ - 1		
0332 0333 0334 0335 0336 0337 0338 0339 0340 0341 0342 0343	8E4F 8E50 8E51 8E53 8E54 8E54 8E57 8E59 8E59 8E59 8E50 8E50 8E55 8E55	2A 2A 2A 2A 26 88 5 88 45 88 40 40 38 40	04 FC FC	PACKT2 RDRTN PACKT3 ; RDCH1	ROL ROL DOL ROL DEY BNE LDA CLC RTS SEC RTS	A A #4 A CHAR PACKT2 CHAR READ NIM CHAF	<pre>#ROTATE 1 BIT #GET INTO ACCL #OK #NOT HEX </pre>	AT A TIME JM ALSO	INTO	
0346 0347	8E5F 8E5F			; PRESE ; AND A	ERVE:	S X, RETURNS /O PARITY)	CHAR IN CHAR (	W/PARITY)	•	
0349	8E5F	8A		RDCHT	TXA		FSAVE X			
0350 0351 0352 0353 0354	8E60 8E61 8E63 8E64 8E67	48 A9 F 48 20 ( 66 F	FF DC 8E FC	KBITS	PHA LDA PHA JSR ROR	#\$FF RDBITK CHAR	JUSE A TO COUN JSAVE COUNTER	IT BITS (B	Y SHII	TING)
0355 0356 0357 0358 0359 0360 0361	8E69 8E6A 8E6B 8E6D 8E6E 8E6F 8E71	68 0A D0 F 68 AA A5 F 2A	FC		PLA ASL BNE PLA TAX LDA ROL	A KBITS CHAR A	;DO 8 BITS ;RESTORE X			
0362 0363	8E72 8E73	4A 60			LSR RTS	Â	DROP PARITY		8	
0365	8E74			# RDCHM	< I	READ ONE BYT,	INCLUDE IN CK	SUM		
0367	8E74	20 2	26 8E	RDCHK	JSR	RDBYTX	FALL INTO CH	(T)		
0369 0370	8E77 8E77			; CHKT ; DESTF	- UI ROYS	PDATE CHECK S Y	SUM FROM BYTE 1	IN A A		
0372 0373 0374 0375 0376 0377 0378 0379	8E77 8E78 8E79 8E7C 8E7F 8E81 8E84 8E85	A8 4D 8D 70 EE 78 60	36 A6 36 A6 03 37 A6	СНКТ СНКТ10	TAY CLC ADC STA BCC INC TYA RTS	SCR6 SCR6 CHKT10 SCR7	\$SAVE ACCUM \$BUMP HI BYTE \$RESTORE A			
0381 0382 0383 0384 0385	8E86 8E87 8E87 8E8A 8E8A	FF 20 4 A9 0 8D 0	A9 8D 07 02 A4	DUMPT	∙BY ¥=\$ JSR LDA STA	T \$FF BE87 START \$7 TAPOUT	<pre>\$NOT USED \$KEEP OLD ENTF \$INIT VIA &amp; CH \$CODE FOR TAPE \$BIT 3 USED FO</pre>	RY POINT SSUM, SA T E OUT DR HI/LO	O BUF	AD & STAF

LINE	<b>#</b> LOC		COI	DE	LINE				
0386	8E8F	A2	01			LDX	#1	KIM DELAY CONSTANT (OUTER	)
0387	8591	44	FD			1 TrY	MODE	\$128 KIM, 0 HS	
1700	0007	10	07			REI	DUMPT1	1KTM - DO 128 SYNS	
0300	06.73	10	70			INV	TADDEL	HE INTITAL DELAY (DUTER)	
0307	0570	ME.	30	HO	THE REP T 1	TYA	IPH DEL	yito iteriane deservi coorsevo	
0370	0270	40			DOIN 11	DUA			
0371	85.77	48				F FIM			
0392	8E9A	A9	16		DWEITE	LUA	#SIN		
0393	8EAC	20	0A	86		JSK	UUTCIX		
0394	8E9F	88				DEY		a management of the second	
0395	8EA0	DO	F8			BNE	DMPT1A	FINNER LOOP (HS UR KIM)	
0396	8EA2	68				PLA			
0397	8EA3	AA				TAX			
0398	8EA4	CA				DEX			
0399	8EA5	DO	F1			BNE	DUMPT1		
0400	8EA7	A9	2A			LDA	<b>#</b> **	WRITE START	
0401	8EA9	20	0A	8F		JSR	OUTCTX		
0403	SEAC	۵ħ	4F	44			TD	♦WRITE ID	
0400	OFAF	20	77 67	or		ICD	OUTBTY		
0404	OCHr	×۷	or	or		Jak	001017		
0406	8EB2	AD	4C	A6		LDA	SAL	WRITE SA	
0407	8FB5	20	30	8F		JSR	OUTBCX		
0408	SEBS	ΔĐ	4Tı	AA		LDA	SAH		
0409	SEBB	20	30	BE		JSR	OUTBOX		
0407	00.00	<u>.</u>		01		GOIN	001207		
0411	8EBE								
0412	8EBE	24	FD			BIT	MODE	∮KIM OR HS?	
0413	8EC0	10	00			BPL	DUMPT2		
0415	8EC2	AD	4A	A6		LDA	EAL	HS. WRITE EA	
0416	SECS	20	70	SE		ISR	OUTBOX		
0417	BECB	Δ'n	ΔR	Δ.		I DA	FAH		
0410	QECB	20	70	or		ISP	OUTBOX		
V410	OCUD	20	36	or		JON	DOTBOX		
0420	8ECE	A5	FE		DUMPT2	LDA	BUFADL	FCHECK FOR LAST BYTE	
0421	8ED0	CD	4A	A6		CMP	EAL		
0422	8ED3	DO	25			BNE	DUMP T4		
0423	8605	Δ <u>5</u>	FF			IDA	BUFADH		
0420	0007	CD	10	A.4		CMP	FAH		
0424	OED/	- DD - DA	10	ΠÜ		BNE	DUMPTA		
0420	OCDH	μv	1 5			DIVE.	1000114		
0427	8EDC	A9	2F			LDA	<b>*</b> ′/	FLAST. WRITE "/"	
0428	8EDE	20	ØΑ	8F		JSR	OUTCTX		
0429	8EE1	AD	36	A6		LDA	SCR6	#WRITE CHECK SUM	
0430	8EE4	20	3F	8F		JSR	OUTBTX		
0431	8EE7	AD	37	A6		LDA	SCR7		
0432	8EEA	20	3F	8F		JSR	OUTBTX		
0474	oren	40	0.0				#F0T	WRITE TWO FOT'S	
0434	OCCED	20	70	or		ISP	OUTBTY	e vertinde i das i vertar das la fil	
070U	OCCF	~~~	ыr л т	ωr		IDA	4COT		
0436	OLT 2	H7 77	04	~~		LUH			
0437	8EF 4	20	3F	81		JPK	UUIBIX		
0439	8EF7				DT3E	≕ *	(SET *OK*	MARK)	
0440	8EF7	4C	41	8D		JMP	OKEXIT		

LINE	# LOC	C	ODE	LINE			
0442	8EFA	AO O	0	DUMF T4	LDY		<b>∮GET BYTE</b>
0440	OEFU	DI 7			100	COUPHDE ///	AUDITE IT HACHE CHM
0444	OFAT	20 3			766	DUTBUA	PWRITE II WZURN DUR
0440	0501	EO F	E.		TNC	DURADL	BUNE BUFFER ADDR
0440	OFVS	 	· 7		DRE.		ACADDY
0447	0500		Г • Г о Г		LINC	BUCHUM	J CHINK I
0448	8FV/	40 0	.E. 8E.	OUTOTV	JHF	DOULL T	
0450	8FOC	10 4	8	UUTUTA	BPI	OUTCHT	AKTM
0452	8F0E			; OUTI	этн -	- NO CLOCK	
0453	8F0E			) A,X I	DESTR	ROYED	
0454	8F0E			; MUST	RES	IDE ON ONE PA	AGE - TIMING CRITICAL
0455	8F0E	A2 0	9	OUTBTH	LDX	<b>#9</b>	F8 BITS + START BIT
0456	8F10	8C 3	9 A6		STY	SCR9	
0457	8F13	85 F	°C		STA	CHAR	
0458	8F15	AD 0	2 A4		LDA	TAPOUT	FGET PREV LEVEL
0459	8F18	46 F	°C	GETBIT	LSR	CHAR	
0460	8F1A	49 0	8		EOR	<b>#</b> TPBIT	
0461	8F1C	8D 0	2 A4		STA	TAPOUT	FINVERT LEVEL
0462	8F1F			• *** I	IERE	STARTS EIRST	HALF CYCLE
0463	8F1F	AC 3	5 A6		LDY	TAPET1	
0464	8F22	88		A416	DEY		FIME FOR THIS LOOP IS 5Y-1
0465	8F23	DO F	D		BNE	A416	
0466	8125	90 1	2		BCC	NUFLIF	INUFLIP IF BIT ZERU
046/	8127	49 0	8		EUR	#IFB11	BIL IS ONE - INVERT OUTPUT
0468	8F29	80 0	2 84	م مان مان مان م	.51A 	IAPUUI De etget Hale	
V407 0470	OF 20	AC 7		ያ ችላቅ 6 ከአፋረ		ЛГ ГІКЭІ ПНЦГ ТАРСТЭ	
0470	or 20 or 20	- ML 3 - DO	с на	D410 D414D	nev	IMPEIZ	ALENGTH OF LOOP TO SY-1
04/1	0525	00	***	04100	DALC: 1	DATIO	FLENGIN OF LOOP 13 STEL
0472	0130	DV F	L)		DRE	DWIOD	
0473	0132	000 C	-7		DNC	CETPTT	SET NEYT DIT (LAST IS A START BIT
0475	0533				1 DIVE	OCTOTI -	2 /BY O BIT (CR)
0475	8F38	40	7 110	,	RTS	00K7	
0470	95.20	FΔ		NOFL TP	NOP		ATTMING
0479	01 37 9F74	90 F	'n		RCC	RA1A	
0479	BEAL	/ 1	~	<b>A</b>	1.0.0	10 T L U	7 S III WITT W7
0480	8F3C	20.7	7 85	OUTRCX	JSR	СНКТ	WRITE HS OR KIM BYTE & CKSUM
0481	8F3F	24 F	n or	OUTBEX	BIT	MODE	WRITE HS OR KIM BYTE
0482	8F41	30 0	B	001010	RMT	OUTBTH	4HS
or Tura.				10	A. 1 1 A.		
0484	8F43			FOUTBTO	c - (	ОЛТРИТ ОМЕ КІ	IM BYTE
0497	05 47			OUTRTC	···· •		
0400	0543	40		OUTPIC	# TA∨		SAUE DATA RYTE
0487	0543	40 40		00161	í ep	Δ .	JONVE DATA DITE
0400	0F 44 0F AE	4H 40			LOR	Δ	
0407	01140	411		. * · · · ·	LOR	н л	
0470	0540	41Fi A A			1.00	Δ	. ^
0400	0F 47 0F 40	- 111 - 20 - A	n or		160	HEXOLIT	MORE STG DIGIT
0497	SFAR	<i>z</i> v 4	00	: FALL	TNT	) HEXOUT	Σ Σ T SLOFT S SLOF SLOF SLOF SLOF SLOF SLOF SLOF SL
W7770	01.40			7 1716.6	T 14 L C		
0495	8F4B	29 0	F	HEXOUT	AND	#\$0F	FOVT LSD OF EAD TO ASCII, OUTPUT
0496	8F4D	C9 0	A		CMP	#\$0A	

LINE	<b>#</b> LOC	CODE	LINE		
0497	8F4F	18		CLC	
0498	8F50	30 02		BMI HEX1	
0499	8F52	69 07		ADC #\$07	
0500	8F54	69 30	HEX1	ADC #\$30	
0502	8F56		; OUTCI	T - OUTPUT ASC	II CHAR (KIM)
0503	8F36 0554			NUT USED	
0505	8F56		# MUST	RESIDE ON ONE	PAGE - TIMING CRITICAL
0507	8F56	8E 38 A6	оитснт	STX SCR8	PRESERVE X
0508	8F59	8C 39 A6		STY SCR9	;DITTO Y
0509	8F5C	85 FC		STA CHAR	
0510	8F5E	A9 FF		LDA #\$FF	JUSE FF W/SHIFTS TO COUNT BITS
0511	8F60	48	KIMBIT	PHA	\$SAVE BIT CTR
0512	8F61	AD 02 A4		LDA TPOUT	GET CURRENT OUTPUT LEVEL
0513	8F64	46 FC		LSR CHAR	JGET DATA BIT IN CARRY
0514	8F66	A2 12		LDX #18	FASSUME 'ONE'
0515	8F68	BO 02		BCS HF	
0516	8F6A	A2 24		LUX #36	FBIT IS ZERU
0517	8F6C	A0 19	HF	LUI #20	ATAUCOT OUTOUT
0518	8F6E	49 08		CUK TIPDII	JINVERI DUIFUI
0019	0577	00 V2 H4 .	UCOI		PAUSE FOR 138 USEC
0520	0570	00 DA ED	ner 1	RNE HEP1	
0522	9F74	τΔ ΓΔ		DEX	COUNT HALF CYCS OF HF
0523	8577	DO E3		BNE HE	
0524	8F79	A2 18	LF	LDX #24	FASSUME BIT IS ONE
0525	8F7B	BO 02		BCS LF20	
0526	8F7D	A2 0C		LDX #12	;BIT IS ZERO
0527	8F7F	A0 27	LF20	LDY #39	
0528	8F81	49 08		EOR #TPBIT	FINVERT OUTPUT
0529	8F83	8D 02 A4		STA TPOUT	
0530	8F86	88	LFP1	DEY	∮PAUSE FOR 208 USEC
0531	8F87	DO FD		BNE LFP1	
0532	8F89	CA		DEX	COUNT HALF CYCS
0533	8F8A	DO F3		BNE LF20	ADECTODE BIT CID
0534	8F8C	68		PLA	ARESTORE BIT LIR
0535	8F8D	0A		ASL A	FECKEMENT IT
0536	8F8E			RNF VIURII	ALL SUTLIED OY - AA
053/	8190	HE 38 HO		LUA 30K0 Inv 6660	
0038	0r73 0r0/	HL 37 HO 00		144 DUN7	PESTORE DATA BYTE
0539	8176 0507	78			AIVERTOLICE DULLS DITLE
VJ4V	QF 7/	UV UV			
0542	8F98	FF		.BYT \$FF,\$FF	;NOT USED
0542	8F99	FF			

0544	8F9A		<pre>; REGISTER NAME PATCH</pre>
0545	8F9A		*=\$8F9A
0546	8F9A	53	·BYT 'S'

LINE	<b>#</b> LOC	1	CODE	LINE		
0547	8F9B	46		.BYT	'F'	
0548	8F9C	41		• BYT	'A'	
0549	8F9D	58		+BYT	'X'	
0550	8F9E	59		.BYT	141	
0551	8F 9F	01		+BYT	\$01	1
0552	8FA0		· · · · · · · · • •			
0553	8FA0			.END		

ERRORS = 0000 <0000>

#### SYMBOL TABLE

SYMBOL VALUE

A416	8F22	ACCESS	8886	B416	8F2C	B416B	8F2F
BDRY	00F8	BUFADH	OOFF	BUFADL	OOFE	CHAR	00FC
CHECK	0000	СНКТ	8E77	CHKT10	8E84	CKERR	8D3C
CONFIG	89A5	DDRDIG	A401	DDRIN	A002	DDROUT	A403
DIG	A400	DMPT1A	8E9A	DT3E	8EF7	DUMPT	8E87
DUMPT1	8E98	DUMPT2	8ECE	DUMPT4	8EFA	EAH	A64B
EAL	A64A	EOT	0004	EX10	8D4E	EXIT	8D42
FRAME	00FF	FRERR	8D38	GETBIT	8F18	GETTR	8DCA
HEX1	8F54	HEXOUT	8F4B	HF	8F6C	HFP1	8F73
HSBDRY	A632	HWRONG	8000	ID	A64E	KBITS	8E63
KG100	80C3	KGETTR	8DBF	KIMBIT	8F60	KMBDRY	A631
LCERR	8D30	LDT7A	8034	LF	8F79	LF20	8F7F
LFP1	8F86	LOAD11	8C8B	LOADT	8078	LOADT2	8C7B
LOADT4	8C7E	LOADT5	8004	LOADT6	8CAD	LOADT7	8009
LOADT8	8D1E	LSTCHR	002F	LT7H	8CDE	LT7HA	8CEF
LT7HB	8003	LT7HC	8CFA	LT8A	8D1E	MODE	00FD
NGEXIT	8D3E	NHERR	8D38	NOFLIP	8F39	NONHEX	00FF
NOTR	8DCC	OKEXIT	8041	OLD	00F9	OUTBCX	8F3C
OUTBT	8F43	OUTBTC	8F43	OUTBTH	8F0E	OUTBTX	8F3F
OUTCHT	8F56	OUTCTX	8F0A	P2SCR	8290	PACKT	8E3C
PACKT1	8E4D	PACKT2	8E53	PACKT3	8E5D	RDASSY	8DF8
RDB100	8E18	RDBH10	8DEF	RDBH90	8E03	RDBITK	8E0C
RDBYT	8E2A	RDBYTH	8DE5	RDBYTX	8E26	RDCHK	8E74
RDCHT	8E5F	RDCHTX	8DE1	RDRTN	8E5C	SAH	A64D
SAL	A64C	SCR6	A636	SCR7	A637	SCR8	A638
SCR9	A639	START	8DA9	STTC	SDBB	SY100	8D69
SYB10	8DA3	SYN	0016	SYNBIT	8D9F	SYNC	8052
SYNC10	8D8B	SYNC5	8076	TAPDEL	A630	TAPET1	A635
TAPET2	A63C	TAPIN	A000	TAPOUT	A402	TIMB	A415
TIMER	A406	TPBIT	0008	TPOUT	A402	USRREQ	8D4B
VIAACR	AOOB	VIAPCR	AOOC	ZERCK	832E		

END OF ASSEMBLY

<





150 S. WOLFE ROAD, SUNNYVALE, CALIFORNIA 94086 • TEL. (408) 988-5600 • TWX: 910-338-0135