

Systems Corporation

## SYM-1 REFERENCE MANUAL



Copyright (C) by Synertek Systems Corporation

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of Synertek Systems Corporation.

SSC Pub MAN-A-260006-D

Fifth Printing: January, 1981


TABLE OF CONTENTS
PAGE
Chapter 1 Introduction to the SYM Computer ..... 1-1
Chapter 2 How to Use the SYM Reference Manual ..... 2-1
Chapter 3 Preparing to Use Your SYM Computer ..... 3-1
3.1 Parts Check ..... 3-1
3.2 Caution on MOS Parts ..... 3-1
3.3 Visual Check. ..... 3-1
3.4 Recommended Power Supplies ..... 3-3
3.5 Power Supply Connection ..... 3-3
3.6 Power-On Check ..... 3-3
3.7 Keyboard Exercise ..... 3-3
3.8 Attaching an Audio Cassette Recorder ..... 3-6
3.9 Save and Load Exercise ..... 3-9
3.10 Attaching a TTY ..... 3-10
3.11 Terminal Exercise ..... 3-11
3.12 Attaching a CRT ..... 3-12
3.13 CRT Exercise ..... 3-11
Chapter 4 SYM-1 System Overview ..... 4-1
4.1 Hardware Description ..... 4-1
4.1.1 6502 CPU Description ..... 4-1
4.1.1.1 Bus Structure ..... 4-1
4.1.1.2 Summary ..... 4-3
4.1.2 6522 Description ..... 4-3
4.1.2.1 Processor Interface ..... 4-4
4.1.2.2 Peripheral Interface ..... 4-4
4.1.3 6532 Description ..... 4-5
4.1.4 Functional Schematics ..... 4-5
4.2 Memory Allocation ..... 4-17
4.2.1 Standard Memory Allocation ..... 4-17
4.2.2 Address Decoding Jumper Options ..... 4-26
4.2.3 Off-Board Expandability ..... 4-26
4.2.4 I/O Buffers ..... 4-26
4.3 Software Description ..... 4-32
4.3.1 Monitor Description - General ..... 4-32
4.3.2 Software Interfacing ..... 4-33
4.3.3 6502 Microprocessor Assembly Language Syntax ..... 4-33
4.3.4 SY6502 Instruction Set. ..... 4-34
Chapter 5 Operating the SYM ..... 5-1
5.1 Keyboard Layout ..... 5-1
5.2 SYM Command Syntax ..... 5-1
5.3 SYM Monitor Commands ..... 5-8
5.3.1 M (Display and/or Modify Memory) ..... 5-8
5.3.2 R (Display and/or Modify User Registers) ..... 5-11
5.3.3 G (Go) ..... 5-12
5.3.4 V (Verify). ..... 5-13
PAGE
5.3.5 D (Deposit) ..... 5-14
5.3.6 C (Calculate) ..... 5-15
5.3.7 B (Block Move in Memory) ..... 5-16
5.3.8 J (Jump) ..... 5-17
5.3.9 SD (Store Double Byte) ..... 5-17
5.3.10 F (Fill) ..... 5-18
5.3.11 W (Write Protect) ..... 5-19
5.3.12 E (Execute) ..... 5-20
5.4 Cassette and Paper Tape Commands ..... 5-21
5.4.1 S1,S2 (Save Cassette Tape) ..... 5-21
5.4.2 L2 (Load High-Speed Format Record from Tape) ..... 5-22
5.4.3 L1 (Load KIM* Format Record from Tape) ..... 5-23
5.4.4 SP (Save Paper Tape) ..... 5-23
5.4.5 LP (Load Paper Tape) ..... 5-24
5.5 User-Defined Functions ..... 5-24
5.6 Error Codes ..... 5-24
Chapter 6 Programming the SYM-1 ..... 6-1
6.1 Hardware ..... 6-1
6.2 Double-Precision Addition ..... 6-1
6.2.1 Defining Program Flow ..... 6-1
6.2.2 Coding and "Hand Assembly" ..... 6-4
6.2.3 Entering and Executing the Program ..... 6-4
6.2.4 Debugging Methods ..... 6-7
6.3 Conditional Testing ..... 6-8
6.4 Multiplication ..... 6-11
Chapter 7 Oscilloscope Output Feature ..... 7-1
7.1 Introduction ..... 7-1
7.2 Operation of Oscilloscope Output ..... 7-1
7.2.1 Connection Procedures ..... 7-1
7.2.2 Circuit Operation ..... 7-1
7.3 Using Our Sample Software ..... 7-2
Chapter 8 System Expansion ..... 8-1
8.1 Memory Expansion ..... 8-1
8.2 Peripheral Expansion ..... 8-4
Chapter 9 Advanced Monitor and Programming Techniques ..... 9-1
9.1 Monitor Flow ..... 9-1
9.2 Monitor Calls ..... 9-1
9.3 Monitor Calls, Entries and Tables ..... 9-1
9.4 Vectors and Interrupts ..... 9-1
9.5 Debug ON and Trace ..... 9-10
9.6 User Trace Routines ..... 9-12
9.7 Mixed I/O Configuration ..... 9-14
9.8 User Monitor Extensions ..... 9-16
9.8.1 Monitor Extension Example ..... 9-16
9.8.2 SUPERMON as Extension to User Routines ..... 9-16
9.9 Use of SAVER and REStore Routines. ..... 9-17

## TABLE OF CONTENTS (CONTINUED)

PAGE
Appendices
A Immediate Action ..... A-1
B Parts List, Component Layout, Outline Drawing and Schematic ..... B-1
C Audio Tape Formats ..... C-1
D Paper Tape Formats ..... D-1
E SYM Compatability With KIM* ..... E-1
F Creating and Using a Sync Tape. ..... F-1
G Monitor Addenda ..... G-1
H Supplementary Information ..... H-1
I SY6502 Data Sheet. ..... I-1
J SY6522 Data Sheet ..... J-1
K SY6532 Data Sheet ..... K-1
L SY2114 Data Sheet . ..... L-1
M Version 1.1 Monitor Enhancements ..... M-1
N SYM I/O Software ..... $\mathrm{N}-1$
COMPLETE SUPERMON MONITOR LISTING FollowsAppendices

* KIM is a product of MOS Technology, Inc.


## CHAPTER 1

## INTRODUCTION TO THE SYM COMPUTER

Whether you're a teacher or a student of computer science, a systems engineer or a hobbyist, you now own one of the most versatile and sophisticated single-board computers available today. The Synertek Systems SYM-1 is an ideal introduction to the expanding world of microprocessor technology as well as a powerful development tool for design of microcomputer-based systems. Fully assembled and thoroughly tested, the SYM-1 comes equipped with a 28 -key dual-function keyboard for input and a 6-digit light emitting diode (LED) display for output. All that's needed to make your computer operational is a single 5 -volt power supply.

Based on the popular and reliable 6502 Central Processing Unit (CPU), the SYM-1 is designed to permit flexible solutions to a wide range of application problems. A system monitor (SUPERMON) is stored in 4 K bytes of Read Only Memory (ROM) furnished with the SYM-1 so you're free to concentrate on the application itself. But should you require customized system software, sockets are provided on the board for three additional ROM or Erasable PROM (EPROM) packages that can expand total ROM to 24 K bytes. And by changing connections on the jumpers that have been designed for this purpose, the SYM-1 can be set up to respond to your own system software as soon as the power is turned on.

For working with data and programs, SYM-1 comes equipped with 1 K of Random Access Memory (RAM), and sockets are available on the board for plug-in expansion up to 4 K . Should additional memory be required for your application, an expansion port is provided which will allow additional ROM, PROM, RAM or I/O to be attached to the system up to the 65,536 maximum addressable limit for an 8-bit microprocessor.

While the keyboard and LED display included on the SYM-1 board will be sufficient for most users, other users may require the additional storage capability of audio cassette tape or the hard copy output of an RS-232 or a teletype terminal. Not only the serial interface, but also the hardware and software necessary for control of these devices is included on the SYM-1. Adding them to your system is simply a matter of properly wiring the appropriate connectors. Similarly, SYM-1 allows an oscilloscope to be added to the system to provide a unique 32-character display under software control.

And that's not all. A total of 51 active Input-Output (I/O) lines (expandable to 71 with the addition of a plug-in component) permit an almost endless variety of other peripheral devices to interface to the SYM-1, from floppy disk drives to full-ASCII keyboards and other computer systems.

Other key hardware and software features of SYM-1 include jumper-selectable and program-controlled write protection for selected areas of memory, four internal timers (expandable to six), four on-board buffers for direct control of high voltage or high current interfaces, and a debug facility that may be controlled either by a manual switch or by software. We could go on, but rather than merely list what the SYM-1 is capable of doing, let's move on to the rest of the manual and learn how to put it to work.

## CHAPTER 2

## HOW TO USE THE SYM REFERENCE MANUAL

This manual is designed both to help you get your SYM-1 running and to teach you to use it as fully as possible. Reading over the following chapter descriptions will give you an idea of how to proceed and where to look for help when you run into a problem. Although to get the most out of this manual you should read it thoroughly before attempting to operate your SYM-1, only Chapter 3 is essential before applying power and attempting simple operations.

You should read Chapter 3 before you even unpack your SYM-1. Following the handling instructions in that chapter will help insure that you do not inadvertently damage the microcomputer components. Chapter 3 also contains instructions for connecting the power supply, and a simple keyboard exercise to acquaint you with the SYM-1 and verify that the system is working properly. In addition, directions are provided for attaching an audio cassette recorder, teletype or any RS-232 compatible terminal to the system.

Chapter 4 provides you an overview of the hardware and software features of the SYM-1. The major Integrated Circuit (IC) devices are described, and the configuration of the various edge connectors is explained. Memory assignment is also discussed, as are the various hardware jumper options on SYM-1. A complete list of machine language and assembly language commands for the 6502 CPU is included in this chapter.

Chapter 5 provides complete operating instructions for the SYM-1. The color-coded keyboard layout is explained, the keys and their functions are defined, and you're shown how to form SYM monitor commands. Instructions for operating an audio cassette recorder, teletype terminal with paper tape unit, and RS-232 terminal are included with the appropriate monitor command descriptions. In addition, the features of the SYM-1 monitor are explained in detail.

Chapter 6 is where you'll learn to program the SYM-1 to handle your applications. We'll describe the program flow and assembly code for a small sample program and explain how to prepare it for entry to the SYM-1. Then we'll discuss how to execute it and how to find problems in it if it doesn't work the way you expected it to work. After you've completed this example program, you'll have a chance to try your hand at two more programs of increasing complexity.

Chapter 7 describes how to use an oscilloscope with your SYM-1 module to obtain a unique, 32-character display similar to that of a CRT. The hardware is present on your SYM-1 to allow this usage, and the software has been designed to allow you to write your own program to send characters to the oscilloscope. A sample program implementing this feature is discussed in the chapter.

Chapter 8 explains how to expand your SYM-1 system to include additional memory or peripheral devices. I/O techniques are also discussed, including how to configure an auxiliary expansion port.

Chapter 9 consists of a system flow chart and a discussion of advanced monitor and progamming techniques which will add flexibility and expandability to your SYM system. One of the unique things about the SYM-1 is its seemingly endless flexibility in software.

For example, you can create a sub-set of new monitor commands or an entirely new monitor by taking advantage of the way the system handles unrecognized commands. You can also make use of nearly all of the monitor as subroutines in your own programs, thus saving both programming time and memory space.

In addition to the chapters described above, several appendices located at the back of the manual include important service and other reference information. Appendix A explains what to do if your SYM-1 does not operate properly, becomes defective or requires service. Appendix B contains a complete parts list and a component layout diagram. Audio cassette tape formats are described in Appendix C, and the format for data stored on punched paper tape is outlined in Appendix D.

You will find that your SYM-1 will interface many devices designed to accompany the KIM computer. This compatability with KIM-related products is described in Appendix E. Appendix F explains how to create and use a sync tape for audio cassette operation. Appendices G and H contain Monitor Addenda and supplementary information relating to use of the SYM-1. Finally, Appendices I, J, K and L provide reference information on the SY6502, SY6522, SY6532 and SY2114 RAM IC devices.

The last item in the manual, which is not an appendix but an addendum, is a complete listing of the SYM-1 SUPERMON monitor program. Nothing is held back; you have the complete listing to allow you to use it any way you wish. Once you understand how the monitor works and the essentials of 6502 assembly language programming, this listing becomes an invaluable tool for implementing your own applications.

## CHAPTER 3

## PREPARING TO USE YOUR SYM COMPUTER

This chapter will take you, step-by-step, through the process of unpacking the SYM-1 and making it operational. After applying power and checking to see that the keyboard and display function properly, you will learn how to attach an audio cassette recorder, TTY, or CRT to the system.

### 3.1 PARTS CHECK

In addition to this manual, several other items are included with your microcomputer. Packed along with the SYM-1 microcomputer itself you should find a programming card containing a summary of 6502 instruction codes and SYM commands, a programming manual, a warranty card, which you should fill out and mail to Synertek Systems as soon as possible, and two edge connectors, one long and one short. Also included is a red plastic strip which serves as a faceplate over the lighted display. The terms of the warranty are explained on the warranty card. Also included with the computer is a packet of small rubber feet on which to mount your SYM-1 for table-top operation.

### 3.2 CAUTION ON MOS PARTS

The integrated circuits on your SYM-1 are implemented with Metal Oxide Silicon (MOS) technology and may be damaged or destroyed if accidentally exposed to high voltage levels. By observing a few simple precautions you can avoid a costly and disappointing mishap.

Static electricity is perhaps the least obvious, and thus most dangerous, source of voltage potential that can damage computer components. The SYM-1 is wrapped in special conductive material to protect it in shipping, and you should be careful to discharge any possible build-up of static electricity on your body before unpacking or handling the circuit board. Walking on a carpeted floor is especially liable to produce static electricity. Always touch a ground connection such as a metal window frame or an appliance with a three-pronged plug before handling your SYM-1, and avoid touching the pin connections on the back of the circuit board. Ungrounded or poorly grounded test equipment and soldering irons are other sources of potentially dangerous voltage levels. Make sure that all test equipment and soldering irons are properly grounded.

### 3.3 VISUAL CHECK

While observing the precautions described in section 3.2, take the SYM-1 from its box and remove the protective packing. Next, apply the small rubber mounting feet and place the SYM-1 on a flat surface with the keyboard facing you. Using Figure 3-1 you can identify the major system components and begin to familiarize yourself with the layout of the SYM-1 board. Chapter 4 describes the system in more detail, with appropriate schematics, but for now we're just concerned with powering-up and beginning operation.


### 3.4 RECOMMENDED POWER SUPPLIES

The SYM-1 microcomputer requires only the addition of a power supply to become fully operational. Any unit that supplies +5 Volts DC @ 1.5 amps and has adequate overload protection is acceptable. Synertek Systems does not recommend any particular make or model. Rather than buy an assembled power supply, you may want to build your own from one of the many kits available from hobby stores and mail order houses.

### 3.5 POWER SUPPLY CONNECTION

Now that you've obtained a 5-volt power supply, you're almost ready to power-up the SYM-1. Find the power supply edge connector (the smaller of the two edge connectors packed along with the microcomputer), and wire it as shown in Figure 3-2. Next, slide the connector onto the power connector pins located in the middle of the top edge of the board. Check to make sure that the wiring is correct and that the connector is properly oriented before attaching it to the board.

### 3.6 POWER-ON CHECK

Turn on the power supply. The red light to the left of the power connection should glow to indicate that power is reaching the board. The LED display above the keyboard should be completely blank, and a tone should be heard. Press the Carriage Return (CR) key. You should again hear the audible tone that is emitted when power is turned on or a key depression is sensed, and the display should show "SY1.1 . .". Carriage Return (CR) is the key that "logs you on" to the computer when first powering up or after pressing Reset (RST). If your computer isn't responding properly, turn off the power supply. Remove the power connector from the board and make sure that all wires are connected to the proper locations and are securely attached, then repeat the power-up procedure.

If after you recheck and repeat the power-up procedure, your SYM-1 does not respond as described above, refer to Appendix A for information on returning the unit for service.

### 3.7 KEYBOARD EXERCISE

Now that your SYM-1 is operational, let's try a small program to verify that the system is functioning properly. The program will add together two 8-bit binary numbers and store the result. As you enter the program, addresses and data will appear on the LED display as hexadecimal digits. Addresses are 16 bits long and thus will be represented by four hexadecimal digits, while data bytes are 8 bits long and will appear as two hex digits. Before entering the program, you may want to review the following listing of assembler code for the test program. The process of converting assembler code to machine language will be explained in Chapter 6.

| MONITR | $=\$ 8000$ |
| ---: | :--- |
| VALUE1 | $=\$ 0200$ |
| VALUE2 | $\$ 0201$ |
| RESULT | $\$ 0202$ |
| $*$ | $\$ 0203$ |
| START | CLC |
|  | CLD |
|  | LDA VALUE1 |
|  | ADC VALUE2 |
|  | STA RESULT |
|  | JMP MONITR |
|  | END |



Figure 3-2. POWER SUPPLY CONNECTIONS

Now enter the program by following the steps listed below. Asterisks indicate the displayed data contained in the identified locations. Simulated key tops stand for function keys (e.g., (CR) for carriage return) The period displayed at the end of each entry sequence is SUPERMON's standard prompt character. As each data byte is entered, the address will automatically increment.

YOU KEY IN DISPLAY SHOWS EXPLANATION

| (RESET) |  |  |
| :---: | :---: | :---: |
| (CR) | SY1.1.. | Keyboard log-on |
| (MEM) 200 (CR) | 0200.**. | Display contents of location 0200. |
| C1 | 0201.**. | Store C1 (Hex) in 0200, display next location. |
| 05 | 0202.**. | Store 05 (Hex) in 0201, display contents of 0202. |
| 00 | 0203.**. | Store 00 (Hex) in 0202, display 0203 |
| Enter Program: |  |  |
| 18 | 0204.**. | Store 18 (Hex) in 0203, display 0204 |
| D8 | 0205.**. | Store D8 (Hex) in 0204, display 0205 |
| AD | 0206.**. |  |
| 00 | 0207.**. |  |
| 02 | 0208.**. |  |
| 6D | 0209.**. | - |
| 01 | 020A.**. |  |
| 02 | 020B.**. |  |
| 8D | 020C.**. |  |
| 02 | 020D.**. |  |
| 02 | 020E.**. |  |
| 4 C | 020F.**. |  |
| 00 | 0210.**. |  |
| 80 | 0211.**. |  |
| (CR) | 211.**.. |  |
| Check to see that program is entered correctly: |  |  |
| (MEM) 200 (CR) | 0200.C1. | VALUE1 |
|  | 0201.05. | VALUE2 |
|  | 0202.00. | RESULT |
|  | 0203.18. | Clear carry flag |
|  | 0204.D8. | Set status register for binary add |
|  | 0205.AD. | Load VALUE1 into accumulator |
|  | 0206.00. | Address of VALUE1, low order byte |
|  | 0207.02. | Address of VALUE1, high order byte |
|  | 0208.6D. | Add VALUE2 to accumulator |
|  | 0209.01. | Address of VALUE2, low order byte |
|  | 020A.02. | Address of VALUE2, high order byte |
|  | 020B.8D. | Store accumulator |
|  | 020C. 02. | Address of RESULT, low order byte |
|  | 020D.02. | Address of RESULT, high order byte |
|  | 020E.4C. | JUMP to monitor |
|  | 020F.00. | Address of monitor, low order byte |
|  | 0210.80. | Address of monitor, high order byte |
| (CR) | 210.80.. | Exit from memory display and modify mode |

Your program is now entered and ready to execute. The two numbers you will add together, C1 (Hex) and 05 (Hex), are stored in locations 0200 and 0201 respectively. The result will be stored in location 0202. The two digit hex codes you entered in
succeeding memory locations are the addresses, operands, and 6502 instruction codes necessary to add together two 8-bit binary numbers and return to the monitor program. To execute the program and display the result, perform the following steps:
YOU KEY IN DISPLAY SHOWS EXPLANATION

| (GO) 203 (CR) | g 203. | Execute program starting at location 0203 |
| :--- | :--- | :--- |
| (MEM) 202 (CR) | 0202.C6 | Check result stored in location 0202 |
| (CR) | 202.C6. | Exit from memory display and modify mode |

Although this is a simple problem, it demonstrates the basic procedures for entering and executing a program on the SYM-1 as well as verifying that the system is operating properly.

### 3.8 ATTACHING AN AUDIO CASSETTE RECORDER

The program you entered in section 3.7 will remain stored in RAM memory only as long as the power remains on. As soon as the power is turned off, RAM data is lost, so to reuse the program you would have to enter it again from the keyboard. In order to provide you with a way to permanently store data and programs, SYM-1 is equipped with the hardware and software logic necessary to "talk to" an audio cassette recorder.

Since SYM-1 audio cassette operation involves high data transfer rates ( 185 bytes per second for HIGH-SPEED format), you should use a good quality recorder to ensure reliable performance. The unit should be equipped with an earphone jack for output, a microphone for input, a remote jack for remote control of the motor (optional), and standard controls for Play, Record, Rewind, and Stop. An additional feature that is useful but not essential is a tape counter. By keeping a record of counter values you can locate any program of data block manually without having to search the tape under program control at Play speed.

SYM-1 is designed to allow the cassette unit to be attached to either the Applications (A) or the Terminal (T) connector (requires a DB25 connector; see section 3.12). Refer to Figure 3-1 for the board location of these two connectors. Figure 4-3 shows how the Applications (A) edge connector should be wired for the cassette unit. The Terminal (T) connector should be wired as shown in Figure 4-3 if the unit is to be attached to the T connector. Keep the leads as short as possible and avoid running them near sources of electrical interference such as AC power cords. Always use the ground connection at the connector and do not ground directly to the power supply.

The remote control circuitry on the SYM-1 card allows a variety of cassette recorders to be used under software control. However, before you connect your remote control you must determine which type of connection is necessary for your particular recorder. Figure 3-3 illustrates the SYM-1 circuitry and eight different ways to hook it up. The following procedure can be used to determine which connection is necessary for your recorder:

1. Insert the remote control cable into your recorder. Install a tape in the unit.
2. Press play. The tape should not move. If it does, check the cable.
3. Measure the voltage at the center tip of the open end of the cable. (See Figure 3-4. Use ground reference from the EAR plug.) Record this as

AUDIO CASSETTE SYM REMOTE CONTROL CONNECTION


AUDIO CASSETTE RECORDER JACKS REMOTE CONTROL CONNECTIONS


Figure 3-3. REMOTE CONTROL TYPES AND CONNECTIONS

Table 3-1. AUDIO CASSETTE REMOTE CONTROL TYPE DETERMINATION


Reading $C$ (shorted)


Figure 3-4. REMOTE CONTROL PLUG UNIT

Reading A. Typically this will be either +6 to +8 volts, -6 to -8 volts, or ground.
4. Measure voltage at the shield of the open end of the cable. Record this as Reading B. The same typical values stated in step 3 will apply. Readings $A$ and $B$ should not be the same.
5. Using a wire jumper, short the shield and center tip together. Your tape should now move. Measure the voltage at the center tip (do not remove the short). Record this as Reading C.
6. If your tape moves in step 2 or your tape does not move in step 5, check your cable for opens or shorts.
7. Use Table 3-1 to determine which type of connections to make for your recorder.
8. After you have found the proper category for your recorder, Figure 3-3 illustrates which connections to make.

### 3.9 SAVE AND LOAD EXERCISE

To check cassette unit operation, we'll "Save" on tape the program presented in Section 3.7, then load the program back into RAM. But before beginning tape operations, we must set the volume and tone controls on the recorder to the correct position. This is accomplished by creating and using a "sync" tape as described in Appendix F. Follow those procedures now, keeping in mind that we will save the program, and thus will also load it back into RAM, in HIGH-SPEED format.

After adjusting you recorder, enter the program from the keyboard as you did before. Insert a tape into the recorder. If your unit is equipped with remote control, place it in Record mode. Since the motor for the cassette is under software control, the tape will not advance. If your unit does not have remote control, do not place the unit in Record mode until just before pressing (CR) while entering the save command shown below including the carriage return, before placing the unit in Play Mode.

| YOU KEY IN |
| :--- |
| $(\mathrm{SAV} 2) 3(-) 200(-) 210(\mathrm{CR}) \frac{\text { DISPLAY SHOWS }}{0-210 .}$ |
| Save locations 0200 <br> record with $1 \mathrm{D}=03$, in HIGH-SPEED <br> format. |

When recording starts the display will go blank. When recording is completed the display will re-light. All this should take approximately eight seconds. If your unit does not have remote control, stop the tape manually after the display re-lights.

Now rewind the tape to the starting point. If your unit has remote control, you will have to pull out the Remote jack from the recorder or keep your finger on the RST key.

To destroy the program stored in RAM, turn off system power, then turn it on again.
Log back onto the computer by pressing (CR), then place the cassette unit in Play mode if it is equipped with remote control. If you are operating the controls manually, you should first enter the load command shown below. Depress "PLAY" control on the cassette recorder before pressing (CR).

| YOU KEY IN | DISPLAY SHOWS |
| :--- | :--- |
| (LD 2) 3 (CR) | EXPLANATION |
|  |  |

This command directs the SYM-1 to search for the tape record with ID $=03$. While the SYM-1 is searching, an "S." will be displayed. When reading begins, the AUDIO indicator LED will glow and the cassette ID will be displayed on the left digit (see Appendix M).

If you are operating the controls manually, turn the recorder OFF. Under remote control, the motor will stop automatically.

Now follow the instructions in Section 3.7 for executing the program. The result of the addition, C6 (Hex), should appear on the display. If the "S." did not disappear when reading in the program, or if the cassette otherwise did not respond as described above, check all wiring connections, verify the settings of the volume and tone controls and repeat the recording and playback procedures, making sure that each step is performed correctly. If after rechecking connections and repeating the procedure you are still unsuccessful, refer to Appendix A.

### 3.10 ATTACHING A TTY

To enable you to add a hard copy output device to your system, SYM-1 interfaces to a TTY terminal. Since the Teletype Model 33ASR is widely used and easily obtained, it will be used in the procedures and diagrams in this section. To interface other terminals, use the information given in this section as a general guide and consult the terminal instruction manual for different wiring and connection options.

Your TTY should be set for 20 mA current-loop operation. If it is not, follow the manufacturer's instructions for establishing this configuration. In addition, check to make sure that your TTY is set up to operate in full-duplex mode. You need not concern yourself with the TTY data transmission rate. SYM-1 assumes 110 bits-persecond (baud) for TTY terminals.

Just like an audio cassette recorder, a TTY may be attached to either the Applications (A) connector or using a DB25 (see section 3.12), to the Terminal (T) connector connection (See Figure 3-1). Figure 3-5A shows how the edge connector should be wired if the TTY will be attached to the "A" connector. Figure 3-5B shows the proper connections if it will be attached to the "T" connector. Wire the edge connector as appropriate for your application, then slide it into position. To "log on" to the terminal enter the following command at the on-board keyboard (not on the TTY keyboard).

| YOU KEY IN | DISPLAY SHOWS |  |
| :--- | :--- | :--- |
| (RESET) |  |  |
| (CR) |  |  |
| (SHIFT) (JUMP) 1 (CR) | SY1.1 <br> blank | Log-on to keyboard |
| Log-on to TTY |  |  |

The TTY should respond with a carriage return and the TTY prompt character, a period. If it does not, turn off the power and re-check your connections, then power-up again.

### 3.11 TERMINAL EXERCISE

After the TTY prints the prompting character (".") as shown on the first line of the chart below, perform the rest of the steps listed to become acquainted with TTY operation. You will be entering a portion of the program presented in Section 3.7.


Figure 3-5. TTY I/O CONNECTIONS

| YOU KEY IN | TTY PRINTS | EXPLANATION |
| :---: | :---: | :---: |
|  |  | Prompt |
| M 200 (RETURN) | $\begin{aligned} & . M 200 \\ & 0200, * * \end{aligned}$ | Display contents of location 0200 |
| Cl | $\begin{aligned} & 0200, * *, \mathrm{C} 1 \\ & 0201, * *, \end{aligned}$ | Store C1 (Hex) in 0200, display 0201 |
| 05 | $\begin{aligned} & \text { 0201,**, } 05 \\ & 0202, * *, \end{aligned}$ | Store 05 (Hex) in 0201, display 0202 |
| (RETURN) | . | Return to monitor |

### 3.12 ATTACHING A CRT

SYM-1 is equipped with an RS-232 interface to facilitate the use of such RS-232 devices as a full-ASCII keyboard and CRT display. Figure 3-6 shows how the proper DB25 connector, which may be easily obtained from an electronics supply house or computer hobby store, should be wired. The location of the interface on the SYM-1 board is shown in Figure 3-1. Some older units may need to be wired differently. Refer to the section on jumper options in Chapter 4.

### 3.13 CRT EXERCISE

Operating a CRT terminal, such as Synertek Systems' Keyboard Terminal Module, is very similar to operating a TTY. Names of keys and their functions may vary slightly depending on the device, so you should consult your CRT operating manual to find which keys correspond to the TTY keys used in the exercise in section 3.11. SYM-1 automatically adjusts to data transmission rates of $110,300,600,1200,2400$, or 4800 baud for CRT operation. To set the baud rate, enter a "Q" on the CRT keyboard after powering-up (do not press any on-board keys). The CRT should respond with a ".", the terminal prompt character. Now repeat the exercise in Section 3.11 using the CRT keyboard.

In this chapter you have made your SYM-1 operational and learned how to attach several peripheral devices to the system. Let's move on to Chapter 4 and examine in detail the various features of SYM-1 hardware and software.

## CRT I/O CONNECTIONS



Figure 3-6. CRT I/O CONNECTIONS

## CHAPTER 4

## SYM-1 SYSTEM OVERVIEW

This chapter will describe your SYM-1 microcomputer system's hardware and software in sufficient detail to allow you to understand its theory of operation. Each integrated circuit (IC) component on the SYM-1 board is discussed and related to a functional block diagram. Each functional module is then discussed schematically and the I/O connectors are described. The system memory is then covered and the software is discussed briefly. Detailed data on the software itself is found in Chapter 5 of this manual.

### 4.1 HARDWARE DESCRIPTION

The SYM-1 microcomputer consists primarily of a 6502 CPU, one or more 6522 Versatile Interface Adapters (VIA), a 6532 Memory and I/O Controller and two types of memory involving any combination of several different components. Because of the flexibility of the memory structure, it is discussed in a separate section (4.2, below).

In any microcomputer system, all the components work together functionally as well as being physically interconnected. These connections are illustrated in Figure 4-1, a block diagram of the SYM-1 microcomputer system.

### 4.1.1 6502 CPU Description

The Central Processing Unit (CPU) of the SYM-1 microcomputer system is the 6502 microprocessor which is designed around a basic two-bus architecture--one full 16-bit address bus and an eight-bit data bus. Two types of interrupts are also available on the processor. Packaged in a 40 -pin dual-in-line package, the 6502 offers a built-in oscillator and clock drivers. Additionally, the 6502 provides a synchronization signal which indicates when the processor is fetching an instruction (operation code) from program memory.

During the following discussion of the 6502, you should refer to the Data Sheets in this manual, which describe the pin connections for all three of the major types of devices present on the SYM-1 microprocessor system.
4.1.1.1 Bus Structure. The 6502 CPU is organized around two main busses, each of which consists of a separate set of parallel paths which can be used to transfer binary information between the components and devices in the SYM-1 system. The address bus transfers the address generated by the processor to the address inputs of the peripheral interface and memory devices (i.e., the 6522 and 6532 components). Note that in the Data Sheet for the 6502, the address lines originate at pins 9-20 and 22-25 of the 6502 CPU. These address lines go to pins 2-17 on the 6522 and/or to pins 2, $5-8,10-15$ and $34-40$ on the 6532. Since the processor is almost always the only source of address generation in a system, an address bus is generally referred to as "unidirectional." That is the case with the SYM-1 microcomputer system. Since the address bus consists of 16 lines, the processor may read and write to a total of 65,536 bytes of storage (i.e., program memory words, RAM words, stack, I/O devices and other information), a condition which is normally referred to as a 64 K memory capacity."


The other bus in the 6502 processor is called the data bus. It is an eight-bit bidirectional data path between the processor and the memory and interface devices. When data is moved from the processor to a memory location, the system performs a write; when the data is traveling from memory to the CPU, a read is being performed. Pins 26-33 on the 6502, 6522 and 6532 devices are all data lines connected to the data bus. The direction of the transfer of data between these pin connectors is determined by the output of the Read/Write ( $\mathrm{R} / \mathrm{W}$, Pin 34) of the 6502. This line enables a write memory when it is "low" (when its voltage is below 0.4 VDC). Write is disabled and all data transfers will take place from memory to the CPU if the level is high (greater than 2.4 VDC).

One of the important aspects of the 6502 CPU is that it has two interrupt input lines available, Interrupt Request (labeled $\overline{\mathrm{IRQ}}$ in the Data Sheet) and a Non-Maskable Interrupt (labelled $\overline{\mathrm{NMI}}$ ).

Interrupt handling is one of the key aspects of microprocessor system design. Although the idea of interrupt handling is fairly simple, a complicating factor is the necessity for the processor to be able to handle multiple interrupts in order of priority (usually determined by the programmer) and not "losing track" of any of them in the process. These are concepts which you as a programmer-user of the SYM-1 will be concerned with only in advanced applications. The handling of user-generated interrupts is discussed elsewhere in this manual. If you do have occasion to alter pre-determined interrupt handling, it will be helpful for you to understand how the process works for the two types of interrupts in the 6502.

There are two main differences between the $\overline{I R Q}$ and $\overline{N M I}$ signals and their handling. First, $\overline{\mathrm{IRQ}}$ will interrupt the CPU only if a specific flag--the Interrupt Disable Flag (I)--in the system's Processor Status Register is cleared, i.e., zero. If this flag is "set"--i.e., one--the IRQ is disabled until the flag is cleared. But an NMI request (as its name implies) always causes an interrupt, regardless of the status of the I-flag. The other main difference between the two types of interrupts is that the $\overline{\mathrm{RQ}}$ interrupt is "level sensitive." Any time the signal is less than 0.4 VDC and the Interrupt Disable flag is cleared, an interrupt will take place. In the case of NMI, the interrupt is said to be "edge-sensitive" because it is dependent on a sequence of timing events. This interrupt will occur only if the signal goes "high" (i.e., exceeds 2.4 VDC) and then goes back to ground (less than 0.4 VDC). The interrupt occurs on the negative-going transition past 0.4 V .

The Data Sheet contains a summary of the 40 pins on the 6502 CPU and their function. Note that three of the pins--5, 35 and 36 --are not connected on the 6502.
4.1.1.2 Summary. The 6502 CPU is a versatile processor. It was selected for your SYM-1 microprocessor system because of its overall functional characteristics, which facilitate its use in a wide variety of applications. Its role in the SYM-1 system will become clearer when we discuss programming and software in Section 4.3 and in Chapters 5 and 6.

### 4.1.2 6522 Description

The SY6522 Versatile Interface Adapter (VIA) is a highly flexible component used on the SYM-1 module to handle peripheral interfaces. Two of these devices are standard components on your SYM-1; a third may be added merely by plugging it into the socket (U28) provided. Control of the peripheral devices is handled primarily through the two eight-bit bi-directional ports. Each line of these ports can be programmed to act as
either an input or an output. Also, several of the peripheral I/O lines can be controlled directly from the two very powerful interval timers integrated into the chip. This results in the capability to 1) generate programmable frequencies, 2) count externally generated pulses, and 3) to time and monitor real time events.

A description of the pin designations on the SY6522 is contained in the Data Sheet enclosed with your SYM-1. It should be used in following the discussion of the operation of the component in the SYM-1 module which follows. The Memory Map of the SYM-1 module (Figure $4-10$ ) will also be helpful during this discussion.
4.1.2.1 Processor Interface. Data transfers between the SY6522 and the CPU (6502) take place over the eight-bit data bus (DB0-DB7) only while the Phase Two Clock (D2) is high and the chip is selected (i.e., when CS1 is high and CS2 is low). The direction of these data transfers is controlled by the Read/Write line ( $R / W$ ). When this line is low, data will be transferred out of the processor into the selected 6522 register; when $\mathrm{R} / \mathrm{W}$ is high and the chip is selected, data will be transferred out of the SY6522. The former operation is described as the write operation, the latter the read operation.

Four Register Select lines (RSO-RS3) are connected to the processor's address bus to allow the processor to select the internal SY6522 register which is to be accessed. There are 16 possible combinations of these four bits and each combination accesses a specific register. Because of the fact that the SY6522 is a programmable-addressable device, these RS line settings, in combination with the basic device address, form the specific register address shown in the 6522 Data Sheet.

Two other lines are used in the SY6522 interface to the 6502 processor. The Reset line ( $\overline{\mathrm{RES}}$ ) clears all internal registers to a logical zero state (except T1, T2 and SR), placing all peripheral lines in the input state. It also disables the timers, shift register and other on-chip functions and disables interrupting from the chip. The Interrupt Request line ( $\overline{\mathrm{IRQ}}$ ) generates a potential interrupt to the CPU when an internal interrupt flag is set and a corresponding interrupt enable bit is set to a logical "1." The resulting output signal is then "wire or'ed" with other similar signals in the system to determine when and whether to interrupt the processor.
4.1.2.2 Peripheral Interface. As we mentioned earlier, peripheral interface is handled largely over two eight-bit ports, with each of the 16 lines individually programmable to act as an input or output line. Port A consists of lines PA0-PA7 and Port B of lines PB0-PB7.

Three registers are used to access each of the eight-bit peripheral ports. Each port has a Data Direction Register (DDRA and DDRB), which is used in specifying whether the pins are to act as inputs or outputs. If a particular bit in the Data Direction Register is set to zero, the corresponding peripheral pin is acting as an input; if it is set to " 1, " the pin acts as an output point.

Each of the 16 peripheral pins is also controlled by a bit in the output register (ORA and ORB) and a similar bit in the Input Register (IRA and IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit in the Output Register. A " 1 " in the appropriate Output Register causes the pin to go "high" (2.4 VDC or higher), and a zero causes it to go "low ( 0.4 VDC or lower).

Functionally, reading a peripheral port causes the contents of the appropriate Input Register to be transferred to the Data Bus.

The SY6522 has a number of sophisticated features which allow very positive control of data transfers between the processor and peripheral devices through the operation of "handshake" lines which involve the use of Peripheral Control Lines (CA1-CA2 and CB1-CB2). These operations are beyond the scope of this manual; if you are interested in further information, you should consult the data sheet enclosed.

### 4.1.3 6532 Description

Like the SY6522 described above, the SY6532 is used on the SYM-1 module to control peripheral interface. Only one SY6532 is furnished with your SYM-1 and no others are provided for.

From an operational standpoint, the SY6532 is quite similar to the SY6522. One key difference, particularly on your SYM-1 module, is the presence of a 128-byte $\times 8$-bit RAM within the SY6532. This is the location referred to as "System RAM" in discussions of the software operation and in the Memory Map (Figure 4-10).

A description of the pin designations on the SY6532 is included in the enclosed Data Sheet. You will notice that, like the SY6522, the SY6532 contains 16 peripheral I/O pins divided into two eight-bit ports (lines PA0-PA7 and PB0-PB7). Each of these pins can be individually programmed to function in input or output mode. $\overline{\mathrm{RQ}}$ on the SYM-1 SY6532 is not connected.

The Address lines (A0-A6) are used with the RAM Select ( $\overline{\mathrm{RS}}$ ) line and the Chip Select lines (CS1 and $\overline{\mathrm{CS} 2}$ ) to address the SY6532. It is in this addressing that the SY6532 differs somewhat from the SY6522's on your SYM-1 module. To address the 128-byte RAM on the SY6532, CS1 must be high and $\overline{\mathrm{CS} 2}$ and $\overline{\mathrm{RS}}$ must both be low. To address the I/O lines and the self-contained interval timer, CSI and $\overline{\mathrm{RS}}$ must be high and $\overline{\mathrm{CS2}}$ must be low. In other words, CS1 is high and $\overline{\mathrm{CS} 2}$ is low to address the chip; $\overline{\mathrm{RS}}$ is used to differentiate between addressing RAM and the I/O Interval Timer functions. Distinguishing between I/O lines and the Interval Timer is the function of Address Line 2 (A2), which is high to address the timer and low to address the I/O section. Again, the Memory Map in Figure $4-10$ clarifies these operations since they are largely software-directed and address-dependent.

### 4.1.4 Functional Schematics

Understanding the electrical interfaces among the various components may be of some interest to you as you use and expand your SYM-1 microcomputer. The figures on the following pages include segmented schematics, where each figure provides an electronic overview of the interface between the CPU and its related component devices and peripherals.

Table 4-1 describes the contents of each figure in this group of schematic segments.

# Table 4-1. INDEX OF SCHEMATIC SEGMENTS FIGURES 4-2 TO 4-9 

| Figure | Function/Segment Diagrammed |
| :--- | :--- |
| $4-2$ | TTY and CRT Interface |
| $4-3$ | Audio Cassette Interface |
| $4-4$ | Audio Cassette Remote Control |
| $4-5$ | I/O Buffer |
| $4-6$ | Keyboard/Display |
| $4-7$ | Control Section |
| $4-8$ | Memory Section |
| $4-9$ | Oscilloscope Output Driver |

Table 4-2 provides, in summary form, a list of the connector points on the four SYM-1 connectors. This allows you to determine pin and connector configurations for various application options.

Table 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1


(1) Jumper option
(B) Buffered

TABLE 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1 (Continued)

## POWER (P)

| +5 V | A | +VP (optional) |
| :--- | :--- | :--- |
| GND | B | GND |
| +5 V | C | +5V |
| GND | D | GND |
| +5 V | E | -VN (optional) |
| GND | F | GND |

TERMINAL (T)

| 1 | GND |
| :--- | :--- |
| 2 | RS-232 IN |
| 3 | RS-232 OUT |
| 4 | N.C. |
| 5 | $+5 V$ |
| 6 | +5V |
| 7 | GND |
| 8 | +5V |
| 9 | TTY Keyboard IN + |
| 10 | TTY Keyboard IN - |
| 11 | TTY Printer OUT - |
| 12 | TTY Printer OUT + |
| 13 | N.C. |
| 14 | Audio Remote NPN HI |
| 15 | Audio Remote NPN LO |
| 16 | Audio Remote PNP LO |
| 17 | Audio Remote PNP HI |
| 18 | Audio IN |
| 19 | Audio GND |
| 20 | N.C. |
| 21 | Audio Out (HI) |
| 22 | N.C. |
| 23 | Audio Out (LO) |
| 24 | N.C. |
| 25 | Audio GND |

KEYBOARD (K)
$1+5 \mathrm{~V}$
$2+5 \mathrm{~V}$
$3+5 \mathrm{~V}$
$4+5 \mathrm{~V}$
$5+V P$
$6+V P$
7 -VN
8 -VN
9 GND
10 GND
11 GND
12 GND
13 RS-232 IN
14 RS-232 OUT



Figure 4-3. AUDIO CASSETTE INTERFACE SCHEMATIC



Figure 4-5. I/O BUFFERS SCHEMATIC


Figure 4-5a. I/O BUFFERS, PC LAYOUT BLOW-UP

KEYBOARD/DISPLAY


CONTROL


Figure 4-7. CONTROL SECTION SCHEMATIC

MEMORY



Figure 4-9. OSCILLOSCOPE OUTPUT DRIVER SCHEMATIC

### 4.2 MEMORY ALLOCATION

This section describes the standard memory allocation in your SYM-1 microcomputer system. It makes extensive use of the detailed Memory Map contained in Figure 4-10. Also described in this section is the technique by which ROM and RAM addressing and usage may be altered by using an array of on-board jumpers which allow you to modify and expand your SYM-1 memory. Expanding RAM memory using off-board components is taken up briefly in Section 4.2.3, although a detailed discussion of this is reserved for Chapter 8, "System Expansion".

### 4.2.1 Standard Memory Allocation

Figure $4-10$ is a map of the standard memory allocation in your SYM-1 microcomputer. Provided with your system are 1 K of on-board RAM, extending from location 0000 to 03 FF in the Memory Map. Note that the top-most eight bytes (locations 00F8 to 00 FF ) in Page Zero of this 1 K block are reserved for use by the system and should not be used by your programs. The remainder of Page Zero is largely similar to the rest of the RAM provided, but it also has some special significance for addressing which will become clearer in Section 4.3. Locations 0100-01FF in the 1 K memory block furnished with your system are reserved for stack usage. Your programs may use this area, but you should use it for normal stack operations incidental to operating your programs. Locations 0200-03FF are general-use RAM for your program and data storage.

In addition to the 1 K of on-board RAM furnished with your system, sockets are provided for 3 K of plug-in RAM, allowing you to have 4 K of on-board RAM memory. These sockets occupy memory locations 0400-0FFF.

The SUPERMON monitor resides in ROM at memory locations $8000-8 \mathrm{FFF}$. (As you know, the SY 6502 CPU addresses all memory and I/O identically, so that it is immaterial whether a specific address location is occupied by RAM, ROM or I/O devices.) The next 4 K block, from 9000-9FFF, is reserved for future expasion of SUPERMON, although you may use those locations if you wish to do so, provided you remember that if you should obtain an expanded SUPERMON system in the future these addresses may be used.

Extending from A000-AFFF are the I/O devices on your SYM-1 module. As we have previously said, each port on the SY6522/SY6532 devices in SYM-1 is an addressable location. Sheets 2-6 of Figure 4-10 provide you with a detailed Memory Map breakdown of how these devices are addressed. Note that within the SY6532 is a 128 byte segment (locations A600-A7FF). This is the RAM which is resident on the SY6532 used by SYM-1 as System RAM. Sheet 4 of Figure 4-10 describes each memory location within System RAM in detail; you will need this data if you wish to make use of the capability of the system for modifications to SUPERMON. These modifications may include creating your own commands (as described in Chapter 5) which may be entered as if they were Monitor commands. Other such modifications making use of System RAM locations are described in Chapter 9 of this manual.

Memory locations B000-FF80 may be used by your programs, provided of course you have expanded memory to fill those address locations (see Chapter 8). Note, however, that if you plan to obtain the Synertek Systems 8K BASIC module at some later date, that module will occupy locations C000-DFFF. You should plan your applications programs accordingly. Locations FF80-FFFF are reserved for special use by the system, and should not be used in any of your applications code.


Figure 4-10. STANDARD MEMORY MAP, SYM-1


Figure 4-10 (Cont'd). MEMORY MAP FOR SY6522 VIA \#1 (DEVICE U25)


Figure 4-10 (Cont'd). MEMORY MAP FOR SY6532 (DEVICE U27)

| SYMBOL | ADDRESS | DEFAULT VALUE | COMMENTS |
| :---: | :---: | :---: | :---: |
| IRQVEC | A67F | 80 | IRQ Vector |
|  | A67E | OF |  |
| RSTVEC | A67D | 8B | RESET Vector |
|  | A67C | 4A |  |
| NMIVEC | A67B | 80 | NMI Vector |
|  | A67A | 9B |  |
| UIRQVC | A679 | 80 | User IRQ Vector |
|  | A678 | 29 |  |
| UBRKVC | A677 | 80 | User Break Vector |
|  | A676 | 4A |  |
| TRCVEC | A675 | 80 | Trace Vector |
|  | A674 | C0 |  |
| EXEVEC | A673 | 88 | 'Execute' Vector |
|  | A672 | 7E |  |
| SCNVEC | A671 | 89 |  |
|  | A670 | 06 | Display Scan Vector |
|  | A66F | 4 C |  |
| URCVEC | A66E | 81 |  |
|  | A66D | D1 | Unrecognized Command Vector |
|  | A66C | 4 C |  |
| URSVEC | A66B | D1 |  |
|  | A66A | 81 | Unrecognized Syntax Vector |
| INSVEC | A668 | 89 |  |
|  | A667 | 6A | In Status Vector |
|  | A666 | 4 C |  |
| OUTVEC | A665 | 89 |  |
|  | A664 | 00 | Output Vector |
|  | A663 | 4 C |  |
| INVEC | A662 | 89 |  |
|  | A661 A660 | BE 4 C | Input Vector |
| YR | A65F | 00 |  |
| XR | A65E | 00 |  |
| AR | A65D | 00 |  |
| FR | A65C | 00 | User Registers |
| SR | A65B | FF |  |
| PCHR | A65A | 8B |  |
| PCLR | A659 | 4A |  |
| MAXRC | A658 | 10 | Max. No. Bytes/Record, Paper Tape (Note 6) Last Monitor Command |
| LSTCOM | A657 | 00 |  |
| TV | A656 | 00 | Trace Velocity (Note 5) |
| KSHFL | A655 | 00 | Hex Keyboard Shift Flag |
| TOUTFL | A654 | B0 | In/Out Enable Flags (Note 4) |
| TECHO | A653 | 80 | Terminal Echo (Note 3) |
| ERCNT | A652 | 00 | Error Count (Note 2) |
| SDBYT | A651 | 4 C | Baud Rate (Note 1) |
| PADBIT | A650 | 01 | Number of Padbits on Carriage Return |

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532

| SYMBOL | ADDRESS | DEFAULT VALUE | COMMENTS |
| :---: | :---: | :---: | :---: |
| P1H | A64F | 00 |  |
| P1L | A64E | 00 |  |
| P2H | A64D | 00 | 16-Bit Parameters |
| P2L | A64C | 00 |  |
| P3H | A64B | 00 |  |
| P3L | A64A | 00 |  |
| PARNR | A649 | 00 | No. of Parameters Entered |
|  | A648 | 00 |  |
|  | A647 | 00 | Not Used |
|  | A646 | 00 |  |
| RDIG | A645 | 06 | Right-most Digit of Display Buffer |
| DISBUF | A644 | 86 |  |
|  | A643 | 6 E |  |
|  | A642 | 6D | Display Buffer |
|  | A641 | 00 |  |
|  | A640 | 00 |  |
| SCRF | A63F | 00 |  |
| SCRE | A63E | 00 | Monitor Scratch Locations |
| SCRD | A63D | 00 |  |
| TAPET2 | A63C | 5A | High Speed Tape Waveform |
| SCRB | A63B | 00 | Monitor Scratch Locations |
| SCR6 | A636 | 00 |  |
| TAPET1 | A635 | 33 | High Speed Tape Waveform |
| SCR4 | A634 | 00 | Monitor Scratch Locations |
| SCR3 | A633 | 00 |  |
| HSBDRY | A632 | 46 | High Speed Tape Boundary |
| KMBDRY | A631 | 2 C | KIM Tape Boundary |
| TAPDEL | A630 | 04 | High Speed Tape Leader |
| JTABLE | A62F | D0 | User Socket P3 (Jump Entry No. 7) |
|  | A62E | 00 |  |
|  | A62D | C8 | User Socket P2 (Jump Entry No. 6) |
|  | A62C | 00 |  |
|  | A62B | 03 | 0300 (Jump Entry 5) |
|  | A62A | 00 | 0200 (Jump Entry 4) |
|  | A628 | 00 | 0200 (Jump Entry 4) |
|  | A627 | 00 | 0000 (Jump Entry 3) |
|  | A626 | 00 |  |
|  | A625 | 8B | NEWDEV (Jump Entry 2) (Note 7) |
|  | A624 A623 | 64 88 | TTY (Jump Entry 1) |
|  | A622 | A7 |  |
|  | A621 | C0 | BASIC (Jump Entry 0) |
| SCPBUF | A61F | -- |  |
|  | A600 | -- | Scope Buffer, No Defaults (32 locations) |

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)

## NOTES - SYSTEM RAM

SDBYT

1. BAUD RATE - ..... 110 ..... D5
300 ..... 4 C
600 ..... 24
1200 ..... 10
2400 ..... 06
4800 ..... 01
2. ERCNT - Used by LD P, FILL, B MOV
Count of bytes which failed to write correctlyAnd invalid checksums up to $\$ \mathrm{FF}$
3. TECHO - bit 7 - ECHO/NO ECHO
bit 6 - OUTPUT/NO OUTPUT This bit is toggled everytime a control O (ASCII OF) is encountered in the input stream.
4. TOUTFL - bit 7 = enable CRT IN bit $6=$ enable TTY IN

bit 5 = enable TTY OUT

bit 4 = enable CRT OUT
5. TV - TRACE VELOCITY$00=$ SINGLE STEPnon-zero - PRINT PROGRAM COUNTER AND ACCUMU-LATORTHEN PAUSE AND RESUME
PAUSE DEPENDS ON ..... TV
(TRY TV = 09)
6. USER PC - DEFAULT $=8 B 4 \mathrm{~A}=$ RESET
7. NEW DEV TO CHANGE BAUD RATE ON RS-232 INTERFACE.

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)


Figure 4-10. MEMORY MAP FOR SY6522 VIA \#2 (DEVICE U28-USER SUPPLIED) (Continued)


Figure 4-10. MEMORY MAP FOR SY6522 VIA \#3 (DEVICE U29) (Continued)

### 4.2.2 Address Decoding Jumper Options

Four sockets (labeled PO-P3 on the board) for ROM, PROM or EPROM are provided with your SYM-1. Each socket may contain any of four different types of Read-Only Memory devices, up to a total of 28 K . The four acceptable devices are the SY2716, the SY2316B, the SY2332 and the SY2364. Each device is slightly different, but they are all read-only memories. They may appear in any combination on a SYM-1 microcomputer system, provided their total capacity does not exceed 24 K . But since the devices have different memory capacities, it is necessary to alter normal addressing to accomodate the specific devices selected.

To serve this purpose, we have provided a set of jumpers, located just to the left of the center of the board and directly under the two 74LS145's. The schematic in Figure 4-11 illustrates each useful jumper combination and Table 4-3 outlines them in greater detail. (Note that Table 4-3 contains other jumpers available on the SYM-1, not all of which pertain to memory use.) The broken lines in Figure 4-11 indicate the jumpers installed at the factory. Note, for example, that the first PROM socket, labeled PO (device U20) is associated with the address group beginning with 8000. If it were necessary to change this configuration, you would remove the connection from Pin 1 of the lower address decoder U10 (74LS145) to jumper connection 7-J so that it becomes associated with a jumper combination which addresses the device you wish to address. Table 4-3a will assist you in configuring your selection of ROM correctly.

Near the bottom of the board below the speaker unit are four jumpers labeled JJ, KK, LL and MM. These enable Write Protection on the RAM in the four 1 K blocks available on the board. Jumper 45-MM is factory-installed, enabling Write Protection on System RAM (the 128-byte block in the SY6532). As you add RAM later, or to Write Protect any of the on-board RAM aside from System RAM, you must connect the appropriate jumpers to enable the Write Protect function on the desired memory locations. RAM may be enabled for Write Protect in 1 K blocks.

These jumpers offer you flexibility to adapt the SYM-1 board to your particular application. The jumpers will give you the ability to do the following:
o Use $2 \mathrm{~K}, 4 \mathrm{~K}$, or 8 K byte ROM or PROM in each 24 pin socket.
o Complete flexibility in selecting user PROM addressing.
o Ability to auto power-on to any of the ROM/PROM sockets.

- Write protect expansion RAM.


### 4.2.3 Off-Board Expandability

SYM-1 is expandable, on-board, up to 28 K bytes of EPROM/ROM memory and 4 K bytes of RAM, with 4 K bytes of address space allocated to the on-board $\mathrm{I} / \mathrm{O}$ devices. Further expansion of any combination of ROM, PROM, RAM or I/O can be implemented by using SYM's "E" (Expansion) connector to attach an auxiliary board containing the additional devices. Total expandability is limited only by the amount of addressing capability of the SY6502 CPU, i.e., 64 K bytes.

Detailed instructions for implementing off-board expansion are contained in Chapter 8, "System Expansion."

### 4.2.4 I/O Buffers

Your SYM-1 board comes to you equipped with four specially configured I/O buffer circuits. (See Figure 4-5.) The circuit configuration and PC Board layout allow the user to configure these buffers in many ways.

EPROM/ROM JUMPER LOCATIONS AND USAGES


Figure 4-11. MEMORY ADDRESS DECODING JUMPER OPTIONS

Table 4-3. SYM-1 JUMPERS

| JUMPER <br> LETTER | POSITION NUMBER |
| :---: | :---: |
| A,B,C,D | 1,2,3 |
| E,F,G,H | 4,5,6 |
| J,K,L,M | $\begin{aligned} & 7,8,9,10,11,12 \\ & 13,14,15,16,17,18 \end{aligned}$ |
| N | $\begin{aligned} & 19 \\ & 20 \end{aligned}$ |
| P | $\begin{aligned} & 19 \\ & 20 \end{aligned}$ |
| R | $\begin{aligned} & 19 \\ & 20 \end{aligned}$ |
| S | $\begin{aligned} & 19 \\ & 20 \end{aligned}$ |
| T | 21 |
| U | 22 |
| V | 23 |
| W | 24 |
| X | 25 |
| Y | 26 |
| BB | 31 |
| CC | 32 |
| DD | $\begin{aligned} & 33 \\ & 34 \end{aligned}$ |
| EE | $\begin{aligned} & 35 \\ & 36 \end{aligned}$ |
| FF | $\begin{aligned} & 37 \\ & 38 \end{aligned}$ |
| GG | $\begin{aligned} & 39 \\ & 40 \end{aligned}$ |
| HH | 41 |
| $\begin{aligned} & \mathrm{JJ} \\ & \mathrm{KK} \\ & \mathrm{LL} \\ & \mathrm{MM} \end{aligned}$ | $\begin{aligned} & 42 \\ & 43 \\ & 44 \\ & 45 \end{aligned}$ |

JUMPER LETTER

1,2,3

7,8,9,10,11,12
$13,14,15,16,17,18$
19 (1) 20

19 (1)
(1)

19 (1)
20
21
T
22
V 23
W 24
X 25
Y 26
BB 31
CC
33
34

35

37
38

41
JJ 42
LL 44
MM
45

## DESCRIPTION

PROM/ROM Device Select (See Table 4-3a)
ADDRESS SELECT
(See Table 4-3b)
Auto Power-On to U20 (2)
Disable Auto Power-On to U20
Auto Power-On to U21 ..... (2)
Disable Auto Power-On ..... U21
Auto Power-On to U22 ..... (2)
Disable Auto Power-On ..... U22
Auto Power-On to U23 ..... (2)
Disable Auto Power-On ..... to U23
Enables Monitor RAM at A0xx ..... (3)
Enables Monitor RAM at F8xx ..... (3)
RCN-1 to connector A-N
Enables Software Debug ON
Enables Software Debug OFF
DBOUT to connector E-17
Connects TTY IN to PB6 @A402
Connects CRT IN to PB7 @A402
To run TTY @ +5V and GND
To run TTY @ +5 V and -Vn ..... (4)
To run TTY @ +5 V and -Vn ..... (4)
To run TTY @ +5V and GNDTo run TTY @ +5 V and GNDTo run TTY @ +5 V and -Vn(4)
To run RS232 @+5V and GNDTo run RS232 @ +5 V and -Vn(5)
Decode line $\overline{18}$ to connector A-K
Enable sof tware write protect 3 K block
Enable sof tware write protect 2 K blockEnable software write protect 1K blockEnable software write protect monitor RAM

Table 4-3. SYM-1 JUMPERS (Continued)

## NOTES

1 Only one socket (U20, U21, U22, U23) should be jumpered to position 19 at one time. The remaining three sockets should be jumpered to position 20.

2 See software consideration of auto power-on in Chapter 9.
3 One or both can be connected at the same time.
4 These positions require a recommended -9 V to -15 V supply applied to the power connector pin E. R107 should be adjusted (removed and replaced) for your proper current loop requirements.

Example: (for 60 ma current loops and $\mathrm{Vn}=-10 \mathrm{~V}$ )
a. Connect DD to 33

EE to 35
FF to 38
b. R107 $=\frac{\mathrm{Vn}-5 \mathrm{~V}}{\mathrm{I}}=\frac{(10-5)}{60 \mathrm{ma}}=100$

R107 $=300 \pi$ (as installed) for 20 ma current loop and $\mathrm{Vn}=-10 \mathrm{~V}$
5 For RS232 devices using other than LM1489 or equivalent input receivers (i.e., probably terminals older than ten years) then GG should be strapped to 40 and a -9 V to -15 V supply applied to the power connector pin E .

Table 4-3a. SYM-1 PROM/ROM DEVICE SELECT

| SOCKET <br> LOCATION | SOCKET <br> NAME | MEMORY DEVICE | JUMPER LETTER | POSITIO NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| U20 | P0 | 2716 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 5 \text { or } 6 \end{aligned}$ |
| U20 | P0 | 2316 | $\begin{aligned} & \text { A } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 2 \text { or } 3 \end{aligned}$ |
| U20 | P0 | 2332 | $\begin{aligned} & \text { A } \\ & \text { E } \end{aligned}$ | $2 \stackrel{1}{\text { or }} 3$ |
| U20 | P0 | 2364 | $\begin{aligned} & \text { A } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |
| U21 | P1 | 2716 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 5 \text { or } 6 \end{aligned}$ |
| U21 | P1 | 2316 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 2 \text { or } 3 \end{aligned}$ |
| U21 | P1 | 2332 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~F} \end{aligned}$ | $2 \stackrel{1}{\text { or }} 3$ |
| U21 | P1 | 2364 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~F} \end{aligned}$ | 1 |
| U22 | P2 | 2716 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{G} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 5 \text { or } 6 \end{aligned}$ |
| U22 | P2 | 2316 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{G} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 5 \text { or } 6 \end{aligned}$ |
| U22 | P2 | 2332 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{G} \end{aligned}$ | $\stackrel{1}{\text { or }} 3$ |
| U22 | P2 | 2364 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{G} \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |
| U23 | P3 | 2716 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 5 \text { or } 6 \end{aligned}$ |
| U23 | P3 | 2316 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 2 \text { or } 3 \\ & 2 \text { or } 3 \end{aligned}$ |
| U23 | P3 | 2332 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{H} \end{aligned}$ | $2 \stackrel{1}{\text { or }} 3$ |
| U23 | P3 | 2364 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |

NOTE: 2716 devices assumes Synertek, Intel or equivalent pin outs.

Table 4-3b. SYM-1 ADDRESS SELECT

## High Order SYM-1

 Address lines|  | ${ }_{1}^{\text {A }}$ | A | A | A 12 |  |  | $\begin{aligned} & \text { A } \\ & 0 \end{aligned}$ | A 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2K Blocks |  |  |  |  |  |  |  |  |
|  | 1 | 0 | 0 | 0 | 0 | x | x | x |
|  | 1 | 0 | 0 | 0 | 1 | x | $x$ | x |
|  | 1 | 0 | 0 | 1 | 0 | x | x | $x$ |
|  | 1 | 0 | 0 | 1 | 1 | x | x | $x$ |
|  | 1 | 0 | 1 | 0 | 0 | x | x | x |
|  | 1 | 0 | 1 | 0 | 1 | $x$ | x | x |
|  | 1 | 0 | 1 | 1 | 0 | x | x | x |
|  | 1 | 0 | 1 | 1 | 1 | $x$ | $x$ | x |
|  | 1 | 1 | 0 | 0 | 0 | x | $x$ | x |
|  | 1 | 1 | 0 | 0 | 1 | x | x | x |
|  | 1 | 1 | 0 | 1 | 0 | x | x | x |
|  | 1 | 1 | 0 | 1 | 1 | $x$ | x | $x$ |
|  | 1 | 1 | 1 | 0 | 0 | x | x | x |
|  | 1 | 1 | 1 | 0 | 1 | x | $x$ | $x$ |
|  | 1 | 1 | 1 | 1 | 0 | x | x | x |
|  | 1 | 1 | 1 | 1 | 1 | X | x | x |

$\left.\begin{array}{l}\text { JUMPER } \\ \text { NUMBERS (2) }\end{array}\right] \quad\left[\begin{array}{l}\text { JUMPER } \\ \text { LETTERS }\end{array}\right.$


$\overline{\mathrm{AO}}$ Onboard I/O

$\overline{A \overline{8}}$ Onboard I/O

$$
+5 \mathrm{~V}
$$




$11000 \times 1 \times$
$\begin{array}{llllllll}1 & 1 & 0 & 0 & 1 & X & X & X\end{array}$

$\begin{array}{llllllll}1 & 1 & 0 & 1 & 1 & X & X & X\end{array}$
$\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & X & X\end{array}$
$11101 \times$ X X
$\begin{array}{lllllll}1 & 1 & 1 & 0 & X & X\end{array}$
$\overline{\mathrm{FO}}$

$\overline{\mathrm{F} 8}$

$\begin{array}{llllllll}1 & 1 & 1 & 1 & 1 & X & X & X\end{array}$
$X=$ Don't care.

NOTES: (1) Broken lines indicate delivered version of jumpers.
(2) Each jumper number represents a 2 K address space decode.
(3) Jumper numbers can be wire or'ed to increase the address space of the $\overline{\mathrm{CS}}$ on any socket (i.e., decoder is open collector.)

The single-stage circuit consists of a transistor and "circuit positions" for the user to add resistors, capacitors and dioders in any of many positions. This flexibility allows inverting and noninverting stages, input-resistive or capacitive coupling and much more. The user should refer to the schematic and P.C. layout in Figure 4-5a in order to completely understand this circuit.

### 4.3 SOFTWARE DESCRIPTION

Software on your SYM-1 microcomputer must be discussed from two perspectives. First, the SYM SUPERMON Monitor software which handles keyboard display, interrupts and other requirements for system operation must be understood. We will discuss this subject in succeeding sections. The second aspect of software is the microprocessor assembly language with which you will write your applications programs. A brief introduction to the 6502 instruction set is included later in this chapter.

In this chapter, we discuss the SYM-1 command language syntax only briefly; Chapter 5 contains a detailed discussion of each of the instructions in the set. Chapter 6 will help you through the process of using these and the 6502 language in applications programming by describing three selected sample programs.

### 4.3.1 Monitor Description - General

Figure 9-1 illustrates the general system flow of the SYM-1 SUPERMON Monitor software. As you can tell, the main program is simple and straightforward. Its purpose is to direct processing to the appropriate I/O or command routine, and for this reason it is thought of as a "driver"--it "drives" or directs the software.

The means by which the Monitor handles the direction of software flow is one of the unique features of the SYM-1 system and is worth a brief explanation at this point. We will discuss the subject in greater detail in Chapters 5 and 8.

When the SUPERMON Monitor receives a one- or two-character command from the on-board keyboard, TTY or CRT terminal, it then accepts $0-3$ parameters associated with the command. The string of command and parameters (if any) is terminated by a carriage return. It is noteworthy that each instruction which may be entered by use of a single key on the on-board keyboard may also be entered with a similar command from a terminal.

Upon receiving a command and up to three parameters, SUPERMON checks to determine whether the command and its associated number of parameters is a defined combination. If so, the command is executed. Otherwise, an error message is printed or displayed showing the ASCII representation of the command which was not recognized.

For example, a "GO" with one parameter causes the program to pass control to the program stored at the memory location indicated by the parameter. Thus, a "GO" followed by " 0200 " instructs the system to begin executing the instructions stored starting at memory location 0200. A "GO" with no parameters (i.e., "GO" followed by a Carriage Return) will cause program execution to resume at the address stored in the "pseudo Program Counter" (memory locations A659 and A65A).

However, a "GO" command with two or three parameters is not a defined command in SUPERMON, and will result in a display or message of "Er 47". The "47" is the ASCII representation for a " G " and is designed to help you define the instruction or command which was not recognized.

The monitor is designed so that you can extend the range of defined command-parameter combinations by "intercepting" the error routine before it executes and designing your own series of pointers to memory locations to be associated with specific commands. Thus, you might wish to define a "GET" routine which could be entered at the keyboard with a "GO" and two parameters. You will learn how to do this in Chapter 9.

### 4.3.2 Software Interfacing

The SYM-1 Monitor is structured to be device-independent. Special requirements for device handling are "outside" the Monitor's central control routines, which isolate them from the Monitor's standard functions. Also, as we have indicated, SYM-1 commands may be entered from any device. It is not necessary to use the on-board keyboard to do so. This means you need not concern yourself with the details of I/O; they are handled internally.

### 4.3.3 6502 Microprocessor Assembly Language Syntax

The SY6502 microprocessor used on your SYM-1 is an eight-bit CPU, which means that eight bits of data are transferred or operated upon at a time. It has a usable set of 56 instructions used with 13 addressing modes. Instructions are divided into three groups.

Group One instructions, of which there are eight, are those which have the greatest addressing flexibility and are therefore the most general-purpose. These include Add With Carry (ADC), the logical AND (AND), Compare (CMP), the logical Exclusive OR (EOR), Load A (LDA), logical OR with Accumulator (ORA), Subtract With Carry (SBC) and Store Accumulator (STA).

Group Two instructions include those which are used to read and write data or to modify the contents of registers and memory locations.

The remaining 39 instructions in the SY6502 instruction set are Group Three instructions which operate with the X and Y registers and control branching within the program. You'll learn more about these instructions in the next section. More detailed information can be found in the Synertek Programming Manual for the SY6500 family.

An assembly language instruction consists of the following possible parts:

Label \begin{tabular}{l}
Optional. Used to allow branching to the line containing the label <br>
and for certain addressing situations. <br>
Required. The mnemonic is a three-character abbreviation which <br>
represents the instruction to be carried out. Thus the mnemonic <br>
to store the contents of the accumulator in a specific memory <br>
location is "STA" (STore Accumulator). <br>

Operand(s) - | Some may be required, or none may be allowed. This depends |
| :--- |
| entirely upon the instruction itself and may be determined from |
| the later discussion. | <br>

Comment - Optional. Separated from last operand (or from the command <br>
mnemonic where no operand is used) by at least one blank. These <br>
words are ignored by the assembler program but are included only <br>
to allow the programmer and others to understand the program.
\end{tabular}

The SY6502 allows 13 modes of addressing, which makes it one of the most flexible CPUs on the market. Table 4-4 describes these addressing modes briefly. Details may be found in the Synertek Programming Manual for the SY6500 family.

You will note that some of the addressing modes make use of Page Zero, a concept introduced briefly earlier in this chapter. Page Zero addressing modes are designed to reduce memory requirements and provide faster execution. When the SY6502 processor encounters an instruction using Page Zero addressing, it assumes the high-order byte of the address to be 00, which means you need not define that byte in your program. This technique is particularly useful in dealing with working registers and intermediate values. As the Memory Map (Figure 4-10, Sheet 1) shows, memory locations 0000-00FF make up Page Zero.

### 4.3.4 SY6502 Instruction Set

Table 4-5 provides you with a summary of the SY6502 instruction set. Each instruction is shown with its mnemonic, a brief description of the function(s) it carries out, and the corresponding "op code" for each of its valid addressing modes. The "op code" is the hexadecimal representation of the instruction and is what will appear when the instruction byte is displayed by SUPERMON.

When creating applications programs for your SYM-1, you will typically write them in the SY6502 assembly language mnemonic structure shown in Table 4-5, then perform a "hand assembly" to generate the "op codes" and operands. The process of hand assembling code is explained in greater detail in Section 6.2.2. You will be referring to this table--or to your SYM Reference Card--quite frequently during programming.

To understand some of the instructions, you should be aware of six "status register" flags which are set and reset by the results of program execution. Generally, these flags and their functions are:
$\mathbf{N} \quad$ - Set to "l" by CPU when the result of the previous instruction is negative
Z - Set to " 1 " by CPU when the result of the previous instruction is zero
C - Set to " 1 " by CPU when the previous instruction results in an arithmetic "carry"
Set to "0" by CPU when the previous instruction results in "borrow" (subtract)
Also modified by shift, rotate and compare instructions.
I - When "1," IRQ to the CPU is held pending
D - When " 1, CPU arithmetic is operates in decimal mode
V - Set to " 1 " by CPU when the result of the previous instruction causes an arithmetic overflow

The Synertek Programming Manual (MNA-2) discusses this subject in greater detail.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES

## SY6502 INSTRUCTION SET SUMMARY

Addressing Modes

*Except BRK which is two bytes when not using SUPERMON or when in DEBUG mode.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES (Continued)


Table 4-5. SY6502 CPU Instruction Set Summary


Table 4－5．SY6502 CPU Instruction Set Summary（Continued）

|  | 6502 INSTRUCTION SET SUMMARY | Mode |  |  |  |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instr | Description | $\sum_{n}^{n}$ | 䓜 | $\sum_{H} \sum_{H}$ | N | $\begin{aligned} & x \\ & N \\ & \hline \end{aligned}$ | $\underset{N}{N}$ |  | $\left\|\begin{array}{l} x \\ i \end{array}\right\|$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{H} \end{aligned}$ | ｜ | $\stackrel{N}{N}$ | 易 | 总 | N | z | C | I | D | v | B |
| BVC | Branch on $V=0$ <br> Branch on overflow clear |  |  |  |  |  |  |  |  |  |  |  | 50 |  | － | － | － | － | － | － | － |
| BVS | Branch on $\mathrm{V}=1$ <br> Branch on overflow set |  |  |  |  |  |  |  |  |  |  |  | 70 |  | － | － | － | － | － | － | － |
| CLC | $0 \rightarrow+\text { Clear carry flag }$ | 18 |  |  |  |  |  |  |  |  |  |  |  |  | － | － | 0 | － | － | － | － |
| CLD | $0 \rightarrow \mathrm{D} .$ | D8 |  |  |  |  |  |  |  |  |  |  |  |  | － | － | － | － | 0 | － | － |
| CLI | ```\[ 0 \rightarrow I \] Clear interrupt disable flag``` | 58 |  |  |  |  |  |  |  |  |  |  |  |  | － | － | － | 0 | － | － | － |
| CLV | $0 \rightarrow \underset{\text { Clear overflow flag }}{ }$ | B8 |  |  |  |  |  |  |  |  |  |  |  |  | － | － | － | － | － | 0 | － |
| CMP | $A-M$ <br> Compare memory and accumulator |  |  | C9 | C5 | D5 |  | CD | DD | D9 | Cl | DI |  |  | ＊ | ＊ | ＊ | － | － | － | － |
| CPX | $\mathrm{x}-\mathrm{m}$ <br> Compare memory and index x |  |  | E0 | E4 |  |  | EC |  |  |  |  |  |  | ＊ | ＊ | ＊ | － | － | － | － |
| CPY | $\begin{aligned} & \mathrm{Y}-\mathrm{M} \\ & \quad \text { Compare memory and index } \mathrm{Y} \end{aligned}$ |  |  | CO | C4 |  |  | CC |  |  |  |  |  |  | ＊ | ＊ | ＊ | － | － | － | － |
| DEC | $M-1 \rightarrow M$ <br> Decrement memory by one |  |  |  | C6 | D6 |  | CE | DE |  |  |  |  |  | ＊ | ＊ | － | － | － | － | － |
| DEX | $\underset{\text { Decrement index } x \text { by one }}{x-\underset{~}{1}}$ | CA |  |  |  |  |  |  |  |  |  |  |  |  | ＊ | ＊ | － | － | － | － | － |

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)


Table 4-5. SY6502 CPU Instruction Set Summary (Continued)


Table 4-5. SY6502 CPU Instruction Set Summary (Continued)


Table 4-5. SY6502 CPU Instruction Set Summary (Continued)


## CHAPTER 5

## OPERATING THE SYM

In this chapter you will learn how to operate your SYM-1. The keyboard functions are described, formation of monitor commands is discussed, and procedures for using an audio cassette, TTY or CRT are explained.

As you operate your SYM-1, you will be dealing with the system monitor, SUPERMON, which is a tool for entering, debugging and controlling your 6502 programs. The monitor also provides a wealth of software resources (notably subroutines and tables) which are available to your applications programs as they run on the SYM-1 system.

SUPERMON is a 4 K -byte program which is stored on a single ROM chip located at addresses $8000-8 \mathrm{FFF}$, as you learned in Chapter 4. It also uses locations 00F8-00FF for special purposes and special locations called "System RAM" located at addresses A600-A67F. These usages were outlined in detail in Chapter 4 and in the Memory Map.

Operationally, SUPERMON gets commands, parameters and data from its input channels (the HEX Keyboard, HKB; a teletype, TTY; a CRT terminal or RAM memory and others) and, based on this input, performs internal manipulations and various outputs (to the on-board LED display, TTY or CRT terminal screen or other peripheral devices).

### 5.1 KEYBOARD LAYOUT

The SYM-1 keyboard (see Figure 5-1) consists of 28 color-coded dual-function keys. The characters and functions on the lower half of the keys are entered by pressing the keys directly. To enter the functions shown in the upper halves of the keys, press SHIFT before you press the key you wish to enter. Remove your finger from SHIFT before pressing the second key. Very little pressure is necessary to actuate a key, and except for DEBUG, you will hear an audible tone when the computer senses that a key has been pressed. RST will cause a beep after a short delay.

The functions included on the SYM-1 provide you with a formidable array of programming tools. You can examine and modify the contents of memory locations and CPU registers, deposit binary or ASCII data in memory, move blocks of data from one area of memory to another, search memory for a specific byte, and fill selected memory locations with a specified data byte. You can also store a double byte of data with a single command, display the two's complement of a number, or compute an address displacement.

The RST, DEBUG ON and DEBUG OFF keys do not transmit any characters to the monitor, but perform the functions indicated by their names directly using hardware logic.

### 5.2 SYM COMMAND SYNTAX

As we have indicated earlier, each SYM-1 command entered from the on-board keyboard or other device may have from 0-3 parameters associated with it. Each command, with its string of parameters, is terminated by a "CR" (on the HKB) or a carriage return on a terminal device.


Figure 5-1 SYM-1 KEYBOARD

Table 5-1 summarizes the SYM-1 command set. The first column indicates the command, in both HKB and terminal format. The values (1), (2), and (3) refer to the values of the first, second, and third parameters entered. The term "old" is used to mean the memory location most recently referenced by any of the following commands: M, D, V, B, F, SD, S1, S2, SP, L1, L2, LP. All of these commands use locations 00FE and 00 FF as an indirect pointer to memory; where a reference to "old" (or (OLD) in some cases) occurs, the former value remains in the memory pointer locations 00FE-00FF.

Note that in the second column of Table $5-1$ we have provided you with the ASCII code for each instruction. Several of the commands do not have associated ASCII codes and use instead a computed "hash code." Hash codes are marked with an asterisk. You need not concern yourself with the means by which the hash code is determined, but you should note that SYM will display these values when the commands are entered with an incorrect syntax, i.e., if you make an error when entering these commands.

Table 5-2 provides you with a brief summary of the additional keys found on the on-board keyboard of the SYM-1. These are operational and special keys which do not generally have parameters associated with them, with the exception of the special user-function keys.

In the discussion of each monitor command which follows, the same basic format is followed. First, the appropriate segment of Table 5-1 is reproduced, for easy reference. Next, the command is described in some detail. Examples are used where they will make understanding the monitor command easier.

Because it is believed that most users of the SYM-1 will ultimately use a TTY to enter and obtain printouts of instruction strings, the remainder of Chapter 5 is designed to use the TTY keyboard function designations rather than those of the on-board keyboard. Remember, though, that both keyboards are functionally the same as far as SUPERMON is concerned. For this reason, we are also using a comma as a delimiter in the command string; the minus sign on the on-board keyboard (or, for that matter, on the TTY or CRT keyboard) may also be used for this purpose.

The examples provided were entered from a terminal device. When entering commands from the HKB, remember to use the (-) key instead of a comma to delimit parameters.

Table 5-1. SYM-1 COMMAND SUMMARY

| Command | Code | Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HKB/TTY | ASCII | 0 | 1 | 2 | 3 |
| $\begin{gathered} \text { MEM } \\ \mathrm{M} \end{gathered}$ | 4D | Memory Examine and modify, begin at (OLD) | Memory Examine and modify, begin at (1) | Memory Search for byte (1), in locations (OLD) - (2) | Memory Search for byte (1), in locations (2) (3) |
| $\begin{gathered} \text { REG } \\ \text { R } \end{gathered}$ | 52 | Examine and modify user registers PC, S,F,A,X,Y |  |  |  |
| $\begin{gathered} \mathrm{GO} \\ \mathrm{G} \end{gathered}$ | 47 | Restore all user registers and resume execution at PC | Restore user registers except PC = (1) $\mathrm{S}=\mathrm{FD}$, monitor return address is on stack |  |  |
| $\underset{\mathrm{V}}{\mathrm{VER}}$ | 56 | Display 8 bytes with checksum beginning at (OLD) | Display 8 bytes with checksum beginning at (1) | Display (1)-(2), 8 bytes per line, with addresses and cumulative checksums |  |
| $\begin{gathered} \mathrm{DEP} \\ \mathrm{D} \end{gathered}$ | 44 | Deposit to memory, beginning at (OLD). CRLF/ address after 8 bytes, auto spacing | Deposit to memory, beginning at (1) |  |  |
| $\underset{\mathrm{C}}{\text { CALC }}$ | 43 |  | Calculate 0-(1) or two's complement of (1) | Calculate (1)-(2) or displacement | Calculate (1)+(2)-(3) or displacement with offset |
| $\begin{gathered} \text { BMOV } \\ \text { B } \end{gathered}$ | 42 |  |  |  | Move all of (2) thru (3) to (1) thru (1) $+(3)-(2)$ |

Table 5-1. SYM-1 COMMAND SUMMARY (Continued)

| Command | Code | Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HKB/TTY | ASCII | 0 | 1 | 2 | 3 |
| $\begin{gathered} \text { JUMP } \\ \text { J } \end{gathered}$ | 4A |  | Restore user registers except PC= entry (1) of JUMP TABLE, $\mathrm{S}=\mathrm{FD}$, monitor return on stack |  |  |
| $\begin{aligned} & \text { SDBL } \\ & \text { SD } \end{aligned}$ | * 10 |  |  | Store high byte of (1) in (2) + 1 then lo byte of (1) in (2), good for changing vectors |  |
| $\begin{gathered} \text { FILL } \\ \mathrm{F} \end{gathered}$ | 46 |  |  |  | Fill all of (2) - (3) with data byte (1) |
| $\underset{W}{W P}$ | 57 |  | Write protect user RAM according to lo 3 digits of (1) |  |  |
| $\begin{gathered} \text { LD1 } \\ \text { L1 } \end{gathered}$ | * 12 | Load first KIM format record found into locations from which it was saved | Load KIM recor with ID = (1) into locations from which it was saved | (1) must $=\mathrm{FF}$ load first KIM record found, but start at location (2) |  |
| $\begin{gathered} \text { LD2 } \\ \text { L2 } \end{gathered}$ | * 13 | Load first hi speed record found into locations from which it was saved | load hi speed record with $\mathrm{ID}=(1)$ |  | (1) must $=\mathrm{FF}$ load first hi speed record found into (2) - (3) |
| $\begin{gathered} \text { LDP } \\ \text { LP } \end{gathered}$ | *11 | Load data in paper tape format. To signal end of file for tape without EOF record, type ;00 CR in on-line mode. |  |  |  |

Table 5-1. SYM-1 Command Summary (Continued)

| Command | Code | Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HKB/TTY | ASCII | 0 | 1 | 2 | 3 |
| $\begin{aligned} & \text { SAVP } \\ & \text { SP } \end{aligned}$ | * 1 C |  |  | Save data from locations (1) - <br> (2) in paper tape format. To creat end of file record, unlock punch, switch to local mode, lock punch, type ;00 CR | e |
| $\begin{gathered} \text { SAV1 } \\ \text { S1 } \end{gathered}$ | * 1D |  |  |  | Save cassette tape locations (2) - (3) with ID = (1) KIM format |
| $\begin{gathered} \text { SAV2 } \\ \text { S2 } \end{gathered}$ | * $1 E$ |  |  |  | Save cassette tape locations (2) - (3) with ID = (1) hi speed format |
| $\underset{\mathrm{E}}{\mathrm{EXEC}}$ | 45 |  | Get monitor input from RAM, starting (1) | Get monitor input from RAM, starting (2) and store (1) for later use | Get monitor input from RAM, starting <br> (3) and store (1) and <br> (2) for later use. |

* HASHED ASCII CODE

Table 5-2. OPERATIONAL AND SPECIAL KEY DEFINITION (ON-BOARD KEYBOARD ONLY)

| Key | ASCII or *Hash Code | Description/Use |
| :---: | :---: | :---: |
| CR | OD | Carriage Return (terminates all command strings) |
| + | 2B | Advance eight bytes |
| - | 2D | Retreat eight bytes; also used to delimit parameters |
| $\rightarrow$ | 3E | Advance one byte or register |
| $\longleftarrow$ | 3C | Retreat one byte |
| USRO USRI USR2 USR3 USR4 USR5 USR6 USR7 | $\begin{aligned} & * 14 \\ & * 15 \\ & * 16 \\ & * 17 \\ & * 18 \\ & * 19 \\ & * 1 \mathrm{~A} \\ & * 1 B \end{aligned}$ | All USR keys transmit the indicated Hash Code when entered as a command. The same hash codes can be sent from another terminal by entering UO (two char acters, no spaces) through U7 as commands. These functions are not defined in SUPERMON and will cause the monitor to vector through the unrecognized command vector. See Chapter 9 for instructions on using this SUPERMON command feature to program your own special functions. |
| SHIFT | None | Next key entered is upper position of the selected key. |
| RST | None | System RESET. System RAM reinitialized to default values |
| DEBUG ON | None | Turn hardware Debug function "ON" |
| DEBUG OFF | None | Turn hardware Debug function "OFF" |
| ASCII | None | Next two keys entered (Hex) will be combined to form one ASCII character (e.g., SHIFT ASCII 4 D followed by a CR is the same as MEM followed by a carriage return). |

* HASHED ASCII CODE


### 5.3 SYM-1 MONITOR COMMANDS

### 5.3.1 M (Display and/or Modify Memory)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 |  | 2 | 3 |
| Memory Examine <br> and modify, begin <br> at (OLD) | Memory Examine <br> and modify, begin <br> at (1) | Memory Search for <br> for byte (1), in lo- <br> cations (OLD)-(2) | Memory Search <br> for byte (1), in <br> locations (2)-(3) |

- The standard form for this command uses one parameter and is shown below.

M addr CR
SUPERMON will then display the address and the byte contained in the location "addr." The following options are then available:

1. Enter 2 Hex digits: bb is replaced and the next address and byte are displayed.
2. Enter colon (from terminal) and any character: $b b$ is replaced with the ASCII code for the entered character.
3. Enter $\rightarrow$ or $<(>$ or $<$ from terminal $): ~ b b$ is left unchanged and addr +1 or addr -1 , with its contents, is displayed.
4. Enter + or - : bb is left unchanged and addr +8 or addr- 8 with its contents, is displayed.
5. Enter CR : Return to monitor command mode; bb unchanged.

- Another form of the display memory command uses no parameter as shown below:


## M CR

This will cause SYM-1 to resume memory examine and modify at (OLD).

- The same memory (M) key may be used to search for a particular byte in memory, using three parameters in this form:


## M bb,addr1,addr2 CR

This instructs the system to search for byte bb from addrl to addr2. When an occurrence of bb is found, the location and contents are displayed, and all of the standard M options described above become available. In addition, a "G" entered following any halt will continue the search.
－Similarly，the two parameter sequence：
M bb，addr CR
will resume memory search for byte bb from（OLD）to addr．
The following examples demonstrate the various uses of memory display／modify com－ mands．Characters entered by the user are underlined．

## One Parameter

```
%NE,Em, z
*
* +140502
Aक5%,00,0A
A6%7:40192
-M 2002
0200:10::A
0201:00:!⿱⿱一⿱日一丨八⿱㇒⿴囗⿱一一卜
0202:00::C
0203.20.1
\begin{tabular}{|c|}
\hline \multirow[t]{5}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
```

- ir 03002
$0300 \cdot \mathrm{B4} 4 \mathrm{~S}$
$0 \mathrm{FFF}, \mathrm{BB}$
$02 F E 944$,
O2FG.EBy2
$\because 02002$
$0200 \cdot 41 \% \frac{1}{4}$
0208, FO\%
0209\%069 -
020 A 90.
0202.439 V
- 20200 d
020044192
- iid
$0200,41.2$

Display memory location（OLD）；return to Monitor

Display memory location A656
Put some data there；return to Monitor

Display memory location 200
Replace data with ASCII code for A
Next location displayed；replace data with ASCII B Next location displayed；replace data with ASCII C Return to Monitor

Display memory location 200
Display next location；data unchanged
Display next location；data unchanged
Use space bar for same purpose as arrow
Return to Monitor

Display memory location 300
Display previous location；data unchanged

Return to Monitor

Display memory location 200
Advance 8 bytes and display memory
Space used to advance one location；data unchanged
Reverse 8 bytes and display memory
Return to Monitor

Display memory location 200
Return to Monitor
Display（OLD）which is still 200
Return to Monitor

## Two and Three Parameters



### 5.3.2 R (Display and/or Modify User Registers)

| Number of Associated Parameters |  |  |  |
| :--- | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 |
| Examine and mod- |  |  |  |
| ify user registers |  |  |  |
| PC,S,F,A,X,Y |  |  |  |

- The only pre-defined form of this command is with no parameters, i.e.:


## R CR

As soon as the command is entered, the contents of the PC are displayed as follows: P 8B4A,

Using a forward arrow ( $\rightarrow$ or $>$ ), or a space, you may examine the next register. Registers are displayed in the order PC, S, F, A, X, Y, with wrap-around (i.e., PC is displayed after Y). Each register is named on the display or TTY printout; the letter X is displayed as $ᄂ$.

To modify the displayed register, enter two or four digits (four only in the case of the PC). The register will be automatically modified and the next will be displayed. A CR will cause control to return to the monitor.

In the following example, we have modified the contents of the PC register to become 0200, and the A register to be set to 16 . The other registers are not modified and at the conclusion of the complete register cycle and redisplay of PC, a CR is used to return to monitor command mode.

| - 22 | Display registers |
| :---: | :---: |
| P 8B4A, - | PC; space is used to advance |
| 5 FF, - |  |
| F 00 , |  |
| A 00, - |  |
| $\times$ 00, - |  |
| $Y$ OO, |  |
| F 8B4A, 上 | PC redisplayed; return to Monitor |
| - |  |
| . 82 |  |
| P 8B4A.0200 |  |
| $5 \mathrm{FF}, \mathrm{l}$ |  |
| 00:- |  |
| A 00,16 | Alter PC $=200, \mathrm{~A}=16$ |
| $\times 00,1$ |  |

### 5.3.3 G (GO)

| Number of Associated Parameters |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | 1 |  | 2 |
| Restore all user |  |  |  |
| registers and re- |  |  |  |
| sume execution at |  |  |  |
| PC |  |  |  | | Restore user regis- |
| :--- |
| ters except PC = (1) |
| S=FD; monitor |
| return address is |
| pushed onto stack |$\quad$|  |
| :--- |

- The GO command may be used with no parameters to restore all user registers and begin execution at PC:


## G CR

- With one parameter, the command will restore user registers except that PC is set to addr, S is set to FD and SUPERMON's return address is pushed onto the stack. Thus, if a subroutine return is executed, it will result in a return to monitor command mode (with the user's stack not saved). Its format is as follows:

G addr CR

### 5.3.4 V (VERIFY)

| Number of Associated Parameters |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | 1 |  |  |
| Display 8 bytes <br> with checksum be- <br> ginning at (OLD) | Display 8 bytes <br> with checksum be- <br> ginning at (1) | Display (1)-(2), <br> 8 bytes per line, <br> with addresses and <br> cumulative check- <br> sums |  |

- Pressing of the BREAK key on a CRT or any key on the HKP will stop printing without an error message.
- With one parameter, this command will result in the display of 8 bytes beginning at addr, with checksum. The format is as follows:


## V addr CR

In this example, bytes stored in locations 200-207 are displayed, along with their checksum:

```
020041 42 43 20 AF 0e C% 0пIF%
    O2F3
*
```

Note that on the on-board display, only the two-byte checksum will be visible.
The checksum is a 16-bit arithmetic sum of all of the data bytes displayed. The low byte is displayed on the data line, and the full checksum on the next. The address is not included in the checksum.

- With no parameters, the command will display 8 bytes beginning at (OLD).

V CR

```
+V2
0200 41 42 43 20 AF 8e C9 0WyF3
    02F3
。
```

- With two parameters, the "V" command will display memory from addr1 through addr2. Eight bytes per line are displayed, with cumulative checksums. A single byte checksum is included on each data line, and a final two-byte checksum is printed on a new line.

V addr 1, addr2 CR

5.3.5 D (Deposit)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 1 |  | 2 |
| Deposit to memory, | Deposit to memory, <br> beginning at (OLD), <br> CRLF/address after |  |  |
| 8 bytes, auto spac- |  |  |  |
| ing |  |  |  |

- This command is used for entering data to memory from a terminal. With one parameter, this command instructs the system to output a CR and line feed and print addr. As each two-digit byte is entered, a space is output. If you enter a space (instead of a two-digit byte), you will cause two more spaces to be output, and that memory location will remain unchanged. ASCII data may be entered with the colon, as in the $M$ command.

D addr CR


- As with other commands, the " D " with no parameters will deposit beginning at (OLD).


## D CR

Notice that $V$ and $D$ line up, so that a line displayed with $V$ may be altered with $D$, as shown below:

```
-Y 2002 Verify contents of 0200-0207
0200 A9 3А 85 46 20 13 08 20,09
    0209 Checksum
.0\downarrow Deposit memory from 0200; space to
0200 - 00 - 45 - 80 03 2 advance
|2001 Re-verify contents of 0200-0207
0200 A% 00185 45 20 80 03 20,43
    0243
O200:\frac{200J}{:A : E :C :DL}
-1 2001
0200 41 42 43 44 73 61 601 70.BB
    02BB
*
```


### 5.3.6 C (Calculate)

| Number of Associated Parameters |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: |
| 0 | 1 | 2 | 3 |  |
|  | Calculate 0-(1), the <br> two's complement <br> of (1) | Calculate (1)-(2) <br> or displacement | Calculate <br> (1)+(2)-(3) or <br> displacement <br> with offset |  |

This command is used to do Hexadecimal arithmetic. It is very useful in programming to compute branch operands required for SY6502 instructions.

- With one parameter, it calculates 0 minus addr (i.e., the two's complement). C addr CR
- With two parameters, the " C " command will calculate addr1 minus addr2 (i.e., displacement).

C addr1, addr2 CR

- With three parameters, the " C " command will calculate addr1 plus addr2 minus addr3 (i.e., displacement with offset).

C addr 1,addr2,addr3 CR
5.3.7 B (Block Move in Memory)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 |
|  |  |  | Move all of (2) <br> thru (3) to (1) <br> thru (1) (3)-(2) |

- This command is only defined for three parameters and is demonstrated by the following examples:
$+6200,300.3202$
- 

Move 300 thru 320 to 200 thru 220.

+ E 200.220.2502
。
Move 220 thru 250 to 200 thru 230. No data is lost, even though the regions overlap.

```
- W 220.200.2302
```

- 

Move 230 thru 200 to 250 thru 220. (Note that this move occurs in the opposite direction. No data is lost.)

### 5.3.8 J (JUMP)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 |
|  | Restore user registers except $\mathrm{PC}=$ entry (1) of JUMP TABLE, S=FD, monitor return pushed on stack |  |  |

- This command is only defined for one parameter.


## J n CR

The parameter, n , must be in the range 0-7. All user registers are restored, except PC is taken from the JUMP TABLE in System RAM, and S=FD. The monitor return address is pushed onto the stack.
(Because the monitor return is on the stack, a JUMP to a subroutine is allowable.)
Note also that certain useful default addresses are inserted in the JUMP TABLE at Reset. (See Memory Map.)

### 5.3.9 SD (Store Double Byte)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :--- | :--- |
| 0 | 1 | 2 | 3 |
|  |  | Store high byte of <br> (1) in (2) +1 then low <br> byte of (1) in (2). <br> Good for changing <br> vectors |  |

- This command is defined only for two parameters and is most useful for changing vectors.

SD addr1,addr2 CR
The example below was used to enter the address of the Hex keyboard input routine into INVEC, in correct order (low byte-high byte). Note that this vector could not have been altered with M, because after one byte had been altered, the vector would have pointed to an invalid address.

- 50. 99 EE 9 A 6612
- 

5.3.10 F (Fill)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 |
|  |  |  | Fill all of (2)-(3) <br> with data byte <br> (1) |

- Defined only for three parameters, this command will fill the defined region of memory (addr1-addr2) with a specified byte (bb).

F bb,addr1,addr2 CR
For example:

- FEAy200.3002
* 

Fill the region 200 thru 300 with the byte EA, which is a NOP instruction.

### 5.3.11 W (Write Protect)

| Number of Associated Parameters |  |  |  |
| :---: | :--- | :---: | :---: |
| 0 | 1 | 2 |  |
|  | Write protect user <br>  <br> RAM according to <br> 3 digits of (1) |  |  |
|  |  |  |  |

- This command is defined for only one parameter. To unprotect all of user RAM, the command is:

W $0 \quad C R$
Its general form is:
W $\mathrm{d}_{1} \mathrm{~d}_{2} \mathrm{~d}_{3} \mathbf{C R}$

Where each of $d_{1}, d_{2}, d_{3}$ are the digits 0 (unprotect) or 1 (protect).

$$
\begin{array}{ll}
d_{1}=400-7 F F & 1 K \text { above first } K \text { of RAM } \\
d_{2}^{1}=800-B F F & 2 K \text { above first } K \text { of RAM } \\
d_{3}^{2}=C 00-F F F & 3 K \text { above first } K \text { of RAM }
\end{array}
$$

For example

- W1012

1 protect 400-7FF
0 unprotect $800-\mathrm{BFF}$
1 protect C00-FFF
Note that write protect applies to extended user RAM on-board, and also that it requires a jumper insertion (see Chapter 4).

### 5.3.12 E (Execute)

| Number of Associated Parameters |  |  |  |
| :---: | :--- | :--- | :--- |
| 0 | 1 | 2 | 3 |
|  | Get monitor input <br> from RAM, start- <br> ing at (1) | Get monitor input <br> from RAM, start- <br> ing at (2) and store <br> (1) for later use <br> at A64C | Get monitor input <br> from RAM, start- <br> ing at (3) and store <br> (1) and (2) for <br> later user at A64E <br> and A64C |

- The standard form of the execute command uses one parameter.

E addr CR
SUPERMON adjusts its INPUT vectors to receive its input from RAM, beginning at addr. It is assumed that the user has entered a string of ASCII codes into RAM locations beginning at addr, terminated by a byte containing 00 . When 00 is encountered, input vectors will be restored. The easiest way to enter these codes is to use the $M$ command with the single-quote option (Section 5.3.1).

When E is used with two or three parameters, the additional parameters will be stored in system RAM at A64C and A64E. It is the user's responsibility to interpret them. (Note that the E command is vectored; see Chapter 9.)

- 1300

0300 IC IF iF iF IE \# O D 2 *

The sequence at 300 is part of a commonly used Calculate routine.

Notice that part of this C command came from RAM, and part was entered at the terminal.

### 5.4 CASSETTE AND PAPER TAPE COMMANDS

The SYM-1 handles cassette I/O in two formats, KIM-compatible format ( 8 bytes $/ \mathrm{sec}$ ), and SYM high-speed format ( 185 bytes $/ \mathrm{sec}$ ).

The S1 and L1 commands refer to KIM format, while the S2 and L2 commands refer to SYM high-speed format.

With each Save command you specify a two-digit ID, as well as starting and ending addresses. The ID, the addresses, and the contents of all memory locations from starting to ending address, inclusive, will be written to tape. Each Save command will create one RECORD.

You should be careful to assign unique ID's to different records on the same tape, and to label the tape with the ID's and addresses of all the records it contains.

While SYM is searching for a record or trying to synchronize to the tape, an "S" will be lit in the left-most digit of the display on the on-board keyboard. If the " S " does not turn off, SYM is unable to locate or to read the requested record.

### 5.4.1 S1, S2 (Save Cassette Tape).

| Number of Associated Parameters |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 |  |  |  |
| (S1) |  |  | 3 |
| (S2) |  | Save cassette tape, <br> locations (2)-(3) <br> with ID = (1) in <br> KIM format |  |

- These commands are discussed together, as their syntax is identical. Recall that S1 refers to KIM format while S2 refers to SYM high-speed format.

Both are defined only for three parameters.
S2 bb, addr ${ }_{\mathrm{s}}$, addr $\mathrm{e}^{\text {CR }}$
The first parameter is a 2-digit ID, which may be any value other than 00 or FF . It is followed by the starting address and the ending address. In the example below, all memory locations from 0200 thru 0280, inclusive are written to tape, and given the ID 05.

```
.61 5.200.2802
```


### 5.4.2 L2 (Load High-Speed Format Record)

| Number of Associated Parameters |  |  |  |
| :--- | :---: | :---: | :---: |
| 0 | 1 | 2 |  |
| Load first Hi Speed <br> record found into <br> locations from which <br> it was saved | Load Hi Speed record <br> with ID = (1) |  | (1) must $=\mathrm{FF}$. <br> Load first Hi Speed <br> record found into <br> $(2)-(3)$ |

- The standard form of this command uses one parameter, as follows:


## L2 bb CR

The parameter $b b$ is the $I D$ of the record to be loaded. When found, the record ID will be displayed and the record will be loaded into memory, using the addresses saved in the record itself.

If the record $b b$ is not the first high-speed record on the tape, the "S." light will go out as SYM reads through, but ignores, the preceding records. After each unselected record is read, the record ID will be displayed.

- With no parameters (or a single parameter of zero), the instruction will load the first high-speed format record found, without regard to its ID, using the addresses saved in the record itself.


## L2 CR

or

## L2 0 CR

- The L2 command exists in a third form, using three parameters, as follows:


## L2 FF, addr 1, addr2, CR

This usage will load a record into a different area of memory from where it was saved. The first parameter must be FF, followed by the requested starting and ending address. It is your responsibility to supply addrl and addr2 such that their difference is the same as the difference of the addresses used to save the record.

### 5.4.3 Ll (Load KIM Format Record From Tape)

| Number of Associated Parameters |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | 1 | 2 |  |
| Load first KIM <br> format record <br> found into loca- <br> tions from which <br> it was saved | Load Kim record <br> with ID $=$ (1) <br> into locations <br> from which it <br> was saved | (1) must $=$ FF. <br> Load first KIM <br> record found, <br> but start at <br> location (2) |  |

- The LI command, used with zero or with one parameter, is identical in syntax to the L2 command (see Section 5.4.2, above).
- With two parameters, the L1 command is used to load into a different region of the memory than that with which the record was saved.


## L1 FF,addr CR

The first parameter must be FF, followed by the requested starting address. No ending address is necessary, as the load operation will halt when the end of the record is found.

### 5.4.4 SP (Save Paper Tape)

| Number of Associated Parameters |  |  |  |  |  |  | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 |  |  |  |  |  |  |
|  |  | Save data from lo- <br> cations (1)- (2) in <br> paper tape format. |  |  |  |  |  |  |
|  |  | To create end of <br> file record, unlock <br> punch, switch to <br> local mode, lock <br> punch, type ;00 CR |  |  |  |  |  |  |

- Defined only for two parameters, this command will output data from RAM in paper tape format (see Appendix D).

SP addr1,addr2 CR
For example:

- GF 200.215

भ060210AC1EF49EMABBOZFW


### 5.4.5 LP (Load Paper Tape)

| Number of Associated Parameters |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 2 |  |
| Load data in paper <br> tape in format. To <br> signal end of file <br> for tape without |  |  |  |
| EOF record, type |  |  |  |
| ;00 CR in on-line |  |  |  |
| mode |  |  |  |

- This command is defined for no parameters only. It will load memory with data in paper tape format (see Appendix D).


## LP CR

### 5.5 USER-DEFINED FUNCTIONS

You may, as we have previously pointed out, write programs to be called from the on-board keyboard. You may do this by using any combination of command and number of parameters which is not already defined (e.g., B MOV with only two parameters) or by using any or all of the eight keys along the bottom two rows of the on-board keyboard (those labeled "USR 0" through "USR 7"). The exact means of implementing these special functions is discussed in detail in Chapter 9.

### 5.6 ERROR CODES

The SYM-1 microcomputer system handles error codes in an interactive way, with codes being designed to be determined by the context in which the error occurs. No table of error conditions and their meanings is therefore provided with this manual, since these are context dependent.

However, you should be aware of the general method by which errors are handled by your SYM-1 system.

When your SUPERMON encounters an error of some type, it displays a 2-digit representation of the byte which was being processed when the error was detected. For example, if you attempt to carry out a CALC command with no parameters (and you haven't defined such a routine yourself as explained in Chapter 9), the system will display a "43." which is the ASCII representation for the " C " which represents the CALC function.

Similarly, if you attempt to use an ID of 00 or FF with either SAV1 or SAV2, the system will display the ID used in error.

After the "er" message is printed, a new prompt (decimal point) is displayed, and SUPERMON waits for a new command. Note that you do not need to RESET when an error condition occurs, since that results in System RAM being cleared and necessitates a re-start of your routine. It is also worth noting that when you carry out an EXEC command at the on-board keyboard the system does not halt when an error occurs; rather, it continues in the same fashion as if new commands were coming directly from the keyboard. The error condition therefore flashes too rapidly on the LED display for you to see it. Command sequences to be executed by EXEC should be pretested prior to such use.

Some fixed error codes do exist in the monitor. Four such codes are used in audio cassette operations and are defined in Table 5-3. Additionally, if in carrying out LD P, FILL or B MOV commands you either attempt to store data in a non-existent or WRITE-protected memory location or if during execution of one of these commands a memory error occurs, the LED display will show the number of locations read incorrectly. This number will always stop at "FF" if it exceeds that number, so that the display will have some intelligible meaning.

Table 5-3. ERROR CODES IN AUDIO CASSETTE OPERATIONS

| Code Displayed | Meaning |
| :---: | :--- |
| 2 F | Last-character error. The last character in a tape record <br> should be a 2F. If that is not the case, the system displays <br> the error code shown. |
| CC | Checksum error. Usually indicates data transfer problems. <br> Re-position the tape and try again. |
| FF | In KIM-1 format loading, this error code means a non- <br> Hexadecimal character has been encountered. This almost <br> always means a synchronization error. Restart the procedure. |
|  | In High-Speed format loading, a framing (i.e., synchronization) <br> error is the cause. Restart the procedure. |

The following examples provide some representative errors to enable you to become familiar with how they are reported on SYM-1 using a TTY or CRT.


```
    & O|
F2 200,2804
*
E E 2930y5009
FE 200.2x
F2, FF,200,2807
&F, AA:200.200%
6000.60%%5?
6001.60.2
-118000%
8000 AAT पHT *
*E 200,280*
```

F FA.5000.6000
EE $\overline{F F}$

Memory location 400 write protected, therefore it could not be modified. One byte only in error.

S2 is not defined for two parameters. The hash code for $S 2$ is $1 E$.

Three parameters only permitted.

X is not a valid Hex digit.

ID may not be FF or 00.

ID must be FF.

No RAM at 6000, therefore it cannot be modified.

ROM at 8000, therefore it cannot be modified

Deposit not defined for 2 parameters. D = ASCII 44.

No RAM at locations 5000-6000, therefore no modification was possible. The number of bytes which were not correctly changed is greater than or equal to 255 (decimal).

## CHAPTER 6

## PROGRAMMING THE SYM-1

Creating a program on the SYM-1 involves several steps. First, the input to the program and its desired output must be carefully defined. The flow of program logic is usually worked out graphically in the form of a flowchart. Next, the symbols on the flowchart are converted to assembly language instructions. These instructions are in turn translated into machine language, which is entered into memory and executed. If (as usual) the program does not run correctly the first time, you must debug it to uncover the errors in the program. This chapter illustrates the steps involved in creating a program to add two 16 -bit binary numbers, and provides two other programming problems with suggested solutions. All three programs are designed to communicate basic programming principles and techniques and to demonstrate a programmer's approach to simple problems.

### 6.1 HARDWARE

All the sample programs listed here can be loaded and run on the basic SYM-1 with the minimum RAM. The only I/O devices required are the on-board keyboard and display.

If a printing or display terminal is available, by all means use it instead of the Hex keyboard provided. Both types are more comfortable for most users and allow much more data to be displayed at once.

Connect the terminal cable to the appropriate connector on the left edge of the card as described in Chapter 3. Verify that the switches on the terminal are set for full-duplex operation and no parity. The duplexing mode switch will usually be labelled HALF/FULL or H/F; the parity switch will be labelled EVEN/ODD/NO. If your terminal has a CRT, wait for it to warm up. To $\log$ on to a terminal, enter a "Q" immediately after reset.

### 6.2 DOUBLE-PRECISION ADDITION

Since the eight bits of the accumulator can represent positive values only in the range $0-255$ ( $00-\mathrm{FF}$ Hex), 255 is the largest sum that can be obtained by simply loading one 8 -bit number into the accumulator and adding another. But by utilizing the Carry Flag, which is set to " 1 " whenever the result of an addition exceeds 255 , multiple-byte numbers may be added and the results stored in memory. A 16 -bit sum can represent values greater than 65,000 (up to FFFF Hex). Adding 16 -bit rather than 8 -bit numbers is called "double-precision" addition, using 24-bit numbers yields triple precision, etc.

### 6.2.1 Defining Program Flow

Flowcharting is an orderly way of representing a procedure. Much easier to follow than a list of instructions, a flowchart facilitates debugging and also serves as a handy reference when using a program written weeks or months earlier. Some common flowcharting symbols are shown in Figure 6-1. below.


Figure 6-1. COMMON FLOWCHARTING SYMBOLS
The object of our program is to add two 16-bit numbers, each stored in two bytes of RAM, and obtain a 16 -bit result. The sequence of operations the processor must perform is shown in the flowchart in Figure 6-2.

To accomplish double-precision addition, first clear the Decimal Mode and the Carry Flags. (The addition is in binary, so the system must not be expecting decimal numbers. The Carry Flag is used in the program and must start at zero.) Load the low byte of the first 16 -bit number into the accumulator and add the low order byte of the second number using an Add With Carry (ADC) command. The contents of the accumulator are the low order byte of the result. The Carry Flag is set if the low-byte sum was greater than FF (Hex).

You now store the accumulator contents in memory, load the high order byte of the first number into the accumulator, and add the high order byte of the second number. The ADC command automatically adds the carry bit if it is set. After the second addition, the contents of the accumulator are the high order byte of the result. The example below shows the addition of 384 and 128.

| 0000 | 0001 | 1000 | 0000 | 384 | $(0180 \mathrm{Hex})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 | 0000 | 1000 | 0000 | 128 | $(0080 \mathrm{Hex})$ |

Add low order bytes: (clear carry)

|  | 1000 | 0000 |
| :--- | :--- | :--- |
| Carry $=1$ | 1000 | 0000 |
| 0000 | 0000 |  |

Add high order bytes: (carry = 1)

Carry $=0$\begin{tabular}{rrr}
0000 \& 0001 <br>
0000 \& 0000 <br>

\& | 1 |
| :--- |
| 0000 |
| 0010 | \& <br>

CARRY
\end{tabular}

$$
\text { Result }=000000100000 \quad 0000=512 \quad(0200 \mathrm{Hex})
$$



Figure 6-2. DOUBLE-PRECISION ADDITION FLOWCHART

### 6.2.2 Coding and "Hand Assembly"

Once you have flowcharted a program, you may "code" it onto a form like the one shown in Figure 6-3. SY6502 Microprocessor Assembly Language is described in Sections 4.3.3 and 4.3.4. Additional information is available in the Synertek "Programming Manual" (MNA-2) for the 6500 family. Figure 6-4 shows the coding for our example.

The first step involves finding the SY6502 commands that correspond to the operations specified in the flowchart. A summary of the commands and their mnemonic codes is given in Table 4-7. Arbitrary labels were assigned to represent the addresses of the monitor, the two addends and the sum and entered in the operand field. As written, the assembly language program does not specify where in memory the program and data will be stored.

To store and execute the program, you must "assemble" it by translating the mnemonics into hexadecimal command codes and assign the program to a set of addresses in user RAM. Performing this procedure with pencil and paper, rather than with a special assembler program, is "hand assembly".

The SUPERMON monitor begins at Hex location 8000, and the addends and the sum have been arbitrarily assigned to locations 0301 through 0306. You should note that the high and low order bytes of a 16 -bit number need not be stored in contiguous locations, although they are in this example.

The program will be stored beginning in location 0200, another arbitrary choice. Data and programs may be stored anywhere in user RAM. Columns B1, B2, and B3 represent the three possible bytes in any 6502 instruction. B1 always contains the Hexadecimal operation code. B2 and B3 represent the operand(s). Looking at the coding form, you can see that the CLD and CLC instructions each occupy one byte and that the LDA instruction occupies three bytes. On your instruction set summary card, you'll see that the LDA mnemonic represents several different operation codes depending on the addressing mode chosen. AD indicates absolute addressing and specifies a three-byte command. When all the operation codes and operands have been translated into pairs of Hex digits, the program is ready to be entered into memory and executed.

### 6.2.3 Entering and Executing the Program

The procedure for entering the double precision addition program is shown below.


```
PROGRAMMER
L
DATE
```

| ADDR | INSTRUCTIONS | LABEL | MNEMONIC | OPERAND |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | B2 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Figure 6-3. SAMPLE CODING FORM
$\qquad$ Of $\qquad$
PROGRAM
PROGRAMMER $\qquad$
DATE $\qquad$
DOUBLE - PRECISION. ADD ROUTINE

| ADDR | INSTRUCTIONS |  |  | LABEL | MNEMONIC | OPERAND | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bl | B2 | B3 |  |  |  |  |
| 200 | D8 |  |  |  | CLD |  | CLEAR DECIMAL MODE FLAG (MODE = 0) |
| 201 | 18 |  |  |  | $C \angle C$ |  | CLEAR CARRY FLAG (CARRY=O) |
| 202 | $A D$ | 02 | 03 |  | $\angle D A$ | $\angle 1$ | LOAD LOW ORDER BYTE, FIRST NUMBER |
| 205 | 6 D | 04 | 03 |  | $A D C$ | $\angle 2$ | ADD WITI CARRY, LOW ORDER BYTE, SECOND NUMBER |
| 208 | 8D | 06 | 03 |  | STA | $\angle 3$ | STORE LOW GRDER BYTE, RESNLT |
| 203 | $A D$ | 01 | 03 |  | $\angle D A$ | H/ | LOAD IHIGH CRDDER BYTE, FIRST NUMBER |
| 20E | 6D | 03 | 03 |  | $A D C$ | H2 | ADD wirn Carry Hloir ORDER BYTE, SECOND NUMBER |
| 211 | $B D$ | 05 | 03 |  | STA | $1+3$ | ITORE ITIGM OROER BYTE, RESULT |
| 214 | $4 C$ | 00 | 80 |  | JMP | START | Brancit to Monitor |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 301 |  |  |  | HI | $=$ | \$301 | HIGH ORDER BYTE OF FIRST NUMBER |
| 302 |  |  |  | 21 | $=$ | \$ 302 | LOW OROER BYTE OF CIRST NUMBER |
| 303 |  |  |  | Hz | $=$ | \$303 | Hlly orvar byie of Secono numoice |
| 304 |  |  |  | $\angle 2$ | $=$ | \$304 | LOW ORDER BYTE OF TECOND NUMBER |
| 305 |  |  |  | H3 | $=$ | \$305 | HIGIt ORDER BYTE OF RESULT |
| 306 |  |  |  | $\angle 3$ | $=$ | \$ 306 | LOW ORDER BYIE OF RESULT |
| 8000 |  |  |  | Start | = | \$8000 | Monitue |

Figure 6-4. DUAL-PRECISION ADD ROUTINE

The program is now entered. Examine each location to make sure that all values are correct. Then store the addend values in locations 0301-0304 as shown below. We'll use the numbers that were used in the example in Section 6.2.1, 0180 (Hex) and 0080 (Hex).

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
| :---: | :---: | :---: |
| (MEM) 301 (CR) | 0301.**. |  |
| 01 | 0302.**. | Enter high order byte, first addend |
| 80 | 0303.**. | Enter low order byte, first addend |
| 00 | 0304.**. | Enter high order byte, second addend |
| 80 | 0305.**. | Enter low order byte, second addend |
| (CR) | 305.**.. |  |

To execute the program, enter the command shown below.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
| :--- | :--- | :--- |
| (GO) $200(\mathrm{CR})$ | g 200. | Execute program starting at lo- <br> cation 0200. |

Now use MEM to examine locations 0305 and 0306. Verify that they are high and low order bytes of the result, 02 and 00 . If you find other data at these locations, you will be pleased to know that the next section of this chapter tells you how to debug the program.

### 6.2.4 Debugging Methods

The first step in debugging is to make sure that the program and data have been entered correctly. Use the MEM command to examine the program starting address, and use the right-pointing arrow key to advance one location at a time and verify that the contents of each are correct. If you have a terminal, you can generate a listing by entering an SP command without turning on the tape punch or by using the VER command. Also examine the locations that contain the initial data.

If the program and data are correct, but the program still does not execute properly, you may want to use the SYM-1 DEBUG function. If DEBUG is ON when the execute (GO) command is entered, the program will execute the first instruction, then return control to the monitor. The address on the display will be the address of the first byte of the next instruction. If you again press GO (CR) to execute (do not specify an address this time), the computer will execute the next instruction, then halt as before. The program may be executed one step at a time in this manner.

By entering a non-zero Trace Velocity (at location A656), execution will automatically resume after a pause during which the Accumulator is displayed. Depress any key to halt automatic resumption.

After certain instructions, you will want to examine the contents of memory locations or registers. Use the MEM or REG commands, then resume operation by entering another GO command.

To examine the Carry Flag after the low order addition, for example, use the REG command as shown below.

YOU KEY IN
(ON)
(GO) 200 (CR)
(GO) (CR)
(GO) (CR)
(GO) (CR)
(REG) (CR)
(CR)
(GO) (CR)

DISPLAY SHOWS
unimportant
0201.2 .
0202.2 .
0205.2 .
0208.2 .

P 0208.
rl Fd.
r2 63.
263.

020B. 2 .

## EXPLANATION

Turn DEBUG function ON
Execute D8 instruction
Execute 18 instruction
Execute AD instruction
Execute 6D instruction, low order add with carry
Program Counter
Stack pointer
Status register
End register examination
Execute 8D instruction

The Carry Flag is the lowest (rightmost) bit of the Status Register. To determine whether the flag was set, convert the Hex digits 63 to binary. The result of this conversion is 01100011 , and since the low bit is "1", this confirms that the sum of the two low order bytes was greater than 255 (FF Hex).

You may turn the DEBUG switch OFF after any instruction. When you next press GO, the program will finish executing.

Since reading from or writing to any I/O port is the same as reading from or writing to a memory location, the DEBUG feature may also be used to debug I/O operations. When the port address is examined with a MEM command, the two Hex digits that represent data indicate the status of each line of the port. For example, if the value C2 is displayed, pin status is as follows:

$$
\begin{aligned}
& \text { PIN } \quad \underline{7} \quad \underline{5} \quad \underline{4} \quad \underline{2} \quad \underline{1} \quad \underline{0} \\
& \text { STATUS } 1 \begin{array}{llllllll}
1 & 0 & 0 & 0 & 0 & 1 & 0
\end{array} \\
& 0=\text { Low } \\
& 1=\mathrm{High}
\end{aligned}
$$

For more advanced debugging techniques, including how to write and use your own trace routines, see Sections 9.5 and 9.6.

You now know how to code, enter, and debug programs on the SYM-1. Let's go look at two more examples that illustrate useful programming concepts.

### 6.3 CONDITIONAL TESTING

Most useful computer programs don't go in straight lines -- they don't simply execute a series of instructions in consecutive memory locations. They do perform different operations for different data by testing data words and jumping to different locations depending on the results of the test. Typical tests answer the following kinds of questions:

1. Is a selected bit of a specified data word a 1 or a 0 ?
2. Is a specified data word set to a selected ASCII character or numeric value?

The sample program discussed below will answer question " 1 ". It can be patched easily to answer question "2". You can use the principles you learn in the first two examples to make many more complicated tests.

## Bit Testing

This sample program looks at the word in Hex location 31 and tests bit 3. If bit 3 is set to one, it jumps to location 8972; if bit 3 is zero, it returns to the executive. Location 8972 is a monitor subroutine that makes the SYM-1 go "beep".

The only problem involved is in isolating bit 3. The simplest way is to use a mask -- a word in memory with bit 3 set and none other. If we logically AND the mask with the sample word, the resultant value will be zero if bit 3 was zero and non-zero otherwise. The BIT test performs the AND and tests the value without altering the state of the accumulator.

Here is the flow chart. The code is in Figure 6-5. The mask ( 08 Hex ) is in location 30 , the test value in location 31.


## Hint

If you wish to test bit 0 or bit 7 of a byte, you need not use a mask. Simply use a shift operation to place the selected bit in the CARRY status bit and use a BCC or BCS to test CARRY. This saves one or more program locations. Note that it alters the accumulator - you may have to shift it back for later processing.

Character, Value, or Magnitude Testing
To test whether a byte is exactly equal to an ASCII character or a value, use the Compare command or first set a mask location exactly equal to the character or value. Then use the EOR command to find the exclusive OR of the two values and test the result for zero. It will be zero if and only if the values were identical. Note that this destroys the test value -- keep another copy of it if you must use it again.

To test whether a byte is greater, equal to, or less than a given value, use the Compare command or set a mask to the test values and subtract it from the test value. The test value will be destroyed. Test the result to see whether it is positive, negative, or zero (this takes two sequential tests) and skip accordingly. Try writing a program that makes a series of magnitude tests to determine whether a given byte is an ASCII control character ( $0-1 \mathrm{~F}$ Hex), punctuation mark, number, or letter. The values of the ASCII character set are listed on the summary instruction card.

SYNERTEK SYSTEMS CORPORATION
2589 Scott Boulevard
Santa Clara, California 95050
(408) 247-8940

PROGRAMMER
DATE $\qquad$

BIT 3 TEST ROUTINE


Figure 6-5. BIT 3 TEST ROUTINE

### 6.4 MULTIPLICATION

The sample program described here multiplies two one-byte unsigned integers and stores the results in two bytes. Note that in any base of two or more, the product of two numbers may be as long as the sum of the lengths of the numbers. In decimal, 99 X 99= 9801; in Hex FF X FF= FE01.

Since many programs will involve multiplication, it is not good practice to write a multiplication routine every time the need comes up. The sample is set up as a subroutine to allow it to be used by many programs. Serious programmers will usually wind up with libraries of subroutines specialized for their applications.

## How to Multiply

Multiplication is normally introduced to students as a form of sequential addition. Humans can in fact multiply 22 (decimal) by 13 by performing an addition:

$$
22+22+22 . \ldots 22=286
$$

This technique is of course foolish -- it involves a lot of work and a high probability of error. It would be easy to write a program that would multiply this way (try it) but it would be a terrible waste of time.

How then to multiply? We could use a table. Humans use memorized tables that work up to about $10 \times 10$ :
$7 \times 8=56$
Humans cannot, however, remember well enough to know that:
$22 \times 13=286$
Computers, of course, can "remember" an arbitrarily large table. But the table for the problem at hand would have FFFF entries, which is far too many for practicality.

Humans solve the problem by breaking the multiplication down into smaller steps. We multiply one factor, one digit at a time, by each digit of the other factor in turn. Then we shift some of the partial products to the left and add:

| 22 |
| :---: |
| $\times \quad \frac{13}{66}$ |
| 22 |
| 286 |

We would multiply the binary equivalents of the numbers the same way:


Figure 6-6. GENERAL MULTIPLICATION FLOWCHART

A little figuring will verify that the result is correct. Note that the "tables" for multiplying binary numbers by a single digit are very simple -- a number times one is itself; a number times zero is zero. We can multiply, then, by using a series of additions and shifts, as shown in the flow chart below. The first factor is eight bits long; the second is extended to two bytes (the high-order byte is zero), and the result goes into two bytes set initially to zero. The flowchart in Figure 6-6 is general and not suitable for direct coding.

This procedure could be coded quite easily. Each bit test on the first factor could be made with a different mask as shown in the previous example. Note, however, that the same basic set of instructions is repeated eight times, wasting memory space. A more efficient routine would loop over the same code eight times.

The more efficient routine could also use eight masks, but there's a simpler way. Simply shift the factor to the left once per addition. The bit to be tested will wind up in the CARRY indicator, and we can simply test that. Figure $6-7$ is a more formal flowchart of the multiply routine as it is coded that it includes the coding details. The coding chart is shown in Figure 6-8.

## Testing

The listing below shows one way to key in the program. The code occupies the RAM space from 200 to 222 Hex. The factor come from locations 21 and 22; the product goes to locations 23 and 24.

Note that the original factors are destroyed by the routine. If it is necessary to preserve them for other subroutines, simply copy them into unused memory locations and perform the multiplication on the copies.

## Division

Try to write a parallel routine for performing integer division that divides a two-byte quotient and a two-byte remainder. You may wish to test the remainder and, if its MSB is one, round the result by incrementing the quotient.

## Arithmetic

The examples given so far show some basic integer arithmetic techniques. They may be expanded easily for double-precision operation. (Multiply two bytes by two bytes for a four-bit product. Use double-precision addition and fifteen shifts instead of seven.)

MULTIPLIER $=P$
MULTIPLICAND $=\mathrm{Q}$

(etc., through bit 7)

Figure 6-7. DETAILED MULTIPLICATION FLOWCHART
$\qquad$ UI $\qquad$
$\qquad$
PROGRAMMER $\qquad$
DATE $\qquad$

SINGLE - PRECISION MVILIPLY ROUTINE

| ADDR | INSTRUCTIONS |  |  | LABEL | MNEMONIC | OPERAND | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B1 | B2 | B3 |  |  |  |  |
| 200 | A9 | 00 |  | MULTI | $\angle D A$ | HO | ZERO ACCUMULATOR |
| 202 | 85 | 20 |  |  | STA | INHI (20) | SET TEMPORAIRY STORAGE LOCMTIUN (ZO) TO ZERO |
| 204 | 85 | 23 |  |  | StA | OUTLO ( 23 ) | " LOW BYTE RESULT " (23) " " |
| 206 | 85 | 24 |  |  | STA | OUTH1 (24) | $" 1 / 16 H "$ " $"$ " 24 ) " |
| 208 | $A 2$ | 08 |  |  | $\angle D X$ | \#8 | SET $\times$ TO 8 TO COUNT SAFIFTS |
| 20A | 46 | 22 |  | NIORE | $\angle S R$ | IN2 (2.2) | SHIFT FACILR RIGIT |
| 200 | 90 | OD |  |  | BCO | ZERBIT $(+D)$ | IF CARREY $=0$ SKIP ADOITION GO TO ZERBIT |
| ZOE | 18 |  |  |  | CLC |  | CLLEAR CARRY |
| 20F | A5 | 23 |  |  | $\angle D A$ | OUTLO | GET LOW BYTE AS.SEMBLED SO FAR |
| 211 | 65 | 21 |  |  | $A D C$ | iN1 | ADD CMRRENT TERM |
| 213 | 85 | 23 |  |  | STA | OUTLO | SAVE LPDATED LOW BYTE |
| 215 | A5 | 24 |  |  | $\angle D A$ | OUTH1 | GET ItIGH BYTE ASSEMBLED SO FAR |
| 217 | 65 | 20 |  |  | $A D C$ | TEMPHI | ADD CURZRENT TERM |
| 219 | 85 | 24 |  |  | STA | OUTH1 | SAVE UPUATED HI BYTE |
| 213 | 06 | 21 |  | ZERBIT | $A 5 L$ | IN1 | SHIFT LEFT FOR NEXT ADDITION |
| 21D | 26 | 20 |  |  | ROL | 1 NHI | SIHIFT HIGH BYTE LEFT (ENTER CARRY) |
| $21 F$ | $C A$ |  |  |  | DEX |  | DECREMENT INDEX RECISTER (COUNT ADDS) |
| 220 | Do | E8 |  |  | BNE | MORE | IF $X>0$, GO BACK AND DO NEXT ADD |
| 222 | 60 |  |  |  | RTS |  | DONE: QC BACK TO CALLING ROUTINE |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Figure 6-8. SINGLE-PRECISION MULTIPLY ROUTINE

## CHAPTER 7

## OSCILLOSCOPE OUTPUT FEATURE

### 7.1 INTRODUCTION

Your SYM -1 module is hardware-equipped to allow you to use an ordinary oscilloscope as a display device. In this section, we will describe the hardware and connections between the system and the oscilloscope and also provide a listing of a software driver for this output. This listing is just one way of handling the oscilloscope output; you may wish to modify it or develop your own.

### 7.2 OPERATION OF OSCILLOSCOPE OUTPUT

The circuitry shown in the detail on the schematic (Figure 4-9) enables the SYM to output alphanumeric characters to an oscilloscope. The circuitry is adapted from a published schematic and was included on the SYM to help relieve the bottleneck found on most single-board computers, i.e., the 7 segment displays. Many things can be done with the scope-out circuit, like displaying alphanumeric characters, bar graphs, and game displays. The alphanumeric output is usually organized as 16 or 32 characters, each character being a 5-by-7 dot matrix. The characters could be English, Greek or Cuneiform, or could even be stick-men, cars, dog houses, or laser guns.

The "video" signal from the collector of Q10, is 3 V peak-to-peak with a cycle time of about 50 ms (using the suggested software driver included in section 7.3). The sync pulse which begins the line should synchronize all triggered sweep scopes and most recurrent sweep scopes. In the driver which follows, sync could be brought out on a separate pin by replacing the code from SYNC to CHAR with a routine that would output a pulse on PB4 or some other output line.

### 7.2.1 Connection Procedures

Connect the oscilloscope vertical input to pin R on connector AA ("scope out") and connect scope ground to pin 1 of connector AA (SYM ground). Start the software and adjust the scope for the stable 32-character display. If the sync pulse was output on PB4, connect the scope's trigger to pin 4 of connector AA.

### 7.2.2 Circuit Operation

The operation of the circuit is simple. Basically, the circuit is a sawtooth waveform generator whose output is sometimes the sawtooth and sometimes ground. The sawtooth is generated by the current source, Q9-Q17-R42-R43, charging C9. When C9 gets up to about 3 V the discharge path, Q19-Q18-R41-R44, shorts it back to ground due to a pulse sent out by CA-2. The sawtooth waveform is shown below and forms the columns of the display.


By pulling the sawtooth to ground with Q10 any columns or portions thereof can be "removed" from the display. The result of this can be seen below:

$$
\text { HAL } \rightarrow / / / / /(\text { letter "H") }
$$

The sawtooth is pulled to ground by bringing CB-2 high.

Because Q10 in the "ON" state will cause loading of C9 (thru R45) and C9 will charge a little more slowly, the time for a "dark" column should be slightly longer than for a "light" column.

If more than 8 vertical dots are desired, the charging rate of C9 must be slowed by lowering the charging current. R42 controls the charging current and can be increased up to about 10 K before the loading effects of R45 get completely out of hand.

### 7.3 USING OUR SOFTWARE

The program listing in Table 7-1 is one way of handling oscilloscope output. After entering the program and character table and attaching an oscilloscope to the scope output, enter the following commands:

## Comments



Now enter any stream of characters from the HKB to fill SCPBUF.
Put the scope input on AC couple and the trigger on DC couple. Adjust the time base, attenuation, and trigger until the display becomes readable. If your screen is very small, you may wish to change the number of characters per line by adjusting the value at location $\$ 0506$.

Example: Creating translation table for scope driver.


Each byte corresponds to a single column, with each bit corresponding to a single dot.

$$
\text { sigma }=\$ C 6, \$ A A, \$ 92, \$ 82, \$ C 6
$$

Bit $\emptyset$ is always $\emptyset$ to raise the character off of the Ground line.

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING


Table 7－1．OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING（Continued）

| LINE： | \＃LOC |  | COME |  | LTNE： |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0057 | 0544 | EII | FF | 03 |  | L．MA | SYMEILS－1． X | \％GET COL |  |
| 0058 | 0547 | AO | O8 |  |  | Liny | \＃8 | \％count mors |  |
| 00589 | 0549 | 88 |  |  | not | dey |  |  |  |
| 0060 | 054A | 30 | OF |  |  | BMI． | CLEAN |  |  |
| 0061 | 0540 | 4 A |  |  |  | L．．5R | A | ONEXT MOT IN CARFEY |  |
| 0062 | 0540 | B0 | 04 |  |  | BCS | I．IGHT | $\hat{\text { Q }}$ SET $=$ LTGHT，C CLEAR $=$ | リАF゙ズ |
| 0063 | 054F： | A2 | EC |  | MAFKK | LIMX |  | gFULI．OUTFUY LOW |  |
| 0064 | 0551 | 110 | 02 |  |  | BNE： | ＊＋4 |  |  |
| 0065 | 0553 | $\mathrm{A}_{2}$ | CC |  | L．TGHT | L．IIX | \＃\＄ $\mathrm{CLC}^{\text {c }}$ | कOUTFUT FOLILWS RAMF UF＇ |  |
| 0066 | 0555 | 8E： | OC | AC |  | STX | FCF 3 |  |  |
| 0067 | 0558 | 4 C | 49 | 05 |  | JMF＇ | mot |  |  |
| 0068 | 055B | 68 |  |  | CLEAN | Fl．．．A |  | ¢FESTOFE： X |  |
| 0069 | O55C | AA |  |  |  | TAX |  |  |  |
| 0070 | 055п | 4 C | 2 E | 05 |  | JMF＇ | COLUMN |  |  |
| 0071 | 0560 |  |  |  | \％ |  |  |  |  |
| 0072 | 0560 |  |  |  | ¢ |  |  |  |  |
| 0073 | 0560 | 20 | AF | 88 | HKEEY | JSR | GETKEY | १GET K゙EY＋ECHO TO SCOFE |  |
| 0074 | 0563 | 20 | 88 | 81. | ScFusF | JSF | SAVER | pFILIL SCFEUF FROM ASCIT IN | A |
| 0075 | 0566 | 29 | 7F |  |  | ANO |  |  |  |
| 0076 | 0568 | C9 | 07 |  |  | CMF＇ | \＃1507 | 9 BELIL．．．？ |  |
| 0077 | 056A | 110 | 03 |  |  | GNE： | NBELIL |  |  |
| 0078 | 056C | 4 C | 75 | 89 |  | JMF＇ | BEEFFO |  |  |
| 0079 | 056F |  |  |  | ）SEAR | H $A S$ | CIT TABLEE IN | MONTTOR FOM |  |
| 0080 | 056F： | A2 | 36 |  | NBEELI． | L． DX | \＃\＃36 |  |  |
| 0081 | 0571 | 010 | EE | 8 B | OUn2 | CMF＇ | ASCIMI． x |  |  |
| 0082 | 0574 | FO） | 06 |  |  | BE E | gotx |  |  |
| 0083 | 0576 | CA |  |  |  | CEX |  |  |  |
| 0084 | 0577 | 10 | F8 |  |  | BNE： | 0unc |  |  |
| 0085 | 0 F 79 | 4C | C． 4 | 81 |  | ．JMF＇ | Fivesalut． | ¢ NOT IN TABLE |  |
| 0086 | 057C | CA |  |  | $\operatorname{sotx}$ | LEX |  |  |  |
| 0087 | 057. | 8A |  |  |  | TXA |  |  |  |
| 0088 | OSフE | C9 | OB |  |  | CMF： | \＃150B | \％TABLEE NOT CONTTNUOUS |  |
| 0089 | 0580 | 90 | 03 |  |  | BCC | 6000 | － |  |
| 0090 | 0582 | 38 |  |  |  | SEC |  |  |  |
| 0091. | 0583 | 1：9 | 05 |  |  | SBC | \＃5 | ¢AMUSS MTSCONTTNUTTY |  |
| 0092 | 0585 | CA |  |  | 6000： | MEX |  |  |  |
| 0093 | 0586 | 20 | 06 | 8A |  | JSN | TXTSHU | Y SHOUE SCFBUF MOWN |  |
| 0094 | 0589 | 4 C | C． 4 | 81. |  | JMF＇ | FESALIL |  |  |
| 0095 | 0580 | 20 | 63 | 05 | Hoout | JSK | SCFOSF＇ | YCHAF TO SCFBUF ANM GTNGLE | SCAN |
| 0096 | 058F | 4 C | 67 | A6 |  | JMF： | SCNUEC |  |  |
| 0097 | 0592 |  |  |  |  | －END |  |  |  |

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)
\%
; 8X5 MATRTX CHAR SET FOR GCOFE LINE MRTUER

* CONTATNS AL... HEX KBE CHARE
\% FTFST BYTE OF TABIEE MUST BF: OO
9 EACH CHAF : FTRST BYTE = LEFTMOST COLUMN, MSB $=$ TOF DOT, $\ldots S B=0$, ETT $=$ BOTTOM DOT ;










- EYT $\$ 609 \$ 929 \$ 929 \$ 94.178$ NTNE







- BYT $\ddagger$ FEy $\$ 40 y \$ 30 y \$ 40 y \$ F E M$


- $\mathrm{EYT} \$ 80, \$ 80 y \$ 80 y \$ 80 y \$ 80 \% \mathrm{EO}$











- EYT 非 $7 \mathrm{Cy} \$ 82 y \$ 82, \$ 82 y \$ 44$ © C


- BYT 非FEy90y $\$ 90 y \$ 80 y \$ 80$ FF


- EYT $\$ 00 y \$ 10 y \$ 28, \$ 449 \$ 82 \%$
- BYT $\$ 00 \% \$ 00 y \$ 00 y \$ 00, \$ 00$ 9 SH





- EYT $\$ 009 \$ 06, \$ 06, \$ 00 y \$ 00$ g 1 ECTMAL..



-END


## CHAPTER 8

## SYSTEM EXPANSION

This chapter discusses the means by which you can expand your SYM-1 microcomputer system by adding memory and peripheral devices to its basic configuration. By now, you realize that data access, whether from RAM, PROM or ROM is a function of addressing interface devices (i.e., 6522's and 6532). Hardware has been built into your SYM-1 module to allow large-scale expansion of the system. A thorough understanding of the SYM-1 System Memory Map (Figure 4-10) will aid considerably in understanding how to expand your system.

### 8.1 MEMORY EXPANSION

Your SYM-1 module comes equipped with 1 K of on-board RAM. It also contains all address decoding logic required to support an additional 3 K on-board with no changes by you. In other words, to add 3 K of on-board RAM, all you need to do is purchase additional SY2114 devices and plug them into the sockets provided on your board. Your PC board is marked for easy identification of 1 K memory blocks. RO equals the lower 1 K block and R3 equals the upper 1 K block. LO means low order data lines (D0-D3) and HI means high order data lines (D4-D7).

You will recall that the lowest 8 K memory locations are defined by an address decoder included on your SYM-1 module (a 74LS138). The eight outputs of this decoder ( $\overline{00}-\overline{\mathrm{CC}}$ ) each define a 1 K block of addresses in the lowest 8 K of the Memory Map. Four of the outputs ( $\overline{00}, \overline{04}, \overline{08}, \overline{0 \mathrm{C}}$ ) are used to select the on-board static RAM. The remaining four outputs ( $\overline{10}, \overline{14}, \overline{18}, \overline{1 \mathrm{C}})$ are used to interface to the Application Connector (Connector "A"), where you can use them to add another 4 K of off-board memory. Again, no external decoding logic is required. By this simple means, you can convert your SYM-1 module into an 8 K device quickly. Figure $8-1$ shows you how to interface these decode lines at the connector for your SYM-1 system.

To go beyond this 8 K size, conceivably up to the maximum 65 K addressability limit of the SYM CPU, you could build or buy an additional memory board with on-board decoding logic. In this case, you will use the Expansion Connector (Connector "E") in a manner shown schematically in Figure 8-2. Note that the three high-order address bits (AB13-AB15) not used in the earlier expansion are brought to this connector as shown. These are then used with a decoder to create outputs $\overline{M 0}$ through $\overline{M 7}$, which in turn are used to select and de-select additional decoders (line receivers). You need add only as many decoders (one for each 8 K block of memory) as you need for the expansion you require.

Incidentally, the line receivers shown in Figure 8-2 are provided for electrical reasons. There are loading limitations on the address bus lines of the 6502 CPU, which require the insertion of these receivers. (For your information, each 6502 address line is capable of driving one standard TTL load and 130pf of capacity.)

You should make a careful study of the loading limitations of the required SYM-1 lines before deciding on memory expansion size and devices. It is likely you will want to use additional buffer circuits to attain "cleaner" operation of your expanded memory in conjunction with your SYM-1 system.

## 4K MEMORY EXPANSION



Figure 8-1. 4K MEMORY EXPANSION

## MEMORY L/O EXPANSION TO 65K



Figure 8-2. MEMORY - I/O EXPANSION TO 65K

### 8.2 PERIPHERAL EXPANSION

As you already know, the SYM-1 microcomputer system includes $51 \mathrm{I} / \mathrm{O}$ lines. This means, theoretically, that you could drive as many as 51 peripheral lines (plus 4 control lines) with your SYM-1.

Using either Application Connector ("A" or "AA"), you can add most commercially available printers or other devices requiring parallel interfaces, although you will have to create your own software driver for the printer. Since the provision of that driver is, to some extent, dependent upon the printer you purchase, we do not attempt to discuss the implementation of the software in this manual.

You can expand your SYM-1 system's peripheral I/O capability easily and quickly merely by installing an additional SY6522 in the socket provided for that device. This will give you 16 additional on-board data lines with no requirement for additional work (beyond the software driver) on your part. To go beyond that level, you must use the Expansion Port (Connector "E") described earlier.

Again, we emphasize that the proper understanding and use of the Memory Map in Figure $4-10$ will allow you to use your imagination in expanding the I/O capability of your SYM-1 system. Its flexibility is extremely broad and the fact that all I/O and memory are handled as an addressing function allows you expandability to the full capability of the 6502 CPU itself.

## CHAPTER 9

## ADVANCED MONITOR AND PROGRAMMING TECHNIQUES

This chapter contains information which you will find useful as you explore the more sophisticated capabilities of your versatile SYM-1 microcomputer system. As we have pointed out many times, the SYM-1 is the most flexible and expandable monitor of its kind. The SUPERMON monitor uses transfer vectors and other techniques to allow you to modify its operation, and these are provided in detail in this chapter. In addition, the extended use of debug and trace facilities, which are invaluable tools as your programming skill advances, are explained. The use of the Hex keyboard provided on your SYM-1 for configurations using a printer (or other serial device) without a keyboard is also described. And last, an example and discussion of extending SUPERMON's command repertoire.

### 9.1 MONITOR FLOW

SUPERMON is the 4 K byte monitor program supplied with your SYM-1. It resides in locations $8000-8 \mathrm{FFF}$ on a single ROM chip. It shares the stack with user programs and uses locations 00F8-00FF in Page Zero. In addition, it uses locations A600-A67F (RAM on the 6532), which are referred to as 'System RAM'. Since these locations are dedicated to monitor functions SUPERMON write protects them before transferring control to user programs.

The flow charts in Figures 9-1 through 9-5 will demonstrate the major structure of SUPERMON. You will notice that GETCOM (and its entry, PARM), DISPAT, and ERMSG are subroutines, and therefore available for your programs' use. Note that a JSR to ACCESS to remove write protection from System RAM is necessary before using most monitor routines. Also, notice that the unrecognized command flow (error) is vectored. Thus, you can extend the monitor with your own software.

### 9.2 MONITOR CALLS

SUPERMON contains many subroutines and entry points which you will want to use in order to save memory and code and avoid duplication of effort. Table 9-1 is a summary of calls and their addresses.

The three calls which you will most commonly use are:

| JSR | ACCESS | (address 8B86) |
| :--- | :--- | :--- |
| JSR | INCHR | (address 8A1B) |
| JSR | OUTCHR | (address 8A47) |

ACCESS is used to unwrite-protect system RAM. In performing the input/output, these routines save all registers and use INVEC and OUTVEC, so all you need be concerned with when using them are the ASCII characters passed as arguments in the accumulator.

### 9.3 MONITOR CALLS, ENTRIES AND TABLES

Table 9-1, which occupies the next several pages of this Chapter, provides you with a comprehensive list of important subroutine symbolic names, addresses, registers and functions of SUPERMON monitor calls, entry points and tables. With this data, you can more easily utilize SUPERMON to perform a wide variety of tasks. All (except those marked with an asterisk) are callable by JSR.

\begin{tabular}{|c|c|c|c|}
\hline NAME \& ADDRESS \& REGISTERS ALTERED \& FUNCTION (S) \\
\hline *MONITR \& 8000 \& \& Cold entry to monitor. Stack, D flag initialized, System RAM unprotected. \\
\hline *WARM \& 8003 \& \& Warm entry to monitor \\
\hline USRENT \& 8035 \& \& User pseudo-interrupt entry - saves all registers when entered with JSR. Displays PC and code 3. Passes control to monitor. \\
\hline SAVINT \& 8064 \& ALL \& Saves registers when called after interrupt. Returns by RTS. \\
\hline DBOFF \& 80D3 \& A,F \& Simulates depressing debug off key. \\
\hline DBON \& 80E4 \& A, F \& Simulates depressing debug on key. \\
\hline DBNEW \& 80F6 \& A, F \& Release debug mode to key control. \\
\hline GETCOM \& 80FF \& A,F \& Get command and 0-3 parameters. No error: \(A=0 D\) (carriage return) Error: A contains erroneous entry. \\
\hline DISPAT \& 814 A \& A,F \& \begin{tabular}{l}
Dispatch to execute blocks. \\
Dispatch to URCVEC if error. \\
At return, if error: Carry set, A contains byte in error.
\end{tabular} \\
\hline ERMSG \& 8171 \& F \& If Carry set, print (CR)ER NN, where NN is contents of A. \\
\hline SAVER \& 8188 \& None \& Save all registers on stack. At return, stack looks
like: \(\underset{\text { (See paragraph 9.9) }}{\text { F }}\)

A
Y <br>
\hline *RESXAF \& 81B8 \& restored \& Jumped to after SAVER, restore registers from stack except A,F unchanged, perform RTS. <br>
\hline *RESXF \& 81BE \& restored \& Jumped to after SAVER, restore registers from stack except $F$ unchanged, perform RTS. <br>
\hline *RESALL \& 81 C 4 \& restored \& Jumped to after SAVER, restore all registers from stack, perform RTS. <br>
\hline INBYTE \& 81D9 \& A,F \& Get 2 ASCII Hex digits from INCHR and pack to byte in A. If Carry set, V clear, first digit non-Hex. If Carry set, $V$ set, second digit nonHex. $N$ and $Z$ reflect compare with carriage return if Carry set. <br>
\hline
\end{tabular}

[^0]Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

| NAME | ADDRESS | REGISTERS | FUNCTION (S) |
| :---: | :---: | :---: | :---: |
| PSHOVE | 8208 | X,F | Shove Parms down 16 bits;Move:P2 to P1 <br>  <br>  <br>  <br> P3 to P2 <br> zeros to P3 |
| PARM | 8220 | A, F | Get 0 to 3 parameters. Return on (CR) or error. A contains last character entered. Flags reflect compare with (CR). |
| ASCN1B | 8275 | A, F | Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex. |
| OUTPC | 82EE | A, X, F | Print user PC. At return, $A=P C L, X=P C H$. |
| OUTXAH | 82F4 | F | Print X,A (4 Hex digits) |
| OUTBYT | 82FA | F | Print A (2 Hex digits) |
| NIBASC | 8309 | A,F | Convert LO nibble of A to ASCII Hex in A. |
| COMMA | 833A | F | Print comma. |
| CRLF | 834D | F | Print (CR) (LF). |
| DELAY | 835A | F, X | Delay according to TV. (Relation is approximately logarithmic, base $=2$ ). Result of INSTAT returned in Carry. |
| INSTAT | 8386 | F | If key down, wait for release. Carry set if key down. (Vectored thru INSVEC) |
| GETKEY | 88AF | A,F | Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC). |
| HDOUT | 8900 | A, X, Y, F | ASCII character from A to Hex display, scan display once, return with $Z=1$ if key down. |
| SCAND | 8906 | A, X, Y, F | Scan the LED display once from the data in DISBUF. Return $Z$ set if a key on hex keyboard is down. |
| KEYQ | 8923 | A, F | Determine if key down on Hex keyboard. If down, then $Z=1$. |
| KYSTAT | 896A | A, F | Determine if key down. If down, then Carry set. |
| BEEP | 8972 | None | BEEP on-board beeper. |
| HKEY | 89BE | A, F | Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting (vectored thru SCNVEC) |

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

| NAME | ADDRESS | REGISTERS | FUNCTION (S) |
| :---: | :---: | :---: | :---: |
| OUTDSP | 89 Cl | None | Convert ASCII in A to segment code, put in DISBUF. |
| TEXT | 8A06 | F | Shove scope buffer down, push A onto SCPBUF. |
| INCHR | 8 A1B | A,F | Get character (vectored thru INVEC). Drop parity, convert to upper case. If character CTL O (OF), toggle Bit 6 of TECHO and get another. |
| NBASOC | 8A44 | A,F | Convert low nibble of A to ASCII, output (vectored thru OUTVEC). |
| OUTCHR | 8A47 | None | Output ASCII from A (vectored thru OUTVEC). Output inhibited by Bit 6 of TECHO. |
| INTCHR | 8A58 | A,F | Get character from serial ports. Echo inhibited by Bit 7 of TECHO. Baud rate determined by SDBYT. Input, echo masked with TOUTFL. |
| TSTAT | 8B3C | A,F | See if break key down on terminal. If down, then Carry set. |
| *RESET | 8B4A | All | Initialize all registers, disable POR, stop tape, initialize system RAM to default values, determine input on keyboard or terminal, determine baud rate, cold monitor entry. |
| *NEWDEV | 8B64 |  | Determine baud rate, cold monitor entry. |
| ACCESS | 8B86 | None | Un-write protect System RAM. |
| NACCESS | 8B9C | None | Write protect System RAM. |
| *TTY | 8BA7 | A, X,F | Set vectors, TOUTFL, and SDBYT for TTY. |
| *DFTBLK | 8FA0 | Table | Default block - entirely copied into System RAM (A620 - A67F) at reset. |
| * ASCII | 8BEF | Table | Table of ASCII codes and HASH codes. |
| *SEGS | 8C29 | Table | Table of segment codes corresponding to ASCII codes (above). |

*Do not enter by JSR


Get command and 0-3 parameters

Dispatch to execute block or unrecognized command vector. Set Carry if error

Print 2 digit representation of Accumulator if carry set.

Figure 9-1. MAIN MONITOR FLOW


Figure 9-2. GETCOM FLOWCHART


Figure 9-3. PARM FLOWCHART


Figure 9-4. DISPAT FLOWCHART


Figure 9-5. ERMSG FLOWCHART

### 9.4 VECTORS AND INTERRUPTS

A concept which is very important in understanding the SY6502 and SUPERMON is that of a transfer vector. A transfer vector consists of two or three locations at a fixed address in memory. These locations contain an address, or a Hex 4C (JMP) and an address. The address is in low-order, high-order byte order.

As an example, consider the function of outputting a character. In some cases, the character is to go to the display, in others to a terminal device. The action required in each case is radically different. It would be inefficient, in code and in time, to make the decision before outputting each character. The solution is a transfer vector. Whenever SUPERMON must output a character, it performs a JSR to OUTCHR. OUTCHR saves all registers, then performs a JSR to OUTVEC (at A663, in System RAM). If you are working at the Hex keyboard OUTVEC will contain a JMP HDOUT. HDOUT is the subroutine which will enter a character, in segment code, into the display buffer. If you are using a TTY or CRT, OUTVEC will contain a JMP TOUT. TOUT is the subroutine which sends a character, one bit at a time, to the serial I/O ports. When HDOUT or TOUT performs an RTS, control passes back to OUTCHR. OUTCHR restores the registers and performs an RTS, returning control to the caller.

Notice that the calling routine need not worry where the output is going. It is all taken care of by OUTCHR and OUTVEC.

When a vector is to be referenced by a JMP Indirect, only two bytes are required. Two-byte vectors are normally used only for interrupts.

An INTERRUPT is a method of transferring program control, or interrupting, the processor during execution. There are three interrupts defined on the SY6502:

| NMI | - | non-maskable interrupt |
| :--- | :--- | :--- |
| RST | -- | reset/power-on |
| IRQ | -- | interrupt request |

When one of these interrupts occurs, the processor pushes the PC register and the Flags register onto the stack, and gets a new PC from the INTERRUPT VECTOR. The interrupt vectors are located at the following addresses:

| FFFA,FFFB | - | NMI |
| :--- | :--- | :--- |
| FFFC,FFFD | - | RESET |
| FFFE,FFFF | -- | IRQ |

These locations must contain the addresses of programs which will determine the cause of the interrupt, and respond appropriately.

In the SYM-1, System RAM (A600-A67F) is duplicated at FF80-FFFF (it is "echoed" there). On Reset, SUPERMON points these vectors to its own interrupt-handling routines. When an interrupt occurs, SUPERMON displays the address where the interrupt occurred with one of the following codes indicating the cause of the interrupt:

| 0 | $=$ | BRK instruction |
| :--- | :--- | :--- |
| 1 | $=$ | IRQ |
| 2 | $=$ | NMI |
| 3 | $=$ | USER ENTRY (caused by JSR to USRENT at 8035) |

Because all registers are saved, a (G) (CR) will cause execution to resume at the point of interruption. The user can intercept interrupt handling by inserting pointers to user interrupt routines in TRCVEC, UBRKVC, NMIVEC, or IRQVEC. See Section 9.8.2 for a discussion of the User Entry pseudo-interrupt. Table 9-2 describes all vectors used by the Monitor.

## Table 9-2. SUPERMON VECTORS

| NAME | LOCATION | FUNCTION |
| :---: | :---: | :---: |
| INVEC | A660-A662 | Points to input driver. |
| OUTVEC | A663-A665 | Points to output driver. |
| INSVEC | A666-A668 | Points to routine which determines whether or not a key is down. |
| URCVEC | A66C-A66E | Unrecognized command. All unrecognized commands and parameter entry errors vectored here. Points to a sequence of: <br> SEC - Set Carry <br> RTS - Return |
| SCNVEC | A66F-A671 | Points to routine which performs one scan of display from DISBUF. |
| EXEVEC | A672-A673 | Points to RIN - get ASCII from RAM subroutine. |
|  |  | The Execute ( E ) command temporarily replaces INVEC with EXEVEC, saving INVEC in SCRA, SCRB. The Hi byte of EXEVEC must be different from the Hi byte of INVEC. |
| TRCVEC | A674-A675 | May be used to point to user trace routine after TRCOFF (See Section 9.6). |
| UBRKVC | A676-A677 | May be used to point to user BRK routine after IRQVEC. |
| UIRQVC | A678-A679 | May be used to point to user NON-BRK IRQ routine after IRQVEC. |
| NMIVEC | A67A-A67B | Points to routine which saves registers, determines whether or not to trace, based on TV. |
| IRQVEC | A67E-A67F | Points to routine which saves registers, determines whether or not BRK has occurred, and continues thru UBRKVC or UIRQVC. |

### 9.5 DEBUG ON and TRACE

When the DEBUG ON key on your SYM-1 is depressed, DEBUG mode is established. In DEBUG mode, an NMI interrupt occurs every time an instruction is fetched from an address that is not within the monitor. SUPERMON's response is to save the registers and display the PC, with code 2 (for NMI). With each (G) (CR), one instruction of the user program will be executed. This is called Single-Stepping.

In order to TRACE, alter the Trace Velocity (TV, at A656) to a non-zero value. (09 is a good value.) If you now enter (G) (CR), SUPERMON will display the PC and the contents of the accumulator, pause, and resume execution. Addresses and accumulator contents will flash by one at a time. To stop the flow, depress any key (Hex keyboard) or the BREAK key (terminal). Execution will halt. A (G) (CR) will resume execution. The length of the delay is related to TV (not linearly; try different values) and, of course, the baud rate, if you are working from a terminal.

### 9.6 USER TRACE ROUTINES

As the complexity of your programs increases, you may wish to implement other types of trace routines. To demonstrate how this is done, an example of a user trace routine is provided in Figure 9-6. It prints the op code of the instruction about to be executed, instead of the accumulator contents.

But first of all, we don't want to be interrupted during trace mode by responding to an interrupt (a problem called recursion). SUPERMON will handle this by turning DEBUG OFF, then back ON. However, to implement this program control of DEBUG, you must add jumpers W24 and X25 to your SYM-1 board (see Chapter 4).

Now that you have added the jumpers, we are ready to enter the program UTRC and change vectors.

First, enter the program UTRC as given in Figure 9-6. Then change NMIVEC to point to TRCOFF, which will save registers, turn DEBUG OFF, and vector thru TRCVEC:
SD 80C0,A67A (CR)

Now, point TRCVEC to UTRC.
SD 0380,A674 (CR)

Enter a non-zero value in TV, depress DEBUG ON, and you're ready to trace.
NOTE: BRK instructions with DEBUG ON will operate as two-byte instructions and should be programmed as 00,EA (BRK,NOP).

Also, the first instruction after leaving SUPERMON will not be traced.

| L．T．NE： | \＃ $1 . .00$ |  | conme | I．．．TNE： |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0002 | 0000 |  |  | \％UTEC | … USEF TKACE | FOUTTN：．．． |
| 0003 | 0000 |  |  | \％FFENT | NEXT OF COMF | INSTEAX OF ACCUMUI ATOR |
| 0004 | 0000 |  |  | $\hat{\mathrm{g}}$ |  |  |
| 000：3 | 0000 |  |  | OFFCOM | $=\$ 8337$ | FFRTNT FC，FRINT COMMA |
| 0006 | 0000 |  |  | FCLCF | ＝$=1$ ¢ 6 6\％9 |  |
| 0007 | 0000 |  |  | FCHF |  |  |
| 0008 | 0000 |  |  | OSCFEI．．．F | ＝：$=1834 \mathrm{~A}$ |  |
| 0009 | 0000 |  |  | ［．｜EI．．．AY | ＝$=183 \% \mathrm{~A}$ | ¢ MEIAMY BASEM ON TV |
| 0010 | 0000 |  |  | WAFEM | ＝$=\$ 8003$ | ¢ WAREM MONTTOF ENTEY |
| 0011 | 0000 |  |  | TFACON | ＝：$\$ 80 \mathrm{Cm}$ | 9 TUFN TRACE ON，REESME：EXECUTTON |
| 0012 | 0000 |  |  | TV | $=10 \mathrm{~F}$ ¢ 66 | y TRACEE UEEIOCITY |
| 0013 | 0000 |  |  | \％ |  |  |
| 001.4 | 0000 |  |  |  | ＊$=$ 㕲380 | ¢FUT ITN HIT RAM（ENTIEELY FEELOCATE： |
| 0015 | 0.380 | 20 | 3783 | UTFEC | JSR OFFCOM | وFRENT FC，COMMA |
| 0016 | 0383 | ALI | $\because 9$ Ab |  | LIMA FCLIR | ¢USE FCC AS PTR TO OF CONE |
| 0017 | 0386 | 85 | 1：0） |  | STA 报O |  |
| 0018 | 0388 | AII | जA Ab |  | LIMA FCHE |  |
| 001.9 | 0388 | 85 | FI． |  | STA SFI． |  |
| 0020 | 0380 | AO） | 00 |  | LIMY \＃：O |  |
| 0021 | 0385 | B1 | Fi＇） |  |  | ¢F＇TCK UF OF COME |
| 0022 | 0391 | 20 | 4A 83 |  | JSF OBCRLFF | 9OUTFUT OF COMEy CRLF |
| 0023 | 0394 | AE： | 56 Ab |  | LImx TV | y BET TRACE UEIDOCTY |
| 0024 | 0397 | 1 FO | 05 |  | BECO NOGO | 夕 NOGO ITF ZEFFO |
| 0025 | 0399 | 20 | GA 83 |  | JSF MELAY | 9 MEEAY ACCOROTNG TO TV |
| 0026 | 0390 | 90 | 03 |  | BCC 80 | \％CAREY SET ITF KEY DOWN |
| 0027 | 039E | 4 C | 0380 | NOOO | ，MMF WAREM | \％HAL T |
| 0028 | O3A1． | 4 C | C以 80 | 60 | JMFF TEACON | \％CONT TNUE |
| 0029 | 03 AA 4 |  |  |  | －ENO |  |

Figure 9－6．LISTING OF SAMPLE USER TRACE ROUTINE

## USER TRACE EXAMPLE

| -V 200,20A (CR) |  |
| :---: | :---: |
| 0200 A9 00 A9 11 | 33,0A |
| 0208 4C 00 02,58 |  |
| 0358 |  |
| .SD 80C0,A67A (CR) | Vector modification |
| .SD 380,A674 (CR) | Vector modification |
| .G 200 (CR) | Single-Step (Remember |
| 0202,A9 | to set DEBUG ON before each (G) (CR) |
| G (CR) |  |
| 0204,A9 |  |
| .M A656(CR) |  |
| A656,00,09(CR) | Trace Velocity $=9$ |
| A657,4D (CR) |  |
| .G 200 (CR) |  |
| 0202,A9 |  |
| 0204,A9 |  |
| 0206,A9 |  |
| 0208,4C | Continuous trace of op codes |
| 0200,A9 |  |
| 0202,A9 |  |
| 0204,A9 |  |
| 0206,A9 |  |
| 0208,4C |  |
| 0200,A9 |  |
| 0202,A9 |  |

### 9.7 MIXED I/O CONFIGURATIONS

The Reset routine that is activated when power is turned on or RST is pressed establishes the terminal I/O configuration by loading a specified value into a location in System RAM, TOUTFL (A654). The high-order four bits of TOUTFL define which terminal devices may be used for input and output. A "l" signifies that a device is enabled, a " 0 " that it is disabled. The meaning of each bit and the values assigned at system reset are shown below. The routine referenced by entry (1) in the JUMP table will enable the TTY for input. For other configurations, load the appropriate value into TOUTFL.

| TOUTFL | bit: | $\underline{7}$ | $\underline{6}$ | $\underline{5}$ | $\underline{4}$ |
| ---: | :--- | :--- | :--- | :--- | :--- |
| default value: | 1 | 0 | 1 | 1 |  |
| meaning: | CRT | TTY | TTY | CRT |  |
|  | INPUT | INPUT | OUTPUT | OUTPUT |  |

Bits 6 and 7 of another location in System RAM, TECHO (A653), are used $t$ serial output (bit 6) and to control echo to a terminal (bit 7). Bit 6 may be by entering "(CONTROL) O" (OF Hex) on the terminal keyboard or in software. possible values for TECHO are shown below.

| TECHO | 80 | echo <br> output | (default value) |
| :--- | :--- | :--- | :--- |
| C0 | echo <br> no output |  |  |
| 40 | no echo <br> no output |  |  |
| 00 | no echo <br> output |  |  |

With this information, you can alter the SUPERMON standard I/O configurations to suit your special needs. A common use would be routing your output to a terminal while using the Hex keyboard as an input device. Two possible ways of doing this will be discussed.

First, by merely altering SDBYT and OUTVEC, your input and echo will use the on-board keyboard and display, while Monitor and program output will go to the serial device. Choose the proper baud rate value for your device from the following table and put it in SDBYT (at A651) with the " $M$ " command. Then enter the address of TOUT into OUTVEC from the hex keyboard as follows:
.SD 8AA0,A664 (CR)
Terminal Baud Rate
Value Placed in SDBYT

| 110 | D5 |
| :--- | :--- |
| 300 | $4 C$ |
| 600 | 24 |
| 1200 | 10 |
| 2400 | 06 |
| 4800 | 01 |

Second, if you wish your input to be echoed on the terminal device, a small program must be entered. First, complete the sequence discussed above. Then, enter the following program:

| UIN | JSR | GETKEY | 20 | AF | 88 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | BIT | TECHO | $2 C$ | 53 | A6 |
|  | BPL | UOUT | 10 | 03 |  |
|  | JMP | OUTCHR | $4 C$ | 47 | 8 A |

Enter the program called "UIN" above at any user RAM location. Then use the "SD" command to put the address of UIN into INVEC (at A661) as follows:
.SD (UIN),A661 (CR) (ENTER AT HKB)
where (UIN) is the address of the program UIN.

## 9．8 USER MONITOR EXTENSIONS

Having read the section on Monitor flow，you will have noticed that unrecognized commands and parameter entries are vectored through URCVEC（A66C－A66E），which normally points to a SEC，RTS sequence at 81D1．By pointing URCVEC to a user－supplied routine in RAM or PROM，SUPERMON can easily be extended．The following example will illustrate the basic principle；many more sophisticated extensions are left to your imagination．

## 9．8．1 Monitor Extension Example

This example will define U0 with two parameters as a logical AND．The parameters and the result are in Hexadecimal．

| LOGAND | CMP | \＃\＄14 | ；USR0 |
| :--- | :--- | :--- | :--- |
|  | BNE NEXT |  |  |
|  | CPX $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ |  |  |

To attach LOGAND to the monitor，it must be assembled（probably by hand），entered into memory，and URCVEC altered to contain a JMP to LOGAND．Notice that more than one command could have been added，by pointing NEXT to the next possible command，instead of a RTS．

## 9．8．2 SUPERMON As Extension to User Routines

Because SUPERMON contains a user entry，it can easily be appended to your software． An example of the utility of this feature is a user trace routine，which could have an ＇ M ＇command，which would direct it to make SUPERMON available to the user．Here＇s what the code would look like．

UTRACE
Trace code
JSR INCHR
CMP 非M
BNE ELSE
JSR USRENT
JMP UTRACE
－••
ELSE
Code executed if character input is not＇ M ＇．

In this example, the user will type an ' $\mathrm{M}^{\prime}$ to get into monitor, and a (G) (CR) to return to the calling portion of UTRACE. Note that the user PC and S registers should not be modified while in monitor if a return to UTRACE is intended.

### 9.9 USE OF SAVER AND RES ROUTINES

SAVER and the RES routines are designed to be used with subroutines. Their usage is as follows:

UPROG JSR USUB USUB JSR SAVER


In this example, UPROG calls USUB. USUB calls SAVER, performs its function, and then jumps to RESALL. RESALL restores all registers and returns to UPROG. If RESXF or RESXAF were used instead of RESALL, UPROG would receive the $F$, or $F$ and $A$ registers as left by USUB.

## APPENDIX A

## IMMEDIATE ACTION

Your SYM-1 microcomputer has been thoroughly tested at the factory and carefully packed to prevent damage in shipping. It should provide you with years of trouble-free operation. If your unit does not respond properly when you attempt to apply power, enter commands from the keyboard, or attach peripheral devices to the system, do not immediately assume that it is defective. Re-read the appropriate sections of this manual and verify that all connections have been properly wired and all procedures properly executed.

If you finally conclude that your SYM-1 is defective, you should return it for repair to an authorized service representative. Specific instructions for obtaining a service authorization number and shipping your unit are contained with warranty information on the card entitled "LIMITED WARRANTY AND SERVICE PLAN" that is included with system reference material.

|  | APPENDIX B PARTS LIST |  |  |
| :---: | :---: | :---: | :---: |
|  | MATERIALS AND ACCESSORIES |  |  |
| QTY. | DESCRIPTION | MANUFACTURER/PART NUMBER |  |
| 1 | CONNECTOR, DUAL 22/44 | Microplastic 15622DPIS |  |
| 1 | CONNECTOR, DUAL 6/12 | Teka TP3-061-E04 |  |
| 6 | RUBBER FEET | 3M SJ5018 |  |
| 1 | SYNERTEK SOFTWARE MANUAL | MNA-2 |  |
| 1 | SYM-1 REFERENCE CARD | SRC-1 |  |
| 1 | SYM REFERENCE MANUAL | MNA-1 |  |
| 1 | SYM-1 PC BOARD ASSEMBLY |  |  |
| 1 | RED FILTER |  |  |
| SYM-1 PC BOARD COMPONENTS |  |  |  |
| QTY. | DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
| 1 | CPU | SYP6502 | U5 |
| 2 | VIA | SYP6522 | U25,U29 |
| 1 | RAM-I/O | SYP6532 | U27 |
| 2 | 4K BIT RAM | SYP2114 | U12, U13 |
| 1 | 32K BIT ROM | SYP2332 | U20 |
| 1 | NAND GATE | 7400 | U8 |
| 1 | HEX INVERTER | 7404 | U2 |
| 1 | AND GATE | 7408 | U24 |
| 2 | HEX INVERTER-O.C. | 7416 | U30, U38 |
| 1 | NAND GATE | 74LS00 | U4 |
| 1 | HEX INVERTER | 74LS04 | U9 |
| 1 | TRIPLE NOR GATE | 74LS27 | U3 |
| 1 | TIMER | 555 | U6 |


| QTY. | DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
| :---: | :---: | :---: | :---: |
| 1 | DECODER | 74LS138 | U1 |
| 1 | TRIPLE 3 INPUT NAND | 74LS10 | U7 |
| 1 | DECODER | 74145 | U37 |
| 2 | DECODER | 74LS145 | U10, U11 |
| 1 | COMPARATOR | 311 | U26 |
| 1 | RES-100 ohm, 1/W, 5\% | RF14J100B | R128 |
| 3 | RES-200 ohm, 1/4W, 5\% | RF14J200B | R43, 111, 114 |
| 1 | RES-300 ohm, 1/4W, 5\% | RF14J300B | R107 |
| 4 | RES-470 ohm, 1/W, $5 \%$ | RF14J470B | R84, 88, 124, 127 |
| 14 | RES-1K, 1/4W, $5 \%$ | RF14J1KB | $\begin{aligned} & \mathrm{R} 9-12,41,61-63,73,78, \\ & 85,92,97,101,113,123 \end{aligned}$ |
| 1 | RES-1M, 1/4W, $5 \%$ | RF14J1MB | R72 |
| 1 | RES-2.2K, 1/4W, 5\% | RJ14J2.2KB | R103 |
| 14 | RES-3.3K, 1/4W, $5 \%$ | RF14J3.3KB | $\begin{aligned} & \mathrm{R} 42,59,60,70,74,79-82,87, \\ & 94, \\ & 95,98,126 \end{aligned}$ |
| 10 | RES-10K, 1/W, $5 \%$ | RF14J10KB | $\begin{aligned} & \mathrm{R} 45,67-69,75,76,83, \\ & 89,93,104 \end{aligned}$ |
| 3 | RES-47K, 1/4W, 5\% | RF14J47KB | R44, 46,71 |
| 1 | RES-330K, 1/4W, 5\% | RF14J330KB | R77 |
| 2 | RES-27K, 1/4W, 5\% | RF14J27KC | R90, 96 |
| 2 | RES-150 ohm, 1/4W, 5\% | RF14J150B | R99, 110 |
| 1 | RES-6.8K, 1/4W, $5 \%$ | RF14J6.8KB | R100 |
| 1 | CAP-10pf | DM15100J | C13 |
| 13 | CAP - . 01 mfd , 100 V | DB203YZ1032 | $\begin{aligned} & C 1,3,5,7,10,11,17,19,21, \\ & 23,25,29 \end{aligned}$ |
| 10 | CAP - $10 \mathrm{mfd}, 25 \mathrm{~V}$ | T368B106K025 | $\begin{aligned} & \text { PS } \begin{array}{l} \mathrm{C} 2,4,6,8,12,20,22,24, \\ 26,30 \end{array} \end{aligned}$ |

1 TRIPLE 3 INPUT NAND
1 DECODER
2 DECODER
1 COMPARATOR
1 RES-100 ohm, 1/4W, 5\%
3 RES-200 ohm, 1/4W, 5\%
1 RES-300 ohm, $1 / 4 \mathrm{~W}$, $5 \%$
4 RES-470 ohm, 1/4W, 5\%
14 RES-1K, $1 / 4 \mathrm{~W}, 5 \%$

1 RES-1M, $1 / 4 \mathrm{~W}$, $5 \%$
1 RES-2.2K, $1 / 4 \mathrm{~W}$, $5 \%$
14 RES-3.3K, 1/4W, 5\%

10 RES-10K, 1/4W, 5\%

3 RES-47K, 1/4W, 5\%
1 RES-330K, $1 / 4 \mathrm{~W}, 5 \%$
2 RES-27K, 1/4W, 5\%
2 RES-150 ohm, 1/4W, 5\%
1 RES-6.8K, 1/4W, $5 \%$
1 CAP-10pf
13 CAP - . 01 mfd , 100V

10 CAP - $10 \mathrm{mfd}, 25 \mathrm{~V}$

74LS10 U7
74145 U37
74LS145 U10, U11
311 U26
RF14J100B R128
RF14J200B R43, 111, 114
RF14J300B R107
RF14J470B R84, 88, 124, 127
RF14J1KB R9-12, 41, 61-63, 73, 78, 85, 92, 97, 101, 113, 123

RF14J1MB R72
RJ14J2.2KB R103
RF14J3.3KB R42, 59, 60, 70, 74, 79-82, 87, 94, 95, 98, 126

RF14J10KB R45, 67-69, 75, 76, 83, 89, 93, 104

RF14J47KB R44, 46,71
RF14J330KB R77
RF14J27KC R90, 96
RF14J150B R99, 110
RF14J6.8KB R100
DM15100J C13
DB203YZ1032 C1, 3, 5, 7, 10, 11, 17, 19, 21, 23, 25, 29

T368B106K025PS C2, 4, 6, 8, 12, 20, 22, 24, 26, 30

| QTY | DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
| :---: | :---: | :---: | :---: |
| 3 | CAP - . 1 mfd , 50 V | 3429-050E-104M C9, 18 |  |
| 1 | CAP - . 22 mfd , | C16 |  |
| 2 | CAP - . 47 mfd | C330C474M5V5EA C15 |  |
| 1 | CAP - . 0047 mfd | UR2025100X7R472K C14 |  |
| 12 | NPN TRANSISTOR | 2N2222A | Q1-4, 10, 18, 19, 27-29, 32, 33 |
| 11 | PNP TRANSISTOR | 2N2907A | Q9, 17, 20-26, 30, 31 |
| 11 | DIODE, G.P. | 1N914 | CR25-33, 37, 38 |
| 1 | DIODE, ZENER | 1N4735 | CR 34 |
| 4 | SOCKET - 24-PIN DIP | TIC8424-02 | SK20-23 |
| 5 | SOCKET - 40-PIN DIP | TIC8440-02 | SK5, 25, 27-29 |
| 8 | SOCKET - 18-PIN DIP | TIC8418-02 | SK 12-19 |
| 1 | KEYBOARD |  | KB1 |
| 1 | PC BOARD |  | PCl |
| 6 | 7-SEGMENT DISPLAY, 0.3' | MAN 71A | U31-36 |
| 2 | LED | RL4850 | CR 35,36 |
| 1 | SPEAKER | 70057 | SP1 |
| 1 | CRYSTAL | CY1A | Y1 |
| TAPE - 11/2" x 2" STRIP |  |  |  |
| 1 | RES. PACK - 150 ohm | 898-3-R150 | RN2 |
| 1 | RES. PACK - 3.3K ohm | 899-3-R3.3K | RN1 |
| 2 | RES. PACK - 1 K ohm | 899-3-R1K | RN3, RN4 |







## APPENDIX C

## AUDIO TAPE FORMATS

HIGH-SPEED FORMAT -- High speed data transfer takes place at 185 bytes per second. Every byte consists of a start bit (0), followed by eight data bits. The least significant bit is transmitted first. A " 1 " bit is represented by 1 cycle of 1400 Hz , while a " 0 " bit is represented by $1 / 2$ cycles of 700 Hz . Physical record format is shown below.

| 6 sec. of SYN chars. | $*$ | ID | SAL | SAH | EAL <br> +1 | EAH <br> +1 | DATA | $/$ | CKL | CKH | EOT | EOT |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

6 sec . of SYN ( 16 Hex ) - Allows the tape to advance beyond the leader and creates an inter-record gap. (Controlled by TAPDEL \$A630.) Filled with ASCII synch characters that allow the SYM-1 to synchronize with the data stream.

* (2A Hex) - ASCII character that indicates the start of a valid record.

ID - Single byte that uniquely identifies the record.
SAL - Low order byte of the Starting Address from which data was taken from memory.

SAH - High order byte of the Starting Address from which data was taken from memory.

EAL +1 - Low order byte of the address following the Ending Address from which data was taken from memory.

EAH +1 - High order byte of the address following the Ending Address from which data was taken from memory.

DATA

- Data bytes.
/ (2F Hex) - ASCII character that indicates the end of the data position of a record.

CKL . Low order byte of a computed checksum.
CKH - High order byte of a computed checksum.
EOT (04 Hex) - ASCII characters that indicate the end of the tape record.


HIGH SPEED AUDIO FORMAT BIT WAVEFORMS

KIM FORMAT -- Data transfer in KIM format takes place at approximately 8 bytes per second. A "l" bit is represented by 9 cycles of 3600 Hz followed by 18 cycles of 2400 Hz , while a "0" bit is represented by 18 cycles of 3600 Hz followed by 6 cycles of 2400 Hz . Each 8-bit byte from memory is represented by two ASCII characters. The byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit. The least significant bit is transmitted first. The KIM physical record format is shown below.


The sync characters, the ASCII characters "*" (2A Hex) and "/" (2F Hex) as well as ID, SAL, SAH, CKL, CKH and EOT serve the same functions as in HIGH-SPEED format. Sync characters, *, / and EOT are represented by single ASCII characters, while the remaining record items require two ASCII characters. Note that EAL and EAH are not used in the KIM format.

## APPENDIX

## PAPER TAPE FORMAT

When data from memory is stored on paper tape, each 8-bit byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit (O-F). Consequently, two ASCII characters are used to represent one byte of data. In the paper tape record format shown below, each N, A, D, and X represents one ASCII character.
$; \quad N_{1} N_{0} \quad A_{3} A_{2} A_{1} A_{0} \quad\left(D_{1} D_{0}\right)_{1} \quad\left(D_{1} D_{0}\right)_{2} \cdots\left(D_{1} D_{0}\right)_{n} \quad X_{3} X_{2} X_{1} X_{0}$
;
$\mathrm{N}_{1} \mathrm{~N}_{0}$
$\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0} \quad$ - Starting address from which data was taken
$\left(D_{1} D_{0}\right)-\left(D_{1} D_{0}\right)_{n}$
$x_{3} X_{2} X_{1} x_{0}$

- Start of record mark
- Number of data bytes in (Hex) contained in the record
- Data
- 16-bit checksum of all preceding bytes in the record including $\mathrm{N}_{1} \mathrm{~N}_{0}$ and $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$, but excluding the start of record mark.

A single record will normally contain a maximum of 16 ( 10 Hex ) data bytes. This is the system default value that is stored in system RAM at power-up or reset in location MAXRC (A658). You can substitute your own value by storing different number in MAXRC. To place an end of file after the last data record saved, place the TTY in local mode punch on, and enter ;00 followed by (CR).

## APPENDIX E

## SYM COMPATABILITY WITH KIM PRODUCTS

If you are a SYM-1 user who has peripheral devices which you have previously used with the KIM system or software which has been run on a KIM module, you'll find SYM to be generally upward compatible with your hardware and software. The following two sections describe the levels of compatability between the two systems to allow you to undertake any necessary modifications.

## E. 1 HARDWARE COMPATABILITY

Table E-1 describes the upward compatability between SYM and KIM at the Expansion (E) connector, while Table E-2 describes the compatability on the Applications (A) connector.

I/O port addresses differ between the two systems; you should consult the Memory Map in Figure 4-10 for details.

Power Supply inputs are provided on a separate connector with SYM-1, which means that if you have been using your power supply with a KIM device it will be necessary to rewire its connections to use the special connector on the SYM-1 board.

## E. 2 SOFTWARE COMPATABILITY

Table E-3 lists important user-available addresses and routines in the KIM-1 monitor program and their counterparts in SYM-1's SUPERMON. Most of the routines do not perform identically in the two systems. Before using them, check their operation in Table 9-1.

Table E-1. EXPANSION CONNECTOR (E) COMPATABILITY

| SYM DESCRIPTION | $\begin{gathered} \text { SYM } \\ \text { NAME } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \# \end{gathered}$ | KIM NAME | KIM DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Jumper $(Y, 26)$ Selectable: <br> OFF - Open Pin <br> ON - Debug On/Off Output (U8-8) | DBOUT | 17 | SSTOUT | From <br> (SYNC O NOT MONITOR) <br> U26-6 |
| Power On Reset Signal Output: <br> "0" After power on <br> " 1 " When reset by software | $\overline{\text { POR }}$ | 18 |  | No equivalent |

Table E-2. APPLICATION CONNECTOR (A) COMPATABILITY

| SYM DESCRIPTION | SYM <br> NAME | PIN <br> \# | KIM <br> NAME | KIM DESCRIPTION |
| :--- | :--- | :---: | :--- | :--- |
| Jumper (V,23) Selectable: <br> OFF - Open Pin <br> ON <br> Remote Audio <br> Control Out | AUD.RC | N | +12 V | +12V Not required on SYM |
| Jumper (HH,41) Selectable: <br> OFF Open Pin <br> ON |  | K | DECODE <br> ICXX Decode Out |  |

Table E-3. SYM-KIM SOFTWARE COMPATABILITY

| SYM |  | KIM |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| Label | Address(es) | Label | Address(es) |  |
| PCLR | A659 | PCL | OOEF | Program Counter - low |
| PCHR | A65A | PCH | 00F0 | Program Counter - high |
| FR | A65C | PREG | 00F1 | Status Register |
| SR | A65B | SPUSER | 00F2 | Stack Pointer |
| AR | A65D | ACC | 00F3 | Accumulator |
| YR | A65F | YREG | 00F4 | Y - Register |
| XR | A65E | XREG | 00F5 | X - Register |
| SCR6 | A636 | CHKHI | 00F6 | Checksum - low |
| SCR7 | A637 | CHKSUM | 00F7 | Checksum - high |
| P2L | A64C | SAL | 17F5 | Start Addr Low - audio/paper tape |
| P2H | A64D | SAH | 17F6 | Start Addr High - audio/paper tape |
| P3L | A64A | EAL | 17F7 | End Addr +1 Low - audio/paper tape |
| P3H | A64B | EAH | 17F8 | End Addr +1 High - audio/paper tape |
| P1L | A64E | ID | 17F9 | ID Byte audio Tape |
| NMIVEC | $\begin{aligned} & \text { A67A-B } \\ & \text { FFFA-B } \end{aligned}$ | NMIV | 17FA-B <br> FFFA-B | NMI Vector |
| RSTVEC | FFFC-D | RSTV | 17FC-D <br> FFFC-D | Reset Vector |
| IRQVEC | $\begin{aligned} & \text { A67E-F } \\ & \text { FFFE-F } \end{aligned}$ | IRQV | 17FE-F <br> FFFE-F | IRQ Vector |
| DUMPT | 8 E 87 | DUMPT | 1800 | Dump memory to audio tape |
| LOADT | 8 C 78 | LOADT | 1873 | Load memory from audio tape |
| CHKT | 8E78 | CHKT | 194C | Compute checksum for audio tape |
| OUTBTC | 8F4A | OUTBTC | 195E | Output one KIM byte |
| HEXOUT | - 5 52 | HEXOUT | 196F | Convert LSD of A to ASCII AND write to audio tape |

Table E-3. SYM-KIM SOFTWARE COMPATABILITY (Continued)

| SYM |  | KIM |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| Label | Address(es) | Label | Address(es) |  |
| OUTCHT | 8F5D | OUTCHT | 197A | Write one ASCII character to audio tape |
| RDBYT | 8 E 2 C | RDBYT | 19F3 | Read one byte from audio tape |
| PACKT | 8E3E | PACKT | 1 A00 | Pack ASCII to nibble |
| RDCHT | 8 E 61 | RDCHT | 1 A24 | Read one character from audio tape |
| RDBITK | 8E0F | RDBIT | 1 A41 | Read one bit from tape |
| SVNMI | 809B | SAVE | 1 C 00 | Monitor NMI entry |
| RESET | 8B4A | RST | 1 C 22 | Monitor RESET entry |
| OUTPC | 82 EE | PCCMD | 1 CDC | Display PC |
| INCHR | 8A1B | READ | 1C6A | Get character |
| LP2B+7 | 841 E | LOAD | 1 CE7 | Load paper tape |
| SP2B+4 | 869 C | DUMP | 1 D 42 | Save paper tape |
| OUTS2 | 8319 | PRTPNT | 1E1E | Print pointer |
| OUTBYT | 82FA | PRTBYT | 1E3B | Print 1 byte as 2 ASCII character |
| INCHR | 8A1B | GETCH | 1E5A | Get character |
| DLYF | 8AE6 | DELAY | 1ED4 | Delay 1 bit time |
| DLYH | 8AE9 | DEHALF | 1 EEB | Delay $1 / 2$ bit time |
| INSTAT | 8386 | AK | 1EFE | Determine if key is down |
| OUTDSP | 89 Cl | SCAND | 1F19 | Output to LED display |
| SCAND | 8906 | SCANDS | 1F1F | Scan LED display |
| INCCMP | 82B2 | INCPT \| | 1 F63 | Increment pointer |
| GETKEY | 88AF | GETKEY | 1F6A | Get key |
| CHKSAD | 82DD | CHK | $1 \mathrm{F91}$ | Compute checksum |
| INBYTE | 81D9 | GETBYT | 1F9D | Get 2 Hex characters and pack |

## APPENDIX F

## CREATING AND USING A SYNC TAPE

To read serial data from tape, the SYM-1 makes use of a stream of SYNC characters which form the leader of every tape record. For a complete description of audio tape record formats, refer to Appendix C.

The audio signal appears on the T and A connectors in two forms: Audio Out (HI) and Audio Out (LO). The only difference between these signals is their magnitude. It is usually best to connect Audio Out (LO) to the MIC input of your recorder.

When the SYM-1 searches for a record, an 'S' and a decimal point are displayed until the SYNC characters are recognized. However, if the volume and tone controls on the recorder are not set correctly, the SYNC characters will not be recognized, the ' S ' on the display will not go out, and no data will be loaded into memory.

Before attempting to save and load data for the first time, it will be helpful to generate a SYNC tape to use for adjusting the controls.

To generate a SYNC tape, modify memory location TAPDEL, A630 to FF:

$$
\begin{aligned}
& \frac{M}{A 630)} \\
& A 630,04, \frac{F F}{D} \\
& A 631,2 C, \frac{1}{D}
\end{aligned}
$$

Place a blank tape in the recorder, depress RECORD and PLAY on the recorder, and enter a SAVE command:

$$
\text { .S2 } \underline{1-200-201)}
$$

The length of the tape leader, determined by TAPDEL will be over 6 minutes.
When the recording is finished (the display re-lights), rewind the tape. Enter the load command:

$$
. \underline{L 2}
$$

The 'S' and decimal point should light. Start the tape with the PLAY button on the recorder and adjust the volume and tone controls on the recorder until the 'S' goes out and stays out.

You can now remove the SYNC tape and proceed to save and load actual programs and data.

## APPENDIX G

## MONITOR ADDENDA

1. The DBOFF routine does not debounce the DEBUG-ON switch; therefore, user programs should not be interrupted by depressing DEBUG-ON while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)
2. The audio cassette software will not read or write location $\$ \mathrm{FFFF}$. Use $\$ \mathrm{~A} 67 \mathrm{~F}$ ( $\$ \mathrm{~A} 600$ thru $\$ \mathrm{~A} 67 \mathrm{~F}$ is echoed at $\$ \mathrm{FF} 80$ thru $\$ \mathrm{FFFF}$ ).
3. The DEBUG-ON switch bounces, therefore it should not be used to interrupt user programs while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)

## APPENDIX H

## SUPPLEMENTARY INFORMATION

## Changing Automatic Log-On

After power is applied to the SYM, SUPERMON waits for the keyboard or the device connected to PB7 on the 6532 (normally the RS232 device) to become active. PB6 (the current loop device) is ignored because a disconnected current loop always looks active.

If you expect always to log-on a current-loop device, the following jumper change will eliminate the necessity of entering (SHIFT) (JUMP) (1):

Change $\mathrm{CC}-32$ and $\mathrm{BB}-31$
to CC-31 and BB-32
Now the log-on for your current loop device is simply a "Q", entered at the device. (Note that you cannot now log-on automatically to the keyboard unless the current loop device is connected, and powered-up.)

## Using On-Board LED Display

Because of the extensive use of transfer vectors in SUPERMON, the same monitor calls can be used to activate the LED display as for terminal devices. The major difference is that you must call ACCESS (address 8B86) before outputting the first character in order to remove write-protection from the display buffer (DISBUF, address A640 thru A645).

If the SYM-1 was logged-on to from the HKB, each call to OUTCHR (address 8A47) will examine the ASCII character in the Accumulator, look up its segment code, shift everything in the display buffer of segment codes left one digit, place the new code in the rightmost digit, and scan the display once.

If the SYM-1 was logged-on to the HKB, each call to INCHR (address 8A1B) will scan the display from the codes in DISBUF continuously until a key is depressed ( 2 keys in the case of SHIFT keys, 4 in the case of SHIFT ASCII keys). The key will be fully debounced, the beeper beeped, the ASCII or HASHED ASCII code taken from a table, and passed back to the caller in the Accumulator. The Flags will reflect a compare with carriage-return.

Other useful routines are:
GETKEY Same as description of INCHR above, but disregard log-on and no compare (88AF) performed.

OUTDSP Same as description of OUTCHR above, but disregard log-on.
(89C1)
KEYQ Test for key depressed on HKB. On return, Z Flag = 1 if key down. (8923)

SCAND Scan display once from segment codes in DISBUF. On return, Flags (8906) reflect call to KEYQ.

INSTAT If logged-on to HKB, check for key down (else check for BREAK key). (8386) On return, carry set if key down (or BREAK key). Leading edge of key debounced.

See also chapter 9 for discussion of monitor calls.
Adding DEBUG Indicator
While using trace routines which turn DEBUG on and off, it is often desirable to have an external indication of the DEBUG state. The addition of an LED and a resistor as follows will achieve this.


U8 is a 14 pin package located above the beeper.
The LED will remain on while DEBUG is on.

## APPENDIX I

## SY6502 DATA SHEET

## MICROPROCESSOR PRODUCTS

- Single $5 \mathrm{~V} \pm 5 \%$ power supply
- $N$ channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus
- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz operation
- On-chip clock options
* External single clock input
* Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.
The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz maximum operating frequencies.

## MEMBERS OF THE FAMILY

| PART NUMBERS |  | CLOCKS | PINS | $\overline{\text { IRO }}$ | $\overline{\text { NMI }}$ | RDY | ADDRESSING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic | Ceramic |  |  |  |  |  |  |
| SYP6502 | SYC6502 | On-Chip | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ | 16 (64 K) |
| SYP6503 | SYC6503 | ," | 28 | $\sqrt{ }$ | $\sqrt{ }$ |  | 12 (4K) |
| SYP6504 | SYC6504 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6505 | SYC6505 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |
| SYP6506 | SYC6506 | " | 28 | $\sqrt{ }$ |  |  | 12 (4 K) |
| SYP6507 | SYC6507 | " | 28 |  |  | $\sqrt{ }$ | 13 (8 K) |
| SYP6512 | SYC6512 | External | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | 16 (64 K) |
| SYP6513 | SYC6513 | " | 28 | $\sqrt{ }$ | $\sqrt{ }$ |  | 12 (4 K) |
| SYP6514 | SYC6514 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6515 | SYC6515 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |

## COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

## SY6500 INTERNAL ARCHITECTURE



## NOTE

1. CLOCK GENERATOR IS NOT INCLUDED ON SY651X
2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.

## D.C. CHARACTERISTICS

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ )
( $\emptyset_{1}, \emptyset_{2}$ applies to SY651X, $\emptyset_{\text {o (in) }}$ applies to SY650X)

| Symbol | Characteristic |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { Input High Voltage } \\ & \text { Logic, } \emptyset_{0} \text { (in) } \\ & \emptyset_{1}, \emptyset_{2} \end{aligned}$ | $\begin{aligned} & (650 X) \\ & (651 X) \end{aligned}$ | $\begin{gathered} +2.4 \\ \mathrm{v}_{\mathrm{cc}}-0.5 \end{gathered}$ | $\begin{gathered} v_{c c} \\ v_{c c}+0.25 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | $\begin{gathered} \text { Input Low Voltage } \\ \text { Logic, } \emptyset_{0} \text { (in) } \\ \emptyset_{1}, \emptyset_{2} \end{gathered}$ | $\begin{aligned} & \text { (650X) } \\ & \text { (651X) } \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +0.4 \\ & +0.2 \end{aligned}$ | V |
| ${ }^{\text {IL }}$ | Input Loading $\begin{gathered} \mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \\ \text { RDY, S.O. } \end{gathered}$ |  | -10 | -300 | $\mu \mathrm{A}$ |
| ${ }^{\text {in }}$ | Input Leakage Current $\begin{gathered} \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{c}}\right. \\ \quad \operatorname{Logic~(Excl.~}^{\text {I }} \\ \emptyset_{1}, \emptyset_{2} \\ \emptyset_{\text {o(in) }} \end{gathered}$ | 0) , S.O.) (651X) (650X) | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{gathered} 2.5 \\ 100 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| ${ }_{\text {TSI }}$ | Three-State (Off State) I $\begin{gathered} \mathrm{V}_{\text {in }}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{c}} \\ \text { DBO-DB7 } \end{gathered}$ | $\begin{aligned} & \text { t Current } \\ & 5.25 \mathrm{~V}) \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( 1 LOAD $=-100 \mu \mathrm{Adc}$, SYNC, DBO- | $\begin{aligned} & =4.75 \mathrm{~V}) \\ & , \mathrm{AO}-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{aligned}$ | 2.4 | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage $\begin{aligned} &\left(I_{\text {LOAD }}=\right. 1.6 \mathrm{mAdc}, \mathrm{V} \\ & \text { SYNC, DBO- }\end{aligned}$ | $\begin{aligned} & =4.75 \mathrm{~V}) \\ & =A 0-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{aligned}$ | - | 0.4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation 1 MHz and 2 3 MHz |  | - | $\begin{aligned} & 700 \\ & 800 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| C | Capacitance |  |  |  |  |
| $\mathrm{c}_{\text {in }}$ | $\frac{A}{\operatorname{RES}}, \overline{\mathrm{NMI}, ~}$ DBO-DB7 | $\overline{\mathrm{R} \mathrm{Q}}$, S.O., DBE | - | 10 15 |  |
| $\mathrm{C}_{\text {out }}$ | A0-A15, R/W |  | - | 12 | pF |
| $\mathrm{C}_{\mathrm{O}_{\text {of }}}$ | $\emptyset_{0}($ in) | (650X) | - | 15 |  |
| $\mathrm{C}_{\mathrm{O}_{1}}$ | $\emptyset_{1}$ | (651X) | - | 50 |  |
| $\mathrm{C}_{\mathrm{D}_{2}}$ | $\emptyset_{2}$ | (651X) | - | 80 |  |

Note: $\overline{\mathrm{IRO}}$ and $\overline{\mathrm{NMI}}$ require 3 K pull-up resistors.

TIMING DEFINITIONS
SY651X INPUT CLOCK TIMING


SY650X INPUT CLOCK TIMING


## DYNAMIC OPERATING CHARACTERISTICS

$\left(V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| Device Type | Parameter | Note | Symbol | 1 MHz |  | 2 MHz (6) |  | 3 MHz (7) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 651X | Cycle Time |  | ${ }^{\text {T }}$ CYC | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | $\mu \mathrm{s}$ |
|  | $\emptyset_{1}$ Pulse Width |  | $\mathrm{T}^{\text {PWHO }}{ }^{\text {c }}$ | 430 | - | 215 | - | 150 | - | ns |
|  | $a_{2}$ Pulse Width |  | $\mathrm{T}_{\text {PWHe }}$ | 470 | - | 235 | - | 160 | - | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $\mathrm{T}_{\mathrm{D}}$ | 0 | - | 0 | -- | 0 | - | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1) | $T_{R^{\prime}}{ }^{\prime} \mathrm{T}_{\mathrm{F}}$ | 0 | 25 | 0 | 20 | 0 | 15 | ns |
| 650x | Cycle Time |  | ${ }^{\text {T }}$ CYC | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | $\mu \mathrm{s}$ |
|  | $\emptyset_{\text {O(IN) }}$ Low Time | (2) | $T_{L}$ | 480 | - | 240 | - | 160 | - | ns |
|  | $\theta_{\text {O(IN) }}$ High Time | (2) | $\mathrm{T}^{\mathrm{H}} \mathrm{D}_{0}$ | 460 | - | 240 | - | 160 | - | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{1}$ Pos Delay | (5) | $\mathrm{T}_{01+}$ | 10 | 70 | 10 | 70 | 10 | 70 | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{2}$ Neg Delay | (5) | $\mathrm{T}_{02}$ | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\emptyset_{0}$ Pos to $\varnothing_{1}$ Neg Delay | (5) | $\mathrm{T}_{01-}$ | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\emptyset_{0}$ Pos to $\emptyset_{2}$ Pos Delay | (5) | $\mathrm{T}_{02+}$ | 15 | 75 | 15 | 75 | 15 | 75 | ns |
|  | $\emptyset_{\mathrm{O} \text { (IN) }}$ Rise and Fall Time | (1) | $\mathrm{T}_{\text {RO }} \mathrm{T}^{\text {F }}$ FO | 0 | 10 | 0 | 10 | 0 | 10 | ns |
|  | $\emptyset_{1 \text { (OUT) }}$ Pulse Width |  | $\mathrm{T}_{\text {PWH0 }}$ | $T_{L \emptyset_{0}}{ }^{-20}$ | $T_{L} \omega_{0}$ | $\mathrm{T}_{L} \emptyset_{0}{ }^{-20}$ | $\mathrm{T}^{1} \emptyset_{0}$ | $\mathrm{T}_{L \emptyset_{0}}{ }^{-20}$ |  | ns |
|  | $\emptyset_{2(O U T)}$ Pulse Width |  | $\mathrm{T}_{\text {PWH0 }}$ | $T_{L} \emptyset_{0}{ }^{-40}$ | $T_{L \emptyset_{0}}{ }^{-10}$ | $T_{L \emptyset_{0}}{ }^{-40}$ | $T \omega_{0}{ }^{-10}$ | $\mathrm{T}^{\prime} \emptyset_{0}{ }^{-40}$ | $T_{L} \emptyset_{0}{ }^{-10}$ | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $\mathrm{T}_{\mathrm{D}}$ | 5 |  | 0 |  | 0 | - | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1)(3) | $T_{R}{ }^{\prime} T_{F}$ | - | 25 | - | 25 | - | 15 | ns |
| $\begin{aligned} & 650 x \\ & 651 x \end{aligned}$ | R/W Setup Time |  | $\mathrm{T}_{\text {RWS }}$ | - | 225 | - | 140 | - | 110 | ns |
|  | R/W Hold Time |  | $\mathrm{T}_{\text {RWH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | Address Setup Time |  | $T_{\text {ADS }}$ | - | 225 | - | 140 | -- | 110 | ns |
|  | Address Hold Time |  | $\mathrm{T}_{\text {ADH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | Read Access Time |  | ${ }^{T}$ ACC | - | 650 | - | 310 | - | 170 | ns |
|  | Read Data Setup Time |  | ${ }^{\text {T }}$ DSU | 100 | - | 50 | - | 50 | - | ns |
|  | Read Data Hold Time |  | $T_{\text {HR }}$ | 10 | - | 10 | - | 10 | - | ns |
|  | Write Data Setup Time |  | $\mathrm{T}_{\text {MDS }}$ | - | 175 | - | 100 | - | 75 | ns |
|  | Write Data Hold Time |  | $\mathrm{T}_{\mathrm{HW}}$ | 60 | - | 60 | - | 30 | - | ns |
|  | Sync Setup Time |  | $\mathrm{T}_{\text {SYS }}$ | - | 350 | - | 175 | - | 100 | ns |
|  | Sync Hold Time |  | $\mathrm{T}_{\text {SYH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | RDY Setup Time | (4) | $T_{\text {RS }}$ | 200 | - | 200 | - | 150 | - | ns |

## NOTES:

(1) Measured between $10 \%$ and $90 \%$ points on waveform.
(2) Measured at $50 \%$ points.
(3) Load $=1$ TTL load +30 pF .
(4) RDY must never switch states within $T_{R S}$ to end of $\emptyset_{2}$.
(5) Load $=100 \mathrm{pF}$.
(6) The 2 MHz devices are identified by an " $A$ " suffix.
(7) The 3 MHz devices are identified by a " $B$ " suffix.

## PIN FUNCTIONS

Clocks $\left(\theta_{1}, \sigma_{2}\right)$
The SY651X requires a two phase non-overlapping clock that runs at the $\mathrm{V}_{\mathrm{cc}}$ voltage level.
The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus ( $A_{0}-A_{15}$ ) (See sections on each micro for respective address lines on those devices.)
These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF .

## Data Bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ )

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF .

## Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation'DBE would be driven by the phase two $\left(\emptyset_{2}\right)$ clock, thus allowing data output from microprocessor only during $\emptyset_{2}$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

## Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one $\left(\emptyset_{1}\right)$ will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two $\left(a_{2}\right)$ in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during $\emptyset_{2}$ time.

## Interrupt Request ( $\overline{\mathbf{R Z} \mathbf{Q}}$ )

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3 K \Omega$ external resistor should be used for proper wire-OR operation.

## Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.
$\overline{\text { NMI }}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\mathrm{IRO}}$ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.
$\overline{\mathrm{NMI}}$ also requires an external $3 \mathrm{~K} \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$ for proper wire-OR operations.
Inputs $\overline{\mathrm{RO}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupts lines that are sampled during $\emptyset_{2}$ (phase 2) and will begin the appropriate interrupt routine on the $\emptyset_{1}$ (phase 1) following the completion of the current instruction.

## Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\emptyset_{1}$.

## SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\emptyset_{1}$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\emptyset_{1}$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

## Reset ( $\overline{\mathrm{RES}}$ )

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.
After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After $V_{c c}$ reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.
When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

## Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for data transfer out of the processor.

## PROGRAMMING CHARACTERISTICS

## INSTRUCTION SET - ALPHABETIC SEQUENCE

| ADC | Add Memory to Accumulator with Carry | DEC | Decrement Memory by One |
| :--- | :--- | :--- | :--- |
| AND | "AND" Memory with Accumulator | DEX | Decrement Index X by One |
| ASL | Shift left One Bit (Memory or Accumulator) | DEY | Decrement Index Y by One |
|  |  |  |  |
| BCC | Branch on Carry Clear | EOR | "Exclusive-or" Memory with Accumulator |
| BCS | Branch on Carry Set |  |  |
| BEO | Branch on Result Zero | INC | Increment Memory by One |
| BIT | Test Bits in Memory with Accumulator | INX | Increment Index X by One |
| BMI | Branch on Result Minus | INY | Increment Index Y by One |
| BNE | Branch on Result not Zero |  |  |
| BPL | Branch on Result Plus | JMP | Jump to New Location |
| BRK | Force Break | JSR | Jump to New Location Saving Return Address |
| BVC | Branch on Overflow Clear |  |  |
| BVS | Branch on Overflow Set |  | LDA |
|  |  | Load Accumulator with Memory |  |
| CLC | Clear Carry Flag | LDX | Load Index X with Memory |
| CLD | Clear Decimal Mode Index Y with Memory |  |  |
| CLI | Clear Interrupt Disable Bit | LSR | Shift One Bit Right Memory or Accumulator) |
| CLV | Clear Overflow Flag |  |  |
| CMP | Compare Memory and Accumulator | NOP | No Operation |
| CPX | Compare Memory and Index X |  | ORA |
| CPY | Compare Memory and Index Y Memory with Accumulator |  |  |

```
PHA Push Accumulator on Stack
PHP Push Processor Status on Stack
PLA Pull Accumulator from Stack
PLP Pull Processor Status from Stack
ROL Rotate One Bit Left (Memory or Accumulator)
ROR Rotate One Bit Right (Memory or Accumulator)
RTI Return from Interrupt
RTS Return from Subroutin
SBC Subtract Memory from Accumulator with Borrow
SEC Set Carry Flag
SED Set Decimal Mode
SEI Set Interupt Disable Status
STA Store Accumulator in Memory
STX Store Index X in Memory
STY Store Index Y in Memory
TAX Transfer Accumulator to Index X
TAY Transfer Accumulator to Index }
TAY Transfer Accumulator to Index Y
TSX Transfer.Stack Pointer to Index X
TXA Transfer Index X to Accumulator
TXS Transfer Index }X\mathrm{ to Stack Pointer
TYA Transfer Index Y to Accumulator
```


## ADDRESSING MODES

## Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

## Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

## Absolute Addressing

in absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65 K bytes of addressable memory.

## Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

## Indexed Zero Page Addressing - ( $\mathbf{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X " or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

## Indexed Absolute Addressing - ( $\mathbf{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with $X$ and $Y$ index register and is referred to as "Absolute, $X$," and "Absolute, Y." The effective address is formed by adding the contents of $X$ or $Y$ to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

## Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

## Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, X$)$ ), the second byte of the instruction is added to the contents of the $X$ index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

## Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

## Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


## INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REQUIREMENTS



|  | operation |  |  |  | ABEOLUTE |  |  | 2tnopact |  |  |  |  |  | melito |  |  |  |  | amat ${ }^{\text {r }}$ |  |  | 2, patix |  |  | Amex |  |  |  |  | nelative |  | mon |  | 2, PA6E, Y |  | comortion codes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| memenc |  |  |  |  | OP |  | V* | OP | N | - | OP N | N | * OP | N |  | OP | N |  | OP | N | \# | OPIN | N | \# OP | N | * | OP | N | O | P/N | * | OP ${ }^{\text {N }}$ | \# 0 | OP N | N | $\mathrm{N} \boldsymbol{Z C l} 10$ |
| $\begin{aligned} & \text { LOX } \\ & \text { LDY } \\ & \text { LSR } \\ & \text { NOP } \\ & \text { ORA } \\ & \hline \end{aligned}$ | NO OPERATION <br> $A \vee M \rightarrow A$ |  | 2 2 | $2$ <br> 2 | $\begin{array}{\|c\|c\|} \hline 2 & A E \\ 2 & A C \\ \hline & 4 E \\ 2 & 00 \\ \hline \end{array}$ | E 4 |  <br> 4 <br> 3 |  | $\begin{aligned} & 3 \\ & 3 \\ & 5 \\ & 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ 2 \\ 2 \\ 2 \end{array}$ | 4A | 2 | 1 ea | 2 | 1 | 01 | 6 | 2 | 11 | 5 | 2 | 84 56 15 | 4 | 2 BC <br> 2 5 E <br> 2  <br> 2 10 | 4 | 3 | ${ }^{8 \mathrm{BE}}$ | 4 | 3 3 3 |  |  |  |  | 864 | 4 | $\begin{array}{cccccc}v & \checkmark & - & - & - & - \\ v & \checkmark & - & - & - \\ 0 & v & v & - & - & - \\ 0 & - & - & - & - & - \\ v & \checkmark & - & - & - & -\end{array}$ |
| PHA <br> PHP <br> PLA <br> PLP <br> ROL | $A \rightarrow M_{s}$ $S-1 \rightarrow S$ <br> $P \rightarrow M_{s}$ $S-1 \rightarrow S$ <br> $S+1 \rightarrow S$ $M_{s} \rightarrow A$ <br> $S+1 \rightarrow S$ $M_{s} \rightarrow P$ |  |  |  | $2 E$ | ${ }_{6} 6$ | 3 | 26 | 5 | 2 | $2 \mathrm{~A} \cdot$ | 2 | 1-48 | 3 | 1 1 1 1 |  |  |  |  |  |  | 36 | 6 | $3 E$ | 7 | 3 |  |  |  |  |  |  |  |  |  | (RESTORED) |
| ROR <br> RTI <br> RTS <br> SBC <br> SEC <br> SED |  | E9 | 2 |  | ${ }_{2}{ }_{2}^{6 E}$ |  | 3 <br> 4 <br> 3 | E5 | $\int_{3}^{5}$ | ${ }_{2}^{2}$ | 6 A | 2 | $\begin{aligned} & 1 \\ & 40 \\ & 68 \\ & 38 \\ & \hline \end{aligned}$ | 6 6 2 2 | 1 1 1 1 | E1. | 6 | 2 | F1 | 5 | 2 | F5 |  |  |  | 3 | F9 | 4 | 3 |  |  |  |  |  |  | $\|$$\checkmark$    <br> $\checkmark$ $\checkmark$ - - <br> RESTORED    <br>     <br> - - - - <br> $\checkmark$ $\checkmark$ $(3)$ - |
| $\begin{aligned} & \hline \text { SET } \\ & \text { STA } \\ & \text { STX } \\ & \text { STY } \\ & \text { TAX } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \rightarrow 1 \\ & A \rightarrow M \\ & X \rightarrow M \\ & Y \rightarrow M \\ & A \rightarrow X \end{aligned}$ |  |  |  | 80 8 E 8 C | C | 3 3 3 | 85 86 84 | 3 3 3 | 2 2 2 |  |  |  |  |  | 81 | 6 | 2 | 91 | 6 | 2 | $\begin{aligned} & 95 \\ & 94 \end{aligned}$ | 4 | 290 | 5 | 3 | 99 | 5 | 3 |  |  |  |  | 96 | 42 |  |
| $\begin{aligned} & \hline T A Y \\ & T S X \\ & T \times A \\ & T \times S \\ & T Y A \\ & \hline \end{aligned}$ | $\begin{aligned} & A-Y \\ & S \rightarrow X \\ & X \rightarrow A \\ & X \rightarrow S \\ & Y \rightarrow A \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | 8 | 1 1 1 1 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{array}{llll}0 & 1 & - & - \\ 1 & 1 & - & - \\ 1 & 1 & - & - \\ 1 & 1 & - & - \\ - & - \\ - & - & - & - \\ 1 & 1 & - & - \\ 1 & - & - & -\end{array}\right.$ |
| (1) <br> (2) <br> (3) <br> (4) 1 <br> A | ADD 1 TO "N" IF PAGE BOU ADD 1 TO " $N$ " IF BRANCH ADD 2 TO " N " IF BRANCH CARRY NOT = BELOW if IN DECIMAL MODE Z FL ACCUMULATOR MUST BE |  |  |  |  |  |  | SED ME PA FERE <br> ERO | AGE ENT RES | E EȘuL | PAGE <br> ult |  |  | A M Ms | NO | DEX | $\begin{aligned} & x \quad x \\ & x \text { y } \\ & \text { MUL } \\ & \text { ORY } \\ & \text { ORY } \end{aligned}$ |  |  | EFF |  | $\begin{aligned} & \text { CTIV } \\ & K P O \end{aligned}$ |  |  |  |  |  |  | MO | DD STR XCLU ODIF |  | JE OR |  |  |  | T MODIFIED MEMORY BIT 7 EMORY BIT 6 <br> CyCLES BYTES |

## SY6502－40 Pin Package



## Features

－65K Addressable Bytes of Memory
－$\overline{\mathrm{RQ}}$ Interrupt－$\overline{\mathrm{NMI}}$ Interrupt
－On－the－chip Clock
$\checkmark$ TTL Level Single Phase Input
$\checkmark$ Crystal Time Base Input
－SYNC Signal （can be used for single instruction execution）
－RDY Signal
（can be used for single cycle execution）
－Two Phase Output Clock for Timing of Support Chips

SY6503－28 Pin Package


## Features

－4K Addressable Bytes of Memory（AB00－AB11）
－On－the－chip Clock
－IRQ Interrupt
－NMI Interrupt
－ 8 Bit Bi－Directional Data Bus

SY6504 \＆SY6507－ 28 Pin Package

| $\overline{\text { RES }}$ | 28 | $\square \mathrm{C}_{2}$（OUT） |
| :---: | :---: | :---: |
| $\mathrm{vss}^{\text {S }}$ | 27 | $\square g_{0}(\mathrm{IN})$ |
| ＊IRQ or RDY 3 | 26 | 口／W |
| $\mathrm{vcc}^{\text {C }} 4$ | 25 | $\square \mathrm{DBO}$ |
| ABO 5 | 24 | －DB1 |
| AB1 6 | 23 | $\square \mathrm{DB2}$ |
| $A B 2$ | 22 | Пов3 |
| AB3 8 | 21 | $\square \mathrm{DB4}$ |
| AB4 9 | 20 | 口DB5 |
| AB5 10 | 19 | 口DB6 |
| AB6 11 | 18 | 口DB7 |
| AB7 12 | 17 | $\square A B 12$ |
| AB8 13 | 16 | $\square A B 11$ |
| AB9 14 | 15 | －AB10 |

## Features

－IRQ Interrupt（6504 only）
－RDY Signal（6507 only）
－8K Addressable Bytes of Memory（AB00－AB12）
－On－the－chip Clock
－ 8 Bit Bi－Directional Data Bus

## SY6505-28 Pin Package



## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- On-the-chip Clock
- IRQ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus

SY6506-28 Pin Package

| $\overline{\text { RES }} 1$ | 28 | $\mathrm{ar}_{2}$ (OUT) |
| :---: | :---: | :---: |
| $\mathrm{vss}^{\text {C }}$ | 27 | $\square \square_{0}(\mathrm{IN})$ |
| $日_{1}$ (OUT) ${ }^{\text {d }}$ | 26 | 日R/w |
|  | 25 | ]DB0 |
| $\mathrm{vcc}_{\text {cc }}{ }_{5}$ | 24 | ]dB1 |
| $A B O 6$ | 23 | -082 |
| $A B 1-7$ | 22 | D83 |
| $A B 2{ }^{8}$ | 21 | $\square \mathrm{DB4}$ |
| $A B 3 \square^{9}$ | 20 | $\square \mathrm{DB5}$ |
| AB4 10 | 19 | ]DB6 |
| AB5 11 | 18 | 7D87 |
| ${ }^{\text {AB6 }} 12$ | 17 | $\square A B 11$ |
| AB7 13 | 16 | $\square A B 10$ |
| AB8 14 | 15 | $\square A B 9$ |

## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- On-the-chip Clock
- IRQ Interrupt
- Two phases off
- 8 Bit Bi-Directional Data Bus

SY6512-40 Pin Package


## Features

- 65K Addressable Bytes of Memory
- $\overline{\mathrm{RQ}}$ Interrupt
- $\overline{\text { NMI }}$ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus
- SYNC Signal
- Two phase input
- Data Bus Enable


## SY6513－ 28 Pin Package

| $v_{s s} \square 1$ | 28 | $\overline{\text { RES }}$ |
| :---: | :---: | :---: |
| $0_{1} \square^{2}$ | 27 | $\square \mathrm{O}_{2}$ |
| 阿 3 | 26 | 7／w |
| तलाप 4 | 25 | ］ово |
| $\mathrm{v}_{\mathrm{cc}} \mathrm{C}_{5}$ | 24 | DD81 |
| ABO 6 | 23 | ］D82 |
| AB1 7 | 22 | －$\square^{\text {d }}$ |
| AB2 8 | 21 | $\square \mathrm{DB4}$ |
| AB3 9 | 20 | ］DB5 |
| AB4 10 | 19 | ］D86 |
| AB5 11 | 18 | －DB7 |
| AB6 12 | 17 | $\square A B 11$ |
| $A B 7{ }^{13}$ | 16 | $\square \mathrm{AB} 10$ |
| AB8 14 | 15 | $\square \mathrm{AB9}$ |

## Features

－4K Addressable Bytes of Memory（AB00－AB11）
－Two phase clock input
－IRO Interrupt
－$\overline{\text { NMI }}$ Interrupt
－ 8 Bit Bi－Directional Data Bus

SY6514－28 Pin Package

| $v_{s s}-1$ | 28 | 万रहS |
| :---: | :---: | :---: |
| $\omega_{1} \mathrm{Cl}_{2}$ | 27 | $\square^{\circ}$ |
| $\overline{\mathrm{RO}}{ }^{3}$ | 26 | R／W |
| $\mathrm{vcc}^{4} 4$ | 25 | $\square \mathrm{DBO}$ |
| ABO 5 | 24 | ］DB1 |
| AB1－ 6 | 23 | －DB2 |
| $A B 2$ | 22 | DDB3 |
| AB3 $\square^{8}$ | 21 | ］DB4 |
| $A B 49$ | 20 | －DB5 |
| AB5 10 | 19 | －186 |
| AB6 11 | 18 | －087 |
| $A B 712$ | 17 | $\square \mathrm{AB} 12$ |
| AB8 13 | 16 | ］AB11 |
| AB9 14 | 15 | AB10 |

## Features

－ 8 K Addressable Bytes of Memory（AB00－AB12）
－Two phase clock input
－$\overline{\mathrm{RO}}$ Interrupt
－ 8 Bit Bi－Directional Data Bus

SY6515－28 Pin Package

| $\mathrm{v}_{\mathrm{ss}} \mathrm{C}_{1}$ | 28 | $\square \overline{R E S}$ |
| :---: | :---: | :---: |
| RDY ${ }_{2}$ | 27 | $\square \mathrm{O}_{2}$ |
| $\varnothing_{1}$ | 26 | －R／w |
| IROL | 25 | ］ово |
| $\mathrm{vcc}^{\text {c }} 5$ | 24 | ］DB1 |
| ABO | 23 | ］DB2 |
| AB1 | 22 | 口DB3 |
| $A B 2$ | 21 | ］DB4 |
| AB3 | 20 | ］DB5 |
| $A B 4$－10 | 19 | ］DB6 |
| AB5 11 | 18 | －ов7 |
| AB6 12 | 17 | ］AB11 |
| ${ }^{\text {AB7 }} 13$ | 16 | $\square \mathrm{AB10}$ |
| AB8 14 | 15 | $\square \mathrm{AB9}$ |

## Features

－4K Addressable Bytes of Memory（AB00－AB11）
－Two phase clock input
－IRQ Interrupt
－ 8 Bit Bi－Directional Data Bus

## CLOCK GENERATION CIRCUITS



| CRYSTAL |
| :---: | :---: | :---: |
| FREQUENCY |$\quad$ OUTPUT FREQUENCY



APPENDIX J

## SY6522 DATA SHEET

Synertek
SY6522
SY6522A
MICROPROCESSOR PRODUCTS
INCDRPDRATED

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5 V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Control Lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16 -bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8 -bit bi-directional ports. Each line can
be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.


Figure 1. SY6522 Block Diagram

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |
| Operating Temperature <br> $\quad$ Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature <br> $\quad$ Range |  |  |  |

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all except $\phi 2$ ) | 2.4 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock High Voltage | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.4 | V |
| IIN | Input Leakage Current $-\mathrm{V}_{\mathrm{IN}}=0$ to 5 Vdc R/ $\bar{W}, \overline{R E S}, ~ R S 0, ~ R S 1, ~ R S 2, ~ R S 3, ~ C S 1, ~ \overline{C S 2}, ~$ CA1, $\Phi 2$ | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ITSI }}$ | Off-state Input Current $-V_{\mathrm{IN}}=.4$ to 2.4 V $V_{C C}=$ Max, D0 to D7 | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current $-\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | -100 | - | $\mu \mathrm{A}$ |
| IIL | Input Low Current - $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | - | -1.6 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output High Voltage } \\ & \qquad V_{\text {CC }}=\min , I_{\text {load }}=-100 \mu \mathrm{Adc} \\ & \text { PA0-PA7, CA2, PB0-PB7, CB1, CB2 } \end{aligned}$ | 2.4 | - | V |
| V OL | Output Low Voltage $V_{C C}=\min , I_{\text {load }}=1.6 \mathrm{mAdc}$ | - | 0.4 | V |
| IOH | Output High Current (Sourcing) $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}(\mathrm{PBO}-\mathrm{PB} 7) \end{aligned}$ | $\begin{array}{r} -100 \\ -1.0 \end{array}$ | - | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| IOL | Output Low Current (Sinking) $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}$ | 1.6 | - | mA |
| IOFF | Output Leakage Current (Off state) $\overline{\mathrm{RQ}}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{CIIN}^{\text {IN }}$ | Input Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (R/W, $\overline{R E S}, R S 0, R S 1, R S 2, R S 3, C S 1, \overline{C S 2}$, D0-D7, PAO-PA7, CA1, CA2, PB0-PB7) <br> (CB1, CB2) <br> ( $\Phi 2$ Input) | - - | $\begin{array}{r} 7.0 \\ 10 \\ 20 \\ \hline \end{array}$ | pF <br> pF <br> pF |
| COUT | Output Capacitance $-\mathrm{T}_{\mathrm{A}}{ }^{\prime}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 10 | pF |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | - | 700 | mW |



Figure 2. Test Load (for all Dynamic Parameters)


Figure 3. Read Timing Characteristics

READ TIMING CHARACTERISTICS (FIGURE 3)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{CY}}$ | Cycle Time | 1 | 50 | 0.5 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ACR }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| $\mathrm{T}_{\text {CAR }}$ | Address Hold Time | 0 | - | 0 | - | ns |
| TPCR | Peripheral Data Set-Up Time | 300 | - | 300 | - | ns |
| $\mathrm{T}_{\text {CDR }}$ | Data Bus Delay Time | - | 395 | - | 200 | ns |
| $\mathrm{T}_{\mathrm{HR}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .


Figure 4. Write Timing Characteristics

WRITE TIMING CHARACTERISTICS (FIGURE 4)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{CY}}$ | Cycle Time | 1 | 50 | 0.50 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{C}}$ | $\phi 2$ Pulse Width | 0.47 | 25 | 0.25 | 25 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAW | Address Hold Time | 0 | - | 0 | - | ns |
| TWCW | R//W Set-Up Time | 180 | - | 90 | - | ns |
| TCWW | R/W Hold Time | 0 | - | 0 | - | ns |
| TDCW | Data Bus Set-Up Time | 300 | - | 150 | - | ns |
| THW | Data Bus Hold Time | 10 | - | 10 | - | ns |
| $\mathrm{T}_{\text {CPW }}$ | Peripheral Data Delay Time | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Tcmos | Peripheral Data Delay Time to CMOS Levels | - | 2.0 | - | 2.0 | $\mu \mathrm{s}$ |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .

## PERIPHERAL INTERFACE CHARACTERISTICS

| Symbol | Characteristic | Min. | Max. | Unit | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{tf}$ | Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signa!s | - | 1.0 | $\mu \mathrm{s}$ | - |
| TCA2 | Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5a, 5b |
| $\mathrm{T}_{\mathrm{RS} 1}$ | Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5a |
| $\mathrm{T}_{\mathrm{RS} 2}$ | Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5b |
| TWHS | Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake) | - | 1.0 | $\mu \mathrm{s}$ | 5c, 5d |
| TDS | Delay Time, Peripheral Data Valid to CB2 Negative Transition | 0 | 1.5 | $\mu \mathrm{s}$ | 5c, 5d |
| $\mathrm{T}_{\mathrm{RS} 3}$ | Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5c |
| TRS4 | Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5d |
| $\mathrm{T}_{\text {IL }}$ | Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching) | 300 | - | ns | 5 e |
| TSR1 | Shift-Out Delay Time - Time from $\phi_{2}$ Falling Edge to CB2 Data Out | - | 300 | ns | $5 f$ |
| TSR2 | Shift-In Setup Time - Time from CB2 Data In to $\phi_{2}$ Rising Edge | 300 | - | ns | 5 g |
| TIPW | Pulse Width - PB6 Input Pulse | 2 | - | $\mu \mathrm{s}$ | $5 i$ |
| TICW | Pulse Width - CB1 Input Clock | 2 | - | $\mu \mathrm{s}$ | 5h |
| 1 IPS | Pulse Spacing - PB6 Input Pulse | 2 | - | $\mu \mathrm{s}$ | 5 i |
| IICS | Pulse Spacing - CB1 Input Pulse | 2 | - | $\mu \mathrm{s}$ | 5h |



Figure 5a. CA2 Timing for Read Handshake, Pulse Mode


Figure 5b. CA2 Timing for Read Handshake, Handshake Mode


Figure 5c. CA2, CB2 Timing for Write Handshake, Pulse Mode


Figure 5d. CA2, CB2 Timing for Write Handshake, Handshake Mode


Figure 5e. Peripheral Data Input Latching Timing


Figure 5f. Timing for Shift Out with Internal or External Shift Clocking


Figure 5g. Timing for Shift In with Internal or External Shift Clocking


Figure 5h. External Shift Clock Timing


Figure 5i. Pulse Count Input Timing

## PIN DESCRIPTIONS

## RES (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

## \$2 (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system processor and the SY6522.

## R/W (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the $R / \bar{W}$ line. If R/W is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

## DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

## CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and $\overline{\mathrm{CS} 2}$ is low.

## RSO-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522, as shown in Figure 6.

| Register Number | RS Coding |  |  |  | Register Desig. | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS3 | RS2 | RS1 | RSO |  | Write | Read |
| 0 | 0 | 0 | 0 | 0 | ORB/IRB | Output Register "B" | Input Register "B" |
| 1 | 0 | 0 | 0 | 1 | ORA/IRA | Output Register " $\mathrm{A}^{\prime \prime}$ | Input Register " A " |
| 2 | 0 | 0 | 1 | 0 | DDRB | Data Direction Register "B" |  |
| 3 | 0 | 0 | 1 | 1 | DDRA | Data Direction Register "A" |  |
| 4 | 0 | 1 | 0 | 0 | T1C-L | T1 Low-Order Latches | T1 Low-Order Counter |
| 5 | 0 | 1 | 0 | 1 | T1C-H | T1 High-Order Counter |  |
| 6 | 0 | 1 | 1 | 0 | T1L-L | T1 Low-Order Latches |  |
| 7 | 0 | 1 | 1 | 1 | T1L-H | T1 High-Order Latches |  |
| 8 | 1 | 0 | 0 | 0 | T2C-L | T2 Low-Order Latches | T2 Low-Order Counter |
| 9 | 1 | 0 | 0 | 1 | T2C-H | T2 High-Order Counter |  |
| 10 | 1 | 0 | 1 | 0 | SR | Shift Register |  |
| 11 | 1 | 0 | 1 | 1 | ACR | Auxiliary Control Register |  |
| 12 | 1 | 1 | 0 | 0 | PCR | Peripheral Control Register |  |
| 13 | 1 | 1 | 0 | 1 | IFR | Interrupt Flag Register |  |
| 14 | 1 | 1 | 1 | 0 | IER | Interrupt Enable Register |  |
| 15 | 1 | 1 | 1 | 1 | ORA/IRA | Same as Reg 1 Except No "Handshake" |  |

Figure 6. SY6522 Internal Register Summary
$\overline{\text { IRQ (Interrupt Request) }}$
The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1 . This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed". with other equivalent signals in the system.

## PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

## CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a highimpedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.


Figure 7. Peripheral A Port Output Circuit

## PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the

PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0 mA at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

## CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 cannot drive Darlington transistor circuits.


Figure 8. Peripheral B Port Output Circuit

## FUNCTIONAL DESCRIPTION

## Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit. of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed as an output, the voltage on the pin is controlled by the cor-
responding bit of the Output Register. A 1 in the Output Register causes the output to go high, and a " 0 " causes the output to go low. Data may be written into Output Register bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.
Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled, IRA will reflect the levels on the PA pins at the time the latching occurred (via CA1).

The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the level on the pin determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the output register, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output " 1 " down or which pull an output " 0 " up, reading IRA may result in reading a " 0 " when a " 1 " was actually programmed, and reading a " 1 " when a " 0 " was programmed. Reading IRB, on the other hand, will read the " 1 " or " 0 " level actually programmed, no matter what the loading on the pin.

Figures 9,10 , and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

## Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices

REG 0 - ORB/IRB


OUTPUT REGISTER "B" (ORB)
or
INPUT REGISTER "B" (ORB)

| Pin Data Direction Selection | WRITE | READ |
| :---: | :---: | :---: |
| DDRE $=$ " 1 " (OUTPUT) | MPU writes Output Level (ORB) | MPU reads output register bit in ORB. Pin level has no affect |
| DDRB = "0" (INPUT) (Input latching disabled) | MPU writes into ORB, but no effect on pin level, until DDRB changed. | MPU reads input level on PB pin. |
| DDRB = " 0 " (INPUT) (Input latching enabled) |  | MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition. |

Figure 9. Output Register B (ORB), Input Register B (IRB)

REG 1 - ORA/IRA


| Pin <br> Data Direction <br> Selection | WRITE | READ |
| :--- | :--- | :--- |
| DDRA $=$ " 1 " (OUTPUT) <br> (Input latching disabled) | MPU writes Output Level <br> (ORA). | MPU reads level on PA pin. |
| DDRA $=$ " 1 " (OUTPUT) <br> (Input latching enabled) |  | MPU reads IRA bit which is <br> the level of the PA pin at the <br> time of the last CA1 active <br> transition. |

Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)

" 0 " ASSOCIATED PB/PA PIN IS AN INPUT (HIGH-IMPEDANCE)
" 1 " ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY ORB/ORA REGISTER BIT.

Figure 11. Data Direction Registers (DDRB, DDRA)
through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

## Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.


Figure 12. Read Handshake Timing (Port A, Only)


Figure 13. Write Handshake Timing

In the SY6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready"" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

## Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

## Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16 -bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at $\phi 2$ clock rate. Upon reaching zero, an interrupt flag will be set, and TRQ will go low if the interrupt is enabled. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.

REG 12 - PERIPHERAL CONTROL REGISTER


Figure 14. CA1, CA2, CB1, CB2 Control

Two bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of the T1 oper-

REG 4 - TIMER 1 LOW-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T1 LOW-ORDER
LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW-ORDER COUNTER AT THE TIME THE HIGH. ORDER COUNTER IS LOADED (REG5).
READ - 8 BITS FROM TI LOW.ORDER COUNTER TRANSFERRED TO MPU. IN ADDITION, T1 INTERRUPT FLAG IS RESET (BIT 6 IN INTERRUPT FLAG REGISTER).
ating modes. The four possible modes are depicted in Figure 17.

REG 5 - TIMER 1 HIGH-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER
LATCHES. ALSO, AT THIS TIME BOTH
HIGH AND LOW. ORDER LATCHES
TRANSFERRED INTO TI COUNTER.
T1 INTERRUPT FLAG ALSO IS RESET.
READ - 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

Figure 15. T1 Counter Registers

REG 6 - TIMER 1 LOW-ORDER LATCHES


WRITE-8 BITS LOADED INTO TI LOW.ORDER LATCHES. THIS OPERATION IS NO DIFFERENT THAT A WRITE INTO RIFGE 4.
READ - 8 BITS FROM TI LOW.ORDER LATCHES
TRANSFERRED TO MPU. UNLIKE REG 4
OPERATION, THIS DOES NOT CAUSE
RESET OF Ti INTERRUPT FLAG.

REG 7 - TIMER 1 HIGH-ORDER LATCHES


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER ATCHES. UNLIKE REG 4 OPERATION NO LATCH-TO-COUNTER TRANSFERS
READ - 8 BITS FROM T1 HIGH-ORDER LATCHES TRANSFERRED TO MPU.

Figure 16. T1 Latch Registers

REG 11 - AUXILIARY CONTROL REGISTER


Figure 17. Auxiliary Control Register
Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.


Figure 18. Timer 1 and Timer 2 One-Shot Mode Timing

## Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the $\overline{\mathrm{RQ}}$ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in Figure 18.

## Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous
series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "freerunning" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter ( 16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described later. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY 6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.


Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. Both DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If one is 1 and the other is 0 , then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 19. Timer 1 Free-Run Mode Timing

## Timer 2 Operation

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16 -bit counter which decrements at $\Phi 2$ rate. Figure 20 illustrates the T2 Counter Registers.

## Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.

REG 8 - TIMER 2 LOW-ORDER COUNTER


WRITE - 8 bits LOADED into t2 LOW-ORDER LATCHES.
READ - 8 BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU. T2 INTERRUPT FLAG IS RESET.

REG 9 - TIMER 2 HIGH-ORDER COUNTER


[^1]Figure 20. T2 Counter Registers

## Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of $\Phi 2$.

## Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.
The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.
Figures 23 and 24 illustrate the operation of the various shift register modes.

## Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.
Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1 , the Interrupt Request Output (IRQ) will go low. $\overline{\mathrm{IRQ}}$ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.
In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.


Figure 21. Timer 2 Pulse Counting Mode
REG 10 - SHIFT REGISTER
REG 11 - AUXILIARY CONTROL REGISTER

notes:

1. WHEN SHIFTING OUT. BIT 7 IS THE FIRST BIT

OUT AND SIMULTANEOUSLY IS ROTATED BACK
2. WHEN SHIFTING IN, BITS INITIALLY ENTER BIT 0 AND ARE SHIFTED TOWARDS BIT 7.

Figure 22. SR and ACR Control Bits

## SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral . Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

Shift in Under Control of T2 (001)
In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch ( N ).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the $\phi_{2}$ clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and $\overline{\mathrm{RO}}$ will go low.


## Shift in Under Control of $\phi_{\mathbf{2}}$ (010)

In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each $\phi_{2}$ clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.


Shift in Under Control of External CB1 Clock (011)
In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.
Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.


Figure 23. Shift Register Input Modes

## Shift Out Free-Running at T2 Rate (100)

Mode 100 is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.


Shift Out Under Control of T2 (101)
In mode 101 the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in external devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 remains at the last data level.


Shift Out Under Control of $\phi_{\mathbf{2}}$ (110)
In mode 110, the shift rate is controlled by the $\phi_{2}$ system clock.


Shift Out Under Control of External CB1 Clock (111)
In mode 111 shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.


Figure 24. Shift Register Output Modes

The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively.

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a " 1 " into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: $I R Q=$ IFR6 $\times$ IER6 + IFR5 $\times$ IER5 + IFR4 $\times$ IER4 + IFR3 $\times$ IER3 + IFR2 $\times$ IER2 + IFR1 $\times$ IER1 + IFR0 $\times$ IERO. Note: $X=$ logic AND, $+=$ Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

REG 13-INTERRUPT FLAG REGISTER


Figure 25. Interrupt Flag Register (IFR)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to
address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0 , each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0 , the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.
In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0 .

REG 14 - INTERRUPT ENABLE REGISTER


NOTES:

1. IF BIT 7 IS A " 0 ", THEN EACH " 1 " IN BITS 0-6 DISABLES THE CORRESPONDING INTERRUPT
2. IF BIT 7 IS A " 1 ", THEN EACH " 1 " IN BITS 0-6 ENABLES THE CORRESPONDING INTERRUPT.
3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE " 0 " AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)


NOTE: Pin No. 1 is in lower left corner when
symbolization is in normal orientation

PIN CONFIGURATION

| $v_{\text {ss }}$ | 1 40 | $\square \mathrm{CAI}$ |
| :---: | :---: | :---: |
| PAO | 239 | $\square \mathrm{CA2}$ |
| PA1 | $3 \quad 38$ | RSO* |
| ${ }^{\text {PA } 2} \square^{4}$ | 437 | RS1 |
| PA3 | $5 \quad 36$ | 6 RS2 |
| PA4 | $6 \quad 35$ | $5 \mathrm{RS3}$ |
| PAS | $7 \quad 34$ | 万 $\overline{\mathrm{RES}}$ |
| PA6 4 | 8 - 33 | $3{ }^{\text {a }}$ Do |
| PA7 | $9 \quad 32$ | 2 D 1 |
| $\text { рво } \square_{10}$ | 10 SY6522 31 | D2 |
| PB1 $\square_{1}$ | $11 \quad 30$ | D 03 |
| PB2 1 | 12.29 | D4 |
| ${ }^{\text {PB }} 3$ | $13 \quad 28$ | D5 |
| PB4 | $14 \quad 27$ | ] 0 |
| PB5 | $15 \quad 26$ | D7 |
| P86 | $16 \quad 25$ | 5 中2 |
| P87 1 | $17 \quad 24$ | ${ }^{\square} \mathrm{CS} 1$ |
| c81 | $18 \quad 23$ | ] Cs2 |
| C82 ${ }^{1}$ | 1922 | 2R/W |
| vcc ${ }^{2}$ | $20 \quad 21$ | 1] $\overline{\mathrm{RO}}$ |

## APPENDIX K

## SY6532 DATA SHEET

## Synertek ${ }^{*}$

APRIL 1979

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a $128 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- $128 \times 8$ static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL \& CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins

Figure 1. 6532 BLOCK DIAGRAM


MAXIMUM RATINGS

| RATING | SYMBOL | VOLTAGE | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | V CC | -.3 to +7.0 | V |
| Input/Output Voltage | V $_{\text {IN }}$ | -.3 to +7.0 | V |
| Operating Temperature Range | T $_{\text {OP }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARATERISTICS (VCC $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{SS}}+2.4$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | VIL | VSS - 3 |  | VSS +.4 | V |
| Input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ $\mathrm{A} \emptyset$-A $6, \overline{\mathrm{RS}}, \mathrm{R} / \mathrm{W}, \overline{\mathrm{RES}}, ~ \emptyset 2, \mathrm{CS} 1, \overline{\mathrm{CS} 2}$ | IIN | $\cdots$ | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State); $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ to $2.4 \mathrm{~V} ; \mathrm{D} \emptyset$-D7 | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ PA $\emptyset$-PA7, PB $\emptyset$-PB7 | $\mathrm{I}_{\text {IH }}$ | -100. | -300. |  | $\mu \mathrm{A}$ |
| Input Low Current; $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ PA $\emptyset$-PA7, PB $\emptyset$-PB7 | $\mathrm{I}_{\text {IL }}$ |  | -1.0 | -1.6 | MA |
| $\begin{aligned} & \text { Output High Voltage } \\ & \text { VCC = MIN, ILOAD } \leqslant-100 \mu \mathrm{~A}(\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ & \qquad \mathrm{I}_{\mathrm{LOAD}} \leqslant 3 \mathrm{MA}(\mathrm{~PB} \emptyset-\mathrm{PB} 7) \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}+2.4 \\ & \mathrm{~V}_{\mathrm{SS}}+1.5 \end{aligned}$ |  |  | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \mathrm{V}_{\mathrm{CC}}=\text { MIN, ILOAD } \leqslant 1.6 \mathrm{MA} \end{aligned}$ | VOL |  |  | $\mathrm{V}_{\mathrm{SS}}+.4$ | V |
| $\begin{aligned} & \text { Output High Current (Sourcing); } \\ & \qquad \begin{array}{c} \mathrm{VH} \end{array} \frac{2.4 \mathrm{~V} \text { (PA } \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7)}{} \geqslant 1.5 \mathrm{~V} \text { Available for direct transistor } \\ & \text { drive }(\mathrm{PB} \emptyset-\mathrm{PB} 7) \end{aligned}$ | IOH | $\begin{array}{r} -100 \\ 3.0 \end{array}$ | $\begin{gathered} -1000 \\ 5.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \text { MA } \end{aligned}$ |
| Output Low Current (Sinking); $\mathrm{V}_{\mathrm{OL}} \leqslant .4 \mathrm{~V}$ | IOL | 1.6 |  |  | MA |
| Clock Input Capacitance | $\mathrm{C}_{\mathrm{Clk}}$ |  |  | 30 | pf |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 10 | pf |
| Output Capacitance | COUT |  |  | 10 | pf |
| Power Dissipation | ICC |  | 100 | 125 | mA |

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

## WRITE TIMING CHARACTERISTICS



## READ TIMING CHARACTERISTICS



## WRITE TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock Period | TCYC | 1 |  |  | $\mu$ S |
| Rise \& Fall Times | TR, TF |  |  | 25 | NS |
| Clock Pulse Width | TC | 470 |  |  | NS |
| R/W valid before positive transition of clock | TWCW | 180 |  |  | NS |
| Address valid before positive transition of clock | TACW | 180 |  |  | NS |
| Data Bus valid before negative transition of clock | TDCW | 300 |  |  | NS |
| Data Bus Hold Time | THW | 10 |  |  | NS |
| Peripheral data valid after negative transition of clock | TCPW |  |  | 1 | $\mu$ S |
| Peripheral data valid after negative transition of clock driving CMOS <br> (Level $\left.=V_{C C}=30 \%\right)$ | TCMOS |  |  | 2 | $\mu$ S |

## READ TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| R/W valid after positive transition of clock | TWCR | 180 |  |  | NS |
| Address valid before positive transition of clock | TACR | 180 |  |  | NS |
| Peripheral data valid before positive transition of clock | TPCR | 300 |  |  | NS |
| Data Bus valid after positive transition of clock | TCDR |  |  | 395 | NS |
| Data Bus Hold Time | THR | 10 |  |  | NS |
| $\overline{\text { IRQ }}$ (Interval Timer Interrupt) valid before positive transition of clock | TIC | 200 |  |  | NS |

Loading $=30 \mathrm{pf}+1 \mathrm{TTL}$ load for $\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7$
$=130 \mathrm{pf}+1$ TTL load for $\mathrm{D} \emptyset-\mathrm{D} 7$

## INTERFACE SIGNAL DESCRIPTION

## Reset ( $\overline{\mathrm{RES}}$ )

During system initialization a Logic " 0 " on the $\overline{R E S}$ input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the $\overline{\text { RES }}$ signal. The $\overline{\operatorname{RES}}$ signal must be held low for at least one clock period when reset is required.

## Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ( $\mathrm{V}_{\mathrm{IL}}<0.4, \mathrm{~V}_{\mathrm{IH}}>2.4$ ) or high level clock ( $\mathrm{V}_{\mathrm{IL}}<0.2, \mathrm{~V}_{\mathrm{IH}}=\mathrm{Vcc}_{-.2}^{+.3}$ ).

## Read/Write (R/W)

The $\mathrm{R} / \mathrm{W}$ signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

## Interrupt Request ( $\overline{\mathrm{RO}}$ )

The $\overline{\mathrm{IRQ}}$ pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532. $\overline{\mathrm{IRQ}}$ is an open-drain output, permitting several units to be wire-or'ed to the common $\overline{\mathrm{IRQ}}$ microprocessor input pin. The $\overline{\text { IRQ }}$ pin may be activated by a transition on PA7 or timeout of the interval timer.

## Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports

The SY6532 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PA0-PA7 and PB0-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a " 0 " into the corresponding bit of the data direction register. A " 1 " into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the " 1 " state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a " 1 " and less than 0.4 volts for a " 0 " as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

## Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the $\overline{\mathrm{RS}}$ pin. The above pins, A0-A6 and $\overline{\mathrm{RS}}$, are always used as addressing pins. There are 2 additional pins which are used as CHIP SELECTS. They are pins CS1 and CS2.

## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.
RAM 128 Bytes (1024 Bits)
A $128 \times 8$ static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), $\overline{\mathrm{RS}}, \mathrm{CS} 1$, and $\overline{\mathrm{CS} 2}$.

## Internal Peripheral Registers

There are four 8 -bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and $B$ side) control the direction of data into and out of the peripheral I/O pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).
Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to be $\geqslant 2.4$ volts for a logic one and $\leqslant 0.4$ volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.
The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3 ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

## Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.
The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64 T or 1024 T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logictr". After the interrupt flag is set the internal clock begins counting down to a maximum of -255 T . Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.
The 8 -bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of $1,8,64,1024 \mathrm{~T}$ are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of $\overline{\text { IRQ }}$, i.e., $\mathbf{A}_{3}=1$ enables $\overline{\text { IRQ }}, \mathbf{A}_{3}=0$ disables $\overline{\text { IRQQ }}$. In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If IRQ is enabled by A3 and an interrupt occurs $\overline{\overline{I R Q}}$ will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., $51,50,49$, etc.

When the timer has counted down to 00000000 on the next count time an interrupt will occur and the counter will read 111111111 . After interrupt, the timer register decrements at a divide by " 1 " rate of the system clock. If after interrupt, the timer is read and a value of 11100100 is read, the time since interrupt is 28 T . The value read is in two's complement.

| Value read | $=111001100$ |
| :--- | :--- |
| Complement | $=00011011$ |
| Add 1 | $=00011100=28$. |

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER


Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as $00110100(=52)$. With a divide by 8 , total time to interrupt is $(52 \times 8)+1=417 \mathrm{~T}$. Total elapsed time would be $416 \mathrm{~T}+28 \mathrm{~T}=444 \mathrm{~T}$, assuming the value read after interrupt was 11100100 .
After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.
Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING


1. Data written into interval timers is $00110100=5210$
2. Data in Inteivval timer is $00011001=2510$

$$
52-\frac{213}{8}-1=52-26-1=25
$$

3. Data in Interval timer is $00000000=010$

$$
52-815-1=52-51-1=0
$$

4. Interrupt has occurred at $\emptyset 2$ pulse \#416

Data in Interval timer = 11111111
5. Data in Interval timer is 10101100
two's complement is $01010100=8410$ $84+(52 \times 8)=50010$

When reading the timer after an interrupt, A3 should be low so as to disable the $\overline{\mathrm{IRQ}} \mathrm{pin}$. This is done so as to avoid future interrupts until after another Write operation.

## Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER


The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

## ADDRESSING

Addressing of the SY6532 is accomplished by the 7 addressing pins, the $\overline{\mathrm{RS}}$ pin and the two chip select pins CS1 and $\overline{\mathrm{CS}} 2$. To address the RAM, CS1 must be high with $\overline{\mathrm{CS} 2}$ and $\overline{\mathrm{RS}}$ low. To address the I/O and Interval timer CS1 and $\overline{\mathrm{RS}}$ must be high with $\overline{\mathrm{CS}} 2$ low. As can be seen to access the chip CS 1 is high and $\overline{\mathrm{CS} 2}$ is low. To distinguish between RAM or I/O Timer the $\overline{\mathrm{RS}}$ pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When $\mathbf{A} 2$ is low the $\mathrm{I} / \mathrm{O}$ section is addressed. Table 1 illustrates the chip addressing.

## Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the $\overline{\mathrm{IRQ}}$ output will go low.
Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.
The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.
The $\overline{\mathrm{RES}}$ signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

## I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A2 is low and $\overline{\mathrm{RS}}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to $\overline{\mathrm{IRQ}}$.

Table 1 ADDRESSING DECODE

| OPERATION | $\overline{\text { RS }}$ | R/W | A4 | A3 | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write RAM | 0 | 0 | - | - | - | - | - |
| Read RAM | 0 | 1 | - | - | - | - | - |
| Write DDRA | 1 | 0 | - | - | 0 | 0 | 1 |
| Read DDRA | 1 | 1 | - | - | 0 | 0 | 1 |
| Write DDRB | 1 | 0 | - | - | 0 | 1 | 1 |
| Read DDRB | 1 | 1 | - | - | 0 | 1 | 1 |
| Write Output Reg A | 1 | 0 | - | - | 0 | 0 | 0 |
| Read Output Reg A | 1 | 1 | - | - | 0 | 0 | 0 |
| Write Output Reg B | 1 | 0 | - | - | 0 | 1 | 0 |
| Read Output Reg B | 1 | 1 | - | - | 0 | 1 | 0 |
| Write Timer |  |  |  |  |  |  |  |
| $\quad \div 1 T$ | 1 | 0 | 1 | (a) | 1 | 0 | 0 |
| $\div 8 T$ | 1 | 0 | 1 | (a) | 1 | 0 | 1 |
| $\div 64 T$ | 1 | 0 | 1 | (a) | 1 | 1 | 0 |
| $\div 1024 T$ | 1 | 0 | 1 | (a) | 1 | 1 | 1 |
| Read Timer | 1 | 1 | - | (a) | 1 | - | 0 |
| Read Interrupt Flag | 1 | 1 | - | - | 1 | - | 1 |
| Write Edge Detect Control | 1 | 0 | 0 | - | 1 | (b) | (c) |

NOTES: - = Don't Care, " 1 " = High level ( $\geqslant 2.4 \mathrm{~V}$ ), " 0 " = Low level ( $\leqslant 0.4 \mathrm{~V}$ )
(a) A3 $=0$ to disable interrupt from timer to $\overline{\text { IRQ }}$ A3 $=1$ to enable interrupt from timer to $\overline{\mathrm{IRQ}}$
(c) $\mathrm{A} 0=0$ for negative edge-detect A0 $=1$ for positive edge-detect
(b) $\mathrm{A} 1=0$ to disable interrupt from PA7 to $\overline{\mathrm{IRQ}}$ $\mathrm{A} 1=1$ to enable interrupt from PA7 to $\overline{\mathrm{IRQ}}$

## PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

PIN DESIGNATION


## APPENDIX L



# 1024x4 Static Random Access Memory 

- 200 ns Maximum Access
- Low Operating Power Dissipation $0.1 \mathrm{~mW} / \mathrm{Bit}$
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5 V Supply
- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114 is a 4096 -Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N -channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

## PIN CONFIGURATION



## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYC2114 | Ceramic | 450 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114 | Molded | 450 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114-3 | Ceramic | 300 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-3 | Molded | 300 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L | Ceramic | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L | Molded | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L-3 | Ceramic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114LL-3 | Molded | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114-2 | Ceramic | 200 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-2 | Molded | 200 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L-2 | Ceramic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-2 | Molded | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS}}$ ) input allows easy selection of an individual device when outputs are or-tied.
The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N channeI, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

\(\begin{array}{lr}Temperature Under Bias \& -10^{\circ} \mathrm{C} to 80^{\circ} \mathrm{C} <br>
Storage Temperature \& -65^{\circ} \mathrm{C} to 150^{\circ} \mathrm{C} <br>
Voltage on Any Pin with \& <br>

\)|  Respect to Ground  |  |
| :--- | ---: |
|  Power Dissipation  | $-0.5 \mathrm{~V} \text { to }+7 \mathrm{~V}$ | \& 1.0 W\end{array}

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} 2114-2 \\ 2114-3,2114 \\ \hline \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 2114 \mathrm{~L}-2 \\ \hline 2114 \mathrm{~L} .2114 \mathrm{~L}-3 \\ \hline \end{array}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ${ }^{1} \mathrm{CC} 1$ | Power Supply Current |  | 95 |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 100 |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V |  |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 | VCC | 2.0 | $V_{\text {CC }}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.4 |  | 0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | VCC | 2.4 | VCC | V | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {I/O }}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114-2,2114L-2 |  | 2114-3,2114L-3 |  | 2114,2114L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle$\mathrm{t}_{\mathrm{RC}}$$\mathrm{t}_{\mathrm{A}}$$\mathrm{t}_{\mathrm{CO}}$$\mathrm{t}_{\mathrm{CX}}$$\mathrm{t}_{\mathrm{OTD}}$$\mathrm{t}_{\text {OHA }}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
|  | Access Time |  | 200 |  | 300 |  | 450 | nsec |
|  | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
|  | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
|  | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
|  | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 0 |  | 0 | ' | 0 |  | nsec |
| ${ }^{\text {w }}$ W | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {t }}$ WR | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| $t_{\text {DW }}$ | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {t }}$ DH | Data Hold | 0 |  | 0 |  | 0 |  | nsec |

A.C. Test Conditions

Input Pulse Levels . . . .
0.8 V to 2.0 V

Input Rise and Fall Time 10 n sec
Timing Measurement Levels: Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 V
Output Load 1TTL Gate and 100 pF

## TIMING DIAGRAMS

## Read Cycle



## Write Cycle



## NOTES:

(1) $\overline{W E}$ is high for a Read Cycle
(2) tW is measured from the latter of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going low to the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$, Addresses, or the I/O ports as long as $\overline{C S}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{W E}$ or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time - defined as the overlap of CS low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{t} W R$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS



## PACKAGE DIAGRAM



## APPENDIX M

## VERSION 1.1 MONITOR ENHANCEMENTS

SY1.1, the second release of the SUPERMON monitor program, includes several enhancements and fixes to SY1.0.

All entry point addresses in the main monitor program remain unchanged from version SY1.0. In the cassette routines, however, only LOADT and DUMPT can be relied upon to be at the old addresses.

The most useful enhancements come in the cassette software. First, the high speed tape leader time is now variable. It can be changed by modifying location TAPDEL, A630. TAPDEL is interpreted in units of 1.5 seconds of SYNC characters.

While reading a cassette file, its file ID will be displayed in non-decoded form on the leftmost LED. The display may be interpreted as follows:

where the numbers alongside the segments indicate the binary bit which corresponds to that segment.

Example: File 01
File 02
$1-1$
File 54
File FE
File 03
During the SYNC search (while the "S." is lit on the display), the tape load operation may be interrupted by depressing the CR button on the hex keypad and turning off the recorder. The message Er 8C will be displayed.

The high speed write waveform is now variable. For information on using this feature, see technical note \#72-SSC.

The error count after a paper tape load operation is displayed. The first digit of the error number indicates the number of invalid characters of checksums encountered in the tape, and the second digit indicates the number of memory errors (invalid readbacks). In each case, the digit ' $F$ ' indicates greater than or equal to 15 errors.

## APPENDIX N

## SYM I/O SOFTWARE

Using the SYM's character I/O routines in your software is easy and provides great flexibility.

The I/O devices to be discussed are:

- CRT An RS-232 serial ASCII terminal
- TTY A 20 mA loop serial ASCII device
- HKB The 25 key ASCII keyboard on the SYM
- DSP The 6 digit 7 segment ASCII display on the SYM
- SCP The oscilloscope driver circuitry on the SYM
- UIN A user provided special input device
- UOUT A user provided special output device

The software modules are:

- VEC
- TIO
- HDOUT, HKEY HKB and DSP
- SCD
- INCHR, OUTCHR
- UIO
- MON

I/O Vectors in Monitor RAM
Serial Terminal drivers in ROM
Drivers in ROM
SCP drivers in RAM
Character I/O subroutines in ROM
User I/O drivers in RAM
The monitor program itself, exclusive of I/O

The easiest to use method of CHAR I/O is used by MON, this method is explained first.

Whenever the monitor wants to output a character, it places the ASCII value of the character in A and calls OUTCHR. The character is output and monitor resumes. That character may have gone out to a CRT, TTY, or both, DSP, SCP, or UOUT.

The vector OUTVEC controlled which device received the output by containing the address of the driver for the receiving device. If the output device is a CRT or TTY, then OUTVEC contains the address of ("points to") a driver called TOUT (Terminal OUT). When the DSP is the output device, OUTVEC points to HDOUT. The decision of which output driver to point to is made initially by monitor at sign on time. If, after RESET, a key on HKB is pressed, OUTVEC is left pointing to HDOUT (and INVEC pointing to HKEY). If a " 1 " or " Q " is pressed on the CRT, then OUTVEC is loaded with the address of TOUT. The I/O Vectors will not be changed again until RESET or the user loads them himself. If you wish to output characters to the device that you signed in on, then place the character in A and JSR to OUTCHR. Output will be disabled if the OUTPUT DISABLE FLAG (bit 6 of TECHO) is set.

When monitor needs to input a character, it calls INCHR. Control is vectored thru INVEC so that input is obtained from the device, CRT or HKB, that was signed in on. Several things occur to the character as it is being input. If it is lower case alphabetic, it is changed to upper case. Bit 7 is cleared. If the character is Control 0 , ASCII $\emptyset \mathrm{F}$, then the OUTPUT DISABLE FLAG is toggled, and another character is obtained. The ASCII CHAR is returned in A. Both INCHR and OUTCHR are transparent to the $X$ and $Y$ registers.

When you connect a UIN or UOUT to the SYM, you must also write the I/O driver for it. If UIN is an unencoded keyboard, for instance, you must connect it to a 6522 VIA's I/O ports, and write the driver that will configure the VIA, scan the keys, debounce them, and return the ASCII character in A. To use this UIN, sign in on HKB or CRT, then change INVEC to point to the UIN input driver subroutine. The MON command SD is provided for this purpose. Now whenever MON or BASIC or a user program calls INCHR, the character will be obtained from UIN. Similarly, if the output device is to be an oscilloscope, then the scope driver subroutine provided in this manual should be installed in RAM and OUTVEC (if necessary) and SCNVEC should be pointed to this subroutine. All characters sent to OUTCHR will appear on the scope.

While HKB and DSP are in use, the following vectors are used: INVEC, OUTVEC, INSVEC (points to the routine that checks the input device for a BREAK condition), and SCNVEC (lights up the display or oscilloscope, etc. while waiting for an input key).

By vectoring the I/O on the SYM, any I/O devices can be used by all the software by calling INCHR and OUTCHR. If you wish to input lower case letters, then JSR INVEC directly or duplicate the code in bytes 8A1B thru 8A40 in RAM and change bytes 8A23 thru 8A2C to NOP's. Note that placing I/O routines in RAM can cause difficulties during Trace or Debug because the I/O routine used to print the Trace may itself get traced.

If your software needs special capability, you may choose to call MON I/O subroutines directly. For instance, lighting up the DSP to do a "video" game like ping-pong requires that you display some patterns that may not have ASCII equivalents. In this case the six locations of DISBUF should be poked to display the desired pattern and SCAND repeatedly called to light up the display. The subroutine ACCESS can be called to unwrite-protect the MON RAM. To control the game the HKB keys "4" and "CR" are especially useful. The subroutines KYSTAT and LRNKEY will tell you whether any key is down or not, and if so, which key is down, in ASCII. When an oscilloscope is used for output, the subroutine TEXT can do the bookkeeping for keeping the last 32 CHARS in SCPBUF ready for use.

Since all character I/O on the SYM can be in ASCII, even with the HKB and DSP, your software can use the HKB and DSP, CRT, TTY, SCP, or special I/O devices, without having to be rewritten. MON, for instance, doesn't even "know" whether the HKB and DSP or a CRT are being used for I/O.

If you have used other systems, maybe the KIM, for instance, some differences should be apparent. More I/O capability exists on the SYM than is typical. While no two systems handle I/O alike, most of the I/O routines accomplish the same task. In the KIM, the display can be lighted with hexadecimal characters, alas with no decimal points, by storing the hex in three bytes 00F9, 00FA, and 00FB. In the SYM the same thing is done by calling OUTBYT three times with the hex bytes in A. Or call OUTCHR up to 6 times, or store the 7 segment codes in DISBUF. To get a keycode from the HKB use: HKEY, GETKEY, GK, LRNKEY, and/or KYSTAT. Note that if you call GK, not only is the ASCII code returned in A, but $X$ contains a "key code". The key codes for $\emptyset$ thru $F$ are $\emptyset$ thru $\varnothing F$, the hex nibble equivalents, very handy. Since MON is $85 \%$ subroutines, the potential to save time and code by calling MON subroutines is unusually large. The program listing in the back of the manual provides the details of how all subroutines work.


SUFEFMON FROGRAM . . . . . FAGE 0002

| LINE | - LOC |  | COLE | LINE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0057 | A658 |  |  | SR | * $=*+1$ | ¢STACK |
| 0058 | A65C |  |  | FR | * $=* *+1$ | \%FLAGS |
| 0059 | A6510 |  |  | AF | * $=*+1$ | 9 AREG |
| 0060 | A65E |  |  | XF | * $=*+1$ | - XREE |
| 0061 | A65F |  |  | YF | * $=*+1$ | O YREEG |
| 0062 | A660 |  |  | \% |  |  |
| 0063 | A660 |  |  | \% $1 / 0 \mathrm{O}$ | UECTORS FOLIIOW |  |
| 0064 | A660 |  |  | \% |  |  |
| 0065 | A660 |  |  | INUEC | $*=*+3$ | FIN CHAR |
| 0066 | A663 |  |  | OUTVEC | $*=*+3$ | ;OUT CHAF |
| 0067 | A666 |  |  | INSUEC | $*=*+3$ | \% IN STATUS |
| 0068 | A669 |  |  | URSUEC | $*=*+3$ | \%UNFECOGNIZED SYNTAX VECTOR |
| 0069 | A66C |  |  | URCUEC | * $=*+3$ | - LINFECOGNTZEN CMA/EFFOR VECTOF |
| 0070 | A66F |  |  | SCNUEC | * $=*+3$ | GSCAN ON- BOARO MISFLIAY |
| 0071 | A672 |  |  | \% |  |  |
| 0072 | A672 |  |  | ; TRACE | , INTERFUFT UEC | TORS |
| 0073 | A672 |  |  | ; |  |  |
| 0074 | A672 |  |  | EXEVEC | * $=*+2$ | \% EXEC CMD ALITERNATE INVEC |
| 0075 | A674 |  |  | TRCUEC | * $=*+2$ | \% TRACE |
| 0076 | A676 |  |  | UEFKVV | * $=* *+2$ | ¢USER ERK AFTEF MONITOF |
| 0077 | A678 |  |  | UBFKV | =UBRKVC |  |
| 0078 | A678 |  |  | UIRRQUC | * $=*+2$ | \#USER NON-WRK TRQ AFTER MONITOR |
| 0079 | A67A |  |  | UTFRQ | =UIRQUC |  |
| 0080 | A67A |  |  | NMIVEC | * $=*+2$ | \% NMI |
| 0081 | A67C |  |  | FSTVEC | * $=*+2$ | \% EESET |
| 0082 | A67E |  |  | IRQUEC | * $=*+2$ | - IFR |
| 0083 | A680 |  |  | \% |  |  |
| 0084 | A680 |  |  | \% |  |  |
| 0085 | A680 |  |  | \% I/O RE | EG DEFINITIONS |  |
| 0086 | A680 |  |  | FAIIA | $=\$ A 400$ ORA | \#KEYBOARI/ IIISFLAY |
| 0087 | A680 |  |  | FEDA | $=\$ A 402 O R 2$ | - SERIAL 1/0 |
| 0088 | A680 |  |  | OR 3 A $=$ \$ $A$ | ACO1 | \% WF, DEON, UBOFF |
| 0089 | A680 |  |  | IINR3A $=0$ | FF3A+2 | \%IATA IIFECTION FOR SAME |
| 0090 | A680 |  |  | OR1 $\mathrm{B}=$ - ${ }^{\text {S }}$ A | A000 |  |
| 0091 | A680 |  |  | ODF1B= | A002 |  |
| 0092 | A680 |  |  | FCFIL | $=\$ \mathrm{AOOC}$ | \% POR/TAFE REMOTE |
| 0093 | A680 |  |  | \% |  |  |
| 0094 | A680 |  |  | , MONIT | TOF MAINLINE |  |
| 0095 | A680 |  |  | $\stackrel{y}{9}$ |  |  |
| 0096 | A680 |  |  |  | * $=\$ 8000$ |  |
| 0097 | 8000 | 4C | 7 C 8 E | MONITR | JMF MONENT | - INIT S, Cln, GET ACCESS |
| 0098 | 8003 | 20 | FF 80 | WAFM | JSF GETCOM | ; GET COMMAND + FAFMS (0-3) |
| 0099 | 8006 | 20 | 4A 81 |  | JSF LISFAT | GIISFATCH CMI,FAFKMS TO EXEC ELKS |
| 0100 | 8009 | 20 | 7181 |  | JSF EFMSG | \% LISF ER MSG IF CARFY SET |
| 0101 | 8000 | 4C | 0380 |  | JMF WARM | \% ANA CONTINUE |
| 0102 | 800F |  |  | ; |  |  |
| 0103 | 800 F |  |  | ; TRACE | E AND INTERFUFT | ROUTINES |
| 0104 | 800F |  |  | \% |  |  |
| 0105 | 800F | 08 |  | IFQEFK゙ | PHF | \% IRQ OR BRK ? |
| 0106 | 8010 | 48 |  |  | FHA |  |
| 0107 | 8011 | 8A |  |  | TXA |  |
| 0108 | 8012 | 48 |  |  | FHA | , |
| 0109 | 8013 | BA |  |  | TSX |  |
| 0110 | 8014 | B0 | 0401 |  | LIIA $\$ 104, \mathrm{X}$ | ¢FTCK UF FLAGS |
| 0111 | 8017 | 29 | 10 |  | ANO \# $\$ 10$ | - - |





SUFERMON FROGRAM . . . . . . FAGE 0006

| LINE | LOC |  | CODE |  | LINE: |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0275 | 8171 | 90 | 44 |  | ERMSG | BCC M15 |  |  |
| 0276 | 8173 | 48 |  |  |  | FHA |  |  |
| 0277 | 8174 | 20 | 40 | 83 |  | JSK CRLF |  |  |
| 0278 | 8177 | A9 | 45 |  |  | LDA \#'E |  |  |
| 0279 | 8179 | 20 | 47 | 8A |  | JSE OUTCHR |  |  |
| 0280 | 817C | A9 | 52 |  |  | LILA * F |  |  |
| 0281 | 817 E | 20 | 47 | 8A |  | JSR OUTCHF |  |  |
| 0282 | 8181 | 20 | 42 | 83 |  | JSF SFACE |  |  |
| 0283 | 8184 | 68 |  |  |  | PLA |  |  |
| 0284 | 8185 | 4C | FA | 82 |  | JMF OUTEYT |  |  |
| 0285 | 8188 |  |  |  | ; |  |  |  |
| 0286 | 8188 |  |  |  | ; SAVER | R - SAVE ALL | REG'S + FLAGS | ON STACK |
| 0287 | 8188 |  |  |  | ; RETUR | N WITH FyAgX | Y Y UNCHANGEII |  |
| 0288 | 8188 |  |  |  | ; STACK | HAS | FLAGS, $A, X, Y$ | FUSHEN |
| 0289 | 8188 | 08 |  |  | SAVER | FHP | ¢ |  |
| 0290 | 8189 | 48 |  |  |  | FHA | ; |  |
| 0291 | 818A | 48 |  |  |  | FHA | ; |  |
| 0292 | 818 B | 48 |  |  |  | FHA |  |  |
| 0293 | 818 C | 08 |  |  |  | PHF |  |  |
| 0294 | 818 I | 48 |  |  |  | FHA |  |  |
| 0295 | 818E | 8A |  |  |  | TXA |  |  |
| 0296 | 818F | 48 |  |  |  | FHA |  |  |
| 0297 | 8190 | BA |  |  |  | TSX |  |  |
| 0298 | 8191 | ED | 09 | 01 |  | LHA \$0109, ${ }^{\text {P }}$ |  |  |
| 0299 | 81.94 | 91. | 05 | 01 |  | STA \$0105\%X |  |  |
| 0300 | 8197 | EII | 07 | 01 |  | L.IA \$0107, ${ }^{\text {P }}$ |  |  |
| 0301 | 819A | 910 | 09 | 01 |  | STA \$0109, X |  |  |
| 0302 | 819 D | ED | 01. | 01. |  | LILA 0 0101. X |  |  |
| 0303 | 81A0 | 9 D | 07 | 01 |  | STA \$0107. ${ }^{\text {S }}$ |  |  |
| 0304 | 81A3 | EII | 08 | 01 |  | LIIA $\$ 0108 \% \mathrm{X}$ |  |  |
| 0305 | 8146 | 911 | 04 | 01 |  | STA \$0104, ${ }^{\text {S }}$ |  |  |
| 0306 | 81A9 | BII | 06 | 01 |  | L.LA \$0106. X |  |  |
| 0307 | 81AC | 91 | 08 | 01 |  | STA \$0108.X |  |  |
| 0308 | 81AF | 98 |  |  |  | TYA |  |  |
| 0309 | 8180 | 911 | 06 | 01 |  | STA $\$ 0106 \%$ \% |  |  |
| 031.0 | 8183 | 68 |  |  |  | FI...A |  |  |
| 0311 | 8184 | AA |  |  |  | TAX |  |  |
| 0312 | 81.85 | 68 |  |  |  | FLA |  |  |
| 031.3 | 8186 | 28 |  |  |  | FLF |  |  |
| 0314 | 8187 | 60 |  |  | M15 | FTS |  |  |
| 0315 | $81 \mathrm{B8}$ |  |  |  | ; RESTO | ORE EXCEFT A, |  |  |
| 0316 | 8188 | 08 |  |  | RESXAF | FHP |  |  |
| 0317 | 81.189 | BA |  |  |  | TSX |  |  |
| 0318 | 81BA | 911 | 04 | 01 |  | STA \$0104, ${ }^{\text {S }}$ |  |  |
| 0319 | 81 BL | 28 |  |  |  | FL.P |  |  |
| 0320 | 818E |  |  |  | ; RESTO | PRE EXCEFT F |  |  |
| 0321 | 81. BE | 08 |  |  | FEESXF | FHF |  |  |
| 0322 | 81 BF | 68 |  |  |  | PLA |  |  |
| 0323 | 81 CO | EA |  |  |  | TSX |  |  |
| 0324 | $81 \mathrm{C1}$ | 911 | 04 | 01 |  | STA \$0104.X |  |  |
| 0325 | 81.4 |  |  |  | - FESTO | FRE ALL $100 \%$ |  |  |
| 0326 | $81 \mathrm{C4}$ | 68 |  |  | RESALL | FLA |  |  |
| 0327 | 8105 | A8 |  |  |  | TAY |  |  |
| 0328 | 8106 | 68 |  |  |  | FLA |  |  |
| 0329 | 81 C 7 | AA |  |  |  | TAX |  |  |



```
SUFERMON FROGRAM. . . . . FAGE 0008
```

LINE * LOC CONE LINE

| 0385 | 8235 | C9 | 20 |  |  | CMF | \#'… |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0386 | 8237 | 10 | 11 |  |  | ENE | M22 |  |  |
| 0387 | 8239 | A2 | FF |  | M21 | LIIX | \# $\mathrm{FFF}^{\text {F }}$ |  |  |
| 03888 | 823E | 8E: | 33 | A6 |  | STX | SCF3 |  |  |
| 0389 | 823E | EE | 49 | A 6 |  | INC | FAFNF: |  |  |
| 0390 | 8241 | AE: | 49 | Ab |  | LIIX | FAFENF |  |  |
| 0391 | 8244 | EO | 03 |  |  | CFPX | \#\$03 |  |  |
| 0392 | 8246 | $\underline{10}$ | E3 |  |  | ENE | FM1. |  |  |
| 0393 | 8248 | FO | 1 H |  |  | BEC | M34 |  |  |
| 0394 | 824A | 20 | 75 | 82 | M22 | JSR | ASCNIB |  |  |
| 0395 | 8241 | EO | 18 |  |  | BCS | M24 |  |  |
| 0396 | 824F | A2 | 04 |  |  | L.IIX | \# 4 |  |  |
| 0397 | 8251 | OE | 4A | Ab | M23 | ASL | F3L |  |  |
| 0398 | 8254 | 2 E | 4B | A6 |  | FROL. | F.3H |  |  |
| 0399 | 8257 | CA |  |  |  | DEX |  |  |  |
| 0400 | 8258 | H0 | F7 |  |  | BNE | M23 |  |  |
| 0401 | 825A | 0 OL | 4A | A6 |  | ORA | F3L |  |  |
| 0402 | 8251 | 81 | 4A | Ab |  | STA | F3L |  |  |
| 0403 | 8260 | A9 | FF |  |  | LIIA | \# $\ddagger$ FF |  |  |
| 0404 | 8262 | 81 | 33 | Ab |  | STA | SCF3 |  |  |
| 0405 | 8265 | $\underline{10}$ | 07 |  |  | ENE | FARFIL |  |  |
| 0406 | 8267 | 2 C | 33 | A 6 | M24 | ETT | SCR3 |  |  |
| 0407 | 826A | Fo | 03 |  |  | EES | M25 |  |  |
| 0408 | 826C | EE | 49 | $A B$ |  | INC | F'ARNF: |  |  |
| 0409 | 826F | C9 | 00 |  | M25 | CMF' | * ${ }^{\text {ORI }}$ |  |  |
| 0410 | 8271 | 18 |  |  |  | CLC |  |  |  |
| 0411 | 8272 | 4 C | 18 | 81 |  | JMF' | RESXAF |  |  |
| 0412 | 8275 | C9 | OH |  | ASCNIE | CMF' | * ${ }^{\text {¢ }}$ O以 | ; C/R? |  |
| 0413 | 8277 | FO | 19 |  |  | EER | M29 |  |  |
| 0414 | 8279 | C9 | 30 |  |  | CMF | * 0 |  |  |
| 0415 | 827E | 90 | OC |  |  | BCC | M26 |  |  |
| 0416 | 8270 | C9 | 47 |  |  | CMF | \#'G |  |  |
| 0417 | 827F | B0 | 08 |  |  | BCS | M 36 |  |  |
| 0418 | 8281 | C9 | 41 |  |  | CMF | \#'A |  |  |
| 0419 | 8283 | BO | 08 |  |  | BCS | M27 |  |  |
| 0420 | 8285 | C9 | 3A |  |  | CMF | *': |  |  |
| 0421 | 8287 | 90 | 06 |  |  | BCC | M28 |  |  |
| 0422 | 8289 | C9 | 30 |  | M26 | CMF' | *'0 |  |  |
| 0423 | 828B | 38 |  |  |  | SEC |  | -CAFFi SET -- NON HEX |  |
| 0424 | 828C | 60 |  |  |  | FTS |  |  |  |
| 0425 | 8281 | E9 | 37 |  | M27 | SBC | *\$37 |  |  |
| 0426 | 828F | 29 | OF |  | M28 | AND | * $\$ 0 \mathrm{~F}$ |  |  |
| 0427 | 8291 | 18 |  |  |  | CLC |  |  |  |
| 0428 | 8292 | 60 |  |  | M29 | RTS |  |  |  |
| 0429 | 8293 | EE | 4A | A 6 | INCF3 | INC | F.3L | SINCREMENT F3 (16 | EITS) |
| 0430 | 8296 | HO | 03 |  |  | ENE | * +5 |  |  |
| 0431 | 8298 | EE | 4B | A6 |  | INC | F 3 H |  |  |
| 0432 | 8298 | 60 |  |  |  | FTS |  |  |  |
| 0433 | 8290 | AE | 411 | Ab | P2SCF | L.IIX | FO 2 H | ¢MOVE F2 TO FE,FF |  |
| 0434 | 829F | 86 | FF |  |  | STX | \$FF |  |  |
| 0435 | 82A1 | AE | 4C | A6 |  | LIIX | F22L |  |  |
| 0436 | 82A4 | 86 | FE |  |  | STX | \$FE |  |  |
| 0437 | 82A6 | 60 |  |  |  | FTS |  |  |  |
| 0438 | 82A7 | AE | 4B | A6 | F3SCR | LIIX | F 3 H | ¢MOUE F3 TO FE,FF |  |
| 0439 | 82AA | 86 | FF |  |  | STX | \$FF |  |  |



SUFERMON FFOGFAM. . . . . . FAGE OOIO


| LINE | LOC | COLE |  |  | LINE: |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0550 | 838E | 20 | 92 | 83 | INST 1 | JSFi I | INJISU |  |
| 0551 | 838E | B0 | FE |  |  | BCS I | INST1 |  |
| 0552 | 8390 | 38 |  |  |  | SEC |  |  |
| 0505 | 8391 | 60 |  |  | INST2 | RTS |  |  |
| 0554 | 8392 | 6 C | 67 | A6 | INJISU | JMF ( | (INSUEC+1) |  |
| 0555 | 8395 |  |  |  | \% |  |  |  |
| 0556 | 8395 |  |  |  | \% |  |  |  |
| 0557 | 8395 |  |  |  | ; *** E | EXECUT | TE BLOCKS | BEGTN HERE |
| 0558 | 8395 |  |  |  | ; |  |  |  |
| 0559 | 8395 |  |  |  | BZFAFM $=$ |  |  |  |
| 0560 | 8395 |  |  |  | ¢ Z.EFO | FARM | COMMANIS |  |
| 0561 | 8395 |  |  |  | \% |  |  |  |
| 0562 | 8395 | c9 | 52 |  | FEGZ | CMF * | *'Fi' | OLISF REGISTERS |
| 0563 | 8397 | 00 | $5 A$ |  |  | BNE G | GOZ | ; $F C, S, F, A y X, Y$ |
| 0564 | 8399 | 20 | 40 | 83 | FGBACK | JSR C | CRLF |  |
| 0565 | 839C | A9 | 50 |  |  | LIMA * | *'F' |  |
| 0566 | 839E | 20 | 47 | 8A |  | JSR | OUTCHR |  |
| 0567 | 83A1 | 20 | 42 | 83 |  | JSFE S | SFACE |  |
| 0568 | 83A4 | 20 | EE | 82 |  | JSR O | OUTFC |  |
| 0569 | 83A7 | 20 | 116 | 81 |  | JSER C | COMINE |  |
| 0570 | 83AA | BO | 13 |  |  | BCS | NH3 |  |
| 0571 | 83AC | 80 | 34 | Ab |  | STA S | SCR4 |  |
| 0572 | 83AF | 20 | 119 | 81. |  | JSR I | INEYTE |  |
| 0573 | 8382 | EO) | OE |  |  | BCS | NH3 |  |
| 0574 | 8384 | 8 D | 59 | AG |  | STA F | FCLR |  |
| 0575 | 83 B 7 | AII | 34 | AG |  | LIMA S | SCR 4 |  |
| 0576 | 838A | 80 | 5 S | Ab |  | STA F | FCHK |  |
| 0577 | 83 BL | 90 | 09 |  |  | BCC M | M34 |  |
| 0578 | 83BF | 110 | 02 |  | NH3 | ENE N | NOTCR |  |
| 0579 | 83C1. | 18 |  |  | EXITRG | CLC. |  |  |
| 0580 | 8362 | 60 |  |  | EXFGFI | RTS |  |  |
| 0581 | 8303 | 20 | C8 | 81 | NOTCF | JSFi A | ALIUCK |  |
| 0582 | 83C6 | no | FA |  |  | BNE E | EXRGFI |  |
| 0583 | $83 \mathrm{C8}$ | AO | 00 |  | M34 | LIMY \# | \#) |  |
| 0584 | 83CA | C8 |  |  | M35 | INY |  |  |
| 0585 | 83CB | CO | 06 |  |  | CFPY | * 6 |  |
| 0586 | 83 CD | FO | CA |  |  | BEQ R | RGBACK |  |
| 0587 | 83CF | 20 | 411 | 83 |  | JSFE | CRLLF |  |
| 0588 | 8302 | B9 | 99 | 8F | NXTFG | LIIA F | FGNAM-1, Y | 今GET FEG NAME |
| 0589 | 83115 |  |  |  | ; OUTFU | UT 3 S | SFACES TO | LINE UF IISFLAY |
| 0590 | 83115 | 20 | 47 | 8A |  | JSR O | OUTCHF |  |
| 0591 | 83108 | 20 | 42 | 83 |  | JSR S | SPACE |  |
| 0592 | 83 mb | 20 | 3F | 83 |  | JSF G | GFCO |  |
| 0593 | 830E | 19 | 5 A | A6 |  | LIAA P | PCHF, Y |  |
| 0594 | 83 E 1 | 20 | 13 | 81 |  | JSR | OBCMIN |  |
| 0595 | 83E4 | HO | 05 |  |  | HCS M | M36 |  |
| 0596 | 83E6 | 99 | 5 A | AG |  | STA F | PCHF, Y |  |
| 0597 | 83E9 | 90 | UF |  |  | ECC M | M35 |  |
| 0598 | 83ER | Fo | 114 |  | M36 | BEQ E | EXITFG |  |
| 0599 | 83EH | 20 | CB | 81 |  | JSF A | ADUCK |  |
| 0600 | 83F0 | FO | 118 |  |  | EEQ M | M35 |  |
| 0601 | 83F2 | 60 |  |  |  | FTS |  |  |
| 0602 | $83 F 3$ | C9 | 47 |  | GOZ | CMF \# | \#'G |  |
| 0603 | 83F5 | H0 | 20 |  |  | ENE L | LFFZB |  |
| 0604 | $83 F 7$ | 20 | 411 | 83 | 602 | JSE C | CFLF |  |

SUFERMON FFOGRAM......FAGE 0012

| LINE | LOC |  | COUE |  | LITNE |  |  |  |  | RAM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0605 | 83FA | 20 | 9 C | 8 B | GOIENT | JSR | NACCES | ; WRITE FFOOT MONITOF |  |  |
| 0606 | E3FII | AE | 58 | Ab |  | Lnx | SFi | 9RESTORE RE |  |  |
| 0607 | 8400 | 9A |  |  |  | TXS |  |  |  |  |
| 0608 | 8401 | ALI | 5 A | Ab |  | LLIA | PCHK |  |  |  |
| 0609 | 8404 | 48 |  |  |  | FHA |  |  |  |  |
| 0610 | 8405 | AD | 59 | Ab |  | L.LIA | F'Clif |  |  |  |
| 0611 | 8408 | 48 |  |  | NFIO | FHA |  |  |  |  |
| 0612 | 8409 | AII | 5 C | A6 |  | L.mA | FF |  |  |  |
| 0613 | 840 C | 48 |  |  |  | FHA |  |  |  |  |
| 0614 | 840 n | AC | $5 F$ | A6 |  | LIMY | YF: |  |  |  |
| 0615 | 8410 | AE | 5 SE | Ab |  | LIIX | XR |  |  |  |
| 0616 | 8413 | AII | 51 | Ab |  | LDA | AR |  |  |  |
| 0617 | 8416 | 40 |  |  |  | FTI |  |  |  |  |
| 0618 | 8417 | C9 | 11 |  | LFPCE | CMF | *\$11 | GLOALI FAFEF | TAFE |  |
| 061.9 | 8419 | FO | 03 |  |  | BE:Q | * +5 |  |  |  |
| 0620 | 841 B | 4 C | A7 | 84 |  | Jivip | LEFZ |  |  |  |
| $06 \% 1$ | 841 E | 20 | 88 | 81 |  | JSFi | SAVEF |  |  |  |
| 0622 | 8421 | 20 | 40 | 83 |  | JSR | CRLFF' |  |  |  |
| 0623 | 8424 | A9 | 00 |  |  | LIIA | \# 0 |  |  |  |
| 0624 | 8426 | 8 I | 52 | A6 |  | STA | ERCNT |  |  |  |
| 0625 | 8429 | 20 | 2 E | 83 | LFPZ | JSR | ZERCK |  |  |  |
| 0626 | 842 C | 20 | 1 B | 8A | LFP1 | JSF | INCHE |  |  |  |
| 0627 | 842F | C9 | 3 B |  |  | CMF | \# ${ }^{\text {¢ }}$ 3B | ¢SEMI COLON |  |  |
| 0628 | 8431 | 110 | F9 |  |  | BNE | LFI |  |  |  |
| 0629 | 8433 | 20 | A1 | 84 |  | JSR | LIABYTE |  |  |  |
| 0630 | 8436 | B0 | 56 |  |  | BCS | TAFERF |  |  |  |
| 0631 | 8438 | 110 | 09 |  |  | BNE | NUREC. |  |  |  |
| 0632 | 843A | AII | 52 | Ab |  | LIAA | ERCNT | QEFRORS ? |  |  |
| 0633 | 843 L | FO | 01 |  |  | BECO | * + 3 |  |  |  |
| 0634 | 843 F | 38 |  |  | EXITLF | SEC |  |  |  |  |
| 0635 | 8440 | 4C | E8 | 81 |  | JMF | RESXAF |  |  |  |
| 0636 | 8443 | 811 | 31 | A6 | NUREC | STA | RC |  |  |  |
| 0637 | 8446 | 20 | A1 | 84 |  | JSFi | lnebte |  |  |  |
| 0638 | 8449 | EO | 43 |  |  | BCS | TAPEFR |  |  |  |
| 0639 | 844E | 85 | FF |  |  | STA | \$FF |  |  |  |
| 0640 | 844 II | 20 | A1 | 84 |  | JSE | LIMBYTE |  |  |  |
| 0641 | 8450 | BO | n 7 |  |  | ECS | LFPZ |  |  |  |
| 0642 | 8452 | 85 | FE |  |  | STA | \$FE |  |  |  |
| 0643 | 8454 | 20 | A1 | 84 | MOREI | JSF | LIEBYTE |  |  |  |
| 0644 | 8457 | BO | 35 |  |  | BCS | TAFEFF |  |  |  |
| 0645 | 8459 | AO | 00 |  |  | LIIY | * 0 |  |  |  |
| 0646 | 84513 | 91 | FE |  |  | STA | ( FFE $^{(1)}$ ) Y |  |  |  |
| 0647 | 845 I | 11 | FE |  |  | CMF | ( $\ddagger F E$ ) , $Y$ |  |  |  |
| 0648 | 845F | FO | OC |  |  | BEQ | LFGO |  |  |  |
| 0649 | 8461 | AII | 52 | Ab |  | LIIA | EFCNT |  |  |  |
| 0650 | 8464 | 29 | OF |  |  | AND | * $\$$ OF |  |  |  |
| 0651 | 8466 | C9 | OF |  |  | CMF | * $\$ 0 \mathrm{~F}$ |  |  |  |
| 0652 | 8468 | FO | 03 |  |  | BEER | *+5 |  |  |  |
| 0653 | 846A | EE: | 52 | A6 |  | INC | ERCNT |  |  |  |
| 0654 | 846 I | 20 | B2 | 82 | LFWD | JSFi | INCCMF |  |  |  |
| 0655 | 8470 | CE | 3 D | Ab |  | DE:C | Fic. |  |  |  |
| 0656 | 8473 | Ho | [if |  |  | BNE | MOFED |  |  |  |
| 065 | 8475 | 20 | 119 | 81 |  | JSFi | INBYTE |  |  |  |
| 0658 | 8478 | BO | 14 |  |  | ECS | TAFERR |  |  |  |
| 0659 | 847A | CH | 37 | A6 |  | CMF' | SCR7 |  |  |  |


| LINE: | - LOC |  | COLE | LITNE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0660 | 84701 | 10 | OC |  | BNE | BALIMY |  |  |
| 0661 | 847F | 20 | 11981. |  | JSE | INEYTE |  |  |
| 0662 | 8482 | EO | OA |  | ECS | TAFEFR |  |  |
| 0663 | 8484 | C.I | 36 A6 |  | CMF' | SCR6 |  |  |
| 0664 | 8487 | FO | AO) |  | BEQ | LF'Z. |  |  |
| 0665 | 8489 | 110 | 03 |  | ENE | TAFEFR | \% (ALWAYS) |  |
| 0666 | 848E | 20 | 11981 | BALIMY | JSF: | INEYTE |  |  |
| 0667 | 848E | AII | 52 Ab | TAFERFi | LIAA | ERCNT |  |  |
| 0668 | 8491 | 29 | Fo |  | ANII | \# FF $^{\text {O }}$ |  |  |
| 0669 | 8493 | C9 | FO |  | CMF | * $\$$ FO |  |  |
| 0670 | 8495 | Fo | 92 |  | BEC | LF'Z |  |  |
| 0671 | 8497 | Ali | 52 Ab |  | LDA | EFECNT |  |  |
| 0672 | 849A | 69 | 10 |  | AIIC | * $\$ 10$ |  |  |
| 0673 | 849C | 81. | 52 Ab |  | STA | EFCNT |  |  |
| 0674 | 849F | H0 | 88 |  | ENE. | LF'Z |  |  |
| 0675 | 84A1 | 20 | 19981 | LnByTE | JSR | INEYTE |  |  |
| 0676 | 84A4 | 4C | nn 82 |  | JMF' | CHKSAD |  |  |
| 0677 | 84A7 | C9 | 44 | MEFZ | CMF' | *' I | © DEFOSTT, O FAFM - USE (OLII) |  |
| 0678 | 84A9 | Ho | 03 |  | ENE | MEMZ |  |  |
| 0679 | 84AE | 4 C | E1 84 |  | JMF | NEWLN |  |  |
| 0680 | 84AE | C9 | 410 | MEMZ. | CMF | * M | FMEM, O F'ARM - USE (OLII) |  |
| 0681 | 8480 | 110 | 03 |  | BNE: | UERZ |  |  |
| 0682 | $84 \mathrm{E2}$ | 4 C | 1785 |  | JMF' | NEWLOC |  |  |
| 0683 | 84B5 | C9 | 56 | VEFRZ | CMF | * V | \# UERIFY, O FARM -- USE (OLII) |  |
| 0684 | $84 \mathrm{B7}$ | 10 | OLI |  | BNE | LIZE | \% ... DO 8 bYTES (LTKE UER 1 | FAFM |
| 0685 | 84E9 | A ${ }^{5}$ | FE |  | LIAA | \$FE |  |  |
| 0686 | 84 BB | 8 II | 4A Ab |  | STA | P3L |  |  |
| 0687 | 84EE | A ${ }^{\text {E }}$ | FF |  | LDA | \$FFF |  |  |
| 0688 | 84.0 | 8D | 4 BA A |  | STA | F 3 H |  |  |
| 0689 | 8403 | 4 C | 9A 85\% |  | JMF' | UER1+4 |  |  |
| 0690 | 8466 | C9 | 12 | L. $12 . \mathrm{E}$ | CMF' | * $\$ 1.2$ | floali kim, ZEFiO FARM |  |
| 0691 | 84C8 | 110 | 05 |  | BNE | L.2ZB |  |  |
| 0692 | 84CA | AO | 00 |  | LILY | * 0 | SMODE = KIM |  |
| 0693 | 84CC | 4C | 788 C | L.1.J | JMF' | LENTFIY | ;GO TO CASSETTE ROUTINE |  |
| 0694 | 84 CF | C9 | 13 | L27B | CMF | * ${ }^{\text {W }} 13$ | 'LOAD HS, ZEFO FAFM |  |
| 0695 | 8401 | no | 0.4 |  | BNE | EZFARM |  |  |
| 0696 | 84113 | AO | 80 |  | Lay | *\$80 | ; MOLIE = HS |  |
| 0697 | 8415 | 110 | F5 |  | ENE | L1J | ; (ALLWAYS) |  |
| 0698 | 84107 | 6C. | 611 AG | EZFARM | JMF' | (UFCUEC+1) | ; ELSE UNFEC COMMAND |  |
| 0699 | 84DA |  |  | BIFAFM |  |  |  |  |
| 0700 | 8412A |  |  | \% |  |  |  |  |
| 0701 | 8411A |  |  | ; 1 F'AR | AME: | TEF COMMANI | EXEC ELOCNS |  |
| 0702 | 8411A |  |  | ¢ |  |  |  |  |
| 0703 | 84 AA | C9 | 44 | LEFI | CMF | *'II | \% DEFOSIT, 1. FARM |  |
| 0704 | 84 CC | no | 32 |  | ENE | MEMI |  |  |
| 0705 | 84 LE | 20 | A7 82 |  | JSF | F3SCF |  |  |
| 0706 | 84E1 | 20 | 1683 | NEWLL.N | JSF | CRLFSZ |  |  |
| 0707 | 84E4 | AO | 00 |  | LIMY | \#) |  |  |
| 0708 | 84E6 | A2 | 08 |  | LIIX | \#8 |  |  |
| 0709 | 84E8 | 20 | 4283 | DEFRET | JSFi | SFACE |  |  |
| 0710 | 84EE | 20 | 19881 |  | JSF | INBYTE |  |  |
| 0711 | 84EE | EO | 11 |  | BCS | NH41 |  |  |
| 0712 | 84F0 | 91 | FE |  | STA | (舟FE), Y |  |  |
| 0713 | 84 Fz | 111 | $F E$ |  | CMF | (\$FE), $Y$ | OUERIFY |  |
| 0714 | 84F4 | Fo | 03 |  | BEO | IEFFN |  |  |



SUPERMON FFROGRAM. . . . . FFAGE OOIS

| LITNE: | - LDC |  | CODE | LINE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0770 | 8566 | 18 |  | M42 | Cle |  |  |
| 0771 | 8567 | 90 | AE |  | BCC | NEWL..OC |  |
| 0772 | 8569 | AS | FE | LOCM8 | LIIA | \$FE | ; GO BACKWD 8 BYTES |
| 0773 | 8568 | 38 |  |  | SEC |  |  |
| 0774 | 856C | E9 | 08 |  | SEC | \#\$08 |  |
| 0775 | 856E | 85 | FE |  | STA | \$FE |  |
| 0776 | 8570 | BO | 02 |  | ECS | M43 |  |
| 0777 | 8572 | C6 | FF |  | DEC | \$FFF |  |
| 0778 | 8574 | 18 |  | M43 | CLC |  |  |
| 0779 | 8575 | 90 | A) |  | BCC | NEWLOC |  |
| 0780 | 8577 | 18 |  | EXITM1 | CLC |  |  |
| 0781 | 8578 | 60 |  |  | FTS |  |  |
| 0782 | 8579 | C9 | 47 | 601. | CMF' | *'G | ; GO, 1 FARM (FTEN ALWF ON STK) |
| 0783 | 85713 | 110 | 19 |  | RNE | UERI | . . FARM IS ADME TO GO TO |
| 0784 | 857n | 20 | 41183 |  | JSF | CRLF |  |
| 0785 | 8580 | 20 | 9C 8B |  | JSFi | NACCES | - WFITE FROT MONITR FAM |
| 0786 | 8583 | A2 | FF |  | L.IIX | * $\$$ FF | ¢FUSH FEETURN ALHER |
| 0787 | 8585 | 9A |  |  | TXS |  |  |
| 0788 | 8586 | A9 | 7F |  | L.IA | * $\$ 7 \mathrm{~F}$ |  |
| 0789 | 8588 | 48 |  |  | FHA |  |  |
| 0790 | 8589 | A9 | FF |  | $1 . \mathrm{DA}$ | * ${ }^{\text {F }} \mathrm{FF}$ |  |
| 0791 | 8588 | 48 |  |  | FHA |  |  |
| 0792 | 858C | AD | 4 A A 6 |  | LDA | F 3 H |  |
| 0793 | 858F | 48 |  |  | FHA |  |  |
| 0794 | 8590 | AII | 4A Ab |  | L..1. | F3L |  |
| 0795 | 8593 | 4C | 0884 |  | JMF | NFi10 |  |
| 0796 | 8596 | c9 | 56 | UER1 | CMF | *'V | ¢ VEFIFY, 1 FAFM (8 EYTESy CKSUM) |
| 0797 | 8598 | no | 1 A |  | ENE | JUMP1 |  |
| 0798 | 859A | AII | 4A Ab |  | LIMA | F3L |  |
| 0799 | 85911 | 81 | $4 C$ A6 |  | STA | F22L |  |
| 0800 | 85AO | 18 |  |  | CLC |  |  |
| 0801 | 85A1 | 69 | 07 |  | ALIC | *\$07 |  |
| 0802 | 85A3 | 80 | 4A AG |  | STA | P3L |  |
| 0803 | 85A6 | AII | 4 A A 6 |  | LIMA | F 3 H |  |
| 0804 | 85A9 | 81 | 411 Ab |  | STA | F 2 H |  |
| 0805 | 85AC | 69 | 00 |  | ALIC | \# ${ }^{\text {\% }}$ |  |
| 0806 | 85AE | 81 | 4E A6 |  | STA | F3H |  |
| 0807 | 85E1 | 4C | 4086 |  | JMF- | UER2+4 |  |
| 0808 | 8584 | C9 | 4A | JUMFI | CMF | *'J | 9JUMF (JUMF TABLE IN SYS FAM) |
| 0809 | 8586 | 110 | 1F |  | ENE: | L.11E |  |
| 0810 | 8588 | AII | $4 A$ Ab |  | LIAA | F3L |  |
| 0811 | 85 BE | C9 | 08 |  | CMF' | *8 | ; 0--7 ONL. 7 VALIIII |
| 0812 | 858 I | EO | 26 |  | ECS | JUM2 |  |
| 0813 | 858F | 20 | 9C 8B |  | JSF | NACCES | -WFITE FROT SYS FAAM |
| 0814 | 85 C 2 | OA |  |  | ASL. | A |  |
| 0815 | 8503 | A8 |  |  | TAY |  |  |
| 0816 | 85 C 4 | A2 | FF |  | LIIX | *SFF | gINIT STK FTR |
| 0817 | 85C6 | 9 A |  |  | TXS |  |  |
| 0818 | 85 C 7 | A9 | 7F |  | L.LIA | \#\#フF | FFUSH COLI RETUEN |
| 0819 | 8509 | 48 |  |  | FHA |  |  |
| 0820 | 85CA | A9 | FF |  | LIIA | *\$FF |  |
| 0821 | 85CC | 48 |  |  | FHA |  |  |
| 0822 | 85 CH | 189 | 21 A6 |  | LIMA | JTABLE+1,Y | YGET AU口F FROM TABLEE |
| 0823 | 8510 | 48 |  |  | PHA |  | ¢FUSH ON STACK |
| 0824 | 85111 | 89 | 20 A6 |  | LINA | JTABLE Y |  |

```
SUFERMON FROGRAM. . . . . FAAGE OO16
```




```
SUFERMON PROGRAM.... . . PAGE OO18
```

LINE * LOC CODE LINE



| LINE | LOC |  | COLE: | LINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1045 | 8783 | 110 | 01 |  | $\underset{\text { CLE }}{\text { RNE }} *+3$ | *+3 |  |  |
| 1046 | 8785 | 18 |  |  |  |  |  |  |
| 1047 | 8786 | 60 |  |  | RTS |  |  |  |
| 1048 | 8787 | A 0 | 00 | BMOVE | LIIY | * 0 | PMOUE 1 EYT + VEF |  |
| 1049 | 8789 | E1 | FE |  | L.IIA | (\$FE) , $Y$ |  |  |
| 1050 | 878E | 91 | FC |  | STA | ( FFC C) , Y |  |  |
| 1051. | 8780 | 01 | FC |  | CMP | (\$FC) , Y |  |  |
| 1052 | 87 BF | FO | OB |  | EEQ | EFT |  |  |
| 1053 | 87c1 | AC | 52 Ab | BETT | LinY | EFCNT | \%INC EFENT, HONT FASS | FF |
| 1054 | $87 \mathrm{C4}$ | CO | FF |  | CFY | * $\$$ FF |  |  |
| 1055 | 8706 | F) | 04 |  | EEQ | *+6 |  |  |
| 1056 | 87c8 | C8 |  |  | INY |  |  |  |
| 1057 | 8769 | 8C | 52 Ab |  | STY | ERCNT |  |  |
| 1058 | 87CC | 60 |  | ERT | RTS |  |  |  |
| 1059 | 87cu | c9 | 10 | S13E | CMF | \# $\$ 1 \mathrm{II}$ | GSAUE KIM FMT TAFE, 3 | PAFMS |
| 1060 | 87CF | 110 | 15 |  | BNE: | 523B |  |  |
| 1061 | 8701 | AO | 00 |  | LIIY | * $\$ 0$ | ¢MODE = KIM |  |
| 1062 | 8713 | AII | 4E Ab | 5130 | L.ITA | Fil. |  |  |
| 1063 | 87106 | 100 | 02 |  | ENE | *+4 | \# IN MUST NOT $=0$ |  |
| 1064 | 87118 | 38 |  |  | SEC |  |  |  |
| 1065 | 8709 | 60 |  |  | FTS |  |  |  |
| 1066 | 8711A | 69 | FF |  | CMF | * ${ }_{\text {\% }}$ | SIL MUST NOT $=\mathrm{FF}$ |  |
| 1067 | 870C | 10 | 02 |  | BNE | *+4 | $\cdots$ |  |
| 1068 | 87DE | 38 |  | SING | SEC |  |  |  |
| 1069 | 8710F | 60 |  |  | FTS |  |  |  |
| 1070 | 87EO | 20 | 9382 |  | JSR | INCF3 | \%USE END AMLR + 1 |  |
| 1071 | 87E3 | 4 C | 878 EE |  | JMF | SENTRY |  |  |
| 1072 | 87E6 | C9 | 1E | 5238 | CMF | * ${ }^{\text {a }}$ 1E | ¢SAUE HS FMT TAFE, 3 | FAFMS |
| 1073 | 87E8 | 10 | 04 |  | BNE: | L.23F |  |  |
| 1074 | 87EA | AO | 80 |  | LIIY | + $\$ 80$ | OMODE = HS |  |
| 1075 | 87EC | 110 | ES |  | BNE: | S13C | - (ALWAYS) |  |
| 1076 | 87EE | C9 | 13 | L23F | CMP | *\$13 | - LDAL HS, 3 FAFMS |  |
| 1077 | 87FO | no | OF |  | ENE | MEM3 |  |  |
| 1078 | 87F2 | All | 4E Ab |  | LMA | P1L |  |  |
| 1079 | 87F5 | C9 | FF |  | CMF: | *\$FF | \% ID MUST EE FF |  |
| 1080 | 87F7 | 110 | E5 |  | ENE | SING | PERFF FEETUFN |  |
| 1081 | 87F9 | 20 | 9382 |  | JSFe | INCF3 | OUSE END ALDF +1 |  |
| 1082 | 87FC | AO | 80 |  | LIM | *\$80 | ¢MODE = HS |  |
| 1083 | 87FE | 4 C | 788 C |  | JMF | LENTRY |  |  |
| 1084 | 8801 | C9 | 411 | MEM3 | CMP | * M | \#MEM 3 SEARCH - EYTE |  |
| 1085 | 8803 | no | 22 |  | BNE | CALCO |  |  |
| 1086 | 8805 | 20 | $9 \mathrm{C} \quad 82$ |  | JSR | F2SCF | $\cdots$ |  |
| 1087 | 8808 | AII | 4E Ab | MEM3C | LIAA | Fil. |  | $\cdots$ |
| 1088 | 880E | AO | 00 |  | Lay | * 0 |  |  |
| 1089 | 8800 | 11 | FE |  | CMF | (\$FE) Y Y |  |  |
| 1090 | 880F | FO | OB |  | BEQ | MEM3E | FFOUND SEAFCH EYTE? |  |
| 1091 | 8811 | 20 | B2 82 | MEM3I | JSR | INCCMF | \$NO, INC BUFFEF ALILF |  |
| 1092 | 8814 | 70 | 04 |  | BUS | MEM3EX | ; WFAF AROUND? | $\cdots$ |
| 1093 | 8816 | FO | Fo |  | EEQ | MEM3C |  | 3 |
| 1094 | 8818 | 90 | EE |  | BCC | MEM3C | ; |  |
| 1095 | 881A | 18 |  | MEMBEX | CLC |  |  |  |
| 1096 | 881 B | 60 |  |  | RTS |  | - SEAFCHED TO EOUND |  |
| 1097 | 881 C | 20 | 1785 | MEM3E | , 15R | NEWLOC | ;FOUNI SEAFCH BYTE |  |
| 1098 | 881F | 90 | 05 |  | ECC | MEM3F |  |  |
| 1099 | 8821 | c9 | 47 |  | CMF | * G | OENTEFEL G? |  |




| LINE | LOC |  | cone |  | LINE |  |  | ; SCAN | IISPLAY FFOM |  | mismuF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1210 | 8906 | A9 | 09 |  | SCANA | LIIA | \$ $\$ 9$ |  |  |  |  |  |
| 1211. | 8908 | 20 | A5 | 89 |  | JSR | CONFIG |  |  |  |  |  |
| 1212 | 890E | A2 | 05 |  |  | LIIX | * 5 |  |  |  |  |  |
| 1213 | 8901 | AO | 00 |  | 5 Sc 1 | L.DY | \# 0 |  |  |  |  |  |
| 1214 | 890F | EII | 40 | A6 |  | LIIA | LIISELUF, $X$ |  |  |  |  |  |
| 1215 | 8912 | 8 C | 00 | A4 |  | STY | F'ALIA |  |  |  |  |  |
| 121.6 | 8915 | 8E | 02 | A4 |  | STX | FEIIA |  |  |  |  |  |
| 1217 | 8918 | 8 I | 00 | A4 |  | STA | FALIA |  |  |  |  |  |
| 1218 | 891 E | AO | 10 |  |  | LIIY | *\$. 10 |  |  |  |  |  |
| 1219 | 8911 | 88 |  |  | SC2 | LIEY |  |  |  |  |  |  |
| 1220 | 891E | 10 | FII |  |  | ENE | Sc2 |  |  |  |  |  |
| 1221 | 8920 | CA |  |  |  | LUEX |  |  |  |  |  |  |
| 1222 | 8921 | 10 | EA |  |  | BF'.. | SC1 |  |  |  |  |  |
| 1223 | 8923 | 20 | A3 | 89 | NEYQ | JSFi | KSCONF | ; KEY | nown | ? (YES | THEN | $Z=1)$ |
| 1224 | 8926 | AII | 00 | A4 |  | LILA | F'Alia |  |  |  |  |  |
| 1225 | 8929 | 49 | 7F |  |  | EOR | * $\$ 7 \mathrm{~F}$ |  |  |  |  |  |
| 1226 | 892E | 60 |  |  |  | RTS |  |  |  |  |  |  |
| 1227 | 892C | 29 | $3 F$ |  | LRNKEY | ANL | * ${ }^{\text {¢ }} 3 \mathrm{~F}$ | \% LEETEF | FMINE | WHAT KEY | Y IS | nown |
| 1228 | 892E | 81 | 3F | A6 |  | STA | SCFF' |  |  |  |  |  |
| 1229 | 8931 | A9 | 05 |  |  | LIMA | *\$05 |  |  |  |  |  |
| 1230 | 8933 | 20 | A5 | 89 |  | JSF | CONF TG |  |  |  |  |  |
| 1231 | 8936 | ALI | 02 | A4 |  | LINA | PBLA |  |  |  |  |  |
| 1232 | 8939 | 29 | 07 |  |  | AND | *\$07 |  |  |  |  |  |
| 1233 | 893E | 49 | 07 |  |  | EOR | *\$07 |  |  |  |  |  |
| 1234 | 8930 | 1 O | 05 |  |  | BNE | LKK1 |  |  |  |  |  |
| 1235 | 893F | 2 C | 00 | A4 |  | BIT | FADA |  |  |  |  |  |
| 1236 | 8942 | 30 | 1 A |  |  | BMI | NOKEY |  |  |  |  |  |
| 1237 | 8944 | C9 | 04 |  | LK1 | CMF | \#\$04 |  |  |  |  |  |
| 1238 | 8946 | 90 | 02 |  |  | BCC | LK2 |  |  |  |  |  |
| 1235 | 8948 | A9 | 03 |  |  | LIIA | *\$0.3 |  |  |  |  |  |
| 1240 | 894A | OA |  |  | LK2 | ASL | A |  |  |  |  |  |
| 1241 | 894E | OA |  |  |  | ASL. | A |  |  |  |  |  |
| 1242 | 894C | OA |  |  |  | ASL | A |  |  |  |  |  |
| 1243 | 8940 | OA |  |  |  | ASL | A |  |  |  |  |  |
| 1244 | 894E | $O A$ |  |  |  | ASL | A |  |  |  |  |  |
| 1245 | 894F | OA |  |  |  | ASL | A |  |  |  |  |  |
| 1246 | 8950 | 18 |  |  |  | CLC |  |  |  |  |  |  |
| 1247 | 8951. | 61 | 3F | Ab |  | ALIC. | SCRF |  |  |  |  |  |
| 1248 | 8954 | A2 | 19 |  |  | L.IIX | *\$19 |  |  |  |  |  |
| 1249 | 8956 | un | 116 | 8B | LK3 | CMF | SYM, $X$ |  |  |  |  |  |
| 1250) | 8959 | FO | 05 |  |  | BER | FOUNI |  |  |  |  |  |
| 1251 | 8958 | CA |  |  |  | LEX |  |  |  |  |  |  |
| 1252 | 895C | 10 | F8 |  |  | BFL | Lド3 |  |  |  |  |  |
| 1253 | 895E: | E8 |  |  | NOKEY | INX |  |  |  |  |  |  |
| 1254 | 895F | 60 |  |  |  | FTS |  |  |  |  |  |  |
| 1255 | 8960 | 8A |  |  | FOUNI | TXA |  |  |  |  |  |  |
| 1256 | 8961 | 18 |  |  |  | Cl.C |  |  |  |  |  |  |
| 1257 | 8962 | 61 | 55 | A6 |  | AIIC. | KSHFL. |  |  |  |  |  |
| 1258 | 8965 | AA |  |  |  | TAX |  |  |  |  |  |  |
| 1259 | 8966 | EII | $E F$ | 8 B |  | LIDA | ASCII, X |  |  |  |  |  |
| 1260 | 8969 | 60 |  |  |  | FTS |  |  |  |  |  |  |
| 1261 | 896A | 20 | 23 | 89 | KYSTAT | JSF | KEYQ | GKEY D | DOWN? | FETUKN | IN CA | RFiY |
| 1262 | 8961 | 18 |  |  |  | CLC |  |  |  |  |  |  |
| 1263 | 896E | FO | 01 |  |  | BERQ | $*+3$ |  |  |  |  |  |
| 1264 | 8970 | 38 |  |  |  | SEC |  |  |  |  |  |  |



| LINE | * LOC |  | COLEE | LINE. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1320 | 89EF | FO | 12 |  | BEC | EXITOn |  |
| 1321 | 8971 | A2 | 00 |  | LHX | \# 0 |  |
| 1322 | 89F3 | 48 |  |  | FHA |  |  |
| 1323 | 89F4 | EII | 41 Ab | oun3 | LIIA | miseuf $+1, x$ | $X$ ishove down nisflay buffer |
| 1324 | 89F7 | 91 | 40 Ab |  | STA | mismuF, $X$ |  |
| 1325 | 89FA | E8 |  |  | INX |  |  |
| 1326 | 89FB | EO | 05 |  | CFX | \#5; |  |
| 1327 | 89FII | 10 | FS |  | BNE | 0013 |  |
| 1328 | 89FF | 68 |  |  | PLA |  |  |
| 1329 | 8 A00 | 81 | 45 A6 |  | STA | ROIG |  |
| 1330 | 8 AO 3 | 4C | C4 81 | EXITON | JMF* | RESALL |  |
| 1331 | 8 AO 6 | 48 |  | TEXT | FHA |  | ;UFLIATE SCOFE BUFFEFi |
| 1332 | 8 A07 | 8A |  |  | TXA |  | ; gave X |
| 1333 | 8 AOB | 48 |  |  | FHA |  |  |
| 1334 | 8 A09 | A2 | 1E |  | LIIX | * \$1E | ;FUSH LIOWN 32 CHRS |
| 1335 | 8 AOB | EII | 00 Ab | TXTMOU | L.IA | SCFEBUF, $X$ |  |
| 1336 | 8AOE | 911 | 01 A6 |  | STA | SCFPRUF +1, $X$ |  |
| 1337 | 8A11 | CA |  |  | IIEX |  |  |
| 1338 | 8 A12 | 10 | F7 |  | BFL | TXTMOU |  |
| 1339 | 8A14 | 68 |  |  | FLA |  | ;RESTORE $X$ |
| 1340 | 8 A 15 | AA |  |  | TAX |  |  |
| 1341 | 8 816 | 68 |  |  | FLA |  | ;RESTOFE CHF |
| 1342 | 8 A17 | 811 | 00 A6 |  | STA | SCFPBUF | OSTORE CHF IN EMFTY SLOT |
| 1343 | 8A1A | 60 |  |  | RTS |  |  |
| 1344 | 8A1E |  |  | ; |  |  |  |
| 1345 | 8A1B |  |  | ;*** |  |  |  |
| 1346 | 8A1E |  |  | \%*** TE | ERMIN | NAL I/0 |  |
| 1347 | 8A1E |  |  | ;*** |  |  |  |
| 1348 | 8A1B | 20 | 8881 | INCHK | .JSR | SAUEFK | ; INPUT CHAF |
| 1349 | 8A1E | 20 | 418 A |  | JSR | INJINU |  |
| 1350 | $88^{2} 1$ | 29 | $7 F$ |  | AND | * ${ }^{\text {¢ }}$ 7F | \#DROF FAFITY |
| 1351 | $88^{2} 3$ | C9 | 61 |  | CMF | *\$61 | A ALFHA? |
| 1352 | $88^{2} 5$ | 90 | 06 |  | BCC | INFT1 |  |
| 1353 | 8 A 27 | C9 | 7B |  | CMF | *\$7B |  |
| 1354 | 8 A29 | EO | 02 |  | BCS | INFT1 |  |
| 135 | 8 A 2 B | 29 | DF |  | AND | * $\$$ LIF | ©CUFT TO UFPER CASE |
| 1356 | 8 A 2 I | C9 | OF | INFTI | CMF | *\$0F | ¢CTL 0 ? |
| 1357 | 8A2F | 00 | OB |  | ENE | INFT2 |  |
| 1358 | 8 A 31 | ALI | 53 A6 |  | LDA | TECHO |  |
| 1359 | 8 A34 | 49 | 40 |  | EOF | * $\$ 40$ | ; TOGGLE CTL O BIT |
| 1360 | 8 A36 | 8 D | 53 Ab |  | STA | TECCHI |  |
| 1361 | 8 A39 | 18 |  |  | CLC |  |  |
| 1362 | 8A3A | 90 | E2 |  | ECC | INCHF+3 | ;GO GET ANOTHEF CHAF |
| 1363 | 8A3C | C9 | OII | INRT2 | CMF | *\$On | \#CARFIAGE FETUFN? |
| 1364 | 8A3E | 4 C | E8 81 |  | JMF | RESXAF |  |
| 1365 | 8 A41 | 6 C | 61 A6 | INJINU | JMF | ( INUEC+1) |  |
| 1366 | 8 844 | 20 | 0983 | NEASOC | JSF | NIBASC | ¢NIEELE TO ASCII, OUTCHF |
| 1367 | 8 A 47 | 20 | 8881 | OUTCHR | JSR | SAVER |  |
| 1368 | 8A4A | 2 C | 53 Ab |  | EIT | TECHO | ©LOOK AT CTL O FLAG |
| 1369 | 8 A 4 I | 70 | 03 |  | BUS | *+5 |  |
| 1370 | 8A4F | 20 | 558 A |  | JSR | INJOUS. |  |
| 1371 | 8 AS 2 | 4C | C4 81 |  | JMF | RESALL |  |
| 1372 | 8А55 | 6 C | 64 A6 | INJOUS | JMP | ( OUTVEC+1) |  |
| 1373 | 8 A58 | 20 | 8881 | INTCHE | JSE | SAUER | IN TERMINAL CHAF |
| 1374 | 8 ASB | A9 | 00 |  | L.IIA | * 0 |  |


| LINE | LOC |  | COLEE |  | LINE: |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1375 | 8A511 | 85 | $F 9$ |  |  | STA | \$F9 |  |
| 1376 | 8A5F | All | 02 | A4 | LOOK | L.LIA | PEDA | FFINH LEAIING EDGE: |
| 1377 | 8 A 62 | 21 | 54 | Ab |  | ANI | TOUTFL.. |  |
| 1378 | 8A65 | 38 |  |  |  | SEC |  |  |
| 1379 | 8A66 | E9 | 40 |  |  | SEC | *\$40 |  |
| 1380 | 8A68 | 90 | F5 |  |  | BCC | LOOK |  |
| 1381 | 8A6A | 20 | E9 | 8A | TIN | JSR | DL. YH | \%TERMINAL BIT |
| 1382 | 8A6D | AI | 02 | A4 |  | LDA | FBLA |  |
| 1383 | 8 A 70 | 2 L | 54 | A 6 |  | AND | TOUTFL. |  |
| 13834 | 8A73 | 38 |  |  |  | SEC |  |  |
| 1385 | $8{ }^{8} 74$ | E9 | 40 |  |  | SEC | \# ${ }^{\text {S }} 40$ | \#OR EITS 6.7 (TTY,CRT) |
| 1386 | 8A76 | 2 C | 53 | A6 |  | EIT | TECHO | \%ECHO BIT? |
| 1387 | 8 879 | 10 | 06 |  |  | BFL. | DMY1 |  |
| 1388 | 8A7B | 20 | 114 | 8A |  | JSR | OUT |  |
| 1389 | 8A7E | 4 C | 87 | 8A |  | JMFF | gave |  |
| 1390 | 8 A81 | AO | 07 |  | IIMYI | LIAY | * 7 |  |
| 1391 | 8483 | 88 |  |  | TLFI | DEY |  |  |
| 1392 | 8484 | 110 | FD |  |  | ENE | TLFi |  |
| 1393 | 8 88G | EA |  |  |  | NOF |  |  |
| 1394 | 8487 | 66 | F9 |  | SAVE: | ROR | \$F9 |  |
| 1395 | 8489 | 20 | E9 | 8A |  | JSF: | IIL. YH |  |
| 1396 | 8A8C | 48 |  |  |  | FHA |  | ¢TTMING |
| 1397 | 8A8D | ES | 00 |  |  | LIA | 0, X |  |
| 1398 | 8A8F | 68 |  |  |  | PLA |  |  |
| 1399 | 8A90 | 90 | 188 |  |  | BCC | TIN |  |
| 1400 | 8492 | 20 | E9 | 8A |  | JSR | DL. YH |  |
| 1401 | 8495 | 18 |  |  |  | CLC |  |  |
| 1402 | 8 896 | 20 | 104 | 8A |  | JSF | OUT |  |
| 1403 | 8499 | A5 | $F 9$ |  |  | LIAA | \$F9 |  |
| 1404 | 8A9E | 49 | FF |  |  | EOF | \#和F |  |
| 1405 | 8 8901 | 4C | E8 | 81 |  | JMP | RESXAF |  |
| 1406 | BAAO | 85 | F9 |  | Tout | STA | \$F9 | ¢ TERMINAL CHR DUT |
| 1407 | 8AA2 | 20 | 88 | 81 |  | JSR | SAUEF |  |
| 1408 | 8AAE: | 20 | E9 | 81 |  | JSR | DLYH | \% DELAY 1/2 BIT TIME |
| 1409 | 8AAB | A9 | 30 |  |  | LIIA | \$\$30 | SEET FOR OUTPUT |
| 1410 | 8AAA | 81 | 03 | A4 |  | STA | FBLAT 1 | -DATA IIFECTION |
| 1411 | 8AAD | A ${ }^{5}$ | F9 |  |  | LINA | \$F9 | ; RECOUER CHF IIATA |
| 1412 | 8AAF | A2 | OB |  |  | LIIX | \#\$OB | \% START BIT, BLATA, 3STOFS |
| 1413 | $8 \mathrm{AB1}$ | 49 | FF |  |  | EOR | \#\$FFF | - INUERT IAATA |
| 1414 | 8 AB3 | 38 |  |  |  | SEC |  | ; START BIT |
| 1415 | 8 8AB4 | 20 | 114 | 8A | OUTC | JSR | OUT | ; OUTFUT EIT FROM CAREY |
| 1416 | $8 \mathrm{AB7}$ | 20 | E6 | 8A |  | JSR | DIL.YF | ; WAIT FULL EIT TIME |
| 1417 | 8ABA | AO | 06 |  |  | L.DY | *\$06 |  |
| 1418 | 8ABC | 88 |  |  | FHAKE | DEY |  |  |
| 1419 | 8ABD | 10 | Fa |  |  | BNE | PHAKE |  |
| 1420 | 8ABF | EA |  |  |  | NOF |  |  |
| 1421 | 8ACO | 4A |  |  |  | L. SR | A |  |
| 1422 | 8AC1 | CA |  |  |  | nEX |  |  |
| 1423 | 8AC2 | 10) | FO |  |  | BNE | OUTC |  |
| 1424 | 8AC4 | AS | F9 |  |  | L.DA | \$F9 |  |
| 1425 | 8AC. 6 | C9 | OII |  |  | CMF | * ${ }^{\text {O }} \mathrm{OL}$ | †CARRIAGE RETURN? |
| 1426 | 8AC8 | Fo | 0.4 |  |  | BEQ | GOFAD | \%YES-FALI IT |
| 1427 | 8ACA | C9 | OA |  |  | CMF | \#\$OA | PFALI LINE FEED TOO |
| 1428 | 8ACC | D0 | 03 |  |  | ENE | LEAVE |  |
| 1429 | 8ACE | 20 | 32 | 8B | GOFAI | JSR | FAD |  |

SUFEFMON FROGFAM ．．．．．．PAGE OO27

| LINE | LOC |  | COLE |  | LINE： |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1430 | 8AM1 | 4 C | c． 4 | 81 | leave | JMF＇ | FESALL | ；TEFMINAL EIT OUT |  |  |
| 1431 | 8AlI4 | 48 |  |  | our | PHA |  |  |  |  |
| 1432 | 8ALIE | All | 02 | A4 |  | LIIA | FELAA |  |  |  |
| 1433 | 8AD8 | 29 | OF |  |  | AND | ＊\＄OF |  |  |  |
| 1434 | 8ALIA | 90 | 02 |  |  | BCC | OUTONE |  |  |  |
| 1435 | 8ADC | 09 | 30 |  |  | ORA | \＃${ }^{\text {\％}} 30$ |  |  |  |
| 1436 | 8ADE | 21 | 54 | A6 | OUTONE： | AND | TOUTFL | かMASk゙ OUTFUT |  |  |
| 1437 | 8AE1 | 81 | 02 | A4 |  | STA | PBDA |  |  |  |
| 1439 | BAE4 | 68 |  |  |  | Fla |  |  |  |  |
| 1439 | 8AES | 60 |  |  |  | RTS |  |  |  |  |
| 1440 | 8AE6 |  |  |  |  |  |  |  |  |  |
| 1441 | 8AE6 | 20 | E9 | 8A | DL．YF | JSFi | IILYH | ；delay Flul． |  |  |
| 1442 | 8AE9 | 08 |  |  | DL．YH | PHP |  | ；delay half |  |  |
| 1443 | 8AEA | 48 |  |  |  | PHA |  |  |  |  |
| 1444 | BAEE | 8A |  |  |  | TXA |  |  |  |  |
| 1445 | BAEC | 48 |  |  |  | PHA |  |  |  |  |
| 1446 | BAED | 98 |  |  |  | TYA |  |  |  |  |
| 1447 | BAEE | AE | 51 | AG |  | LIDX | SMEYT |  |  |  |
| 1448 | 8AF1 | AO） | 03 |  | LL．YX | LDY | \＃3 |  |  |  |
| 1449 | 8AF3 | 88 |  |  | IIL．YY | DEY |  |  |  |  |
| 1450 | 8AF4 | no | FII |  |  | BNE | IIL．YY |  |  |  |
| 1451. | 8AF6 | CA |  |  |  | OEX |  |  |  |  |
| 1452 | 8AF7 | no | F8 |  |  | BNE | IILYX |  |  |  |
| 1453 | 8AF9 | A8 |  |  |  | tay |  |  |  |  |
| 1454 | 8AFA | 68 |  |  |  | PLA |  |  |  |  |
| 1455 | 8AFE | AA |  |  |  | TAX |  |  |  |  |
| 1456 | 8AFC | 68 |  |  |  | FLLA |  |  |  |  |
| $145 \%$ | 8AFD | 28 |  |  |  | FLP |  |  |  |  |
| 1458 | 8AFE | 60 |  |  |  | ETS |  |  |  |  |
| 1459 | BAFF | A9 | 00 |  | EAUD | LIMA | ＊ 0 | © DETEFMINE BAUN | I RATE ON | PB7 |
| 1460 | 8B01 | AB |  |  |  | TAY |  |  |  |  |
| 1461 | 8 BO 2 | AII | 02 | A4 | GEEK | LIIA | FELIA |  |  |  |
| 1462 | 8805 | $\bigcirc \mathrm{A}$ |  |  |  | ASL | A |  |  |  |
| 1463 | 8806 | BO | FA |  |  | BCS | SEEK |  |  |  |
| 1464 | 8 BO 8 | 20 | 27 | 8B | CLEAF | JSR | INK |  |  |  |
| 1465 | 8EOB | 90 | FB |  |  | BCC | Clear |  |  |  |
| 1466 | 8800 | 20 | 27 | 8E | SET | JSR | INK |  |  |  |
| 1467 | 8E10 | BO | FB |  |  | BCS | SET |  |  |  |
| 1468 | 8 ELI | 8C． | 51 | A6 |  | STY | SLIEYT |  |  |  |
| 1469 | 8815 | BL | 63 | 8 C | LIEAF | LDA | LECFTS， X |  |  |  |
| 1470 | 8E18 | Cl | 51 | AG |  | CMF＇ | SHEYT |  |  |  |
| 1471 | 8E1B | BO | 07 |  |  | ECS | AGAIN |  |  |  |
| 1472 | 8810 | BII | 69 | 8C |  | LIIA | STIUVAL．$X$ | \％LOAI ClOSEST S | sti value |  |
| 1473 | 8820 | 8 II | 51 | AG |  | STA | SIEEYT |  |  |  |
| 1474 | 8823 | 60 |  |  |  | RTS |  |  |  |  |
| 1475 | 8E24 | E8 |  |  | AGAIN | INX |  |  |  |  |
| 1476 | 8825 | 10 | EE |  |  | BFL | IEAF |  |  |  |
| 1477 | $8 \mathrm{B27}$ | C8 |  |  | INK゙ | INY |  |  |  |  |
| 1478 | 8828 | A2 | 1C |  |  | LDX | ＊$\$ 1 \mathrm{C}$ |  |  |  |
| 1479 | 8R2A | CA |  |  | INK1 | DEX |  |  |  |  |
| 1480 | 8R2E | Do | FO |  |  | GNE | INK゙1 |  |  |  |
| 1481 | 882D | AD | 02 | A4 |  | LDA | FBNA |  |  |  |
| 1482 | 8830 | OA |  |  |  | ASL． | A |  |  |  |
| 1483 | 8831 | 60 |  |  |  | RTS |  |  |  |  |
| 1484 | 8832 | AE | 50 | AG | FAII | LDX | FALIEIT | AFALI CAFRIAGE R | RETURN OR | L．F－ |

SUPERMON PROGRAM. . . . . . FAGE 0028

| LINE | LOC |  | cone |  | LINE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1485 | 8835 | 20 | E6 | 8A | FALI | JSF | ILL. YF | \#WITH EXTRA STOF BITS |
| 1486 | 8B38 | CA |  |  |  | LIEX |  |  |
| 1487 | 8839 | 110 | FA |  |  | GNE | FADI |  |
| 1488 | 8B3B | 60 |  |  |  | RTS |  |  |
| 1489 | 8B3C | 20 | A3 | 89 | TSTAT | JSR | KSCONF | - SEE IF BREAK KE:Y LIOWN |
| 1490 | 8B3F | AD | 02 | A4 |  | LINA | FBLA |  |
| 1491 | $8 \mathrm{B42}$ | 2 I | 54 | A6 |  | AND | TOUTFL |  |
| 1492 | 8845 | 38 |  |  |  | SEC |  |  |
| 1493 | 8B46 | E9 | 40 |  |  | SEC | *\$40 |  |
| 1494 | $8 \mathrm{B4} 4$ | 60 |  |  |  | FiTS |  |  |
| 1495 | 8849 | FF |  |  |  | - BYT | \$FF | ONOT USEII |
| 1496 | 8B4A |  |  |  | ; *** |  |  |  |
| 1497 | 8B4A |  |  |  | ; *** | RESET | -- TUFN OFF | FOF, INIT SYS RAM, ENTEF MONITOR |
| 1498 | 8B4A |  |  |  | ; *** |  |  |  |
| 1499 | 8B4A |  |  |  | \% |  |  |  |
| 1500 | 884A | A2 | FF |  | RESET | LDX | \# $\mathrm{SFF}^{\text {F }}$ |  |
| 1501 | 8B4C | 9A |  |  |  | TXS |  | ; INTT STACK FTE |
| 1502 | $8 \mathrm{B4D}$ | A9 | CC |  | FOR | LILA | * ${ }^{\text {c CC }}$ |  |
| 1503 | 8EAF | 81 | OC | AO |  | STA | FCFI | \#IISABLE POR, TAFE OFF |
| 1504 | 8852 | A9 | 04 |  |  | LILA | \#4 |  |
| 1505 | 8E54 | 48 |  |  |  | FHA |  |  |
| 1506 | $8 \mathrm{BE5}$ | 28 |  |  |  | PLF' |  | OINIT F, DISABLE IRQ IURING LFTXFR |
| 1507 | 8856 | 20 | 86 | 8 B |  | JSR | ACCESS | IUN WFITE FROT SYS FIAM |
| 1508 | 8859 | A2 | 5 F |  | LIFTXFR | LIIX | * ${ }^{\text {¢ } 5 \%}$ | OINIT SYS FAM (EXCF'T SCFEUF) |
| 1509 | 8B5B | EII | AO | 8F |  | L.MA | DFTBLK, $X$ |  |
| 1510 | 8B5E | 911 | 20 | A 6 |  | STA | RAM\% $X$ |  |
| 151. | 8861 | CA |  |  |  | LIEX |  |  |
| 1512 | 8862 | 10 | $F 7$ |  |  | BFL | LIFTXFFi 2 |  |
| 1513 | $8 \mathrm{B64}$ | A9 | 07 |  | NEWIES | L.LIA | * 7 | jchange mevc/baun rate |
| 151.4 | 8866 | 20 | 47 | 8A |  | JSF: | OUTCHF | - BEEF |
| 1515 | 8869 | 20 | A3 | 89 | SWITCH | JSR | к゙SCONF | ¢KEYYEDAFM OR TEFMINAL? |
| 1.516 | 8B6C | 20 | 26 | 89 | SWLF | JSR | KEYG+3 |  |
| 1517 | 8E6F | 110 | OB |  |  | ENE | MONENT |  |
| 1518 | 8 B 71 | 2 C | 02 | A4 |  | EIT | FELIA |  |
| 1519 | 8874 | 10 | F6 |  |  | EFL | SWLP | - - |
| 1520 | $8 \mathrm{B76}$ | 20 | B7 | 8B |  | JSF: | UECSW | \% SWITCH VECTORS |
| 1521 | 8879 | 20 | FF | 8A |  | JSFi | baun |  |
| 1522 | 8B7C | A2 | FF |  | MONENT | LIIX | * $\mathrm{F}_{\text {FF }}$ | \#MONITOR ENTRY |
| 1523 | 8B7E | 9 A |  |  |  | TXS |  |  |
| 1524 | 8B7F | 118 |  |  |  | CLII |  |  |
| 1525 | 8880 | 20 | 86 | 8 B |  | JSF | ACCESS | -UNWFITE FFIOT MONITOR RAM |
| 1526 | 8883 | 4C | 03 | 80 |  | JMF' | WAFM |  |
| 1527 | 8886 | 20 | 88 | 81 | ACCESS | . 15 SF | SAUER | \#UN WFITE FROT SYS FAM |
| 1528 | 8889 | All | 01 | $A C$ |  | LIIA | OR3A |  |
| 1529 | 888C | 09 | 01 |  |  | ORA | \# 1 |  |
| 1530 | 8B8E | 81 | 01 | $A C$ | ACC1 | STA | OR3A |  |
| 1531. | 8B91 | AII | 03 | $A C$ |  | L.IAA | LINR3A |  |
| 1532 | 8894 | 09 | 01 |  |  | OFA | * 1 |  |
| 1533 | 8896 | 811 | 03 | AC |  | STA | duFi3a |  |
| 1534 | 8899 | 4C | C.4 | 81 |  | JMF: | RESALL |  |
| 1535 | 889C | 20 | 88 | 81 | NACCES | JSE | SAVEF | ; WFiITE FROT SYS FAM |
| 1536 | 8B9F | AII | 01 | AC |  | LIAA | OF3A |  |
| 1537 | 8EA2 | 29 | FE |  |  | AND | * $\mathrm{FFF}^{\text {F }}$ |  |
| 1538 | 8BA4 | 18 |  |  |  | CLC. |  |  |
| 1539 | 8ВА5 | 90 | E7 |  |  | ECC | ACCl |  |

SUFERMON FROGRAM. . . . . .FAGE OO29


| LINE | LOC | COLIE | L.TNE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1583 | 8BE9 | 110 |  | . EYT | \$100 | S SHIFT |  |  |  |
| 1584 | 8EEA | 20 |  | , BYT | \$20 | ©GO/LF* |  |  |  |
| 1585 | BEEB | 60 |  | - BYT | \$60 | ; REG/SF |  |  |  |
| 1586 | 8BEC | A) |  | - BYT | \$ ${ }^{\text {O }}$ | ¢MEM/WF |  |  |  |
| 1587 | 8EEI | 00 |  | - BYT | \$00 | iL2/L1 |  |  |  |
| 1588 | gBEE | 40 |  | - EYT | \$40 | ; 52/51 |  |  |  |
| 1589 | 8BEF' |  | ASCIM1 | $=*-1$ |  |  |  |  |  |
| 1590 | 8BEF |  | ASCII | =* |  | ; ASCII CONES | ANII | HASH | COLES |
| 1591 | 8BEF | 30 |  | . BYT | \$30 | - ZERO |  |  |  |
| 1592 | 8BFO | 31 |  | - EYY | \$31 | \% ONE |  |  |  |
| 1593 | 8EF 1. | 32 |  | - EYT | \$32 | - TWO |  |  |  |
| 1594 | 8 BF 2 | 33 |  | + BYT | \$33 | - THREE |  |  |  |
| 1595 | 8RF3 | 34 |  | - BYT | \$34 | 今FOUR |  |  |  |
| 1596 | 8BF4 | 35 |  | - BYT | \$35 | FFIUE |  |  |  |
| 1597 | 88F5 | 36 |  | - EYT | \$36 | ¢SIX |  |  |  |
| 1598 | 88F6 | 37 |  | - EYT | \$37 | ©SEUEN |  |  |  |
| 1599 | 88F7 | 38 |  | - BYT | \$38 | FEIGHT |  |  |  |
| 1600 | 8EF8 | 39 |  | - EYT | \$39 | ¢NINE |  |  |  |
| 1601 | $88 F 9$ | 41 |  | . BYT | \$41 | ; A |  |  |  |
| 1602 | 8BFA | 42 |  | . BYT | \$42 | - $\mathrm{B}^{\text {c }}$ |  |  |  |
| 1603 | 8BFB | 43 |  | - EYT | \$43 | \% C |  |  |  |
| 1604 | 8BFC | 44 |  | - EYY | \$44 | -10 |  |  |  |
| 1605 | 8BFI | 45 |  | - EYY | \$45 | \%E |  |  |  |
| 1606 | 8BFE | 46 |  | - EYY | \$46 | ; F |  |  |  |
| 1607 | 8BFF | On |  | . BY Cr | \$011 | ; CR |  |  |  |
| 1608 | 8 COO | 2D |  | - BYT | \$20 | ; DASH |  |  |  |
| 1609 | 8 COL | 3E |  | . BYT | \$3E | \% ${ }^{\text {\% }}$ |  |  |  |
| 1610 | $8 \mathrm{CO2}$ | FF |  | - EYT | \$FF | SHIFT |  |  |  |
| 1611 | 8 CO 3 | 47 |  | - RYYT | \$47 | ; G |  |  |  |
| 1612 | 8 CO 4 | 52 |  | - BYT | \$52 | \% F |  |  |  |
| 1613 | 8 COS | 411 |  | - EYY | \$4II | OM |  |  |  |
| 1614 | $8 \mathrm{CO6}$ | 13 |  | - BYY | \$13 | -12 |  |  |  |
| 1615 | 8 CO 7 | 1E |  | , BYT | \$1E | ¢S2 |  |  |  |
| 1616 | $8 \mathrm{C08}$ |  | \% KE UF | FER | CASE |  |  |  |  |
| 1617 | 8 CO | 14 |  | . BYT | \$1.4 | \% 10 |  |  |  |
| 1618 | 8 cog | 15 |  | - BYT | \$15 | iU1 |  |  |  |
| 1619 | 8COA | 16 |  | - BY' | \$16 | ; U2 |  |  |  |
| 1620 | 8 COB | 17 |  | - BYT | \$17 | \% U3 |  |  |  |
| 1621 | 8COC | 18 |  | - BYT | \$18 | \% 14 |  |  |  |
| 1622 | 8con | 19 |  | - EYT | \$19 | \% 45 |  |  |  |
| 1623 | 8COE | 1 A |  | - BYT | \$1A | ¢ 16 |  |  |  |
| 1624 | 8COF | 1 B |  | - BYT | \$1E | \% 1.17 |  |  |  |
| 1625 | 8C10 | 4A |  | - EYT | \$4A | ¢ J |  |  |  |
| 1626 | 8 C 11 | 56 |  | . BYT | \$56 | -V |  |  |  |
| 1627 | 8C12 | FE |  | + BYT | \$FE | A ASCII |  |  |  |
| 1628 | 8C13 | 42 |  | . BYT | \$42 | \% B |  |  |  |
| 1629 | 8C14 | 43 |  | - BY' | \$43 | OC |  |  |  |
| 1630 | 8C15 | 44 |  | - BYT | \$44 | \%11 |  |  |  |
| 1631 | 8C16 | 45 |  | - BYT | \$45 | FE |  |  |  |
| 1632 | 8 C 17 | 46 |  | - BYT | \$46 | ¢F |  |  |  |
| 1633 | 8 C 18 | 10 |  | + BYT | \$10 | ¢Sm |  |  |  |
| 1634 | 8 C 19 | 2 E |  | - BYT | \$2F | it |  |  |  |
| 1635 | 8C1A | 3C |  | . BYT | \$3C | \% |  |  |  |
| 1636 | 8C1B | 00 |  | - BYT | \$00 | S SHIFT |  |  |  |
| 1637 | 8c1c | 11 |  | . BYT | \$11 | *LF' |  |  |  |

LINE * LOC CODE LINE

| 1638 | 8C1D | 1 C | . BYY | \$1.C |  | ; SF' |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1639 | 8C1E | 57 | . BY ( ${ }^{\text {PT }}$ | \$57 |  | \% W |  |
| 1640 | 8C1F | 12 | . BYT | \$12 |  | il 1 |  |
| 1641 | $8 \mathrm{C20}$ | 10 | + BYT | \$10 |  | ; S1 |  |
| 1642 | 8C21 | 2E | . BYT | \$2E |  | \% |  |
| 1643 | $8 \mathrm{C22}$ | 20 | - BYT | \$20 |  | ; Blank |  |
| 1644 | $8 \mathrm{C2} 3$ | 3 F | - BYT | \$3F |  | \%? |  |
| 1645 | 8 C 24 | 50 | - BYT | \$50 |  | \% ${ }^{\text {F }}$ |  |
| 1646 | 8C25 | 07 | - EYYT | \$07 |  | ; BELLL |  |
| 1647 | 8 C 26 | 53 | . BYT | \$53 |  | \% 5 |  |
| 1648 | 8 C 27 | 58 | . BYT | \$58 |  | \% $X$ |  |
| 1649 | 8 C 28 | 59 | . BYT | \$59 |  | iY |  |
| 1650 | 8 C 29 |  | ; SEGMENT CO | ILES | FOR | ON-BOARI | IISFLAY |
| 1651 | $8 \mathrm{C2} 9$ |  | SEGSMI $=*-1$ |  |  |  |  |
| $165 \%$ | 8 C 29 | 3 F | - BYT | \$3F |  | ; ZERO |  |
| 1653 | 8C2A | 06 | . BYT | \$06 |  | OONE |  |
| 1654 | 8C2B | 58 | . EYT | \$5E |  | - TWO |  |
| 1655 | 8С2C | 4F | . BYT | \$4F |  | \% THREE |  |
| 1656 | 8 C 2 n | 66 | . BYT | \$66 |  | ; FOUR |  |
| 1657 | 8C2E | 611 | . BYT | \$651 |  | ;FIUE |  |
| 1658 | 8C2F | 71 | - BYT | \$75 |  | \#SIX |  |
| 1659 | 8C30 | 07 | - BYT | \$07 |  | - SEUEN |  |
| 1660 | 8 C 31 | 7F | , BYY | \$ 7 FF |  | ; EIGHT |  |
| 1661 | 8 C 32 | 67 | - BYT | \$67 |  | ;NINE |  |
| 1662 | 8 C 33 | 77 | - BYY | \$77 |  | ; ${ }^{\text {A }}$ |  |
| 1663 | 8 C 34 | 7 C | . EYT | \$7C |  | ; $\mathrm{B}^{\text {d }}$ |  |
| 1664 | 8 C 35 | 39 | - Br - | \$39 |  | ; C |  |
| 1665 | 8 C 36 | 5 E | - BYT | \$5E |  | ¢ 11 |  |
| 1666 | 8 C 37 | 79 | + BYT | \$79 |  | \% ${ }^{\text {E }}$ |  |
| 1667 | 8 C 38 | 71. | . $\mathrm{BYYT}^{\text {Pr }}$ | \$71 |  | \% F |  |
| 1668 | 8 C 39 | Fo | . BY'T | \$FO |  | ; CF: |  |
| 1669 | 8C3A | 40 | - BY'r | \$40 |  | \% DASH |  |
| 1670 | 8C3B | 70 | . BYT | \$70 |  | \% |  |
| 1671 | 8С3C | 00 | , BYT | \$00 |  | \% SHIFT |  |
| 1672 | 8C31 | $6 F$ | . BYT | \$6F |  | \% G |  |
| 1673 | 8C3E | 50 | . BYY | \$50 |  | \% R |  |
| 1674 | 8C3F | 54 | . BYT | \$54 |  | \#M |  |
| 1675 | 8C40 | 38 | + BYT | \$38 |  | iL2 |  |
| 1676 | 8 C 41 | 611 | - BYY | \$611 |  | ¢S2 |  |
| 1677 | 8 C 42 | 01 | . BYT | \$01 |  | ; 40 |  |
| 1678 | $8 \mathrm{C4} 3$ | 08 | + BYT | \$08 |  | ¢ U1 |  |
| 1679 | 8 C 44 | 09 | . BYT | \$09 |  | \% U2 |  |
| 1680 | 8 C 45 | 30 | - BYY | \$30 |  | ; U3 |  |
| 1681 | 8С46 | 36 | . BYT | \$36 |  | ; 14 |  |
| 1682 | 8 C 47 | 5 C | . BYT | \$5C |  | ; 45 |  |
| 1683 | $8 \mathrm{C48}$ | 63 | , BYT | \$63 |  | -146 |  |
| 1684 | 8 C 49 | 03 | . BYT | \$03 |  | ¢ U7 |  |
| 1685 | 8C4A | 1E | - BYY | \$1.E |  | iJ |  |
| 1686 | 8C4B | 72 | . BYT | \$72 |  | \% $V$ |  |
| 1687 | 8С4C | 77 | + BYT | \$77 |  | ; A |  |
| 1688 | 8 C 4 D | 7C | , BY'T | \$7C |  | \% B |  |
| 1689 | 8C4E | 39 | . BYT | \$39 |  | ; C |  |
| 1690 | 8C4F | 5 E | . BYT | \$5E |  | \% |  |
| 1691 | $8 \mathrm{C5O}$ | 79 | . BYT | \$79 |  | ; E |  |
| 1692 | $8 \mathrm{CS1}$ | 71 | , BYT | \$71 |  | ;F |  |



GUFEFMON FROGRAM. ..... FAGE OO34

| LINE LOC CODE | LINE |  |
| :--- | :--- | :--- |
| 17789000 |  | -END |

ERFORS $=0000<0000 \%$

GYMBOL UALUE LTNE XEETNEM

| ACCESS | 8886 | $119 \%$ | 123 | 129 | 1137 | 1.77 | 1.91. | 1.507 | 1505 | 1.540 | 1． 546 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCI | 888E： | 11530 | 1.359 |  |  |  |  |  |  |  |  |  |
| AMUCK | 81．CB | 336 | $68 \%$ | 999 |  |  |  |  |  |  |  |  |
| ABATM | 88\％4 | $1.47 \%$ | 1．47\％ |  |  |  |  |  |  |  |  |  |
| AR | A 6 E | 59 | $1 \% \%$ | 1.86 | 61.6 |  |  |  |  |  |  |  |
| ASCTI | 8REF | 1.590 | 1259 |  |  |  |  |  |  |  |  |  |
| ASCTMI | 8BEF： | 1． 589 | 1313 |  |  |  |  |  |  |  |  |  |
| ASCNTE | 8275 | 412 | 344 | 35 | 394 |  |  |  |  |  |  |  |
| BAMMY | 848 B | 666 | 660 |  |  |  |  |  |  |  |  |  |
| Batuin | 8ค\％ | 1.459 | 1．3\％ |  |  |  |  |  |  |  |  |  |
| BEEFF＇ | 8972 | 1266 | 11.93 |  |  |  |  |  |  |  |  |  |
| BEEFW3 | 8975 | 1.267 | 1304 |  |  |  |  |  |  |  |  |  |
| W以゙こFW\％ | 8977 | 1.268 | 1.286 |  |  |  |  |  |  |  |  |  |
| BEI 1 | 8970 | 1.270 | 11277 |  |  |  |  |  |  |  |  |  |
| BE2 | 8995 | 1.280 | $12 \%$ | 1575 |  |  |  |  |  |  |  |  |
| B1：3 | 8997 | 1281 | $128 \%$ |  |  |  |  |  |  |  |  |  |
| BLKス | 8739 | 99.1 | 976 |  |  |  |  |  |  |  |  |  |
| B1．${ }^{\text {P／}}$ | 87\％F： | 1007 | 1013 | 1.11 .4 |  |  |  |  |  |  |  |  |
| Blat | 8790 | 1.035 | 1042 |  |  |  |  |  |  |  |  |  |
| BMOUE | 871：7 | 1048 | 1007 | 1035 |  |  |  |  |  |  |  |  |
| BET | 8700 | 1058 | 1．05\％ |  |  |  |  |  |  |  |  |  |
| BFTT | 870． | 1.053 | 986 |  |  |  |  |  |  |  |  |  |
| BZFAFM | 8395 | \％：9 | 261 |  |  |  |  |  |  |  |  |  |
| B | 87AF＇ | 1.043 | 987 | 990 | $1.00 \%$ | 1.012 | 1.15 | 1041 |  |  |  |  |
| BIFAFM | 84 MA | 699 | 264 |  |  |  |  |  |  |  |  |  |
| B2 | 8772 | 1.01 .6 | 1.006 |  |  |  |  |  |  |  |  |  |
| B2FAKM | 861.9 | 868 | 267 |  |  |  |  |  |  |  |  |  |
| B3F－AKM | 971．4 | 971 | 270 |  |  |  |  |  |  |  |  |  |
| CALICS | 8827 | 1．103 | 857 | 970 | 1.085 |  |  |  |  |  |  |  |
| CHKSAK | 8200 | 463 | 676 | 887 | 95 |  |  |  |  |  |  |  |
| CLEARE | 8808 | 1.464 | 1.465 |  |  |  |  |  |  |  |  |  |
| COMTNE | 81.106 | 342 | 569 |  |  |  |  |  |  |  |  |  |
| COMMA | 833 ${ }^{3}$ | 51. | 342 | 503 | 732 |  |  |  |  |  |  |  |
| COMFAF | 82CA | 455 | 444 | 446 |  |  |  |  |  |  |  |  |
| CONFTG | 89A5： | 1288 | 121 | 1230 | 1.268 |  |  |  |  |  |  |  |
| CONI | 89AB | 1291 | 1297 |  |  |  |  |  |  |  |  |  |
| CRCHK | 8204 | 364 | 362 | 36.3 |  |  |  |  |  |  |  |  |
| CRLFF | 834\％ | 521 | 1.47 | 21.9 | 277 | 497 | 564 | 587 | 604 | 620 | 784 | $90 \%$ |
|  |  |  | 926 | $110 \%$ |  |  |  |  |  |  |  |  |
| CFFIFS\％ | 8316 | 497 | 706 | 731 | 882 |  |  |  |  |  |  |  |
| CI | 882 B | 110 E | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| CBNEW | 80F6 | 212 | 204 |  |  |  |  |  |  |  |  |  |
| LBOFF | $80 \times 13$ | 1.98 | 1.46 | 1.80 | 1.94 |  |  |  |  |  |  |  |
| IBON | 80 E 4 | 205 | 196 |  |  |  |  |  |  |  |  |  |
| Marde | A002 | 91. | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| MmF3A | ACO3 | 89 | 202 | 209 | 211 | 212 | 21.4 | 854 | 1531 | 1.533 |  |  |
| पFFAF： | 8E1\％ | 1.469 | 1.476 |  |  |  |  |  |  |  |  |  |
| MECCMF | 82 BE | 449 | 761 | 899 | 1.040 |  |  |  |  |  |  |  |
| DECFTS | $8 \mathrm{C63}$ | 1710 | 1.469 |  |  |  |  |  |  |  |  |  |
| UEEIIMY | 835A | $5 \%$ | 188 |  |  |  |  |  |  |  |  |  |
| DEFESYT | 84E8 | 709 | 71.8 |  |  |  |  |  |  |  |  |  |
| UEFECC | 850E： | 726 | 720 |  |  |  |  |  |  |  |  |  |
| MEFES | 85以3 | 759 | 722 |  |  |  |  |  |  |  |  |  |
| MEFN | 84F9 | 71.6 | 71.4 | 723 | 729 |  |  |  |  |  |  |  |

GYMBOL VALUE LTNE MEFTNEM

| WEFZ | 84А7 | 677 | 620 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0EF－1． | 840 A | 703 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
|  | 8018 | 1． 1.3 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| XETTTEO | 8022 | 11． 18 | 112 |  |  |  |  |  |  |  |  |  |
| MFTELK | 8F－9 | 1722 | 1509 |  |  |  |  |  |  |  |  |  |
| ロFTXFF | 8859 | 1 W 08 | 1512 |  |  |  |  |  |  |  |  |  |
| 0 mFl | 86F\％ | $9 \% 8$ | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| 0 mFF | 8710 | 969 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| MTFFZ | 86FA | 937 | 923 |  |  |  |  |  |  |  |  |  |
| MTFFI | 870F： | 968 | 964 | 1.495 |  |  |  |  |  |  |  |  |
| ntsbuF | A640 | 27 | 121.4 | 1323 | 1324 |  |  |  |  |  |  |  |
| MTSFAT | 81．4A | 236 | 99 |  |  |  |  |  |  |  |  |  |
| XIL．．．YF： | 8AE6 | 1.441 | 1416 | 1.485 |  |  |  |  |  |  |  |  |
| Cil．YH | 8A1： 9 | 1.442 | 1381 | $139 \%$ | 1.400 | 1.408 | $1.44 \%$ |  |  |  |  |  |
| DII．．．YO | 8383 | W44 | 539 |  |  |  |  |  |  |  |  |  |
| XII．．$Y X$ | 8คF．1． | 1.448 | $143 \%$ |  |  |  |  |  |  |  |  |  |
| IIII．YY | 8AF\％${ }^{\text {\％}}$ | 1.449 | 1480 |  |  |  |  |  |  |  |  |  |
| XIL．．Y | 8368 | 533 | 536 |  |  |  |  |  |  |  |  |  |
| Mil．Y\％ | 8371 | 537 | ツ43 |  |  |  |  |  |  |  |  |  |
| ［1．．． 1. | 8350 | 529 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| MMY | 8A81 | 11390 | 1387 |  |  |  |  |  |  |  |  |  |
| EFCONT | A65\％ | 43 | 624 | 632 | 649 | $6: 3$ | 667 | 671 | 67.3 | 979 | 995 | 1043 |
|  |  |  | $10 \% 3$ | 1.057 |  |  |  |  |  |  |  |  |
| EFMSO | 8171 | 275 | 1.00 |  |  |  |  |  |  |  |  |  |
| EXEUEC | A67\％ | 74 | 1． 1.30 | 11．35 | 1． 1.37 |  |  |  |  |  |  |  |
| EXE3 | 8851 | 1125 | 1104 |  |  |  |  |  |  |  |  |  |
| EXITCF | 8219 | 461 | 458 |  |  |  |  |  |  |  |  |  |
| EXITG | 88FF＇ | 1207 | 1203 |  |  |  |  |  |  |  |  |  |
| ExTTGK゙ | 8800 | 11.83 | 11.71 |  |  |  |  |  |  |  |  |  |
| EXITLFF＇ | 843F－ | 634 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| ExTMMI | 8577 | 780 | 745 |  |  |  |  |  |  |  |  |  |
| EXITNE | 8315 | 496 | 494 |  |  |  |  |  |  |  |  |  |
| Exatom | 8ค03 | 1.330 | 1311 | 1317 | 1.320 |  |  |  |  |  |  |  |
| Exatro | 83 Cl | 979 | 998 |  |  |  |  |  |  |  |  |  |
| ExFGF－1 | 8302 | 580 | 582 |  |  |  |  |  |  |  |  |  |
| EXWRAF＇ | 82 Ba | 448 | 447 |  |  |  |  |  |  |  |  |  |
| EZFFARM | 8407 | 698 | 695 |  |  |  |  |  |  |  |  |  |
| EIFAFM | 8616 | 857 | 842 |  |  |  |  |  |  |  |  |  |
| EDFARM | 8711 | 970 | 91.9 |  |  |  |  |  |  |  |  |  |
| E3FARM | 88AC | 11.64 | 1126 |  |  |  |  |  |  |  |  |  |
| FTLIL． 3 | 871.4 | 975 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| FOUNM | 8960 | 1255 | 1.30 |  |  |  |  |  |  |  |  |  |
| FFi | A 65 C | 58 | 1.64 | 612 |  |  |  |  |  |  |  |  |
| FI | 8723 | 981 | 988 | 989 |  |  |  |  |  |  |  |  |
| F 2 | 8737 | 990 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| 173 | 872 E： | 986 | 984 |  |  |  |  |  |  |  |  |  |
| GETCOM | 80FF＇ | 219 | 98 | 23 | 246 |  |  |  |  |  |  |  |
| GETCI | 8107 | 222 | 225 | 227 |  |  |  |  |  |  |  |  |
| GETK゙：Y | 88AF＇ | 1． 1.68 | 1.299 |  |  |  |  |  |  |  |  |  |
| GETSGS | 89EA | 13.18 | 1314 |  |  |  |  |  |  |  |  |  |
| GK | 88CF\％ | 11.84 | 1．1． 119 | 1172 | 11.79 |  |  |  |  |  |  |  |
| Gド！ | 8804 | 1． 186 | 11.187 | 1．189 | 1206 |  |  |  |  |  |  |  |
| GK2 | 88EA | 1． 1.94 | 1．195 | 1.198 |  |  |  |  |  |  |  |  |
| G00¢ | 8．1F3 | 356 | 360 |  |  |  |  |  |  |  |  |  |
| GOFPAM | 8ACE： | 1.429 | 1.426 |  |  |  |  |  |  |  |  |  |
| 602 | 83F7 | 604 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| 60Z | 83F3 | 602 | 563 |  |  |  |  |  |  |  |  |  |

GYMBOL．．UAL UE L．．．INE MEFTNEW

| $00 \%$ | 8579 | 789 | 729 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GOIENT | 831\％A | 605 | 1.97 |  |  |  |  |  |  |  |  |  |
| HASHI．． | 812 F | 240 | 234 |  |  |  |  |  |  |  |  |  |
| HASHUS | 8133 | $24 \%$ | 230 | 232 | 24.1 |  |  |  |  |  |  |  |
| Hatour | 8900 | 1.208 | 1754 |  |  |  |  |  |  |  |  |  |
| HIPN | 81．6E： | 371 | $2 \%$ | 269 |  |  |  |  |  |  |  |  |
| HKEY | 898E | 1299 | 1753 |  |  |  |  |  |  |  |  |  |
| ITrs\％ | 8053 | 1.45 | 1.6 | 1336 | 1.84 |  |  |  |  |  |  |  |
| J．JSCNV | 8903 | 1208 | W37 | 1． 1.86 |  |  |  |  |  |  |  |  |
| T．NAYTE： | 81.19 | 343 | 572 | 657 | 661 | 666 | 675 | 71.0 |  |  |  |  |
| TNCCMP | 82B2 | 443 | 654 | 71.6 | 742 | 889 | 946 | 986 | 10.11 | 1091 |  |  |
| INCHF | 8A1月 | 1.348 | 220 | $24 \%$ | 2 2\％ | 343 | $3 \%$ | 359 | $38 \%$ | 626 | 1． 162 | 1362 |
| INCF\％${ }^{\text {a }}$ | 8293 | 429 | 1.070 | 1．081． |  |  |  |  |  |  |  |  |
| TNJTNU | 8А411 | 1．365 | 1.349 |  |  |  |  |  |  |  |  |  |
| INJTS | 8392 | 564 | 648 | 550 |  |  |  |  |  |  |  |  |
| TNJOUN | 8Аツ | 1372 | 1370 |  |  |  |  |  |  |  |  |  |
| T．NK | 8827 | 1.477 | 1.464 | 1.466 |  |  |  |  |  |  |  |  |
| INK1． | 8B2A | 1.479 | 1.480 |  |  |  |  |  |  |  |  |  |
| INFT： | 8 A 2 O | 1356 | 1352 | 1354 |  |  |  |  |  |  |  |  |
| TNKT2 | 8 A 3 C | 1.363 | 1357 |  |  |  |  |  |  |  |  |  |
| TNSTAT | 8386 | 548 | 538 | 896 | 944 |  |  |  |  |  |  |  |
| TNSTI | 8388 | 55 | $6 \% 1$ |  |  |  |  |  |  |  |  |  |
| TNST2 | $839 \%$ | 5 | 549 |  |  |  |  |  |  |  |  |  |
| TNSUEC | A666 | 67 | 654 |  |  |  |  |  |  |  |  |  |
| TNTCHF | 8А突8 | 1.373 | 1713 |  |  |  |  |  |  |  |  |  |
| TNUECC | A660 | $6 \%$ | 1． 128 | 1．1． 33 | 11136 | a． 1.38 | 1． 1.58 | 11． 1.60 | 1.365 | 1．549 |  |  |
| TFOBFK゙ | 800F | 1．0\％ | 1765 |  |  |  |  |  |  |  |  |  |
| TFOUEC | A67F： | $8 \%$ | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| JTABLE： | A6\％ 0 | 9 | 822 | 824 |  |  |  |  |  |  |  |  |
| JUMF： | 8584 | 808 | 797 |  |  |  |  |  |  |  |  |  |
| Jum2 | 85\％：3 | 833 | 812 |  |  |  |  |  |  |  |  |  |
| KEYY | 8923 | 1223 | 1194 | 11.97 | 1.261 | 1516 |  |  |  |  |  |  |
| KSCONF | 89A3 | 1287 | 1223 | 1278 | 1.489 | 1515 |  |  |  |  |  |  |
| K゙SHFL． | A6\％ | 48 | 1．185 | 1205 | 12 E |  |  |  |  |  |  |  |
| K゙ystat | 8964 | $1.26 \%$ | 1．75\％ |  |  |  |  |  |  |  |  |  |
| LIMBYTE | 84AI． | 675 | 629 | 637 | 640 | 643 |  |  |  |  |  |  |
| LEEAVE | 8ADI | 1.430 | 1.428 |  |  |  |  |  |  |  |  |  |
| LEENTRY | $8 \mathrm{C78}$ | 1716 | 693 | 836 | 1.083 |  |  |  |  |  |  |  |
| LK゙！ | 8944 | 1237 | 1234 |  |  |  |  |  |  |  |  |  |
| しだ2 | 894A | 1240 | 1238 |  |  |  |  |  |  |  |  |  |
| L．1゙3 | 8956 | 1.249 | 125 |  |  |  |  |  |  |  |  |  |
| LOCM8 | 8569 | 772 | 758 |  |  |  |  |  |  |  |  |  |
| LOCF8 | 8558 | 764 | 754 |  |  |  |  |  |  |  |  |  |
| 1．．00k | 8А家F－ | 1.376 | 1.380 |  |  |  |  |  |  |  |  |  |
| L．FGI | $846 \%$ | 654 | 648 |  |  |  |  |  |  |  |  |  |
| LFFZ | 8429 | $62 \%$ | 641 | 664 | 670 | 674 |  |  |  |  |  |  |
| LPCB | 8417 | 61.8 | 603 |  |  |  |  |  |  |  |  |  |
| L．．．F＇1． | $84 \%$ | 626 | 628 |  |  |  |  |  |  |  |  |  |
| L．FWNKEY | 8920 | 1.227 | 1.188 |  |  |  |  |  |  |  |  |  |
| L．．stcom | A6\％7 | 60 | 235 | 244 | 248 | 258 |  |  |  |  |  |  |
| L．1． 1 | 84 CC | 693 | 697 |  |  |  |  |  |  |  |  |  |
| 1．178 | 8406 | 690 | 684 |  |  |  |  |  |  |  |  |  |
| L．1． 1 B | 851.7 | 826 | 809 |  |  |  |  |  |  |  |  |  |
| L． $1.1 . \mathrm{C}$ | 85010 | 829 | 840 |  |  |  |  |  |  |  |  |  |
| L． 110 | 85E9 | 835 | 917 |  |  |  |  |  |  |  |  |  |
| LISB | 8688 | 911. | 879 | 915 |  |  |  |  |  |  |  |  |
| 1． 1.2 C | 8680 | 913 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |

GYMBOL.. UAL..UE LINE MEFTNET

| L. 278 | 84CF | 694 | 691. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L. 21 B | 85EF | 837 | 827 |  |  |  |  |  |
| L. 23 F | 87EE | 1076 | 1.073 |  |  |  |  |  |
| MAXFCC | A658 | Fi | 927 | 929 |  |  |  |  |
| MEMK | 84AE: | 680 | 678 |  |  |  |  |  |
| MEMI | 8510 | 728 | 704 |  |  |  |  |  |
| MEM2 | 862 F | 873 | 863 |  |  |  |  |  |
| MEM ${ }^{\text {M }}$ | 8801 | 1.084 | 1.077 |  |  |  |  |  |
| MEM3C | 8808 | 1087 | 877 | 1093 | 1.094 |  |  |  |
| MEM30 | 88.1 | 1.091 | 1.100 |  |  |  |  |  |
| MEM3E | 88.1 C | 1097 | 1.090 |  |  |  |  |  |
| MEM3EX | 881A | 1093 | 1.092 |  |  |  |  |  |
| MEMSF | 8826 | $110 \%$ | 1098 |  |  |  |  |  |
| MONENT | 887C | $15 \%$ | 97 | 1.517 |  |  |  |  |
| MONITR | 8000 | 97 | * 水水 |  |  |  |  |  |
| MORE: | 8454 | 643 | 656 |  |  |  |  |  |
| MOREW2 | 8602 | 94.1 | 949 |  |  |  |  |  |
| M1. | 814 | 339 | 337 | 1757 |  |  |  |  |
| M1.2 | 81.59 | 262 | 260 |  |  |  |  |  |
| M1.3 | 81.60 | 265 | 263 |  |  |  |  |  |
| M1.4 | 8167 | 268 | 266 |  |  |  |  |  |
| M15 | 8187 | 31.4 | 275 |  |  |  |  |  |
| M21. | 8239 | 387 | 384 |  |  |  |  |  |
| M2\% | 824A | 394 | 386 |  |  |  |  |  |
| M23 | 8251 | 397 | 400 |  |  |  |  |  |
| 124 | 8267 | 406 | 393 | 395 |  |  |  |  |
| M25 | 82610 | 409 | 407 |  |  |  |  |  |
| M26 | 8289 | 422 | 41.5 | 41.7 |  |  |  |  |
| 127 | 8280 | 425 | 41.9 |  |  |  |  |  |
| M28 | 828F | 426 | 421 |  |  |  |  |  |
| M29 | 8292 | 428 | 413 |  |  |  |  |  |
| M3 | 82 CB | 454 | 450 |  |  |  |  |  |
| M3:3 | 82 EB | 470 | 468 |  |  |  |  |  |
| M34 | 83 CB | 583 | 577 |  |  |  |  |  |
| M35 | 83 CA | 584 | 597 | 600 |  |  |  |  |
| 136 | $83 E 8$ | 598 | 595 |  |  |  |  |  |
| M42 | 8566 | 770 | 768 |  |  |  |  |  |
| M43 | 8574 | 778 | 776 |  |  |  |  |  |
| NACCES | 889C | 1535 | 605 | 785 | 813 |  |  |  |
| NBASOC | $8 \mathrm{A44}$ | 1366 | 485 | 487 | 591 |  |  |  |
| NBEELL | 890\% | 1308 | 1.303 |  |  |  |  |  |
| NEWWEV | 8864 | 1513 | 1725 |  |  |  |  |  |
| NEWL.N | 84E1. | 706 | 679 | 71.9 |  |  |  |  |
| NEWL...OC | 8517 | 731 | 682 | 744 | $748 \quad 763$ | 771 | 779 | 1.097 |
| NH 3 | 83 EF | 578 | 570 | 573 |  |  |  |  |
| NH4 1. | 850.1 | 720 | 71.1 |  |  |  |  |  |
| NH42 | 8537 | 743 | 736 |  |  |  |  |  |
| NTBALIF: | 8313 | 495 | 492 |  |  |  |  |  |
| NTBASC | 8307 | 490 | 13366 |  |  |  |  | - |
| NMTUEC | A67A | 80 | **** |  |  |  |  |  |
| NOBEEFF | 899 B | 1284 | 1. 196 |  |  |  |  |  |
| NOKEY | 895E: | 1253 | 1.236 |  |  |  |  |  |
| NOTCR | 83 C 3 | 581. | 578 |  |  |  |  |  |
| NFELO | 8408 | 6.11 | 795 | 823 |  |  |  |  |
| NUFEEC | 8443 | 636 | 631 |  |  |  | - |  |
| NXTLOC | 8531 | $74 \%$ | 740 | 750 | 752 |  |  |  |
| NXTEG | 83 m | 588 | **** |  |  |  |  |  |


| OBCMIN | 81.103 | 34.1 | 994 | 736 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 BCFL | 834A | $5 \%$ | 187 |  |  |  |  |  |  |  |  |  |
| OCMCK | 8325 | \%03 | 895 | 904 |  |  |  |  |  |  |  |  |
| OFCCOM | 8337 | 51.0 | 1.48 | 1.85 |  |  |  |  |  |  |  |  |
| O下, | A0) | 90 | **** |  |  |  |  |  |  |  |  |  |
| OR\%3A | ACOI | 88 | 89 | 198 | 20.1 | 208 | 208 | 85 | 1.528 | 1.530 | 1536 |  |
| ound | 89\%F: | 131.2 | 1307 |  |  |  |  |  |  |  |  |  |
| Oun\% | 89F:0 | 1.313 | 1316 |  |  |  |  |  |  |  |  |  |
| 0unss | 89F\% | 1323 | 1327 |  |  |  |  |  |  |  |  |  |
| OUT | 8AXIA | 1.431 | 1388 | $140 \%$ | 1415 |  |  |  |  |  |  |  |
| outbyt | 82FA | 479 | 284 | 34.1 | 477 | \%0\% | 520 | 888 | 966 |  |  |  |
| OUTC | 8 AB 4 | 1.413 | 1.423 |  |  |  |  |  |  |  |  |  |
| OUTCHE | 8A47 | 1. 367 | 150 | 20.1 | 279 | 281 | 50\% | 517 | 923 | \%2\% | 966 | 589 |
|  |  |  | 934 | 1. 1.54 | 1.51 .4 |  |  |  |  |  |  |  |
| ournsp | 8901 | 1300 | 1208 |  |  |  |  |  |  |  |  |  |
| OUTONE: | 8A以E | 1.436 | 1.434 |  |  |  |  |  |  |  |  |  |
| OUTFC | 82 EF | 473 | \%10) | 568 |  |  |  |  |  |  |  |  |
| OUTGM | 8320 | 50.1. | 71.8 | 74.1 |  |  |  |  |  |  |  |  |
| oursz | 8319 | 498 | **** |  |  |  |  |  |  |  |  |  |
| OUTVEC | A603 | 66 | $137 \%$ |  |  |  |  |  |  |  |  |  |
| OUTXAH | 82F4 | 475 | 500 | 908 | 952 | 1. 1.2 |  |  |  |  |  |  |
| ourd. | 81F1: | 361 | 358 |  |  |  |  |  |  |  |  |  |
| oute | 8201 | 36.3 | 35 |  |  |  |  |  |  |  |  |  |
| outa | 81F5 | 357 | 345 |  |  |  |  |  |  |  |  |  |
| FAM | $8 \mathrm{~B} \%$ | 1.484 | 1429 |  |  |  |  |  |  |  |  |  |
| F-AMA | A400 | 86 | 1215 | 1217 | 1224 | 1235 | 1294 |  |  |  |  |  |
| FMmbt | A6: 0 | 4.1 | 1.484 |  |  |  |  |  |  |  |  |  |
| PADI | 8 BW | 1.485 | 1487 |  |  |  |  |  |  |  |  |  |
| FAFFIL | 82 FE | 389 | 405 |  |  |  |  |  |  |  |  |  |
| FARM | 8220 | 377 | 239 |  |  |  |  |  |  |  |  |  |
| FAFANF | A649 | 30 | 259 | 379 | 389 | 390 | 408 |  |  |  |  |  |
| PESAA | A40\% | 87 | 1216 | 123 | 1271 | 1274 | 1292 | 1.376 | 1382 | 1410 | 1432 | 1. 437 |
|  |  |  | 1.461 | 1.481. | 1490 | 1.51.8 |  |  |  |  |  |  |
| FCHF | A65A | 56 | 1.34 | 162 | 474 | 576 | 593 | 596 | 608 |  |  |  |
| FCOR | A659 | 5 | 132 | 1.59 | 473 | 574 | 61.0 |  |  |  |  |  |
| FCFI | AOOC | 92 | 1503 |  |  |  |  |  |  |  |  |  |
| FHAKE | 8ABC | 1.418 | 1.419 |  |  |  |  |  |  |  |  |  |
| PMI | 822\% | 381 | 392 |  |  |  |  |  |  |  |  |  |
| FOR | 8840 | 1.502 | **** |  |  |  |  |  |  |  |  |  |
| FRMIO | 820A | 368 | $37 \%$ |  |  |  |  |  |  |  |  |  |
| FFULOC | 855\% | 761 | 756 |  |  |  |  |  |  |  |  |  |
| FSHOUE: | 8208 | 367 | 237 | 238 | 38.1 | 834 | 835 |  |  |  |  |  |
| FTFIN | 887\% | 1.139 | 1131 |  |  |  |  |  |  |  |  |  |
| FIH | A64F' | 40 | 373 | 999 | 111.1. |  |  |  |  |  |  |  |
| F11.. | A64E: | 39 | 372 | 876 | 980 | 997 | 1.062 | 1078 | 1087 | 11.08 |  |  |
| F 2 H | A640 | 38 | 371 | 433 | 804 | 865 | 1.033 | 1112 |  |  |  |  |
| F2L | A64\% | 37 | 370 | 435 | 799 | 869 | 875 | 91.3 | 1031 | 11.09 |  |  |
| FOSCR | 8290 | 433 | 880 | $92 \%$ | 977 | 996 | 1086 |  |  |  |  |  |
| F\% 3 | A6448 | 36 | 369 | 398 | 431 | 438 | 457 | 688 | 792 | 803 | 806 | 847 |
|  |  |  | $96 \%$ | 1.021 | 1.034 | 11.1 .9 | 1.1.39 |  |  |  |  |  |
| F31.. | A64A | 35 | 368 | 397 | 401. | 402 | 429 | 440 | 460 | 686 | 794 | 798 |
|  |  |  | 802 | 810 | 829 | 843 | 958 | 101.8 | 1032 | 11. 11.6 | 1.1.41. |  |
| F'3scm | 89 AT | 438 | 705 | 730 | 864 | 1.030 |  |  |  |  |  |  |
| FAM | A6\% | 8 | 1510 |  |  |  |  |  |  |  |  |  |
| FC | A63\% | 24 | 636 | 65 | 932 | 935 | 948 |  |  |  |  |  |
| Findo | A645 | 28 | 1308 | 1310 | 1399 |  |  |  |  |  |  |  |
| FEEGZ | 8395 | 562 | **** |  |  |  |  |  |  |  |  |  |

SYMBOL UAL．．UE LINE MEFTNEX

| FESALIL． | 81． 4 | 326 | 923 | 1279 | 1298 | 1.330 | 1371. | 1.430 | 1.534 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FEGET | 8B4A | 1500 | 1746 | 1764 |  |  |  |  | － |  |  |  |
| FESTTU | 8899 | 1．157 | 11.48 |  |  |  |  |  |  |  |  |  |
| RESXAF | 81.188 | 31.6 | 411 | 11.56 | 11． 163 | 1．183 | 13364 | 1405 | 3 |  |  |  |
| FEESXF | 818E | 321 | $46 \%$ | 544 | 635 |  |  |  |  |  |  |  |
| RGEACK | 8399 | 564 | 586 |  |  |  |  |  |  |  |  |  |
| FIN | 887E | 1．1．45 | 1759 |  |  |  |  |  |  |  |  |  |
| FSTVEC | A67C | 81 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| SAVE | 8A87 | 1394 | 1389 |  |  |  |  |  |  |  |  |  |
| SAUEF＇ | 8188 | 289 | 377 | 456 | 629 | 621 | 92.1 | 11.45 | 11.68 | 11266 | 1.284 | 1.288 |
|  |  |  | 1300 | 1348 | 1367 | 1373 | 1407 | 1527 | 1535 |  |  |  |
| SAUTNT | 8064 | 152 | 1．5 | 1.31. | 1.39 | 179 | 1.93 |  |  |  |  |  |
| SCAND | 8906 | 1210 | 1.768 |  |  |  |  |  |  |  |  |  |
| SCNVEC | A66F＇ | 70 | 1209 |  |  |  |  |  |  |  |  |  |
| SCFBUF | A600 | 7 | 1335 | 1336 | 1342 |  |  | ＊ |  |  |  |  |
| SCFA | A63A | 20 | 1132 | 1． 1.34 | 11.5 | 1159 |  |  |  |  |  |  |
| SCFB | A638 | 21 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| TAPET2 | A630 | 22 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| SCF\％ | A630． | 23 | 24 |  |  |  |  |  |  |  |  |  |
| SCRE | A63E | 25 | 1． 1.78 | 1．1．82 |  |  |  |  |  |  |  |  |
| SCRF | A63F\％ | 26 | 1228 | 1.247 |  |  |  |  |  |  |  |  |
| TAPDEL | A6．30 | 10 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| KMBDRY | A63． | 11. | ＊＊＊＊ |  |  |  |  |  |  |  | \％ |  |
| HSEDRY | A632 | 12 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| SCF゙3 | A633 | 13 | 350 | 354 | 380 | 388 | 404 | 406 |  |  | ； |  |
| SCF4 | A634 | 1.4 | \％71 | 575 |  |  |  |  |  |  |  |  |
| TAPET 1 | A635 | 15 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| SCF゙o | A636 | 1.6 | 466 | 467 | 504 | E0\％ | 663 | 951 |  |  |  |  |
| SCR7 | A637 | 1.7 | 469 | 508 | 659 | 907 | 950 |  |  |  |  |  |
| SCF8 | A638 | 18 | $53 \%$ | 533 | 540 |  |  |  |  |  |  |  |
| SCF\％ | A639 | 1.9 | 631 | 534 | 542 |  |  |  |  |  |  |  |
| SCl | 89011 | 1213 | 1.220 |  |  |  |  |  |  |  |  |  |
| SC\％ | 89.10 | 1219 | 1220 |  |  |  |  |  |  |  |  |  |
| graby | A651 | 42 | 1447 | 1.468 | 1.470 | 1.473 | 1542 |  |  |  |  |  |
| SEEK゙ | $8 \mathrm{BO2}$ | 1.461 | 1463 |  |  |  |  |  |  |  |  |  |
| SEESMI | 8028 | $165 \%$ | 13.18 |  |  |  |  |  |  |  |  |  |
| SENTRY | 8 E 87 | 171.7 | 1071 |  |  |  |  |  |  |  |  |  |
| SET | 880円 | 1466 | 1.467 |  |  |  |  |  |  |  |  |  |
| SFACE | 8342 | 515 | 236 | 282 | 51.4 | 567 | 709 | 724 | 884 | 906 | 11.06 |  |
| SFCF3 | 8345 | 517 | 513 |  |  |  |  |  |  |  |  |  |
| SFCO | 833F： | 51.4 | 59\％ |  |  |  |  |  |  |  |  |  |
| SFEXIT | 86A8 | 925 | 94.5 | 947 |  |  |  |  |  |  |  |  |
| SF2\％ | 8698 | 918 | 91.2 |  |  |  |  |  |  |  |  |  |
| SF2C | 86A3 | 923 | 954 |  |  |  |  |  |  |  | $\because$ |  |
| SF20 | 86AB | 926 | 924 |  |  |  |  |  |  |  |  |  |
| SF2E： | 8688 | 931 | 928 |  |  |  |  |  |  |  |  |  |
| SFPF | 868A | 932 | 930 |  |  |  |  |  |  |  |  |  |
| SFi | A658 | 57 | 175 | 606 |  |  |  |  |  |  |  |  |
| stmual．． | 8C69 | 1711． | 1.472 |  |  |  |  |  |  |  |  |  |
| STM2 | 861.9 | 862 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| STOCOM | 8120 | 235 | 251 |  |  |  |  |  |  |  |  |  |
| SUEFKK | 804A | 137 | 1761 |  | － |  |  |  |  |  |  |  |
| SUEYTE | 86F\％ 4 | 955 | 936 | 938 | 940 | 943 |  |  |  |  |  |  |
| SUTFi | 8029 | 1.23 | 1762 |  |  |  |  |  |  |  |  |  |
| SUNMT | 8098 | 177 | 1763 |  |  |  |  |  |  |  |  |  |
| SW．TTCH | 8869 | 1515 | ＊＊＊＊ |  |  |  |  |  |  |  |  |  |
| SWLFP | 886C | 1516 | 151.9 |  |  |  |  |  |  |  |  |  |

SYMBOL．．VAL．．UE：L．．．INE：MEFTNETI

| SWLF\％ | 8 BBC | 1948 | 1.58 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYM | 8¢以6 | 1562 | 1249 |  |  |  |  |  |
| SING | 87 mF | 1.068 | 1.080 |  |  |  |  |  |
| 9138 | 8700 | 1059 | 993 |  |  |  |  |  |
| S130 | 87103 | 1062 | 1.075 |  |  |  |  |  |
| 9238 | 871：6 | $10 \%$ | 1.060 |  |  |  |  |  |
| TABLI．．． | 8806 | 1663 | ＊＊＊＊ |  |  |  |  |  |
| TAFEFRK | 8481： | 667 | 630 | 638 | 644 | 658 | 662 | 665 |
| TECHO | A663 | $4{ }^{-1}$ | 115 | 1358 | 1.360 | 11.368 | 11386 |  |
| TEXX | 8A06 | 1331 | 1305 |  |  |  |  |  |
| TIN | 8A6A | －1381 | 1399 |  |  |  |  |  |
| TLIF＇1． | 8A83 | 1391 | 1392 |  |  |  |  |  |
| rour | 8คAO | 1.406 | 171.4 |  |  |  |  |  |
| TOUTFI．．． | A6：34 | 47 | 1.377 | 1.383 | 1.436 | 11.143 | 1.545 |  |
| TBACON | 8000 | 1.96 | 1.89 |  |  |  |  |  |
| TRCOFF＇ | 8000 | $1.9 \%$ | 1760 |  |  |  |  |  |
| TrCuEC | A674 | $7 \%$ | 1.95 |  |  |  |  |  |
| TFMTEA | 8С6F | 171.3 | 1548 |  |  |  |  |  |
| TSTAT | 8B3C | 1.489 | 171．5 |  |  |  |  |  |
| Try | 8BA\％ | 1540 | 1724 |  |  |  |  |  |
| TV | ค6\％ 6 | 49 | 181 | 528 |  |  |  |  |
| TUNZ． | 80AF： | 1． $8 \%$ | 182 |  |  |  |  |  |
| rxamov | 8AOB | 1.335 | 1.338 |  |  |  |  |  |
| UBだぐV | A676 | 77 | ＊＊＊＊ |  |  |  |  |  |
| UBFKVC | A676 | 76 | 77 |  |  |  |  |  |
| UTRQU | A678 | 79 | ＊＊＊＊ |  |  |  |  |  |
| UTFQUC | A678 | 78 | 79 |  |  |  |  |  |
| URCUEC | A 66 C | 69 | 698 | 1．1．64 |  |  |  |  |
| URSUEC | A669 | 68 | 271 |  |  |  |  |  |
| USFEENT | $803 \%$ | 1.28 | ＊＊＊＊ |  |  |  |  |  |
| UALINR | 8646 | 882 | 897 |  |  |  |  |  |
| Val．${ }^{\text {d }}$ | 8 BC 6 | $15 \%$ | 1293 | 1.160 |  |  |  |  |
| VALSF\％ | 8BC8 | 1561 | 129. |  |  |  |  |  |
| UECSW | 8В87 | 1546 | 1.520 |  |  |  |  |  |
| UERK\％ | 848： | 683 | 681 |  |  |  |  |  |
| UERI | 8596 | 796 | 689 | 78.3 |  |  |  |  |
| UER2 | 8630 | 878 | 807 | 874 |  |  |  |  |
| VOCK゙ | 8664 | 895 | ＊＊＊＊ |  |  |  |  |  |
| U．1． | $866 \%$ | 900 | 890 | 892 | 903 |  |  |  |
| V2 | 864E | 884 | 894 |  |  |  |  |  |
| WAFEM | 8003 | 98 | 1.01. | 1.51 | 190 | 1526 |  |  |
| WFFELE | 85177 | 84.1 | 838 |  |  |  |  |  |
| WFiAF＇ | 8238 | 446 | $4 \%$ |  |  |  |  |  |
| XFic | A6\％E： | 60 | 1.53 | 615 |  |  |  |  |
| YFi | A6FF | 61 | 1.54 | 6 l .4 |  |  |  |  |
| ZEFCK | 832F： | 506 | 62 F | 881 | 957 |  |  |  |



AUNIO CASSETTE TNTERFACE.......FAGE 0002


AUMIO CASSETTE INTEFFACE . . . . .FAGE 0003


| L.INE | * L.OC | COnE |  | LINE: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0167 | 80.38 |  |  | FFEERK |  |  | FFRAMING EFROR |  |
| 0168 | 81038 | A9 | FF | NHEFRF | LIAA | \#NONHEX | ;KIM ONLY NON HEX CHAF READ |  |
| 0169 | 8n3A | no | 02 |  | BNE: | NGEXIT | \% (ALWAYS) |  |
| 0171 | 8 H 3 C | A9 | C.C | CKEFR | L.LIA | \#CHECK | ¢CHECKSUM EFFFOF |  |
| 0173 | 8L13E | 38 |  | NGEXIT | SEC |  | YERFOR INATCATOR TO MONITOF IS | CARFiY |
| 0174 | 813F | E3O | 01 |  | BCS | EXIT | ; (ALWAYS) |  |
| 0176 | 8[141 | 18 |  | OKEXIT | CLC. |  | 乡NO EEFROF |  |
| 0178 | 81142 | 24 | FII | EXIT | BIT | MOLE |  |  |
| 0179 | 81144 | 50 | 08 |  | BUC: | Ex10 | FREALING WFONG REC? |  |
| 0180 | 81146 | A) | 80 |  | LIIY | *\$80 |  |  |
| 0181 | 81148 | 4C | 788 C |  | JMF' | LIGAIIT | gRESTART SEARCH |  |
| 0183 | 81148 | 68 |  | USFREEQ | FLA |  | ЯUSER REQUESTS EXIT |  |
| 0184 | 8114C | 68 |  |  | FLA |  |  |  |
| 0185 | 81141 | 38 |  |  | SEC |  |  |  |
| 0186 | 8114E | A2 | CC | Ex10 | LIIIX | * + CC |  |  |
| 01.87 | 8150 | 10 | 69 |  | ENE: | STTC | ¢STOF TAFE, RETUFN |  |
| 0188 | 8152 | AII | O2 AO | SYNC | LINA | HuFin | ¢CHANGE dAATA DIRECCTION |  |
| 0189 | 8055 | 29 | BF |  | ANI | * $\$ \mathrm{EFF}$ |  |  |
| 0190 | 8157 | 81 | O2 AO |  | STA | LILRIN |  |  |
| 01.91 | 8以5A | A9 | 00 |  | l.IDA | * 0 |  |  |
| 01.92 | 815C | 80 | OB AO |  | GTA | UTAACF |  |  |
| 0193 | 815F | AII | 31 Ab |  | LIMA | KMESLRY | ¢ SET UF BOUNDAFY |  |
| 01.94 | 8 L 62 | 24 | FII |  | EIT | MOLEE |  |  |
| 0.195 | 81164 | 10 | 03 |  | $\mathrm{BF}^{\circ} \mathrm{L}$. | $5 Y 100$ |  |  |
| 0196 | 81166 | AII | 32 A6 |  | LIIA | HSEDFIY |  |  |
| 0197 | 8069 | 85 | F8 | $9 \times 100$ | STA | ELIRY |  |  |
| 0198 | 81168 | A9 | 611 |  | $1 . \mathrm{IIA}$ | *\$601 |  |  |
| 0199 | 80611 | 8 I | 00 A4 |  | STA | LIG | ¢ INITCATE NO SYNC ON LEEIS |  |
| 0200 | 81170 | A5 | FII |  | L.LIA | MOLE | ¢TUFN ON OUT OF SYNC MOLE |  |
| 0201 | 81172 | 09 | 40 |  | OFA | \# $\$ 40$ | 9 EIT6 |  |
| 0202 | 81174 | 85 | Fa |  | STA | MONE |  |  |
| 0203 | 81176 | A9 | 7F | SYNCS | LIIA | \# $\$ 7$ F | \% TEST FOR CR MOWN ON HKE |  |
| 0204 | 8178 | 81 | 01 A4 |  | STA | HnFIDIG |  |  |
| 0205 | 80178 | 2 C | 00 A4 |  | EIT | IIIG |  |  |
| 0206 | 8ח7E | 10 | CB |  | BFL | USFFFEQ | ¢CF KEY MOWN -- EXIT (ERFOR) |  |
| 0207 | 81180 | 20 | 9F 811 |  | JSF | SYNEIT |  |  |
| 0208 | 81183 | 66 | FC |  | ROF | CHAR |  |  |
| 0209 | 8185 | A5 | FC |  | LIIA | CHAFI |  |  |
| 0210 | 81087 | C9 | 16 |  | CMF | *SYN |  |  |
| 0211 | 81889 | 110 | EB |  | BNE | SYNCS |  |  |
| 0212 | 81188 | A2 | OA | SYNC10 | L.IIX | *10 | FNOW MAKE SURE CAN GET 10 SYNS |  |
| 0213 | 8080 | 20 | E1 8II |  | JSF | Rachtx |  |  |
| 0214 | 81190 | 69 | 1.6 |  | CMF | \#SYN |  |  |
| 0215 | 8192 | 0 O | E2 |  | BNE: | GYNCE |  |  |
| 0216 | 8194 | CA |  |  | LEX |  |  |  |
| 0217 | 8095 | 110 | F6 |  | BNE | SYNC10t2 |  |  |
| 0218 | 81.97 | 8 E | OO A4 |  | STX | aIg | 9 TUFN OFF ITSPLAY |  |
| 0219 | 8119A | CA |  |  | DEX |  | ; $\mathrm{X}=\mathrm{F}$ FFF |  |
| 0220 | 8L19E | 8E: | 01 A4 |  | STX | HuFintg |  |  |
| 0221 | 809E | 60 |  |  | RTS |  |  |  |

AUDIO CASSETTE: INTEFFACE . . ...FAGE OOOS


AUMIO CASSETTE INTEFFACE . . . . .FAGE OOOG

LINE $\because$ LOC COLIE LINE

| 0332 | $8 E 4 F$ | $2 A$ |  |
| :--- | :--- | :--- | :--- |
| 0333 | $8 E 50$ | $2 A$ |  |
| 0334 | $8 E 51$ | $A O$ | 04 |
| 0335 | $8 E 53$ | $2 A$ |  |
| 0336 | $8 E 54$ | 26 | $F C$ |
| 0337 | $8 E 56$ | 88 |  |
| 0338 | $8 E 57$ | 10 | $F A$ |
| 0339 | $8 E 59$ | $A 5$ | $F C$ |
| 0340 | $8 E 5 E$ | 18 |  |
| 0341 | $8 E 5 C$ | 60 |  |
| 0342 | $8 E 5 O$ | 38 |  |
| 0343 | $8 E 5 E$ | 60 |  |


| 0345 | $8 E 5 F$ |
| :--- | :--- |
| 0346 | $8 E 5 F$ |
| 0347 | $8 E 5 F$ |

0349 8E5F 8
$03 ツ 0$ 8E60 4
0351 8E:61 A9 FF
$\begin{array}{lllll}0352 & 8 E 63 & 48 & & \\ 0.353 & 8 E 64 & 20 & \text { OC } & 8 E\end{array}$
0354 8E67 66 FC
$0355 \quad 8 E 69 \quad 68$
0356 8EGA OA
0357 8E6B NO F6
0358 8E6T 68
0359 8EGE AA
0360 8EGF AS FC
0361 8E71 2A
0362 8E72 AA
0363 8E73 60
$0365 \quad 8 E 74$
$0367 \quad 8 E 74 \quad 20 \quad 268 E$
0369 8E77
$0.370 \quad 8 E 77$

| 0372 | $8 E 77$ | $A 8$ |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0373 | $8 E 78$ | 18 |  |  |
| 0374 | $8 E 79$ | 61 | 36 | $A 6$ |
| 0375 | $8 E 7 C$ | 81 | 36 | $A 6$ |
| 0376 | $8 E 7 F$ | 90 | 03 |  |
| 0377 | $8 E 81$ | $E E$ | 37 | $A 6$ |
| 0378 | $8 E 84$ | 98 |  |  |
| 0379 | $8 E 85$ | 60 |  |  |

CHK゙T TAY
CLC
ADC SCRG
STA SCRG
BCC CHKTTIO
INC SCFT - BUMF HI EYTE
CHKT1O TYA
RTS

| 0381 | $8 E 86$ | $F F$ |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0382 | $8 E 87$ |  |  |  |
| 0383 | $8 E 87$ | 20 | $A 9$ | 8 D |
| 0384 | $8 E 8 A$ | $A 9$ | 07 |  |
| 0385 | $8 E 8 C$ | 80 | 02 | $A 4$ |

LINE * LOC

| 0386 | $8 E 8 F$ | $A 2$ | 01 |  |
| :--- | :--- | :--- | :--- | :--- |
| 0387 | $8 E 91$ | $A 4$ | $F O$ |  |
| 0388 | $8 E 93$ | 10 | 03 |  |
| 0389 | $8 E 95$ | $A E$ | 30 | $A 6$ |
| 0390 | $8 E 98$ | $8 A$ |  |  |
| 0391 | $8 E 99$ | 48 |  |  |
| 0392 | $8 E 9 A$ | $A 9$ | 16 |  |
| 0393 | $8 E 9 C$ | 20 | $0 A$ | $8 F$ |
| 0394 | $8 E 9 F$ | 88 |  |  |
| 0395 | $8 E A O$ | 10 | $F 8$ |  |
| 0396 | $8 E A 2$ | 68 |  |  |
| 0397 | $8 E A 3$ | $A A$ |  |  |
| 0398 | $8 E A 4$ | $C A$ |  |  |
| 0399 | $8 E A 5$ | 10 | $F 1$ |  |
| 0400 | $8 E A 7$ | $A 9$ | $2 A$ |  |
| 0401 | $8 E A 9$ | 20 | $0 A$ | $8 F$ |
|  |  |  |  |  |
| 0403 | $8 E A C$ | $A I$ | $4 E$ | $A 6$ |
| 0404 | $8 E A F$ | 20 | $3 F$ | $8 F$ |
|  |  |  |  |  |
| 0406 | $8 E B 2$ | $A L$ | $4 C$ | $A 6$ |
| 0407 | $8 E B 5$ | 20 | $3 C$ | $8 F$ |
| 0408 | $8 E B 8$ | $A 1$ | 41 | $A 6$ |
| 0409 | $8 E E B$ | 20 | $3 C$ | $8 F$ |

0411 BEBE
0412 8EBE 24 FI
0413 8ECO 10 OC

| 0415 | 8EC2 | All | 4A | Ab |
| :---: | :---: | :---: | :---: | :---: |
| 0416 | 8EC5 | 20 | 3 C | 8F- |
| 0417 | 8EC8 | AlI | 4E | A6 |
| 0418 | 8ECB | 20 | 3C | 8F |
| 0420 | 8ECE | A5 | FE |  |
| 0421 | 8EHO | CO | 4A | A6 |
| 0422 | 8ED3 | 100 | 25 |  |
| 0423 | 8ED5 | A5 | FF |  |
| 0424 | 8ED7 | Ca | 4B | A6 |
| 0425 | 8EDA | Ho | 1E |  |
| 0427 | 8EDC | A9 | 2 F |  |
| 0428 | 8EDE | 20 | OA | 8F |
| 0429 | 8EE 1 | AII | 36 | A 6 |
| 0430 | 8EE4 | 20 | 3F | 8F |
| 0431 | 8EE7 | AD | 37 | A6 |
| 0432 | 8EEA | 20 | 3F | 8F |

0434 BEED A9 04
0435 8EEF 20 3F 8F
0436 8EF2 A9 O4
0437 8EF4 20 3F 8F
$\begin{array}{lllll}0439 & 8 E F 7 & & & \\ 0440 & 8 E F 7 & 4 C & 41 & 81\end{array}$

LINE:

```
LIMX #1
    LNIY MOLIE
    EFLL DUMFT1
    LMX TAFDEL
GUMFT1 TXA
    FHA
MMPTIA LIIA #SYN
    JSF OUTTCTX
    DEY
    BNE LIMFTIA FINNEF LOOF (HS OF NIM)
    FLA
    TAX
    HEX
    BNE DUMFTI
    LINA *'*
    JSF OUTCTX
    LIIA IT
    JSF OUTBTX
    LIIA SAL
    JSF OUTECX
    LIIA SAH
    JSF: OUTECX
    EIT MOLLE &KIM OR HS?
    BFL RUMFTS
    LIIA EAL
    JSF OUTBCX
    L.IIA EAH
    JSF OUTBCX
DUMFTS LIIA EUFANL
CMF EAL
    BNE LUNMFTA
    LIIA BUFAFIH
    CMP EAH
    BNE DUMMFT4
    LDA *'/ FLAST. WRITE "/"
    JSF OUTCTX
    LINA SCFG
    JSF OUTETX
    LINA SCRT
    JSF OUTBTX
    LIDA #EOT FWFITE TWO EOT'S
    JSR OUTETX
    LIIA #EOT
    JSF OUTETX
MITZE = * (SET "OK" MAFK)
    JMF OKEXIT
```



AUDIO CASSETTE INTERFACE......FAGE 0010

| LINE | LOC | CODE |  | LINE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0497 | 8F4F | 18 |  |  | CLC |  |  |
| 0498 | 8F50 | 30 | 02 |  | EMI | HEX1 |  |
| 0499 | 8F52 | 69 | 07 |  | ADC | *\$07 |  |
| 0500 | 8F54 | 69 | 30 | HEX 1 | AICC | * ${ }^{\text {\% }} \mathbf{3}$ |  |
| 0502 | 8F56 |  |  | ; ourch | T - | outrut -asci | I CHAF (KIM) |
| 0503 | 8F56 |  |  | ; Clock | NOT | USED |  |
| 0504 | 8F56 |  |  | ; X,Y | RESER | FVEEI |  |
| 0505 | 8F56 |  |  | ; MUST | RESI | de ON ONE FP | Aage - timing critical |
| 0507 | 8F56 | 8E | 38 A6 | ourchi | STX | SCR8 | ; PRESERUE $X$ |
| 0508 | 8559 | 8 C | 39 A6 |  | STY | SCF'9 | ;日ITT0 Y |
| 0509 | 8F5C | 85 | FC |  | STA | Char |  |
| 0510 | 8F5E | A9 | FF |  | LDA | \# $\$ \mathrm{FF}$ | ;USE FF W/SHIFTS TO COUNT EITS |
| 0511 | 8F60 | 48 |  | KIMEIT | FHA |  | ;save eit ctr |
| 0512 | 8F61 | Al | 02 A4 |  | LIAA | TFOUT | \%GET CURRENT OUTFUT LEVEL |
| 0513 | 8F64 | 46 | FC |  | LSE | CHAR | ;GET DATA EIT IN CARRY |
| 0514 | 8F66 | A2 | 12 |  | LIDX | * 18 | ;ASSUME 'ONE' |
| 0515 | 8F68 | BO | 02 |  | ECS | HF |  |
| 0516 | 8F6A | A2 | 24 |  | LIIX | \#36 | ¢BIT IS ZERO |
| 0517 | 8F6C | A) | 19 | HF | Luy | * 25 |  |
| 0518 | 8F6E | 49 | 08 |  | EOR | \# TFBrT | ¢invert outfut |
| 0519 | 8 F 70 | 81 | 02 A4 |  | STA | tfout |  |
| 0520 | $8 F 73$ | 88 |  | HFFI | DEY |  | \#FAUSE FOR 138 USEC |
| 0521 | 8 F 74 | no | FI |  | ENE | HFFi |  |
| 0522 | 8 F 76 | CA |  |  | DEX |  | ; Count half cycs of hf |
| 0523 | 8577 | no | F3 |  | ENE | HF |  |
| 0524 | 8F79 | A2 | 18 | LF | LinX | \$24 | ; assume bit is one |
| 0525 | 8F7B | Bo | 02 |  | BCS | LF20 |  |
| 0526 | 8F70 | A2 | OC |  | LIX | 112 | ; bit is zero |
| 0527 | 8F7F | AO | 27 | LF20 | Luy | \# 39 |  |
| 0528 | 8F81 | 49 | 08 |  | EOR | \#TFBIT | - INVERT OUTFUT |
| 0529 | 8 F 83 | 81 | 02 A4 |  | STA | TFOUT |  |
| 0530 | 8F86 | 88 |  | LFFP. | dey |  | FFAUSE FOR 208 USEC |
| 0531 | $8 \mathrm{F87}$ | 00 | FI |  | ENE | LFF'1 |  |
| 0532 | 8589 | CA |  |  | LEX |  | ; Count half cycs |
| 0533 | 8F8A | no | F3 |  | ENE | LF20 |  |
| 0534 | 8F8C | 68 |  |  | FLA |  | pfestore bit ctr |
| 0535 | 8F8D | OA |  |  | ASL. | A | ; DECREMENT IT |
| 0536 | 8F8E | no | 100 |  | ENE | KIMBIT | \%FF SHIFTEL $8 \mathrm{X}=00$ |
| 0537 | $8 \mathrm{8F90}$ | AE | 38 A6 |  | LnX | SCR8 |  |
| 0538 | 8F93 | AC | 39 A6 |  | Lir | SCR9 |  |
| 0539 | 8F96 | 98 |  |  | TYA |  | jrestore mata byte |
| 0540 | $8 \mathrm{F97}$ | 60 |  |  | FTS |  |  |
| 0542 0542 | $\begin{aligned} & 8 F 98 \\ & 8 F 99 \end{aligned}$ | $\begin{aligned} & F F \\ & F F \end{aligned}$ |  |  | . BYT | \$FF, \$FF | ;NOT USED |


| 0544 | $8 F 9 A$ | REGISTER NAME FATCH |
| :--- | :--- | :---: |
| 0545 | $8 F 9 A$ | $*=\$ 8 F 9 A$ |
| 0546 | $8 F 9 A$ | 53 |$\quad . \operatorname{BYT} \quad S^{\prime}$.

AUMIO CASSETTE INTEFFACE . . . . . FAGE OOII


EFRORS $=000080000 \%$

## SYMBOL UALUE

| A416 | 8 FP 2 | ACCESS | 8886 | B416 | $8 \mathrm{~F}^{2 \mathrm{C}}$ | E4168 | 8 F 2 F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GDRY | OOF8 | BUFALH | OOFF | BUFALIL. | OOFE | CHAF | OOFC |
| CHECK | OOCC | CHKT | 8 E 77 | CHKT10 | 8E84 | CKEFFR | 803 C |
| CONFIC | 89A5 | DIRFLIG | A401 | LILRIN | A002 | LuFiout | A403 |
| OtG | A400 | HMFPTIA | 8E9A | IIT3E | 8EF7 | ILIMFT | 8 EF 87 |
| DUMPT1 | $8 E 98$ | HUMFT2 | 8ECE | IULMFT4 | 8EFA | EAH | A64E |
| EAL | A64A | EOT | 0004 | EX10 | 8N4E | EXIT | $8 \mathrm{H142}$ |
| FRAME | OOFF | FRERR | 81138 | GETEIT | 8FF 18 | GETTR | 8LCA |
| HEX1 | 8 F 54 | HEXOUT | 8F4B | HF | 8F6C | HFF'1 | 8 FF 73 |
| HSELRY | A632 | HWRONG | 8 CCO | II | A6 4E: | KEITS | 8E63 |
| KG100 | 8 LC 3 | KGETTR | 8 HBF | KIMBIT | 8F60 | KMEAFY | A631 |
| LCEFR | 81.30 | LIIT7A | 81134 | L.F | 8 F 79 | LF20 | 8F7F |
| LFFP1 | 8 F 86 | LOALI 1 | 8 CBB | LOALIT | $8 \mathrm{8C} 78$ | LOADT: | 8C7E |
| l.. OADT4 | 8C7E | LDAITS | 8CC4 | Loalit 6 | 8CAL | LOALIT 7 | 8 LO 9 |
| l. OAIIT8 | 8H1E | LSTCHE | 002F | L.T7H | 8CDE | L.T7HA | 8 CEF |
| $1 . \mathrm{T} 7 \mathrm{HB}$ | 8103 | LT7HC | 8CFA | LT8A | 8M1E | MONE | OOFL |
| NGEXIT | 8L3E | NHEEFF | 8038 | NOFLIF | 8F39 | NONHEX | OOFF' |
| NOTE | 8DCC | OKEXIT | 81.41 | OLI | OOF9 | outbex | 8F3C |
| OUTBT | $8 F 43$ | OUTETC | 8 F 43 | OUTETH | 8FOE | outbex | 8F 3 F |
| OUTCHT | 8F56 | OUTCTX | 8FOA | F2SCR | 8290 | FACKT | 8 EBC |
| FACKT1 | 8E4[1 | FACKT? | 8E53 | F.ACKT3 | 8E501 | FLASSY | 80F8 |
| RDB100 | 8E: 18 | RDEHIO | 8DEF | FLEH9O | 8E03 | FOBITK | 8EOC |
| RLBEY | 8E2A | FWEYTH | 8DE5 | FWBYTX | 8 ES 26 | Finchk | 8 EE 74 |
| RDCHT | 8ESF | FDCHTX | 8DE 1 | EukTN | 8E5C | SAH | A 64 ll |
| SAL | A64C | SCR6 | A6 36 | SCR7 | A637 | SCFE | A638 |
| SCF9 | A639 | START | 8LA9 | STTC | 8DEB | SY100 | 80.169 |
| SYE10 | 8 LA 3 | SYN | 0016 | SYNBIT | 8L19F: | SYNC | 8152 |
| SYNC10 | 8D8E | SYNCS | 81.76 | TAFDEL | A630 | TAFET 1 | A635 |
| TAFET 2 | A63C | TAFIN | AOOO | TAFOUT | A402 | TIM8 | A415 |
| TIMER | A406 | TFEIT | 0008 | TFOUT | A402 | USRFER | 8 OLH |
| UIAACR | AOOB | UIAFCR | AOOC | ZERCK | 832E: |  |  |
| END OF | SEMBL |  |  |  |  |  |  |



Synertek Systems Corporation


[^0]:    *Do not enter by JSR.

[^1]:    WRITE - 8 BITS LOADED INTO T2 HIGH-ORDER COUNTER. ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER
    COUNTER. IN ADDITION, T2 INTERRUPT FLAG IS RESET.
    READ - 8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

