GBOO/GBO9 ASSEMBLER

V1.4

USER'S MANUAL



SOFTWARE DYNAMICS © COPYRIGHT 1977

ASM 1.4

REFERENCE MANUAL

.

•

7th Printing

COPYRIGHT (C) 1977 SOFTWARE DYNAMICS

NOTICE

This manual describes Software Dynamics' ASM version 1.4 family of 680x assemblers. Software Dynamics has carefully checked the information given in this manual, and it is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies.

Software Dynamics reserves the right to change specifications without notice.

** This manual describes software which is a proprietary product ** ** of Software Dynamics (SD). SD software is licensed for use on a ** ** single copy per computer basis, and is covered by U.S copyright ** ** laws. Unless a written exception is obtained from SD, the soft- ** ** ware must be used only on the single computer whose unique, SD- ** ** assigned serial number matches that for which the software was ** ** purchased. Copying the software for any purpose other than ** ** archival storage, or use of the software on other than the as- ** ** signed serial numbered CPU is strictly prohibited. SD assumes ** ** no liability regarding the use of the software. ** ** Certain software programs and datafiles are delivered for use ** ** in an encrypted format. The content of such programs and data ** ** are considered to be a trade secret of SD. Attempts to break ** ** the encryption method, publishing, copying or storage of such ** ** a program or file in clean text form will be treated as theft of ** * * ** a trade secret, and prosecuted as such. ** POSSESSION OR USE OF THIS MANUAL OR THE SOFTWARE IT DESCRIBES ** ** ** CONSTITUTES AGREEMENT BY THE USER TO THESE TERMS.

This manual and the software it describes are the copyrighted property of Software Dynamics.

TABLE OF CONTENTS

INTRODUCTION	•	•		•	•	•			•	•	•		1
ASM A SMART ASSEMBLER	ON	A	LI	TTL	ΕJ	MAC	CHI	NE	•				1
NOTATION DEFINITION	•	•		•	•	•							$\overline{2}$
NOTATION DEFINITION GENERAL DISCUSSION	•	•											3
SOURCE FILE FORMAT	•	•		•	•	•		•					4
LINE FORMAT	•				•	•							5
LABEL FIELD (OR LF)	•			•		•		•					6
COMMAND FIELD (OR CF) .													6
ARGUMENT FIELD (OR AF)	•	•									•		6
ARGUMENT FIELD (OR AF) . COMMENT FIELD SOURCE LINE NUMBERS				•				•		•	•		6
SOURCE LINE NUMBERS	•	•	• •	•	•	•	••	•	•	•	•	•	7
SOURCE HIRE NOMBERS	•	•	• •	•	•	•	• •	•	•	•	٠	•	/
FYDDESSIONS													~
EXPRESSIONS	•	•	• •	•	•	•	••	•	•	•	•	•	9
	•	•	• •	•	•	•	•	٠	٠	•	٠	•	9
MANIFEST VALUES	٠	•	• •	•	•	• •	•	•	•	٠	٠	•	10
DECIMAL NUMBERS .	•	•	• •	•	•	• •	•	•	•	٠	٠	٠	10
BINARY NUMBERS	•	•	• •	•	•	•	•	٠	٠	•	•	•	11
OCTAL NUMBERS	•	•	• •	•	•	•	•	•	٠	٠	٠	٠	11
HEXADECIMAL NUMBER	S	•	• •	•	•	•	• •	•	•	٠	٠	٠	12
CHARACTER VALUES .	•	•	• •	•	•	•	• •	•	•	•	•	٠	13
IMPLICIT VALUES	•	•	• •	•	•	•	• •	•	٠	•	•	•	14
THE "*" VALUE	•	•	• •	•	•	•	• •	•	•	•	•	٠	14
THE "*'" VALUE	•	•	• •	•	•	•		•	•	•	•	٠	14
SYMBOLS	•	•	• •	•	•	•	• •	•	•	•	•	٠	15
RESERVED SYMBOL	S	•		•	•	•		•	•	•	•	•	16
PRE-DEFINED SYM	BOL	S		•	•	•			•	•	•	•	16
FORWARD REFEREN	CES	;		•	•	•		•	•	•	•	•	16
FORWARD REFEREN COMPUTATION						•							17
MONADIC OPERATORS										•			17
DYADIC OPERATORS .		-		-									18
COMPLEX EXPRESSION	s.	•	•••	•		•				•		•	23
COMPLEX EXPRESSION OPERATOR HEIRARCHY	5	•	•••	•	•	•	•••	•	•	•	•	•	23
PARENTHESES	•	•	•••	•	•	•	•••	•	•	•	•	•	23
FARENTHESES • • •	•	•	• •	•	•	•	• •	•	•	•	•	•	27
LINE PROCESSING													25
	•	•	•••	•	•	•	•••	•	•	•	•	•	23
6800/6801 MACHINE INSTRUCTION	ON	т.т	NES										26
INHERENT MODE OPCODES .				•	•	•		•		•	•	-	28
REGISTER-REGISTER MODE .	•	•	• •	•	•	•	•••	•	•	•	•		28
DIRECT MODE	•	•	• •	•	•	•	• •	•	•	•	•		29
	•	•	• •	•	•	•	••	•	•	•	•	•	3Ø
		•	• •	•	•	•	• •	•	•	•	•	•	
EXTENDED INDIRECT MODE .	•	•	• •	•	•	•	• •	•	•	•	•	•	3Ø
INDEXED MODE	•	•	• •	•	•	•	• •	•	•	٠	٠	٠	31
ZERO OFFSET INDEXED MODE		•	• •	•	•	•	• •	•	•	•	•	٠	31
8-BIT CONSTANT OFFSET IN						•	• •	•	•	•	٠	٠	32
AUTO INCREMENT/DECREMENT	IN	IDE	XED	MO	DE		• •	٠	•	•	•	•	33
RELATIVE MODE	•	•	• •	•	•	•	• •	,	•	•	•	•	34
IMMEDIATE MODE	٠	•	•••	•	•	•	••	•	•	٠	•	•	34
OPCODE MNEMONICS RECOGNI	ZED)	• •	•	•	•		•	•	•	•	•	35

6809 MACHINE INSTRUCTION LINES	•	•	٠	•	•	•	41
INHERENT MODE	•	•	•	•	•	•	43
REGISTER-REGISTER MODE	•	•		•	•	•	43
DIRECT MODE	•	•	•	•	•	•	44
EXTENDED MODE	•	•	•	•		•	45
EXTENDED INDIRECT MODE		_					45
INDEXED MODE		•	•	Ţ	•	•	46
ZERO OFFSET INDEXED MODE	•	•	•	•	•	•	16
5-, 8-, AND 16-BIT CONSTANT	•	•	•	•	•	•	40
OFFSET INDEXED MODE							47
PROGRAM COUNTER RELATIVE (INDEXED) MODE	٠	•	•	•	•	•	47
ACCUMULATOR OFFSET INDEXED MODE							
ACCOMULATOR OFFSET INDEXED MODE	•	•	•	•	•	•	49
AUTO INCREMENT/DECREMENT INDEXED MODE .	•	•	•	•	•	•	49 5 a
RELATIVE MODE	•	•	٠	٠	•	•	50
IMMEDIATE MODE	•	٠	•	•	•	•	50
STACK MODE	٠	٠	•	•	•	٠	51
OPCODE MNEMONICS RECOGNIZED	٠	٠	•	•	•	•	52
DIRECTIVES							
DIRECTIVES	٠	•	٠	•	•	•	58
SYMBOL DEFINITION DIRECTIVES	٠	•	٠	•	•	•	59
$EQUATE (EQU) \dots \dots$	•	•	٠	•	•	•	59
EQUATE (EQU)	٠	•	٠	•	•	•	59
SET	•	•	•	•	•	•	61
DATA GENERATION DIRECTIVES	•	•	•	•	•	•	63
FORM CONSTANT BYTE	•	•	•	•	•	•	63
RESERVE MEMORY BYTES	•	•		•	•	•	64
FORM DOUBLE BYTE CONSTANT	•	•	•	•	•	•	65
FORM CONSTANT CHARACTERS		•	•	•	•	•	66
FORM FLOATING POINT NUMBERS							
IMPLICIT DATA STATEMENTSET LOCATION COUNTER							71
SET DATA PAGE REGISTER			·				71
	•	•	•	•	•	•	
CONDITIONAL ASSEMBLY DIRECTIVES							72
SIMPLE CONDITIONAL ASSEMBLY							
ALTERNATIVE ASSEMBLY							
	•	•	•	•	•	•	72
NESTED CONDITIONAL ASSEMBLY	•	•	٠	٠	•	•	77
MULTICATED CONDITIONAL ASSEMBLY .	٠	•	•	•	•	•	/4
MULTI-CASE CONDITIONAL ASSEMBLY CONDTIONAL ASSEMBLY ON UNDEFINED SYMBOLS	•	•	٠	٠	•	•	/5
CONDTIONAL ASSEMBLY ON UNDEFINED SYMBOLS	٠	٠	•	٠	•	•	/6
CONDITIONAL ASSEMBLY ON DEFINED SYMBOLS	•	•	•	•	•	•	76

.

FULL DESCRIPTION OF CONDITIONAL ASSEMBLY COMMANDS 7	7
THE "IF" DIRECTIVE	9
CLOSE CONDITIONAL ASSEMBLY BLOCK	9
CONDITIONAL ASSEMBLY WITH CHECK 7	9
IF SYMBOL NOT DEFINED	ø
IF SYMBOL DEFINED	Ø
THE ELSE DIRECTIVE	1
CONDITIONAL ELSE	1
CONDITIONAL ELSE	2
SINGLE LINE ITERATIVE ASSEMBLY	3
ASSEMBLY CONTROL DIRECTIVES	
TERMINATE SOURCE FILE	4
SELECT ASSEMBLY OPTIONS	5
THE OPT STATEMENT	8
THE INCLUDE STATEMENT	8
LISTING CONTROL AND FORMATTING	Ø
PAGE HEADING FORMAT	1
LINE LISTING FORMAT 9	2
PRINT CONTROL CARDS	3
TURN LISTING ON/OFF	3
SET TITLE AND EJECT PAGE	4
SET SUBTITLE AND EJECT PAGE 9	
SET NAME	5
SPACE LISTING N LINES	6
SET LISTING TABS	6
PRINT SKIPPED RECORDS)7
PRINT GENERATED DATA	97
PRINT CONDITIONAL ASSEMBLY COMMANDS	98
	-
OPERATING ASM	
STARTING ASM	
OPERATOR INPUT LINES	.ØØ
ERROR MESSAGES	.Ø3
SYMBOL TABLE DUMP FORMAT	.Ø5
ERROR LINE SUMMARY FORMAT	
MEMORY USAGE	.Ø6
APPENDICES	
APPENDIX A ASM DIRECTIVES	~-
WHICH DISALLOW FORWARD REFERENCES	.Ø7
	~~
APPENDIX B ASCII CHARACTER SET	.08
	<i>~</i> ~
APPENDIX C I/O ERROR MESSAGES	.09
APPENDIX D 680C COMPATIBILITY	
INSTRUCTION SET	.1Ø

.

SOFTWARE DYNAMICS ASM -- 6800/6809 MICROPROCESSOR ASSEMBLY LANGUAGE

INTRODUCTION

ASM -- A SMART ASSEMBLER ON A LITTLE MACHINE

ASM is a sophisticated family of assemblers for 6800, 6801 and 6809 microprocessors, and is intended for operation under the SDOS operating system.

There are four such assemblers:

ASM6800.680, assembling 6800/6801 code and executing on a
 6800 system
ASM6800.689, assembling 6800/6801 code and executing on a
 6809 system
ASM6809.680, assembling 6809 code and executing on a 6800
 system
ASM6809.689, assembling 6809 code and executing on a 6809
 system

These assemblers are powerful, highly flexible development tools. They are fast. Most important, they are designed by professionals with the professional user in mind.

Significant features include:

--Multi-level conditional assembly. ASM's facilities are unrivalled in the industry.

--Multi-level INCLUDE files.

--Extensive listing format control.

- --Big-assembler computational power due to extensive operator set.
- --Big-assembler performance due to hash-coded symbol table lookup.
- --Symbol table dumps sorted by name and by value; unused symbols are flagged.
- --Big-assembler error diagnosis. Readable error messages are produced on the listing; error lines are always listed; and a special summary at the end of the assembly tells you which lines had errors.
- --680C coding style allows code to work on 6800, 6801 or 6809 by simply reassembling.

NOTATION DEFINITION

When introducing a construct or command, the following notation will be used to describe its allowable syntax. --Graphic characters (e.g., +, /, -) and symbols printed in upper case denote strings of characters which must be present exactly as written in the manual. Example: **,** X denotes the string ",X". --Symbols written in angle brackets denote a class of possible inputs. For example, <NUMBER> denotes any string which conforms to ASM's definition of a number. Hence, the string 345 would qualify. --Curly brackets are used to denote that a certain item is optional. $\{, X\}$ indicates that the string ",X" may occur, but need not. Ranges of possibilities of which one must be chosen are denoted by listing the alternatives vertically. Х **,** X <EXP'>,X indicates that either "X", ",X", or an expression followed by ",X" must be present. Note that this could also have been written as X {<EXP>},X or { {<EXP>} , } X --Finally, ellipsis ("...") are used to indicate the possibility of indefinite repetition when embedded in text. For example, <EXP> { ,<EXP> ... } indicates that a series of one or more expressions separated by commas is acceptable. Ellipsis on a line by itself represents some indefinite sequence of source lines. For example: line l . . . line n indicates that some sequence of lines exists between line 1 and line n.

ASM REFERENCE MANUAL 6/Ø1/83 SECTION I: INTRODUCTION

GENERAL DISCUSSION

All assemblers in the ASM family have all the properties described in this manual, unless specifically indicated. For the most part, differences between the assemblers are limited to the instruction set intended for assembly by ASM.

This manual assumes that the reader knows the M6800/M6801 and/or the M6809 machine instruction set. It is a manual on the use of the assembler. It is not, nor is it intended to be, a tutorial on the instruction set for these microprocessors.

To use ASM, the programmer first prepares a "source" disk file. This can be done by using EDIT or SEDIT under SDOS. Then ASM is invoked, and given the name of the source file to be assembled, and names of listing and binary object files to be produced.

ASM is a two-pass assembler. That is, the entire source file is read twice. On the first pass through the source file, all assembly errors are suppressed, and certain operations (like producing a listing or binary) are not performed. This pass is performed primarily to assign symbols their values.

At the end of the first pass, all symbols should be defined; ASM rewinds the source file, and processes it again. This time it produces a listing file and a binary file, according to the user's directions.

SOURCE FILE FORMAT

ASM places very few restrictions on the format of the source file. Its only requirements are:

- 1) Source lines must be terminated with carriage returns.
- Nulls may not be significant characters in the file; they will always be ignored.
- 3) If the file is divided up into "forms" using form-feed characters, the form-feeds must immediately follow a carriage-return.

All other ASCII characters are legal and will be printed in the listing without complaint. Control characters (with the exception of tab) will always be printed as "^" followed by an appropriate letter. For example, control-A will be listed as "^A".

The tab character is treated somewhat differently. If it appears as part of a character string, it will be listed as "^I"; otherwise it will cause one or more blanks to be output, until the print carriage is positioned at a tab stop or is past the last tab stop. Tabs may be adjusted by the user via the TABS directive.

A form-feed character that does not follow a carriage return will always be treated like any other ASCII control character. LINE FORMAT

ASM has a free-format line syntax. Fields may begin in any column and are separated from one another (or "delimited") by blanks or tabs. Each field may be broken into subfields, each subfield being separated from the next by commas.

Some consequences of ASM's line syntax are:

- --Blank lines may be freely inserted to format the listing as desired.
- --Comment lines may be specified either with a star ("*") in column 1 or with a series of blanks, a semicolon and the comment. Examples:
 - * THIS IS A COMMENT LINE. THE "*" IS IN COLUMN 1.
 - ; THIS IS ALSO A COMMENT LINE.
 - ; THIS IS A COMMENT LINE, TOO.
 - ; ANY NUMBER OF BLANKS CAN PRECEDE ";".
- --Blank or tab characters not embedded in a string ALWAYS terminate a field. In particular, this means that a comma should not usually be followed by a blank, as one would ordinarily do when typing. Also, this means that blanks may not be inserted in the middle of an expression.

--Consecutive blanks or tabs are treated as a single blank.

ASM REFERENCE MANUAL 6/01/83 SECTION II: SOURCE FILE FORMAT

A line consists of the following parts, any of which may be absent. The scanning of a line is always stopped by a ";" (semi-colon) character encountered outside a text string.

- LABEL FIELD (or LF). The label field, if non-null, must begin in the first column of the line. (see "Line Numbers", below for exception). This field is generally used to specify symbols whose values are to be changed or determined by the command given on the same line. If the label field begins with an asterisk, the entire line is treated as a comment. It will be listed but otherwise ignored.
- 2) COMMAND FIELD (or CF). The command field is the second field of the line. This field is examined by ASM in order to determine how to process the line. If the command field is absent, ASM will treat the line as an implicit EQU * if a label is present, otherwise the line will be treated as a comment.
- 3) ARGUMENT FIELD (or AF). The argument field is the third field of the line. It contains all arguments needed by the command. For an argument field to be present, there must also be a command field. Example:

LDAA AF | | | > ARGUMENT FIELD > COMMAND FIELD

4) COMMENT FIELD. Any portion of the line which is not scanned for a given command, or which is separated from the rest of the line by a semicolon, is treated as commentary. It is listed but otherwise ignored (but note that this is not the case when the semicolon is part of or delimits a string. See discussions of FCC, TITLE directives.) ASM REFERENCE MANUAL 6/Ø1/83 SECTION II: SOURCE FILE FORMAT

SOURCE LINE NUMBERS

ASM can accept files containing line numbers at the beginning of each line, as long as the user alerts ASM via the "WITH" directive.

If line numbers are present in the file, the line format is modified somewhat. Line numbers are handled in the following fashion.

- 1) Any string of zero or more digits or periods which starts a line will be listed but otherwise ignored.
- If the next character is a blank or a tab, it will also be ignored.
- 3) The next character in the file will be the first significant character of the line.
- 4) No error checking is done with respect to line numbers.

Examples: (Note that <TAB> represents the ASCII tab character. Assume that ASM has been directed to expect line numbers.)

409.17 < TAB > LABEL < TAB > LDAA < TAB > FROG $\setminus -----/ \land \setminus --/ \land \setminus --/ \land \setminus --/ \land \land --/ \land$

Because of the definition of the line number format, rather unexpected things can happen:

409.17 <TAB> LDAA <TAB> FROG \----/ \--/ \--/ LINE # LF CF

In the above example, the LDAA is erroneously treated as a label. The proper way to enter the line is:

409.17 <tab></tab>	<tab></tab>	LDAA	<tab></tab>	FROG
\/	1	\/		\/
LINE #		CF		AF
	(NO LF)		

Note that the line number can be absent:

<tab></tab>	LABEL	<tab></tab>	LDAA	<tab></tab>	FROG
\/	\/		\/		\/
LN #	\mathbf{LF}		CF		AF

The moral is, be careful with line numbers.

EXPRESSIONS

ASM provides the user with the ability to perform sophisticated computations at assembly time. ASM expression handling represents a significant step beyond the capabilities provided by Motorola-standard assemblers. Many more operators are handled, as well as parenthetical and heirarchical grouping of subexpressions.

These extensions do not represent a burned bridge between ASM and Motorola standard assemblers; in fact, ASM can be directed via the "WITH" command to supress heirarchical considerations and evaluate operators from left to right; thus sources currently in development using Motorola-standard assemblers can be shifted to ASM without difficulty.

VALUES

Numeric values can be specified in expressions in two ways: manifestly and implicitly. All values share certain attributes:

--They are all sixteen-bit quantities.

- --They are usually considered as two's complement signed numbers, where the most-significant bit is the sign of the number: positive if reset, negative if set.
- --Certain operators treat the values as 16-bit unsigned quantities, in particular the multiply and divide group.

MANIFEST VALUES

"Manifest values" are those values which are entirely self-defining; that is, the text of the manifest value completely specifies the value to be used. This section describes the various manifest constants and their variations.

DECIMAL NUMBERS

The simplest manifest value is a decimal number. The value is represented by a string of decimal digits, in ordinary base-10 notation.

<DIGIT> { <DIGIT> ... }

If the value specified exceeds 65535, "Overflow" is reported. If a letter is detected in the middle of a number, "Illegal Digit" is reported.

Examples:

346	
ØØØ443	
ØØØØØØØ1	(Many Leading Zeroes is OK)
10000000	(But this is too big "Overflow" is reported)
1139A4	(Also illegal bad digit)

BINARY NUMBERS

Numbers may be specified in bases other than base ten. Binary (base two) numbers are represented as follows:

% <B-DIGIT> { <B-DIGIT> ... }
<B-DIGIT> { <B-DIGIT> ... }
B

<B-DIGIT> must be either 'Ø' or 'l'. If a digit outside this range is seen, "Illegal Digit" is reported. If the assembled value exceeds 65535, "Overflow" is reported.

Examples:

%1Ø11Ø	(Binary repesentation of 22 base 10)
1Ø11ØB	(Same thing using suffixed form)
%111000111000111000	(Too big causes "overflow")
Ø1Ø21ØB	(Illegal "2" is not a binary digit)

Lower case qualifiers are also accepted:

%1011b (Same as %1011B)

OCTAL NUMBERS

Numbers may be specified in base eight, "octal notation." Such numbers have the form: @ <O-DIGIT> { <O-DIGIT> ... } <O-DIGIT> { <O-DIGIT> ... } O (The letter "oh") <O-DIGIT> { <O-DIGIT> ... } Q

<O-DIGIT> may be any of the digits "Ø" through "7"; if "8" or "9" are seen, "Illegal Digit" is reported. If the value exceeds 65535, "Overflow" is reported.

Examples:

@26	(Octal representation of 22, base ten)
260	(The same, using suffix form)
26Q	(Alternate suffix form)
@759	(Illegal '9' is not an octal digit)
@3777777	(Too big "overflow" is reported)

Note that lower case qualifiers are also accepted:

Ø26q 730

HEXADECIMAL NUMBERS

Numbers may be specified in base 16, so-called "hexadecimal notation." Each digit represents a number from \emptyset to 15; the digits 1 \emptyset through 15 are represented by the letters "A" through "F". There are two forms:

\$ <HEXDIGIT> { <HEXDIGIT> ... }
<DIGIT> { <HEXDIGIT> ... } H

A suffix-form hexadecimal value MAY NOT begin with one of the hex digits "A" through "F". Numbers whose first significant digit is "A" through "F" must have a leading zero (see examples).

If a letter that is not between "A" and "F" is seen, "Illegal Digit" is reported. If the value exceeds \$FFFF, "Overflow" is reported.

Examples:

\$16	(Hex representation of 22, base 10)
16H	(Suffix form of same number)
ØAEH	(Suffix form of \$AE)
AEH	(Invalid this is a symbol)
\$EG	(Invalid "G" is not a hex digit)
\$FFFE3	(Invalid too big for 16 bits. Overflow reported)

Lower case digits and qualifiers are accepted:

Øaeh \$f7f

Copyright (C) 1977

CHARACTER VALUES

A value may be specified in terms of the ASCII code of an input character. Such values have the following form:

.

' <CHARACTER>

The "'" is a single quote character, ASCII \$27. <CHARACTER> may be any character except carriage-return (subject to the restrictions mentioned in the section on "Source File Format"). If the character is a tab, it will be listed as "^I" for improved readability; hence the only time one will see "'" followed by a blank in a listing is when the quoted character actually is a blank.

The value used will be the 7-bit ASCII value of the character, with zeroes extended to fill the 9 most-significant bits of the value.

Examples:

'Α	(Specifies the value 65, base 10)
1	(Specifies the value 32, i.e. quoted blank)
'^I	(Specifies the value 9)
' <cr></cr>	(Invalid "illegal string" is reported)

IMPLICIT VALUES

Obviously, manifest values would not be very useful by themselves. An important feature of any assembler is the ability to represent values symbolically. The user thus gains the ability to manipulate values without having to know what the actual values are.

THE "*" VALUE

ASM provides a special kind of implicit value -- the address that the next byte stored into memory will occupy. This value is called the LOCATION COUNTER. Whenever a star ("*") takes the place of a value in an expression, ASM substitutes the current value of the location counter. This value can be used like any other value; it is never a forward reference. At the beginning of each pass, "*" has the value zero.

"*" does not neccessarily remain the same throughout the processing of a statement (for example, see FDB directive). But on most statements, particularly all machine language instructions, it remains constant until all expressions on that line have been evaluated.

THE "*'" VALUE

ASM for 6809 provides a second type of instruction counter, the location of the start of the next instruction. Whenever the star-apostrophe appears ("*'") within an instruction operand, it will yield the value of the following instruction's opcode byte. If the star-apostrophe appears in a non-instruction line, its value is identical with star ("*").

Examples:

Α

FDB	* '	;Same	as	*
# * "		;Same	as	*
SET	* '	;Same	as	*

The reason for this special implicit value is it represents the PC (program counter) value that is used in PC relative addressing modes.

Example:

LDA QQQ-*', PC ;Relative reference to loc QQQ

SYMBOLS

Symbols in ASM consist of a letter, a colon (":") or a period ("."), followed by a string of letters, digits, colons, periods, dollar signs ("\$"), percent signs ("%") or at signs ("@"). A symbol may be of any length; however only the first thirty-two are used to distinguish one symbol from another.

Lower-case letters which appear in symbols are considered by ASM to be the same character as their upper-case equivalent. They will appear in lower case on the listing, but will match upper-case versions of the same letters.

The following are symbols:

QRS qrs (The same as QRS -- lower-case matches upper-case) L34 A .BEGIN.WITH.DOT.LONGER.THAN.THIRTY .BEGIN.WITH.DOT.LONGER.THAN.THIRTY.TWO (ASM treats the last two as the same symbol) .BEGIN.WITH.DOT.LONGER.THAN.FIFTEEN (This symbol is different from both the above)

The following are NOT symbols:

\$DOLLAR (Does not begin with letter, colon or period)

Copyright (C) 1977

RESERVED SYMBOLS

ASM has no "reserved symbols", however, some symbols have special interpretation in certain contexts. For 6800/6801 ASM, these symbols are "A", "B", "D", "S", and "X". For 6809 ASM the symbols "A", "B", "D", "X", "Y", "S", "U", "CC", "DP", "PC" and "PCR" can have special interpretations. (See "Machine Instruction Lines" for details.)

PRE-DEFINED SYMBOLS

ASM has three pre-defined symbols:

M68ØØ M68Ø1 M68Ø9

The purpose of these symbols is to support the 680C "concept", permitting conditional assembly dependent on the target CPU. For more information, see "Appendix D".

For the ASM6800 with 6801 option disabled (no use of WITH M6801 directive), the symbol M6800 has the value 1, and M6801 and M6809 have the value 0. For ASM6800 with 6801 option enabled (WITH M6801 directive used), the symbol M6801 has the value 1 and M6800 and M6809 have the value 0. ASM6809 has M6809 equal to 1 with M6800 and M6801 equal to 0.

FORWARD REFERENCES

A symbol may with some restrictions be used before it is defined. Such a use is called a FORWARD REFERENCE. In general, a forward reference may be used in any context that will allow ASM to allocate the same number of bytes at the same locations in pass one and pass two.

See Appendix A for a list of ASM directives which do not allow forward references.

COMPUTATION

Manifest and implicit values can be combined and operated upon at assembly time to produce new values. This is done by means of operators. ASM provides an extensive range of computational functions. These functions are divided into two categories: Monadic operators, which operate on one value to produce a result; and Dyadic Operators, which combine two values to produce a third.

MONADIC OPERATORS

+<A>
Monadic plus does nothing. Its usual use is for clarity.
+1 ==> 1
+0 ==> 0

-<A>
Monadic minus computes the two's complement of its argument.
-1 ==> \$FFFF
-0 ==> 0
+\<A>

Monadic backslash computes the one's complement of its argument. \l ==> \$FFFE \Ø ==> \$FFFF

&<A>

Monadic ampersand computes the logical inverse of its argument. ASM considers any zero or negative value to be logically "false"; any positive non-zero value is "true".

&l	==>	Ø
&Ø	==>	1
&17	==>	Ø
&(-1)	==>	1

DYADIC OPERATORS

<A>+ Dyadic plus computes the arithmetic sum of its two arguments. No check is made for overflow. 3+2 ==> 5 \$FAØØ+\$1ØØ ==> \$FBØØ \$1Ø5+\$FFFF ==> \$1Ø4 (No overflow is reported) <A>- Dyadic minus computes the two's complement arithmetic difference of its arguments. No overflow check is made. 3 - 2==> 1 \$FAØØ-\$1ØØ \$F9ØØ ==> \$1Ø5-\$FFFF \$1Ø6 ==> <A>* Dyadic star multiplies its arguments together as sixteen-bit unsigned quantities. If the result cannot be represented as a sixteen bit unsigned number, "Overflow" is reported. 3*2 ==> 6 \$7ØØØ*2 \$eøøø (No overflow) ==> \$FEØØ*2 (Overflow) ==> \$FCØØ <A>/

Slash computes the quotient of <A> divided by . The arguments are treated as sixteen-bit, unsigned quantities. If is zero, "Overflow" is reported, and the result is zero.

==>	1	(Integer division)
==>	61	
==>	\$FE	
==>	Ø	(Overflow)
	==> ==>	==> 61 ==> \$FE

<A>//

Doubleslash computes the Covered Quotient of <A> and . Covered Quotient is defined as (<A>+-1)/. This operator is useful in computing the number of -byte units needed to hold <A> bytes. For example, if PROGSIZE is the number of bytes in a program, and SECTSIZE is the number of bytes in a disk sector, PROGSIZE//SECTSIZE is the number of disk sectors required to store that program.

e enac program			
3//2	==>	2	
307//5	==>	62	
\$FEØØ//\$1ØØ	==>	\$FE	
\$17ØC//Ø	==>	ø	(Overflow)
\$FFØ3//\$1ØØ	==>	\$1ØØ	(Note that this works even
			though \$FFØ3+\$1ØØ-1 exceeds
			16 bits)

<A>\

Dyadic backslash	computes	the remainder	of	<a>	divided	by	.
3\2	_==>	1				_	
3Ø7\5	==>	2					
\$FEØØ\\$1ØØ	==>	Ø					
\$17ØC\Ø	==>	Ø (c	ver	flow)		
\$FFØ3\\$1ØØ	==>	3					

<A>##

Doublehash performs a logical-shift operation. If is positive, the result is <A> shifted left bit places, with zeroes shifted into the least-significant bits. If is negative, the result is <A> shifted right bit places, with zeroes shifted into the most-significant bits. If is zero, the result is <A>.

3##2	==>	\$C
\$FE##8	==>	\$feøø
\$FEØØ##-8	==>	\$FE
12345##16	==>	Ø

<A>!
Bang computes the bitwise logical-inclusive-or of its arguments.
2!1 ==> 3
Ø!4 ==> 4
7!2 ==> 7

<A>& Dyadic ampersand computes the bitwise logical-and of its arguments. 2&1 Ø ==> Ø&4 ==> Ø 7&2 ==> 2 <A>!! Doublebang computes the bitwise logical-exclusive-or of its arguments. It is defined as (<A>&\)!(&\<A>). 2111 ==> 3 Ø!!4 ==> 4 7112 5 ==> <A>= Equal compares its arguments and returns 1 if they are equal, \emptyset otherwise. 3=3 ==> 1 3 = 4==> Ø <A># Hash compares its arguments and returns \emptyset if they are equal, 1 otherwise. 3#3 ==> Ø 3#4 1 ==>

.

ASM REFERENCE MANUAL 6/01/83SECTION III: EXPRESSIONS <A> > Greater compares its arguments as signed numbers; returns 1 if left argument is greater than the right argument, \emptyset otherwise. 3>3 ==> Ø 3>4 Ø ==> 4>3 ==> 1 \$FFFE>Ø ==> Ø Ø>\$FFFE ==> 1 (Note that \$FFFE is interpreted here as -2.) <A> >= <A> => Greater-equal is like Greater, but returns 1 if <A> is greater than or equal to . 3>=3 ==> 1 3>=4==> Ø 4>=3 1 ==> \$FFFE>=Ø ==> Ø Ø>=\$FFFE ==> 1 (\$FFFE is interpreted here as -2.) <A> < Less is like Greater, but returns 1 if <A> is less than , \emptyset otherwise. 3<3 ==> Ø 3<4 ==> 1 4<3 Ø ==> \$FFFE<Ø ==> 1 Ø<\$FFFE ==> Ø (\$FFFE is interpreted here as -2.) <A> <= <A> =< Less-equal is like Greater, but returns 1 if <A> is less than or equal to , Ø otherwise. 3<=3 ==> 1 3<=4 ==> 1 4<=3 ==> Ø \$FFFE<=Ø 1 ==> Ø<=\$FFFE ==> Ø (\$FFFE is interpreted here as -2.)

ASM REFERENCE MANUAL 6/01/83 SECTION III: EXPRESSIONS <A> >> Logical-greater compares its arguments as UNSIGNED numbers; it returns 1 if <A> is greater than , otherwise Ø. 3>>3 ==> Ø 3>>4 Ø ==> 4>>3 ==> 1 \$FFFE>>Ø ==> 1 Ø>>\$FFFE ==> Ø (\$FFFE is interpreted here as 65534.) <A> >/ Logical-greater-equal is like Logical-greater, but returns 1 if $\langle A \rangle$ is greater than or equal to $\langle B \rangle$, Ø otherwise. 3>/3 ==> 1 3>/4 Ø ==> 4>/3 ==> 1 \$FFFE>/Ø ==> 1 Ø>/\$FFFE ==> Ø (\$FFFE is interpreted here as 65534.) <A> << Logical-less is like Logical-greater, but returns 1 if <A> is less than $\langle B \rangle$, otherwise Ø. 3<<3 ==> Ø 3<<4 1 ==> 4<<3 ==> Ø \$FFFE<<Ø ==> Ø Ø<<\$FFFE ==> 1 (\$FFFE is interpreted here as 65534.) <A> \< Logical-less-equal is like Logical-greater, but returns 1 if <A> is less than or equal to $\langle B \rangle$, otherwise \emptyset . 3\<3 ==> 1 3\<4 1 ==> ø 4\<3 ==> Ø \$FFFE\<Ø ==> $\emptyset \setminus <$ 1 ==> (\$FFFE is interpreted here as 65534.)

COMPLEX EXPRESSIONS

ASM allows the user to create complex expressions involving many operators. In such expressions, the problem arises of order of computation. ASM provides two methods of specifying this order.

OPERATOR HIERARCHY

Unless otherwise instructed (via the "WITH" directive or the use of parentheses), ASM evaluates expressions using an operator-precedence algorithm; the order of evaluation, though generally left-to-right, can be modified according to which operators are used. In order to determine whether an operator gets to be evaluated, ASM looks at the operators which follow that operator in the expression. If the next operator gets to go first, ASM performs that operator and uses the result as the right argument to this operator -- but not before checking the operator-after-next, and so on. The ordering decision is made as follows:

right to lef SYM		ed will be monadic)	operators, from
	erator performed <==> A##(-3)	will be double-has	h (shift).
from left to A*B/5	perators performe oright across th <==> (A*B)/5 <==> A/(5##4 <==> (A/B)*2	5	′and ∖, going
from left to A+3-B A-3+B A-B-C	operators perfor o right. (A+3)-E <==> (A-3)+E <==> (A-B)-C <==> A-(B*4)	3	: + and -, again
=, #, <, <=, 3*A <b 4##2<<5 B>3*A</b 	=<, >, >=, =>, <==> 5/A+2 <==>	(4##2)<<((5/A)+2) B>(3*A)	•
A <b&c=d< td=""><td>)+2 <==></td><td>Cors: 1, &, and 11. (A<b)&(c=(d+2)) ((A>B)!(C#D))!!(D</b)&(c=(d+2)) </td><td></td></b&c=d<>)+2 <==>	Cors: 1, &, and 11. (A <b)&(c=(d+2)) ((A>B)!(C#D))!!(D</b)&(c=(d+2)) 	

PARENTHESES

As implied in the above descriptions, parentheses can be used to specify explicitly the order of evaluation of a given expression. Parentheses must always be matched; that is, for every left parenthesis there must be one and only one corressponding right parenthesis. A failure here will result in a "Syntax Error" for the line containing the expression.

Parentheses may be nested to any level.

They may be used even if WITH MCM has been specified.

LINE PROCESSING

ASM follows these rules when processing a line:

- If the first character of the Label field is a star ("*"), the line is treated as a comment. It is listed but otherwise ignored.
 - * This is a comment* Ignore me.
- 2) If the command field consists of a single symbol it is looked up in the list of opcodes (see sections on "Machine Instruction Lines" for lists of opcodes accepted). If found, the line is treated as a machine instruction line.

LDX	Σ.	3	
TSX	2		All of these
CLV	7		are machine instruction lines
PUI	А		by rule (2).

3) If the command field is not an opcode symbol, then the symbol is checked in the list of ASM directives. If found, the line is treated as a directive line.

EQU	17	This is a directive by rule (4)
PAGE		So is this
ORG	\$47	As is this

4) Any line which does not qualify under rules (2), or (3) is processed as an implicit data statement (see below). LDAC #34 This is an implicit data statement 3,4*17 So is this (TSX) So is this

6800/6801 MACHINE INSTRUCTION LINES

The major function of an assembler is the translation of symbolically specified machine instructions into a form directly understandable by the target computer. This section describes instructions translated by ASM6800, and presumes knowledge of the 6800/6801 instruction set, which can be found in the Motorola MC6801 Programming Manual. ASM is fully compatible with the Motorola 6800 standard assembler syntax, with several useful extensions.

- --6801 opcodes are assembled if enabled by use of a WITH M6801 directive. 6800 equivalent instructions are assembled for 6801 instructions if a WITH M6801 directive is not given.
- --Many 6809 assembly mnemonics and address modes are supported. This considerably simplifies construction of programs that will run on either processor, depending on which assembler is used. See section on M680C.
- --Special set of opcodes to allow coding to work on 6800, 6801 and 6809. These opcodes are called 680C opcodes (See Appendix D). Many "convenience" instructions are included in 680C, which act as logical extensions to the '00/'09 instruction set, such as double register shifts, 16 bit memory increments, and decrements, etc.
- --Automatic long branching. Short branches that are out-of-range will be assembled as a branch on complementary conditions around a JMP to the destination if the destination expression contains no forward references.
- --Multiple labels are allowed, separated by commas. All labels present on an opcode line will be equated to the location counter, "*", before the rest of the line is processed.
- --Two new inherent-addressing mode opcodes are defined, SK1 and SK2 (Skip 1 and Skip 2). These opcodes can be used to cause the CPU to skip one or two bytes before executing the next instruction, changing only the condition code flags. These opcodes will work on all standard 6800/6801 CPUs; they are really the opcode bytes of Bit A, Immediate and Compare X, Immediate instructions. Note that use of these instructions is NOT generally portable from 6800 to 6809 and vice versa.
- --A, B, D, S, and X may be used as ordinary symbols as long as they are distinguishable from their use as register designators.

ASM REFERENCE MANUAL 6/01/83 SECTION V: 6800/6801 MACHINE INSTRUCTION LINES

ASM processes each machine instruction line as follows: all labels are first equated to the location counter, '*'; then the opcode specified is inspected to determine which operand addressing modes are legal. Finally, the operand field is scanned for an appropriate addressing mode specification. The opcode is combined with the specified addressing mode to generate the object code corresponding to the desired instruction.

Many opcodes (LDA, STAA STX, SUBD, etc.) include a register specification (A, B, D, X, or S) as the last letter of the opcode mnemonic.

There are several operand modes for 6800/6801 instructions. A given instruction that is recognized by ASM will have one or more modes as legal forms (some opcodes require no operand specification whatsoever). The syntax of each of these modes is discussed in the following pages. A few examples of each mode will be given. A table of instruction mnemonics and their modes can be found at the end of this section.

Throughout this section, the notation " <expr> " means any expression, "EA=" means Effective Address, and "(" <expr> ")" to the right of "EA=" means "the contents of <expr>".

ASM REFERENCE MANUAL 6/01/83 SECTION V: 6800/6801 MACHINE INSTRUCTION LINES

INHERENT MODE

Inherent Mode opcodes need no operand specifications. The argument field is ignored. For portability purposes, it should be left blank.

Syntax:

<opcode>

Examples:

RTI	;Return from Interrupt
DES	;S:=S-1
CLRA	;A-Reg:=Ø
PSHD	;Pushes A and B

REGISTER-REGISTER MODE

Register-Register Mode addresses source and destination registers. This mode is used only for TFR A,B and TFR B,A 6809 equivalent instructions. See M680C description.

Syntax:

<opcode> <reg>,<reg>

Examples:

TFR	A,B
Tfr	b,a

DIRECT MODE

Direct Mode is used to address a location in the range \$0000 through \$00FF. The 8 bits of operand embedded in the instruction form the lower 8-bits of the l6-bit memory reference address while the upper 8-bits of the address are implicitly zero. If an instruction operand address evaluates within the range \$0000 to \$00FF, ASM automatically generates Direct Mode memory reference if appropriate for that instruction.

Direct references may be forced with a "<" prefix. Use of this prefix prevents any default to the Extended Mode addressing. An error is generated if the effective address does not map into the range \$0000 to \$00FF. Use of the "<" prefix is illegal with opcodes that only allow extended mode addressing.

Syntax:

<opcode> {<prefix>}<exp>

A B	EQU EQU	\$1Ø \$123	
			;Generated:
	SUBB	А	;Direct reference to loc \$10
	INC	В	;Extended reference to loc \$123
	ADDB	<a< td=""><td>;Direct reference to loc \$10</td></a<>	;Direct reference to loc \$10
	LDA	<b< td=""><td>;Direct ref to loc \$123 WITH ERROR</td></b<>	;Direct ref to loc \$123 WITH ERROR
	ROR	<a< td=""><td>;Extended reference WITH ERROR</td></a<>	;Extended reference WITH ERROR

EXTENDED MODE

Extended mode addresses memory with a 16-bit address embedded in the instruction. Any location in the memory space can be referenced with this mode. Extended mode may be forced by use of the ">" prefix. Certain 6800/6801 instructions can only use Extended modes to directly reference memory. Instructions whose operand evaluates to an address in the range \$0100 to \$FFFF, or which are extended-mode only instructions are assembled with an extended address mode.

Syntax:

<opcode>

{<prefix>}<exp>

Example:

AA	EQU	\$1Ø	
BB	EQU	\$1234	
	LDAA	>AA	;">" was required to produce ;extended mode addressing
	STA	BB	;Extended addressing
	ROR	AA	;Always generates extended mode

EXTENDED INDIRECT MODE

Extended Indirect Mode addresses memory using a 16-bit address embedded in the instruction to retrieve the effective 16-bit address. This mode is indicated by "[" "]" surrounding the operand field.

Syntax:

<opcode> [<exp>]

Whenever indirect mode is encountered, ASM6800 substitutes the following:

LDX <exp><opcode>Ø, X

Note that use of indirect addressing destroys the contents of the X register. This is an extension of M6800 assembly code and is supported for M680C.

	LDD	[PNTR]	;Load	\$1234	from	loc	QQ	
PNTR	FDB	QQ						
QQ	\$1234							

INDEXED MODE

Indexed mode addressing forms an effective address equal to the sum of an offset value and the contents of an index register.

There are several types of indexing that may be specified to ASM:

Zero offset 8-bit offset Pre-decrement Post-increment

All the above permit indirect addressing, specified by enclosing the operand field in "[" "]"s.

Indexed Mode always involves one of the following index register notations:

,X Index register X ,S System stack pointer

General syntax: <opcode>

{[}{{--}{<expr>}, <indexreg>{++}{]}

Whenever indirect mode is encountered, ASM6800 substitutes the following:

LDX <expr><opcode> Ø,X

Note that use of indirect addressing destroys the contents of the X register. If the index register specified is S, then a TSX instruction is inserted, and the instruction treated as though ,X had been written instead.

ZERO OFFSET INDEXED MODE

This mode is also known as a register indirect addressing. The effective address is equal to the contents of the specified index register. This form generates a zero offset byte for a conventional 8 bit constant offset indexed mode.

Index Registers: X, S

Syntax:

<opcode></opcode>	, <reg></reg>	;(register	indirect))
<opcode></opcode>	[, <reg>]</reg>	;(indirect	register	indirect)

LDA	, X	;EA =	(X)
LDB	[,s]	;EA =	((S+1))

8-BIT CONSTANT OFFSET INDEXED MODE

Constant offset indexing forms an effective address equal to a constant plus the contents of an index register. The constant is embedded in the instruction. The constant must be in the range \emptyset to 255.

Index Registers: X, S

Syntax:

<opcode></opcode>	<expr>,<reg></reg></expr>	;constant	offset
<opcode></opcode>	[<expr>, <reg>]</reg></expr>	;indirect	constant offset

SUBA	2,X	; EA = (X) + 5
DEC	[61,S]	; EA = ((S)+1+61)
ADDD	[CAT, X]	; EA = ((X)+CAT)

AUTO INCREMENT/DECREMENT INDEXED MODE

Index registers on the M6809 may be automatically stepped by +1, +2, -1 and -2 bytes. ASM6800 simulates this for M680C. Increments are done AFTER the memory reference and hence annotated FOLLOWING the index register (i.e., X++); the effective address is the original contents of the index register. Decrements are done PRIOR to the memory reference and hence annotated PRECEEDING the index register (i.e., --Y); the effective address is the contents of the index register after it is decremented. Indirection is permitted, but only with the double stepped forms (++, --).

Index Registers: X, S

Syntax:

<opcode></opcode>	, <reg>+</reg>
<opcode></opcode>	, <reg>++</reg>
<opcode></opcode>	,- <reg></reg>
<opcode></opcode>	, <reg></reg>
<opcode></opcode>	[, <reg>++]</reg>
<opcode></opcode>	[, <reg>]</reg>

ASM6800 substitutes for each of the above:

<opcode> IN<reg></reg></opcode>	, <reg> ; <reg>+</reg></reg>
<opcode> IN<reg></reg></opcode>	, <reg> ; <reg>++</reg></reg>
IN <reg> DE<reg> <opcode></opcode></reg></reg>	, <reg> ;-<reg></reg></reg>
DE <reg> DE<reg> <opcode></opcode></reg></reg>	; <reg></reg>

Indirect mode is treated as described previously.

LDA	, X+	; EA=(X) \setminus X=X+1
STA	,-S	; $Y=Y-1 \setminus EA=(Y)$
LDD	, X++	; EA=(X) \setminus X=X+2
STX	,-Y	; $Y=Y-2 \setminus EA=(Y)$
LDX	[,S++]	; EA=((Y)+2) \setminus Y=Y+2

RELATIVE MODE

The branch (Bxx and LBxx) class of instructions use this mode. There are two offset sizes used in relative mode, 8 and 16 bits. The 8 bit form is invoked with instruction mnemonics of the form "Bxx" and the 16 bit with "LBxx". The effective address is equal to the address of the next instruction plus the value of the (sign-extended) constant offset embedded in the instruction. The "LBxx" form generates 2 M6800 instructions: a conditional branch on the opposite condition around a JMP extended to the destination.

Syntax:

Bxx <expr> LBxx <expr>

Examples:

BRA	BLIMP
LBCC	ZEPPELIN

NOTE: If the 8-bit form ("Bxx") is requested and the <expr> expression is evaluable on Pass 1 to a destination that is out of range, ASM will substitute the 16-bit ("LBxx") form.

IMMEDIATE MODE

Many 6800 instructions use a constant embedded in the instruction rather than an operand in a memory location separate from the instruction. This is designated "immediate" mode. The size of an immediate operand is determined by the instruction, not the operand; some instructions use 16 bit immediate operands while others use 8 bit immediate operands. The notation "#<expr>" is used to specify an immediate operand; if only 8 bits are required by the instruction, the expression value must be in the range -128 to 255 or an error will result.

Syntax:

<opcode> #<expr>

Examples:

ADDA SUBD LDS	#1 #\$4Ø71 #BUFFER+2	;	adds	1	to A	registe	c
SUBB SBCA	#BUFFER\256 #BUFFER/256				eneral BUFFER	effect	as

Ł

OPCODE MNEMONICS RECOGNIZED BY ASM6800

This table lists all the opcode mnemonics recognized by ASM6800. The operand modes accepted by ASM for each of the opcodes are marked in the table. Additionally, there are notations, comments and opcode mnemonic classifications. The notations will show expansions if the mnemonic causes alternative code or multiple machine instructions to be generated. The opcode classes are as follows:

- 6800 6800 standard mnemonic.
- 6801 6801 standard mnemonic. 6800 instructions are substituted if WITH M6801 is not specified at assembly time.
- 6809 6809 only mnemonic. Generates equivalent 6801 instructions.
- 68ØC 68ØC mnemonic; supported in the 68ØC instruction set.
 One or more 68Øl instructions may be substituted.
 Memory reference instructions are limited to a restricted subset of the 68Ø9 indexed addressing forms.
 See Appendix D for more detail.

*OPERAND MODE KEY:

IDX=INDEXED	EXT=EXTENDED	DIR=DIRECT	IMM=IMMEDIATE
INH=INHERENT	BRA=BRANCH	PSH=PUSH/PULL	R/R=REG/REG

OPCODE	OPERAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
	I E D I I B P R D X I M N R S / X T R M H A H R		
ABA ABX ADCA ADCB	· · · · X · · · · · · · X · · · X X X X	68ØØ 68Ø1 68ØØ 68ØØ	See Footnote #1
ADCD ADDA ADDB	X X X X X X X X X X X X	68ØC 68ØØ 68ØØ	ADCB arg+1 \ ADCA arg
ADDD ANDA ANDB	X X X X X X X X X X X X	68Ø1 68ØØ 68ØØ	ADDB arg+l \ ADCA arg
ANDD ASL ASLA ASLB	X X X X	68ØØ 68ØØ 68ØØ 68ØØ	ANDB arg+l \ ANDA arg
ASLD ASR ASRA	X X X 	68Ø1 68ØØ 68ØØ	ASLB \ ASLA
ASRB ASRD BCC BCS	X X 	68ØØ 68ØC 68ØØ 68ØØ	ASRA \ RORB
BEQ BEQD BGE BGT	· · · · · X · · · · · · · · · · · · · ·	68ØØ 68ØC 68ØØ 68ØØ	BNE xxx \ TSTA \ xxx BEQ arg
BHI BHS BITA BITB	· · · · · X · · · · · · · · X · · X X X X	68ØØ 68ØØ 68ØØ 68ØØ	
BLE BLO BLS	· · · · X · · · · · · · · · · · · · · ·	68ØØ 68ØØ 68ØØ	
BLT BMI BNE BNED	X X 	68ØØ 68ØØ 68ØØ 68ØC	BEQ xxx \ TSTA \ xxx BNE arg
BPL BRA BRN	· · · · · X · · · · · · · X · ·	68ØØ 68ØØ 68Ø1	NOP \ NOP
BSR BVC BVS	· · · · · X · · · · · · X · · · · · · X · ·	68ØØ 68ØØ 68ØØ	

		OPCODE	
OPCODE	OPERAND MODE*	CLASS	NOTES AND COMMENTS
	IEDIIBPR		
	DXIMNRS/		
•	XTRMHAHR		
CBA	• • • • X • • •	68ØØ	
CLC	X	68ØØ	
CLI	X	68ØØ	
CLR	хх	68ØØ	
CLRA	X	68ØØ	
CLRB	X	68ØØ	
CLV	X	68ØØ	
CMPA	хххх	68ØØ	
CMPB	хххх	68ØØ	
CMPD	хххх	68ØC	See Footnote 2
CMPX	хххх	68Ø9	CPX
COM	хх	68ØØ	
COMA	X	68ØØ	
COMB	• • • • X • • •	68ØØ	
COMD	X	68ØC	COMB \ COMA
CPX	хххх	68ØØ	
DAA	X	68ØØ	
DEC	хх	68ØØ	
DECA	• • • • X • • •	68ØØ	
DECB	X	68ØØ	
DECD	ххх	68ØC	See Footnote 3
DES	X	68ØØ	
DEX	X	68ØØ	
EORA	хххх	68ØØ	
EORB	хххх	68ØØ	
EORD	хххх	68ØC	EORB arg+l \ EORA arg
ERRORRTS	• • • • X • • •	68ØC	SEC \setminus RTS
INC	хх	68ØØ	
INCA	X	68ØØ	
INCB	• • • • X • • •	68ØØ	
INCD	ххх	68ØC	See Footnote 4
INS	• • • • X • • •	68ØØ	
INX	••• • • X ••• •	68ØØ	

		OPCODE	
OPCODE	OPERAND MODE*	CLASS	NOTES AND COMMENTS
	IEDIIBPR		
	DXIMNRS/		
	ХТКМНАНК		
TMD			
JMP	X X	68ØØ	
JSR	x x x	6800	
LBCC	•••• ו• ו•	68ØC	BCS XXX \ JMP arg \ XXX
LBCS	· · · · X · ·	68ØC	BCC xxx \ JMP arg \ xxx
LBEQ	••••X••	68ØC	BNE $xxx \setminus JMP$ arg $\setminus xxx \dots$
LBGE	••••X••	68ØC	BLT xxx \ JMP arg \ xxx
LBGT	••••X••	68ØC	BLG xxx \setminus JMP arg \setminus xxx
LBHI	••••X••	68ØC	BLS xxx \ JMP arg \ xxx
LBHS	••••X••	68ØC	BLO xxx \setminus JMP arg \setminus xxx
LBLE	••• •• • X •••	68ØC	BGT xxx \ JMP arg \ xxx
LBLO	••••X••	68ØC	BHS xxx \setminus JMP arg \setminus xxx
LBLS	••••X••	68ØC	BHI xxx \ JMP arg \ xxx
LBLT	• • • • • X • •	68ØC	BGE xxx \ JMP arg \ xxx
LBMI	X	68ØC	BPL xxx \ JMP arg \ xxx
LBNE	••••X••	68ØC	BEQ xxx \ JMP arg \ xxx
LBRA	X	68ØC	JMP xxx
LBVC	• • • • • X • •	68ØC	BVS xxx \setminus JMP arg \setminus xxx
LBVS	X	68ØC	BVS xxx \setminus JMP arg \setminus xxx
LDA	хххх	68ØØ	LDAA arg
LDAA	хххх	68ØØ	-
LDAB	хххх	68ØØ	
LDB	хххх	68ØØ	LDAB arg
LDD	хххх	68Ø1	LDAB arg+l \ LDAA arg
LDS	хххх	6800	
LDX	хххх	6800	
LEAS	х	68ØC	RPT arg \ INS
LEAX	x	68ØØ	RPT arg \ INX
LSL	хх	6800	ASL arg
LSLA	••• • X •••	6800	ASLA
LSLB	• • • X • • •	6800	ASLB
LSLD	· · · X · · ·	68ØC	ASLB \ ROLA
LSR	X X	6800	
LSRA	· · · · X · · ·	6800	
LSRB	· · · · X · · ·	6800	
LSRD	· · · · X · · ·	68ØC	LSRA \ RORB

OPCODE	OPERAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
	I E D I I B P R D X I M N R S / X T R M H A H R		
MUL NEG NEGA NEGB	X X X 	68Ø1 68ØØ 68ØØ 68ØØ	JSR MUL6809
NEGD NOP	· · · · X · · ·	68ØC 68ØØ	NEGA \ NEGB \ SBCA #Ø
OKRTS ORA	X X X X X	68ØC 68ØØ	$CLC \setminus RTS$
ORAA ORAB	X X X X X X X X	68ØØ 68ØØ	
ORB	x x x x	68ØØ	ORB
ORD	X X X X	68ØC	ORB arg+1 \ ORA arg
PSHA PSHB	•••• • • • • • • • • • • • • • • • • •	68ØØ 68ØØ	
PSHD	· · · · X · X ·	68ØC	PSHB \ PSHA
PSHX	· · · · X · X ·	68Ø1	See Footnote 5
PULA	· · · · X · X ·	6800	
PULB	• • • × • × •	6800	
PULD	x . x .	68ØC	PULA \ PULB
PULX	x . x .	68Ø1	TSX $\ LDX Ø, X \ INS \ INS$
ROL	хх	68ØØ	
ROLA	X	68ØØ	
ROLB	X	68ØØ	_
ROLD	••••X•••	68ØC	ROLB \ ROLA
ROR	x x	6800	
RORA	• • • • X • • •	6800	
RORB	· · · · X · · ·	6800	
RORD RTI	· · · · X · · ·	68ØC 68ØØ	RORA \ RORB
RTS	· · · · X · · ·	6800	
SBA	· · · · X · · ·	6800	
SBCA	x x x x	6800	
SBCB	x x x x x	6800	
SBCD	x x x x	68ØC	SBCB arg+1 \ SBCA arg
SEC	• • • • X • • •	68ØØ	

		OPCODE	
OPCODE	OPRAND MODE*	CLASS	NOTES AND COMMENTS
	I E D I I B P R D X I M N R S / X T R M H A H R		
SEI	••• X•• V•• V•• V•• V•• V•• V•• V•• V••	6800	
SEV	• • • • X • • •	6800	
STA	x x x	6800	STAA arg
STAA	x x x	6800	~ ~- y
STAB	x x x	6800	
STB	x x x	6800	STAB arg
STD	x x x	68Ø1	STAB arg+1 \ STAA arg
STS	ххх	68ØØ	
STX	ххх	68ØØ	
SUBA	хххх	68ØØ	
SUBB	хххх	68ØØ	
SUBD	хххх	68Ø1	SUBB arg+l \ SBCA arg
SWI	X	68ØØ	
TAB	X	68ØØ	
TAP	X	68ØØ	
TBA	• • • • X • • •	68ØØ	
TDS	X	68ØC	STD TEMPX \ LDS TEMPX
TDX	X	68ØC	TFR D,X
TFR	••••X	68ØC	TAB or TBA
TPA	• • • • X • • •	68ØØ	
TSD	••••X••••	68ØC	TSX \setminus TXD
TST	хх	68ØØ	
TSTA	••••X••••	68ØØ	
TSTB	••••X••••	68ØØ	
TSTD	••••X•••	68ØC	SUBD #\$ØØØØ
TSX	•••• ו• ••	6800	
TXD	••••ו••	68ØC	STX TEMPX \ LDD TEMPX
TXS	••••X••••	6800	
WAI	X	68ØØ	

Footnote 1:	STAB TEMPX+1\ADDB TEMPX+1\STAB TEMPX+1\ LDAB TEMPX \ ADCB #Ø\STAB TEMPX\LDX TEMPX
Footnote 2:	CMPB arg+1 \setminus BNE xxx \setminus CMPA arg \setminus xxx
Footnote 3:	TST arg+l \ BNE xxx \ DEC arg \ xxx DEC arg+l
Footnote 4:	INC arg+l \setminus BNE xxx \setminus INC arg \setminus xxx
Footnote 5:	STX TEMPX \ LDAB TEMP+1 \ PSHB \ LDAB TEMPX \ PSHB

6809 MACHINE INSTRUCTION LINES

The major function of an assembler is the translation of symbolically specified machine instructions into a form directly understandable by the target computer. This section presumes knowledge of the 6809 instruction set, which can be found in the Motorola MC6809 Programming Manual. ASM is fully compatible with the Motorola 6809 standard assembler syntax, with several useful extensions.

- --All M6800/M6801 Opcodes are accepted and generate equivalent 6809 code.
- --Special set of opcodes to allow coding to work on 6800, 6801 and 6809. These opcodes are called 680C opcodes (See Appendix D). Many "convenience" instructions are included in 680C, which act as logical extensions to the '00/'09 instruction set, such as double register shifts, 16 bit memory increments, and decrements, etc.
- --Automatic long branching. Short branches that are out-of-range will be assembled as long branches if the destination expression contains no forward references.
- --Special offset prefix "<<" to force 5 bit offset form.
- --Multiple labels are allowed, separated by commas. All labels present on an opcode line will be equated to the location counter, "*", before the rest of the line is processed.
- --A, B, D, S, X, U, CC, DP, PC, and PCR may be used as ordinary symbols as long as they are distinguishable from their use as register designators.

ASM processes each machine instruction line as follows: all labels are first equated to the location counter, '*'; then the opcode specified is inspected to determine which operand addressing modes are legal. Finally, the operand field is scanned for an appropriate addressing mode specification. The opcode is combined with the specified addressing mode to generate the object code corresponding to the desired instruction.

Many opcodes (LDA, STX, CMPD, etc.) include a register specification (A, B, D, X, Y, U, or S) as the last letter of the opcode mnemonic.

There are several operand modes for 6809 instructions. A given instruction will have one or more modes as legal forms (some opcodes require no operand specification whatsoever). The syntax of each of these modes is discussed in the following pages. A few examples of each mode will be given. A table of instruction mnemonics and their modes is given at the end of this section.

Throughout this section, the notation "<expr>" means any expression, "EA=" means Effective Address, and "(" ")" to the right of "EA=" means "the contents of".

l

INHERENT MODE

Inherent Mode opcodes need no operand specifications. The argument field is ignored. For portability purposes, it should be left blank.

Syntax:

<opcode>

Examples:

RTI	;Return from Interrupt
MUL	;(A-Reg)*(B-Reg)
CLRA	;A-Reg:=Ø

REGISTER-REGISTER MODE

Register-Register Mode addresses source and destination registers. The registers come in two sizes, 8-bit and 16-bit. Only registers of like sizes may be addressed together. This mode may only be used with TFR or EXG opcodes.

<u>16-bit Registers</u>

8-bit Registers

X (X index reg)	A (A-reg)
Y (Y index reg)	B (B-reg)
U (User Stack Pointer)	CC (Condition Codes)
S (System Stack Pointer)	DP (Data Page Register)
PC (Program Counter)	
D (A+B register)	

Syntax:

<opcode> <reg>,<reg>

TFR	Х,Ү					
EXG	Α,Β					
Tfr	Χ,Α	;Illegal:	X&A	not	same	size

DIRECT MODE

Direct Mode is used to address a location in the 256 byte memory "page" designated by the contents of the DPR (Data Page Register). The 8 bits of operand embedded in the instruction form the lower 8-bits of the 16-bit memory reference address while the upper 8-bits of the address are supplied by the DPR. ASM must be informed what contents to assume in the DPR. This is done via the SETDPR directive (see Directives section). If an instruction operand address evaluates within the DPR page bounds, ASM automatically generates Direct Mode memory reference.

Direct references may be forced with a "<" prefix. Use of this prefix prevents any default to the Extended Mode addressing. If the effective address does not map into the Data Page as specified by the last SETDPR directive, an error is generated.

Syntax:

<opcode> {<prefix>}<exp></prefix>}

Example:

A B C	EQU EQU EQU	\$1Ø \$123 \$456	
	SETDPR	\$1ØØ	;PAGE 1 (\$100-\$1FF)
			;Generated:
	CLR	А	;Extended reference to loc \$10
	INC	В	;Direct reference to loc \$123
	DEC	С	;Extended reference to \$456
	ROR	<a< td=""><td>;Direct reference to loc \$110 WITH ERROR</td></a<>	;Direct reference to loc \$110 WITH ERROR
	ASL	<b< td=""><td>;Direct reference to loc \$123</td></b<>	;Direct reference to loc \$123
	TST	<c< td=""><td>;Direct reference to loc \$156 WITH ERROR</td></c<>	;Direct reference to loc \$156 WITH ERROR

Note: The programmer is responsible for insuring that the value in the DPR during program execution matches the (SETDPR value)/\$100.

EXTENDED MODE

Extended mode addresses memory with a 16-bit address embedded in the instruction. Any location in the memory space can be referenced with this mode. Extended mode may be forced by use of the ">" prefix.

Syntax:

<opcode>

{<prefix>}<exp>

Example:

AA BB	EQU EOU	\$1Ø \$1234	
	SETDPR	\$ØØ	;(Default DPR setting)
	LDA	>AA	;">" was required to produce
			;extended mode addressing
	STA	BB	;Extended addressing

EXTENDED INDIRECT MODE

Extended Indirect Mode addresses memory using a 16-bit address embedded in the instruction to retrieve the effective 16-bit address. This mode is indicated by "[" "]" surrounding the operand field.

Syntax:

<opcode> [<exp>]

	LDD	[PNTR]	;Load	\$1234	from	loc	QQ
PNTR	FDB	QQ					
QQ	\$1234						

INDEXED MODE/

Indexed mode addressing forms an effective address equal to the sum of an offset value and the contents of an index register.

There are many types of indexing that may be specified to ASM:

Zero offset 5-bit offset 8-bit offset 16-bit offset A-Reg offset B-Reg offset D-Reg offset Pre-decrement Post-increment

All the above except 5-bit offset permit indirect addressing, specified by enclosing the operand field in "[" "]"s.

Indexed Mode always involves one of the following index register notations:

	, X , Y	Index register X Index register Y
	, I , S	System stack pointer
	,U	User stack pointer
	, PC	Program Counter
	, PCR	Special form of ,PC for easy relative addressing (See section on PC relative addressing that follows)
General syntax: <opcode></opcode>	•	<prefix>}[[]{{}{<expr>},<indexreg>{++}{]}</indexreg></expr></prefix>

ZERO OFFSET INDEXED MODE

This mode is also known as a register indirect addressing. The effective address is equal to the contents of the specified index register. Zero Offset Indexed Mode is the shortest and fastest M6809 form for addressing via a register.

Index Registers: X, Y, U, S

Syntax:

<opcode> <opcode></opcode></opcode>		<pre>;(register indirect) ;(indirect register indirect)</pre>
---	--	---

LDA	, X	;EA	=	(X)
LDB	[,Y]	;EA	=	((Y))

5-BIT, 8-BIT AND 16-BIT CONSTANT OFFSET INDEXED MODES

Constant offset indexing forms an effective address equal to a constant plus the contents of an index register. The constant is embedded in the instruction. The constant may be positive or negative.

There are several sizes of constant offsets available on the M6809. Notationally their invocations are identical. ASM attempts to assemble the shortest form. The limitations of the two-pass assembly technique force ASM to assume worst-case, l6-bit offset, for those offset expressions containing forward references. Prefix notations are provided to allow the programmer to force the offset size (5, 8 or 16 bits), even in the presence of a forward reference.

Index Registers: X, Y, U, S, PC

Syntax:

<opcode></opcode>	<prefix><expr>,<reg></reg></expr></prefix>	;constant offse [.]
<opcode></opcode>	[<prefix><expr>,<reg>]</reg></expr></prefix>	
	; indirect constant offs	set (Illegal for 1

Examples:

SUBA	2,X	; EA = (X) + 5
DEC	[-61,Y]	; EA = ((Y) - 61)
STY	27Ø83,U	; EA = (U) + 270/83
LEAX	DOG,S	; EA = (S) + DOG
ADDD	[CAT,Y]	; EA = ((Y) + CAT)
LDD	FRED-*',PC	;EA = FRED = PC+offset to FRED
STD	[JOE-*;PC]	; $EA = (JOE) = (PC+offset to JOE)$

Special operand prefix notations:

<<	force	5-bit	offset	(illegal	with	indirection)
<	force	8-bit	offset			
>	force	16-bit	c offset	2		

Examples:

ORB	< <bugout,u< th=""><th>;Assumes BL</th><th>UGOUT fits</th><th>in 5 bits</th></bugout,u<>	;Assumes BL	UGOUT fits	in 5 bits
SUBB	>[FAROUT,X]	;Forces off	fset to 16	bits
LDA	<wayout,y< td=""><td>;Assumes WA</td><td>AYOUT fits</td><td>in 8 bits</td></wayout,y<>	;Assumes WA	AYOUT fits	in 8 bits

)

Notes:

- PC indexing does not have a 5-bit offset form. This means <<..., PC and <<..., PCR are illegal.
- 2. There is no 5-bit offset indirect form. This means <<[...] is illegal.</p>
- 3. If the offset expression has no forward references and evaluates to zero during Pass 1, then the zero offset form will be substituted. The zero offset form saves one machine cycle over the 5-bit offset form.

Example:

BACKWARI)	EQU	Ø			
	LDA	BACKWARI	D, X	;Generates	"LDA	,X"
	STA	FORWARD	, Y	;Generates	"STA	>Ø,Y"
FORWARD	EQU	Ø				

Notice that the FORWARD reference generated a 16-bit offset. This is because in ASM Pass 1, the value of FORWARD was not known and the worst case was assumed.

PROGRAM COUNTER RELATIVE (INDEXED) MODE

This is a special form of constant offset indexing from the program counter. It is an alternate to the form "...,PC". The section "IMPLICIT VALUES" describes the *' value as being the location of the NEXT instruction. This is the implicit value of the PC during the execution of any instruction. If only the ",PC" form were available, PC relative addressing would usually be "<destination>-*',PC". Program Counter Relative notation produces the same result from "<destination>,PCR". Indirection is permitted in this mode. The prefixes "<" and ">" are valid.

Syntax:

<opcode></opcode>	<expr>,PCR</expr>
<opcode></opcode>	[<expr>,PCR]</expr>

Examples:

ORA	MASK, PCR	;EA=MASK
ADDD	VALX, PCR	;EA=VALX
JMP	<there, pcr<="" td=""><td>;Force 8-bit offset</td></there,>	;Force 8-bit offset
JSR	>[BEEP,PCR]	;Force 16-bits and indirection

(

ACCUMULATOR OFFSET INDEXED MODE

Offsets on the M6809 may be specified to be the contents of an accumulator. The effective address is formed by 2's complement addition of the accumulator contents, sign extended to 16 bits, and the index register contents. Indirection may be applied to this indexing mode.

Index Registers: X, Y, U, S

Offset Accumulators: A, B, D

Syntax:

<opcode></opcode>	<acc>,<reg></reg></acc>
<opcode></opcode>	[<acc>,<reg>]</reg></acc>

Examples:

LDA	B,X	;EA =	(B)+(X)
CLR	[A,Y]	;EA =	((A)+(Y))
LDD	D,U	;EA =	(D)+(U)

AUTO INCREMENT/DECREMENT INDEXED MODE

Index registers on the M6809 may be automatically stepped by +1, +2, -1 and -2 bytes. Increments are done AFTER the memory reference and hence annotated FOLLOWING the index register (i.e., X++); the effective address is the original contents of the index register. Decrements are done PRIOR to the memory reference and hence annotated PRECEEDING the index register (i.e., --Y); the effective address is the contents of the index register after it is decremented. Indirection is permitted, but only with the double stepped forms (++, --).

Syntax:

<opcode></opcode>	, <reg>+</reg>
<opcode></opcode>	, <reg>++</reg>
<opcode></opcode>	,- <reg></reg>
<opcode></opcode>	, <reg></reg>
<opcode></opcode>	[, <reg>++]</reg>
<opcode></opcode>	[, <reg>]</reg>

Examples:

LDA	, X+	; $EA=(X) \setminus X=X+1$
STA	, -Y	; $Y=Y-1 \setminus EA=(Y)$
LDD	, X++	; EA=(X) \setminus X=X+2
STX	, -Y	; $Y=Y-2 \setminus EA=(Y)$
LDX	[,Y++]	;EA=((Y)+2) \ Y=Y+2

RELATIVE MODE

The branch (Bxx and LBxx) class of instructions use this mode. There are two offset sizes used in relative mode, 8 and 16 bits. The 8 bit form is invoked with instruction mnemonics of the form "Bxx" and the 16 bit with "LBxx". The effective address is equal to the address of the next instruction plus the value of the (sign-extended) constant offset embedded in the instruction.

Syntax:

Bxx	<expr></expr>
LBxx	<expr></expr>

Examples:

BRA BLIMP LBCC ZEPPELIN

NOTE :

If the 8-bit form ("Bxx") is requested and the <expr> expression is evaluable on Pass 1 to a destination that is out of range, ASM will substitute the 16-bit ("LBxx") form.

IMMEDIATE MODE

Many 6809 instructions use a constant embedded in the instruction rather than an operand in a memory location separate from the instruction. This is designated "immediate" mode. The size of an immediate operand is determined by the instruction, not the operand; some instructions use 16 bit immediate operands while others use 8 bit immediate operands. The notation "#<expr>" is used to specify an immediate operand; if only 8 bits are required by the instruction, the expression value must be in the range -128 to 255 or an error will result.

Syntax:

<opcode> #<expr>

Examples:

ADDA CMPD LDY	#1 #\$4071 #BUFFER+2	;	adds	1	to	Α	register
SUBB SBCA	#BUFFER\256 #BUFFER/256	-	same as SU	-			effect FER

L

STACK MODE

This mode may only be used with PSHS, PSHU, PULS, and PULU instructions. The operands in this mode are registers to be pushed or pulled from a stack (user or system). The operand field consists of a sequence of register names separated by commas or a single immediate mode expression. The ordering of registers is arbitrary since the order of PUSH/PULL is fixed. Mention of a register name sets the appropriate corresponding bit in the postbyte of the instruction. If an immediate expression is used, the lower 8 bits of the expression are used as the post byte. The immediate form has the advantage of allowing register groups to be symbolically named.

Registers: PC, S, U, Y, X, DP, B, A, D, CC

Syntax:

<opcode></opcode>	<reg>,,<reg></reg></reg>
<opcode></opcode>	# <expr></expr>

Examples:

PSHU	PC,S,D,DP					
PULS	#STKFRAME	STKFRAME	is	some	register	subset

NOTE: The use of the "D" register is equivalent to "A,B".

)

OPCODE MNEMONICS RECOGNIZED BY ASM6809

This table lists all the opcode mnemonics recognized by the ASM6809. The operand modes accepted by ASM for each of the opcodes are marked in the table. Additionally, there are notations, comments and opcode mnemonic classifications. The notations will show expansions if the mnemonic causes an alternative code or multiple machine instructions to be generated. The opcode classes are as follows:

- 6809 6809 (Motorola) standard mnemonic. Generates a conventional 6809 instruction.
- 6800 6800 standard mnemonic which has an exact 6809 counterpart. The 6809 counterpart is generated.
- 6800EQ 6800 equivalent mnemonic; there is no exact 6809 counterpart. Notes and comments will show the 6809 instruction sequence substituted. The sequence is as close to functionally equivalent to the 6800 mnemonic as possible.
- 68ØC 68ØC mnemonic; supported in the 68ØC instruction set.
 One or more 68Ø9 instructions may be substituted.
 Memory reference instructions are limited to a restricted subset of the 68Ø9 indexed addressing forms.
 See Appendix D for more detail.

*OPERAND MODE KEY:

IDX=INDEXED	EXT=EXTENDED	DIR=DIRECT	IMM=IMMEDIATE
INH=INHERENT	BRA=BRANCH	PSH=PUSH/PULL	R/R=REG/REG

¢

I E D I I B P R D X I M N R S / X T R M H A H R ABA ADCA X X X X	OPCODE	OPERAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
ABX X		DXIMNRS/		
ADDA X X X X X	ABX ADCA	X X X X X	68Ø9/68ØC 68Ø9/68ØØ	PSHS B\ ADDA ,S+
ANDC X	ADDA ADDB ADDD ANDA	X X X X X X X X X X X X	6809/6800 6809/6800 6809/680C 6809/6800	ADCB arg+1 \ADCA arg
ANDD X G809/6800 ASLB ASLA ASRA X X G809/6800 ASRA ASRA X X G809/6800 ASRA RORB BECC X X G809/6800 ASRA RORB BEQD X X X G809/6800 BHS S S S S S S S S S S S S S S S S S S <td< td=""><td></td><td></td><td>6809</td><td>Alternative for ANDCC</td></td<>			6809	Alternative for ANDCC
ASLD X	ANDD ASL ASLA	X X X X	680C 6809/6800 6809/6800	ANDB arg+l \ANDA arg
ASRD . . X . 68ØC ASRA \ RORB BCC . . X . 68Ø9/68ØØ BCS . . . X . 68Ø9/68ØØ BEQ . . . X . 68Ø9/68ØØ BEQ . . . X . 68ØC BGE . . . X . 68ØC BGE . . . X . 68Ø7/68ØØ BHI 68Ø9/68ØØ BHS 68Ø9/68ØØ BLTA X X X . . 68Ø9/68ØØ BLS 68Ø9/68ØØ BLT BNI BNI 	ASLD ASR ASRA	X X 	680C 6809/6800 6809/6800	ASLB \ ASLA
BEQD	ASRD BCC BCS	X X 	68ØC 68Ø9/68ØØ 68Ø9/68ØØ	ASRA \ RORB
BITA X X X X X	BEQD BGE BHI	X X 	68ØC 68Ø9/68ØØ 68Ø9/68ØØ	
BLS X	BITA BITB BLE	X X X X X X X X 	68Ø9/68ØØ 68Ø9/68ØØ 68Ø9/68ØØ	
BMI X 6809/6800 BNE X 6809/6800 BNED X 680C BPL X 6809/6800 BRA X 6809/6800 BRN X 6809/6800 BSR X 6809/6800 BSR				
BNE . . X . 68Ø9/68ØØ BNED . . X . 68ØC BPL . . X . 68Ø9/68ØØ BRA . . X . 68Ø9/68ØØ BRN 68Ø9/68ØØ BSR 68Ø9/68ØØ BVC 				
BPL X 6809/6800 BRA X 6809/6800 BRN X 6809 BSR X 6809/6800 BVC X 6809/6800	BNE	••••X••	68Ø9/68ØØ	
BRA X 6809/6800 BRN X 6809 BSR X 6809/6800 BVC X 6809/6800				
BRN X 68Ø9 BSR X 68Ø9/68ØØ BVC X 68Ø9/68ØØ				
BVC X 68Ø9/68ØØ	BRN	X	68Ø9	
	BVC BVS	••••X••	68Ø9/68ØØ 68Ø9/68ØØ	

		OPCODE	
OPCODE	OPERAND MODE*	CLASS	NOTES AND COMMENTS
	IEDIIBPR		
	DXIMNRS/		
	ХТКМНАНК		
CBA	••••X••••	68ØØEQ/68ØC	PSHS B\CMPA ,S+
CLC	• • • • X • • •	68ØØEQ	ANDCC #\$FE
CLI	X	68ØØEQ	ANDCC #\$EF
CLR	ххх	6809/6800	
CLRA	X	6809/6800	
CLRB	x	6809/6800	
CLV	X	68ØØEQ	ANDCC #\$FD
CMPA	хххх	6809/6800	····
CMPB	хххх	6809/6800	
CMPD	хххх	68Ø9/68ØC	
CMPS	хххх	6809	
CMPU	хххх	68Ø9	
CMPX	хххх	68Ø9/68ØØ	
CMPY	хххх	68Ø9	
COM	ххх	68Ø9/68ØØ	
COMA	X	68Ø9/68ØØ	
COMB	X	68Ø9/68ØØ	
COMD	X	68ØC	$COMB \setminus COMA$
CPX	хххх	68ØEQ	CMPX
CWAI	X	68Ø9	
DAA	X	68Ø9/68ØØ	
DEC	ххх	68Ø9/68ØØ	
DECA	••• •• X••••	68Ø9/68ØØ	
DECB	••••X•••	68Ø9/68ØØ	
DECD	ххх	68ØC	See Footnote l
DES	••• •• X •••	68ØEQ	LEAS -1,S
DEX	••••X••••	68ØEQ	LEAX -1,X
EORA	x x x x	68Ø9/68ØØ	
EORB	x x x x	6809/6800	
EORD	x x x x	68ØC	EORB arg+1 \ EORA arg
ERRORRTS	· · · · X · · ·	68ØC	ORCC #1 \ RTS
EXG	•••• X	6809	
INC	x x x	6809/6800	
INCA	· · · · X · · ·	6809/6800	
INCB	••••X•••	68Ø9/68ØØ 68ØC	See Footnote 2
INCD	X X X		
INS	••••×	68ØEQ 68ØEQ	LEAS 1,S
INX	••••X••••	OONEA	LEAX 1,X

OPCODE	OPERAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
	I E D I I B P R D X I M N R S / X T R M H A H R		
JMP JSR LBCC LBCS LBCS LBEQ LBGE LBGT LBHI LBHS LBLE LBLO LBLS LBLT LBNE LBRA LBRN LBRA LBRN LBRA LBRN LBRA LBRN LBSR LBVC LBVS LDA LDA LDA LDA LDA LDA LDA LDA LDA LDA	X X X X	6809/6800/680C 6809/680C 68000 6809/680C 6809/680C 6809/680C 6809/680C 6809/680C	LDA LDB
LSLD LSR LSRA LSRB LSRD	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	68ØC 68Ø9/68ØØ 68Ø9/68ØØ 68Ø9/68ØØ 68Ø9/68ØC	ASLB \ ROLA LSRA \ RORB

,

OPCODE	OPERAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
	IEDIIBPR		
	D X I M N R S / X T R M H A H R		
MUL NEG NEGA	X x x x	68Ø9/68ØC 68Ø9/68ØØ 68Ø9/68ØØ	
NEGA NEGB NEGD	· · · · X · · · · · · · X · · ·	68Ø9/68ØØ 68Ø9/68ØØ 68ØC	NEGA \ NEGB \ SBCA #Ø
NOP OKRTS	· · · · X · · ·	68Ø9/68ØØ 68ØC	ANDCC #\$FE \ RTS
ORA ORAA	X X X X	68Ø9/68ØC 68ØØEQ	ORA
ORAB ORB ORCC	x x x x x x x x x x	68ØØEQ 68Ø9/68ØC 68Ø9	ORB
ORD PSHA	X X X X X 	6809 680C 6800EQ	ORB arg+l \ ORA arg PSHS A
PSHB PSHD	· · · · X · · · ·	68ØØEQ 68ØC	PSHS B PSHS D
PSHS PSHU DSHU	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	68Ø9 68Ø9	2010
PSHX PULA PULB	· · · · X · · · · · · · · · · · · · · ·	68ØC 68ØØEQ 68ØØEQ	PSHS X PULS A PULS B
PULD PULS	· · · X · · X ·	68ØØEQ 68Ø9	PULS D
PULU PULX	· · · X · · X ·	68Ø9 68ØC	PULS X
ROL ROLA ROLB	X X X	68Ø9/68ØØ 68Ø9/68ØØ 68Ø9/68ØØ	
ROLD ROR	· · · · · · · · · · · · · · · · · · ·	6809/6800 6809/6800	ROLB \ ROLA
RORA RORB	•••• • • × •••	68Ø9/68ØØ 68Ø9/68ØØ	
RORD RTI RTS	X X 	68ØC 68Ø9/68ØØ 68Ø9/68ØØ	RORA \ RORB
SBA SBCA	· · · · · · · · · · · · · · · · · · ·	68ØØEQ/68ØC 68Ø9/68ØØ	PSHS B \ SUBA ,S+
SBCB SBCD	x x x x	68Ø9/68ØØ 68ØC	SBCB arg+1 \ SBCA arg
SEC	X	68ØØEQ	ORCC #\$Ø1

OPCODE	OPRAND MODE*	OPCODE CLASS	NOTES AND COMMENTS
	IEDIIBPR		
	DXIMNRS/		
	ХТКМНАНК		
CRT	NZ	606670	
SEI SEV	••••X••••	68ØØEQ	ORCC #\$10
SEV	· · · · X · · ·	68ØØEQ 68Ø9	ORCC #\$Ø2
STA	· · · · · · · · · · · · · · · · · · ·		
STA STAA	X X X	6809/680C 6800EQ	STA
STAB	x x x	6800EQ	STB
STB	X X X	68Ø9/68ØC	516
STD	X X X	68Ø9/68ØC	
STS	X X X	6809/6800	
STU	X X X	68Ø9	
STX	X X X	6809/6800	
STY	X X X	6809	
SUBA	x x x x	6809/6800	
SUBB	x x x x x	6809/6800	
SUBD	x x x x	68Ø9/68ØC	
SWI	· · · · X · · ·	6809/6800	
SWI2	• • • • X • • •	68Ø9	
SWI3	• • • • X • • •	68Ø9	
SYNC	· · · · X · · ·	68Ø9	
TAB	• • • • X • • •	68ØØEQ	TFR A, B \setminus TSTA
TAP	X	68ØØEQ	TFR A, CC
TBA	X	68ØØEQ	TFR $B, A \setminus TSTA$
TDS	X	68ØC	TFR D,S
TDX	X	68ØC	TFR D,X
TFR	X	68Ø9	
TPA	X	68ØØEQ	TFR CC,A
TSD	••••X•••	68ØC	TFR S,D
TST	ххх	68Ø9/68ØØ	
TSTA	••••X•••	68Ø9/68ØØ	
TSTB	••• X•••	68Ø9/68ØØ	
TSTD	••••X•••	68ØC	SUBD #\$ØØØØ
TSX	••• • • × •••	68ØØEQ	TFR S,X
TXD	· · · · X · · ·	68ØC	TFR X,D
TXS	· · · · X · · ·	68ØØEQ	TFR X,S
WAI	••• X•• •	68ØØEQ	CWAI #\$FF
Footnote 1	: TST arg+l\BNE xx	xx\DEC arg\xxx:	DEC arg+1
Footnote 2	2: INC arg+1\BNE xx	xx\INC arg\xxx:	

DIRECTIVES

Directives are used to control the action of ASM in ways not directly related to the generation of machine language opcodes. Throughout this section we will use the following notation to describe the syntax of directives.

- <LF> indicates a list of zero or more symbols separated by commas, occuring in the label field of the line. The list may begin with a comma, and consecutive commas are allowed. The exact syntax is: { <SYMBOL> } { , { <SYMBOL> } ... } If such a list of symbols is malformed, "Illegal Label" will be reported.
- <EXPLIST> indicates a list of expressions separated by commas. Consecutive commas, leading commas and trailing commas are allowed, and are interpreted as having a zero expression where an expression is missing. The exact definition of <EXPLIST> is:

<exp></exp>	{	,	{ <exp> }</exp>	}
	,	{	<exp> }</exp>	

ASM REFERENCE MANUAL 6/01/83 SECTION VII: DIRECTIVES

SYMBOL DEFINITION DIRECTIVES

Two commands are provided to allow users directly to assign a value to a symbol.

EQUATE

{<LF>} EQU <EXP>

EQU directs ASM permanently to associate the value given as the argument with the symbols given in the label field. <EXP> may involve one level of forward reference; if it does, then the symbols specified in the label field will be treated as forward references throughout the assembly.

- --Any attempt to redefine the value of an EQU'd symbol will be diagnosed as an error.
- --If no symbols are present in the label field, EQU merely evaluates the expression. This can be useful to display the value of a given expression in the listing.

--If no expression is present, "Illegal Argument" is reported.

IMPLICIT EQU:

<LF>

A label found in the label field, with a null command field, is treated as shorthand for

<LF> EQU *

This allows a notationally pretty method of placing very long labels in sequences of assembled machine instructions.

Examples:

Α,Β	EQU EQU	1Ø A	;Sets values of A and B to 10. ;Displays value of A
С	EQU		;Causes "illegal argument" error
D	EQU	Е	;One level of forward
Е	EQU	\$15	;reference is allowed.
	LDAA	Ε	;This will generate a page-zero ;reference, 2-bytes
	LDAA	D	;This will generate a long
		2	;reference, 3 bytes.
I	EQU	10	;Note that once a symbol is EQU'd,
I	EQU	99	;it may not be redefined: this an errow
F	EQU	G	;This is illegal
G	EQU	н	
H	EQU	\$1Ø	
	FCB	F	; It is diagnosed here.
THISISAVERYLONGLABEL		GLABEL	; Whose value is equated to \star

.

SET

{<LF>} SET <EXP>

SET is like EQU (see above) with one difference: symbols whose values have been defined by SET may later be redefined using SET. <EXP> may NOT involve a forward reference.

SET and EQU are mutually exclusive. If a symbol is SET in its first definition, it may not later be EQU'd; if a symbol is FQU'd first, it may not later be SET. Any violation of these rules will result in "Double Definition" being reported.

- --Like EQU, SET does not require that labels be present. If no symbols are present in the label field, SET is equivalent to EQU. Note that forward references cannot be displayed with SET.
- --If <EXP> involves a forward reference, "Illegal Value" is reported, and the value zero is used instead.
- --If no argument field is present, "Illegal Argument" is reported.
- --If an attempt to SET a symbol conflicts with another definition somewhere else in the assembly, "Double Definition" is reported. The first definition of the symbol is retained.

)

Examples:

A	SET	10	;Value of A is lØ
	FDB	A	;Generates \$000A
A	SET	2Ø	;Value of A is now 20
	FDB	А	;Generates \$0014
в	EQU	\$5	
в	SET	\$1Ø	;The first definition applies.
			;"Double def" is reported both ;here and above.
;	Double-def d	loes not	prevent a symbol that was
; ;	Double-def d SET first fr		prevent a symbol that was SET later.
; C		om being \$7	
;	SET first fr SET EQU	om being	SET later.
; C C	SET first fr SET EQU FCB	om being \$7 \$9 C	SET later.
; C	SET first fr SET EQU FCB SET	om being \$7 \$9 C \$A	SET later. ;Double def! ;Generates \$07
; C C	SET first fr SET EQU FCB	om being \$7 \$9 C	SET later.
; C C	SET first fr SET EQU FCB SET FCB	om being \$7 \$9 C \$A	SET later. ;Double def! ;Generates \$07 ;Generates \$0A
; c c	SET first fr SET EQU FCB SET	com being \$7 \$9 C \$A C	SET later. ;Double def! ;Generates \$07

(

DATA GENERATION DIRECTIVES

Several methods of generating data are provided by ASM.

FORM CONSTANT BYTE

{<LF>} FCB { <EXPLIST> }

FCB directs ASM to output a series of one-byte values to be loaded into memory starting at the current value of the location counter. Expressions may be of any type; however, their values must be between -\$80 and \$FF.

- --If labels are present, they are EQU'd to the location counter before data generation begins.
- --Null expressions (i.e., contiguous commas) cause a zero value to be generated for that expression. No error is reported.
- --Each expression is output as soon as it has been evaluated. This means that "*" will have a different value in each expression across the line.

Examples:

	FCB	10,12	;Generates \$ØA followed by \$ØC.
А,В	FCB		;A and B are EQU'd to *
			;one byte of \$00 is output.
	FCB	-3,7,'9	;Note that leading sign is OK.
	FCB	,,,3	;Generates Ø,Ø,Ø,3
	FCB	\$1Ø5	;Reports overflow, generates \$05
	FCB	3,	;Generates byte of 3, then byte of \emptyset

}

ASM REFERENCE MANUAL 6/01/83 SECTION VII: DIRECTIVES

RESERVE MEMORY BYTES

{<LF>} RMB <EXP>

RMB directs ASM to reserve memory space without initializing its contents. <EXP> is interpreted as a sixteen bit, positive integer. It may not be a forward reference.

- --Any labels present will be EQU'd to the location counter before the RMB is processed.
- --If <EXP> is a forward reference, "Illegal Value" is reported, and the location counter is not moved.
- --If <EXP> is not present, "Illegal Argument" is reported, and the location counter is not moved.
- --The location counter's old value and the number of bytes reserved are listed.

Examples:

ØØØØ ØØ3Ø ØØ3Ø		RMB EQU	\$3Ø *	;Reserve \$30 bytes
ØØ3Ø ØØ1Ø ØØ4Ø ØØ3Ø	A	RMB EQU EQU	\$1Ø * A	; A label ; is EQU'd to the ; first byte of the reserved space.
0040 0000 0040	В	RMB EQU	Ø B	; Zero bytes can be reserved.
ØØ4Ø ØØØØ *** Illegal	Value.	RMB	С	;This is illegal!!
ØØ4Ø	C	EQU	*	;C was a forward reference.

(

ASM REFERENCE MANUAL 6/Ø1/83 SECTION VII: DIRECTIVES

FORM DOUBLE BYTE CONSTANT

{<LF>} FDB { <EXPLIST> }

FDB directs ASM to assemble the expressions given in the argument field into memory as two-byte values. The expressions may be of any type.

- --Each expression is output as soon as it has been evaluated. This means that "*" will have a different value in each expression across a given line.
- --If there are labels on the line, they will be EQU'd to the location counter before the line is processed.
- --The most significant byte of each expression is output, followed by the least significant byte.
- --Null expressions are treated as zero values as for FCB; two bytes of zero will be output.
- --If more than 4 bytes are generated, only the first four are listed on the line with the statement. Additional lines are used to list all bytes after the fourth, and will be listed only if PGEN 1 has been specified.

Examples:

0000 0000 0000	Α,Β	FDB EQU	Ø A	;A, B are EQU'd to *
ØØØ2 ØØØ2ØØØ4	С	FDB	*,*	;Note that *'s value changes
ØØØ6 ØØØØ		FDB		;Generates 2 bytes of zero
0008 00000000 0000 00000000000000000000		FDB	,,,3	;Generates 6 zero bytes, then \$0003
ØØ1Ø Ø427ØØØØ		FDB	\$427 ,	;Note trailing zero

)

ASM REFERENCE MANUAL 6/Ø1/83 SECTION VII: DIRECTIVES

FORM CONSTANT CHARACTERS

{<LF>} FCC <DELIM> { <CHARACTER> ...} <DELIM>

FCC causes ASM to assemble the ASCII value of a string of characters into memory.

The first character of the argument string is taken as the delimiter, and may be any character (except carriage-return). All characters between the delimiter and the second occurence of the delimiter character are assembled as the string; the most significant bit of each character will be zero.

- --If the line ends before a second occurence of the delimiter is found, "Illegal String" is reported, and the carriage return is treated as the end of the string.
- --A digit may be used as the delimiter of a string, provided that the string does not begin with a series of digits followed by a comma.
- --The string may contain any ASCII character with the exception of null and carriage return. This is an extension over the Motorola standard, which only allows characters whose values are between \$20 and \$5F.
- --Tabs contained in the string will be printed as "^I".
- --Any labels present will be EQU'd to the location counter before the line is processed.
- --The first four bytes generated by the FCC command will be listed on the line listing the source statement. Further bytes will be listed as for FCB and FDB. Note that if PGEN 1 has not been specified, only the first four bytes will be listed.

To enhance portability to future SD assemblers, we strongly recommend use of " (double-quote) as the <DELIM> character.

Examples:

0001 0001	PCC PGEN	<pre>1 ;So we can see the PGEN 1 ;List everything, please</pre>	•
ØØØØ 53545249 ØØØ4 4E47	FCC	"STRING"	
ØØØA 4E472Ø2Ø ØØØØ ØØØ6 4F4E4C59 K ØØ13	PGEN FCC EQU	Ø ;List only first 4 bytes 'Only 4 bytes listed' *-K But all here generated.	
ØØ19 Ø9	FCC	/^I/ Look how nicely tabs get	listed.

FORM FLOATING POINT NUMBER

{<LF>} FFC <floatingpointnumber>

FFC (Form Floating Constant) causes ASM to convert the floating point number specified to its corresponding binary form and place the results into memory. Each floating point number is stored in the BASE 100 format used by the SD BASIC 1.4 Compiler; range is limited to 10**126. The syntax of numbers accepted is identical to forms accepted by the compiler. For more details, refer to the BASIC 1.4 manual.

--Any labels present will be EQU'd with the location counter before the line is processed.

--Unreasonably large numbers will get an overflow error and ASM's version of infinity will be substituted.

Examples:

	ØØØØØØØØ #############################	4:	FFC	Ø
ØØØ6	0000 41010000	5:	FFC	1
ØØØC	ØØØØ 41030EØF	6: PI	FFC	3.14159287
	5C57 C1Ø1ØØØØ	7:	FFC	-1
	ØØØØ 53ØAØØØØ	8:	FFC	1E37
	ØØØØ 32624C36	9:	FFC	.ØØØ987654321E-25
	200A	<i>.</i>		

ASM REFERENCE MANUAL 6/Ø1/83 SECTION VII: DIRECTIVES

IMPLICIT DATA STATEMENT

{<LF>} <EXPLIST>

ASM allows the user to generate data without writing FDB or FCB statements. If the command field of a line cannot be interpreted as a machine language instruction or a directive, ASM will interpret the entire command field as a list of expressions whose values are to be assembled as data.

Each expression will be assembled into one or two bytes, depending on its value. If an expression has a value between \emptyset and \$FF, it will be assembled into one byte. Otherwise it will be assembled into two bytes.

These defaults can be overriden in the following ways:

- If the expression is preceded by a hash mark ("#"), the hash mark will be ignored, and the expression will be assembled into two bytes regardless of its value.
- If the expression is preceded by monadic plus or minus, the expression will be assembled into one byte regardless of value. The minus sign will have its usual effect.
- --Labels present on the line will be EQU'd to the location counter before the statement is processed.
- --If an expression contains a forward reference or an undefined symbol, it will be assembled into two bytes unless a prefix of "+" or "-" is present.
- --Each expression is output as soon as it has been evaluated. This means that "*" will have a different value for each expression across the line.

Examples:

ØØØØ Ø7 ØØØ1 Ø1Ø5		7 \$1Ø5		;Generates one byte. ;Generates two bytes.
ØØ11 ØØØ3 11 ØØØ4 11 ØØØ5 ØØ11 ØØØØ *** Illegal Ar	EQU gument.	EQU +EQU (EQU) #EQU EQU	17	Define symbol called EQU, Generate the value like this, Like this, or like this, ; But not like this!!
ØØØ7 ØØ9F ØØØ9 9F ØØ9F ØØØA 9F	Z	Z +Z EQU Z	\$9F	;Generates 2 bytes as forward ref, ; Unless qualified. ;Define Z, ; Now it generates one byte.
3FØ1 ØØØB 3FØ1 ØØ3F ØØØD 3F1132	SWI.GET SWI.	C EQU SWI.GETC EQU SWI.,Z,5	\$3F	; This feature can be very useful. ;Generates SWI followed by code. ;Generates SWI followed by stuff
ØØ1Ø FE ØØ11 FFFE ØØ13 FFFE		-2 (-2) #-2		;Note: minus sign forces l byte ;Brackets cause default; ;Hash ensures two bytes.
ØØ15 Ø2ØØØ2		2,#2		;Note: all EXPs can be prefixed

1

ASM REFERENCE MANUAL 6/01/83 SECTION VII: DIRECTIVES

SET LOCATION COUNTER

{<LF>} ORG <EXP>

ORG directs ASM to set the location counter to the value given as the argument. <EXP> is interpreted as a sixteen-bit unsigned value, and may not involve a forward reference.

--Any labels will be EQU'd to the NEW location counter.

--If <EXP> is a forward reference, "Illegal Value" is reported, and the location counter is not changed.

--The value of the location counter will be listed.

Examples:

ØØ1Ø		ORG	\$1Ø	;New loc. is listed.
ØØ2Ø	I	ORG	\$2Ø	;Labels are EQU'd
ØØ2Ø		EQU	I	;After the ORG.
ØØ2Ø *** Illegal	Value.	ORG	J	;Illegal: J is forward ref.
ØØ2Ø ØØ2Ø	J	FDB	*	;Note that the ORG
Ø1ØØ		EQU	\$1ØØ	; wasn't performed.

SET DATA PAGE REGISTER

{<LF>} SETDPR <EXP>

SETDPR directs ASM to assume the DP (Data Page) register has the value $\langle EXP \rangle / \$100$ (the upper 8-bits of the 16-bit value $\langle EXP \rangle$) when attempting to generate Direct Mode addresses. This pseudo-op is only available in the 6809 assembler. The default value selected at the start of each assembly pass is 0.

--Any labels will be ignored.

--If <EXP> is a forward reference, "Illegal Value" is reported, and the assumed value for the DP is set to zero.

--The address of the page to which DP is set is listed.

Examples:

lFØØ Ø1ØØ	ORG SETDPR	\$1FØØ \$123	;New DP page address listed
ØØØØ *** Illegal	SETDPR	J	;ILLEGAL J is forward reference
illegar	J	FDB	Ø

CONDITIONAL ASSEMBLY DIRECTIVES

ASM supports a powerful set of conditional assembly commands. These commands allow great flexibility in system generation and maintenance especially when multiple configuration or options are needed in a program.

Conditional assembly essentially allows the assembly of only selected portions of the source; portions not assembled are treated effectively as comments. Selection of the desired portions can be specified at assembly time; see "Operator Input Lines".

General features of ASM conditional assembly are:

- --Conditional assembly commands may be nested up to a total of 255 levels.
- --Source security is enhanced by listing options that can suppress included files, skipped lines and conditional assembly lines.
- --Conditional assembly commands are highly consistent: all blocks are terminated by FIN, and all clauses within blocks are separated by ELSE or ELSEIF, depending on function desired.

It should be noted that labels specified on conditional assembly commands are completely ignored.

It should also be noted that forward references are STRICTLY FORBIDDEN as arguments to conditional assembly commands (exception: see IFUND and IFDEF). If an expression is evaluated which contains a forward reference, "Illegal Value" will be reported, and zero will be used as a value.

The following is intended to illustrate use of conditional assembly. Details may be found under the full description of conditional assembly.

Copyright (C) 1977

Software Dynamics

SIMPLE CONDITIONAL ASSEMBLY:

IF <EXP> ... FIN

The expression is evaluated. If it is "true", i.e., positive and non-zero, the lines between the IF and the FIN are assembled; otherwise they are skipped.

ALTERNATIVE ASSEMBLY

IF <EXP> ... ELSE ... FIN

The expression is evaluated. If "true", the lines between the IF and the ELSE are executed. If "false", the lines between the ELSE and the FIN are assembled.

NESTED CONDITIONAL ASSEMBLY

IF	<expl></expl>
 IF	<exp2></exp2>
FIN	
FIN	

The first expression <EXPl> is evaluated. If "false", all lines up to the second FIN are skipped. If "true", lines up to the second IF are assembled, and <EXP2) is evaluated. If "true", the lines in the inner block are assembled; if "false", they are skipped. Then the lines from the first FIN to the second FIN are assembled.

)

Software Dynamics

**

MORE COMPLICATED CONDITIONAL ASSEMBLY

```
IF <EXP1>
...
ELSEIF <EXP2>
...
ELSEIF <EXP3>
...
ELSE
...
FIN
```

The ELSEIF directive is designed to allow the user to have multiple alternatives without having to nest conditional assembly blocks. Instead of writing,

> IF <EXP1> ... ELSE IF <EXP2> ... ELSE ... FIN FIN

one can write,

```
IF <EXP1>
...
ELSEIF <EXP2>
...
ELSE
...
FIN
```

which both is clearer and minimizes the possibility of forgetting a FIN. If <EXPl> is "true", then the lines up to the first ELSEIF are assembled, and the remaining lines (up to the FIN) are skipped.

If <EXPl> is "false", then the lines up to the first ELSEIF are skipped. If <EXP2> is "true", then the block of lines between the first and second ELSEIFs is assembled, and the remainder of the lines (up to the FIN) are skipped.

This process of skipping to the next ELSEIF continues until either a ELSE command is encountered or an ELSEIF is encountered with a "true" expression. In either case, all lines up to the next ELSE, ELSEIF or FIN are assembled. ASM then skips to the FIN which closes this block.

(

MULTI-CASE CONDITIONAL ASSEMBLY

CASE <EXP> ... ELSE ... ELSE ... FIN

If <EXP> is negative, all lines are skipped to the FIN.

.

Otherwise, the n-th block of lines is selected to be assembled, and all others are skipped. If <EXP> is zero, the lines between the CASE and the first ELSE is assembled; if <EXP> is one, the lines between the first and second ELSE is assembled; and so on. If <EXP> is greater than the number of ELSE lines in this CASE block, none of the lines are assembled.

)

CONDITIONAL ASSEMBLY ON UNDEFINED SYMBOLS

IFUND	<symbol></symbol>
ELSE	
FIN	`

If the symbol given as an argument is undefined or a forward reference, the block of lines between IFUND and ELSE is assembled; otherwise the block of lines between ELSE and FIN are assembled. The ELSE portion is optional.

This form of the IF directive can be extremely useful for supplying default values to symbols used in controlling system generation. When combined with console input (see "Using ASM", below), it allows certain parameters to be changable at assembly time, without requiring that they be explicitly specified.

Example:

	IFUND	BUFSIZE	; E	BUFSIZE will	be
BUFSIZE	EQU	17	;	EQU'd to 17	only
	FIN		;	if it isn't	already defined.

CONDITIONAL ASSEMBLY ON DEFINED SYMBOLS

IFDEF <SYMBOL> ... ELSE ... FIN

This form of the IF directive is the logical opposite of IFUND.

If the symbol given as an argument is defined and not a forward reference, the block of lines between IFUND and ELSE are assembled; otherwise, the block of lines between ELSE and FIN are assembled. The ELSE portion is optional.

Example:

	IFDEF	BUFFERSIZE	;This defines BUFFER
BUFFER	RMB	BUFFERSIZE	; only if BUFFERSIZE is defined
	FIN		

l

FULL DESCRIPTION OF CONDITIONAL ASSEMBLY COMMANDS

In this section we present a rigorous description of the conditional assembly commands. This section may be skipped by those who do not need to know the exact details of conditional assembly in ASM.

ASM has five states with respect to conditional assembly. Each command will have a different interpretation in each of the five states. These states are:

- STATE 1 -- No conditional assembly blocks are being processed. This is the initial state of ASM.
- STATE 2 -- Lines are being assembled within a conditional assembly block.
- STATE 3 -- Lines are being skipped to the next matching ELSE or ELSEIF.
- STATE 4 -- Lines are being skipped to the next matching FIN, i.e., to the end of this conditional assembly block.
- STATE 5 -- Lines are being skipped to the n-th matching ELSE.

State one needs no special description. Lines are read and processed unconditionally. When a conditional assembly command is encountered in state 1, ASM switches to one of the other four states, depending on the command and its arguments.

State 2 is similar to state 1. Lines are read and processed unconditionally. Unlike state 1, ELSE, ELSEIF and FIN commands are valid. If an ELSE or ELSEIF command is encountered, ASM enters state 4, skipping to the next matching FIN. FIN commands are ignored unless the FIN closes the outermost conditional assembly block; in this case, ASM switches to state 1.

State 3 skips lines. Lines are read and ignored unless they are one of the conditional assembly directives. If a nested conditional assembly block is encountered, all lines contained in that block are unconditionally skipped. If a FIN is encountered, we go to states 1 or 2 as appropriate. If an ELSE is encountered ASM switches to state 2. If an ELSEIF is encountered, then its argument is evaluated. If "true", ASM switches to state 2, otherwise it remains in state 3.

State 4 is like state 3; the difference is that ELSE and ELSEIF commands are skipped. The only directive that will get ASM out of state 4 is FIN.

)

Software Dynamics

State 5 is like state 3, but is used to process CASE blocks. When state 5 is entered, an internal counter records the number of ELSE or ELSEIF lines to be skipped. Lines are processed as for state 4, but when an ELSE or ELSEIF is encountered, the counter is decremented. If the counter then has the value one, ASM switches unconditionally to state 3. An unmatched FIN terminates the CASE block, and ASM switches to state 1.

In the following discussion of the individual directives, the operation of each directive in each state will be described.

Again, note that conditional assembly commands do not allow argument expressions involving forward references.

(

5

THE "IF" DIRECTIVE

IF <EXP>

IF is the basic conditional assembly command in ASM.

- STATE 1: <EXP> is evaluated. If false (<exp> is zero or negative), ASM transfers to state 3, and skips to an ELSE, ELSEIF or FIN. If true (<exp> is positive and non zero), state 2 is entered.
- STATE 2: Exactly like state 1 -- except that if this IF would open the 255-th nested conditional assembly block, "Nesting Error" is reported and the IF is ignored.
- STATE 3: ASM unconditionally skips all lines contained in the conditional assembly block which this IF opens.

STATE 4: Same as state 3.

STATE 5: Same as state 3.

CLOSE CONDITIONAL ASSEMBLY BLOCK

FIN

FIN marks the end of the most recently opened conditional assembly block.

- STATE 1: "Nesting Error" is reported.
- STATES 2, 3, 4 and 5: ASM returns to the state it was in when it encountered the line that opened this block.

CONDITIONAL ASSEMBLY WITH CHECK

DO <EXP>

DO's operation is in all cases like IF, with the added restriction that the value of $\langle EXP \rangle$ is restricted to be +1, Ø or any negative value.

Software Dynamics

79

IF SYMBOL NOT DEFINED

IFUND <SYMBOL>

IFUND causes ASM to check the symbol given as the argument. If the symbol given is undefined, the effect is that of IF 1; if it is defined, the effect is that of IF \emptyset .

From IFUND's point of view, <SYMBOL> is undefined if it is either truly undefined or a forward reference.

- STATE 1: If the argument is not solely a symbol, "Illegal Argument" is reported, and ASM switches to state 3. If the argument is solely a symbol, and the symbol is either a forward reference or undefined, ASM switches to state two; otherwise it switches to state 3.
- STATE 2: Like state 1, with the additional checks described for IF, state 2.
- STATE 3: Same as IF.
- STATE 4: Same as IF.
- STATE 5: Same as IF.

IF SYMBOL DEFINED

IFDEF <SYMBOL>

IFDEF causes ASM to check the symbol given as the argument. If the symbol given is defined, the effect is that of IF 1; if it is undefined, the effect is that of IF \emptyset .

From IFDEF's point of view, <SYMBOL> is undefined if it is either truly undefined or a forward reference.

- STATE 1: If the argument is not solely a symbol, "Illegal Argument" is reported, and ASM switches to state 3. If the argument is solely a symbol, and the symbol is not a forward reference and is defined, ASM switches to state two; otherwise it switches to state 3.
- STATE 2: Like state 1, with the additional checks described for IF, state 2.

STATE 3: Same as IF.

STATE 4: Same as IF.

STATE 5: Same as IF.

THE ELSE DIRECTIVE

ELSE

The ELSE directive serves to separate groups of lines within a conditional assembly block into clauses.

- STATE 1: "Nesting Error" is reported; no other action is taken.
- STATE 2: ASM unconditionally changes to state 4, and skips the remaining lines in this conditional assembly block.
- STATE 3: ASM unconditionally changes to state 2, and begins assembling lines.
- STATE 4: The directive is ignored.
- STATE 5: The case counter is decremented. If its value is now 1, ASM switches to state 3; otherwise it remains in state 5.

CONDITIONAL ELSE

ELSEIF <EXP>

The ELSEIF directive is designed to allow the user to have multiple alternatives without having to nest conditional assembly blocks. ELSEIF is legal anywhere an ELSE is, although in CASE blocks it should be used with caution, as its misuse can lead to difficult code to read.

- STATE 1: "Nesting Error" is reported; no other action is taken.
- STATE 2: Exactly like ELSE.
- STATE 3: It is this state which distinguishes ELSEIF from ELSE. <EXP> is evaluated, and if "true" (positive and non-zero) ASM switches to state 2. Otherwise ASM remains in state 3.

STATE 4: Same as ELSE.

STATE 5: Same as ELSE.

)

CASE CONDITIONAL ASSEMBLY

CASE <EXP>

The CASE directive causes ASM to select one of the subsequent ELSE-clauses to be assembled.

- STATE 1: <EXP> is evaluated. If negative, ASM switches to state 4, and skips all lines in this block. If zero, it switches to state 2, and processes the lines up to the first ELSE. If +1, it switches to state 3, and skips to the first ELSE. Otherwise, it enters state 5, and skips to the n-th ELSE-clause.
- STATE 2: Like state 1, with the additional checks described in IF, state 2.
- STATE 3: All lines in the conditional assembly block opened by the CASE are skipped.
- STATE 4: Like state 3.
- STATE 5: Like state 3.

(

SINGLE LINE ITERATIVE ASSEMBLY

{<LF>} RPT <EXP>

RPT causes ASM to assemble the next source line zero or more times. If <EXP> is zero or negative, the next line is skipped. If <EXP> is positive, the next line is repeated as many times as specified. <EXP> may not involve a forward reference.

- --Any labels present will be EQU'd to the location counter before the line is processed.
- --The target of the RPT may not be any of the following directives: CASE DO ELSE ELSEIF END FIN IF IFDEF IFUND MON RPT If such a line is discovered as a target of an RPT, "Nesting Error" is reported, and the line is always processed once.
- --Comment lines encountered between the RPT and the next non-comment line will be printed and ignored, NOT repeated.
- --If <EXP> involves a forward reference, "Illegal Value" is reported, and the effect is RPT Ø
- --INCLUDE can be the target of a RPT only if the repeat count is Ø or 1.

Example:

ØØØ4	AB	RPT	5	Generate 5 bytes of zero:
ØØØØ ØØ		FCB	Ø	And EQUs AB to beginning of bloc}
ØØØ1 ØØ				
ØØØ2 ØØ				
ØØØ3 ØØ				
ØØØ4 ØØ				· · · · ·
ØØØØ		EQU	AB	;Note that AB has right value

	* Gener	ate asce	nding powers	of	2 in	l byte	table:
ØØØ8	TBL	RPT	8			-	
ØØØ5 Ø1		FCB	1##(*-TBL)				
ØØØ6 Ø2							
ØØØ7 Ø4							
ØØØ8 Ø8							
ØØØ9 1Ø							
ØØØA 2Ø							
ØØØB 4Ø							
ØØØC 8Ø							

Software Dynamics

ASSEMBLY CONTROL DIRECTIVES

ASM provides several commands which control various aspects of its operation.

TERMINATE SOURCE FILE

END END <expr> MON

The END (or MON) directive informs ASM that there are no more source lines to be assembled. When encountered during pass one, it causes ASM to rewind the source file, open the binary and listing files, reprocess the saved operator-input lines (see "Using ASM"), and then process the source file. When encountered during pass 2, it causes ASM to print summaries as requested on the WITH command, to close the source, binary and listing files, and then to exit.

The following summaries may be printed at the end of pass two:

--Symbol table sorted by name and by value

--Line numbers on which errors were detected.

--Number of errors detected.

The last two items will also be printed on the console device.

END or MON need not be present at the end of a source file. If none is found, ASM will supply an END statement.

END statements accept an optional start address expression in the AF field. The expression must evaluate on Pass 2 to a non-zero value. If INCLUDE files are in use, END statements in INCLUDE'd files may set the start address. Multiple ENDs may set the start address if they all evaluate to the same value. Differing values will cause an error. The first value set will prevail.

NOTE: Start addresses of \emptyset are illegal. This is because the object format uses \emptyset to indicate NO start address.

Software Dynamics

SELECT ASSEMBLY OPTIONS

WITH <OPTION> { , <OPTION> ... }

The WITH command provides control over miscellaneous features of ASM. It is intended to be input by the operator at the start of the assembly (see "Using ASM"), but may also be included in the source file. The options in effect at any time are the result of the last WITH command encountered; options not specified are not affected. The options in effect at the beginning of the second pass are the options in effect at the end of the first pass.

The following options are specified by default:

NMCM NLF WI=132 DE=66 DMP EL LST DO

Options and their meanings are:

MCM

"Motorola compatible". Forces dyadic operators to be evaluated strictly left-to-right. This option should be selected when assembling files originally prepared for assembly by Motorola standard assemblers. Parentheses are still available for overriding Motorola precedence.

NMCM

"Not Motorola compatible". Causes dyadic operators to be evaluated in the usual, heirarchial order. This is the default mode of operation.

M68Ø1

"Assemble M6801 instructions." Accepted only by ASM6800. Tells ASM that M6801 instructions are valid and should be assembled as such. If this option is not enabled, all 6801 specific instructions are treated as M680C instructions and 6800 equivalent instructions are substituted in their place.

1

LN

"Line numbers". Informs ASM that there are source line numbers present in the file. See "Source Line Numbers" for a description of how source line numbers are processed.

NLN

"No line numbers". Tells ASM not to expect line numbers in the file. This is the default mode of operation.

 \mathbf{LF}

"Line feeds". Informs ASM that extraneous line feeds are present in the source file, and are to be ignored. This option should be specified for all files prepared on systems which use CR/LF or LF/CR as line separators. If specified, all line feeds encounterd in the source file will be completely ignored: they will not even be listed.

NLF

"No line feeds". Informs ASM that line feed characters encountered in the file have no special significance. This is the default mode of operation. Files prepared with editors which use CR alone to separate lines should be processed in this mode.

WI=<EXP>

"Set listing device page width". Tells ASM how many physical columns there are on the listing device. Any line that is longer than <EXP> characters long (including assembler generated information such as the output data in the left portion of the page) will be truncated. The default width for a printing device is the page width established by the SDOS SET command; for a disk file, it is defaulted to 132.

DE=<EXP>

"Set listing device page depth". Tells ASM how many physical lines there are on a page. This information is used to control pagination. The default depth for a printing device is the page depth established by the SDOS SET command; for a disk file, the default depth is 66. A depth specification of less than 13 causes continuous form listing (no page headers except the first).

(

DMP

"Dump symbol table". Requests that a symbol table dump be produced on the listing device at the end of the assembly, sorted by name and by value.

NDMP

"No dump of symbol table." prevents a symbol table dump.

 \mathbf{EL}

"Save error line numbers". Requests that a summary be printed at the end of the assembly on the listing device, detailing which lines had errors. Each error line saved requires six bytes of memory; if there is no room to save an error line number, no notification is given to the user, and the list of lines at the end of the assembly may not be complete. However, this situation will only arise when ASM has run out of space in the symbol table, which will cause notification of space problems.

NEL

"No error line numbers". Prevents ASM from saving or reporting error line numbers.

LST

"Produce listing". Tells ASM to produce a full listing of the assembled source file. Does not imply DMP.

NLST

"No listing, please". Tells ASM not to produce a full listing of the assembled source file on the listing device. Note that LIST 1 occurring in the source will NOT override this option; note also that any lines on which errors are detected will be listed anyway. This option does not prevent DMP, nor does it imply NDMP.

DO

"Diagnostic output on console". Tells ASM to copy error lines and error messages to the console.

NDO

"No diagnostic output on console". Tells ASM not to copy error lines and messages to the console. This option should be used when a listing is being produced on the console device. Otherwise the output may have intermixed listing and error messages.

)

THE OPT STATEMENT

OPT <CHAR>...

The OPT command is provided only for compatibility with Motorola source files. The argument field is totally ignored and none of the Motorola specific options are supported. Assembly control directives are specified to ASM via the WITH command.

THE INCLUDE STATEMENT

INCLUDE <FILE NAME>

The INCLUDE command allows the inclusion of whole source files as part of the assembly. An INCLUDE'd file is assembled as though its contents were actually substituted for the INCLUDE statement. An INCLUDE'd file may also contain INCLUDE directives. INCLUDE files may be nested in this fashion to a depth of 16 levels.

Common uses for INCLUDE are:

--Inclusion of SDOSUSERDEFS to define SDOS symbols.

--Sharing of common code between several assemblies.

--Breaking up of huge source files to reasonable size files.

The <FILENAME> must be a valid SDOS file name; it is written as though it were a symbol name.

Example:

INCLUDE SDOSUSERDEFS.ASM

INCLUDE D3:DATATABLES.SRC

(

INCLUDE supports recursion. This means that by use of conditional assembly and recursion, "looping" for multiple copies of a file is possible to the maximum include depth.

Example:

File A:

SET	1Ø				
SET	1				
INCLUDE	FACTORIA	L			
FDB	F	;Gen	word	with	Factorial
END					

File FACTORIAL:

N F

	IF	N	
	FDB	N	;Generate word with a factor
F	SET	F*N	;Compute Factorial
N	SET	N-1	
	INCLUDE	FACTORIA	L
	FIN		
	END		

When file "A" is assembled it will cause FDB's with values 10 down to 1 and 10! to be generated.

END statements are optional in INCLUDE files. When they are used, they may specify a start address. (See END for more detail).

INCLUDE statements may be the target of RPT statements if the count is \emptyset or 1. Any other count will produce a "nesting error". Thus a RPT may be used for conditional INCLUDEs.

h

LISTING CONTROL AND FORMATTING

ASM has an range of listing formatting options, allowing the professional user great flexibility in generating listings which will also serve as documentation.


It is important to understand two underlying design goals of the listing portion of ASM:

- --Any line which is determined to be in error will unconditionally be sent to the listing device, regardless of the various listing control options. Such lines will also be sent to the console device, unless supressed by WITH NDO. The lines will be printed on the console exactly as formatted for the listing.
- --If WITH NLST was specified (see "Assembly Control"), then ONLY error lines will be listed. In particular, the LIST directive cannot override the NLST option; LIST was designed to be used in formatting listings as they are produced.
- --At no time will a totally blank page be printed. Consecutive page-eject commands, or spacing operations which cross multiple page boundaries will never cause more than one page to be ejected; and if encountered at the top of a clean page, they will be ignored.
- --There are three listing on/off directives which control whether output goes to the LO (Listing Output). They are listed below in order of decreasing dominance.

WITH	LST
WITH	NLST
LIST	

PAGE HEADING FORMAT

In the following discussions it will be important to know what the various fields of the page header are, and what they are called.



LINE LISTING FORMAT

ASM uses several formats when listing a line. Lines which generate data will be listed in the following form.

PPPP DDDDDDD	NNNN:	TTTTTTTT
VVVV	NNNN:	TTTTTTTT
PPPP	NNNN:	TTTTTTT
S	NNNN:	TTTTTTTT
	NNNN:	TTTTTTTT
PPPP VVVV	NNNN:	TTTTTTT

The first form is used when a line generates data. PPPP is the first location that the data will be loaded into; DDDDDDDD are the data bytes. Up to four bytes may be displayed on a given line. NNNN is the line number; this field is reset to 1 whenever a form-separator is encountered in the source, and incremented for every line read. TTTTTTT is the text of the source line, with tab characters expanded according to the tab stops currently in effect (specified by TABS).

The second form is used for lines containing directives that do not generate data but do have a numeric result of some kind. VVVV is the value field, and generally is used to display the value of the directive's argument.

The third form is used to list lines containing an ORG command. PPPP is the new value of the location counter.

The fourth form is used to list lines that were skipped due to conditional assembly commands. "*S*" is printed in the value field.

The fifth form is used to list comment lines, and lines which do not have any value per se.

The sixth form is used to list lines containing RMB commands. PPPP is the value of the location counter at the beginning of the reserved block, and VVVV is the number of bytes in the block.

Software Dynamics

PRINT CONTROL CARDS

PCC <EXP>

PCC instructs ASM as to whether listing control commands are to be printed on the listing. If <EXP> is false, subsequent control commands will not be printed in the listing. If <EXP> is true, subsequent control commands will be printed in the listing.

--PCC is always printed.

--The default at start of assembly is PCC Ø.

TURN LISTING ON/OFF

LIST <EXP>

LIST instructs ASM as to whether subsequent records are to be included in the listing. If <EXP> is true, subsequent lines will be listed; if false, subsequent lines will not be listed.

- --LIST has no effect unless a listing is being produced (WITH LST specified).
- --PCC controls whether LIST is listed.
- -- <EXP> may be a forward reference.
- --LIST 1 in an INCLUDE'd file will affect the listing of the file containing the INCLUDE directive.

h

SET TITLE AND EJECT PAGE

TITLE {;} { <STRING OF CHARACTERS> }

TITLE directs ASM to eject a page before printing the next line of the listing. If any non-blank characters occur in the argument field, the title field in the page header is changed before the page is ejected. If no non-blank characters appear, the title is not changed.

--If a semicolon appears as the first non-blank character after the "TITLE" command, it will be ignored, but the title field will be set to whatever characters remain on the line. Thus, a null title may be set by writing TITLE :

--The first title specified in pass one will be used as the initial value of the title field at the start of the listing in Pass Two.

--PCC controls whether TITLE is listed.

- --If LIST Ø is in effect, the page eject is not issued. However, the title will be changed if a new title was specified.
- --If PCC Ø has been specified, then TITLE followed by PAGE will set both the title and the subtitle; only one page will be ejected.

(

SET SUBTITLE AND EJECT PAGE

PAGE {;} { <CHARACTERS> }

The PAGE directive is identical in function to TITLE, except that it changes the subtitle field of the page header rather than the title field. As with TITLE, the first subtitle encountered in pass one will be used as the initial subtitle of the listing.

SET NAME

NAME {;} { <CHARACTERS> } NAM

The NAME directive is similar to the TITLE directive, with the following differences.

--The name field in the page header is affected.

--PCC has no control over the listing of NAME.

--NAME does not eject a page.

The following differences between the Motorola standard and ASM should be noted:

--NAME need not be the first statement in a file.

--More than one NAME directive is permitted.

--No restrictions are placed on the possible contents of the name field.

2

SPACE LISTING N LINES

SPACE {<EXP>} SPC

SPACE directs ASM to insert <EXP> blank lines before printing the next line of the listing. If <EXP> is negative, no lines are spaced; if <EXP> is zero or missing, one line is spaced.

--PCC controls whether SPACE is listed.

- --If listed, the SPACE command is listed after the spacing operation has been performed.
- --In no case will SPACE cause more spaces to be inserted than remain on the current page.
- --If LIST Ø is in effect, no action is taken, although the expression is evaluated.

SET LISTING TABS

TABS <EXPLIST>

TABS allows the user to tell ASM how tabs are to be expanded. Each <EXP> specifies a column number relative to the first column of the source line, which is numbered 1. No <EXP> may be less than 2 or greater that 234. No more than eight tab stops may be specified.

- --The default values for tabs are 9, 17, 25, 33 and 41: every eight columns.
- --The tabs must be specified in ascending order.
- --If any argument to a TABS directive is erroneous, the tabs are reset to their default values.

--PCC controls whether the TABS command is listed.

--At least one <EXP> must be present, and null expressions are NOT allowed.

Software Dynamics

PRINT SKIPPED RECORDS

PSR <EXP>

The PSR directive allows the user to specify whether records skipped due to conditional assembly commands are to be listed. <EXP> is evaluated; if false, then skipped records are not to be included in the listing; if true, skipped records are to be included in the listing, marked by "*S*" printed in the data field of the listing.

This command can be especially useful when preparing listings of software for release to the users of the software. Code not relevant to the particular system generated can be easily omitted from the listing.

--PCC controls whether the PSR command is listed.

--The default is PSR 1.

PRINT GENERATED DATA

PGEN <EXP>

The PGEN directive is used to tell ASM whether all data generated is to be included in the listing. The expression is evaluated; if false, only the first four bytes of data will be listed. If true, all data will be listed, with additional lines included on the listing if necessary.

--PCC controls the listing of the PGEN directive.

--The default is PGEN Ø.

Examples:

0001 0001	PCC PGEN	<pre>1 ;So we can see the PGEN 1 ;So we can see everything.</pre>
ØØØØ Ø1Ø2Ø3Ø4 ØØØ4 Ø5Ø6Ø7Ø8 ØØØ8 Ø9	FCB	1,2,3,4,5,6,7,8,9
0000 0009 01020304 L1 0009	PGEN FCB EQU	Ø ;So we only see first part. 1,2,3,4,5,6,7,8,9 *-Ll ;It really got generated.

PRINT CONDITIONAL ASSEMBLY COMMANDS

PCA <EXP>

The PCA directive is used to tell ASM whether to list conditional assembly command lines. The expression is evaluated; if false, subsequent conditional assembly commands will not be listed. If true, subsequent conditional assembly commands will be listed.

--The default is PCA 1

-PCA controls the listing of the following commands. DO ELSE ELSEIF FIN IF IFUND RPT

--If a conditional assembly command is being skipped, it will be listed only if PCA 1 and PSR 1 are both in effect.

--PCC controls the listing of PCA commands.

OPERATING ASM

To use ASM, one must first construct a source file containing the text of the assembly language program to be assembled. Under SDOS, this can be accomplished using the context editor (EDIT) or the screen editor (SEDIT). Description of the use of these editors is beyond the scope of this manual.

Once the assembler has started, two kinds of reactions are possible: reactions based upon activities by SDOS on behalf of the assembler (such as opening files, printing on the printer, asking for keyboard data entry, etc.) and actions by the assembler. Interactions with and reactions of SDOS are beyond the scope of this manual; it is assumed the operator is familiar with the SDOS command interpreter, line editing conventions, and how to deal with errors (for more information, refer to the SDOS manual). See Appendix C for a list of some SDOS related error messages that can be reported while using ASM, and their meanings. This manual covers only responses and actions of ASM itself.

STARTING ASM

Once the source file has been constructed, the assembler must be invoked. This is accomplished in the SDOS conventional way, by typing its name while at the SDOS command interpreter prompt; and then entering carriage return. ASM will respond by identifying itself:

> .ASM Software Dynamics ASM/68Ød, Version 1.4r

"d" will be "Ø" if this assembler produces 6800 or 6801 object, and "9" if the assembler produces 6809 object code. "r" is the revision letter of ASM.

It will then print

Source File=

and wait for input. Enter the name of the file which is to be assembled, followed by a carriage return. If a bad file name is entered, or the file cannot be found or opened, the prompt is typed again, and file name entry is again requested.

)

Software Dynamics

After the source file has been successfully opened, the following message will be printed:

Listing File=

If a listing is to be produced, the name of the file or device which is to receive the listing should be entered. Otherwise an empty line, indicating "No listing desired", should be entered. If ASM cannot create the file, an error message is printed and the prompt is issued again.

When the listing file has been established, the following message will be printed:

Binary File=

If a binary object file is to be produced, the name of the file which is to receive the binary must be entered, otherwise an empty line, indicating "no object file desired", must be entered. If ASM cannot create the file, an error message will be printed and the prompt will be reissued.

OPERATOR INPUT LINES

At this point, all files that need to be opened have been. ASM then issues the following prompt:

>

and waits for input. The user now has the option of entering as many valid ASM source lines as desired. The assembler will save them in internal scratch storage and process them at the beginning of each pass (as though they were attached to the front of the source file). This mode can be terminated by inputting an empty line. At that point, the assembler will enter pass one and begin assembling the user's program.

These operator input lines are typically used for two purposes: to enter WITH directives, to establish overall listing or options selection, or to enter EQUate directives to specify values for configuration symbols used by conditional assembly directives embedded in the source file.

It is convenient sometimes to build an SDOS "DO" file that invokes ASM, sets up source, listig and object files, and then set specifies (as operator input lines) a specific of configuration parameters for the program being assembled. The DO file then "represents" a particular configuration of the assembled program, and can be used to easily regenerate that Other DO files would represent configuration. other configurations.

(

ASM REFERENCE MANUAL 6/Ø1/83 SECTION X: OPERATING ASM

Examples of use:

1) The following procedure allows the user to assemble a simple program typed in from the console.

ASM VERSION 1.x / xxxx SOURCE FILE=CONSOLE: LISTING FILE=MYLIST BINARY FILE=MYBIN \$100 ORG > > LDX#\$FEØØ CLR >L1 Ø,X INX > > CPX #\$FEFF Ll > BNE RTS > > END

The program will be assembled, and a listing produced. Note that operator input was terminated not by an empty line, but by ASM discovering the END directive.

2) Assemble a file called "PROCESS.ASM", generate no listing and no binary. This can be useful when checking for errors. (The file name extension ".ASM" is used purely by convention; any valid SDOS filename can be used here).

> ASM VERSION 1.x / xxxx SOURCE FILE=PROCESS.ASM LISTING FILE= BINARY FILE=

3) Assemble "PROCESS.ASM", generate no listing, but do generate a symbol table dump in on the printer device. The listing format used will match the printer's width and depth as specified by the SET program.

ASM VERSION 1.x / xxxx SOURCE FILE=PROCESS.ASM LISTING FILE=LPT: BINARY FILE= > WITH NLST,DMP >

Copyright (C) 1977

9

ASM REFERENCE MANUAL 6/01/83 SECTION X: OPERATING ASM

4) Assemble "PROCESS.ASM", generate a listing in file "PROCESS.LPT" and specify listing page sizes, overriding the default used with files.

> ASM VERSION 1.x / xxxx SOURCE FILE=PROCESS.ASM LISTING FILE=PROCESS.LPT BINARY FILE= > WITH WI=105,DE=51 >

5) Assemble "PROCESS.ASM", generate listing as before, generate binary, specify listing format, and define certain symbols that control conditional assembly of PROCESS.

ASM VERSION 1.x / xxxx SOURCE FILE=PROCESS.ASM LISTING FILE=PROCESS.LPT BINARY FILE=PROCESS.BIN > WITH WI=105,DE=51 >MEMSIZE EQU \$4000 >PROGBASE EQU \$1000 >USEFLOPPY EQU 1 >

r

 $\left(\right)$

ASM REFERENCE MANUAL 6/01/83SECTION X: OPERATING ASM ERROR MESSAGES If an error is detected while processing a source file, the following actions are taken: --The line and the error messages are listed on the console, unless WITH NDO was specified. A printed error message refers to the line printed immediately preceding it. --The line and the error messages are listed on the listing device if one was specified. The following error messages can be reported: *** Double Definition. The line contains an attempt to define a symbol whose value is also defined elsewhere. Only the first definition is honored. *** End of Source File Encountered. The end of the source file was encountered before an END command was seen. *** Illegal Argument. A bad argument field was detected. Examples: Y EQU ORG *** Illegal Digit. Indicates the presence of a malformed number. Examples: 34F \$1HJ %LMN *** Illegal Label. An illegal label was detected. Either the label field contains a non-symbol, or a label was specified on a line without a command. *** Illegal String. Indicates an attempt to define a string that included a carriage return. *** Illegal Value. Usually indicates that a forward reference was present where forward references are not allowed (see appendix A). *** Impossible forced reference (<< or <). Use of "<<" with ", PC", ", PCR" or "[...]" or "<" used with DPR value not correctly set. *** INCLUDE file not found. INCLUDE file was not found. INCLUDE was ignored.

Þ

- *** Input Line Too Long
 Input line was too long and was truncated prior to
 processing.
- *** Nesting Error.
 The line violates some rule regarding conditional assembly.
 Possibilities are:
 - --ELSE, ELSEIF or FIN encountered when no conditional assembly block was open.
 - --IF, CASE, IFUND or DO encountered that would cause conditional assembly commands to be nested more than 255 deep.
 - --The argument of an RPT command was a command which cannot be RPT'd.
- *** Out of Memory. Indicates that there was no room to enter a new symbol into the symbol table. Assembly continues, but the symbol will remain undefined throughout the assembly. No more error line numbers will be saved.
- *** Phase Error.
 Indicates that the assembler has been asked to give a symbol
 a different value in pass two than it was given in pass one.
 Usually caused by "Out of Memory."
- *** Register Field Missing Indicates that a machine instruction which requires a register was written with an undecipherable register field.
- *** Start address =Ø or does not match other end(s).
 Start address specified has value zero (illegal under SDOS)
 or multiple ENDs specified differing start addresses
 (Multiple ENDS are possible when INCLUDE is used).
- *** Syntax Error. A malformed expression or addressing mode was encountered. Examples:

3+ (3?7 ADDB 0,S+

*** Undefined Symbol.
The line contains a symbol that was not defined. This can
occur with symbols which involve more than one level of
forward reference.

*** Use of Doubly-defined Symbol. The line contains a use of a doubly-defined symbol.

Q

SYMBOL TABLE DUMP FORMAT

This section describes the format of ASM symbol table dumps. The symbol table is dumped sorted by name and by value, using a common format for the symbol entries:

Qname/Ø123 1 T This field contains the symbol's ----> value. If the symbol is undefined, this field is "****". 1 This field contains the symbol's name. ---> I This field contains a qualifier ----> which gives additional information about the symbol. Possibilities are: "*" Indicates unused symbol. "+" Indicates doubly-defined symbol. Blank indicates none of the above.

þ

ERROR LINE SUMMARY FORMAT

At the end of pass two, after the symbol table dump, ASM will print out a list of lines on which errors occurred. Each item in the list has the following format:

ffff-1111

"ffff" specifies the Form number that contained the line, as printed in the Form field of the page header. "llll" specifies the line within that form which was in error, as listed in the line number field of the listing. This is especially useful when using EDIT 1.1, as the offending line can easily be found by telling the editor to do a "EBfilename\ffffEY1111J", which goes to the ffffth form, llllth line.

MEMORY USAGE AND SIZING CONSIDERATIONS

ASM dynamically allocates memory at runtime for the following kinds of data:

--User-defined symbols require at least 7 bytes of storage. The amount used by a given symbol will be 6 + LEN(SYM) where LEN(SYM) is the number of characters in the symbol name. Only the first thirty-two characters of a symbol name are saved.

--Saved error line numbers require 6 bytes of space each.

ASM will automatically use all the memory between the end of ASM and the top of the user space (see SDOS manual).

It is recommended that ASM be run on a system with at least 16K bytes of user space. This will allow approximately 4K bytes of usable space for ASM runtime tables.

ASM REFERENCE MANUAL 6/01/83SECTION XI: APPENDIX A - ASM DIRECTIVES WHICH DISALLOW FWD REF

APPENDIX A -- ASM Directives which Disallow Forward References:

The following directives will not allow the user to use forward references in their argument lists:

CASE DO ELSEIF IF ORG PCA PCC PGEN PSR RMB RPT SET SETDPR SPACE TABS

Copyright (C) 1977

1

ASM REFERENCE MANUAL $6/\emptyset 1/83$ SECTION XII: APPENDIX B - ASCII CHARACTER SET

APPENDIX B -- ASCII Character Set

	\$ØØ	\$1Ø	\$2Ø	\$3Ø	\$4Ø	\$5Ø	\$6Ø	\$7Ø
\$Ø	NUL	DLE	BLANK	Ø	6	P	•	p
\$1	SOH	DC1	1 1	1	A	Q	a	q !
\$2	STX	DC2	"	2	В	R	b	r
\$3	ETX	DC3	#	3	C	S	c	s
\$4	EOT	DC4	\$	4	D	Т	đ	t
\$ 5	ENQ	NAK	8	5	E	U U	е	u
\$6	ACK	SYN	&	6	F	v	f	v
\$ 7	BEL	ETB	•	7	G	W	g	w
\$8	В S	CAN	(8	Н	X	h	x
\$ 9	TAB	EM)	9	II	Y	i	y
\$A	\mathbf{LF}	SUB	*	:	J		j	z
\$В	VT	ESC	+	;	К	{	k	{
\$C	FF	FS	,	<	L		1	
\$D	CR	GS	-	=	M] }	m	}
\$E	SO	RS	.	>	N	^	n	~
\$F	SI	US	/	?	0	I _	0	RO
		++.		+	+	+		++

ASM REFERENCE MANUAL $6/\emptyset 1/83$ SECTION XIII: APPENDIX C - I/O ERROR MESSAGES

APPENDIX C -- Common I/O Error Messages

ERROR MEANING

1011	Can't find file
1015	Disk space exhausted
1023	File name doesn't start with A-Z or \$
1Ø34	Illegal Device operation requested

Error 1034 generally indicates that an output-only device has been specified as the source file, or that an input-only device has been specified as the listing or binary file.

APPENDIX D - 680C Compatibility Instruction Set

The 680C is an imaginary processor whose instruction set includes most of the 6800, 6801, 6802, and 6803 instruction sets (the exceptions are those instructions dealing with processor context). Many of the 6809 functions are supported by the 680C. In addition, the 680C instruction set includes some instructions which don't exist on any of the real 680x processors, but implement frequently-used code sequences. Note: the 6805 is NOT covered by 680C.

The value of the 680C is that code written using its instruction set will execute on any of the 680x processors, although more efficiently on some than on others. This means that some features of the more advanced processors may be used, while preserving backward compatibility with earlier processors through emulation of the advanced instructions.

The ASM6800 and ASM6809 assemblers both accept 680C instructions. ASM6809, of course, also accepts the balance of the 6809 instruction set. The emulation feature of the 680C assembler is a two-edged sword: on the one hand, it offers a consistent instruction set across the family of 680x processors; on the other hand, emulated instructions often have side-effects of which the coder should be aware. Overall, the value gained from a consistent instruction set outweighs the constraints introduced by the emulation of instructions.

In certain cases, the emulation constraints are untenable. The coder then has recourse to conditional assembly:

IF M68ØØ ... ELSEIF M68Ø1 ... ELSEIF M68Ø9 ... FIN

to produce code sequences optimized for a particular processor.

Note that the meaning of a 680C istruction is the intersection of the meanings of the implementations of the 680C instruction on all processors; this generally means that many 680C instructions leave the condition code bits in an undefined state. Other side effects are also possible, such as damage to X register contents or the memory location TEMPX.

1

The 680C instruction set includes nearly all of the 6800/6801 instructions, a good portion of the 6809 instruction set (replete with many of the more popular addressing modes), and a few new instructions added, due to popular demand.

First, all 6800 instructions except the following are included in 680C:

TAP TPA WAI

The following 6801 instructions are included in 680C (thus allowing their use on the 6800):

ABX	ADDD	ASLD	BHS	BLO
LDD	LSLD	LSRD	MUL	PSHX
PULX	STD	SUBD		

The entire set of 6809 long conditional branches (except LBRN) are included in 680C.

For the instructions

ADCD	ADDD	ANDD	CMPD	DECD
EORD	INCD	LDA	LDB	LDD
ORA	ORB	ORD	SBCD	STA
STB	STD	SUBD		

most of the 6809 addressing modes may be used. The ones that may not be used are:

accumulator-offset indexed

program counter relative

indexing using registers U, Y, PC or PCR

Additional limitations are:

constant offsets may be positive only, and must be in the range \$00 - \$FF

auto post-increment is not allowed in the indirect addressing mode

1

The following 6809 instructions are implemented in a limited fashion:

LEAX k,X LEAS k,S

where $-16 \ll k \ll 15$. Note that the destination and index registers must be the same for each instance of the instruction.

The 6809 instructions

TFR A,B TFR B,A

are allowed. No other TFR class instruction is allowed. Note that 680C TFR leaves the CC bits (except carry) undefined. TAB and TBA can be used if setting the CC bits is desired, but TFR is faster otherwise.

Ć

The 6809 instruction CMPD, subject to the addressing and conditional branch restrictions above, is included in 680C. Only the instructions

BEQ	LBEQ	BNE	LBNE	BCC
LBCC	BCS	LBCS	BHI	LBHI
BLS	LBLS	BLO	LBLO	BHS
LBHS				

may immediately follow the CMPD instruction.

The instructions

JMP JSR

are allowed, but cannot have auto post-increment of any kind, in any addressing mode.

The following 6809 instructions are not allowed. All instructions using the U or Y registers are implicit members of this list:

ANDCC	BRN	CMPS	CWAI	EXG
LBRN	LBSR	ORCC	PSHS	PSHU
PULS	PULU	SEX	SWI2	SWI3
SYNC				

Ŋ

Instructions peculiar to the 680C (and their equivalent expansions) are:

NEGD	NEGA NEGB SBCA	#Ø	COMD	COMB COMA	
ORD	ORAB ORAA	arg+l arg	EORD	EORB EORA	arg+l arg
INCD	arg INC BNE INC	arg+l x arg	DECD	arg TST BNE DEC	arg+l x arg
x :			х:	DEC	arg+l
OKRTS	CLC RTS		ERRORTS	SEC RTS	
ROLD	ROLB ROLA		RORD	RORA RORB	
TDX	STAA STAB LDX	TEMPA TEMPB TEMPX	TXD	STX LDAA LDAB	TEMPX TEMPA TEMPB
TDS	TDX TXS		TSD	TSX TXD	
ASRD	ASRA RORB		SBCD	arg SBCB SBCA	arg+l arg
ADCD	arg ADCB ADCA	arg+l arg	ANDD	arg ANDB ANDA	arg+l arg
BNED	arg IF BNE TSTB FIN BNE	\M68Ø9 arg arg	BEQD	arg IF BNE TSTB FIN BEQ	\M68Ø9 x arg
PULD	PULA PULB		PSHD	PSHB PSHA	

Copyright (C) 1977

G

ASM REFERENCE MANUAL 6/01/83

SECTION XIV: APPENDIX D - 680C COMPATIBILITY INSTRUCTION SET

TSTD TSTD TSTB 6800/6801 SUBD #0 6809 BNE *+3 TSTA

NOTE: The instructions BEQD and BNED may be used only immediately following:

ORD	EORD	ADDD	SUBD	ADCD
SBCD	LDD	STD	ASLD	ROLD
COMD	NEGD	ANDD		

Side effects to watch for using 680C:

The side effects should be "obvious" if careful thought is given to the problem of making 680C code work on any of the 680x processors.

The contents of the X register will be undefined after execution of a 680C instruction that uses S as an index register (except LEAS), or uses indirection ("[" "]") in an addressing mode.

Use of auto-increment in an instruction leaves the condition codes in an undefined state.

The MUL instruction will alter the location TEMPX (**).

The PSHX instruction will alter the B register and the location TEMPX (**).

The TXD instruction will alter location TEMPX (**).

The ABX instruction will alter the B register and the location TEMPX (**).

The TDX instruction will alter location TEMPX (**).

The CPX instruction will alter the carry condition.

The TFR instruction will alter all arithmetic conditions, except carry.

The memory locations \$00 - \$18 do not exist on the 680C, as this would be incompatible with the 6801.

Double-register instruction operations are not indivisible with respect to interrupts.

(**) These instructions should NEVER be used in interrupt service routines. The instruction sequence interrupted may use TEMPX.

)

ASM REFERENCE MANUAL 6/01/83 SECTION XIV: APPENDIX D - 680C COMPATIBILITY INSTRUCTION SET Sample 680C code (works on 6800, 6801 and/or 6809:) * Search BUFFER in blocks of 4 for word TARGET SEARCHBUFFER LDD WORD ; Note we can do this on 6800! #BUFFEREND+2 LDX SEARCHBUFFERLOOP LEAX -2,X CMPX #BUFFERBASE ;buffer searched? BEQ SEARCHBUFFERFAIL ;b/ yes, didn't find it ; CMPD ,X+++ would destroy CC bits CMPD , --X BNE SEARCHBUFFERLOOP ; note use of BNE, not BNED here! RTS ; assent: carry is reset SEARCHBUFFERFAIL ; signal fail: exit with carry set ERRORRTS

	FERENCE MA N XIV: API	•	•	COMPATIBILITY INSTRUCTION SET
NOTE :				r of an assembly is a 6800, the ted by emitting a
		JSR	MUL68Ø9	
	instruct: code p			is responsible for supplying that conditional assembly:
		IF •	M68ØØ	
	* * *	MUL68Ø9		outine to simulate 6809 style " instruction
	MUL68Ø9	STAA RORB BCS CLRA LSRA RORB	ТЕМРА *+3	Save multiplicand Look at first multiplier bit B/ lst bit is one! lst mult. bit is Ø, set part. prod. Perform multiply iteration
		BCC ADDA RORA RORB BCC	*+4 TEMPA *+4	
		ADDA RORA RORB BCC	*+4 TEMPA	
		ADDA RORA RORB	TEMPA	
		BCC ADDA RORA RORB	*+4 TEMPA	
		BCC ADDA RORA RORB	*+4 TEMPA	
		BCC ADDA RORA RORB	*+4 TEMPA	
		BCC ADDA RORA RORB RTS FIN	*+4 TEMPA	

)

& <a>	17
* 6	3,65,69
* '	48
+ <a>	17
+\ <a>	17
- <a>	17
•••	2
16-Bit Offset, 68Ø9	47
5-Bit Offset, 6809	47
6800/6801	26
68Ø1	85
68Ø9	26
68ØC 1,16,26,28,3Ø,33,35,52	,85,11Ø
8-Bit Offset, 6800	32
8-Bit Offset, 6809	47
<a> < 	21
<a> << 	22
<a> <= 	21
<a> =< 	21
<a> => 	21
<a> > 	21
<a> >/ 	22
<a> >= 	21
<a> >> 	22
<a> \< 	22
<a>!!	2Ø
<a>!	19
<a>##	19
<a>#	2Ø
<a>&	2Ø
<a>*	18
<a>+	18
<a>-	18
<a>//	19
<a>/	18
<a>=	2Ø
<a>\	19
AF	6
ASCII	4,13,66
ASCII Character Set	1Ø8
ASM68ØØ	26
Accumulator Offset, 6809	49
Add	18
Addressing Mode	27,42
Addressing, 680C	111
Addressing, 8-Bit Offset 6800	32
Addressing, Accumulator 6809	49
Addressing, Auto-Decrement 6809	49
Addressing, Auto-Decrement, 6800	33
Addressing, Auto-Increment 6809	49
Addressing, Auto-Increment, 6800	33

þ

Addressing, Addressing, Addressing,	Direct 68ØØ Direct 68Ø9 Extended 68ØØ	29 44,71 3Ø
Addressing, Addressing,	Extended 6809 Extended Indirect 6800	45 3Ø
Addressing, Addressing,	Extended Indirect 6809 Immediate 6800	45 34
Addressing, Addressing,	Immediate 6809 Indexed 6800	5Ø 31
Addressing,	Indexed 6809	46,47
Addressing, Addressing,	Inherent 6800 Inherent 6809	28 43
Addressing,	PCR 68Ø9	48
Addressing, Addressing,	Register 6800 Register 6809	28 43
Addressing,	Relative 6800	34
Addressing, Addressing,	Relative 6809 Stack 6809	5Ø 51
Addressing,	Zero Offset 6800	31
Addressing, Ampersand	Zero Offset 68Ø9	46 17,20
Angle Brack		2
Argument Fie Arithmetic	era 0,20,45	,88,94 17
Assembly Con Asterisk	ntrol Directives	84 6
Auto-Decreme	-	33
Auto-Decreme Auto-Increme	•	49 33
Auto-Increme	•	49
BASIC Backslash		68 17,19
Bang		19
Binary File Binary Numbe	ers	1ØØ 11
Binary Opera		17,18
Blank Lines Branch		5 34,5Ø
Branches, Lo		26
Branches, Sl CASE	75,82,	26 83,1Ø7
CF Carriage Re	turn	6 4
Character		66
Character S ⁻ Character Va	-	66 13
Characters		13
Comma Command Fiel		,58,63 ,59,69
Comment Comment Fie	1.4	25 6
	- ~	v

ASM REFERENCE MANUAL 6/Ø1/83 INDEX

Comment Line	5,83
Complement	17
Computation	9,17
Conditional Assembly	16,98
Conditional Assembly, Details	77
Conditional Assembly, General	72
Consecutive Blank	5
Control Characters	4
Covered Quotient	19
Curly Brackets	2
DE= <exp></exp>	86
DMP	87
DO 79,83,87,	
Data Generation Directives	63
Decimal Numbers	10
Delimited	5
Direct Mode, 6800	29
Direct Mode, 6809	44,71 25
Directive Directives	25 58
Divide	18,19
Doubleslash	10,19
Dyadic Operators	17,18
EDIT	3,99
EL	87
ELSE 72,73,74,75,81	L,83,98
ELSEIF 72,74,81,83,	
END 83	3,84,89
EQU 6,59,61,63,64,65,66,68,69,71,	
EQU, Implicit	59
EXG	43
Ellipsis	2
Encryption .im 1	0.0
Equal	20
Error Line Summary Format Error Lines	1Ø6 87,1Ø6
Error Messages	103
Errors, I/O	109
Exclamation Point	19
Exclusive-Or	20
Expression	5
Expression Evaluation Order	9
Expressions	9,23
Expressions, *	14
Expressions, *'	14
Expressions, Arithmetic	18
Expressions, Binary	11
Expressions, Boolean	2Ø
Expressions, Character	13 16
Expressions, Forward References Expressions, Hexadecimal	16
Expressions, Hexadecimal Expressions, Implicit Value	12
TYPESSTOUS! IMPITCIC AGINE	14

ASM REFERENCE MANUAL 6/01/83 INDEX

Expressions, Operators	17
Expressions, Parentheses	24
Expressions, Precedence	23
Expressions, Relational	20
Expressions, Special Symbols	14
Expressions, Symbols	15
Expressions, Values	10
Extended Indirect Mode, 6800	30
Extended Indirect Mode, 6809	45
Extended Mode	44
Extended Mode, 6800	29,3Ø
Extended Mode, 6809	45
Extensions	26
FALSE	17
FCB	63,69
FCC	6,66
FDB 14,	65,69
FFC	68
FIN 72,73,75,79, Field, Argument Field, Command Field, Comment Field, Label Fields Floating Point Form-Feed	6 6 6 5 68 4
Forward Reference 14,16,26,59,61, Greater Greater Equal Hash Hash Mark Hexadecimal Numbers	64,72 33,107 21,22 21,22 19 69 12
I/O Errors IF 73,79,83,9 IFDEF 72,76, IFUND 72,76,80, INCLUDE 83,84, Immediate Mode, 6800 1	109 8,107 80,83 83,98 88,93 34 50
Implicit Data	25
Implicit Data Generation	69
Implicit Values	14
Inclusive-Or	19
Indexed Mode, 6800	31
Indexed Mode, 6809	46
Indirect Mode	3Ø,45
Inherent Mode 6800	28
Inherent Mode, 6809	43
Instruction Mnemonics, 6800	27
Instruction Mnemonics, 6809	42
Iterative Assembly	83

•

LF	6,58,86
LIST	93,96
LN	86
LO	9Ø
LST	87
Label Field	6,58,59,61
Labels	26,27,42
Less	21,22
Less Equal	21,22
Line Format	5,6,7
Line Listing Format	92
Line Numbers	7,8,86
Line Processing	25,27,42
Listing	87
Listing Control	9Ø
Listing File	100
Listing, Depth	86
Listing, Width	86
Location Counter	14,26,27,42,63,83
Logical Inverse	17
Long Branches	26
M68ØØ	16
M68Ø1	16,85
M68Ø9	16
M68ØC (see 68ØC)	26
MCM	85
MON	83,84
Machine Instruction	
Machine Instruction	
Machine Instruction	· ·
	10 line, 0809
Manifest Constants	
Manifest Values	10
Memory	1Ø6
Minus	17,18
Monadic Minus	69
Monadic Operators	17
Monadic Plus	69
Motorola	9,26,85,88,95
Multiply	117
NAM	95
NAME	95
NDMP	87
NDO	87
NEL	87
NLF	87
NLN	86
NLST	87
NMCM	85
Negate	17
Next Instruction Add	dress 14

•

þ

ASM REFERENCE MANUAL 6/01/83 INDEX

Not Equal	
noc lquut	20
Notation	2,27,34,35,42,50,52,58
Numbers, Binary	11
Numbers, Decimal	1Ø
Numbers, Hexadecin	nal 12
Numbers, Octal	11
Numeric Values	9
OPT	88
ORG	71,107
Octal Numbers	11
Opcode	27,42
Opcode Mnemonics,	6800 35
Opcode Mnemonics,	
Opcodes	25
-	99
Operation of ASM	
Operator Input Lir	
Operator Precedence	
Operators	9,17,23
Options	72,85
Or	19
Order of Evaluation	on 23
PAGE	95
PC	14
PCA	98,107
PCC	93,94,95,96,97,98,107
PGEN	97,107
PSHS	51
DOIN	
PSHU	51
PSR	
	51 97,107 51
PSR PULS	97,1Ø7 51
PSR PULS PULU	97,1Ø7 51 51
PSR PULS PULU Page Heading Forma	97,107 51 51 91
PSR PULS PULU Page Heading Forma Parentheses	97,107 51 51 91 9,24
PSR PULS PULU Page Heading Forma Parentheses Pass One	97,107 51 51 91 9,24 3,16,84,85,94
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 15 16 29,30,45,48
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 15 16 29,30,45,48
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 16 29,30,45,48 29 44,48
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6800	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 16 29,30,45,48 29 44,48 30
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, > 6800 Prefix, > 6809	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 15 29,30,45,48 29 44,48 30 45,48
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, > 6800 Prefix, > 6809 Prefix, > 6809 Prefix, > 6809 Prefix, > 6809	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809	97,107 51 51 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 18 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, > 6800 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character RMB	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 18 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13 64
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character RMB RMP	97,107 51 51 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13 64 107
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, > 6800 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character RMB	97,107 51 51 91 9,24 3,16,84,85,94 3,16,84,85,94 17,18 18 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13 64
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character RMB RMP	97,107 51 51 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13 64 107
PSR PULS PULU Page Heading Forma Parentheses Pass One Pass Two Plus Pre-Defined Symbol Prefix Prefix, < 6800 Prefix, < 6809 Prefix, > 6809 Prefix, > 6809 Program Counter Re Push/Pop, 6809 Qualifiers Quote Character RMB RMP RPT	97,107 51 51 9,24 3,16,84,85,94 3,16,84,85,94 17,18 1s 16 29,30,45,48 29 44,48 30 45,48 elative, 6809 14,48 51 11,12 13 64 107 83,89,98,107

.

ASM REFERENCE MANUAL 6/Ø1/83 INDEX

Register, 6809 Pogister, Pogister Mode	43
Register-Register Mode	28
Relational Operators	20
Relative Mode, 6800	34
Relative Mode, 6809	5Ø
Remainder	19
Reserved Symbols	16
SDOS	1,3
SEDIT	3,99
SET	61,107
SET, SDOS	86,1Ø1
SETDPR	44,71,107
SK1	26
SK2	26
SPACE	96,107
SPC	96
Select Assembly Options	85
Semicolon	5,6,94
Shift	19
Short Branches	
	26
Side Effects, 680C	115
Signed Numbers	9
Size	106
Skipped Records	97
Slash	18
Source File	3,4,99
Source File Format	4
Source Line Format	5,6,7
Stack Addressing, 6809	51
Stack Mode, 6809	51
Star	14,18,25
Star-Apostrophe	14
Start Address	84,89
String	66
Subfield	5
Subtract	18
Symbol Definition Directives	59
Symbol Syntax	15
Symbol Table	87
Symbol Table Format	105
Symbol, A	165
Symbol, B	16
Symbol, CC	
	16
Symbol, D	16
Symbol, DP	16
Symbol, Default Value	76
Symbol, M6800	16
Symbol, M6801	16
Symbol, M6809	16
Symbol, PC	16
Symbol, PCR	16

þ

ASM REFERENCE MANUAL 6/Ø1/83 INDEX

Symbol, S	16
Symbol, U	16
Symbol, X	16
Symbolic Values	14
Symbols	15,26,106
Symbols, Pre-Defined	16
Symbols, Reserved	16
Syntax	2, 5, 27, 42, 58
TABS	92,96,107
TFR	28,43,112,115
TITLE	6,94,95
TRUE	17
Tab	4,5,66
Times	18
Tutorial	3
Two-Pass	3
Unsigned Numbers	3 9
Values	9
Values, Character	13
Values, Implicit	14
Values, Manifest	10
Values, Symbolic	14
WI= <exp></exp>	86
WITH	7,9,24,84,85,90,100
Zero Offset, 6800	31
Zero Offset, 6809	46
[], 6800	30
[], 6809	45
	45

• •

Q