# REFERENCE MANUAL

# SHUGART 706/712 HARD DISK

1

# Silicon Valley Computer /(408)288-8837

11	<b>9</b>	
Ē	® و	
-	<b>B</b>	
11	3	
-		
	9	TABLE OF CONTENTS
-	3	
-	3	Dest
:		Page
-	<u>ب</u>	TABLE OF CONTENTS       iii         LIST OF FIGURES       vi         LIST OF TABLES       vii         ABBREVIATIONS/MNEMONICS       viii         NOTICE TO USERS       viii
-	3	PRODUCTION DESCRIPTION
-	· . •	SECTION I INTRODUCTION 1-1
-	P	1.1       Purpose       1-1         1.2       General Description       1-1         1.3       Specifications Summany       1-2
		1.3.1       Performance Specifications       1-2         1.3.2       Functional Specifications       1-2         1.3.3       Physical Specifications       1-2         1.3.4       Reliability Specifications       1-3         1.4       Functional Characteristics       1-3         1.4       Cargaal Operation       1-3
-		1.4.2Read/Write and Control Electronics1.41.4.3Drive Mechanism1.41.4.4Positioning Mechanism1.41.4.5Read/Write Heads and Disk(s)1.41.4.6Atr Filtration System1.41.4.7Spindle Lock and Brake1.61.4.7Spindle Lock and Brake1.6
		1.5       Functional Operations       1-0         1.5.1       Power Sequencing       1-6         1.5.2       Drive Selection       1-6         1.5.3       Track Accessing       1-7         1.5.4       Peed Operation       1-8
	: ;	1.5.4         Read Operation         1-8           1.5.5         Write Operation         1-8           1.5.6         Head Selection         1-8
		SECTION II         ELECTRICAL INTERFACE         2-1           2.1         Introduction         2-1           2.2         Control Input Lines         2-2           2.1         Drive Select 1-4         2-4           2.2.2         Direction In         2-4           2.2.3         Step         2-4           2.2.4         Head Select 2° and 2'         2-5           2.2.5         Write Gate         2-6           2.2.6         Reduced Write Current and Precompensation         2-6           2.3.1         Track 00         2-6           2.3.3         Ready         2-6           2.3.3         Ready         2-6
		lii

# TABLE OF CONTENTS (CONT.)

Ż

L

	2.4 2.5 2.6 2.7 2.8	2.3.4       Write Fault         2.3.5       Seek Complete         Data Transfer Lines	2-7 2-7 2-8 2-8 2-8 2-8 2-8 2-8 2-9 2-9
SECTION III		CAL INTERFACE	3-1 3-1 3-1 3-2 3-2
SECTION IV	PHYS 4.1 4.2	CAL SPECIFICATIONS	4-1 4-1 4-2
SECTION V	5.1	DEFECTS AND ERRORS Error Mapping and Qualification 5.1.1 Causes of Errors 5.1.2 Error Definition 5.1.3 Media Defect Definition 5.1.4 Error Map 5.1.5 User Error Mapping Error Acceptance Criteria System Generated Errors	5-1 5-1 5-1 5-1 5-2 5-2 5-2 5-2 5-2
SECTION VI	C 1	DRDING FORMAT Track Format Gap Length Calculations 6.2.1 Gap 1 6.2.2 Gap 2 6.2.3 Gap 3 6.2.4 Gap 4 Write Precompensation	6-1 6-2 6-2 6-2
SECTION V	/II CU 7.1 7.1	TOMER INSTALLABLE OPTIONS Full-Height Faceplate Kit Low-Power Slow Start Jumper	7-1 7-1 7-2
		OPERATIONS DESCRIPTIONS	
SECTION	ЛШ ТН 8. 8.		. 8-2 . 8-2 . 8-2 . 8-2 . 8-2 . 8-2 . 8-2 . 8-2

}

 8.2.5
 Stepper Damping Time Out Routine
 8-3

 8.2.6
 Seek Function Foreground
 8-3

 8.2.7
 Foreground End and Interrupt Return
 8-4

 8.3
 Lesser Priority Critical Tasks (Background)
 8-4

 8.3.1
 System Startup Code
 8-5

 8.3.2
 Spindle Motor Initialization
 8-5

# TABLE OF CONTENTS (CONT.)

- 1 à

- . .

Ξ.,

	8.3.3 Microprocessor Control Fault Indicator Function	5-/
• • • •	8.3.5 Initialize Code End 8.3.6 Spindle Motor Background 8.3.7 Motor Status Monitor	8-7
· · · ·	8.3.7       Motor Status Monitor         8.3.8       Warm-up Settling Extension Countdown         8.3.9       System Background Loop Control	8-7
	8.3.10 Loss of Index Monitor	8-8 8-8
	8.3.12 Seek Ramping Calculate Function	8-8 8-8
:•	8.3.14       Actuator Lube Unstick Routine         8.3.15       Automatic Actuator Reset to Track Zero (Recal Function)         8.3.16       Write Current Control Function	8-8
: <b>.</b> •	8.3.16       Write Current Control Function         8.3.17       Drive Select LED Monitor         8.3.18       Background Code End         8.4       System Initialization Tasks	8-9 8-9
		9-1
1.	9.1 Uncrating	9-1 9-1
	9.2.1 Packaging and Identification	2-1
<b>.</b>	9.3 Packing for Reshipping	9-4
、 <sup>3</sup>	SECTION X DRIVE INTERCONNECT	10-1
	SERVICING INFORMATION	
- · .		
- 1 - 1	SECTION XI SPARE PARTS	11-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE	11-1 11-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diamostic Techniques	11-1 11-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troublesbooting	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Remean and Replacement Procedures	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Removal and Replacement Procedures         12.7.1       Removal of Control PCB         12.7.2       Replacement of Control PCB         12.7.2       Replacement of Control PCB	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Removal and Replacement Procedures         12.7.1       Removal of Control PCB         12.7.2       Replacement of Control PCB         12.8       Alignment Procedures         12.9       Preventive Maintenance	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-2 12-4 12-4
	11.1       Routine Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Removal and Replacement Procedures         12.7.1       Removal of Control PCB         12.7.2       Replacement of Control PCB         12.8       Alignment Procedures         12.9       Preventive Maintenance         SECTION XIII       ILLUSTRATED PARTS CATALOG	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-2 12-4 12-4
	11.1       Routine Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Removal and Replacement Procedures         12.7.1       Removal of Control PCB         12.8       Alignment Procedures         12.9       Preventive Maintenance	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         11.2       Emergency Order Entry         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7       Removal and Replacement Procedures         12.7.1       Removal of Control PCB         12.8       Alignment Procedures         12.9       Preventive Maintenance         SECTION XIII       ILLUSTRATED PARTS CATALOG         13.1       Description         13.2       Indented Level	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1
	11.1       Routine Order Entry         11.2       Emergency Order Entry         SECTION VII       MAINTENANCE         12.1       Introduction         12.2       Maintenance Equipment         12.3       Diagnostic Techniques         12.4       Test Point Locations         12.5       Troubleshooting         12.6       Checks and Adjustments         12.7.1       Removal of Control PCB         12.7.2       Replacement Procedures         12.7.2       Replacement of Control PCB         12.8       Alignment Procedures         12.9       Preventive Maintenance         SECTION XIII       ILLUSTRATED PARTS CATALOG         13.1       Description         13.2       Indented Level         13.3       Quantity per Assembly         13.4       Recommended Spare Parts Stocking Guide	11-1 11-1 12-1 12-1 12-1 12-1 12-1 12-1 12-2 12-4 12-4 12-4 12-4 12-5 12-5 13-1 13-1 13-1 13-1 13-1 13-4 14-1

# LIST OF FIGURES

ھ

Figure	Title	Page
1-1	Shugart 706/712 Rigid Disk Storage Drive	. 1-0
1-2	Read/Write Head Positioning Mechanism	. 1-5
1-3	Air Filtration System	. 1-5
1-4	Spindle Lock	. 1-6
1-5	Shipping Zone	. 1-7
2-1	J5 Interface and J1 Power Connections	. 2-1
2-2	J6 Interface Connection	. 2-2
2-3	Control Input Driver/Receiver Combination	. 2-3
2-4	Jumper Locations	. 2-3
2-5	Normal Step Mode	. 2-4
2-6	Buffered Step Mode	. 2-5
2.7	Head Selection Timing	. 2.5
2-8	Index Timing	. 2.6
2-9	Data Transfer Line Driver/Receiver Combination	. 2.7
2-10	MFM Read/Write Data Timing	. 2.8
2-11	General Control Timing Requirement	. 2-9
3-1	Interface Connector Locations	. 3-1
3-2	J1 Connector	. 3-1
3-3	J5 Connector Dimensions	. 3-2
3-4	J6 Connector Dimensions	. 3-2
4-1	Mounting Dimensions	. 4-1
6-1	Track Format	. 6-1
7-1	Full-Height Faceplate Kit	. 7-1
7-2	Low Power Option (Early Models)	. 7-2
7-3	Jumper Installation and Fabrication	. 7-2
8-1	Logic Diagram	. 8-1
8-2	Foreground Routines Sequencing	. 8-3
8-3	Background Routines Sequencing	. 8-6
9-1	Single Unit Packaging Configuration	. 9.2
9-2	Ten Units Packaging Configuration	. 9.3
10-1	Multiple Drive Configuration	. 10-1
12-1	Locations Diagram	. 12-3
12-2	Removal/Replacement of Control PCB	. 12-4
13-1	Shugart 706/712 Assembly	13-2
13-2	Front Panel and Rail Assembly	13-3
14.1	Control PCB Schematic (2 Sheets)	14-3

)

)

÷

vi



- - - - - - -

- 3

- -

- 1

- 7

- 🚡

- 1

3

-

# LIST OF TABLES

#### Page Table Title 2-1 2-2 6-1 8-1 8-2 9-1 9-2 12-1 12-2 12-3 13-1 Shugart 706/712 PSI ..... A-1 A-1

vii

13

1

# **ABBREVIATIONS/MNEMONICS**

ВКРС	Background Port C	MFM	Modified FM
bpi	Bits per Inch	MLC	Machine Language Code
CRC	Cyclic Redundancy Check	PCB	Printed Circuit Board
D	Prompt Character	PP	Print Parameters
fci	Flux Change per Inch	PWM	Pulse Width Modulation
ID	Identification	RCFLG	Recalibrate Flag
I/O	Input/Output	R/W	Read/Write
IP	Inspect Phase	SEL	Select
LED	Light Emitting Diode	tpi	Tracks per Inch
LSI	Large Scale Integration	TRK	Track

2

# NOTICE TO USERS

This manual, P/N 39402-0, supersedes, replaces, and incorporates the OEM manual, P/N 39252-1, published April, 1983, and further includes the Publication Change Notice No. 1 dated August 18, 1983, and Publication Change Notice No. 2 dated February 20, 1984. All technical changes have been indicated with a change bar in the text margin or a star symbol in the illustration. While every effort has been made to ensure that the information provided herein is correct, please notify us in the event of an error or inconsistency. Direct any comments on the form at the back of this manual to:

Shugart Corporation Technical Publications, MS 3-14 475 Oakmead Parkway Sunnyvale, CA 94086 (U.S.A.) Phone (408) 737-7900

Shugart makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any purpose.

Further, Shugart reserves the right to revise this publication and to make changes from time to time in the contents hereof without obligation to notify any person of such revisions or changes.

The information contained herein has been copyrighted by the Shugart Corporation. No portion of this document can be duplicated in any form, or sold, without the express written consent of Shugart Corporation. Failure to comply could entail legal action to remedy such violation.

١

# SECTION I INTRODUCTION

## 1.1 PURPOSE

- 9

9

)

~~ . II)

- .a)

- .)

: J

:: .)**)** 

- . R

\_ :]

: ]

.)

3

)

•

1

1

1

2 12

: :>

I 🖓

- 3

二 (多

- 13

2 🗿

- 19

Ì

- 14

20

Þ

This publication is designed as a reference source for OEM engineers, system integrators, service and maintenance technicians, and knowledgeable end users. It is assumed that the reading audience is sufficiently versed in the stateof-the-art with respect to rigid disk drives.

## **1.2 GENERAL DESCRIPTION**

The Shugart 706/712 Disk Drives are random access 5.25 inch (130 mm) Winchester storage devices with one (706) or two (712) non-removable disks as storage media. Each disk surface employs one movable head to service 320 data tracks. These drive are available in half-height or full height configurations.

Low cost and high reliability are acheived through the use of a unique rotary band actuator design, a self-contained microcomputer, and custom LSI circuitry.

The 706/712 interface is either ST506 or ST412 compatible, allowing easy integration into existing systems. Some of the key features of this series are as follows:

- a. Microprocessor-based electronics.
- b. Three custom LSI devices for reliability.
- c. Built-in diagnostics.
- d. Jumper selected exercise routines.
- e. Dedicated landing zone.
- f. Single track seek time is less than latency.
- g. Read/write pre-amp on head arm.
- h. 3370 head flexure design.
- i. Brushless dc spindle motor.

-----

- j. Winchester design reliability in a half-height or full-height package.
  - k. Improved shock and vibration characteristics.

. .

# 1.3 SPECIFICATIONS SUMMARY

,

Þ

# 1.3.1 Performance Specifications

Capacity	706	712
Unformatted		
Per Drive	6.4 Mbytes	12.7 Mbytes
Per Surface	3.2 Mbytes	3.2 Mbytes
Per Track	10,416 bytes	10,416 bytes
Formatted (33 sectors/track)		
Per Drive	5.2 Mbytes	10.3 Mbytes
Per Surface	2.6 Mbytes	2.6 Mbytes
Per Track	8.4 kbytes	8.4 kbytes
Per Sector	256 bytes	256 bytes
Formatted (32 sectors/track)		
Per Drive	5.0 Mbytes	10.0 Mbytes
Per Surface	2.5 Mbytes	2.5 Mbytes
Per Track	8.2 kbytes	8.2 kbytes
Per Sector	256 bytes	256 bytes
Transfer Rate	5.0 Mbits/sec	5.0 Mbits/sec
Access Time (includes settling time)		
Track to Track	16.2 msec	16.2 msec
Average	85 msec	85 msec
Maximum	175 msec	175 msec
Average Latency	8.37 msec	8.37 msec
Start Up Time (typical)	12 sec	12 sec
1.3.2 Functional Specifications		
Read/Write Heads	2	4
Disks	1	2
Cylinders	320	320
Data Tracks	640	1,280
Index/Revolution		1
Rotational Speed	3,600 (±	0,-72) rpm
Recording Density	9,03	36 bpi
Flux Density		36 fci
Track Density		0 tpi
Data Encode Method		IFM
Write Precompensation	12 (±	2) nsec
Reduced Write Current		omatic
		252

.

Shipping Zone (track number)

## 1.3.3 Physical Specifications

Mechanical Dimensions without Faceplate (nominal):

Height	=	1.63 in ( 4.14 cm)
Width	=	5.75 in (14.61 cm)
Depth	=	8.00 in (20.32 cm)
Weight	=	3.0 lbs (1.36 kg)/706
-		3.6 lbs (1.63 kg)/712

353

# 1.3 SPECIFICATIONS SUMMARY

# 1.3.1 Performance Specifications

Þ

I

Capacity Unformatted	706	712
Per Drive	• • • • •	
Per Surface	6.4 Mbytes	12.7 Mbytes
Per Track	3.2 Mbytes	3.2 Mbytes
Formatted (33 sectors/track)	10,416 bytes	10,416 bytes
Per Drive		-0, 110 Uyle3
Per Surface	5.2 Mbytes	10.3 Mbytes
	2.6 Mbytes	2.6 Mbytes
Per Track	8.4 kbytes	8.4 kbytes
Per Sector	256 bytes	256 hunde
Formatted (32 sectors/track)		256 bytes
Per Drive	5.0 Mbytes	10.0 \ //
Per Surface	2.5 Mbytes	10.0 Mbytes
Per Track	8.2 kbytes	2.5 Mbytes
Per Sector	256 bytes	8.2 kbytes
Transfer Rate	5.0 Mbits/sec	256 bytes
_	0.0 10013/ 500	5.0 Mbits/sec
Access Time (includes settling time)		
Track to Track	16.2 msec	
Average	10.2 <b>msec</b>	16.2 msec
Maximum	85 msec	85 msec
	175 msec	175 msec
Average Latency	8.37 msec	8.37 msec
Start Up Time (typical)	12 sec	12 sec
1.3.2 Functional Specifications	:	
	·	
Read/Write Heads	2	<b>^</b>
Disks	1	4
Cylinders	320	2
Data Tracks	640	320
Index/Revolution		1,280
Rotational Speed	1	
Recording Density	3,600 (±0,-	- /2) rpm
Flux Density	9,036	
Track Density	9,036	
Data Encode Method	· 360 t	
Write Precompensation	MFM	
Reduced Write Current	、12 (± 2)	nsec .
Shipping Zone (track number)	Autom	
	353	

# 1.3.3 Physical Specifications

Mechanical Dimensions without Faceplate (nominal):

neight		1.63 in (4.14 cm)
Width		5.75 in (14.61 cm)
Depth	=	8.00 in (20.32 cm)
Weight	2	3.0  lbs (1.36  kg)/706
		3.6 lbs ( 1.63 kg)/712

-	•			
-	2			
		ያ	Environmental Limits:	
•••	9		Host Ambient Temperature: Operating - 41° to 113°F (5° to 45°C)	
. 🛥	.)		Non-operating $-40^{\circ}$ to 140°F (-40° to 60°C)	
=	3		Temperature Gradient:	
	<b>.</b>		Operating — 10°F (5.5°C) per <sup>1</sup> /2 hour Non-operating — 212°F (100°C) per hour non-condensing	
-	 		Relative Humidity:	
-	.7		Operating — 8% to 80% Non-operating — 1% to 95%	
-	.9		Maximum Wet Bulb: Operating — 78°F (25.6°C) non-condensing	
-	3		Non-operating — Non-condensing	
-			Elevation:	
-	-		Operating — 0 to 10,000 ft (0 to 3048 m) Non-operating — -1,000 to 30,000 ft (-305 to 9144 m)	
-			Acoustic Noise: Less than 50 dbA at 3.3 ft (1.0 m)	
-				
:			Shock: Operating — 10 G max (11 msec half sine wave)	
			Non-operating — 40 G max (11 msec half sine wave) Vibration:	
			Operating: 5 - 17  Hz = 0.036  in	
			17 - 150  Hz = 0.55  G	
			200 - 500  Hz = 0.25  G Non-operating:	
		C	5 - 22 Hz = 0.50 G 44 - 500 Hz = 2.00 G	
:			DC Voltage Requirements:	
-	<u>.</u> 0	A	<ul> <li>± 12 Vdc ± 5% .75 A typical (3.9 A max starting for 10 sec) (2.7 A max starting with low pow</li> <li>± 5 Vdc ± 5% 1.6 A typical (2.4 A max)</li> </ul>	er option)
-	0	:	Heat Dissipation = $86 \text{ BTU/hr typical (18.4 watts)}$	
•	. <u>.</u> u		1.3.4 Reliability Specifications	
-	• ø . • Ø		Mean Time Between Failure: 20,000 Power-on Hours typical usage	
	•		Preventive Maintenance: None Required Mean Time to Repair: 12 minutes (PCB only)	
	C.P.		Component Life: 5 years	
	_"		1.4 FUNCTIONAL CHARACTERISTICS	
	ī		1.4.1 General Operation	
•	į,		The 706/712 fixed disk drives consist of read/write heads, read/write and control electronics, trad	
•	: 		mechanisms, media, and air filtration systems. These components perform the following functions:	
			a. Interpret and generate control signals.	
			b. Position the heads over the selected track.	
	ų, i	♥	c. Read and write data.	
	· ite		d. Provide a contaminant-free environment.	
	• :-		1-3	

.=

1.3

### 1.4.2 Read/Write and Control Electronics

The standard microprocessor and electronics are packaged on one printed circuit board containing the following circuits:

- a. Index Generator Circuit
- b. Head Position Actuation Drivers
- c. Read/Write Amplifiers
- d. Drive (READY) up to Speed Circuit
- e. Drive Select Circuit
- f. Write Fault Detection Circuit
- g. Read/Write Head Select Circuit
- h. Ramped (Buffered ) Stepper Circuit
- i. Track 00 Indicator
- j. Brushless Spindle Motor Control Circuits

#### 1.4.3 Drive Mechanism

I The brushless dc drive motor rotates the spindle at 3,600 ( $\pm 0$ , -72) revolutions per minute.

#### 1.4.4 Positioning Mechanism

The read/write heads are mounted on an arm which is positioned by a Fastlex<sup>TM</sup> IV rotary actuator. A stepper motor is used to precisely position the rotary actuator utilizing a unique metal band/capstan concept. Figure 1-2 illustrates this positioning mechanism.


#### 1.4.5 Read/Write Heads and Disk(s)

The recording media consists of a thin, lubricated, magnetic oxide coating on a 130 millimeter diameter aluminum substrate. This coating formulation, together with the low load force/low mass Winchester-type flying heads, permits reliable contact start/stop operation.

Data on each disk surface are read by one read/write head, each of which accesses 320 data tracks. The drive is available in two basic configurations: one disk with two read/write heads (706) or two disks with four read/write heads (712). The heads should be positioned at cylinder 353 via software prior to power down in order to minimize the potential for damage to the recorded data on portable systems. Refer to paragraph 1.4.8.


#### 1.4.6 Air Filtration System

The disk(s) and read/write heads are fully encased in a protective cover using an integral recirculating air system, with a recirculating filter, to maintain a contaminant-free environment. A separate absolute breather filter allows pressure equalization within the envelope to the ambient air without contamination. See figure 1-3.



#### 1.4.7 Spindle Lock and Brake

These drives are provided with an integral fail-safe spindle lock and brake. This solenoid operated, mechanical brake is actuated when dc power is applied to the drive, allowing the spindle to rotate. When the drive is powered off, the solenoid is deactivated allowing the brake to engage the spindle. This prevents the possibility of disk movement during shipping or movement of the drive. During spin down, the brake decelerates the spinning disks quickly to reduce the amount of time that the heads are in unstable flight. See figure 1-4.



#### FIGURE 1-4. SPINDLE LOCK

#### 1.4.8 Read/Write Head Shipping Zone

The unused area of the disk surface, inside the data bands, is designated as a "shipping zone." The heads should be positioned to this area via software before the drive is powered off, prior to moving or shipping the drive. This ensures that if the drive is exposed to severe handling (shock), the data storage area of the disk surface will not be damaged by heads movement on the disk(s). See figure 1-5.

#### **1.5 FUNCTIONAL OPERATIONS**

#### 1.5.1 Power Sequencing

The required power-on sequence for early production units (i.e., 706/712 that are MLC 4 or less) is that both the 5 and 12 volts supplies be "on" within 20 seconds of each other. The order is not important.

No power-on sequence is required for MLC 5 and above. All drives have a speed sense circuit to prevent stepping until the disk is rotating at the proper speed (3,600 rpm). A READY signal will be presented to the controller interface once the disk is up to its normal rotational speed ( $\pm$  2%) for two seconds. At READY time, after an initial power-up, the drive will recalibrate itself to track 00. When the recalibration procedure is complete, SEEK COM-PLETE will go true. Normal seek and read functions can now begin. Refer to paragraph 2.6.

Į


ĺ

Í

ł

#### 1.5.2 Drive Selection

Drive selection occurs when one of the DRIVE SELECT lines is activated. Only the drive appropriately jumpered will respond to the input signals, and the output signals of that drive are then gated to the controller.



- Deactivating the WRITE GATE. а.
- Activating the appropriate DRIVE SELECT line. Ь.
- Being in the READY condition with SEEK COMPLETE true. c.
- Selecting the appropriate direction. d.
- Pulsing the STEP line. e.

...,

••••

•••)

· • •

. .

•• .

.

5

.

Checking for the edge of the -SEEK COMPLETE line (changing from false to true). f.

Stepping can occur at either the normal or buffered rate. During normal stepping, the heads are repositioned at the rate of incoming step pulses. In the case of buffered stepping, incoming step pulses are received at a high rate and are buffered into counters. When all of the steps have been received, they are issued to the stepper drivers at a ramped stepping rate.

Each pulse will cause the heads to move either one track in or one track out, depending on the level of the DIREC-TION IN line. A true on the DIRECTION IN line will cause an inward seek; a false will result in an outward seek toward track 00.

1.7

#### 1.5,4 Read Operation

Reading data from the disk is accomplished by:

- a. Deactivating the WRITE GATE line.
- b. Activating the appropriate DRIVE SELECT line.
- c. Assuring that the drive is READY.
- d. Selecting the appropriate head.

## 1.5.5 Write Operation

Writing data onto the disk is accomplished by:

- a. Activating the appropriate DRIVE SELECT line.
- b. Assuring that the drive is READY.
- c. Clearing any write fault conditions (if thet exist), by reselecting the drive.
- d. Selecting the proper head.
- e. Activating the WRITE GATE and placing data on the WRITE DATA line.

## 1.5.6 Head Selection

Any of the two to four possible heads can be selected by placing the binary address of that head on the two HEAD SELECT lines.

37:

J

)

1

١

ł

# SECTION II ELECTRICAL INTERFACE

# 2.1 INTRODUCTION

÷

: )

Ŀ,

- 1

: <u>-</u>

- 9

- 7,

: 🤃

- ī4

- 14

- is

74

.

<u>\_</u>,

Ţŀ

. .

. .

- . \_ú

i\_

:\_i

i\_i

.

. .

: je


-,-

1.

----

<u>ار ا</u>

The interface for a 706/712 has drive control signal pin assignments per industry standards. See figure 2-1 for the pin assignments.






The signal interface consists of three categories:

- a. Control Input Lines
- b. Control Output Lines
- c. Data Transfer Lines

All control lines are digital in nature and either provide signals to the drive (input) or provide signals to the host (output) via the interface connector J5/P5. The data transfer signals are differential in nature. They provide data either to or from the drive, via J6/P6. See figure 2-2 for the J6/P6 pin assignments.



ï

ł

i

į

ļ

þ

★ FIGURE 2-2. J6 INTERFACE CONNECTION

#### 2.2 CONTROL INPUT LINES


The control input signals are of two types; those intended for multiplexing in a multiple drive system, and those intended to control the multiplexing. The control input signals to be multiplexed are:

- a. The STEP signal
- b. The DIRECTION SELECT signal
- c. The HEAD SELECT 2° and 21 signals
- d. The WRITE GATE signal

The signals which are intended to control the multiplexing are DRIVE SELECT 1 through DRIVE SELECT 4.

The control input lines have the following electrical specifications. See figure 2-3 for the recommended circuit.

Only one drive in the system should be terminated. It should be located at the end of the cable and terminated with a 220/330 ohm resistor pack. This resistor pack can be disabled by removing the jumper block located near the P5 connector. See figure 2-4 for the location.



#### 2.2.1 Drive Select 1-4

DRIVE SELECT, when logically true, connects the drive to the control lines. Only one DRIVE SELECT line may be active at a time.

Jumper options DS1-4 are used to choose which DRIVE SELECT line will activate the interface for that unique drive. See figure 2-4 for the jumper locations.

Į

I

ł

Į

Į

i

i

i

i

ļ

į

ļ

į

Ł

í

1

#### 2.2.2 Direction In


This signal defines the direction of motion of the read/write heads when the STEP line is pulsed. An open circuit, or logical false, defines the direction as "out" and a pulse applied to the STEP line will move the R/W head away from the center of the disk. If the input is shorted to ground (logical true) and a pulse is applied, the heads will move toward the center of the disk, i.e. "in."

## 2.2.3 Step

This line causes the read/write heads to move in the direction defined by the DIRECTION IN line. The motion is initiated at each logical true-to-false transition. Any change in the DIRECTION IN line must be made before the leading edge of the STEP pulse. Stepping can be performed in either the normal or buffered mode:

#### Normal Step Mode

In this mode, the read/write heads will move at the rate of the incoming STEP pulses. The minimum time between successive steps is 3.0 msec, with a minimum pulse width of 500 nsec. See figure 2-5.






#### **Buffered Step Mode**

In this mode, the STEP pulses are received at a high rate and buffered into a counter. After the last STEP pulse, the read/write heads will begin stepping the desired number of cylinders and SEEK COMPLETE (refer to paragraph 2.4.5) will go true after the heads settle on the cylinders. This mode of operation is automatically selected when the time between STEP pulses is less than 200 µsec.

The DRIVE SELECT line may be dropped and a different drive selected 500 nsec after the last STEP pulse has been sent to the drive.

The maximum time between steps is 200  $\mu$ sec, with a minimum pulse width of 3.0  $\mu$ sec. See figure 2-6.



#### FIGURE 2-6. BUFFERED STEP MODF

#### Shipping Zone

1

)

)

- 1

- 1

.

: j

. ]

- -

: 3

ġ

ü

.)

:)

. u

: jù

Ū

: ji

: įi

• •

.....

::

••\_1

:

:.-,

•••

•••

The read/write heads can be accessed to the shipping zone by doing a seek to cylinder 353.

#### NOTE


STEP pulses with periods between 200  $\mu$ sec and 3.0 msec are not permitted. Seek accuracy is not guaranteed if this timing requirement is violated.

## 2.2.4 Head Select 2\* and 21

These two lines provide for the selection of each individual read/write head in a binary coded sequence. HEAD SELECT 2° is the least significant line. When all HEAD SELECT lines are false, head 0 will be selected. Table 2-1 shows the HEAD SELECT sequence and model variations for the HEAD SELECT lines. See figure 2-7 for the timing sequences.

TABLE 2-1. HEAD SELECT (1 = FALSE, 0 = TRUE)

HEAD SELECTED 712	HEAD SELECTED	ECT LINE	HEAD SEL
0	0	1	1
1	1 1	i	ò
2	IMPROPER SELECT	Ó	1
3	IMPROPER SELECT	ō	Ó



## 2.2.5 Write Gate

The active state of this signal (logical 0 level) enables WRITE DATA to be written onto the disk. The inactive state of the signal (logical 1 level) enables data to be transferred from the drive and STEP pulses to reposition the head arm. See figure 2-7 for the timing sequences.

# 2.2.6 Reduced Write Current and Precompensation

The 706/712 provides for automatic reduced write current switching. Optimum precompensation is 12 nsec and should be used on cylinders 128 through 320.

### 2.3 CONTROL OUTPUT LINES

The control output signals are driven with an open collector output stage capable of sinking a maximum of 40 mA at logical 0 (true), with a maximum voltage of 0.4 V measured at the driver. When the line driver is at logical 1 (false), the driver transitor is off and the collector cut-off current is a maximum of 250  $\mu$ A.

All J5 output lines are enabled by their respective DRIVE SELECT lines.


Figure 2-3 shows the recommended control signal driver/receiver combination.

#### 2.3.1 Track 00

This interface signal indicates a true state (logical 0) only when the read/write heads of the selected drive are at track 00 (the outermost track) and the access circuitry is driving current through phase one of the stepper motor. This signal is false (logical 1) when the read/write heads of the selected drive are not at track 00. The state of this line is undefined when SEEK COMPLETE is false.

### 2.3.2 Index

The drive provides this interface signal once every revolution (16.74 msec typical) to indicate the beginning of the track. Normally this signal is a logical 1 (false) and makes the transition to logical 0 (true) for a period of approximately 200  $\mu$ sec once each revolution (see figure 2-8).



#### 2.3.3 Ready

This interface level, when true (logical 0), together with SEEK COMPLETE, indicates the drive is ready to read, write, or seek, and that the signals are valid. When this line is false (logical 1), all seeking and writing is inhibited at the drive.

READY will be true after the drive is up to speed  $(\pm 2\%)$  for two seconds. The typical time for READY to become true after power-on is 12 seconds (21 seconds when the low power option has been utilized). After the automatic actuator recalibration process, typically six seconds, SEEK COMPLETE will also become true. It is now safe to seek the drive, but an additional two minutes should be allowed for thermal expansion to stabilize before any write operations are performed.

I

#### 2.3.4 Write Fault

1

٦,

: **\_** 

: : : :

. .

•

::

•

:.

:\_

\_

••

١

This signal, when active (logical 0), is issued to indicate a condition exists at the drive that could cause improper writing on the disk. A WRITE FAULT occurs whenever one of three conditions occurs:

- a. The read/write heads are improperly selected.
- b. The dc voltage is more than 25 percent out of tolerance.
- c. The actuator or spindle control system is faulted.

To reset the WRITE FAULT line, deselect the drive for at least 500 nsec.

#### NOTE

The WRITE FAULT line will not reset if the fault condition still exists after deselection of the drive.

#### 2.3.5 Seek Complete

The SEEK COMPLETE signal will go true (logical 0) when the read/write heads have settled on the final track at the completion of a seek. Reading or writing should not be attempted until SEEK COMPLETE is true.

The SEEK COMPLETE will go false in two cases:

- a. A recalibration sequence is initiated (by the drive logic) at power-on if the read/write heads are not over track 00. Refer to paragraph 2.7.
- b. After the leading edge of a STEP pulse (550 nsec typical) or the first of a series of Step pulses.

#### 2.4 DATA TRANSFER LINES

All lines associated with the transfer of data between the drive and the host are differential in nature and may not be multiplexed. These two pairs of balanced signals are:

- a. MFM WRITE DATA
- b. MFM READ DATA

These signals are provided at the J6/P6 connector on all drives. Figure 2-9 illustrates the driver/receiver combination. See figure 2-2 for the J6/P6 interface connection.




FIGURE 2-9. DATA TRANSFER LINE DRIVER/RECEIVER COMBINATION

1

#### 2.4.1 MFM Write Data

This pair of signals defines the transitions (bits) to be written on the disk. + MFM WRITE DATA going more positive than -MFM WRITE DATA will cause a flux reversal on the track under the selected head providing WRITE GATE is active. This signal must be driven to an inactive state (+MFM WRITE DATA more negative than -MFM WRITE DATA) by the host system when in the read mode. Figure 2-10 shows the timing for MFM WRITE DATA. E

E

E

6

6

6

6

6

E

E

6

E

E

E

6

6

6

E

E


Ę

Ę

6

6

6



## FIGURE 2-10. MFM READ/WRITE DATA TIMING

#### 2.4.2 MFM Read Data

The data recovered by reading a pre-recorded track are transmitted to the host system via the differential pair of MFM READ DATA lines. This transition of the +MFM READ DATA line going more positive than -MFM READ DATA lines represents a flux reversal on the track of the selected head while WRITE GATE is inactive. See figure 2-10.

#### 2.5 SELECT STATUS

A status line is provided at the J6/P6 connector to inform the host system of the selection status of the drive.


The DRIVE SELECT line is driven by a TTL open collector driver as shown in figure 2-8. This signal will go active only when the drive is programmed as drive X (X = 1, 2, 3, or 4) by proper placement of the shorting plug in the vicinity of J5, and DRIVE SELECT X line at J5/P5 is activated by the host system. See figure 2-4 for the jumper location.

# 2.6 GENERAL TIMING REQUIREMENTS

The timing diagram shown in figure 2-11 illustrates the necessary sequence of events (with associated timing restrictions) for the proper operation of the drive.

Note that a recalibrate to track 00 sequence is initiated at every dc power-on. For this auto-recall sequence to function, the following conditions must be met:

- a. The STEP input at J5/P5 is held active.
  - b. The spindle is spinning at its regular speed.



★ FIGURE 2-11. GENERAL CONTROL TIMING REQUIREMENT

#### 2.7 POWER INTERFACE

9

3

9

3

9

)

1

â

: · •

1

13

· 🍙

.

- : •

- 14

-

- ()

These drives require only dc power for operation.

The dc power to a 706/712 drive is via connector J1/P1 located on the solder side of the PCB. The two dc voltages and their specifications, along with the J1/P1 pin designations are shown in table 2-2.

Power from the +5 and +12V supplies may be applied in any order. However, the +5V power must be asserted within 20 seconds of the +12V power-on application.

P6 PIN	DC VOLTAGE	TOLERANCE	CURRENT	MAX RIPPLE (P TO P)
. 1	+ 12 V	±0.6 V DC ±1.2 V STARTING*	.75 A TYPICAL 3.9 A STARTING*	500 mV MAX ALLOWABLE
2.	+ 12 V RETURN			
3	+ 5 V RETURN			······································
4	+5 V	± 0.25 V DC	1.6 A TYPICAL 2.4 A MAX	50 mV MAX ALLOWABLE

\*10 SEC MAX.

#### 2.8 FRAME GROUNDING

These drives require ac grounding of the baseplate. This grounding is accomplished in either of two ways:

- a. The dc voltage returns (+12 V and +5 V) are tied to the ac ground at the power supply.
- b. A separate ground wire (#18 AWG or larger) is attached to a grounding lug on the baseplate in the vicinity of the interface connectors.

39252 10-A

ł

# SECTION III PHYSICAL INTERFACE

## 3.1 INTRODUCTION

- - 0

- . 0

• 7

: ि

0

្ទ

•

**\_**•

**.** 


\_. \_\_\_\_\_

ġ

: 🗇

<u>ان</u>

The electrical interface between a 706/712 drive and the host system is via three connectors. The first connector, J1, provides the dc power; the second connector, J5, provides the control signals for the drive; and the third connector, J6, provides for the radial connection of the read/write signals.



# ★ FIGURE 3-1. INTERFACE CONNECTOR LOCATIONS

#### 3.2 J1/P1 CONNECTION

The dc power connector, J1, is mounted on the component side of the PCB. J1 is a 4-pin AMP Mate-N-Lok connector, P/N 350211-1. The recommended mating connector is AMP P/N 1-480424-0 utilizing AMP pins P/N 61473-1. J1, pin 1, is labeled on the component side of the PCB. Wire used should be #18 AWG. Figure 3-2 illustrates the connector as seen on the component side of the drive PCB.

PIN #	DESIGNATION
1	+ 12 V
2	+ 12 V RETURN
3	+ 5 V RETURN
4	+ 5 V

2 3	0

39025-21-A

# ★ FIGURE 3-2. J1 CONNECTOR

3-1

# 3.3 J5/P5 CONNECTION

Connection to J5 is through a 34-pin PCB edge connector. The dimensions for this connector are shown in figure 3-3. The pins are numbered 1 through 34 with the odd numbered pins located on the component side of the PCB, and even pins located on the solder side of the PCB. Pin 2 is located at the end of the PCB connector closest to the J1 connector and is labeled. A key slot is provided between pins 3 and 5. The recommended mating connector for P5 is a Scotchflex ribbon connector, P/N 3463-0001.

€

6


6

6

1-1-1-1-1-1

6


C






### 3.4 J6/P6 CONNECTION

Connection to J6 is through a 20-pin PCB edge connector. The pins are numbered 1 through 20 with the odd numbered pins located on the component side of the PCB. The recommended mating connector for P6 is a Scot-chflex ribbon connector, P/N 3461-0001. A key slot is provided between pins 3 and 5. Figure 3-4 shows the dimensions of the connector.







SECTION IV PHYSICAL SPECIFICATIONS

# 4.1 MECHANICAL DIMENSIONS

;

•

.

÷,

į,

Ţ

Ţ

Ĵ,

,ī

, î

•

ŗ,

Ţ

<u>.</u>

1

<u>ii</u>

;

• ...

• •

:

: ŗ

10

: \_\_\_\_\_ : \_\_\_\_ : \_\_\_\_

:0

: ``

# 4.2 MOUNTING

The 706/712 drives are capable of being mounted in any position.

### CAUTION

These drives must be mounted with four machine screws. The screws may be installed in either the vertical or horizontal plains into the side rails. The screws must be torqued to ten inch/pounds. The required sway space is 0.075 inch.

E

6

6

E

6

e

**1**...

6

6

Ė

i

# SECTION V MEDIA DEFECTS AND ERRORS

# 5.1 ERROR MAPPING AND QUALIFICATION

In high density digital recording storage systems, it is necessary to increase reliability and improve operational performance. This is done by providing an error detection and correction scheme. For disk storage systems, the predominant error pattern is a burst of errors occuring in one or more tracks. These errors are drop-outs (absent bits), drop-ins (bits added), or bits shifted from their nominal position beyond the tolerance of the data separator.

#### 5.1.1 Causes of Errors

The following conditions may result in errors:

- a. Marginal signal to noise ratio of the read/write circuits.
- b. Marginal characteristics of the media and the read/write heads.
- c. Mispositioning of the read/write heads on the disk.
- d. Defects or imperfections in the disk media.

#### 5.1.2 Error Definition

An error is a discrepancy between recorded data and original data. There can be an extra or missing bit, i.e., a "0" can be transformed into a "1" or vice versa.

Errors fall into two categories: "hard" or "soft." Hard errors are usually the result of media defects and will be repeatable. Soft errors are often caused by items "a" through "c" of paragraph 5.1.1, and will normally not be repeatable.

#### 5.1.3 Media Defect Definition

Most errors resulting from media defects are classified as hard errors. They are attributable to small imperfections in the oxide coating of the disk, such as an impurity within the oxide itself, or a scratch on the surface of the oxide coating.

As the storage size and density of information increases, these defects become more apparent to the system. Winchester technology utilizes a higher bit packing ratio than older types of drives and is therefore more susceptible to this type of error.

1

0

3

i

#### 5.1.4 Error Map

All drives are scanned for hard errors during the manufacturing process. All hard errors (media defects) are logged and an error map is attached to each drive. Each defect listed contains the following information

- a. Track number
- b. Head number
- c. Byte count accurate to  $\pm$  4-bytes (indicates the defective bytes as a location from physical index)
- d. Length of defect in bits

The error map accompanying each drive will typically provide the locations of more hard errors than will be detected by the user system. There are situations, however, where a magnetic anomaly or extra defects caused by improper handling may cause an error that is unique to a particular format or bit pattern. Such a flaw may present itself as a hard error, in addition to those reported on the error map. In the event this situation occurs, it is recommended that the defect be added to the error map and mapped out.

#### 5.1.5 User Error Mapping

Occasionally, errors shown on the error maps supplied with the drive will not show up as errors in the user's system. Similarly, the user may find hard errors in addition to those on the error map during the user's functional tests

The recommended method of mapping is to create a defect directory at cylinder 00. This directory should include the locations of all defective areas, as well as alternate track assignments for those areas.

# 5.2 ERROR ACCEPTANCE CRITERIA

The drive, as received from the factory, will meet the following error criteria:

- a. No disk will have more than ten defective tracks. Of these ten tracks, no more than three will contain multiple defects. Additionally, track 00 of all heads is guaranteed to be error free.
- b. Errors separated by less than 20 bytes from beginning to end, or less, 20 bytes long, are considered one error.

## 5.3 SYSTEM GENERATED ERRORS

It should be noted that errors may also be present as a result of system electrical noise, marginal timing conditions, ground loops in the dc power distribution cable, electro-magnetic interference, radio frequency interference, etc.

# SECTION VI RECORDING FORMAT

# 6.1 TRACK FORMAT

: '

<u>,</u>

.:

•

:

..-

.•

•

. .

:

••

3

•••

...

. د

1

•

-

•.

•

- (

.


-

3

The pupose of a format is to organize a data track into smaller, sequentially numbered blocks of data called sectors. The 706/712's format is a soft sectored type, which means that the beginning of each sector is defined by a prewritten identification (ID) field which contains the physical sector address, plus cylinder and head information. The ID field is then followed by a user data field.

The soft sectored format is a slightly modified version of the IBM system 34 double density format commonly used on 8-inch floppy disk drives. The encoding method used here is modified frequency modulation (MFM).

Figure 6-1 shows each track divided into 32 sectors. Each sector has a data field 256 bytes in length. However, if sector interleaving is used, Gap 4 can be reduced to 32 bytes minimum to accommodate 33 sectors per track. If sector interleaving is not used, and 33 sectors are desired, Gap 3 is 25 bytes and Gap 4 becomes 26 bytes minimum.



#### FIGURE 6-1. TRACK FORMAT

The beginnings of both the ID field and the data field are flagged by unique characters called address marks.

An address mark is two bytes in length. The first byte is always an "A1" data pattern. This is followed by either an "FE" pattern which is the pattern used to define an ID address mark, or an "F8" which is a data address pattern.

The "A1" pattern violates the encode rules for MFM by omitting on clock transition between bits 4 and 5. This makes the address mark pattern unique to any other serial bit combination.

All ID and data field are followed by a 16-bit cyclic redundancy check (CRC) character used for data verification. Each CRC polynomial is unique for a particular data pattern.

Surrounding the ID and data fields are gaps called Interrecord gaps.

#### 6.2 GAP LENGTH CALCULATIONS

#### 6.2.1 Gap 1

The purpose of Gap 1 is to provide a head switching recovery period so that, when switching from one track to another, sequential sectors may be read without waiting the rotational latency time. In addition, Gap 1 allows

physical position "drift" of the index pulse as a function of drive temperature. Gap 1 should be at least 22 bytes (30 bytes recommended) long to correspond with the head switching time and index drift. Gap 1 is immediately followed by a sync field for the ID field of the first sector.

)

)

i

#### 6.2.2 Gap 2

đ

Following the ID field, and separating it from the data field, is Gap 2. Gap 2 provides a known area for the data field write update to occur. The remainder of this gap also serves as the sync-up area for the data field address mark. The length of Gap 2 is determined by the data separator lock-up performance.

#### 6.2.3 Gap 3

Gap 3, following the data field, is a speed variation tolerance area. This allows for a situation where a track has been formatted while the disk is running two percent slower (3531 rpm), then write updated with the disk running at highest speed (3603 rpm).

Gap 3 should be at least 15 bytes in length (this includes two bytes for write turn off).

#### 6.2.4 Gap 4

Gap 4 is a speed tolerance buffer for the entire track. This allows the disk to rotate at the highest rated speed without overflowing the track during a format operation. The format operation which writes the ID fields, begins with the first encountered index and continues to the next index.

#### 6.3 WRITE PRECOMPENSATION

Whenever two bits are written in close proximity to each other, a phenomenon called pulse superposition occurs, which tends to cause the two bits to move away from each other. This is a large factor contributing to bit shift. Other phenomena such as random noise, speed variation, etc., will also cause bit shift, but to a lesser degree.

The effect of bit shift can be reduced by a technique call precompensation, which, by detecting which bits will occur early and which bits will occur late, can effectively minimize the shift by writing these bits in the opposite direction of the expected shift. Bit shift is more apparent on the innermost dat tracks due to pulse crowding. Therefore, precompensation should only be at track numbers greater than or equal to 128. The optimum amount of precompensation for a 706/712 drive is 12 nsec for both early and late written bits. Table 6-1 shows various bit patterns for precompensation. Precompensation pattern detection bits are shifted through a 4-bit shift register. The bit is written out of the third position.

WRITE POSITION	DIRECTION OF SHIFT	
0000	= ON TIME CLOCK	
0001	= LATE CLOCK	
0010	= ON TIME DATA	
0011	= EARLY DATA	
0100	=	
0101		
0110	= LATE DATA	
0111	= ON TIME DATA	
1000	= EARLY CLOCK	
1001	= ON TIME CLOCK	
1010	= ON TIME DATA	
1011	=	
1100	=	
1101	2	
1110	= LATE DATA	
1111	= ON TIME DATA	

### ★ TABLE 6-1. WRITE PRECOMPENSATION

BIT IS WRITTEN CUT OF THIRD POSITION 39025-24

# SECTION VII CUSTOMER INSTALLABLE OPTIONS

# 7.1 FULL-HEIGHT FACEPLATE KIT

: : ]

<u>-</u> \_

i,

÷ ĵ

:0

: 1

: 🤉


· ·]

:::

:-:-

•;-

One of the customer installable options currently available for the Shugart 706/712 disk drives is the Full-height Faceplate Kit, P/N 061597-0. See figure 7-1.




## FIGURE 7-1. FULL HEIGHT FACEPLATE KIT

#### 7.2 LOW-POWER SLOW START JUMPER


In certain system configurations it may be desireable to use a Low-Power Slow Start mode of initialization of the drive. In cases when this is necessary, the mode can be selected by grounding pin 13 of the microprocessor.

On early versions (i.e., MLC 4 only) of the 706/712 PCB (P/N 26141 and 26159) this is accomplished by shorting between pins 12 and 13. See figure 7-2.



On later versions (MLC 5 and above) it is necessary to fabricate a small jumper and install it in location E3 of the

PCB. See figure 7-3.



\$

€

6

€

6

¢

FIGURE 7-3. JUMPER INSTALLATION AND FABRICATION

In each of the above applications, grounding is to be applied to the solder side of the PCB, and removal of the board is not necessary.

# SECTION VIII THEORY OF OPERATIONS

# 8.1 INTRODUCTION

- \_ #

-0

· .

<u></u>

-0

-.-,

- - - ,

: ]

::

- 🗇

],

7

<u>]</u>,

.\_

ي:: د ن

:.

1.

::,

11

...

:.,

.,

.,

:.,

:..,

1.,

τ.,

÷.,


: : Ĵ

All of the tasks of the PCB microprocessor are separated into the following groups:

- a. High priority time critical tasks
- b. Lesser priority time critical tasks.

;

c. System initialization tasks



8-1

#### 8.2 HIGH PRIORITY CRITICAL TASKS (FOREGROUND)

The high priority time critical tasks consist of the following:

- a. Generate the spindle motor waveform and measure the revolution time.
- b. Detect and accumulate the step pulses from the interface.
- c. Generate the stepping waveforms applied to the stepper motor, and perform the actuator velocity ramping (up and down) including pulse width modulation.
- d. Time out the actuator damping interval.

These tasks are updated once each 90  $\mu$ sec by using the microprocessor's internal timer to generate an interrupt for each update. These tasks cannot be interrupted by another task while they are being executed.

The set of program routines associated with these tasks is collectively called the "foreground."

Foreground routines are arranged so that they will sequentially execute one after the other, with each routine performing any necessary action, then handing control to the next routine. The last routine turns processing over to other tasks until the next timer interrupt arrives, at which the foreground process starts over. See figure 8-2.

The following subparagraphs detail the actual foreground routines.

#### 8.2.1 Foreground Loop Control

This is the entry point for the 90  $\mu$ sec interrupt request which is set up at the beginning of the "background" routines. Refer to paragraph 8.3.

This routine saves the accumulator, clears the timer interrupt flag, and updates the background gate counter. Control then passes to the Spindle Motor Foreground.

#### 8.2.2 Spindle Motor Foreground

This measures the revolution period in increments of foreground time by being triggered by INDEX. It then generates a Pulse Width Modulated (PWM) waveform to control spindle motor power. Control now passes to Motor Fault Foreground.

#### 8.2.3 Motor Fault Foreground


This routine determines if the spindle motor speed is correct. If it is not, control is passed to the Foreground End and Interrupt Return routine and all seek functions are skipped. If speed is correct, control passes to the Step Input Buffering Function.

#### 8.2.4 Step Input Buffering Function

If Step Input is not enabled, this means that actuator seeks are still in process, in which case this routine exits immediately to the Stepper Damping Time Out routine. If Step Input is enabled, this routine adds any additional steps to the total step count; the direction is saved; the Step Input flag is disabled; and the Ramp Calculate flag is set true. Control will then pass to the Stepper Damping Time Out Routine.

#### 8.2.5 Stepper Damping Time Out Routine

Damping can be enabled through the Seek Function Foreground or Actuator Lubricant Unstick Routine (Background). If it is not enabled, the routine exits to the Seek Function Foreground. If it is enabled, the actuator is decelerated somewhat with a track arrival delay. This is followed by an additional settling delay which also allows checking for any additional step pulses. If any more step pulses are received, the routine exits early without Setting Seek Complete true. Exit is made to Seek Function Foreground.



## 8.2.6 Seek Function Foreground

The seek flag is set from the Seek Ramping Calculate Function (background). If the seek flag is set, then a step delay is provided to allow time for step settling. If the delay is not done, then the routine exits to Foreground End and Interrupt Return. Otherwise the routine gets a ramp table value and determines if ramping is up or down. It ramping is down and seek is complete, then the actuator slew voltage is tuned off; the seek fuction is disabled; and the damping fuction is enabled.

1

١

If seek is not complete, and ramping is up or down, then step timing is saved; direction is determined; the cylinder address is updated; the new stepper phase is output on port B (see table 8-1); and the routine exits to Foreground End and Interrupt Return.

	PIN NO.	ASSIGNMENT
PORT A	PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0	+ DIR + TRK 000 + FAULT -FAULT CLEAR -READY + SEEK COMPLETE UNUSED + INDEX (+ EDGE)
PORT B	PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0	+ COIL A + COIL B + COIL C + COIL D -STEPPER ENABLE UNUSED UNUSED UNUSED
PORT C	PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0	-SLOW SPIN-UP + REDUCE IW -RUN SPINDLE + BRAKE PICK + LED UNUSED UNUSED UNUSED
PORT D	PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0	+ SEL - DELAY - EXERCISE + ACTUATOR SLEW + STEP INPUT COUNT D + STEP INPUT COUNT C + STEP INPUT COUNT A - STEP INPUT COUNT A

TABLE 8-1. I/O PORT	CONFIGURATION
---------------------	---------------

## 8.2.7 Foreground End and Interrrupt Return

This routine simply restores the accumulator from the stack and returns to the background.

## 8.3 LESSER PRIORITY CRITICAL TASKS (BACKGROUND)

The less time critical tasks are referred to as the "background" and are performed in between foreground interrupts, after the last foreground routine has ended, but before the foreground restarts. Average foreground execution time is approximately 55  $\mu$ sec; therefore, out of every 90  $\mu$ sec time period, the background has about 40  $\mu$ sec to perform its tasks.

The background tasks are arranged sequentially like the foreground, however the last background routine hands control back to the first, thereby establishing a continuous loop. For convenience in timing certain non-critical events, the background loop rate in made self-synchronous with the foreground.

This is accomplished by allowing the beginning of background loop execution to proceed only on every fifth foreground interrupt. Therefore, background loop execution time is  $450 \,\mu\text{sec}$  (5 × 90  $\mu\text{sec}$ ). The only exception to this is that the spindle motor background control routines are exempted from this "gating" process in order to minimize control system phase error.

The less time critical tasks consist of the following:

: : :

: Ū

្មា

- 1.4

- . Tr

- "

: 1

ī

**[**r

-

Ţ,

Ĺ

. .

្រ

. ې

- **r** 

. . **.** 

I ( i

1 ( é

: í ú

: íú

**.** í í

Ĺù

1 í ú

: (<u>.</u>

ςī,

• • •

•

- a. Calculating the duty cycle of the spindle motor power waveform, based upon the measured revolution time.
- b. Monitoring the disk revolution time to generate the Drive Ready signal to the interface, and to determine if spindle motor faults have occurred.
- c. Determining the necessary ramp-up and ramp-down parameters to perform a seek, given the step pulse count as received from the interface.
- d. Performing the automatic actuator reset to cylinder 0 during the drive power-up.
- e. Moving the actuator a full stroke in and out twice in order to distribute the actuator bearing lubricant during drive power-up.
- f. Self-exercising the actuator with continuous random seeks and checking for seek errors when the drive exercise jumper has been installed.

The following subparagraphs detail the actual background routines. See figure 8-3.

#### 8.3.1 System Startup Code

This code initializes the stack pointer and binary arithmetic mode with the following results (see table 8-1):

- a. On Port A the READY and FAULT flags are set to false, and the FAULT CLEAR line is momentarily pulsed true.
- b. On Port B the stepper coil bits are put into Phase A and the Stepper Enable is made false.
- c. On Port C, Reduce Write Current and Brake Pick are true; Run Spindle and LED are false.
- d. On Port D the Actuator Slew is false.


On all four ports, all bits not assigned as outputs are configured as inputs.

The routine then jumps to Spindle Motor Initialization.

#### 8.3.2 Spindle Motor Initialization

This routine initializes the spindle motor control constants and variables. The spindle brake is held at high current for about one second. Brake power is then reduced and the spindle motor is ramped up to 100 percent for about 8 seconds, using pulse width modulation.

Full spindle power is held for an additional X seconds while the spindle index is counted. If X or more index pulses have occurred, then control goes to Seek Function Initialization, otherwise there is a spindle failure and control goes to the Microprocessor Control Fault Indicator function.



)

ø

FIGURE 8-3. BACKGROUND ROUTINES SEQUENCING

## 8.3.3 Microprocessor Control Fault Indicator Function

- i

- . ъ

- 10

- i i i

- 16

- 16

- เม

- ដែ

ιù

ើរ

: 🖻

. 🖬

៊ដ

] ដោ

· . I

- 10

200

Ξŵ

215

2 (1)

10

1

Ĩ.

- 1

3 🚯

= ī

= <u>j</u>

- 49

- 19

Ξġ

2

This routine removes power to the spindle motor and stepper motor; the foreground interrupts are halted, and the READY line is set false. The FAULT latch is pulsed and:

- a. If no jumpers are installed, or if the delay jumper (E1) is installed, then all motor power is removed and the LED is flashed as shown in table 8-2.
- b. If only the exercise jumper (E2) is installed, then the microprocessor returns to System Startup and restarts.

NUMBER OF FLASHES	SOURCE OF FAULT
1	RESERVED.
2	RESERVED.
3	SPINDLE FAILED TO START.
4	SPINDLE FAILED AFTER ACHIEVING FULL SPEED SUCCESSFULLY.
5	ACTUATOR FAILED TO RESTORE TO CYLINDER ZERO.
6	ACTUATOR SEEK ERROR DETECTED DURING DRIVE SELF-EXERCISE.
7	LOSS OF SPINDLE INDEX SIGNAL

## TABLE 8-2. LED FAULT CODES

#### 39402-08

### 8.3.4 Seek Function Initialization

This initializes the actuator seek function control constants and variables. The routine then goes directly to Initialize Code End.

### 8.3.5 Initialize Code End

This starts the 90  $\mu$ sec foreground interrupts, and the system enters the continuous background loop by going directly to Spindle Motor Background.

## 8.3.6 Spindle Motor Background

This takes the index time flag, passed from the foreground, and determines if the speed is correct. If it is, no changes are made and the routine goes to the Motor Status Monitor.

If the speed is not correct, the index time error is integrated and added to the current index time error to determine and set the motor power factor. The routine then goes to the Motor Status Monitor.

### 8.3.7 Motor Status Monitor

This monitors the index time to determine if the motor speed is out of tolerance. It sets the FAULT line to true if the speed varies more the  $\pm 1.61$  percent for six revolutions. If the speed drops below 92 percent for more than ten revolutions, the routine jumps to Control Fault Indicate Function (paragraph 8.3.3), otherwise it goes to the Warm-up Settling Extension Countdown.

## 8.3.8 Warm-up Settling Extension Countdown

A countdown of two minutes allows drive warm-up time and provides longer seek settling time during warm-up. The routine then goes to System Background Loop Control.

#### 8.3.9 System Background Loop Control

If five 90  $\mu$ sec foreground loops have occurred since the last time this function was entered, then control proceeds to Loss of Index Monitor; otherwise control goes back to Spindle Motor Background (paragraph 8.3.6).

#### 8.3.10 Loss of Index Monitor

If INDEX has not occurred during the last 115 msec, then control goes to the Control Fault Indicate Function (paragraph 8.3.3); otherwise control proceeds to Cylinder Address Rezero Monitor.

#### 8.3.11 Cylinder Address Rezero Monitor

If the actuator is on cylinder 0 and the exercise jumper (E2) is not installed. then the cylinder address variables are set to zero; otherwise control proceeds to the next step.

#### 8.3.12 Seek Ramping Calculate Function

If Ramp Calculate is not enabled by either the Step Input Buffering Function (paragraph 8.2.4) or the Drive Actuator Self-exercise Function (paragraph 8.3.13), the control proceeds to the Drive Actuator Self-exercise Function.

If Ramp Calculate is enabled, it accepts the step sum and direction of inputs and produces the necessary seek control values to effect a buffered seek. The actuator track zero flag is monitored and outward seeks from cylinder 0 are inhibited, unless the delay jumper (E1) is installed in which case such seeks are allowed (this facilitates the adjustment of the crash stop and track zero flag).

If the exercise jumper (E2) is installed, the actuator cylinder address variable will be compared with the track zero flag to detect possible seek errors during self-exercise.

If seek errors are detected, control goes to the Control Fault Indicate Function (paragraph 8.3.3), otherwise control passes to Drive Actuator Self-exercise Function.

#### 8.3.13 Drive Actuator Self-exercise Function

If the exercise jumper (E2) is installed then this routine uses its internal random number generator to create a continuing series of pseudo-random seek values which insure full disk coverage during exercise.

If the delay jumper (E1) is not installed, this function will delay itself for 10 msec; if it is installed, the delay will be 500 msec. If the exercise jumper (E2) is not installed the control proceeds to Actuator Lube Unstick Routine.

#### 8.3.14 Actuator Lube Unstick Routine

This routine is enabled by a flag passed from the Automatic Actuator Reset to Track Zero function, otherwise known as Recal (recalibrate). It seeks from cylinder 0 to the end cylinder and back twice. It enables the damping function when done, and control passes to the next step.

#### 8.3.15 Automatic Actuator Reset to Track Zero (Recal Function)

Upon system start, the Seek Function Initialization (paragraph 8.3.4) sets the Recal Flag (RCFLG) to indicate that the actuator arm has not been calibrated to track zero and to provide for a ten revolution delay before Recal. The Motor Status Monitor (paragraph 8.3.7) checks to see of the unit has been recalibrated. If not, it checks the disk revolution period to see if the disk is running fast enough.

If it is, RCFLG is incremented once each time the Motor Status Monitor is entered. After ten entries, i.e., ten disk revolutions, RCFLG is incremented to zero. If it is not, the routine is exited. If it is, the actuator is stepped outward 512 steps or until track zero is found.

The Actuator Lube Unstick Routine is enabled by setting the LUBE flag (paragraph 8.3.14) and control passes to the Write Current Control Function.

# 8.3.16 Write Current Control Function

This routine sets + REDUCE IW signal on port C, bit 6 high, when the cylinder address (TRKL and TRKH) is greater than the write current switchover point (WRITSW). See table 8-1.

. with

The routine then passes control to Drive Select LED Monitor.

## 8.3.17 Drive Select LED Monitor

This function checks port D, bit 7 (+SEL), to see if it is high; indicating that the drive is selected. If it is, bit 3 in BKPC (port C Backgroung Bit Control) is set high. If +SEL is low, then bit 3 in BKPC is set low. See table 8-1.

Control now proceeds to the next routine.

# 8.3.18 Background Code End

This routine merely jumps to the beginning of Spindle Motor Background, continuing the background loop.

# 8.4 SYSTEM INITIALIZATION TASKS

System initialization tasks are performed only once for each microprocessor restart. Once most initialization tasks are completed, the foreground interrupts are started and control is given to the continuous background loop. Remaining initialization tasks are completed in the background loop and make use of its time (as gated in the foreground) to time necessary events.

These initialization tasks consist of:

- a. Setting up the microprocessor internal registers and placing the various input and output pins of such into the proper initial state.
- b. Clearing the drive fault latch.
- c. Applying power to the spindle motor and verifying that it begins to rotate properly.

1

- 14

## SECTION IX PACKAGING INSTRUCTIONS

## 9.1 UNCRATING

:1

**:**1

::

۰. ۲

• 7

: [

:: 7

ີເ

ຼີເ

٦,

٦.

ູ້ເ

<u>ت</u>. :

: **-**c

. ີເ

. . .

....

- - L-

Ξſr

111

....

<u>: o</u>

:0

•• U

:--

• 4

• • • •

: <u>-</u>9

: 4

Due to the integral spindle actuator lock, no special instructions for uncrating or packaging are required.

The Shugart 706/712 drives are shipped in two manners as follows:

a. A single unit in a single carton (figure 9-1).

b. Ten units in a single carton (figure 9-2).

It is suggested that packing materials be kept in case the unit must be returned to Shugart for repair. Regardless, the unit must be individually packaged in comparable packing as shipped to preclude damage in shipping and handling. Damage to the unit as a result of inadequate packaging will void the warranty on the unit.

Inspection of the unit(s) should be made in accordance with the specifications of paragraph 9.2.

## 9.2 RECOMMENDED RECEIVING INSPECTION

#### 9.2.1 Packaging and Identification

The individual and palleted containers should be inspected for exterior damage.

Each shipment contains a packing slip, listing as a minimum the Customer Purchase Order Number, quantity, stock number, dash level, and MLC level.


Each unit is individually protected as shown in figures 9-1 and 9-2.


The container should be free of foreign matter and clean.

#### 9.2.2 Mechanical Inspection

The following visual checks should be made for each unit:

- a. Verify the model number, serial number, and MLC level.
- b. Check for loose screws and sub-assemblies.
- c. Inspect for loose connectors or missing jumpers.
- d. Check for exposed wires on cables and connectors.





## °9.2.3 Functional Testing

Shugart recommends using the ADC T-650 Tester with Level E-6 Software. This tester is specially programmed for all 5.25 and 8-inch fixed disk products.


The functional tests performed by the ADC Tester are as follows:

D = Prompt character and indicates the program is ready to accept commands from the user.

IP = Inspect Phase command code is available for displaying the contents of a phase.

TABLE 9-1. PRINT PARAMETERS

PP = Print Parameters. See table 9-1



The following example (table 9-2) is a print out of the test program with the Printer Option for the ADC.

WHICH PH	ASE? 0	
MS/	4	SET MARGIN CODE = 3
TM/	1	TEST MARGINS
P2/	1	SET WORST CASE PATTERN
F1/	1	FORMAT DISK DENSITY 1
WT/	1.	WRITE DATA INTEGRITY TEST
BT/	1	READ DATA INTEGRITY TEST
BB/	500	RANDOM READ DATA TEST
RV/	1	READ REVERSE TEST
WAI	1	OVERWRITE TEST
RA/	1	OVERREAD TEST
WCI	1	WORST CASE SEEK TEST
TM/	1	TEST MARGINS
HO/	i	HOME THE DRIVE
PK/	353	MAX CYLINDER

#### TABLE 9-2. TEST PROGRAM

39402-12

€

é

#### 9.3 PACKING FOR RESHIPPING

To prepare a drive for shipment:

- a. Locate the heads to the Shipping Zone (refer to para. 1.4.8).
- b. Place the drive in the protective plastic sleeve.
- c. Place this configuration into the inner container.
- d. The inner container is to be sandwiched between the foam inserts.
- e. The entire array is then placed into the outer container and sealed.

Failure to follow these procedures may result in damage to the drive(s).



;

: •

:0

~ Ū

:0

:0

:0

:0

: 🧿

: 3

در. .

:ා :ා

:5

:;;

.....


1

::•

....

••--

The electrical connection between the Shugart 706/712 and the control system is shown in figure 10-1. For daisychain configurations, the terminating networks must be removed from all but the last drive in the chain. Refer to paragraph 2.3.



## SECTION XI SPARE PARTS

Shugart Corporation, in its commitment to provide service to its customers, has available a dedicated and professional Spare Part/Logistic support group to support the OEM customer base as well as the end user.

# 11.1 ROUTINE ORDER ENTRY

1

• •

•

. . ,

÷,

្រ

٤.

٢

ï

÷

2 -÷

;

.

• --

ָי

• •

î,

-

: 1

• • • •

: 5

1

• [.

:0

:0

: ;

Routine orders (domestic open accounts) in the U.S. may be placed with Shugart Corporation by phone, facsimile, TWX, or by mail. All verbal orders will be booked as received but will require confirming purchase documents before the order is processed for confirmation or shipment.

PHONE:	(408) 737-7900 (Ask operator for Spares)
TWX:	(910) 339-9355
FACSIMILE:	(408) 735-7486
MAIL:	Shugart Corporation 475 Oakmead Parkway Sunnyvale, CA 94086 ATTN: Spare Parts Dept.

# 11.2 EMERGENCY ORDER ENTRY

Requests for parts required on an emergency basis should be communicated to Shugart Corporation by either TWX or phone. Be particularly careful to ensure that all applicable information is communicated.

1

## SECTION XII MAINTENANCE

## **12.1 INTRODUCTION**

: . . ٢

<u>.</u>

- . .

- - 1

- • 1

· 1

Ē

: **Î** 

<u>\_</u>,

\_+

٦,

1

Ĵ,

1.7

:.]

: <u>-</u>1

::\_,

::\_\

....

Ξ,

• • •

...

::,

•

.

:.

•••

:..

...

h

The Shugart 706/712 has been designed to require no maintenance under normal operating conditions. This section will discuss those steps to be taken in the event of a drive malfunction.

### **12.2 MAINTENANCE EQUIPMENT**

:

The only equipment required is an ADC T-650 Tester and an oscilloscope. Refer to paragraph 9.2.3. for ADC test procedure.

#### **12.3 DIAGNOSTIC TECHNIQUES**

The 706/712's are equipped with a self-exerciser that supplements any diagnostic requirements.

#### 12.4 TEST POINT LOCATIONS

Although test points are evident on the PCB, these are used for testing during the manufacturing operations. No testing is required of the end user.

### **12.5 TROUBLESHOOTING**

Tables 12.1 through 12.3 show the procedures for determining possible problems.

### TABLE 12-1. PCB VERSUS DRIVE FAILURES

	PROBLEM IS IN			
DESCRIPTION	THE DRIVE	THE PCB'S	EXTERNA	
MOST ERRORS OCCUR ON TRK 00	x · · · <b>x</b>			
ERROR OCCURS ON TRK 317	×			
WRITE FAULT IN WRITE MODE		x		
ONLY SELECT HEAD 0 AND HEAD 1 NOT HEAD 2 AND 3		x		
SYSTEM TIME OUT ERROR.	×	x		
DRIVE UNABLE TO COME UP TO SPEED.	x	x		
DRIVE NOT RUNNING TESTS WITH OTHER FIXED DRIVES**			x	
BRAKE NOT FUNCTIONING RIGHT***		x		
GND BUTTON NOISY		X ;		

## TABLE 12-2. INSPECTION OF THE DRIVE

An addition PROBLEM IS IN a fight of			
THE DRIVE	THE PC8'S	EXTERNAL	
<b>X</b> ·			
x			
x			
	x		
x			
X X X X			
X X X X	x	x	
	THE DRIVE X X X X X X X X X X X X X X X X X X X	THE DRIVETHE PC8'SXX	

39402-14

}

### TABLE 12-3. SIGNALS INSPECTION

CHECK THE DIFFERENTIAL SIGNAL ON TP11 AND TP12 IN BOTH WRITE A RECORD AMPLITUDE AND RESOLUTION.	AND READ MO	DE ON ALL THE	HEADS AND
	PROBLEM IS IN		
DESCRIPTION	THE DRIVE	THE PCB'S	EXTERNAL
SIGNAL LOOKS OK ON SOME HEADS AND NOT ON OTHERS	<b>X</b> .		
SIGNAL LOOKS GOOD ON TP11 AND TP12 AND NOT ON TP14 AND TP16		x	
DRIVE NOT HANDLING DATA		x	
WRITE FAULT WHEN TRYING TO WRITE		x	
DRIVE NOT SEEKING		×	
SIGNAL LOOKS GOOD ON TP11 AND TP12 DURING WRITE MODE BUT NO SIGNAL DURING READ MODE	×	x	


39402-15

)

## 12.6 CHECKS AND ADJUSTMENTS

The only adjustment necessary to the 706/712 is brake adjustment after installing a new PCB, or when necessary. The following steps define the procedures to be followed (see figure 12-1):

- a. With the control PCB is its normal position, note that the brake pad and spindle motor can be seen through the slot opening.
- b. Loosen the five screws securing the PCB to the drive; do not remove.




- Push the brake pad away from the spindle rotor to see that the brake has sufficient stroke to clear the g. spindle. The stroke should be about 0.020 inch (0.5 mm).
- After the five mounting screws have been properly tightened, fill the screw heads with glyptol. h.

# 12.7 REMOVAL AND REPLACEMENT PROCEDURES

## 12.7.1 Removal of Control PCB

The following steps define the process to be followed for the removal of the Control PCB (see figure 12-2):

- Remove and retain the five mounting screws. a.
- Lift the Control PCB and Front Panel Rail Assembly about 2 inches (51 mm) and unplug the spindle, Ь. stepper, and flex circuits.
- с. Remove the PCB.
- Replace the Front Panel Rail Assembly and mounting screws. d.



39402-17

3

E

E É

€

E

6

6

E

į E

E

e

# FIGURE 12-2. REMOVAL/REPLACEMENT OF CONTROL PCB

## 12.7.2 Replacement of Control PCB

The following steps give the sequence with which to install a control PCB (see figure 12-2):

- Remove and retain the five mounting screws. a.
- Place the Control PCB on the drive at an angle, as shown, to allow the cables to be plugged in. Place Ь. the edge with the cut-out under the lip of the side rail, but over the stand-offs.
- Plug in the three circuit cables. Be sure the cables are fully inserted into position. С.

- d. Lower the Control PCB carefully on to the stand-offs with the cables not interferring with the spindle motor. Be sure the spindle motor cable is not sandwiched between the microprocessor and the baseplate.
- e. Insert the five mounting screws through the board and into the stand-offs but DO NOT TIGHTEN UNTIL BRAKE ADJUSTMENT IS MADE (refer to paragraph 12.6).

## **12.8 ALIGNMENT PROCEDURES**

: .

•

: ]

**\_** 

\_

.

\_

**\_** 

]

.

]

. ]

: 🧿

: <u>.</u>

.

.

: \_1

1.1

1.1

: ,

:...

. j

:11

11

: ...

171

٠Ē,

:5

:-,

1

» ا

()

: )

•

The 706/712 drives require no special alignment.

#### **12.9 PREVENTIVE MAINTENANCE**

The 706/712 drives require no preventive maintenance.

1

## SECTION XIII ILLUSTRATED PARTS CATALOG

## 13.1 DESCRIPTION

: )

:)

) ; ;

: )

0

]

3

0

.

....

1.

ί.

**.** •

Ň

:

ί.

ġ

્વ

- -

9

The Illustrated Parts Catalog (IPC) is arranged so that the figure will always precede the parts listing and, when possible, will appear directly above the parts list or on the left hand page immediately preceding it.

The first number in the list will always refer to the reference number of the part within the figure.

Part numbers enclosed in parenthesis refer to parts belonging to a Next Higher Assembly (NHA) and are of importance only to those customers with alternate assemblies. Following the description of these parts, the designation NHA P/N \_\_\_\_\_\_ gives the part number of the assembly to which they pertain. When applicable to the customer's assembly, these alternate parts will be used in lieu of the part listed directly above them. Assume that the quantity per assembly for these alternate parts is the same unless otherwise directed.

When an assembly is referred to within a figure and a further breakdown is shown on another figure, then the referenced number will be called out.

## 13.2 INDENTED LEVEL

The parts list is indented to show the levels of assembly within a figure. The major assembly will always be unindented. All parts or assemblies that attach to the assembly will be indented one space. Parts within these assemblies will be indented two spaces and so on.

## 13.3 QUANTITY PER ASSEMBLY

The quantity listed is the quantity used on the major assembly. Major assemblies themselves will never have a quantity listed.




FIGURE 13-1. SHUGART 706/712 ASSEMBLY

REFERENCE	PART NUMBER	DESCRIPTION	QUANTIT
1-1	26173-0 26177-0	CONTROL PCB (706) CONTROL PCB (712)	1
2	12233-0	SCREW, PHILLIPS, PAN HEAD (#4-40 x 5/16) WITH NYLON PAD	5
3	: 61213-2	FRONT PANEL AND RAIL ASSEMBLY	1




FIGURE 13-2. FRONT PANEL AND RAIL ASSEMBLY

REFERENCE NUMBER	PART NUMBER	DESCRIPTION	QUANTITY
2-1	61306-0	SHOCK MOUNT	4
2	61292-1	RAIL, RIGHT SIDE	1
3	61288-0	FRONT PANEL	1
4	11338-0	LENS	1
5	12207-0	SCREW, THREAD FORMING (#4-20 × 1/4)	2
6	61291-1	RAIL, LEFT SIDE	1

÷

## 13.4 RECOMMENDED SPARE PARTS STOCKING GUIDE

The spare parts stocking guide is broken down into three levels. These levels are: Site or Field Support Engineer (level 1), Branch Office (level 2), and Depot or Headquarters (level 3). The quantities listed assume that the Site is replenished by the Branch immediately and the Branch replenished by the Depot within 30 Days.

The inventories that the levels can maintain are:

Site	1 to 20 machines
Branch	1 to 100 machines
Depot	
Depot only parts	Unlimited
Branch replenishment	Same as Branch ratio

Table 13-1 shows the spare parts required to support the 706/712 in the field.

PART NUMBER	DESCRIPTION		QUANTITY PER LEVEL		
		SITE	BRANCH	DEPOT	
11338-0	LENS		· 4	8	
26173-0	CONTROL PCB (706)	2	4	8	
26177-0	CONTROL PCB (712)	2	.4	8	
61218-2	FRONT PANEL AND RAIL ASSEMBLY	1	4	8	
61288-0	FRONT PANEL		-2	4	
61291-1	RAIL, LEFT SIDE		2	4	
61292-1	RAIL, RIGHT SIDE		2	4	
61306-0	SHOCK MOUNT		16	100	

TABLE 13-1. SHUGART 706/712 SPARE PARTS STOCKING GUIDE

39402-20

i

F

E

6

€

e

6

6

⋹

E

6

6

6

F

F

C

C

C

F

6

6

Ė

Ē

6

Ċ

# SECTION XIV SCHEMATIC DIAGRAMS

The following schematic diagrams are furnished to aid in malfunction analysis.

7

3

)

Ì

3

)

9

)

)

Ð

9

9

Ì

Ì

Ì

9

Ì

)

)

)

)

3

)

)

•

)

Ā

Ē

Ē

ē

Ē

E

E

٤

٤

E

E.

٤

٤

٤

E.

E

E

E

E

E

E

E

E

E

E

E


Ê

6

€;∌

۲

÷



-----

BUTTER AMILESS OTHERWISE NOTED	<b>NOTES</b>	<b>RANCES</b>	OTHE	Reves.	L NO	160
--------------------------------	--------------	---------------	------	--------	------	-----

	ALL CAPACITORS ARE IN MICROPARADS, 10 V. 19%		
i	ALL AL SISTORS ARE IN CHARLE IN W. 8%	<b>CA9</b>	C.M
	COMPONENTS NOT LIBED WHEN RW ASM BIBLIES 2	ii C	100
	WISTALLED		

	LAST USED				NOT VILLO	
18. 10 V, 19%	CAP	C.30	INCUCTOR	1.10	CONN #	
444 608 145 2		100	JISTA	67	IC U2.3 8 11,12 13,14	
TALLED SHORT	PIC 6	870	TEST POINTS	TPH	18.16,17,10	
BT USE CHLY	COM	JIE	NES PACK	AP4	NES PACK MET MET	
N	DIOCE	CRII	CONN PLUG	-	1510.17	

FIGURE 14-1. CONTROL PCB SCHEMATIC (1 of 2)

.....

14-3/14-4 (blank)

Ð

4




FIGURE 14-1. CONTROL PCB SCHEMATIC (2 of 2)

#### NOTER AMLESS OTHERWISE HOTES

1	ALL CAPACITORS	ARE IN S	AICROF ARAD	B, 10 V,	18%.
---	----------------	----------	-------------	----------	------

- ALL CAPACITORS AND IN UNCOUNTANDE, U.V. 199. ALL RESIDENT AND IN UNCOUNTENT AND ADD CONTONEDS NOT USED WHEN YMY ADD ADD ADD ALL TO HIGGORESS BOOTHING AUG BESTALLED BHORT-MG RUDE, AT EI AND EZ, AND FZ, AND FZ USE CHUY. D CHARTE OF SHEET COMMETCION. RE USED WHEN UN S IN DEVICE. â
- ۵

- CAP C38 IC U20 NES R76 COHN. J10 DIODE CR11 CONN JO CAP IC NES NOUCTOR L10 07 IC U2.3.6.11.12.13.14 15.16.17.10 XSTR TEST POINTS TPH NES PACE NES PACE NP2.NP1 -CONN PLUG LALALI

LAST USED

NOT VILL

**A** 

•