Xerox SIGMA 6 Computer

Reference Manual


## XEROX SIGMA 6 INSTRUCTIONS

| Mnemonic | Code | Instruction Name | Poge |
| :---: | :---: | :---: | :---: |
| LOAD STORE |  |  |  |
| 11 | 22 | Lood Immediate | 32 |
| LB | 72 | Lood Byte | 32 |
| LH | 52 | Lood Halfword | 32 |
| L\% | 32 | Lood Word | 32 |
| L0 | 12 | Lood Doubleword | 32 |
| LCH | 5A | Load Complement Halfword | 33 |
| LAH | 58 | Lood Absolute Halfword | 33 |
| LCW | 3A | Lood Complement Word | 33 |
| LAW | 3B | Lood Absolute Word | 33 |
| LCD | IA | Lood Complement Doubleword | 33 |
| LAD | IB | Lood Absolute Doubleword | 34 |
| LS | 4A | Lood Selective | 34 |
| LM | 2 A | Lood Multiple | 35 |
| LCFI | 02 | Lood Conditions and Floating Control Immediate | 35 |
| LCF | 70 | Lood Conditions and Floating Control | 35 |
| XW | 46 | Exchange Word | 36 |
| STB | 75 | Store Byte | 36 |
| STH | 55 | Store Halfword | 36 |
| STW | 35 | Store Word | 36 |
| STD | 15 | Store Doubleword | 36 |
| STS | 47 | Store Selective | 36 |
| STM | 28 | Store Multiple | 37 |
| STCF | 74 | Store Conditions and Floating Control | 37 |


| ANLZ | 44 | Analyze |
| :---: | :---: | :---: |
| INT | 68 | Interpret |

## FIXED-POINT ARITHMETIC

| AI | 20 | Add Immediate |
| :--- | :--- | :--- |
| AH | 50 | Add Halfword |
| AW | 30 | Add Word |
| AD | 10 | Add Doubleword |
| SH | 58 | Subtract Halfword |
| SW | 38 | Subtract Word |
| SD | 18 | Subtroct Doubleword |
| MI | 23 | Multiply Immediate |
| MH | 57 | Multiply Halfword |
| MW | 37 | Multiply Word |
| DH | 56 | Divide Halfword |
| DW | 36 | Divide Word |
| AWM | 66 | Add Word to Memory |
| MTB | 73 | Modify and Test Byte |
| MTH | 53 | Modify and Test Halfword |
| MTW | 33 | Modify and Test Word |

## COMPARISON

| CI | 21 | Compare Immediate |
| :--- | :--- | :--- |
| CB | 71 | Compare Byte |
| CH | 51 | Compare Halfword |
| CW | 31 | Compare Word |
| CD | 11 | Compare Doubleword |
| CS | 45 | Compare Selective |
| CLR | 39 | Compare with Limits in Register |
| CLM | 19 | Compare with Limits in Memory |


| LOGICAL |  |  |
| :--- | :--- | :--- | :--- |
| OR |  |  |
| EOR | 49 | OR Word |
| Exclusive OR Word |  |  |
| AND | 48 | 48 |
| AND Word |  |  |


| LPSD | OE | Load Program Status Doubleword |  |
| :--- | :--- | :--- | :--- |
| XPSD | OF | Exchange Program Status Doubleword | 73 |
| LRP | $2 F$ | Lood Register Pointer | 73 |
| MMC | $6 F$ | Move to Memory Control | 75 |
| WAIT | $2 E$ | Wait | 75 |
| RD | 6C | Read Direct | 77 |
| WD | $6 D$ | Write Direct | 78 |

INPUT/OUTPUT (privileged)

| s | 25 | Shift | 47 |
| :---: | :---: | :---: | :---: |
| SF | 24 | Shift Floating | 48 |
| CONVERSION |  |  |  |
| CVA | 29 | Convert by Addition | 50 |
| CVS | 28 | Convert by Subrraction | 50 |

## XEROX

# Xerox SIGMA 6 Computer 

## Reference Manual

9017 13B

June 1971

## REVISION

This publication is a revision of the Xerox SIGMA 6 Computer Reference Manual, 901713 A , and describes the new SIGMA 6 Computer System features. Changes to the previous manual are indicated by a vertical line in the margin of the affected page.

## RELATED PUBLICATIONS

Title
Xerox Sigma Glossary of Computer Terminology 900957
Xerox Meta-Symbol/LN, OPS Reference Manual 900952

Xerox Symbol/LN, OPS Reference Manual 901790

Xerox Macro-Symbol/LN, OPS Reference Manual 901578

Manual Type Codes: BP - batch processing, LN - language, OPS - operations, RBP - remote batch processing, RT - real-time, SM - system management, TS - time-sharing, UT - utilities.

## CONTENTS

1. SIGMA 6 SYSTEM ..... 1
Introduction ..... 1
General Characteristics ..... 1
Standard and Optional Features ..... 4
Real-Time Features ..... 4
General-Purpose Features ..... 5
Time-Sharing Features ..... 6
Multiuse Features ..... 6
2. SIGMA 6 SYSTEM ORGANIZATION ..... 8
Information Format ..... 8
Core Memory ..... 8
Dedicated Memory Locations ..... 8
Information Boundaries ..... 8
Computer Modes ..... 9
Master Mode ..... 9
Slave Mode ..... 9
CPU Fast Memory ..... 9
Central Processing Unit ..... 10
General Registers and Register Block Pointer ..... 11
Memory Control Storage ..... 11
Memory Map and Access Protection ..... 11
Instruction Format ..... 11
Immediate Operand ..... 12
Memory Reference Addresses ..... 12
Memory Address Control ..... 14
Memory Map and Access Protection ..... 14
Memory Write Locks ..... 15
Program Status Doubleword ..... 17
Interrupt System ..... 18
Internal Interrupts ..... 18
External Interrupts ..... 20
States of an Interrupt Level ..... 20
Control of the Interrupt System ..... 21
Time of Interrupt Occurrences ..... 21
Single-Instruction Interrupts ..... 22
Trap System ..... 22
Nonallowed Operation Trap ..... 22
Unimplemented Instruction Trap ..... 24
Push-Down Stack Limit Trap ..... 25
Fixed-Point Overflow Trap ..... 25
Floating-Point Arithmetic Fault Trap ..... 26
Decimal Arithmetic Fault Trap ..... 26
Watchdog Timer Runout Trap ..... 26
Call Instruction Traps ..... 27
3. INSTRUCTION REPERTOIRE ..... 28
Load/Store Instructions ..... 31
Analyze/Interpret Instructions ..... 37
Fixed-Point Arithmetic Instructions ..... 39
Comparison Instructions ..... 44
Logical Instructions ..... 46
Shift Instructions ..... 47
Floating-Point Shift ..... 48
Conversion Instructions ..... 49
Floating-Point Arithmetic Instructions ..... 50
Floating-Point Numbers ..... 50
Unimplemented Floating-Point Instructions ..... 52
Floating-Point Add and Subtract ..... 52
Floating-Point Multiply and Divide ..... 52
Condition Codes for Floating-Point Instructions ..... 53
Decimal Instructions ..... 54
Packed Decimal Numbers ..... 55
Zoned Decimal Numbers ..... 55
Decimal Accumulator ..... 55
Decimal Instruction Format ..... 55
Illegal Digit and Sign Detection ..... 55
Overflow Detection ..... 55
Decimal Instruction Nomenclature ..... 56
Condition Code Settings ..... 56
Byte-String Instructions ..... 60
Push-Down Instructions ..... 67
Stack Pointer Doubleword ..... 68
Push-Down Condition Code Settings ..... 68
Execute/Branch Instructions ..... 72
Call Instructions ..... 74
Control Instructions ..... 75
Program Status Doubleword ..... 75
Loading the Memory Map ..... 78
Loading the Access Protection Controls ..... 78
Loading the Memory Write Protection Locks ..... 79
Interruption of MMC ..... 79
Read Direct Internal Computer Control (Mode 0) ..... 80
Write Direct Internal Computer Control (Mode 0) ..... 81
Write Direct, Interrupt Control (Mode I) ..... 81
Input/Output Instructions ..... 82
1/O Address ..... 82
I/O Unit Address Assignment ..... 82
I/O Status Response ..... 82
Status Information for SIO ..... 83
4. INPUT/OUTPUT OPERATIONS ..... 89
IOP Command Doublewords ..... 90
Order ..... 90
Memory Byte Address ..... 91
Flags ..... 91
Byte Count ..... 92
5. OPERATOR CONTROLS ..... 93
Processor Control Panel ..... 93
POWER ..... 93
CPU RESET/CLEAR ..... 93
I/O RESET ..... 94
LOAD ..... 94
UNIT ADDRESS ..... 94
SYSTEM RESET/CLEAR ..... 94
NORMAL MODE ..... 94
RUN ..... 94
WAIT ..... 94
INTERRUPT ..... 94
PROGRAM STATUS DOUBLEWORD ..... 94
INSERT ..... 94
INSTR ADD ..... 95
ADD STOP ..... 95
SELECT ADDRESS ..... 96
STORE ..... 96
DISPLAY ..... 96
DATA ..... 96
COMPUTE ..... 96
CONTROL MODE ..... 97
MEMORY FAULT ..... 97
ALARM ..... 97
AUDIO ..... 97
WATCHDOG TIMER ..... 97
INTERLEAVE SELECT ..... 97
PARITY ERROR MODE ..... 97
PHASES ..... 98
RE GlISTER SELECT ..... 98
SENSE ..... 98
CLOCK MODE ..... 98
Loading Operation ..... 98
Load Procedure ..... 98
Load Operation Details ..... 99
INDEX ..... 135
APPENDIXES
A. REFERENCE TABLES ..... 100
XDS Standard Symbols and Codes ..... 100
XDS Standard Character Sets ..... 100
Control Codes ..... 100
Special Code Properties ..... 100
XDS Standard 8-Bit Computer Codes (EBCDIC) ..... 101
XDS Standard 7-Bit Communication Codes (ANSCII) ..... 101
XDS Standard Symbol-Code Correspondences ..... 102
Hexadecimal Arithmetic ..... 106
Addition Table ..... 106
Multiplication Table ..... 106
Table of Powers of Sixteen 10 ..... 107
Table of Powers of Ten 16 ..... 107
Hexadecimal-Decimal Integer Conversion Table ..... 108
Hexadecimal-Decimal Fraction Conversion Table ..... 114
Table of Powers of Two ..... 118
Mathematical Constants ..... 118
B. REFERENCE DIAGRAMS ..... 119
Notes on Basic SIGMA 6 Instruction Execution
Basic SIGMA 6 Instruction Execution Cycle

$\qquad$
Floating-Point Instruction Execution ..... 122
Floating-Point Multiplication and Division ..... 122
Floating-Point Addition and Subtraction ..... 123
Floating-Point Shift ..... 124
Edit Byte String Instruction Execution ..... 125
C. SIGMA 6 INSTRUCTIONS (MNEMONICS) ..... 126
D. INSTRUCTION TIMING ..... 128
FIGURES
SIGMA 6 Computer System ..... $v$

1. A Typical SIGMA 6 System ..... 2
2. Information Boundaries ..... 9
3. SIGMA 6 Central Processing Unit ..... 10
4. Index Displacement Alignment ..... 14
5. Generation of Actual Memory Addresses ..... 16
6. Typical Interrupt Priority Chain ..... 187. Operational States of an Interrupt Level
$\qquad$

7. Processor Control Panel ..... 93
TABLES
8. SIGMA 6 Dedicated Memory Locations ..... 7
9. SIGMA 6 Interrupt Locations ..... 19
10. Summary of SIGMA 6 Trap System ..... 23
11. Glossary of Symbolic Terms ..... 30
12. ANALYZE Table for SIGMA 6 Operation Codes ..... 38
13. Floating-Point Number Representation ..... 51
14. Condition Code Settings for Floating-Point Instructions ..... 53
15. Status Bits for I/O Instructions ..... 84
16. Program Status Doubleword Display ..... 95
D-1. Basic Instruction Timing ..... 129
D-2. Additional Instruction Timing ..... 133


Sigma 6 Computer

## 1. SIGMA 6 SYSTEM

## INTRODUCTION

The SIGMA 6 computer system can concurrently process operations for business, engineering/scientific, and generalpurpose applications. The basic system consists of a central processor, 32, 768 words of memory, and independent, multiplexed I/O capability. It is easily expandable by adding memory units, input/output processors, and peripheral devices. Figure 1 shows a typical SIGMA 6 system.

A SIGMA 6 system consists of the following major elements:

- A memory consisting of up to four magnetic core storage units.
- A central processor unit (CPU) that addresses core memory, fetches and stores information, performs arithmetic and logical operations, sequences and controls instruction execution, and controls the exchange of information between core memory and other elements of the system.
- An input/output system cor.trolled by one or more input/ output processors (IOPs), each providing data transfer between core memory and peripheral devices. The IOPs have separate access to core memory which are independent of the CPU. They operate asynchronously and simultaneously with the CPU.


## GENERAL CHARACTERISTICS

A SIGMA 6 computer system has features and operating characteristics that permit efficient functioning in realtime, general-purpose, time-sharing, and multiuse computing environments:

- Word-oriented memory (32-bit word plus parity bit) which can be addressed and altered as byte (8-bit), halfword (2-byte), word (4-byte), and doubleword (8-byte) quantities.
- Full parity checking for both CPU/memory and input/ output operations.
- Memory expandable from 32, 768 to 131, 072 words ( 131,072 to 524,288 bytes) in increments of 16,384 words.
- Direct addressing of the entire core memory, within the primary instruction word and without the need for base registers, indirect addressing, or indexing.
- Indirect addressing, with or without postindexing.
- Displacement index registers, automatically selfadjusting for all data sizes.
- Immediate addressing of operands, for greater storage efficiency and increased speed.
- Sixteen general-purpose registers, expandable (in blocks of 16) to 512 to reduce transfer of data into and out of registers in a multiuse environment.
- Hardware memory mapping, which obviates the problem of memory fragmentation and provides dynamic program relocation.
- Selective memory access protection with four modes for system and information security and protection.
- Selective memory-write protection.
- Watchdog timer, assuring nonstop operation.
- Real-time priority interrupt system with automatic identification and priority assignment, fast response time, and up to 235 levels that can be individually armed, enabled, and triggered by program control.
- Interruptibility of long instructions, guaranteeing fast response to interrupts.
- Automatic traps, for error conditions and for simulation of optional instructions not physically implemented, all under program control.
- Power fail-safe, for automatic, safe shutdown in the event of a power failure.
- Multiple interval timers, with a choice of resolutions for independent time bases.
- Privileged instruction logic (master/slave modes), for concurrent, time-shared operation.
- Complete instruction set including:
- Byte, halfword, word, and doubleword operations.
- Use of all memory-referencing instructions for register-to-register operations, with or without indirect addressing and postindexing, and within the normal instruction format.
- Multiple register operations.
- Fixed-point arithmetic operations in halfword, word, and doubleword modes.
- Optional floating-point hardware operations, in short and long formats, with significance, zero, and normalization control and checking, all under program control.
- Full complement of logical operations (AND, OR, exclusive OR).
- Comparison operations, including compare between limits (with limits in memory or in registers).


Note: Standard units and processors are shown enclosed with solid border lines. Optional units, processors, device controllers, and devices are enclosed with dashed border lines. Standard and optional features within a unit or processor are as listed.

Figure 1. A Typical SIGMA 6 System

- Call instructions permitting up to 64 dynamically variable, user-defined instructions, and permitting a program to gain access to operating system functions without operating system intervention.
- Decimal hardware operations, including arithmetic, edit, and pack/unpack.
- Push-down stack operations (hardware implemented) of single or multiple words, with automatic limit checking, for dynamic space allocation, subroutine communication, and recursive routine capability.
- Automatic conversion operations, including binary/ $B C D$ and any other weighted-number systems.
- An analyze instruction, for facilitating effective address computation.
- An interpret instruction, for increased speed of interpretive programs.
- Shift operations (left and right) or word or doubleword, including logical, circular, arithmetic, and floating-point modes.
- Independently operating input/output system with the following features:
- Direct input/output of a full word, without the use of a channel.
- Up to eight input/output processors (lOPs).
- Multiplexor input/output processors (MIOPs) for simultaneous operation of up to 24 devices per IOP.
- MIOP expansion option for simultaneous operation of up to 24 additional devices, and includes conflictresolving circuitry that allows it to share a memory bus with an MIOP.
- Selector input/output processors (SIOPs) (8 or 32 bits wide) for data transfer rates approaching 4 million bytes per second.
- Up to 32 device controllers can be connected to each SIOP.
- Both data and command chaining, for gather-read and scatter-write operations.
- Up to 32,000 output control signals and input test signals.

External interface feature that:

- Provides an external interface for the attachment of external equipment to a SIGMA 6 computer via the Direct I/O system (Write Direct/Read Direct).
- Allows the transfer of a 32-bit data word between an affected register and an external device. In addition, a 16-bit address is transferred for selection and control purposes. Each trarisfer is under direct program control.
- Is used for the attachment of external units to the direct $1 / O$ interface. External units may be Xerox external interrupts, Xerox system interface units, or nonstandard special equipment.

Comprehensive complement of modular software:

- Expands in capability and speed as system grows.
- Basic system programming support: "Stand-Alone" Systems and Basic Control Monitor (BCM).
- Operating systems: Real-time Batch Monitor (RBM), Batch Processing Monitor (BPM), Batch Time-Sharing Monitor (BTM), Universal TimeSharing System (UTS), and Xerox Operating System (XOS). When larger computing capacity is required, UTS and XOS users can expand to the Xerox SIGMA 9 Computer.
- Language processors that include: FORTRAN IV-H, Extended Xerox FORTRAN IV, Xerox ANS COBOL, BASIC, FLAG, Symbol, Macro-Symbol, MetaSymbol; also, utilities and applications software for both commercial and scientific users, e.g., Data Management System (DMS), Generalized Sort and Merge, Manage, 1401 Simulator, Functional Mathematical Programming System (FMPS), FMPS Matrix Generator/Report Writer (GAMMA3), Simulation Language (SL-1), General Purpose Discrete Simulation package (GPDS), Circuit Analysis Systems (CIRC-AC, CIRC-DC), etc.
- Standard and special-purpose peripheral equipment includes:
- Rapid Access Data (RAD) files: Capacities to 6.2 million bytes per unit; transfer rates to 3 million bytes per second; average access times from 17 milliseconds.
- Magnetic tape units: 7-track and 9-track systems, IBM-compatible; high-speed units operate at 150 inches per second with transfer rates up to 120,000 bytes per second; and other units operate at 37.5 inches per second with transfer rates up to 20,800 bytes per second and at 75 inches per second with transfer rates up to 60,000 bytes per second.
- Displays: Graphic display has standard character generator, vector generator, and close-ups, as well as light pen and alphanumeric/function keyboard with a display rate of up to 100,000 characters per second.
- Card equipment: Reading speeds of up to 1500 cards per minute; punching speeds of up to 300 cards per minute; intermixed binary and EBCDIC card codes.
- Line printers: Fully buffered, with speeds of up to 1500 lines per minute; 132 print positions with 64 characters.
- Keyboard/printers: Ten characters per second; also available with integral paper tape reader (20 characters per second) and punch ( 10 characters per second).
- Paper tape equipment: Readers with speeds of up to 300 characters per second; punches with speeds of up to 120 characters per second.
- Graph plotters: Digital incremental, providing drift-free plotting in two axes in up to 300 steps per second at speeds from 30 mm to 3 inches per second.
- Data communications equipment: A complete line of character- and message-oriented equipment to connect remote user terminals to the computer system via common carrier lines and local terminals directly.


## STANDARD AND OPTIONAL FEATURES

A basic SIGMA 6 system has the following standard features:

- A CPU that includes:
- Decimal arithmetic unit
- Memory map with access protection
- Memory write protection
- Watchdog timer
- Two register blocks
- Two real-time clocks
- Power fail-safe
- Memory parity interrupt
- Input/output interrupt
- Control panel interrupt
- External interface (Direct $\mathrm{l} / \mathrm{O}$ )
- 32,768 words of main memory with two ports
- Multiplexor Input/Output Processor with eight subchannels and 4-byte interface feature.

A SIGMA 6 system may have the following optional features:

- Two additional real-time clocks
- Up to 30 additional register blocks
- Floating-point arithmetic unit
- Up to 224 external priority interrupts
- Up to four additional memory ports
- Up to three additional Multiplexor I/O Processors (MIOPs)
- Up to two additional groups of eight multiplexor subchannels with each MIOP
- MIOP expansion option for each MIOP with 4-byte interface and one group of eight subchannels
- Selector Input/Output Processor (SIOP) with 4-byte interface


## REAL-TIME FEATURES

Real-time applications are characterized by a need for hardware that providesquick response to an external environment, enough speed to keep up with the real-time process and sufficient input/output flexibility to handle a variety of data types at varying speeds. The SIGMA 6 system includes provisions for the following real-time computing features.

Multilevel, True Priority Interrupt System. The real-time oriented SIGMA 6 system provides for quick response to interrupts by means of up to 224 external interrupt levels. The source of each interrupt is automatically identified and responded to according to its priority. For further flexibility each level can be individually disarmed (to discontinue accepting inputs to it) and disabled (to defer responding to it). Use of the disarm/disable feature makes programmed dynamic reassignment of priorities quick and easy, even while a realtime process is in progress. In establishing a configuration for the system, each group of 16 interrupt levels can have its priority assigned in different ways in order to meet the specific needs of the problem; the way in which interrupt levels are programmed is not affected by the priority assignment.

Programs that deal with interrupts from specially designed equipment sometimes must be checked out before that equipment is actually available. To permit simulating this special equipment, any SIGMA 6 interrupt level can be triggered by the CPU itself through execution of a single instruction. This capability is also useful in establishing a hierarchy of responses. For example, in responding to a high-priority interrupt, after the urgent processing is completed, it may be desirable to assign a lower priority to the remaining portion in order to respond to other critical interrupt levels. The interrupt routine can accomplish this by triggering a lower-priority level, which processes the remaining data only after other interrupts have been handled.

Nonstop Operation. When connected to special devices (on a ready-resume basis), the computer can sometimes become excessively delayed if the special device does not respond quickly. A built-in watchdog timer assures that the SIGMA 6 computer cannot be delayed for an excessive length of time.

Real-Time Clocks. Many real-time functions must be timed to occur at specific instants. Other timing information is also needed - elapsed time since a given event, for example, or the current time of day. SIGMA 6 can contain two (or four) real-time clocks with varying degrees of resolution ( $1 / 60$ second or $1 / 8 \mathrm{millisecond}$, for example) to meet these needs. These clocks also allow easy handling of separate time bases and relative time priorities.

Rapid Context Switching. When responding to a new set of interrupt-initiated circumstances, a computer system must preserve the current operating environment, for continuance later, while setting up the new environment. This changing of environments must be done quickly, with a minimum of "overhead" costs in time. In SIGMA 6, each one of up to 32 blocks of general-purpose arithmetic registers can, if desired, be assigned to a specific environment. All relevant information about the current environment (instruction address, current general regis²er block, memory-protection key, etc.) is kept in a 64-bit program status doubleword (PSD). A single instruction stores the current PSD anywhere in memory and loads a new one from memory to establish a new environment, which includes information identifying a new block of general-purpose registers. A SIGMA 6 system can thus preserve and change its operating environment completely through the execution of a single instruction.

Simultaneous I/O Channel Operation. The use of a multiplexor input/output processor (MIOP) or MIOP expansion option permits up to 24 channels with standard-speed devices to operate concurrently; the addition of more MIOPs increases this throughput.

High-Speed Channel Operation. The use of the selector input/output processor (SIOP) permits very high-speed data transfer - up to one 32-bit word per memory cycle. To meet special needs, data size can be 8 or 32 bits wide.

Memory Protection. Both foreground (real-time) and background programs can be run concurrently in a SIGMA 6 system, because a foreground program is protected against destruction by an unchecked background program. Memory write-protection guarantees that protected areas of memory can be written into only under predefined conditions. Under operating system control, the memory access-protection feature also prevents accessing of memory for specified combinations of reading, writing, and instruction acquisition.

Variable Precision Arithmetic. Much data encountered in real-time systems are 16 bits or less. To permit this length of data to be processed efficiently, SIGMA 6 provides halfword arithmetic operations in addition to fullword operations. Doubleword arithmetic operations (for extended precision) are also included.

Direct Data Input/Output. For handling asynchronous I/O, a 32-bit word can be transferred directly to or from a general-purpose register, so that an I/O channel need not be occupied with relatively infrequent transmissions.

Interleave/Overlap. To increase processing speeds, memory banks overlap cycles automatically wherever possible. Core memory addresses can be interleaved modulo-2 or modulo-4 on a bank basis to increase the probability of overlapping.

## GENERAL-PURPOSE FEATURES

General-purpose computing applications are characterized primarily by an emphasis on computation and internal data handling. Many operations are performed in floating-point format and on strings of characters. Other typical characteristics include decimal arithmetic operations, the need to convert binary numbers into decimal (for printing or display), and considerable input/output at standard speeds. The SIGMA 6 system includes the following general-purpose computer features.

Floating-Point Hardware (optional). Floating-point instructions are available in both short (32-bit) and long (64-bit) formats. Under program control, the user can select optional zero checking, normalization, and significance checking (which causes the computer to trap when a post operation shift of more than two hexadecimal places occurs in the fraction of a floating-point number). The significance checking feature permits the use of the short floating-point format (for high processing speed and storage economy) and the use of the long format when loss of significance is detected.

Decimal Arithmetic Hardware. Decimal arithmetic instructions operate on up to 31 digits plus sign. This instruction set also includes pack/unpack instructions (for converting to/ from the packed format of two digits per byte) and a generalized edit instruction (for zero suppression, check protection, and formatting byte information with punctuation to displcy or print it).

Indirect Addressing. This feature provides for simple table linkages and permits the user to keep data sections of his program separate from procedure sections for ease of maintenance.

Displacement Indexing. The technique of indexing by means of a "floating" displacement permits the user to access the desired unit of data without the need to consider its size. The index registers automatically align themselves appropriately; thus, the same index register can be used on arrays with different data sizes. For example, in a matrix multiplication of any array of fullword, single-precision, fixed-point numbers, the results can be stored in a second array as double-precision numbers, using the same index quantity for both arrays. If an index register contains the value of $k$, then the user always accesses the kth element, whether it is a byte, halfword, word, or doubleword. Incrementing by various quantities according to data size is not required; instead, incrementing is always
by units in a continuous array table no matter which size of data element is used.

Powerful Instruction Set. The availability of more than 100 major instructions results in programs that are short, rapidly assembled, and quickly executed.

Translate Instruction. This instruction permits rapid translation between any two 8-bit codes (such as EBCDIC to ANSCII); thus data from a variety of input sources can be easily handled and reconverted for output.

Conversion Instructions. Two generalized conversion instructions provide for bidirectional conversions between internal binary and any other weighted number system, including BCD.

Call Instructions. Four instructions permit handling up to 64 user-defined subroutines (as if they were built-in machine instructions) and gaining access to specified operating system services without requiring its intervention.

Interpret Instruction. This instruction simplifies and speeds interpretive operations such as compiling, thus reducing the space and time requirements for compilers.

Four-Bit Condition Code. This feature simplifies the checking of results by automatically providing information on almost every instruction execution (including indicators for overflow, underflow, zero, minus, and plus, as appropriate) without requiring an extra instruction execution.

## TIME-SHARING FEATURES

Time-sharing is the ability of a computer system to share its resources among many users at the same time. Each user may perform a different task that requires a different share of the available resources and, in many instances, each may be on-line in an interactive ("conversational") mode with the computer. Other users may enter work to be batch processed. The SIGMA 6 system provides for the following time-sharing computer features.

Rapid Context Saving. When changing from one user to another, the operating environment can be switched quickly and easily. Stack-manipulating instructions permit from one to 16 general-purpose registers to be stored in a pushdown stack by a single instruction - with automatic updating of stack status information - and to be retrieved (again, by a single instruction) when needed. The current program status doubleword (which contains the entire description of the current user's environment and mode of operation) can be stored anywhere in memory and a new program status doubleword loaded, all with a single instruction.

[^0]User Protection. The slave mode of operation restricts each user to his own set of instructions while reserving to the operating system those instructions that could, if used incorrectly, destroy another user's prog:am. A memory acced protection system prevents any user from accessing storage areas other than those assigned to him. This access protection permits the user to access certain areas for reading only, such as those containing public subroutines, while preventing him from reading, writing, or accessing instructions in areas set aside for other users.

Storage Management. SIGMA 6 memories are available in seven sizes (from 32,768 to 131,072 words) to provide the capacity needed, while assuring potential for expansion. To assure efficient use of available memory, the memory map hardware permits storing a user's program in fragments (as small as 512 words) wherever space is available; yet, all fragments appear as a single, contiguous block of storage at execution time. The memory map also automatically and dynamically handles program relocation, so that the program appears to be stored in a standard way at execution time (even though it may actually be stored in a different set of locations each time it is brought into memory). The memory map for the full-sized SIGMA 6 memory is provided no matter how small the actual memory may be. Thus, the system can always address a virtual memory of 131,072 words regardless of physical memory size.

Input/Output Capability. Sigma 6 can control up to eight input/output processors (of two types) in various combinations. Each multiplexor I/O processor or MIOP expansionoption can have up to 24 standard-speed I/O channels operating simultaneously; selector $1 / O$ processors can have any one of up to 32 high-speed I/O devices operating on each processor. The $1 / O$ processors operate semi-independently of the central processor, leaving it free to provide faster response to overall system needs.

Nonstop Operation. A watchdog timer assures that the system continues to operate even if certain special I/O capabilities are used with special devices that can cause delays or halts if they fail. Multiple real-time clocks with varying resolutions permit establishing several independent time bases, thus allowing flexible allocation of time slices to each user.

## MULTIUSE FEATURES

As implemented in the SIGMA 6 system, "multiuse" combines two or more computer application areas. The most difficult computing problems are associated with real-time applications. Similarly, the most difficult multiuse problems are associated with time-sharing applications that include one or more real-time processes. SIGMA 6 system design is especially suited for a mixture of applications in a multiuse environment. Many of the hardware features that are required for specific application areas are equally useful in others, although in different ways.

This multiple capability makes SIGMA 6 particularly effective for multiuse applications. The major SIGMA 6 multiuse computer features are:

Priority Interrupt. In a multiuse environment, many elements operate asynchronously. Thus, a true priority interrupt system is essential. It allows the computer system to respond quickly (and in proper order) to the many demands made on it, without the high overhead cost of complicated programming, lengthy execution time, and extensive storage allocations.

Quick Response. The many features that combine to pro| duce a quick-response system-multiple register blocks, quick context saving, push-pull operations - benefit all users because more of the computer's resources are available for useful work.

Memory Protection. The memory protection features protect each user from every other user and also guarantee the integrity of programs that are essential to critical real-time applications.

Input/Output. Because of its wide range of capacities and speeds (with and without channels), the SIGMA 6 I/O system simultaneously satisfies the needs of many different application areas economically, both in terms of equipment and of programming.

Instruction Set. The large SIGMA 6 instruction set provides the computational and data-handling capabilities required for widely differing application areas; therefore, each user's program length (thus running time) is decreased and the speed of obtaining results is increased.

## 2. SIGMA 6 SYSTEM ORGANIZATION

The primary elements in a basic SIGMA 6 system - a centrai processor, core memory, and input/output processor - are all designed around a central, double bus structure. Each primary element of the system operates asynchronously and semi-independently, automatically overlapping the operation of the other elements (when circumstances permit) for greater speed. The basic configuration can be expanded merely by increasing the number of core memory units (up to four), increasing the number of buses (up to six), increasing the number of input/output processors (up to eight), or by increasing the number of central processors.

## INFORMATION FORMAT

The basic element of SIGMA 6 information is a 32 -bit word, in which the bit positions are numbered from 0 through 31, as follows:


A SIGMA 6 word can be divided into two 16-bit parts (called halfwords) in which the bit positions are numbered from 0 through 15, as follows:

| Halfword 0 | Halfword 1 |
| :---: | :---: |
| $0 \mid 23 / 4567189611121314150123 / 4567189101812131415$ |  |

A SIGMA 6 word can also be divided into four 8-bit parts (called bytes) in which the bit positions are numbered from 0 through 7, as follows:

| Byte 0 | Byte 1 | Byte 2 | Byte 3 |
| :---: | :---: | :---: | :---: |
| $0.123 / 45670123 / 45670123 / 4567012314567$ |  |  |  |

Two SIGMA 6 words can be combined to form a 64-bit element (called a doubleword) in which the bit positions are numbered from 0 through 63, as follows:

Least significant word

Four bits of information can be expressed as a single hexadecimal digit. A byte can be expressed as a 2-digit hexadecimal number, a halfword as a 4-digit hexadecimal number, a word as an 8-digit hexadecimal number, and a doubleword as a 16-digit hexadecimal number. In this reference manual, a hexadecimal number is displayed as a string of hexadecimal digits enclosed by single quotation marks and preceded by the letter " X ". For example, the binary number 01011010 is expressed hexadecimally as $X^{\prime} 5 A^{\prime}$.

## CORE MEMORY

SIGMA 6 core memory systems use a 32 -bit word (four 8-bit bytes) plus a parity bit as the basic unit of information. All of memory is directly addressable by the CPU (except for memory locations 0 through 15) and by the IOPs. The SIGMA6 addressing capability accommodates a maximum memory size of 131, 072 words ( 524,288 bytes). Core memory is modular and is available in increments of 16, 384 words ( 65,536 bytes).

The main memory for SIGMA 6 is physically organized as a group of "units". A memory unit is the smallest, logically complete part of the system. It is the smallest part that can be logically isolated from the rest of the memory system. A memory unit may consist of up to two physical memory banks. Each memory bank operates independently and asynchronously with respect to each other. 128 K words of main memory is comprised of four memory units. The memory is word, halfword, and byte addressable for both reading and writing. Each memory unit has a set of "ports" that are common to both banks within the unit; that is, all ports in a given memory unit give access to the banks within that unit. The basic system is provided with two ports, expandable to six.

The memory system has 2-way interleaving capability within a unit and 4 -way interleaving between two adjacent units. Interleaving increases the probability that a processor can gain access to a given memory bank without encountering interference from other processors. A multiple bank system increases the probability that successive memory accesses may be overlapped. In combination, these two features provide the SIGMA 6 system with effective memory cycle times of a fraction of the individual bank cycle times.

## DEDICATED MEMORY LOCATIONS

Memory locations 0 through 319 are reserved by standard XDS software for dedicated purposes as shown in Table 1.

## INFORMATION BOUNDARIES

SIGMA 6 instructions assume that bytes, halfwords, and doublewords are located in storage according to the following boundary conventions:

1. A byte is located in bit positions 0 through 7, 8 through 15, 16 through 23 , or 24 through 31 of a word.
2. A halfword is located in bit positions 0 through 15 or 16 through 31 of a word.
3. A doubleword is located such that bits 0 through 31 of the doubleword are contained within an even-numbered word, and bits 32 through 63 of the same doubleword must be contained within the next consecutive (oddnumbered) word.

The various information boundaries are illustrated in Figure 2.

| Doubleword |  |  |  |  |  |  |  | Doubleword |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Word (even address) |  |  |  | Word (odd address) |  |  |  | Word (even address) |  |  |  | Word (odd address) |  |  |  |
| I Halfword 0 |  | Halfword 1 |  | Halfword 0 |  | Halfword 1 |  | Hal fword 0 |  | Halfword 1 |  | Halfword 0 |  | Halfword 1 |  |
| Byte 0 | Byte 1 | Byte 2 | Byte 3 | Byte 0 | Byte 1 | Byte 2 | Byte 3 | Byte 0 | Byte 1 | Byte 2 | Byte 3 | Byte 0 | Byte 1 | Byte 2 | Byte 31 |

Figure 2. Information Boundaries

Table 1. SIGMA 6 Dedicated Memory Locations

| Location |  | Function |
| :---: | :---: | :---: |
| Decimal | Hexadecimal |  |
| 0 $\vdots$ 15 | 0 $\vdots$ F | Addresses of general registers |
| 16 $\vdots$ 31 | $\begin{gathered} 10 \\ \vdots \\ 1 \mathrm{~F} \end{gathered}$ | Reserved for future use |
| $\begin{aligned} & 32 \\ & 33 \end{aligned}$ | $\begin{aligned} & 20 \\ & 21 \end{aligned}$ | CPU/IOP communication |
| 34 $\vdots$ 41 | $\begin{gathered} 22 \\ \vdots \\ 29 \end{gathered}$ | Program stored by LOAD switch on the processor panel |
| $\begin{array}{r} 42 \\ \vdots \\ 63 \end{array}$ | $\begin{gathered} 2 \mathrm{~A} \\ \vdots \\ 3 \mathrm{~F} \end{gathered}$ | First record read from peripheral device during a load operation |
| $\begin{array}{r} 64 \\ \vdots \\ 79 \end{array}$ | $\begin{gathered} 40 \\ \vdots \\ 4 \mathrm{~F} \end{gathered}$ | Traps (see Table 3) |
| $\begin{array}{r} 80 \\ \vdots \\ 87 \end{array}$ | $\begin{array}{r} 50 \\ \vdots \\ 57 \end{array}$ | Override interrupt levels ${ }^{\dagger}$ |
| $\begin{array}{r} 88 \\ \vdots \\ 91 \end{array}$ | $\begin{gathered} 58 \\ \vdots \\ 5 B \end{gathered}$ | Counter interrupt levels ${ }^{\dagger}$ |
| $\begin{aligned} & 92 \\ & 93 \end{aligned}$ | $\begin{aligned} & 5 C \\ & 5 \mathrm{D} \end{aligned}$ | Input/output interrupt levels ${ }^{\dagger}$ |
| $\begin{aligned} & 94 \\ & 95 \end{aligned}$ | $\begin{aligned} & 5 \mathrm{E} \\ & 5 \mathrm{~F} \end{aligned}$ | Reserved for future use ${ }^{\text {t }}$ |
| $\begin{array}{r} 96 \\ \vdots \\ 319 \end{array}$ | $\begin{array}{r} 60 \\ \vdots \\ 13 \mathrm{~F} \end{array}$ | External interrupt levels ${ }^{\dagger}$ |
| ${ }^{\dagger}$ See Table 2 |  |  |

## COMPUTER MODES

The SIGMA 6 computer operates in either the master mode or the slave mode. The mode of operation is determined by the state of the master/slave mode control bit in the arithmetic and control unit.

## MASTER MODE

The master mode is the basic operating mode of the computer. In this mode, all SIGMA 6 instructions are permissible. It is assumed that there is a resident executive program (operating in the master mode) that controls and supports the other programs operating in the master or slave mode.

## SLAVE MODE

The slave mode is the problem-solving mode of the computer. In this mode, "privileged" instructions are prohibited. Privileged instructions are those relating to input/ output and to changes in the basic control state of the computer. All privileged instructions are performed in the master mode only. Any attempt by a program to execute a privileged instruction while the computer is in the slave mode results in a return of control to the resident executive program.

The master/slave mode control bit can be changed only when the computer is in the master mode; thus, a slave program cannot directly change the computer mode from slave to master. However, the slave program can gain direct access to certain executive program operations by means of call instructions. The operations available through call instructions are established by the resident executive program.

## CPU FAST MEMORY

Several high-speed integrated circuit memories may be used in the SIGMA 6 CPU. These memories are capable of delivering information to (or receiving information from) the arithmetic and control unit simultaneously with the operation of core memory. These memories are not accessible to any other unit in a SIGMA 6 system.

## CENTRAL PROCESSING UNIT

This section describes the organization and operation of the SIGMA 6 central processing unit in terms of information processing and program control, instruction and data
formats, indirect addressing and indexing, memory mapping and protection, overflow and trap conditions, and interrupt control. Basically, the SIGMA 6 CPU consists of a fast memory and an arithmetic and control unit (see Figure 3 ).


Figure 3. SIGMA 6 Central Processing Unit

## general registers and register block pointer

A register block is a high-speed memory consisting of sixteen 32-bit words contained in the basic SIGMA 6 CPU for general-purpose register usage. A SIGMA 6 contains two such register blocks (expandable to 32 ), and a 5-bit control field (called the register block pointer) in the arithmetic and control unit selects the block currently available to a program. The 16 general registers selected by the register block pointer are referred to as the current register block. The register block pointer can be changed only when the computer is in the master mode; thus, a slave program cannot change the register block pointer.

Each general register in a current register block is identified by a 4-bit code in the range 0000 through 1111 ( 0 through 15 in decimal, or $X^{\prime} 0^{\prime}$ through $X^{\prime} F^{\prime}$ in hexadecimal notation). Any general register can be used as a fixed-point accumulator, floating-point accumulator, temporary storage, or can contain control information such as a data address, count, pointer, etc. Any (or all) of general registers 1 through 7 can be used as index registers. Registers 12 through 15 are used as a decimal accumulator that is capable of containing 31 decimal digits plus sign. The use of registers 12 through 15 is automatic when a decimal instruction is executed; however, these registers may be used for other purposes by instructions not in the decimal instruction set.

## MEMORY CONTROL STORAGE

Three high-speed integrated-circuit memories are available for storage of a memory map, a set of memory accessprotection codes, and a set of memory write-protection codes, all of which can be changed only when the computer is in the master mode.

## MEMORY MAP AND ACCESS PROTECTION

The memory map feature includes high-speed memories for both the memory map and the access-protection codes. Use of the map is determined by the state of the memory map control bit in the arithmetic and control unit.

Memory Map. Two terms are essential to a proper understanding of the memory mapping concept: virtual address and actual address.

A virtual address is a value used by a machine-level program to designate the location of an instruction, the location of an element of data, the location of a data address (indirect address), or to designate an explicit quantity, such as a count. Normally, virtual addresses are derived from programmer-supplied labels through an assembly (or compilation) process followed by a loading process. Virtual addresses may also be computed during a program's execution. Thus, virtual addresses include all instruction addresses, data addresses, indirect addresses, and addresses used as counts within a stored program, as well as those addresses computed by the program.

An actual address is a value used by the CPU to access memory for storage or retrieval of information, as required by the execution sequence of an instruction. Thus, actual addresses designate wired-in hardware storage locations.

When the memory map is not in effect in a SIGMA 6 computer, as determined by the memory map control bit, all virtual address values above 15 are used by the CPU as actual addresses. Virtual addresses in the range 0 through 15 are always used by the CPU as general register addresses rather than as core memory addresses. Thus, for example, if an instruction uses a virtual address of 5 as the address where a result is to be stored, the result is stored in general register 5 in the current register block instead of in core memory location 5.

When the computer is operating with the memory map, virtual addresses in the range 0 through 15 are still used as general register addresses. However, all virtual addresses above 15 are transformed into actual addresses, by replacing the high-order portion of the virtual address with a value obtained from the memory map. The memory map replacement process is described in the section "Memory Address Control".

Memory Access Protection. When the computer is operating in the slave mode with the memory map, the accessprotection codes determine whether or not the program may access instructions from, read from, or write into specific regions of the virtual address continuum (virtual memory). If the slave program attempts to access a region of virtual memory that is so protected, program control is returned to the executive program. (The access-protection codes are described in the section "Memory Address Control".)

## MEMORY WRITE PROTECTION

The memory write-protection feature operates independently of the memory map and access protection. The memory write-protection feature includes the high-speed memory for the memory write locks. These locks operate in conjunction with a 2-bit field, called the write key, in the arithmetic and control unit. The locks and the key determine whether or not the program (slave or master) may alter the contents of specific regions of core memory as accessed by actual addresses. The write key can be changed only when the computer is in the master mode; thus the current write key cannot be changed by a slave program. (The functions of the locks and key are described in the section "Memory Address Control".)

## INSTRUCTION FORMAT

The normal SIGMA 6 memory-addressing instruction has the following format:

| Operation | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: |

* This bit position indicates whether or not indirect addressing is to be performed. Indirect addressing is performed (one level only) if this


## bit position contains a 1, and is not performed if this bit position contains a 0 . <br> Operation This 7-bit field contains the code that designates the operation to be performed.

R
This 4-bit field designates any of the 16 registers of the current register block as an operand source, result destination, or both.
$X \quad$ This 3-bit field designates any one of registers 1-7 of the current register block as an index register. $\mathrm{X}=0$ designates no indexing; hence, register 0 cannot be used as an index register.
Reference This 17-bit field contains the initial virtual adaddress dress of the instruction operand. Although the
contents of this field is always, in itself, a word address, the reference address field allows any word, doubleword, left halfword, or leftmost byte within a word in memory to be directly addressed. Halfword and byte operations require additional address bits for halfwords and bytes that do not begin on a word boundary. Thus, to address the second halfword of a word, the $X$ field of the instruction must designate a register that contains a 1 in its low-order bit position. To address bytes 1, 2, or 3 of a word, the $X$ field of the instruction must designate a register that contains 01,10 , or 11 , respectively, in its two low-order bit positions. See "Indexing and Index Registers" for a more complete description of the SIGMA 6 indexing process.

Some SIGMA 6 instructions are of the immediate-addressing type. The format of these instructions provides for an operand within the instruction word itself, as shown below. The functions of the Operation and R fields are identical to those of the normal instruction format.


0
This bit position is shown coded with a 0 because indirect addressing cannot be used with this type of instruction. If indirect addressing is attempted, the computer treats the instruction as a nonexistent instruction.

Operand This field contains an operand that is 20 bits in length, with negative numbers represented in two's-complement form.

There are several methods by which an instruction word may specify the source of an operand or the destination of a result. These methods are explained below.

## IMMEDIATE OPERAND

The operation code of an immediate operand instruction specifies that an operand is to be found in the operand field (bit positions 12-31) of the instruction word itself,
and not in a general register or core memory location. The operand field of this type of instruction cannot be modified by indexing. The following SIGMA in instructions are of $^{\text {in }}$ the immediate operand type:

| Instruction Name | Mnemonic | Page |
| :---: | :---: | :---: |
| Load Immediate | LI | 29 |
| Load Conditions and Floating Control Immediate | LCFI | 32 |
| Add Immediate | AI | 36 |
| Multiply Immediate | MI | 38 |
| Compare Immediate | Cl | 41 |

The byte string instructions are similar to those of the immediate operand type in that they cannot be modified by indexing. However, the operand field of these instructions contains a byte address displacement (or a byte address) that is a virtual address subject to modification by the memory map. If an immediate or byte string instruction is indirectly addressed, it is treated as a nonexistent instruction by the computer.

## MEMORY REFERENCE ADDRESSES

Core memory locations 0 through 15 are not accessible to the programmer because memory addresses 0 through 15 are reserved as register designators for "register-to-register" operations. Thus, an instruction can treat any register of the current register block as if it were a location in core memory. Furthermore, the register block can be used to hold an instruction (or a series of up to 16 instructions) for execution just as if the instruction (or instructions) were in core memory. The only restriction upon the use of the register block for instruction storage is:

If an instruction accessed from a general register uses the $R$ field of the instruction word to designate the next higher-numbered register and execution of the instruction would alter the contents of the register so designated, the contents of that register should not be used as the next instruction in sequence because the operation of the instruction in the affected register would be unpredictable.

In the maximum core memory configuration (131,072 words), memory addresses "wrap around" with address 0 (general register 0 ) being the next consecutive memory address after $X^{\prime} 1 F_{F F F}$ '( 131,071 ). Core memory location 16 follows general register 15 as the next location in ascending sequence.

Direct Reference Address. If neither indirect addressing nor indexing is called for by the instruction, the reference address field of the instruction is a direct reference address.

Indirect Reference Address. If indirect addressing is called for by the instruction (a 1 in bit position 0 of the instruction word), the reference address field is used to access a word location that contains the direct reference address in bit
positions 15-31. The direct reference address then replaces the indirect reference address. Indirect addressing is limited to one level; only the reference address field of the indirect word is significant.

Index Reference Address. If indexing is called for by the instruction (a nonzero value in bit positions 12-14 of the instruction), the direct reference address is modified by addition of the displacement value in the general register (index) called for by the instruction (after scaling the displacement according to the instruction type). This final reference address value (after indirect addressing, indexing, or both) is defined as the effective address of the instruction. If indirect addressing and indexing are both called for in an instruction, the index displacement is not used to modify the indirect reference address, but is used to modify the direct reference obtained from the location pointed to by the indirect reference address. This method of indexing after indirect addressing is called postindexing.
Register Address. If any instruction produces a virtual address that is a memory reference (i.e., a direct, indirect or indexed reference address) in the range 0 through 15 , the CPU does not attempt to read from or write into core memory. Instead, the 4 low-order bits of the reference address are used as a general register address, and the general register (of the current register block) corresponding to this address is used as the operand location or result destination. Thus, the instruction can use any register in the current register block as the source of an operand, the location of a direct address, or the destination of a result. Such usage is referred to as a "register-to-register" operation.

Actual Address. An actual address is the address value actually used by the CPU to access core memory. If the computer is not operating with the memory map, all virtual addresses above 15 automatically become actual addresses. However, if the computer is operating in the memory map mode, all virtual addresses above 15 are transformed (usually into alternate addresses in a different memory page) by the memory map, and these then become actual addresses. Virtual addresses below 16 are never transformed by the memory map and thus always refer to a general register for a register-to-register operation.

Effective Address. The effective address is defined as the final virtual address computed for an instruction. The effective address is usually used as the virtual address of an operand location or result destination. However, some instructions do not use the effective address as a location reference; instead, the effective address is used to control the operation of the instruction (as in a shift instruction), to designate the address of an input/output device (as in an input/output instruction), or to designate a specific element of the system (as in a READ DIRECT or WRITE DIRECT instruction).

Effective Location. An effective location is defined to be the actual location (in core memory or in the current register block) that is to receive the result of a memoryreferencing instruction, and is referred to by means of an effective address. Because an effective address can be either an actual address or a virtual address, this definition of an
effective location assumes, where applicable, the transformation of virtual addresses into actual address.
Effective Operand. An effective operand is defined to be the contents of an actual location (in core memory or in the current register block) that is to be used as an operand by a memory-referencing instruction, and is referred to by means of an effective address. This definition of an effective operand also presupposes the transformation of virtual address into actual addresses.

## ADDRESS MODIFICATION

Indirect Addressing. The 7-bit operation code field of the SIGMA 6 instruction word format provides for up to 128 instruction operation codes, nearly all of which can use indirect addressing (the exceptions, already mentioned, are the immediate and byte string instructions). The indirect addressing operation is limited to one level, as called for by the indirect address bit (bit position 0) of the instruction word. Indirect addressing does not proceed to further levels, regardless of the contents of the word location pointed to by the reference address field of the instruction. Indirect addressing occurs before indexing; that is, the 17 -bit reference address field of the instruction is used to obtain a word, and the 17 low-order bits of the word thus obtained effectively replace the initial reference address field; then, indexing is carried out according to the operation code of the instruction.

Indexing and Index Registers. The $X$ field of the normal instruction format permits any one of registers 1 through 7 in the current register block to be designated as an index register. The contents of this register are then treated as a displacement value.

Figure 4 shows how the indexing operation takes place. As the instruction is brought from memory, it is loaded into a 34-bit instruction register that initially contains 0 's in the two low-order bit positions ( 32 and 33). The displacement value from the index register is then aligned with the instruction register (as an integer) according to the addressing type of the instruction. That is; if it is a byte operation, the displacement is lined up so that its low-order bit is aligned with the least significant bit of the 34 -bit instruction register. The displacement is shifted one bit to the left of this position for a halfword operation, two bits to the left for a word operation, and three bits to the left for a doubleword operation. An addition process then takes place to develop a 19-bit address, which is referred to as the effective address of the instruction. High-order bits of the 32-bit displacement field are ignored in the development of this effective address (i.e., the 15 high-order bits are ignored for word operations, the 25 high-order bits are ignored for shift operations, and the 16 high-order bits are ignored for doubleword operations). However, the displacement value can cause the effective address to be less than the initial reference address within the instruction if the displacement value contains a sufficient number of high-order l's (i.e., if the displacement is a negative integer in two's complement form).

The effective address of an instruction is always a 19-bitbyte address value; however, this value is automatically adjusted


Figure 4. Index Displacement Alignment
to the SIGMA 6 information boundary conventions. Thus, for halfword operations, the low-order bit of the effective halfword address is 0 ; for word operations, the two low-order bits of the effective word address are 0 's; and for doubleword operations, the 3 low-order bits of the effective doubleword address are 0 's.

If no indexing is used with a byte operation, the effective byte is the first byte (bit positions $0-7$ ) of a word location; if no indexing is used with a halfword operation, the effective halfword is the first halfword (bit positions $0-15$ ) of a word location. A doubleword operation always involves a word at an even-numbered wordaddress and the word at the next sequential (odd-numbered) word address. If an oddnumbered word location is specified for a doubleword operation, the low-order bit of the effective address field (bit position 31) is automatically forced to 0 . Thus, an oddnumbered word address (referring to the middle of a doubleword) designates the same doubleword as an even-numbered word address, when used for a doubleword operation.

## MEMORY ADDRESS CONTROL

With a SIGMA 6 computer, two methods are available for controlling the use of core memory by a program; they are
the memory map and the memory write locks. The memory map provides for dynamic relocatability of programs and for access protection through inhibitions imposed on slave mode programs. The memory write locks provide memory write protection for both master and slave mode programs.

## MEMORY MAP AND ACCESS PROTECTION

The memory map can be represented as a series of 2568 -bit registers, each of which contains an 8 -bit actual memory page address code for a specific 512-word page of virtual addresses, and a series of 256 2-bit registers, each of which contains a 2-bit access control code for a specific 512-word page of virtual addresses. (The access control codes are applicable only to programs operating in the slave mode with the memory map.)

The memory page address codes are assigned to pages of virtual addresses as follows:


| Virtual addresses | Virtual addresses | Virtual addresses |
| :--- | :--- | :--- |
| X' $^{\prime} 10^{\prime}-X^{\prime} 1 F F^{\prime}$ | $X^{\prime} 200^{\prime}-X^{\prime} 3 F F^{\prime}$ | X' $^{\prime} 1 F E 00^{\prime}-X^{\prime} 1 F F F F^{\prime}$ |
| (virtual page 0) | (virtual page 1) | (virtual page 255) |

The access control codes are assigned as follows:

| $A C$ $A C$ $A C$ $A C$ $A C$ 3 |
| :--- |

The memory page addresses and access control codes can be changed only by the privileged instruction MOVE TO MEMORY CONTROL (see "Control Instructions").

When the CPU is operating in the mapping mode, all memory references used by the program (including instruction addresses) whether direct, indirect, or indexed, are referred to as virtual addresses. Virtual addresses in the range 0 through 15 are not used to address core memory; instead, the 4 loworder bits of the virtual address comprise a general register address. However, if an instruction produces a virtual address greater than 15 , the 8 h gh-order bits of the virtual address are used to obtain the appropriate memory page address and access control codes. For example, if the 8 highorder bits of the virtual address are 0000 0000, the first page address code and the first access control code are used; if the 8 high-order bits of the virtual address are 00000001 , the second page address and access control codes are used; and so on, through the 256th page address and control codes. Thus, each 512-word page of virtual addresses is associated with its own memory page address and access control codes.

When the memory map is accessed, the CPU performs a test to determine whether or not there are any inhibitions on using the virtual address by a slave program. (If the CPU is in the master mode, this test is not performed.) The 2-bit access control code is interpreted as follows:

## AC Function

00 The slave program can write into, read from, or access instructions from this page of virtual addresses.

01 The slave program cannot write into, but can read from or access instructions from this page of virtual addresses.
10 The slave program cannot write into or access instructions from, but can read from this page of virtual addresses.

11 The slave program is denied any access to this page of virtual addresses.

If the instruction being executed by the slave program fails this test, the instruction execution is aborted and the computer traps to location $X^{\prime} 40$ ', the "nonallowed operation" trap (see "Trap System").

If the instruction being executed by the slave program passes this test (or the CPU is in the master mode), the page address
bits in the accessed byte of the memory map replace the 8 high-order bits of the virtual address, to produce the actual address of the core memory location to be used by the instruction.

If the page address bits in the accessed byte of the memory map are all 0 's, and when combined with 9 low-order bits of the virtual address, an actual address is produced that corresponds to a word address in the range 0 through 15, the corresponding general register in the current register block is not accessed. In this one particular instance, a word address in the range 0 through 15 corresponds to actual core memory locations rather than general registers.

Figure 5 illustrates the address modification and mapping process for an indirectly addressed, indexed, halfword operation. As the figure shows, word address 1 is the contents of the reference address field in the instruction stored in memory. The instruction is brought into the instruction register, and word address 1 (assumed to be greater than 15) is converted from a virtual address to an actual address by the memory map. The 17 low-order bits of the core memory location pointed to by word address 1 , labeled word address 2, then replaces word address 1 in the instruction register. The index register designated in the $X$ field of the instruction is then aligned for incrementing at the halfwordaddress level, the final virtual (effective) address is formed, and the effective address (assumed to be greater than 15) is also transformed, through the memory map. The final 19bit core memory address, which automatically contains a low-order 0 , is then used to access the halfword to be used as an operand for the instruction.

## MEMORY WRITE LOCKS

The access control bits in the memory map provide access protection, through inhibitions imposed on slave programs. However, this protection is only available when the memory map is in effect, and is only operative with respect to slave programs. A memory protection feature, independent of the memory map, is provided by a lock and key technique. A 2-bit write-protect lock (WL) is provided for each 512word page of actual core memory addresses. The writeprotect locks consist of 256 2-bit write locks, each assigned to a 512-word page of actual addresses as follows:


Actual addresses
0-X'IFF'
(memory page 0 )

The write-protect locks can be changed only by the execution of the privileged instruction MOVE TO MEMORY CONTROL (see Control Instructions).

Instruction in memory:

| 1 | LH | $R$ | $X$ | Word address 1 |
| :---: | :---: | :---: | :---: | :---: |

Instruction in instruction register:


The 8 high-order bits of the reference address are replaced with page address $Z$ from memory map:

Actual address of memory location that contains the direct address:

Direct address in memory:


Indirect addressing replaces reference address with direct address:


Halfword operation indexing alignment:


The 8 high-order bits of the effective address are replaced with page address N from memory map:

Final memory address, which is the actual address of halfword location containing the effective halfword:


19-bit actual halfword address nnnnnnnn 1 mmmmmmmmm 1 mO

Figure 5. Generation of Actual Memory Addresses

The write-key (a 2-bit field in the arithmetic and control unit) works in conjunction with the lock storage to determine whether or not the program (whether slave or master) can write into a specific page of core memory locations. The keys and locks control access for writing, according to the following rules:

A lock value of 00 means that the corresponding memory page is "unlocked"; write access to that page is permitted independent of the key value.

A key value of 00 is a "skeleton" key that will open any lock; thus, write access to any memory page is permitted independent of its lock value.

A lock value other thian 00 for a memory page permits write access to that page only if the key value is identical to the lock value.

Thus, a program can write into a given memory page if the lock value is 00 , if the key value is 00 , or if the key value matches the lock value.

Note that the memory access protection feature is provided with the memory map and operates on virtual addresses, whereas the memory write proctection feature operates on actual memory addresses. Thus, if the access protection feature is invoked (that is, the CPU is in the slave mode and is using the memory map), the access protection codes are examined at the time the virtual address is converted into an actual address. Then, the locks and keys are examined to determine whether or not the program (master or slave) is allowed to alter the content of the core memory location corresponding to the final actual address. If an instruction attempts to write into a write-protected memory page, the computer aborts
the instruction, and traps to location $X^{\prime} 40^{\prime}$, which is the "nonallowed operation" trap (see Trap System).

## PROGRAM STATUS DOUBLEWORD

The critical control conditions of the SIGMA 6 CPU can be defined by 64 bits of information. These 64 bits are collectively referred to as the current program status doubleword (PSD). The current PSD can be considered as a 64bit internal CPU register, although it actually exists as a collection of separate registers and flip-flops. When stored in memory, the PSD is always in the following format:


## Desig- <br> nation Function

CC Condition code. This generalized 4-bit code indicates the nature of the results of an instruction. The significance of the condition code bits depends on the particular instruction just executed. After an instruction is executed, the instructions BRANCH ON CONDITIONS SET (BCS) and BRANCH ON CONDITIONS RESET (BCR) can be used, singly or in combination, to test for a particular condition code setting (these instructionsare described in Chapter 3, "Execute/Branch Instructions").

In some operations, only a portion of the condition code is involved; thus, the term CC1 refers to the first bit of the condition code, CC2 to the second bit, CC3 to the third bit, and CC4 to the fourth bit. Any program (slave or master mode) can change the current value of the condition code by executing either the instruction LOAD CONDITIONS AND FLOATING CONTROL IMMEDIATE (LCFI) or the instruction LOAD CONDITIONS AND FLOATING CONTROL (LCF); any program can store the current condition code by executing STORE CONDITIONS AND FLOATING CONTROL (STCF). These instructions are described in Chapter 3, "Load/Store Instructions".

FS Floating significance mode control

FZ Floating zero mode control

FN Floating normalize mode control
The three floating-point mode bits (FS, FZ, and FN ) control the operation of the computer with respect to floating-point significance checking,

Desig-
nation
Function
the generation of zero results, and the normalization of the results of floating-point additions and subtractions, respectively. (The floating-point mode controls are described in Chapter 3, "Float-ing-point Instructions".) Any program (slave or master) can change the state of the current floatingpoint mode controls by executing either the instruction LCFI or the instruction LCF; any program can store the current state of the current floatingpoint mode controls by executing the instruction STCF.

MS Master/slave mode control. The computer is in the master mode when this bit is a 0 ; it is in the slave mode when this bit is a 1 . The master/slave mode control cannot directly be changed by a slave program; however, a master mode program can change the control by executing either the instruction LOAD PROGRAM STATUS DOUBLEWORD (LPSD) or the instruction EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD). These two privileged instructions are described in Chapter 3, "Control Instructions".

MM Memory map control. The memory map is in effect when this bit is a 1 ; it is not in effect when this bit is 0 . The memory map control cannot be changed by a slave program. A master mode program can change the memory map control by executing either the instruction LPSD or the instruction XPSD.

DM Decimal mask. The decimal arithmetic trap (see "Trap System") is in effect when this bit is a 1 ; the trap is not in effect when this bit is a 0 . The conditions that can cause a decimal arithmetic trap are described in Chapter 3, "Decimal Instructions". The decimal trap mask cannot be changed by a slave program; a master mode program can change the mask by executing either the instruction LPSD or the instruction XPSD.

AM Arithmetic mask. The fixed-point arithmetic overflow trap is in effect when this bit is a 1 ; the trap is not in effect when this bit is a 0 . The instructions that can cause fixed-point overflow are described in the section "Trap System". The arithmetic trap mask cannot be changed by a slave program; a master mode program can change the mask by executing either the instruction LPSD or the instruction XPSD.

Instruction address. This 17-bit field contains the virtual address of the next instruction to be executed.

WK Write key. This field contains the 2-bit key used in conjunction with the memory protection feature. A slave program cannot change the current write key; a master mode program can change the write key by executing either the instruction LPSD or the instruction XPSD.

## Function

Counter interrupt group inhibit. Input/output interrupt group inhibit.

External interrupt group inhibit.
The three inhibit bits (CI, II, and EI) determine whether an interrupt can occur. The functions of the interrupt inhibits are described in the section "Interrupt System". A slave program cannot change the state of the interrupt inhibits; a master mode program can change the interrupt inhibits by executing LPSD, XPSD, or the instruction WRITE DIRECT (WD). The WD instruction is described in Chapter 3, "Control Instructions".

Register pointer. This 5-bit field selects one of the 32 possible blocks of general-purpose registers as the current register block. A slave program cannot change the register pointer; a master mode program can change the register pointer by executing LPSD, XPSD, or the instruction LOAD REGISTER POINTER (LRP). The LRP instruction is described in Chapter 3, "Control Instructions".

## INTERRUPT SYSTEM

The SIGMA 6 priority interrupt system is an improved version of the system used successfully in XDS 900/9300 series computers. Up to 237 external and internal interrupt levels are normally available, each with a unique location (see Table 2) assigned in core memory, each with a unique priority, and (except for the Power on and Power off interrupt levels) each capable of being selectively armed and/or enabled by the CPU. Also, any interrupt level can be "rriggered" by the CPU (supplied with a signal at the same physical point where the signal from the external source would enter the interrupt level). The triggering of an interrupt permits the testing of special systems programs before the special systems equipment is actually attached to the computer, and also permits an interrupt-servicing routine to defer a portion of the processing associated with an interrupt level by processing the urgent portion of an interruptservicing routine, triggering a lower-priority level (for a routine that handles the less-urgent part), then clearing the high-priority interrupt level so that other interrupts may be processed before the deferred interrupt.

SIGMA 6 interrupt levels are arranged in groups that are connected in a predetermined priority chain by groups of levels. The priority of each level within a group is fixed; the first level has the highest priority and the last level has the lowest. The user has the option of ordering a machine with a priority chain starting with the override group and connecting all remaining groups in any sequence. This allows the user to establish external interrupts above, between, or below the counter and input/output groups of internal interrupts. Figure 6 illustrates this with a configuration that a typical user might establish; where (after the override group) the counter group of internal interrupts is given
the second-highest priority, followed by the first group of external interrupts, then the input/output group of internal interrupts, and finally all succeeding groups of external interrupts.


Figure 6. Typical Interrupt Priority Chain

## INTERMAL INTERRUPTS

The three groups of internal interrupts include standard interrupts that are normally supplied with a SIGMA 6 system, as well as power fail-safe and the additional counter interrupts.

## OVERRIDE GROUP (Locations $X^{\prime} 50$ ' to $X^{\prime} 56$ ')

This group of seven interrupt levels always has the highest priority in a SIGMA 6 system. The power fail-safe feature includes the Power on and Power off interrupt levels. A system can have two or four count-pulse interrupt levels that are triggered by pulses from clock sources. Counter 4 has a constant frequency of 500 Hz ; counters 1, 2 , and 3 can be individually set to any of five manually switchable frequencies - the commercial line frequency, $500 \mathrm{~Hz}, 2 \mathrm{kHz}, 8 \mathrm{kHz}$, and a user-supplied external signal - that may be different for each counter. (All counter frequencies are synchronous except for the line frequency and the signal supplied by the user.) Each of the countpulse interrupt locations must contain one of the modify and test instructions (MTB, MTH, or MTW). Counter 4 uses the mapped location if map is currently invoked in the PSD. The results of any other instruction are unpredictable when the instruction is executed as the result of a count-pulse interrupt level advancing to the active state. When the modification (of the effective byte, halfword, or word) causes a zero result, the appropriate counter-equals-zero interrupt (see "Counter-Equals-Zero Group") is triggered. The override group also includes a memory parity interrupt level that is triggered whenever a memory parity error is reported to the CPU.

Table 2. SIGMA 6 Interrupt Locations


## COUNTER-EQUALS-ZERO GROUP <br> (Locations $X^{\prime} 58 '$ to $X^{\prime} 5 B^{\prime}$ )

Each interrupt level in the counter-equals-zero group (called a counter-equals-zero interrupt) is associated with a countpulse interrupt in the override group. When the execution of a modify and test instruction in the count-pulse interrupt location causes a zero result in the effective byte, halfword, or word location, the corresponding counter-equals-zero interrupt is triggered. The counter-equals-zero interrupts can be
inhibited or permitted as a group. If bit position 37 (CI) of the current program status doubleword contains a 0 , the counter-equals-zero interrupts are allowed to interrupt the program being executed. However, if the Cl bit is al, the counter-equals-zero interrupts are not allowed to interrupt the program.

INPUT/OUTPUT GROUP (Locations $X^{\prime} 5 C^{\prime}$ and $X^{\prime} 5 D^{\prime}$ )
This interrupt group includes two standard interrupts: the I/O interrupt and the control panel interrupt. The I/O interrupt
level accepts interrupt signals from the standard I/O system. The I/O interrupt location is assumed to contain an EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD) instruction that transfers program control to a routine for servicing all I/O interrupts. The I/O routine then contains an ACKNOWLEDGE I/O INTERRUPT (AIO) instruction that identifies the source and reason for the interrupt.

The control panel interruptlevel is connected to the INTERRUPT buttons on the processor control panel. The control panel interrupt level can thus be triggered by the computer operator, allowing him to initiate a specific routine.

The interrupts in the input/output group can be inhibited or permitted by means of bit position 38 (II) of the program status doubleword. If II is a 0 , the interrupts in the I/O group are allowed to interrupt the program being executed. However, if the II bit is a 1, the interrupts are inhibited from interrupting the program.

## POWER FAIL-SAFE FEATURE

The two power fail-safe interrupt levels, which cannot be disabled, disarmed, or inhibited, are used to enter routines that save and restore volatile information (e.g., registers, interrupt environment, etc. ) in case of primary power failure. When primary voltage drops below safe limits, the power off interrupt is triggered. Typically, a power off routine stores volatile information in main memory to facilitate recovery, halts all I/O operations, and ends in a waitingstate. When primary power returns to safe limits, the power on interrupt is triggered. Typically, a power on routine restores information from main memory and prepares to resume processing. (Note: When power is restored, software timeouts for I/O operations may occur.) Because the power on interrupt has a higher priority than the power off interrupt (see Table 2), a power failure cannot interrupt a power on routine before the system is restored to a predictable state (registers restored, etc.). Since main frame power supplies maintain voltages for five milliseconds after detecting an imminent power failure, the total time of the power on and power off routines must be less than five milliseconds.

## EXTERNAL INTERRUPTS

A SIGMA 6 system can contain up te 14 groups of optional interrupt levels, with 16 levels in each group. As shown in Figure 6, the groups can be connected in any priority sequence.

All external interrupts can be inhibited or permitted by means of bit position 39 (EI) of the program status doubleword. If EI is a 0 , external interrupts are allowed to interrupt the program; however, if EI is a 1 , all external interrupts are inhibited from interrupting the program.

## STATES OF AN INTERRUPT LEVEL

A SIGMA 6 interrupt level is mechanized by means of three flip-flops. Two of the flip-flops are used to define any of four mutually exclusive states: disarmed, armed, waiting, and active. The third flip-flop is used as a level-enable. The various states and the conditions causing them to change state (see Figure 7) are described in the following paragraphs.

## DISARMED

When an interrupt level is in the disarmed state, no signal to that interrupt level is admitted; that is, no record is retained of the existence of the signal, nor is any program interrupt caused by it at any time.

## ARMED

When an interrupt level is in the armed state, it can accept and remember an interrupt signal. The receipt of such a signal advances the interrupt level to the waiting state.

## WAITING

When an interrupt level in the armed state receives an interrupt signal, it advances to the waiting state, and remains


Note: The armed, disarmed, waiting, and active states are controlled by two flip-flops and the enabled/disabled states are controlled by the level-enable flip-flop.

Figure 7. Operational States of an Interrupt Level
in the waiting state until it is allowed to advance to the active state. If the level-enable flip-flop is off, the interrupt level can undergo all state changes except that of moving from the waiting to the active state. Furthermore, if this flip-flop is off, the interrupt level is completely removed from the chain that determines the priority of access to the CPU. Thus, an interrupt level in the waiting state with its level-enable in the off condition does not prevent an enabled, waiting interrupt of lower priority from moving to the active state.

When an interrupt level is in the waiting state, the following conditions must all exist simultaneously before the level advances to the active state.

1. The level must be enabled (i. e. , its level-enable flipflop must be set to 1 ).
2. The CPU must be at an interruptible point in the execution of a program.
3. The group inhibit (CI, II, or EI, if applicable) must be a 0 .
4. No higher-priority interrupt level is in the active state or is in the waiting stote and totally enabled (i.e., enabled and not inhibited).

## ACTIVE

When an interrupt meets all of the conditions necessary to permit it to move from the waiting state to the active state, it is permitted to do so by being acknowledged by the computer, which then executes the contents of the assigned interrupt location as the next instruction. The instruction address portion of the program status doubleword remains unchanged until the instruction in the interrupt location is executed.

The instruction in the interrupt location must be one of the following: XPSD, MTB, MTH, or MTW. If the execution of any other instruction in an interrupt location attempted as the result of an interrupt level advancing to the active state, the results of the instruction are unpredictable.

The use of the privileged instruction XPSD in an interrupt location permits an interrupt-servicing routine to save the entire current machine environment and establish a new environment. If working registers are needed by the | routine and additional register blocks are available, the contents of the current register block can be saved automatically with no time loss. This is accomplished by changing the value of the register pointer, which results in the assignment of a new block of 16 registers to the routine.

An interrupt level remains in the active state until it is cleared (removed from the active state) by the execution of the LPSD instruction or the WD instruction. An interruptservicing routine can itself be interrupted whenever a higher-priority interrupt level meets all of the conditions for becoming active; and then continued after the higher-priority interrupt is cleared. However, an
interrupt-servicing routine cannot be interrupted by a lower-priority interrupt as long as it remains in the active state. Normally, the interrupt servicing routine clears its interrupt and transfers program control back to the point of interrupt by means of an LPSD instruction with the same effective address as the XPSD instruction in the interrupt location.

## CONTROL OF THE INTERRUPT SYSTEM

The SIGMA 6 system has two points of interrupt control. One point of interrupt control is at the individual interrupt level. The WD instruction can be used to individually arm, disarm, enable, disable, or trigger any interrupt level except for the power fail-safe interrupts (which are always armed, always enabled, and cannot be triggered).

The second point of interrupt control is achieved by means of the interrupt inhibits (CI, II, and EI) in the program status doubleword. If an interrupt inhibit is set to 1 , all interrupt levels in the corresponding group are effectively disabled; i.e., no interrupt in the group may advance from the waiting state to the active state and the group is removed from the interrupt recognition priority chain. Thus, a waiting, enabled interrupt level (in a group that is not inhibited) is not prevented from interrupting the program by a higherpriority, waiting, enabled interrupt level in a group that is inhibited. However, if an interrupt group is inhibited while a level in that group is in the active state, no lower-priority interrupt level may advance to the active state.

## TIME OF INTERRUPT OCCURRENCES

The SIGMA 6 CPU permits an interrupt to occur during the following time intervals (related to the execution cycle of an instruction) providing the control panel COMPUTE switch is in the RUN position and no "halt" condition exists:

1. Between instructions: An interrupt is permitted between the completion of any instruction and the initiation of the next instruction.
2. Between the initiation of an instruction and memory or register modification: For some instructions, an interrupt is permitted after an instruction has been in process and up to the point in time when a memory location or a general register is modified. If an interrupt occurs during this time interval, the instruction is aborted, the instruction address portion of the program status doubleword remains pointing to the interrupted instruction, and the instruction in the interrupt location is executed. After the interrupt-servicing routine has been processed, program control is returned to the interrupted instruction, and the interrupted instruction is then reinitialized. Most instruations have such a short execution time that they are not abortable by an interrupt; thus, an interrupt normally occurs only before or after an instruction execution.
3. Between instruction iterations: An interrupt is also permitted to occur during the execution of the following multiple-operand instructions:
```
Move Byte String (MBS)
Compare Byte String (CBS)
Translate Byte String (TBS)
Translate and Test Byte String (TTBS)
Edit Byte String (EBS)
Decimal Multiply (DM)
Decimal Divide (DD)
Move to Memory Control (MMC)
```

The control and intermediate results of these instructions reside in registers and memory; thus, the instruction can be interrupted between the completion of one iteration (operand execution cycle) and the point in time (during the next iteration) when a memory location or register is modified. If an interrupt occurs during this time, the current iteration is aborted and the instruction address portion of the program status doubleword remains pointing to the interrupted instruction. After the interrupt-servicing routine is completed, the instruction continues from the point at which it was interrupted and doas not begin anew.

## SINGLE-INSTRUCTION INTERRUPTS

A single-instruction interrupt is a situation where an interrupt level is activated, the current program is interrupted, the singleinstruction in the interrupt location is executed, the interrupt level is automatically cleared and armed, and the interrupted program continues without being disturbed or delayed (except for the time required for the single-instruction).

If any of the following instructions is executed in any interrupt location, then that interrupt automatically becomes a single-instruction interrupt.

| Instruction Name | Mnemonic |
| :--- | :--- |
| Modify and Test Byte | MTB |
| Modify and Test Halfword | MTH |
| Modify and Test Word | MTW |

The modify and test instruction modifies the effective byte, halfword, or word (as described in the section "Fixed-point Arithmetic Instructions") but the current condition code remains unchanged (even if overflow occurs). The effective address of a modify and test instruction in an interrupt location (except counter 4) is always treated as an actual address, regardless of whether or not the memory map is currently being used. Counter 4 uses the mapped location if map is currently invoked in the PSD. The execution of a modify and testinstruction in an interrupt location, including mapped and unmapped counter 4, is independent of the memory access protection codes and the write-protection locks; thus, a memory protection violation trap cannot occur (a nonexistent memory address will cause an unpredictable operation). Also, the fixed-point overflow trap cannot occur as the result of overflow caused by executing MTH or MTW in an interrupt location.

The execution of a modify and test instruction in an interrupt location automatically clears and arms the corresponding interrupt level, allowing the interrupted program to continue.

When a modify and test instruction is executed in a countpulse interrupt location, all of the above conditions apply in addition to the following: If the resultant value in the effective location is zero, the corresponding counter-equals-zero interrupt is triggered.

## TRAP SVSTEM

When a condition that is to result in an interrupt is sensed, a signal is sent to an interrupt level. If that level is "armed" it advances to the waiting state. When all of the conditions for its acknowledgment have been achieved, the interrupt level eventually advances to the active state, where it finally causes the computer to take an instruction from a specific location in memory. The computer may execute many instructions between the time that the interrupt requesting condition is sensed and the time that the actual interrupt acknowledgment occurs. However, detecting any of the conditions listed in Table 3 results in a trap (the immediate execution of the instruction in a unique location in memory).

When a trap condition occurs, the CPU sets the trap state. Depending on the type of trap, the instruction currently being executed by the CPU may or may not be carried to completion. In any event, the instruction is terminated with a trap sequence. In this sequence, the instruction address (IA) portion of the program status doubleword (PSD), which has already been incremented by 1 , is decremented by 1 and then the instruc tion in the location associated with the trap is executed. An interrupt acknowledgment cannot occur until the execution of the instruction in the trap location is completed. The instruction in the trap location must be an XPSD instruction; if the execution of any other instruction in a trap location is attempted as the result of a trap activation, the results of the instruction are unpredictable. The detailed operation of XPSD is described in Chapter 3, "Control Instructions".

The XPSD instruction in a trap location is accessed without using the memory map, regardless of whether or not the memory map is in effect when the trap condition occurs. Also, no memory protection violation or privileged instruction violation can occur as a result of either accessing or executing an XPSD instruction in a trap location. Table 3 summarizes the description of the trap system.

## NONALLOWED OPERATION TRAP

The occurrence of one of the nonallowed operations always causes the computer to abort the instruction being executed (at the time that the nonallowed operation is detected) and to immediately execute the instruction in trap location $X^{\prime} 40$ '

## NONEXISTENT INSTRUCTION

Any instruction that is neither standard nor optional on SIGMA 6 is defined as nonexistent (this includes immediate addressing instructions that are indirectly addressed). If execution of a nonexistent instruction is attempted, the computer traps to location $X^{\prime} 40^{\prime}$ at the time the instruction is decoded. The operation of the XPSD instruction in trap

Table 3. Summary of SIGMA 6 Trap System

location $X^{\prime} 40^{\prime}$ (with respect to the condition code and instruction address portions of the PSD) is as follows:

1. Store the current PSD. The condition code stored is that which existed at the end of the instruction executed immediately prior to the nonexistent instruction.
2. Load the new PSD. The current PSD is replaced by the contents of the doubleword location following the doubleword location in which the current PSD was stored.
3. Modify the new PSD:
a. Set CC1 to $1(C C 2, C C 3$, and CC4 remain set at the values loaded from memory).
b. If bit position 9 of XPSD contains a 1, the instruction address loaded from memory is incremented by 8 . If bit position 9 of XPSD contains a 0 , the instruction address remains at the value loaded from memory.

## NONEXISTENT MEMORY ADDRESS

Any attempt to access a nonexistent memory address causes a trap to location $X^{\prime} 40^{\prime}$ at the time of the request for memory service. A nonexistent memory address condition is detected by memory on the basis of the actual address presented to it. If the CPU is currently using the memory map, the virtual address will already have been modified by the memory map to generate an actual (but nonexistent) address. The operation of XPSD in trap location $X^{\prime} 40^{\prime}$ is as follows:

1. Store the current PSD.
2. Load the new PSD.
3. Modify the new PSD:
a. Set CC 2 to $1(\mathrm{CCl}, \mathrm{CC} 3$, and CC 4 remain set at the values loaded from memory).
b. If bit position 9 of XPSD contains a 1, the instruction address loaded from memory is incremented by 4 . If bit position 9 of XPSD contains $a 0$, the instruction address remains at the value loaded from memory.

## PRIVILEGED INSTRUCTION IN SLAVE MODE

An attempt to execute a privileged instruction while the CPU is in the slave mode causes a trap to location $X^{\prime} 40^{\prime}$ at the time of instruction decoding. The operation of XPSD in trap location $X^{\prime} 40^{\prime}$ is as follows:

1. Store the current PSD.
2. Load the new PSD.
3. Modify the new PSD.
a. Set CC 3 to $1(\mathrm{CC1}, \mathrm{CC} 2$, and CC 4 remain at the values loaded from memory).
b. If bit position 9 of XPSD contains a 1, the instruction address loaded from memory is incremented by 2 . If bit position 9 of XPSD contains a 0 , the instruction address remains at the value loaded from memory.

The operation codes, $0 \mathrm{C}, 0 \mathrm{D}, 2 \mathrm{C}, 2 \mathrm{D}$, and their indirectly addressed forms, 8C, 8D, AC, AD, are both nonexistent and privileged. If one of these operation codes is used while the CPU is in the slave state, both CCI and CC3 wiN be set to l's after the new PSD has been loaded, and if bit position 9 of XPSD contains a 1, the instruction address loaded from memory is incremented by 10.

## MEMORY PROTECTION VIOLATION

A memory protection violation can occur either because of a memory map access control bit violation (by a slave program using the memory map) or because of a memory write lock violation (by either a slave or a master mode program). When either memory protection violation occurs, the CPU aborts execution of the current instruction (without changing protected memory) and traps to location $X^{\prime} 40^{\prime}$. The operation of the XPSD in trap location $X^{\prime} 40^{\prime}$ is as follows:

1. Store the current PSD,
2. Load the current PSD.
3. Modify the new PSD:
a. Set CC4 to $1(C C 1, C C 2$, and $C C 3$ remain at the values loaded from memory.
b. If bit position 9 of XPSD contains a 1, the instruca tion address loaded from memory is incremented by 1. If bit position 9 of XPSD contains a 0 , the instruction address remains at the value loaded from memory.

An attempt to access a memory location that is both protected and nonexistent causes both CC2 and CC4 to be set to l's after the new PSD has been loaded, and if bit position 9 of XPSD contains a 1, the instruction address loaded from memory is incremented by 5 .

## UNIMPLEMENTED INSTRUCTION TRAP

There is one SIGMA 6 optional instruction group. This is the floating-point option.

The floating-point option includes the following instructions:

| Instruction Name |  | Mnemonic |  |
| :--- | :--- | :--- | :--- |
|  | Operation Code |  |  |
| Floating Add Short | FAS |  | $X^{\prime} 3 D^{\prime}$ |
| Floating Add Long | FAL |  | $X^{\prime} 1 D^{\prime}$ |
| Floating Subtract Short | FSS |  | $X^{\prime} 3 C^{\prime}$ |
| Floating Subtract Long | FSL |  | $X^{\prime} 1 C^{\prime}$ |
| Floating Multiply Short | FMS |  | $X^{\prime} 3 F^{\prime}$ |
| Floating Multiply Long | FML |  | $X^{\prime} 1 F^{\prime}$ |
| Floating Divide Short | FDS | $X^{\prime} 3 E^{\prime}$ |  |
| Floating Divide Long | FDL | $X^{\prime} 1 E^{\prime}$ |  |

If an attempt is made to execute an instruction (directly or indirectly addressed) in this group when the floating-point option is not implemented, the computer traps to location $X^{\prime} 41^{\prime}$. The operation of the XPSD in trap location X'41' is as follows:

1. Store the current PSD. The condition code stored is that which existed at the end of the instruction immediately prior to the unimplemented instruction.
2. Load the new PSD. The condition code and the instruction address portions of the PSD remain at the values loaded from memory.

## PUSH-DOWN STACK LIMIT TRAP

Push-down stack overflow or underflow can occur during execution of any of the following instructions:

| Instruction Name |  |
| :--- | :--- |
| Push Word | MSW |
| Pull Word | PLW |
| Push Multiple | PSM |
| Pull Multiple | PLM |
| Modify Stack Pointer | MSP |

During the execution of any stack-manipulating instruction (see Push-down Instructions) the stack is either pushed (words added to stack) or pulled (words removed from stack). In either case, the space count and word count fields of the stack pointer doubleword are tested prior to moving any words. If execution of the instruction would cause the space count to become less than 0 or greater than $2^{15}-1$, the instruction is aborted with memory and registers unchanged; then, if bit 32 (TS) of the stack pointer doubleword is 0 , the CPU traps to location $\mathrm{X}^{\prime} 42^{\prime}$. If execution of the instruction would cause the word count to become less than 0 or greater than 215-1, the instruction is aborted with memory and registers unchanged; then, if bit 48 (TW) of the stack pointer doubleword is a 0 , the CPU traps to location $\mathrm{X}^{\prime} 42^{\prime}$. If trapping does occur, the condition code remains at the value it had immediately prior to the instruction that caused the trap. When trapping is inhibited, either CCl or CC3 is set to 1 (or both CCI and CC3 are set to 1 's) to indicate the reason for aborting the instruction. The stack pointer doubleword, memory, and registers are modified only if the instruction is successfully executed. The execution of XPSD in trap location $X^{\prime} 42^{\prime}$ is as follows:

1. Store the current PSD. The condition code stored is that which existed immediately prior to the execution of the aborted push-down instruction.
2. Load the new PSD. The condition code and instruction address portions of the PSD remain at the values loaded from memory.

## FIXED-POINT OVERFLOW TRAP

Fixed-point overflow can occur for any of the following instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Load Complement Word | LCW |
| Load Absolute Word | LAW |
| Load Complement Doubleword | LCD |
| Load Absolute Doubleword | LAD |
| Add Immediate | AI |
| Add Halfword | AH |
| Add Word | AW |
| Add Doubleword | AD |
| Subtract Halfword | SH |
| Subtract Word | SW |
| Subtract Doublword | SD |
| Divide Halfword | DH |
| Divide Word | DW |
| Add Word to Memory | AWM |
| Modify and Test Halfword | MTH |
| Modify and Test Word | MTW |

Except for the instructions DIVIDE HALFWORD (DH) and DIVIDE WORD (DW), the instruction execution is allowed to proceed to completion, CC2 is set to 1 and CC3 and CC4 represent the actual result ( $0,-$, or + ) after overflow. If the fixed-point arithmetic trap mask (bit 11 of PSD) is a 1, the C.PU traps to location $X^{\prime} 43$ ' instead of executing the next instruction in sequence.

For DW and DH, the instruction execution is aborted without changing any registers and CC2 is set to 1 ; but CC1, CC3, and CC4 remain unchanged from their values at the end of the instruction immediately prior to the DW or DH. If the fixed-point arithmetic trap mask is a 1 , the CPU traps to location $X^{\prime} 43$ ' instead of executing the next instruction in sequence.

1. Store the current PSD. If the instruction causing the trap was an instruction other than DW or DH, the stored condition code ${ }^{\dagger}$ is interpreted as follows:

| $\mathrm{CCl}^{\text {t+ }}$ | CC2 | CC3 | CC4 | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| - ${ }^{+}$ | 1 | 0 | 0 | result after overflow is zero |
| - | 1 | 0 | 1 | result after overflow is negative |
| - | 1 | 1 | 0 | result after overflow is positive |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

[^1]If the instruction causing the trap was DW or DH, the stored condition code is interpreted as follows:

2. Load the new PSD. The condition code and instruction address portions of the PSD remain at the value loaded from memory.

## FLOATING-POINT ARITHMETIC FAULT TRAP

Floating-point fault detection is performed after the operation called for by the instruction code is performed, but before any results are actually loaded into the general registers; thus, the floating-point operation that causes an arithmetic fault is not carried to completion (in the sense that the original contents of the general registers remain unchanged). Instead, the computer traps to location $X^{\prime} 44^{\prime}$ with the current condition code indicating the reason for the trap. A characteristic overflow or an attempt to divide by zero always results in a trap condition; a significance check or a characteristic underflow result in a trap condition only if the floating-point mode controls (FS, FZ, and FN) in the program status doubleword are set to the appropriate state.

If a floating-point instruction causes a trap, the execution of XPSD in trap location $\mathrm{X}^{\prime} 44^{\prime}$ is as follows:

1. Store the current PSD. If division is attempted with a zero divisor or if characteristic overflow occurs, the stored condition code is interpreted as follows: CC1 CC2 CC3 CC4 Meaning

| 0 | 1 | 0 | 0 | divide by zero |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | characteristic overflow, neg- <br> ative result |
| 0 | 1 | 1 | 0 | characteristic overflow, posi- <br> tive result |

If none of the above conditions occurs, but characteristic underflow occurs with the floating zero (FZ) mode bit set to 1, the stored condition code is interpreted as follows:

## CC1 CC2 CC3 CC4 Meaning

| 1 | 1 | 0 | 1 | characteristic underflow, neg- <br> ative result |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | characteristic underflow, posi- <br> tive result |

If none of the above conditions occurs, but an addition or subtraction results in either a zero result (with
$\mathrm{FS}=1$ and $\mathrm{FN}=0$ ), or a postnormalization shift of $m$ more than two hexadecimal places (with FS $=1$ and $\mathrm{FN}=0$ ), the stored condition code is interpreted as follows:

| CC1 | CC2 | CC3 | CC4 | Meaning |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | zero result of addition or <br> subtraction |
| 1 | 0 | 0 | 1 | more than 2 postnormalizing <br> shifts, negative result |
| 1 | 0 | 1 | 0 | more than 2 postnormalizing <br> shifts, positive result |

2. Load the new PSD. The condition code and instruction address portions of the PSD remain at the values loaded from memory.

## decimal arithinetic fault trap

When either of two decimal fault conditions occur (see Decimal Instructions), the normal sequencing of instruction execution is halted, CCl and CC 2 are set according to the reason for the fault condition, and CC3, CC4, memory, and the decimal accumulator remain unchanged by the instruction. If the decimal arithmetic trap mask (bit position 10 of PSD) is a 0 , the instruction execution sequence continues with the next instruction (in sequence) at the time of fault detection; however, if the decimal arithmetic trap mask bit is a 1 , the computer traps to location $X^{\prime} 45^{\prime}$ at the time of fault detection.

The execution of XPSD in trap location $X^{\prime} 45$ ' is as follows:

1. Store the current PSD. The stored condition code is interpreted as follows:


01 - - all digits legal and overflow
1 - - illegal digit detected
2. Load the new PSD. The condition code and instruction address portions of the PSD remain at the values loaded from memory.

## WATCHDOG TIMER RUNOUT TRAP

The instruction watchdog timer insures that the CPU must periodically reach interruptible points of operation in the execution of instructions. An interruptible point is a time during the execution of a program when an interrupt request (if present) would be acknowledged. Interruptible points occur at the end of every instruction and during the execution of some instructions (such as the byte string group). The watchdog timer measures elapsed time from the last interruptible point. If the maximum allowable time has been reached before the next time that an interrupt could be
recognized, the current instruction is aborted and the watchdog timer runout trap is activated. Except for a nonexistent address used with READ DIRECT (RD) or WRITE DIRECT (WD) instructions, programs trapped by the watchdog timer cannot (in general) be continued. Execution of XPSD in trap location $X^{\prime} 46$ ' is as follows:

1. Store the current PSD. The stored condition code is, in general, meaningless.
2. Load the new PSD. The instruction address portion of the PSD remains at the values loaded from memory; however, the resulting condition code is, generally, meaningless.

## CALL INSTRUCTION TRAPS

The four call instructions (CALI, CAL2, CAL3, and CAL4) cause the computer to trap to location $\mathrm{X}^{\prime} 48$ ' (for CALI)
$\mathrm{X}^{\prime} 49$ ' (for CAL2), $\mathrm{X}^{\prime} 4 \mathrm{~A}^{\prime}$ (for CAL3), or $\mathrm{X}^{\prime} 4 \mathrm{~B}^{\prime}$ (for CAL4). Execution of XPSD in the trap location is as follows:

1. Store the current PSD. The stored condition code is that which existed at the end of the instruction immediately prior to the call instruction.
2. Load the new PSD.
3. Modify the new PSD.
a. The $R$ field of the call instruction is logically ORed with the condition code value loaded from memory, and the result is loaded into the condition code.
b. If bit 9 of XPSD contains a 1 , the $R$ field of the call instruction is added to the instruction address loaded from memory.

If bit 9 of XPSD containa a 0 , the instruction address remains at the value loaded from memory.

## 3. INSTRUCTION REPERTOIRE

This section describes all SIGMA 6 instructions, grouped in the following functional classes:

|  | Page |
| :--- | ---: |
| 1. Load and Store | 28 |
| 2. Analyze and Interpret | 34 |
| 3. Fixed-Point Arithmetic | 36 |
| 4. Comparison | 41 |
| 5. Logical | 43 |
| 6. Shift | 44 |
| 7. Conversion | 46 |
| 8. Floating-Point Arithmetic (optional) | 47 |
| 9. Decimal | 51 |
| 10. Byte String | 57 |
| 11. Push Down | 64 |
| 12. Execute and Branch | 69 |
| 13. Call | 71 |
| 14. Control | 72 |
| 15. Input/Output | 79 |

SIGMA 6 instructions are described in the following format:
MNEMONIC ${ }^{(1)}$ INSTRUCTION NAME ${ }^{(2)}$ (Addressing type ${ }^{(3)}$, Optional ${ }^{(4)}$


Description ${ }^{(8)}$
Affected ${ }^{(9)} \quad \operatorname{Trap}{ }^{(1)}$
Symbolic notation ${ }^{(11)}$
Condition Code Settings ${ }^{(12)}$
Trap Action ${ }^{(13)}$
Example ${ }^{(44)}$

1. MNEMONIC is the code used by the SIGMA 6 assemblers to produce the instruction's basic operation code.
2. INSTRUCTION NAME is the instruction's descriptive title.
3. The instruction's addressing type is one of the following:
a. Byte index alignment: the reference address field of the instruction (plus the displacement value) can be used to address a byte in core memory or in the current block of general registers.
b. Halfword index alignment: the reference address field of the instruction (plus the displacement value) can be used to address a halfword in core memory or in the current block of general registers.
c. Word index alignment: the reference address field of the instruction (plus the displacement value) can be used to address any word in core memory or in the current block of general registers.
d. Doubleword index alignment: the reference addrest field of the instruction (plus the displacement value) can be used to address any doubleword in core memory or in the currentblock of general registers. The addressed doubleword is automatically located within doubleword storage boundaries.
e. Immediate operand: the instruction word contains an operand value used as part of the instruction execution. If indirect addressing is attempted with this type of instruction (i.e., bit 0 of the instruction word is a l), the instruction is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40$ ', the "nonallowed operation" trap. Indexing does not apply to this type of instruction.
f. Immediate displacement: the instruction word contains an address displacement used as part of the instruction execution. If indirect addressing is attempted with this type of instruction, the computer treats the instruction as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$. Indexing does not apply to this type of instruction.
4. If the instruction is not in the standard SIGMA 6 instruction set, it is labeled "optional". If execution of an optional instruction is attempted on a computer in which the instruction is not implemented, the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location X'4l', which is the "unimplemented instruction trap".
5. If the instruction is not executable while the computer is in the slave mode, it is labeled "privileged". If execution of a privileged instruction is attempted while the computer is in the slave mode, the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$.
6. If the instruction can be successfully resumed after its execution sequence has been interrupted by an interrupt acknowledgment, the instruction is labeled "continue after interrupt". Otherwise, the instruction is either completed or the instruction is aborted and then restarted after the interrupt is cleared. In the case of the "continue after interrupt" instructions, certain general registers contain intermediate results or control information that allows the instruction to continue properly. In the case of aborted instructions, all affected registers are restored to the values they contained immediately before the aborted instruction was begun.
7. Instruction format:
a. Indirect addressing - If bit position 0 of the instruction format contains an asterisk (*), the instruction can utilize indirect addressing; however, if bit position 0 of the instruction format contains a 0 , the instruction is of the immediate addressing type, which is treated as a nonexistent instruction if indirect addressing is attempted (resulting in a trap to location $X^{\prime} 40^{\prime}$ ).
b. Operation code - The operation code field (bit positions 1-7) of the instruction is shown in hexadecimal notation.
c. R field - If the register address field (bit positions 8-11) of the instruction format contains the character "R", the instruction can specify any register in the current block of general registers as an operand source, result destination, or both; otherwise, the function of this field is determined by the instruction.
d. $\quad X$ field - If the index register address field (bit positions 12-14) of the instruction format contains the character " $X$ ", the instruction can specify indexing with any one of registers 1 through 7 in the current block of general registers; otherwise, the function of this field is determined by the instruction.
e. Reference address field - Normally, the reference address field (bit positions 15-31) of the instruction format is used as the initial address value for an instruction operand. For instructions of the immediate addressing type, the effective address of the instruction is not used to access an operand; instead, the effective address itself is used as an operand. In these cases, the function of the effective address is represented in the lower half of the reference address field in the instruction format diagram.
f. Value field - In some fixed-point arithmetic instructions, bit positions 12-31 of the instruction format contain the word "value". This field is treated as a 20-bit integer, with negative integers represented in two's complement form.
g. Displacement field - In the byte string instructions, bit positions 12-31 of the instruction format contain the word "displacement." In the execution of the instruction, this field is used to modify the source address of an operand, the destination address of a result, or both.
h. Ignored fields - In the instruction format diagrams, any area that is shaded represents a field or bit position that is ignored by the computer (i.e., the content of the shaded field or bit has no effect on instruction execution) but should be coded with 0 's so as to preclude conflict with possible modifications.

In any format diagram of a general register or memory word modified by an instruction, a shaded area represents a field whose content is indeterminate after execution of the instruction.
8. The description of the instruction defines the operations performed by the computer in response to the instruction configuration depicted by the instruction format diagram. Any instruction configuration that causes an unpredictable result is so specified in the description.
9. All programmable registers and storage areas that can be affected by the instruction are listed (symbolically) after the word "Affected". The instruction address portion of the program status doubleword is considered to be affected only if a branch condition can occur as a result of the instruction execution, since the instruction address is updated (incremented by 1 ) as part of every instruction execution.
10. All trap conditions that may be invoked by the execution of the instruction are listed after the word "Trap". SIGMA 6 trap locations are summarized in the section "Trap System".
11. The symbolic notation presents the instruction operation as a series of generalized symbolic statements. The symbolic terms used in the notation are defined in Table 4.
12. Condition Code settings are given for each instruction that affects the condition code. A 0 or a 1 under any of columns 1, 2, 3, or 4 indicates that the instruction causes a 0 or 1 to be placed in CC1, CC2, CC3, or CC4, respectively, for the reasons given. If a hyphen $(-)$ appears in columns 1, 2, 3, or 4, that portion of the condition code is not affected by the reason given for the condition code bit(s) containing a 0 or 1 . For example, the following condition code settings are given for a comparison instruction:

| 1 | 2 | 3 | 4 | Result of comparison |
| :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | 0 | equal |
| - | - | 0 | 1 | register operand is arithmetically less than effective operand |
| - | - | 1 | 0 | register operand is arithmetically greater than effective operand |
| - | 0 | - | - | the logical product (AND) of the two operands is zero |
| - | 1 | - | - | the logical product of the two operands is nonzero |

$\mathrm{CC1}$ is unchanged by the instruction. CC 2 indicates whether or not the two operands have 1's in corresponding bit positions, regardless of their arithmetic relationship. CC3 and CC4 are set according to the arithmetic relationship of the two operands, regardless of whether or not the two operands have l's in corresponding bit positions. For example, if the register operand is arithmetically less than the effective operand and the two operands both have l's in at least one corresponding bit position, the condition code setting for the comparison instruction is:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| - | 1 | 0 | 1 |

The above statements about the condition code are valid only if no trap occurs before the successful completion of
the instruction execution cycle. If a trap does occur during the instruction execution, the condition code is normally reset to the value it contained before the instruction was started, and then the appropriate trap location is activated.
13. Actions taken by the computer for those trap conditions that may be invoked by the execution of the instruction are described. The description includes the criteria for the trap condition, any controlling trap mask or inhibit bits, and the action taken by the computer. In order to avoid unnecessary repetition, the two trap conditions that apply to all
instructions (i.e., nonallowed operations and watchdog timer runout) are not described for each instruction.
14. Some instruction descriptions provide one or more examples to illustrate the results of the instruction. These examples are intended only to show how the instructions operate, and not to demonstrate their full capability. Within the examples, hexadecimal notation is used to represent the contents of general registers and storage locations (condition code settings are shown in binary notation. The character " $x$ " is used to indicate irrelevant or ignored information.

Table 4. Glossary of Symbolic Terms


Table 4. Glossary of Symbolic Terms (cont.)

\begin{tabular}{|c|c|c|c|}
\hline Term \& Meaning \& Term \& Meaning \\
\hline FS \& Floating significance mode control - bit 5 of the program status doubleword. If this bit is a 1 , the computer traps to location \(X^{\prime} 44^{\prime}\) when more than two hexadecimal places of postnormalization shifting are required for a floating-point addition or subtraction; if this bit is 0 , no significance checking is performed. \& \(n\)
\(u\) \& \begin{tabular}{l}
single quotation marks and preceded by the qualifier "X" (for example, \({ }^{7 B 0}{ }_{16}\) is written \(\mathrm{X}^{\prime} 7 \mathrm{BO}^{\prime}\). \\
AND (logical product, where \(0 \cap 0=0\), \(0 \cap 1=0,1 \cap 0=0\), and \(1 \cap 1=1\) ). \\
\(O R\) (logical inclusive \(O R\), where \(0 \cup 0=0\),
\end{tabular} \\
\hline FZ \& Floating zero mode control - bit 6 of the program status doubleword. If this bit is a 1, the computer traps to location \(X^{\prime} 44\) ' when either characteristic underflow or a zero result occurs for a floating-point multiplication or division; if this bit is a 0 , characteristic underflow and zero results are treated as normal conditions. \& (1)
SE \& \begin{tabular}{l}
\(0 \cup 1=1\), \(1 \cup 0=1\), and \(1 \cup 1=1\) ). \\
EOR (logical exclusive OR, where 0 (0) \(0=0\), 0 (1) \(1=1,1\) (1) \(0=1\), and 1 (1) \(1=0\) ). \\
Sign extension - some SIGMA 6 instructions operate on two operands of different lengths; the two operands are made equal in length by extending the sign of the shorter operand by the required number of bit positions. For posi-
\end{tabular} \\
\hline IA

$X^{\prime} n^{\prime}$ \& | Instruction address - the 17-bit value that defines the virtual address of an instruction immediately prior to the time that the instruction is executed. |
| :--- |
| Hexadecimal qualifier - a hexadecimal value ( $n$ ) is an unsigned string of hexadecimal digits ( 0 through 9 and A through F ) surrounded by | \& \& the required number of bit positions. For positive operands, the result of sign extension is high-order 0's prefixed to the operand; for negative operands, high-order l's are prefixed to the operand. This sign extension process is performed after the operand is accessed from memory and before the operation called for by the instruction code is performed. <br>

\hline
\end{tabular}

## LOAD/STORE INSTRUCTIONS

The following load/store instructions are implemented in SIGMA 6 computers:

| Instruction Name | Mnemonic |
| :--- | :--- |
|  |  |
| Load Immediate | LI |
| Load Byte | LB |
| Load Halfword | LH |
| Load Word | LW |
| Load Doubleword | LD |
| Load Complement Halfword | LCH |
| Load Absolute Halfword | LAH |
| Load Complement Word | LCW |
| Load Absolute Word | LAW |
| Load Complement Doubleword | LCD |
| Load Absolute Doubleword | LAD |
| Load Selective | LS |
| Load Multiple | LM |
| Load Conditions and Floating Control |  |
| Immediate | LCFI |
| Load Conditions and Floating Control | LCF |
| Exchange Word | XW |
| Store Byte | STB |
| Store Halfword | STH |
| Store Word | STW |
| Store Doubleword | STD |
| Store Selective | STS |
| Store Multiple | STM |
| Store Conditions and Floating Controls | STCF |

SIGMA 6 load and store instructions operate with information fields of byte, halfword, word, and doubleword lengths.

Load instructions load the information indicated into one of the general registers in the current register block. Load instructions do not affect core memory storage; however, nearly all load instructions provide a condition code setting that indicates the following information about the contents of the affected general register(s) after the instruction is successfully completed:

Condition code settings:

| 1 | 2 | 3 | 4 | Result |
| :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | 0 | zero - the result in the affected register(s) is all 0 's. |
| - | - | 0 | 1 | negative - register $R$ contains a 1 in bit position 0. |
| - | - | 1 | 0 | positive - register $R$ contains a 0 in bit position 0 , and at least one 1 appears in the remainder of the affected register(s) (or appeared during execution of the current instruction.) |
| - | 0 | - | - | no fixed-point overflow - the result in the affected register(s) is arithmetically correct. |
| - | 1 | - | - | fixed-point overflow - the result in the affected register(s) is arithmetically incorrect. |

Store instructions affect only that portion of memory storage that corresponds to the length of the information field specified by the operation code of the instruction; thus, register bytes are stored in memory byte locations, register halfwords in memory halfword locations, register words in memory
word locations, and register doublewords in memory doubleword locations. Store instructions do not affect the contents of the general register specified by the $R$ field of the instruction, unless the same register is also specified by the effective virtual address of the instruction.

## LI LOAD IMMEDIATE <br> (Immediate operand)

| 0 | 22 | $R$ | Value |
| :---: | :---: | :---: | :---: |
| $01_{1} 231456$ |  |  |  |

LOAD IMMEDIATE extends the sign of the value field (bit position 12 of the instruction word) 12 bit positions to the left and then loads the 32 -bit result into register $R$.
Affected: (R), CC3, CC4
(I)
(I) 12-3ISE $\rightarrow R$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |

If LI is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the contents of register $R$ and the condition code unchanged.

## LB LOAD BYTE

(Byte index alignment)


LOAD BYTE loads the effective byte into bit positions 24-31 of register $R$ and clears bit positions $0-23$ of the register to all 0 's.

> Affected: $(R), C C 3, C C 4$
> $E B \rightarrow R_{24-31} ; 0 \longrightarrow R_{0-23}$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 1 | 0 | nonzero |

## LH LOAD HALFWORD

(Halfword index alignment)

| * | 52 | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

LOAD HALFWORD extends the sign of the effective halfword 16 bit positions to the left and then loads the 32-bit result into register $R$.

```
Affected: (R),CC3,CC4
EH
```

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |

IW LOAD WORD
(Word index alignment)

| $*$ | 32 | $R$ | $X$ |
| :---: | :---: | :---: | :---: |$c$| Reference address |
| :---: |
| 01231456 |

LOAD WORD loads the effective word into register $R$.

## Affected: (R),CC3,CC4

EW $\longrightarrow$ R
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - |  | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |

## LD LOAD DOUBLEWORD

(Doubleword index alignment)

| $*$ | 12 | $R$ | $X$ |
| :---: | :---: | :---: | :---: |$\quad$ Reference address

LOAD DOUBLEWORD loads the 32 low-order bits of the effective doubleword into register Rul and then loads the 32 high-order bits of the effective doubleword into register $R$.

If $R$ is an odd value, the result in register $R$ is the 32 highorder bits of the effective doubleword. The condition code settings are based on the effective doubleword, rather than the final result in register $R$ (see Example 3, below).

Affected: (R),(Rul),CC3,CC4
$E D_{32-63} \rightarrow$ Rul; $^{2} E_{0-31} \longrightarrow R$
Condition code settings:
$123 \quad 4$ Effective doubleword

-     - 00 zero
- $\quad 0 \quad 1$ negative
-     - 10 positive

Example 1, even $R$ field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| ED | $=X^{\prime} 0123456789 \mathrm{ABCDEF}{ }^{\prime}$ | X'0123456789ABCDEF' |
| (R) | $={ }^{\text {a }} \times x \times x x x x x$ | X'01234567' |
| (Rul) | $=x \times x x x \times x x$ | X'89ABCDEF' |
| CC | $=x x x x$ | $\times \times 10$ |

Example 2, odd R field value:

| $E D=X^{\prime} 0123456789 A B C D E F '$ | $X^{\prime} 0123456789 A B C D E F '$ |
| :--- | :--- |
| $(R)=x \times x x x \times x x$ | $X^{\prime} 01234567^{\prime}$ |
| $C C=x x x x$ | $x \times 10$ |

Example 3, odd R field value:

| ED | $X^{\prime} 0000000012345678{ }^{\prime}$ | X'0000000012345678' |
| :---: | :---: | :---: |
| (R) | xxxxxxxx | X'00000000' |
| CC | $x \times x \times$ | x $\times 10$ |
| LCH | LOAD COMPLEMENT (Halfword index alignm | ALFWORD <br> t) |


| $*$ | $5 A$ | $R$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: | :---: |

LOAD COMPLEMENT HALFWORD extends the sign of the effective halfword 16 bit positions to the left and then loads the 32-bit two's complement of the result into register $R$.
(Overflow cannot occur.)
Affected: (R),CC3,CC4
$-\left[\mathrm{EH}_{\mathrm{SE}}\right] \rightarrow \mathrm{R}$
Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | Result in $R$ |
| - | - | 0 | 1 | nero |
| - | - | 1 | 0 | positive |

LAH LOAD ABSOLUTE HALFWORD
(Halfword index alignment)


If the effective halfword is positive, LOAD ABSOLUTE HALFWORD extends the sign of the effective halfword 16 bit positions to the left and then loads the 32-bit result in register $R$. If the effective halfword is negative, LAH extends the sign of the effective halfword 16 bit positions to the left and then loads the 32-bit two's complement of the result into register $R$. (Overflow cannot occur.)

Affected: (R),CC3,CC4
$\left|E H_{S E}\right| \rightarrow R$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 1 | 0 | nonzero |

LCW LOAD COMPLEMENT WORD
(Word index alignment)

| $*$ | $3 A$ | $R$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1231456 | 6 |  |  |  |

LOAD COMPLEMENT WORD loads the 32-bit two's complement of the effective word into register R. Fixed-point overflow occurs if the effective word is $-2^{31}$ ( $\left(X^{\prime} 80000000\right.$ ), in which case the result in register $R$ is $-2^{31}$ and CC2 is set to 1 ; otherwise, CC2 is reset to 0 .
Affected: (R),CC2,CC3, CC4 Trap: Fixed-point overflow. $-E W \longrightarrow R$

Condition code settings:
$13 \quad 3 \quad 4$ Result in $R$

- 0000 zero
- $\quad 0 \quad 1$ negative
- 010 positive
- 0 - - no fixed-point overflow
- 101 fixed-point overflow

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after execution of LOAD COMPLEMENT WORD; otherwise, the computer executes the next instruction in sequence.

## LAW LOAD ABSOLUTE WORD (Word index alignment)



If the effective word is positive, LOAD ABSOLUTE WORD loads the effective word into register R. If the effective word is negative, LAW loads the 32-bit two's complement of the effective word into register $R$. Fixed-point overflow occurs if the effective word is $-2^{31}\left(X^{\prime} 80000000^{\prime}\right)$, in which case the result in register $R$ is $-2^{31}$ and CC2 is set to 1 ; otherwise, CC2 is reset to 0 .

Affected: (R),CC2,CC3,CC4 Trap: Fixed-point overflow $|E W| \longrightarrow R$
Condition code settings:

1 | 1 | 3 | 4 |
| :--- | :--- | :--- |
| Result in $R$ |  |  |

- 0000 zero
- $\quad 10$ nonzero
- 0 - - no fixed-point overflow
- 1001 fixed-point overflow (sign bit on)

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after execution of LOAD ABSOLUTE WORD; otherwise, the computer executes the next instruction in sequence.

## LCD LOAD COMPLEMENT DOUBLEWORD (Doubleword index alignment)

| * | 1A | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

LOAD COMPLEMENT DOUBLEWORD forms the 64-bit two's complement of the effective doubleword, loads the 32 loworder bits of the result into register Rul, and then loads the 32 high-order bits of the result into register $R$.

If $R$ is an odd value, the result in register $R$ is the 32 highorder bits of the two's complemented doubleword. The condition code settings are based on the two's complement of the effective doubleword, rather than the final result in register $R$.

Fixed-point overflow occurs if the effective doubleword is $-2^{63}$ ( $X^{\prime} 8000000000000000^{\prime}$ ), in which case the result in
registers $R$ and $R U 1$ is $-2^{63}$ and CC2 is set to 1 ; otherwise, CC2 is reset to 0 .


Condition code settings:

| 1 | 2 | 3 | 4 |  | Two's complement of effective doubleword |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 0 | 0 | 0 | zero |
| - | - | 0 | 1 | negative |  |
| - | 0 | 1 | 0 |  | positive |
| - | 0 | - | - |  | no fixed-point overflow |
| - | 1 | 0 | 1 | fixed-point overflow |  |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location X'43' after execution of LOAD COMPLEMENT DOUBLEWORD; otherwise, the computer executes the next instruction in sequence.

Example 1, even $R$ field value:

|  | Before execution |  |
| :--- | :--- | :--- |
| After execution |  |  |
| $E D=$ | $X^{\prime} 0123456789 A B C D E F '$ | $X^{\prime} 0123456789 A B C D E F '$ |
| $(R)=x \times x \times x \times x$ | $X^{\prime}$ FEDCBA98' |  |
| (Rul) $=x \times x \times x \times x$ | $X^{\prime} 76543211^{\prime}$ |  |
| $C C=x \times x x$ | $x 001$ |  |

Example 2, odd $R$ field value:

| $E D=X^{\prime} 0123456789 A B C D E F^{\prime}$ | $X^{\prime} 0123456789 A B C D E F '$ |
| :--- | :--- |
| $(R)=x \times x \times x \times x$ | $X^{\prime}$ 'FEDCBA98' |
| $C C=x \times x$ | $x 001$ |

## LAD LOAD ABSOLUTE DOUBLEWORD <br> (Doubleword index alignment)

| * | 1 B | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

If the effective doubleword is positive, LOAD ABSOLUTE DOUBLEWORD loads the 32 low-order bits of the effective doubleword into register Rul, and then loads the 32 highorder bits of the effective doubleword into register $R$. If $R$ is an odd value, the result in register $R$ is the 32 high-order bits of the effective doubleword. The condition code settings are based on the effective doubleword, rather than the final result in register $R$.

If the effective doubleword is negative, LAD forms the 64-bit two's complement of the effective doubleword, loads the 32 low-order bits of the two's complemented doubleword into register Rul, and then loads the 32 high-order bits of the two's complemented doubleword into register $R$. If $R$ is an odd value, the result in register $R$ is the 32 high-order bits of the two's complemented doubleword. The condition code settings are based on the two's complement of the effective doubleword, rather than the final result in register $R$.

Fixed-point overflow occurs if the effective doubleword is $-2^{63}\left(X^{\prime} 8000000000000000^{\prime}\right)$, in which case the result in
registers $R$ and Rul is -263 and $C C 2$ is set to 1 ; otherwise, CC2 is reset to 0 .


If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $\mathrm{X}^{\prime} 43$ ' after execution of LOAD ABSOLUTE DOUBLEWORD; otherwise, the computer executes the next instruction in sequence.
Example 1, even R field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| ED | X'0123456789ABCDEF' | X'0123456789ABCDEF' |
| (R) | xxxxxxxx | X'01234567' |
| (Rul) | $x \times x \times x \times x \times x$ | X'89ABCDEF' |
| CC | xxxx | $\times 010$ |

Example 2, even $R$ field value:

| $E D=X^{\prime} F E D C B A 9876543210^{\prime}$ | $X^{\prime}$ FEDCBA9876543210' |
| :--- | :--- |
| $(R)=x \times \times x \times x \times$ | $X^{\prime} 01234567^{\prime}$ |
| $(R u l)=x \times x \times x \times x x$ | $X^{\prime} 89 A B C D F O^{\prime}$ |
| $C C=x \times x x$ | $x 010$ |

Example 3, odd $R$ field value:

| $E D=$ | $X^{\prime} 0123456789 A B C D E F '$ |  | $X^{\prime} 0123456789 A B C D E F '$ |
| ---: | :--- | ---: | :--- |
| $(R)=$ | $x \times x \times x \times x \times$ |  | $X^{\prime} 01234567^{\prime}$ |
| $C C=$ | $x \times x \times$ | $x 010$ |  |
|  |  |  |  |
|  | LOAD SELECTIVE |  |  |
|  | (Word index alignment |  |  |


| * | 4A | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

Register Rul contains a 32-bit mask. If $R$ is an even value, LOAD SELECTIVE loads the effective word into register $R$ in those bit positions selected by a 1 in corresponding bit positions of register Rul. The contents of register $R$ are not affected in those bit positions selected by a 0 in corresponding bit positions of register Rul.

If $R$ is an odd value, $L S$ logically $A N D s$ the contents of register $R$ with the effective word and loads the result into register $R$. If corresponding bit positions of register $R$ and the effective word both contain l's, a 1 remains in register $R$; otherwise, a 0 is placed in the corresponding bit position of register $R$.
Affected: (R), CC3, CC4
If $R$ is even, $[E W n(R u l)] \cup[(R) \cap(\overline{R u l})] \longrightarrow R$
If $R$ is odd, $E W \cap(R) \longrightarrow R$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | bit 0 of register $R$ is a 1 |
| - | - | 1 | 0 | bit 0 of register $R$ <br> $1-31$ is a 0 and bit posister $R$ contain at least one 1 |

Example 1, even R field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| EW | X'01234567' | X'01234567' |
| (Rul) | X'FFOOFFOO' | X'FF00FF00' |
| (R) | xxxxxxxx | $\mathrm{X}^{\prime} 01 \times \times 45 \times x$ ' |
| CC | $x \times x \times$ | xx 10 |

Example 2, odd R field value:

|  |  | Before execution |  | After execution |
| :---: | :---: | :---: | :---: | :---: |
| EW |  | X'89ABCDE |  | X'89ABCDEF' |
| (R) |  | X'FOFOFOFO' |  | X'80AOCOEO' |
| CC |  | xxxx |  | xx01 |
| LM |  | LOAD MU (Word inde |  |  |
| * | 2A | R | $x$ | Reference addres |

LOAD MULTIPLE loads a sequential set of words into a sequential set of registers. The set of words to be loaded begins with the word pointed to by the effective address of LM, and the set of registers begins with register $R$. The set of registers is treated modulo 16 (i.e., the next register loaded after register 15 is register 0 in the current register block).

The number of words to be loaded into the general registers is determined by the value of the condition code immediately before the execution of LM. (The desired value of the condition code can be set with LCF or LCFI.) An initial value of 0000 for the condition code causes 16 consecutive words to be loaded into the register block.
Affected: ( R ) to ( $\mathrm{R}+\mathrm{CC}-1$ )
$(E W L) \rightarrow R,(E W L+1) \rightarrow R+1, \ldots,(E W L+C C-1) \rightarrow R+C C-1$
If the instruction starts loading words from an accessible region of memory and then crosses into an inaccessible memory region, either the memory protection trap or the nonexistent memory address trap can occur. In either case, the trap is activated with the condition code unchanged from the value it contained before the execution of LM. The effective address of the instruction permits the trap routine to compute how many registers have been loaded. Since it is permissible to use indirect addressing or indexing through a general register, or even to execute an instruction located in a general register, a trapped LM instruction may have already overwritten the index, direct address, or the LM instruction itself, thus destroying any possibility of continuing the program successfully. If such programming must be done, it is advisable that the register containing the direct address, index displacement, or instruction be the last register loaded by the LM instruction.

If the effective virtual address of the $L M$ instruction is in the range 0 through 15, then the words to be loaded are taken from the general registers rather than from core memory. In this case the results will be unpredictable if any of the source registers are also used as destination registers.

## LCFI LOAD CONDITIONS AND FLOATING CONTROL IMMEDIATE <br> (Immediate operand)



If bit position 10 of the instruction word contains a 1, LOAD CONDITIONS AND FLOATING CONTROL IMMEDIATE loads the contents of bit positions 24 through 27 of the instruction word into the condition code; however, if bit 10 is 0 , the condition code is not affected.
If bit position 11 of the instruction word contains a 1, LCFI loads the contents of bit positions 29 through 31 of the instruction word into the floating significance (FS), floating zero (FZ), and floating normalize (FN) mode control bits, respectively (in the program status doubleword); however, if bit 11 is 0 , the FS, FZ and FN control bits are not affected. The functions of the floating-point control bits are described in the section "Floating-point Instructions".

```
Affected: CC, FS, FZ, FN
If (I) \({ }_{10}=1,(\mathrm{I})_{24-27} \longrightarrow \mathrm{CC}\)
If (I) \(10=0, \mathrm{CC}\) is not affected
If (I) \({ }_{11}=1,\left({ }^{(I)}{ }_{29-31} \longrightarrow F S, F Z, F N\right.\)
If (I) \({ }_{11}=0, F S, F Z\), and \(F N\) not affected
Condition code settings, if (1) \(10=1\) :
\begin{tabular}{llll}
1 & 2 & 3 & 4 \\
\hline
\end{tabular}
\({ }^{(\mathrm{I})_{24}} \quad\) (I) \(_{25} \quad\) (I) \(_{26} \quad{ }^{(\mathrm{I})} 27\)
```

If LCFI is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the condition code unchanged.

## LCF LOAD CONDITIONS AND FLOATING CONTROL <br> (Byte index alignment)



If bit position 10 of the instruction word contains a 1, LOAD CONDITIONS AND FLOATING CONTROL loads bits 0 through 3 of the effective byte into the condition code; however, if bit 10 is 0 , the condition code is not affected.

If bit position 11 of the instruction word contains a 1, LCF loads bits 5 through 7 of the effective byte into the floating significance (FS), floating zero (FZ), and floating normalize (FN) mode control bits, respectively; however, if bit 11 is 0 , the FS, FZ and FN control bits are not affected. The
functions of the floating-point mode control bits are described in the section "Floating-point Instructions".
Affected: CC, FS, FZ, FN
If (I) ${ }_{10}=1, \mathrm{~EB}_{0-3} \longrightarrow \mathrm{CC}$
If (I) ${ }_{10}=0, C C$ not affected
If (I) ${ }_{11}=1, E B_{5-7} \longrightarrow F S, F Z, F N$
If (I) ${ }_{11}=0, F S, F Z, F N$ not affected
Condition code settings, if (I) $10=1$ :

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| $(E B)_{0}$ | $(E B)_{1}$ | $(E B)_{2}$ | $(E B)_{3}$ |

## XW EXCHANGE WORD

(Word index alignment)


EXCHANGE WORD exchanges the contents of register $R$ with the contents of the effective word location.
Affected: (R),(EWL),CC3,CC4
$(R) \longrightarrow(E W L)$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |

## STB STORE BYTE

(Byte index alignment)


STORE BYTE stores the contents of bit positions 24-31 of register $R$ into the effective byte location.

```
Affected: (EBL)
(R) 24-31 }\longrightarrow\mathrm{ EBL
```


## STH STORE HALFWORD

(Halfword index alignment)

| * | 55 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

STORE HALFWORD stores the contents of bit positions 16-31 of register $R$ into the effective halfword location. If the information in register R exceeds halfword data limits, CC2 is set to 1 ; otherwise, CC2 is reset to 0 .

```
Affected: (EHL),CC2
(R)}\mp@subsup{}{16-31}{}\longrightarrow\textrm{EHL
```

Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | 0 | - | - | Information in $R$ <br> - $\mathrm{I}_{0-16} \doteq$ all 0 's or all 1 's |
|  | - | $(R) 0-16 \neq$ all 0 's or all 1 's |  |  |

STORE WORD
(Word index alignment)

| * | 35 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

STORE WORD stores the contents of register $R$ into the effective word location.

Affected: (EWL)
$(R) \longrightarrow E W L$

STD STORE DOUBLEWORD
(Doubleword index alignment)


STORE DOUBLEWORD stores the contents of register $R$ into the 32 high-order bit positions of the effective doubleword location and then stores the contents of register Rul into the 32 loworder bit positions of the effective doubleword location.

Affected: (EDL)
$(\mathrm{R}) \longrightarrow \mathrm{EDL}_{0-31^{\prime}}(\mathrm{Rul}) \longrightarrow \mathrm{EDL}_{32-63}$
Example 1, even R field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| (R) $=$ | X'01234567' | X'01234567' |
| (RUI) $=$ | X'89ABCDEF' | X'89ABCDEF' |
| $(E D L)=$ | xxxxxxxxxxxxxxxxx | X'0123456789ABCDEF' |

Example 2, odd R field value:
$(R)=X^{\prime} 89 A B C D E F '$
X'89ABCDEF'
(EDL) $=x \times x \times x \times x \times x \times x \times x \times x x$
X'89ABCDEF89ABCDEF'

## STS STORE SELECTIVE

(Word index alignment)


Register Rul contains a 32-bit mask. If $R$ is an even value, STORE SELECTIVE stores the contents of register $R$ into the effective word location in those bit positions selected by a 1 in corresponding bit positions of register Rul; the effective word remains unchanged in those bit positions selected by a 0 in corresponding bit positions of register Rul.

If $R$ is an odd value, STS logically inclusive ORs the contents of register $R$ with the effective word and stores the result into the effective word location. The contents of register $R$ are not affected.

Affected: (EWL)
If $R$ is even, $[(R) n(R u l)] \cup[E W n(\overline{\operatorname{Rul}})] \rightarrow E W L$
If $R$ is odd, $(R) \cup E W \longrightarrow E W L$
Example 1, even $R$ field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| $(\mathrm{R})=$ | X'12345678' | X'12345678' |
| $\left.(\mathrm{Ru})^{\prime}\right)=$ | X' FOFOFOFO' | $X^{\prime}$ FOFOFOFO' |
| EW | x $x \times x \times x \times x$ | $\mathrm{X}^{\prime} 1 \times 3 \times 5 \times 7 \times{ }^{\prime}$ |

Example 2, odd $R$ field value:

| (R) $=$ Xefore execution $^{\prime}$ O0FF00FF' |  | After execution |
| :--- | :--- | :--- |
| EW $=X^{\prime} 12345678^{\prime}$ |  | X' $^{\prime} 00 F F 00 F F^{\prime}$ |
| $X^{\prime} 12$ FF56FF' |  |  |

STM STORE MULTIPLE
(Word index alignment)

| $*$ | $2 B$ | $R$ | $X$ |
| :---: | :---: | :---: | :---: |
| $0123 / 456$ | Reference address |  |  |

STORE MULTIPLE stores the contents of a sequential set of registers into a sequential set of word locations. The set of locations begins with the location pointed to by the effective word address of STM, and the set of registers begins with register $R$. The set of registers is treated modulo 16 (i.e., the next sequential register after register 15 is register 0 ). The number of registers to be stored is determined by the value of the condition code immediately before execution of STM. (The condition code can be set to the desired value before execution of STM with LCF or LCFI.) An initial value of 0000 for the condition code causes 16 general registers to be stored.

Affected: $(E W L)$ to $(E W L+C C-1)$
$(R) \rightarrow E W L,(R+1) \rightarrow E W L+1, \ldots,(R+C C-1) \rightarrow E W L+C C-1$
If the instruction starts storing words into an accessible region of the memory and then crosses into an inaccessible memory region, either the memory protection trap or the nonexistent memory address trap can occur. In either case, the trap is activated with the condition code unchanged from the value it contained before the execution of STM. The effective address of the instruction permits the trap routine to compute how many words of memory have been changed. Since it is permissible to use indirect addressing through one of the affected locations, or even to execute an instruction located in one of the affected locations, a trapped STM instruction may have already overwritten the direct address, or the STM instruction itself, thus destroying any possibility of continuing the program successfully. If such programming must be done, it is advisable that the direct address, or the STM instruction, occupy the last location in which the contents of a register are to be stored by the STM instruction.

If the effective virtual address of the STM instruction is in the range 0 through 15, then the registers indicated by the $R$ field of the STM instruction are stored in the general registers rather than in core memory. In this case the results will be unpredictable if any of the source registers are also used as destination registers.

## STCF STORE CONDITIONS AND FLOATING CONTROL

 (Byte index alignment)

STORE CONDITIONS AND FLOATING CONTROL stores the current condition code and the current values of the floating significance (FS), floating zero (FZ), and floating normalize ( $F N$ ) mode control bits of the program status doubleword into the effective byte location as follows:


Affected: (EBL)
(PSD) ${ }_{0-7} \longrightarrow E B L$

# ANALYZE/INTERPRET INSTRUCTIONS 

## ANLZ ANALYZE (Word index alignment)

| * | 44 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

The ANALYZE instruction treats the effective word as a SIGMA 6 instruction and calculates the effective virtual address that would be generated by the instruction if the instruction were to be executed. ANALYZE produces an answer to the question, "What effective virtual address would be used by the instruction located at N if it were executed now?" The ANALYZE instruction determines the addressing type of the "analyzed" instruction, calculates its effective virtual address (if the instruction is not an immediate-operand instruction), and loads the effective virtual address into register $R$ as a displacement value (the condition code settings for the ANALYZE instruction indicate the addressing type of the analyzed instruction).

The nonexistent instruction, the privileged instruction violation, and the unimplemented instruction trap conditions can never occur during execution of the ANLZ instruction. However, either the nonexistent memory address condition or the memory protection violation trap condition (or both) can occur as a result of any memory access initiated by the ANLZ instruction. If either of these trap conditions occur, the instruction address stored by an XPSD in trap location $X^{\prime} 40$ ' is always the virtual address of the ANLZ instruction.

The detailed operation of ANALYZE is as follows:

1. The contents of the locarion pointed to by the effective virtual address of the ANLZ instruction is obtained. This effective word is the instruction to be analyzed. From a memory-protection viewpoint, the instruction (to be analyzed) is treated as an operand of the ANLZ instruction; that is, the analyzed instruction may be obtained from any memory area to which the program has read access.

2a. If the operation code portion of the effective word specifies an immediate-addressing instruction type, the condition code is set to indicate the addressing type, and instruction execution proceeds to the next instruction in sequence after ANLZ. The original contents of register $R$ are not changed when the analyzed instruction is of the immediate-addressing type.

2b. If the operation code portion of the effective word specifies a reference-addressing instruction type, the condition code is set to indicate the addressing type of the analyzed instruction and the effective address of the analyzed instruction is computed (using all of the normal address computation rules). If bit 0 of the effective word is a 1 , the contents of the memory location specified by bits 15-31 of the effective word are obtained and then
used as a direct address. The nonallowed operation trap (memory protection violation or nonexistent memory address) can occur as a result of the memory access. Indexing is always performed (with an index register in the current register block) if bits 12-14 of the analyzed instruction are nonzero. The effective virtual address of the analyzed instruction is aligned as an integer displacement value and loaded into register R, according to the instruction addressing type, as follows:
Byte Addressing:


Halfword Addressing:


Word Addressing:


Doubleword Addressing:

| 0000 | 0000 | 0000 | 0000 | 16-bit doubleword displacement |
| :---: | :---: | :---: | :---: | :---: |

Operation codes and mnemonics for the SIGMA 6 instruction set are shown in Table 5. Circled numbers in the table indicate the condition code value (decimal) available to the next instruction after ANALYZE when a direct-addressing operation code in the corresponding addressing type is analyzed.
Affected: (R), CC
Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 | - | 0 |  |
| 0 | Instruction addressing type |  |  |  |
| 0 | 0 | - | 1 | immediate byte |
| 0 | 1 | - | 0 | halfword |
| 1 | 0 | - | 0 | word |
| 1 | 0 | - | 1 | immediate, word |
| 1 | 1 | - | 0 |  |
| - | - | 0 | - | doubleword |
| - | - | 1 | - | indirect addressing $\left(E W_{0}=0\right)$ |
| - |  | inddressing $\left(E W_{0}=1\right)$ |  |  |

INT INTERPRET
(Word index alignment)


INTERPRET loads bits $0-3$ of the effective word into the condition code, loads bits 4-15 of the effective word into bit positions 20-31 of register $R$ (and loads 0 's into the remainder of register $R$ ), and then loads bits 16-31 of the effective word into bit positions 16-31 of register Rul (and loads 0 's into bit positions $0-15$ of register Rul). If $R$ is an odd value, INT loads bits $0-3$ of the effective word inte the condition code, loads bits 16-31 of the effective word into bit positions 16-31 of register $R$, and

Table 5. ANALYZE Table for SIGMA 6 Operation Codes

| $X^{\prime} n^{\prime}$ | $X^{\prime} 00^{\prime}+n$ | $X^{\prime} 20^{\prime}+n$ | $X^{\prime} 40^{\prime}+n$ | $X^{\prime} 60^{\prime}+n$ |
| :--- | :--- | :--- | :--- | :--- |
| 00 | - | AI | TTBS | CBS |
| 01 | - | CI | TBS | MBS |
| 02 | LCFI 9 | LI | - | - |
| 03 | - | MI | - | EBS |
| 04 | CALI | SF | ANLZ | BDR |
| 05 | CAL2 | S | CS | BIR |
| 06 | CAL3 | - | XW | AWM |
| 07 | CAL4 | - | STS | EXU |
| 08 | PLW | CVS | EOR | BCR |
| 09 | PSW | CVA | OR | BCS |
| $0 A$ | PLM | LM | LS | BAL |
| $0 B$ | PSM | STM | AND | INT |
| $0 C$ | - | - | SIO | RD |
| $0 D$ | - | - | TIO | WD |
| $0 E$ | LPSD | 12 | WAIT | TDV |
| $0 F$ | XPSD | LRP | HIO | AIO |
| 10 | AD | AW | AHC | LCF |
| 11 | CD | CW | CH | CB |
| 12 | LD | LW | LH | LB |
| 13 | MSP | MTW | MTH | MTB |
| 14 | - | - | - | STCF |
| 15 | STD | STW | STH | STB |
| 16 | - | DW | DH | PACK |
| 17 | - | MW | MH | UNPK |
| 18 | SD | SW | SH | DS |
| 19 | CLM | CLR | - | DA |
| $1 A$ | LCD | LCW | LCH | DD |
| $1 B$ | LAD | LAW | LAH | DM |
| $1 C$ | FSL | FSS | - | DSA |
| $1 D$ | FAL | FAS | - | DC |
| $1 E$ | FDL | FDS | - | DL |
| $1 F$ | FML | FMS | - | $D S T$ |
|  |  |  |  |  |

loads 0 's into bit positions $0-15$ of register $R$ (bits 4-15 of the effective word are ignored in this case).

Affected: (R), (Rul), CC
$\mathrm{EW}_{0-3} \longrightarrow \mathrm{CC}$
$\mathrm{EW}_{4 .-15} \rightarrow \mathrm{R}_{20-31} ; 0 \rightarrow R_{0-19}$
$\mathrm{EW}_{16-31} \rightarrow \mathrm{Rul}_{16-31} ; 0 \rightarrow \mathrm{Rul}_{0-15}$
Condition code settings:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| $E W_{0}$ | $E W_{1}$ | $E W_{2}$ | $E W_{3}$ |

Example 1, even $R$ field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| EW | $=X^{\prime} 12345678^{\prime}$ | X'12345678' |
| (R) | $=x \times x \times x \times x \times$ | X'00000234' |
| (Rul) | $=x \times x \times x \times x \times x$ | X'00005678' |
| CC | $=x \times x x$ | 0001 |

## FIXED-POINT ARITHMETIC INSTRUCTIONS

The following fixed-point arithmetic instructionsare included as a standard feature of the SIGMA 6 computer:

| Instruction Name | Mnemonic |
| :---: | :---: |
| Add Immediate | AI |
| Add Hal fword | AH |
| Add Word | AW |
| Add Doubleword | AD |
| Subtract Halfword | SH |
| Subtract Word | SW |
| Subtract Doubleword | SD |
| Multiply Immediate | MI |
| Multiply Halfword | MH |
| Multiply Word | MW |
| Divide Hal fword | DH |
| Divide Word | DW |
| Add Word to Memory | AWM |
| Modify and Test Byte | MTB |
| Modify and Test Halfword | MTH |
| Modify and Test Word | MTW |

The fixed-point arithmetic instruction set performs binary addition, subtraction, multiplication, and division with integer operands that may br, data, addresses, index values, or counts. One operand may be either in the instruction word itself or may be in one or two of the current general registers; the second operand may be either in core memory or in one or two of the current general registers. For most of these instructions, both operands may be in the same general register, thus permitting the doubling, squaring, or clearing the contents of a register by using a reference address value equal to the $R$ field value.

All fixed-point arithmetic instructions provide a condition code setting that indicates the following information about the result of the operation called for by the instruction:

Condition code settings:
$1 \quad 2 \quad 3 \quad 4$ Result

-     - 00 zero - The result in the specified general register(s) is all zeros.
- $\quad 0 \quad 1$ negative - The instruction has produced a fixed-point negative result.
-     - 10 positive - The instruction has produced a fixed-point positive result.
- 0 - - fixed-point overflow has not occurred during execution of an add, subtract, or divide instruction, and the result is correct.
- 1 - - fixed-point overflow has occurred during execution of an add, subtract, ordivide instruction. For addition and subtraction, the incorrect result is loaded into the designated register(s). For a divide instruction, the designated register(s), and $\mathrm{CC1}, \mathrm{CC} 3$, and CC4 are not affected.

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| 0 | - | - | - |

## Result

no carry - For an add or subtract instruction, there was no carry of a l-bit out of the high-order (sign) bit position of the result.

1 - - - carry - For an add or subtract instruction, there was a l-bit carry out of the sign bit position of the result. (Subtracting zero will always produce carry.)

## AI ADD IMMEDIATE

(Immediate operand)

| 0 | 20 | R | Value |
| :---: | :---: | :---: | :---: |

The value field (bit positions 12-31 of the instruction word) is treated as a 20-bit, two's complement integer. ADD IMMEDIATE extends the sign of the value field (bit position 12 of the instruction word) 12 bit positions to the left, adds the resulting 32-bit value to the contents of register $R$, and loads the sum into register R.

Affected: (R), CC Trap: Fixed-point overflow
$(\mathrm{R})+(\mathrm{I}){ }_{12-31 S E} \longrightarrow \mathrm{R}$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If AI is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location X'40' with the contents of register $R$ and the condition code unchanged.

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into register R; otherwise, the computer executes the next instruction in sequence.

## AH ADD HALFWORD

(Halfword index alignment)


ADD HALFWORD extends the sign of the effective halfword 16 bit positions to the left (to form a 32-bit word in which bitpositions $0-15$ contain the sign of the effective halfword), adds the 32-bit result to the contents of register $R$, and loads the sum into register $R$.

Affected: (R), CC
$(\mathrm{R})+E \mathrm{H}_{S E} \longrightarrow \mathrm{R}$

Trap: Fixed-point overflow

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask is 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into register $R$; otherwise, the computer executes the next instruction in sequence.

## AW ADD WORD <br> (Word index alignment)



ADD WORD adds the effective word to the contents of register $R$ and loads the sum into register $R$.

```
Affected: (R),CC
Trap: Fixed-point overflow \((R)+E W \longrightarrow R\)
```

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into register R ; otherwise, the computer executes the next instruction in sequence.

AD ADD DOUBLEWORD
(Doubleword index alignment)

| 10 | R | X | Reference address |
| :---: | :---: | :---: | :---: |

ADD DOUBLEWORD adds the effective doubleword to the contents of registers $R$ and Rul (treated as a single, 64-bit register); loads the 32 low-order bits of the sum into register Rul and then loads the 32 high-order bits of the sum into register $R$. $R$ must be an even value; if $R$ is an odd value, the result in register $R$ is unpredictable.
Affected: (R), (Rul), CC
Trap: Fixed-point overflow
$(R, R u l)+E D \longrightarrow R, R u l$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R, R u l$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |


| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 1 | 0 | Result in R,Rul Rul |
| - | 0 | - | - | no fixed-point ove-flow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into registers $R$ and Rul; otherwise, the computer executes the next instruction in sequence.

Example 1, even R field value:

|  |  | Before execution |  | After execution |
| :---: | :---: | :---: | :---: | :---: |
| ED | $=$ | X'3333333 |  | X'33333333EEEEEEEE' |
| (R) | = | X'111111 |  | X'44444445' |
| (Rul) |  | X'3333333 |  | X'22222221' |
| CC | $=$ | xxxx |  | 0010 |
| SH |  | SUBTRACT <br> (Halfword |  |  |
| * | 58 | R | X | Reference address |

SUBTRACT HALFWORD extends the sign of the effective halfword 16 bit positions to the left (to form a 32-bit word in which bit positions 0-15 contain the sign of the effective halfword), forms the two's complement of the resulting word, adds the complemented word to the contents of register $R$, and loads the sum into register $R$.
Affected: (R), CC Trap: Fixed-point overflow


Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into register $R$; otherwise, the computer executes the next instruction in sequence.

## SW SUBTRACT WORD

(Word index alignment)

| * | 38 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

SUBTRACT WORD forms the two's complement of the effective word, adds that complement to the contents of register $R$, and loads the sum into register $R$.
Affected: (R), CC
Trap: Fixed-point overflow
$-E W+(R) \longrightarrow R$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after loading the sum into register $R$; otherwise, the computer executes the next instruction in sequence.

## SD SUBTRACT DOUBLEWORD <br> (Doubleword index alignment)



SUBTRACT DOUBLEWORD forms the 64-bit two's complement of the effective doubleword, adds the complemented doubleword to the contents of registers R and Rul (treated as a single, 64-bit register), loads the 32 low-order bits of the sum into register Rul and loads the 32 high-order bits of the sum into register $R$. $R$ must be an even value; if $R$ is an odd value, the result in register $R$ is unpredictable.
Affected: (R), (Rul),CC Trap: Fixed-point overflow $-E D+(R, R u l) \longrightarrow R, R u l$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in R,Rul |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | $i$ | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43$ ' after the result is loaded into registers $R$ and Rul; otherwise, the computer executes the next instruction in sequence.

## MI MULTIPLY IMMEDIATE

(Immediate operand)

| 0 | 23 | R | Value |
| :---: | :---: | :---: | :---: |

The value field (bit positions 12-31 of the instructions word) is treated as a 20-bit, two's complement integer. MULTIPLY IMMEDIATE extends the sign of the value field (bit position 12) of the instruction word 12 bit positions to the left and multiplies the resulting 32 -bit value by the contents of register Rul, then loads the 32 high-order bits of the product into register $R$, and then loads the 32 loworder bits of the product into register Rul.

If $R$ is an odd value, the result in register $R$ is the 32 loworder bits of the product. Thus, in order to generate a 64bit product, the $R$ field of the instruction must be even and the multiplicand must be in register $\mathrm{R}+1$. The condition code settings are based on the 64-bit product formed during instruction execution, rather than on the final contents of register $R$. Overflow cannot occur.

Affected: (R), (Rul), CC2, CC3, CC4
(Rul) $\times(\mathrm{I}) 12-31 S E \longrightarrow R, R u l$
Condition code settings:

| 1 | 2 | 3 | 4 | 64-bit product |
| :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | result is correct, as represented in register Rul |
| - | 1 | - | - | result is not correctly representable in register Rul alone |

If MI is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the contents of register $R$, register Rul, and the condition code unchanged; otherwise, the computer executes the next instruction in sequence.

## Example 1, even R field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
| (I) 12-31 | $=X^{\prime} 70000{ }^{\prime}$ | $\chi^{\prime} 70000{ }^{\prime}$ |
| (R) | $=x \times x \times x \times x \times$ | X'00007000' |
| (Rul) | $=X^{\prime} 10001000{ }^{\prime}$ | $\mathrm{X}^{\prime} 70000000^{\prime}$ |
| CC | $=x \times x \times$ | $\times 110$ |

Example 2, odd R field value:

| $(\mathrm{I}) 12-31$ | $=X^{\prime} 01234^{\prime}$ |  |
| :--- | :--- | :--- |
| $(\mathrm{R})$ | $=X^{\prime} 01234^{\prime}$ |  |
| $C C$ |  | xxxx |

## MH MULTIPLY HALFWORD

(Halfword index alignment)

| * | 57 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

MULTIPLY HALFWORD multiplies the contents of bit positions 16-31 of register $R$ by the effective halfword (with both halfwords treated as signed, two's complement integers) and stores the product in register Rul (overflow cannot occur). If $R$ is an even value, the original multiplier in register $R$ is preserved, allowing repetitive halfword multiplication with a constant multiplier; however, if $R$ is
an odd value, the product is loaded into the same register. Overflow cannot occur.

Affected: (Rul), CC3, CC4
$(\mathrm{R}) 163 \times \mathrm{EH} \longrightarrow$ Rul
${ }^{(R)}{ }_{16-31} \times \mathrm{EH} \longrightarrow$ Rul
Condition code settings:

| 1 | 2 | 3 | 4 | Result in Rul |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |

Example 1, even $R$ field value:

|  | Before execution | After execution |
| :---: | :---: | :---: |
|  | $=$ X'FFFF $^{\prime}$ | X'FFFF' |
| (R) | $=\mathrm{X}^{\prime} \times x \times x \times 000 \mathrm{~A}^{\prime}$ | $X^{\prime} \times x \times x 000 A^{\prime}$ |
| (Rul) | $=x \times x \times x \times x \times$ | X'FFFFFFF6' |
| CC | $=x \times x \times$ | xx01 |
| Example 2, odd R field value: |  |  |
| EH | $=X^{\prime}$ FFFF ${ }^{\prime}$ | X'FFFF' |
| (R) | $=\mathrm{X}^{\prime} \times x \times x 000 \mathrm{~A}^{\prime}$ | X'FFFFFFF6' |
| CC | $=x \times x x$ | xx01 |

## MW MULTIPLYWORD

(Word index alignment)

| * | 37 | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

MULTIPLY WORD multiplies the contents of register Rul by the effective word, loads the 32 high-order bits of the product into register $R$ and then loads the 32 low-order bits of the product into register Rul (overflow cannot occur).

If $R$ is an odd value, the result in register $R$ is the 32 loworder bits of the product. Thus, in order to generate a 64bit product, the $R$ field of the instruction must be even and the multiplicand must be in register $\mathrm{R}+\mathrm{l}$. The condition code settings are based on the 64-bit product formed during instruction execution, rather than on the final contents of register $R$.
Affected: (R), (Rul), CC
(Rul) $\times E W \longrightarrow R, R u l$

Condition code settings:

| 1 | 2 | 3 | 4 | 64-bit product |
| :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | result is correct, as represented in register Rul |
| - | 1 | - | - | result is not correctly representable in register Rul alone |

DH DIVIDE HALFWORD
(Halfword index alignment)


DIVIDE HALFWORD divides the contents of register $R$ (treated as a 32-bit fixed-point integer) by the effective halfword and loads the quotient into register $R$. If the absolute value of the quotient cannot be correctly represented in 32 bits, fixed-point overflow occurs; in which case CC2 is set to 1 and the contents of register R , and $\mathrm{CC}, \mathrm{CC}$, and CC4 are unchanged.
Affected: (R), CC2, CC3, Trap: Fixed-point overflow
CC4
$(\mathrm{R}) \div \mathrm{EH} \longrightarrow \mathrm{R}$
Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | 0 | 0 | 0 |  |
| Result in $R$ |  |  |  |  |
| zero quotient, no overflow |  |  |  |  |
| - | 0 | 0 | 1 |  |
| negative quotient, no overflow |  |  |  |  |
| - | 0 | 1 | 0 |  |
| positive quotient, no overflow |  |  |  |  |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ with the contents of register $\mathrm{R}, \mathrm{CC1}, \mathrm{CC} 3$, and CC 4 unchanged.

## DW DIVIDE WORD

(Word index alignment)

| $*$ | 36 | $R$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \mid 23145^{6} 789$ |  |  |  |  |

DIVIDE WORD divides the contents of registers $R$ and Rul (treated as a 64-bit fixed-point integer) by the effective word, loads the integer remainder into register $R$ and then loads the integer quotient into register Rul. If a nonzero remuinder occurs, the remainder has the same sign as the dividend (original contents of register $R$ ). If $R$ is an odd value, DW forms a 64-bit register operand by extending the sign of the contents of register R 32 bit positions to the left, then divides the 64-bit register operand by the effective word, and loads the quotient into register R. In this case, the remainder is lost and only the contents of register $R$ are affected.

If the absolute value of the quotient cannot be correctly represented in 32 bits, fixed-point overflow occurs; in which case, CC2 is set to 1 and the contents of register $R$, register Rul, CC1, CC3, and CC4 remain unchanged; otherwise, CC2 is reset to 0, CC3 and CC4 reflect the quotient in register Rul, and CCl is unchanged.

> Affected: (R), (Rul), CC2 Trap: Fixed-point overflow $C C 3, C C 4$
> $(R, R u l) \div E W \longrightarrow R$ (remainder), Rul (quotient)
> Condition code settings:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| $-\quad 0$ | 0 | 0 |  |
| - | 0 | 0 | 1 |

## Result in Rul

zero quatient, no overflow
negative quotient, no overflow

Condition code settings:

| 1 | 2 | 3 | 4 | Result in Rul |
| :--- | :--- | :--- | :--- | :--- |
| - | 0 | 1 | 0 | positive quotient, no overflow <br> - 1 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ with the original contents of register R, register Rul, CC1, CC3, and CC4 unchanged; otherwise, the computer executes the next instruction in sequence.

## AWM ADD WORD TO MEMORY

(Word index alignment)

| * | 66 | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

ADD WORD TO MEMORY adds the contents of register $R$ to the effective word and stores the sum in the effective word location. The sum is stored regardless of whether or not overflow occurs.

Affected: (EWL), CC
Trap: Fixed-point overflow
$\mathrm{EW}+(\mathrm{R}) \longrightarrow \mathrm{EWL}$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in EWL |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from bit position 0 |
| 1 | - | - | - | carry from bit position 0 |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after the result is stored in the effective word location; otherwise, the computer executes the next instruction in sequence.
mib MODIFY AND TEST BYTE
(Byte index alignment)

| $*$ | 73 | $R$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1231456 |  |  |  |

If the value of $R$ field is nonzero, the high-order bit of the $R$ field (bit position 8 of the instruction word) is extended 4 bit positions to the left, to form a byte with bit positions 0-4 of that byte equal to the high-order bit of the $R$ field. This byte is added to the effective byte and then (if no memory protection violation occurs) the sum is stored in the effective byte location and the condition code is set according to the value of the resultant byte. This process allows modification of a byte by any number in the range -8 through +7 , followed by a test.

If the value of the $R$ field is zero, the effective byte is tested for being a zero or nonzero value. The condition code is set according to the result of the test, but the effective byte is not affected. A memory write-protection
violation cannot occur in this case; however, a memory read-protection violation can occur.

$$
\begin{aligned}
\text { Affected: } & C C \text { if }(\mathrm{I}) 8-11 \quad 0 ; \\
& \text { (EBL) and } \mathrm{CC} \text { if }(\mathrm{I}) 8-11 \neq 0
\end{aligned}
$$

If (I) $8_{8-11} \neq 0, \mathrm{~EB}+(\mathrm{I})_{8-11 S E} \longrightarrow \mathrm{EBL}$ and set CC If $(\mathrm{I})_{8-11}=0$, test byte and set CC

Condition code settings:

| 1 | 2 | 3 | 4 | Result in EBL |
| :--- | :--- | :--- | :--- | :--- |
| - | 0 | 0 | 0 | zero |
| - | 0 | 1 | 0 | nonzero |
| 0 | - | - | - | no carry from byte |
| 1 | - | - | - | carry from byte |

If MTB is executed in an interrupt location, the condition code is not affected (see Chapter 2, "Single-Instruction Interrupts").

MTH MODIFY AND TEST HALFWORD (Halfword index alignment)

| * | 53 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If the value of the $R$ field is nonzero, the high-order bit of the $R$ field (bit position 8 of the instruction word) is extended 12 bit positions to the left, to form a halfword with bit positions $0-11$ of that halfword equal to the high-order bit of the $R$ field. This halfword is added to the effective halfword and then (if no memory protection violation occurs) the sum is stored in the effective halfword location and the condition code is set according to the value of the resultant halfword. The sum is stored regardless of whether or not overflow occurs. This process allows modification of a halfword by any number in the range -8 through +7 , followed by a test.

If tine value of the $R$ field is zero, the effective halfword is tested for being a zero, negative, or positive value. The condition code is set, according to the result of the test, but the effective hal fword is not affected. A memory writeprotection violation cannot occur in this case; however, a memory read-protection violation can occur.
Affected: CC if $(\mathrm{I})_{8-11}=0$; Trap: Fixed-point overflow (EHL) and CC if (I) $8_{8-11} \neq 0$
If (I) $8_{8-11}=0$, test halfword and set $C C$
If (I) $8_{8-11} \neq 0, \mathrm{EH}+(\mathrm{I})_{8-11 S E} \longrightarrow \mathrm{EHL}$ and set CC
Condition code settings:

| 1 | 2 | 3 | 4 | Result in EHL |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from hal fword |
| 1 | - | - | - | carry from hal fword |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after the result is stored in the effective halfword location; otherwise, the computer executes the next instruction in sequence. However, if MTH is executed in an interrupt location, the condition code is not affected and no fixed-point overflow trap can occur (see "SingleInstruction Interrupts").

MTW MODIFY AND TEST WORD
(Word index alignment)

| * | 33 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If the value of the $R$ field is nonzero, the high-order bit of the R field (bit position 8 of the instruction word) is extended 28 bit positions to the left, to form a word with bit positions $0-27$ of that word equal to the high-order bit of the $R$ field. This word is added to the effective word and then (if no memory protection violation occurs) the sum is stored in the effective word location and the condition code is set according to the value of the resultant word. The sum is stored regardless of whether or not overflow occurs. This process allows modification of a word by any number in the range -8 through +7 , followed by a test.

If the value of the R field is zero, the effective word is tested for being a zero, negative, or positive value. The condition code is set according to the result of the test, but the effective word is not affected. A memory write-protection violation cannot occur in this case; however, a memory read-protection violation can occur.

Affected: $C C$ if $(\mathrm{I})_{8-11}=0$; Trap: Fixed-point overflow (EWL) and CC if (I) ${ }_{8-11} \neq 0$
If (I) $8_{8-11}=0$, test word and set CC
If (I) ${ }_{8-11} \neq 0, \mathrm{EW}+\mathrm{I}_{8-11 S E} \longrightarrow$ EWL and set CC

Condition code settings:

| 1 | 2 | 3 | 4 | Result in EWL |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| - | 0 | - | - | no fixed-point overflow |
| - | 1 | - | - | fixed-point overflow |
| 0 | - | - | - | no carry from word |
| 1 | - | - | - | carry from word |

If CC2 is set to 1 and the fixed-point arithmetic trap mask (AM) is a 1 , the computer traps to location $X^{\prime} 43^{\prime}$ after the result is stored in the effective word location; otherwise, the computer executes the next instruction in sequence. However, if MTW is executed in an interrupt location, the condition code is not affected and no fixed-point overflow trap can occur (see "SingleInstruction Interrupts").

## COMPARISON INSTRUCTIONS

The following comparison instructions are available to SIGMA 6 computers:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Compare Immediate | CI |
| Compare Byte | CB |
| Compare Halfword | CH |
| Compare Word | CW |
| Compare Doubleword | CD |
| Compare Selective | Compare With Limits in Register |
| Compare With Limits in Memory | CLM |

All SIGMA 6 comparison instructions produce a condition code setting which is indicative of the results of the comparison, without affecting the effective operand in memory and without affecting the contents of the designated register.

CI COMPARE IMMEDIATE
(Immediate operand)

| 0 | 21 | $R$ |
| :---: | :---: | :---: |

COMPARE IMMEDIATE extends the sign of the value field (bit position 12) of the instruction word 12 bit positions to the left, compares the 32-bit result with the contents of register $R$ (with both operands treated as signed fixed-point quantities), and then sets the condition code according to the results of the comparison.

Affected: CC2, CC3, CC4
(R) : (I) $12-31 \mathrm{SE}$

Condition code settings:

| 1 | 2 | 3 | 4 | Result of Comparison |
| :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | 0 | equal |
| - | - | 0 | 1 | register value less than immediate value |
| - | - | 1 | 0 | register value greater than immediate value |
| - | 0 | - | - | no l-bits compare, $(R) \cap(\mathrm{I})_{12-32 S E}=0$ |
| - | 1 | - | - | one or more l-bits compare, (R) $\cap(\mathrm{I}) 1_{12-32 S E} \neq 0$ |

If Cl -is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and then traps to location $X^{\prime} 40^{\prime}$ with the condition code unchanged.

## CB COMPARE BYTE

(Byte index alignment)


COMPARE BYTE compares the contents of bit positions 24-31 of register $R$ with the effective byte (with both bytes
treated as positive integer magnitudes) and sets the condition code according to the results of the comparison.

Affected: CC2, CC3, CC4
${ }^{(R)}{ }_{24-31}$ : EB
Condition code settings:

| 1 | 2 | 3 | 4 | Result of Comparison |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | equal |
| - | - | 0 | 1 | register byte less than effective byte |
| - | - | 1 | 0 | register byte greater than effective byte |
| - | 0 | - | - | no 1 -bits compare, $(\mathrm{R})_{24-31} \cap \mathrm{~EB}=0$ |
| - | 1 | - | - | one or more 1 -bits compare, <br> $(\mathrm{R})_{24-31} \cap \mathrm{~EB} \neq 0$ |

## $\mathrm{CH} \quad$ COMPARE HALFWORD

(Halfword index alignment)


COMPARE HALFWORD extends the sign of the effective halfword 16 bit positions to the left, then compares the resultant 32-bit word with the contents of register $R$ ( $w$ ith both words treated as signed, fixed-poin' quantities) and sets the condition code according to the results of the comparison.

Affected: CC2, CC3, CC4
(R) : $\mathrm{EH}_{\mathrm{SE}}$

Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | Result of Comparison |
| - | - | 0 | 1 | equal <br> register word less than effective half- <br> word with sign extended |
| - | - | 1 | 0 | register word greater than effective <br> halfword with sign extended |

- 0 - $\quad$ no l-bits compare, $(R)_{n} E H_{S E}=0$
- 1 - - one or more l-bits compare,
(R) $\cap \mathrm{EH}_{S E} \neq 0$

CW COMPARE WORD
(Word index alignment)

| * | 31 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

COMPARE WORD compares the contents of register $R$ with the effective word, with both words treated as signed fixedpoint quantities, and sets the condition code according to the results of the comparison.

Affected: CC2, CC3, CC4
(R) : EW

Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| $-\quad-$ | 0 | 0 | Result of Comparison |  |
| $-\quad-\quad 0$ | 1 |  |  |  |


| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 1 | 0 | Result of Comparison |
| - | 0 | - | - | no l-bits compare, $(R) \cap E W=0$ |
| - | 1 | - | - | one or more 1-bits compare, $(R) \cap E W \neq 0$ |

## CD COMPARE DOUBLEWORD

(Doubleword index alignment)

| * | 11 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

COMPARE DOUBLEWORD compares the effective doubleword with the contents of registers $R$ and Rul (with both doublewords treated as signed, fixed-point quantities) and sets the condition code according to the results of the comparison. If the $R$ field of $C D$ is an odd value, $C D$ forms a 64-bit register operand (by duplicating the contents of register $R$ for both the 32 high-order bits and the 32 low-order bits) and compares the effective doubleword with the 64-bit register operand. The condition code settings are based on the 64-bit comparison.
Affected: CC3, CC4
(R,Rul): ED
Condition code settings:

| 1 | 2 | 3 | 4 | Result of Comparison |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | equal |
| - | - | 0 | 1 | register doubleword less than effective <br> doubleword |
| $-\quad-$ | 1 | 0 | register doubleword greater than effective <br> doubleword |  |

CS COMPARE SELECTIVE
(Word index alignment)


COMPARE SELECTIVE compares the contents of register $R$ with the effective word in only those bit positions selected by a 1 in corresponding bit positions of register Rul (mask). The contents of register $R$ and the effective word are ignored in those bit positions designated by a 0 in corresponding bit positions of register Rul. The selected contents of register $R$ and the effective word are treated as positive integer magnitudes, and the condition code is set according to the result of the comparison. If the R field of CS is an odd value, CS compares the contents of register $R$ with the logical product (AND) of the effective word and the contents of register $R$.

Affected: CC3,CC4
If $R$ is even: (R) $n(R u l)$ : EW $n(R u l)$
If $R$ is odd: ( $R$ ) : EW $n(R)$
Condition code settings:

1 | 1 | 3 |
| :--- | :--- | :--- |

-     - 00
- $\quad-\quad 0 \quad 1$
- $\quad 10$
register word less than effective word
register word greater than effective word (if $R$ is even)


## LOGICAL INSTRUCTIONS

All logical operations are performed bit by corresponding bit between two operands; one operard is in register $R$ and the other operand is the effective word. The result of the logical operation is loaded into register $R$.

## OR OR WORD

(Word index alignment)


OR WORD logically ORs the effective word into register $R$. If corresponding bits of register $R$ and the effective word are both 0 , a 0 remains in register $R$; otherwise, a 1 is placed in the corresponding bit position of register $R$. The effective word is not affected.

Affected: ( R ), CC3, CC4
$(R) \cup E W \longrightarrow R$, where $0 \cup 0=0,0 \cup 1=1,1 \cup 0=1,1 \cup 1=1$
Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| $-\quad$ | - | 0 | 0 | zero |
| - | - | 0 | 1 | bit 0 of register $R$ is a 1 |
| $-\quad-\quad 1$ | 0 | bit 0 of register $R$ is a 0 and bit positions <br> $1-31$ of register $R$ contain at least one 1 |  |  |

EOR EXCLUSIVE OR WORD
(Word index alignment)

| * | 48 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

EXCLUSIVE OR WORD logically exclusive ORs the effective word into register $R$. If corresponding bits of register $R$ and the effective word are different, a $l$ is placed in the corresponding bit position of register $R$; if the contents of the corresponding bit positions are alike, a 0 is placed in the corresponding bit position of register $R$. The effective word is not affected.

Affected: (R), CC3, CC4
$(R)(1) E W \longrightarrow R$, where 0 (1) $0=0,0$ (1) $1=1$,

$$
1 \oplus 0=1,1 \oplus 1=0
$$

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | bit 0 of register $R$ is a 1 |
| - | - | 1 | 0 | bit 0 of register $R$ is a 0 and bit positions <br> $1-31$ of register $R$ conta in at least one 1 |
| AND | AND WORD |  |  |  |
| (Word index alignment) |  |  |  |  |


| * | 4B | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

AND WORD logically ANDs the effective word into register $R$. If corresponding bits of register $R$ and the effective word
are both 1, a l remains in register $R$; otherwise, a 0 is placed in the corresponding bit position of register $R$. The effective word is not affected.

Affected: (R), CC3, CC4
$(R) \cap E W \longrightarrow R$, where $0 \cap 0=0,0 \cap 1=0$, $1 \cap 0=0,1 \cap 1=1$

Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | Result in $R$ |
| - | - | 0 | 1 | zero |
| - | - | 1 | 0 | bit 0 of register $R$ is a 1 <br> $1-31$ of register $R$ is a 0 and bit positions $R$ contain at least one 1 |

## SHIFT INSTRUCTIONS

The instruction format for logical, circular, and arithmetic shift operations is:

S
SHIFT
(Word index alignment)


If neither indirect addressing nor indexing is called for in the instruction SHIFT, bit positions 21-23 of the reference address field determine the type, and bit positions 25-31 determine the direction and amount of the shift. If only indirect addressing is called for in the instruction, bits 15-31 of the instruction are used to access the indirect word and then bits 21-31 of the indirect word determine the type, direction, and amount of the shift. If only indexing is called for in the instruction, bits 21-23 of the instruction word determine the type of shift; the direction and amount of shift are determined by bits 25-31 of the instruction plus bits 25-31 of the specified index register. If both indirect addressing and indexing are called for in the instruction, bits 15-31 of the instruction are used to access the indirect word and then bits 21-23 of the indirect word determine the type of shift; the direction andamount of the shiftare determined by bits 25-31 of the indirect word plus bits 25-31 of the specified index register.

Bit positions 15-20 and 24 of the effective virtual address are ignored. Bit positions 21,22 and 23 of the effective virtual address determine the type of shift, as follows:
$21 \quad 22 \quad 23$ Shift Type

| 0 | 0 | 0 | Logical, single register |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | Logical, double register |
| 0 | 1 | 0 | Circular, single register |
| 0 | 1 | 1 | Circular, double register |
| 1 | 0 | 0 | Arithmetic, single register |
| 1 | 0 | 1 | Arithmetic, double register |
| 1 | 1 | 0 | Undefined |
| 1 | 1 | 1 | Undefined |

Bit positions 25 through 31 of the effective virtual address are a shift count that determines the direction and amount of the shift. The shift count ( C ) is treated as a 7-bit signed binary
integer, with the high-order bit (bit position 25) as the sign (negative integers are represented in two's complement form). A positive shift count causes a left shift of $C$ bit positions. A negative shift count causes a right shift of $|C|$ bit positions. The value of $C$ is within the range: $-64: C=+63$.

All double-register shift operations require an even value for the $R$ field of the instruction, and treat registers $R$ and $R u l$ as a 64-bit register with the high-order bit (bit position 0 of register R ) as the sign for the entire register. If the R field of SHIFT is an odd value and a double-register shift operation is specified, a register doubleword is formed by duplicating the contents of register $R$ for both the 32 high-order bits and the 32 low-order bits of the doubleword. The shift operation is then performed and the 32 high-order bits of the result are loaded into register $R$.

Overflow occurs (on left shifts only) whenever the value of the sign bit (bit position 0 of register $R$ ) changes. At the completion of logical left, circular left, and arithmetic left shifts, the condition code is set as follows:

| 1 | 2 | 3 | 4 | Result of Shift <br> 0$\quad-\quad-\quad-\quad$even number of 1 's shifted off left end of <br> register $R$ <br> 1$\quad-\quad-\quad-\quad$odd number of l's shifted off left end of <br> register $R$ |
| :--- | :--- | :--- | :--- | :--- |
| $-\quad 0 \quad-\quad-\quad$no overflow on left shift |  |  |  |  |
| $-\quad 1 \quad-\quad-\quad$ overflow on left shift |  |  |  |  |

At the completion of logical right, circular right, and arithmetic right shifts, the condition code is set as follows:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | - | - |

Logical Shift, Single Register


If the shift count, $C$, is positive, the contents of register $R$ are shifted left $C$ places, with 0 's copied into vacated bit positions on the right. (Bits shifted past $R_{0}$ are lost.) If $C$ is negative, the contents of register $R$ are shifted right $|C|$ places, with 0 's copied into vacated bit positions on the left. (Bits shifted past $R_{31}$ are lost.)
Affected: (R), CCl, CC2
Logical Shift, Double Register

| * | 25 | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | O011 | Count |

If the shift count, $C$, is positive, the contents of registers $R$ and Rul are shifted left C places, with 0 's copied into vacated bit positions on the right. Bits shifted past bit position 0 of register Rul are copied into bit position 31 of register R. (Bits shifted past RO are lost.) If $C$ is negative, the contents of registers $R$ and Rul are shifted right $|C|$ places,
with 0 's copied into vacated bit positions on the left. Bits shifted past bit position 31 of register $R$ are copied into bit position 0 of register Rul. (Bits shifted past Rul 31 are lost.)
Affected: (R), (Rul), CC1, CC2
Circular Shift, Single Register

| * | 25 | R | X | Reference address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 10 |  |  |

If the shift count, $C$, is positive, the contents of register $R$ are shifted left $C$ places. Bits shifted past bit position 0 are copied into bit position 31. (No bits are lost.) If C is negative, the contents of register $R$ are shifted right $|C|$ places. Bits shifted past bit position 31 are copied into bit position 0. (No bits are lost.)
Affected: (R), CC1, CC2
Circular Shift, Double Register

| * | 25 | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| * |  |  |  | 10]11 | Count |

If the shift count, $C$, is positive, the contents of registers $R$ and Rul are shifted left $C$ places. Bits shifted past bit position 0 of register $R$ are copied into bit position 31 of register Rul. (No bits are lost.) If $C$ is negative, the contents of registers $R$ and Rul are shifted right $|C|$ places. Bits shifted past bit position 31 of register Rul are copied into bit position 0 of register R. (No bits are lost.)

Affected: (R), (Rul), CC1, CC2
Arithmetic Shift, Single Register

| * | 25 | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1010 | Count |

If the shift count, $C$, is positive, the contents of register $R$ are shifted left $C$ places, with 0 's copied into vacated bit positions on the right. (Bits shifted past $R_{0}$ are lost.) If $C$ is negative, the contents of register $R$ are shifted right $|C|$ places, with the contents of bit position 0 copied into vacated bit positions on the left. (Bits shifted past $R_{31}$ are lost.)

Affected: (R), CCI, CC2
Arithmetic Shift, Double Register


If the shift count, $C$, is positive, the contents of registers $R$ and Rul are shifted left C places, with 0 's copied into vacated bit positions on the right. Bits shifted past bit position 0 of register Rul are copied into bit position 31 of register R. (Bits shifted past $R_{0}$ are lost.) If $C$ is negative, the contents of registers $R$ and $R u l$ are shifted right $|C|$ places, with the contents of bit position 0 of register $R$ copied into vacated bit positions on the left. Bits shifted past bit position 31 of register $R$ are copied into bit position 0 of register Rul. (Bits shifted past Rul 31 are lost.)
Affected: (R), (Rul), CC1, CC2

## FLOATING-POINT SHIFT

See "Floating-Point Arithmetic Instructions" for a definition of floating-point numbers. The format for the floating-poind shift instruction is:


If indirect addressing or indexing is called for in the instruction word, the effective virtual address is computed as for the instruction SHIFT except that bit position 23 of the effective virtual address determines the type of shift. If bit 23 is a 0 , the contents of register $R$ are treated as a short-format floatingpoint number; if bit 23 is a 1 , the contents of registers $R$ and Rul are treated as a long-format floating-point number.
The shift count, $C$, in bit positions 25 through 31 of the effective virtual address determines the amount and direction of the shift. The shift count is treated as a 7-bit signed binary integer, with the high-order bit (bit position 25 ) as the sign (negative integers are represented in two's complement form).

The absolute value of the shift count determines the number of hexadecimal digit positions the floating-point number is to be shifted. If the shift count is positive, the floatingpoint number is shifted left; if the count is negative, the number is shifted right.

SHIFT FLOATING loads the floating-point number from the register(s) specified by the $R$ field of the instruction into a set of internal registers. If the number is negative, it is two's complemented. A record of the original sign is retained. The floating-point number is then separated into a characteristic and a fraction, and CCl and CC 2 are both reset to 0 's.

A positive shift count produces the following left shift operations:

1. If the fraction is normalized (i.e., is less than 1 and is equal to or greater than $1 / 16$ ), or the fraction is all 0 ' $\mathrm{s}, \mathrm{CCl}$ is set to 1 .
2. If the fraction field is all 0 ' s , the entire floating-point number is set to all 0's (true zero), regardless of the sign and the characteristic of the original number.
3. If the fraction is not normalized, the fraction field is shifted 1 hexadecimal digit position ( 4 bit positions) to the left and the characteristic field is decremented by 1. Vacated digit positions at the right of the fraction are filled with hexadecimal 0 's.

If the characteristic field underflows (i.e., is all l's as the result of being decremented), CC2 is set to 1 . However, if the characteristic field does not underflow, the shift process (shift fraction, and decrement characteristic) continues until the fraction is normalized, until the characteristic field underflows, or until the fraction is shifted left $C$ hexadecimal digit
positions, whichever occurs first. (Any two, or all three, of the terminating conditions can occur simultaneously.)
4. At the completion of the left shift operation, the floatingpoint result is loaded back into the general register(s). If the number was originally negative, the two's complement of the resultant number is loaded into the general register(s).

5 The condition code settings following a floating-point left shift are as follows:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 |  |
| Result |  |  |  |  |
| - | - | 0 | 1 |  |
| true zegative (all 0's) |  |  |  |  |
| - | - | 1 | 0 | positive |
| 0 | 0 | - | - | C digits shifted (fraction unnormal- <br> ized, no characteristic underflow) |
| 1 | - | - | - | fraction normalized (includes true <br> zero) |
| - | 1 | - | - | characteristic underflow |

A negative shift count produces the following right shift operations (again assuming that negative numbers are two's complemented before and atter the shift operation):

1. The fraction field is shifted 1 hexadecimal digit position to the right and the characteristic field is incremented by 1. Vacated digit positions at the left are filled with hexadecimal 0 's.
2. If the characteristic field overflows (i.e., is all 0 's as the result of being incremented), CC2 is set to 1 . However, if the characteristic field does not overflow, the shift process (shift fraction, and increment characteristic) continues until the characteristic field overflows or until the fraction is shifted right $|C|$ hexadecimal digit positions, whichever occurs first. (Both terminating conditions can occur simultaneously.)
3. If the resultant fraction field is all $0^{\prime}$ s, the entire floating-point number is set to all 0's (true zero), regardless of the sign and the characteristic of the original number.
4. At the completion of the right shift operation, the floating-point result is loaded back into the general register(s). If the number was originally negative, the two's complement of the resultant number is loaded into the general register(s).
5. The condition code settings following a floating-point right shift are as follows:

| 1 | 2 | 3 | 4 | Result |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | true zero (all zeros) |
| - | - | 0 | 1 | negative |
| - | - | 1 | 0 | positive |
| 0 | 0 | - | - | $\|C\| d i g i t s ~ s h i f t e d ~(n o ~ c h a r a c t e r i s t i c ~$ <br> overflow) |
| 0 | 1 | - | - | characteristic overflow |

Floating Shift, Single Register

| * | 24 | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\square 0$ | Count |

The short-format floating-point number in register $R$ is shifted according to the rules established above for floating-point shift operations.

Affected: (R), CC

Floating Shift, Double Register

| * | 24 | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 11 | Count |

The long-format floating-point number in registers $R$ and Rul is shifted according to the rules established above for floatingpoint shift operations. (If the $R$ field of the instruction word is an odd value, a long-format floating-point number is generated by duplicating the contents of register $R$, and the 32 high-order bits of the result are loaded into register R.)
Affected: (R), (Rul), CC

## CONVERSION INSTRUCTIONS

The following two conversion instructions are provided by the SIGMA 6 computer :

| Instruction Name | Mnemonic |
| :--- | :--- |
| Convert by Addition | CVA |
| Convert by Subtraction | CVS |

These two conversion instructions can be used to accomplish bidirectional translation between binary code and any other weighted binary code, such as BCD.

The effective addresses of the instructions CONVERT BY ADDITION and CONVERT BY SUBTRACTION each point to the starting location of a conversion table of 32 words, containing weighted values for each bit position of register Rul. The 32 words of the conversion table are considered to be 32 -bit positive quantities, and are referred to as conversion values. The intermediate results of these instructions are accumulated in internal CPU registers until the instruction is completed; the result is then loaded into the appropriate general register. Both instructions use a counter ( n ) that is set to 0 at the beginning of the instruction execution and is incremented by 1 with each iteration, until a total of 32 iterations have been performed.

If an interrupt or memory protection violation trap occurs during the execution of either instruction, the instruction sequence is aborted (without having changed the contents of register $R$ or Rul) and restarted (at the beginning of the instruction sequence) after the interrupt or trap routine is processed.

## CVA CONVERT BY ADDITION

(Word index alignment)

| * | 29 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

CONVERT BY ADDITION initially clears the internal A register and sets an internal counter ( n ) to 0 . If bit position n
of register Rul contains a 1, CVA adds the nth conversion value (contents of the word location pointed to by the effective address plus $n$ ) to the contents of the $A$ register, accumulates the sum in the $A$ register, and increments $n$ by 1. If bit position $n$ of register Rul contains a 0, CVA only increments $n$. If $n$ is less than 32 after being incremented, the next bit position of register Rul is examined, and the addition process continues through $n$ equal to 31 ; the result is then loaded into register R. If, on any iteration, the sum has exceeded the value $2^{32}-1, \mathrm{CCl}$ is set to 1 ; otherwise, CCl is reset to 0 .
Affected: ( R ), CCI, CC3, CC4
$0 \longrightarrow A, 0 \longrightarrow n$
If $(\text { Rul })_{n}=1$, then $(E W L+n)+(A) \longrightarrow A, n+1 \longrightarrow n$
If $(R \cup 1)_{n}=0$, then $n+1 \longrightarrow n$
If $n<32$, repeat; otherwise, $(A) \longrightarrow R$ and continue to next instruction

Condition code settings:

| 1 | 2 | 3 | 4 | Result in $R$ |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | bit 0 of register $R$ is a 1 |
| - | - | 1 | 0 | bit 0 of register $R$ is a 0 and bit positions <br> $1-31$ of register $R$ contain at least one 1 |
| 0 | - | - | - | sum is correct (less than $2^{32}$ ) |
| 1 | - | - | - | sum is greater than $2^{32-1}$ |

## CVS CONVERT BY SUBTRACTION

(Word index alignment)

| * | 28 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

CONVERT BY SUBTRACTION loads the internal A register with the contents of register $R$, clears the internal $B$ register, and sets an internal counter ( $n$ ) to 0 . All conversion values are considered to be 32 -bit positive quantities. If the $n$th conversion value (the contents of the word location pointed to by the effective address plus n) is equal to or less than the current contents of the A register, CVS increments $n$ by 1 , adds the two's complement of the $n$th conversion value to the contents of the $A$ register, stores the sum in the $A$ register, and stores a $l$ in bit position $n$ of the $B$ register. If the $n$th conversion value is greater than the current contents of the A register, CVS only increments $n$ by 1 . If $n$ is less than 32 after being incremented, the next conversion value is compared and the process continues through $n$ equal to 31 ; the remainder in the $A$ register is loaded into register $R$, and the converted quantity in the $B$ register is loaded into register Rul.
Affected: (R), (Rul), CC3, CC4
$(R) \longrightarrow A, O \longrightarrow B, O \longrightarrow n$
If $(E W L+n) \leq(A)$ then $A-(E \dot{W L}+n) \longrightarrow A$,
$1 \longrightarrow B_{n}, n+1 \longrightarrow n$
If $(E W L+n)>(A)$ then $n+1 \longrightarrow n$

If $n<32$, repeat; otherwise, $(A) \longrightarrow R,(B) \longrightarrow$ Rul and continue to the next instruction
Condition code settings:

| 1 | 2 | 3 | 4 | Result in Rul |
| :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | 0 | zero |
| - | - | 0 | 1 | bit 0 of register Rul is a 1 |
| - | - | 1 | 0 | bit 0 of register Rul is a 0 and bit posi- <br> tions $1-3 l$ <br> least one 1 |

## FLOATING-POINT ARITHMETIC INSTRUCTIONS

The following floating-point arithmetic instructions are available as optional SIGMA 6 instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Floating Add Short | FAS |
| Floating Add Long | FAL |
| Floating Subtract Short | FSS |
| Floating Subtract Long | FSL |
| Floating Multiply Short | FMS |
| Floating Multiply Long | FML |
| Floating Divide Short | FDS |
| Floating Divide Long | FDL |

## FLOATING-POINT NUMBERS

SIGMA 6 accommodates two number formats for floatingpoint arithmetic: short and long. A short-format floatingpoint number consists of a sign (bit 0 ), a biased ${ }^{\dagger}$, base 16 exponent, which is called a characteristic (bits 1-7), and a six-digit hexadecimal fraction (bits 8-31). A long-format floating-point number consists of a short-format floatingpoint number followed by an additional eight hexadecimal digits of fractional significance and occupies a doubleword memory location or an even-odd pair of general registers.

A SIGMA 6 floating-point number $(N)$ has the following format:

| $\left[\begin{array}{l} + \\ - \text { Character- } \\ - \\ \hline \end{array}\right.$ | Fraction (F) |
| :---: | :---: |
|  | al Precision |

A floạting-point number ( $N$ ) has the following formal definition:

1. $\mathrm{N}=\mathrm{F} \times 16^{\mathrm{C}-64}$ where $\mathrm{F}=0$ or

$$
\begin{aligned}
& 16^{-6} \leq|F| \leq 1 \text { (short format) or } \\
& 16^{-14} \leq|F| \leq 1 \text { (long format) } \\
& \text { and } 0 \leq C \leq 127
\end{aligned}
$$

[^2]2. A positive floating-point number with a fraction of zero and a characteristic of zero is a "true" zero. A positive floating-point number with a fraction of zero and a nonzero characteristic is an "abnormal" zero. For floatingpoint multiplication and division, an abnormal zero is treated as a true zero. However, for addition and subtraction, an abnormal zero is treated the same as any nonzero operand.
3. A positive floating-point number is normalized if and only if the fraction is contained in the interval
$$
1 / 16 \leq F<1
$$
4. A negative floating-point number is the two's complement of its positive representation.
5. A negative floating-point number is normalized if and only if its two's complement is a normalized positive number.

By this definition, a floating-point number of the form lxxx xxxx 11110000 ... 0000
is normalized, and a floating-point number of the form
lxxx xxxx 00000000 . . 0000
is illegal and, whenever generated by floating-point instructions, is converted to the form
lyyy yyyy 11110000 ... 0000
where $y y \ldots y$ is 1 less than $x x \ldots x$. Table 6 contains examples of floating-point numbers.

## MODES OF OPERATION

SIGMA 6 contains three mode control bits that are used to qualify floating-point operations. These mode control bits are identified as FS (floating significance), FZ (floating zero), and FN (floating normalize), and are contained in bit positions 5, 6, and 7, respectively, of the program status doubleword ( $\mathrm{PSD}_{5-7}$ ).
The floating-point mode is established by setting the three floating-point mode control bits. This can be performed by any of the following instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Load Conditions and Floating Control | LCF |
| Load Conditions and Floating Control |  |
| Immediate | LCFI |
| Load Program Status Doubleword | LPSD |
| Exchange Program Status Doubleword | XPSD |

The floating-point mode control bits are stored by executing either of the following instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Store Conditions and Floating Control | STCF |
| Exchange Program Status Doubleword | XPSD |

Table 6. Floating-Point Number Representation


## UNIMPLEMENTED FLOATING-POINT INSTRUCTIONS

If the optional floating-point instruction set is not implemented in the computer and execution of a floating-point arithmetic instruction is attempted, the computer unconditionally aborts execution of the instruction (at the time of operation code decoding). The computer then traps to location X'41', with the contents of the condition code and all general registers unchanged. Location $X^{\prime} 4 l^{\prime}$ is the "unimplemented instruction" trap location.

## FLOATING-POINT ADD AND SUBTRACT

The floating normalize (FN), floating zero (FZ), and floating significance (FS) mode control bits determine the operation of floating-point addition and subtraction (if characteristic overflow does not occur) as follows:

FN Floating normalize:
$\mathrm{FN}=0$ The results of additions and subtractions are to be postnormalized. If characteristic underflow occurs, if the result is zero, or if more than two postnormalization hexadecimal shifts are required, the settings for FZ and FS determine the resultant action. If none of the above conditions occur, the condition code is set to 0010 if the result is positive or to 0001 if the result is negative.
$\mathrm{FN}=1$ Inhibit postnormalization of the results of additions and subtractions. The settings of FZ and FS have no effect on the instruction operation. If the result is zero, the result is set to true zero and the condition code is set to 0000 . If the result is positive, the condition code is set to 0010 . If the result is negative, the condition code is set to 0001.

FZ Floating zero: (applies only if $F N=0$ )
$F Z=0$ If the final result of an addition or subtraction operation cannot be expressed in normalized form because of the characteristic being reduced below zero, underflow has occurred, in which case the result is set equal to true zero and the condition code is set to 1100. (Exception: if a trap results from significance checking with $F S=1$ and $F Z=0$, an underflow generated in the process of postnormalizing is ignored.)
$F Z=1 \quad$ Characteristic underflow causes the computer to trap to location $X^{\prime} 44$ ' with the contents of the general registers unchanged. If the result is positive, the condition code is set to 1110. If the result is negative, the condition code is set to 1101 .

FS Floating significance: (applies only if $\mathrm{FN}=0$ )
$F S=0$ Inhibit signifiance trap. If the result of an addition or subtraction is zero, the result is
set equal to true zero, the condition code is set to 1000, and the computer executes the next instruction in sequence. If more than two hexadecimal places of postnormalization shifting are required anc characteristic underflow does not occur, the condition code is set to 1010 if the result is positive, or to 1001 if the result is negative; then, the computer executes the next instruction in sequence. (Exception: if characteristic underflow occurs with FS $=0, F Z$ determines the resultant action.)
$F S=1$ The computer traps to location $X^{\prime} 44^{\prime}$ if more than two hexadecimal places of postnormalization shifting are required or if the result is zero. The condition code is set to 1000 if the result is zero, to 1010 if the result is positive, or to 1001 if the result is negative; however, the contents of the general registers are not changed. (Exception: if a trap results from characteristic underflow with $F Z=1$, the results of significance testing are ignored.)

If characteristic overflow occurs, the CPU always traps to location $X^{\prime} 44$ ' with the general registers unchanged and the condition code set to 0110 if the result is positive, or to 0101 if the result is negative.

## FLOATING-POINT MULTIPLY AND DIVIDE

The floating zero (FZ) mode control bit alone determines the operation of floating-point multiplication and division (if characteristic overflow does not occur and division by zero is not attempted) as follows:
FZ Floating zero:
$F Z=0 \quad$ If the final result of a multiplication or division operation cannot be expressed in normalized form because of the characteristic being reduced below zero, underflow has occurred. If underflow occurs, the result is set equal to true zero and the condition code is set to 1100. If underflow does not occur, the condition code is set to 0010 if the result is positive, to 0001 if the result is negative, or to 0000 if the result is zero.
$F Z=1$ Underflow causes the computer to trap to location X'44' with the contents of the general registers unchanged. The condition code is set to 1110 if the result is positive, or to 1101 if the result is negative. If underflow does not occur, the resultant action is the same as that for $\mathrm{FZ}=0$.

If the divisor is zero in a floating-point division, the computer always traps to location $X^{\prime} 44^{\prime}$ with the general registers unchanged and the condition code set to 0100 . If characteristic overflow occurs, the computer always traps to location X'44' with the general registers unchanged and the condition code set to 0110 if the result is positive, or to 0101 if the result is negative.

## CONDITION CODES FOR FLOATING-POINT INSTRUCTIONS

The condition code settings for floating-point instructions are summarized in Table 7. The following provisions apply to all floating-point instructions:

1. Underflow and overflow detection apply to the final characteristic, not to any "intermediate" value.
2. If a floating-point operation results in a trap, the original contents of all general registers remain unchanged.
3. All shifting and truncation are performed on absolute magnitudes. If the fraction is negative, then the two's complement is formed after shifting or truncation.

FAS FLOATING ADD SHORT
(Word index alignment, optional)


The effective word and the contents of register $R$ are loaded into a set of internal registers and a low-order hexadecimal zero (guard digit) is appended to both fractions, extending them to seven hexadecimal digits each. FAS then forms the floating-point sum of the two numbers. If no floating-point arithmetic fault occurs, the sum is loaded into register $R$ as a short-format floating-point number.

Affected: ( R$), \mathrm{CC}$
$(\mathrm{R})+\mathrm{EW} \longrightarrow \mathrm{R}$
Traps: Unimplemented instruction, floatingpoint arithmetic fault

FAL FLOATING ADD LONG
(Doubleword index alignment, optional)


The effective doubleword and the contents of registers $R$ and Rul are loaded into a set of internal registers.

The operation of FAL is identical to that of FLOATINGADD SHORT (FAS) except that the fractions to be added are each 14 hexadecimal digits long, guard digits are not appended to the fractions, and R must be an even value for correct results. If no floating-point arithmetic fault occurs, the sum is loaded into registers $R$ and Rul as a long-format floatingpoint number.
Affected: (R), (Rul), CC
$(R, R u l)+E D \longrightarrow R, R u l$
Traps: Unimplemented instruction, floatingpoint arithmetic fault

## FSS

FLOATING SUBTRACT SHORT
(Word index alignment, optional)


The effective word and the contents of register $R$ are loaded into a set of internal registers.

FLOATING SUBTRACT SHORT forms the two's complement of the effective word and then operates identically to FLOATING ADD SHORT (FAS). If no floating-point arithmetic fault occurs, the difference is loaded into register $R$ as a short-format floating-point number.
Affected:
(R), CC
$(R)-E W \longrightarrow R$

Traps: Unimplemented instruction, floatingpointarithmetic fault

Table 7. Condition Code Settings for Floating-Point Instructions

| Condition Code |  |  |  | Meaning if no trap to location $\mathrm{X}^{\prime} 44{ }^{\text {' occurs }}$ | Meaning if trap to location $\mathrm{X}^{\prime} 44{ }^{\prime}$ occurs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | 4 |  |  |
| 0 0 0 | 0 0 0 | 0 0 1 | 0 1 0 | $\begin{aligned} & \begin{array}{l} A \times 0,0 / A, \text { or }-A+A^{(1)} \text { with } F N=1 \\ N<0 \\ N>0 \end{array} \end{aligned} \begin{aligned} & \text { normal } \\ & \text { results } \end{aligned}$ | *(2) |
| 0 0 0 | 1 | 0 0 1 | 0 1 0 | *(2) | divide by zero $\left.\begin{array}{l}\text { overflow, } N<0 \\ \text { overflow, } N>0\end{array}\right\}$ always trapped |
| (3) $\left\{\begin{array}{l}1 \\ 1 \\ 1\end{array}\right.$ | 0 0 0 | 0 0 1 |  | $\left.\begin{array}{l\|l} -A+A^{(1)} \\ N<0 \\ N>0 \end{array} \right\rvert\,>2 \text { postnormal-} \begin{aligned} & \text { izing shifts } \end{aligned} \left\lvert\, \begin{aligned} & \text { FS=0, } \mathrm{FN}=0 \text {, and } \\ & \text { no underflow } \end{aligned}\right.$ | $\begin{array}{c\|c} -A+A & \\ N<0 \\ N>0 \end{array}\left\|\begin{array}{cc}  & \text { izing shifts } \\ \text { iztnormal } \end{array}\right\| \begin{aligned} & \text { FS=1, } \mathrm{FN}=0 \text {, and no } \\ & \text { underflow with } F Z=1 \end{aligned}$ |
| 1 1 1 | 1 | 1 | 0 1 0 | underflow with $F Z=0$ and no trap by $F S=1$ (1) | $\left.\begin{aligned} & \text { underflow, } N<0 \\ & \text { underflow, } N>0\end{aligned} \right\rvert\, F Z=1$ |
| Notes: (1) result set to true zero <br> (2) "*" indicates impossible configurations <br> (3) applies to add and subtract only where $\mathrm{FN}=0$ |  |  |  |  |  |

## FSL FLOATING SUBTRACT LONG <br> (Doubleword index alignment, optional)

| * | 1 C | $R$ | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

The effective doubleword and the contents of registers $R$ and Rul are loaded into a set of internal registers.

FLOATING SUBTRACT LONG forms the two's complement of the effective doubleword and then operates identically to FLOATING ADD LONG (FAL). If no floating-point arithmetic fault occurs, the difference is loaded into registers $R$ and Rul as a long-format floating-point number.

Affected: (R), (Rul), CC
(R,Rul) - ED $\longrightarrow R, R u l$
Traps: $\begin{aligned} & \text { Unimplemented in- } \\ & \text { struction, floating- } \\ & \text { point arithmetic fault }\end{aligned}$

FMS FLOATING MULTIPLY SHORT (Word index alignment, optional)

| * | 3F | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

The effective word (multiplier) and the contents of register $R$ (multiplicand) are loaded into a set of internal registers, and both numbers are then prenormalized (if necessary). The product of the fractions contains 12 hexadecimal digits. If no floating-point arithmetic fault occurs, the product is loaded into register $R$ as a properly truncated short-format floating-point number.

The result of floating-multiply is always postnormalized. At most, one place of postnormalizing shift may be required. Truncation takes place after postnormalization.

```
Affected: (R), CC
\((R) \times E W \longrightarrow R\)
```

Traps: Unimplemented instruction, floatingpoint arithmetic fault

Affected: (R), (Rul), CC
$(R, R u l) \times E D \longrightarrow R, R u l$

FDS
FLOATING DIVIDE SHORT
(Word index alignment, optional)

| $*$ | $3 E$ | $R$ | $X$ |
| :---: | :---: | :---: | :---: |$\quad$| Reference address |
| :---: |
| 01231456 |
| 0 |

The effective word (divisor) and the contents of register $R$ (dividend) are loaded into a set of internal registers and both numbers are then prenormalized (if necessary). FLOATING DIVIDE SHORT then forms a floating-point quotient with a 6-digit, normalized hexadecimal fraction. If no floatingpoint arithmetic fault occurs, the quotient is loaded into register R as a short-format floating-point number.

Affected: (R), CC
$(R) \div E W \longrightarrow R$
Traps: Unimplemented instruction, floatingpoint arithmetic fault

## FDL FLOATING DIVIDE LONG

(Doubleword index alignment, optional)

| * | IE | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

The effective doubleword (divisor) and the contents of registers R and Rul (dividend) are loaded into a set of internal registers. FLOATING DIVIDE LONG then operates identically to FLOATING DIVIDE SHORT (FDS), except that the divisor, dividend, and quotient fractions are each 14 hexadecimal digits long, and $R$ must be an even value for correct results. If no floating-point arithmetic fault occurs, the quotient is loaded into registers $R$ and Rul as a long-format floating-point number.

Affected: (R), (Rul), CC
$(R, R u l) \div E D \longrightarrow R, R u l$
Traps: Unimplemented instruction, floatingpoint arithmetic fault

## DECIMAE INSTRUCTIONS

The following instructions comprise the standard decimal instruction set:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Decimal Load | DL |
| Decimal Store | DST |
| Decimal Add | DA |
| Decimal Subtract | DS |
| Decimal Multiply | DM |
| Decimal Divide | DD |
| Decimal Compare | DC |
| Decimal Shift Arithmetic | DSA |
| Pack Decimal Digits | PACK |
| Unpack Decimal Digits | UNPK |
| Edit Byte String (described under | EBS |
| Byte String Instructions) |  |
|  |  |

## PACKED DECIMAL NUMBERS

All SIGMA 6 decimal arithmetic instructions operate on packed decimal numbers, each consisting of from 1 to 31 decimal digits (in absolute form) plus a decimal sign. A decimal digit is a 4-bit code in the range 0000 through 1001, where $0000=0,0001=1,0010=2,0011=3,0100=4$, $0101=5,0110=6,0111=7,1000=8$, and $1001=9$. A positive decimal sign is a 4 -bit code of the form: 1010 ( $X^{\prime} A^{\prime}$ ) $1100\left(X^{\prime} C^{\prime}\right)$, $1110\left(X^{\prime} E^{\prime}\right)$, or $1111\left(X^{\prime} F^{\prime \prime}\right)$. A negative decimal sign is a 4-bit code of the form: 1011 ( $X^{\prime} B^{\prime}$ ) or 1101 ( $X^{\prime} D^{\prime}$ ). However, the decimal sign codes generated for the result of a decimal instruction are: 1100 ( $\mathrm{X}^{\prime} \mathrm{C}^{\prime}$ ) for positive results, and 1101 ( $X^{\prime} D^{\prime}$ ) for negative results. The format of packed decimal numbers is:


For the decimal arithmetic instructions, a packed decimal number must occupy an integral number ( 1 through 16) of consecutive bytes. Thus, a decimal number must contain an odd number of decimal digits, the high-order digit (zero or nonzero) of the number must be in bit positions $0-3$ of the first byte, the decimal sign must be in bit positions 4-7 of the last byte, and all decimal digits and the decimal sign must be 4-bit codes of the from described above.

## ZONED DECIMAL NUMBERS

In zoned decimal format, a single decimal digit is contained within bit positions 4-7 of a byte, and bit positions $0-3$ of the byte are referred to as the "zone" of the decimal digit. A zoned decimal number consists of from 1 to 31 bytes, with the decimal sign appearing as the zone for the last byte, as follows:


A decimal number can be converted from zoned to packed format by means of the instruction PACK DECIMAL DIGITS. A decimal number can be converted from packed to zoned format by means of the instruction UNPACK DECIMAL DIGITS.

## DECIMAL ACCUMULATOR

All decimal arithmetic instructions imply the use of registers 12 through 15 of the current register bank as the decimal accumulator, and registers 12 through 15 are treated as a single 16-byte register. The entire decimal accumulator is used in every decimal arithmetic instruction.

## DECIMAL INSTRUCTION FORMAT

The general format of a decimal instruction is as follows:

| $*$ | Operation <br> Code | L | X |
| :---: | :---: | :---: | :---: |$\quad$| Reference address |
| :---: |
| 0 |

The indirect address bit (position 0), the operation code (positions 1-7), the index field (12-14), and the reference address field (15-31) all have the same functions for the decimal instructions as they do for any other SIGMA 6 byte addressing instruction. However, bit positions 8-11 of the instruction word do not refer to a general register; instead, the contents of this field (designated by the character "L") designate the length, in bytes, of a packed decimal number. (If $L=0$, a length of 16 bytes is assumed.)

## ILLEGAL DIGIT AND SIGN DETECTION

Prior to executing any decimal instruction, the computer checks all decimal operands for the presence of illegal decimal digits or illegal decimal signs. For all decimal arithmetic instructions except DECIMAL MULTIPLY and DECIMAL DIVIDE, an illegal decimal digit is a sign code (i.e., in the range $X^{\prime} A^{\prime}$ through $X^{\prime} F^{\prime}$ ) that appears anywhere except in bit positions $4-7$ of the least significant byte (the sign position) of the packed decimal number; an illegal decimal sign is a digit code (i.e., in the range $X^{\prime} O^{\prime}$ through $\left.X^{\prime} 9^{\prime}\right)$ that appears in the sign position of the packed decimal number.

For the instructions DECIMAL MULTIPLY and DECIMAL DIVIDE, the effective decimal operand is checked for illegal digits or signs as above. However, the operand in the decimal accumulator is checked to verify that there is at least one legal decimal sign code somewhere in the number. (This type of check is a result of the interruptibility of these instructions, which may leave the decimal accumulator with a partially-completed result containing an internal sign code.)

If an illegal digit or sign is detected, the computer unconditionally aborts the execution of the instruction (at the time that the illegal digit or sign is detected), sets CCl to 1 and eesets CC2 to 0 . If the decimal arithmetic fault trap mask (bit position 10 of the program status doubleword) is a 0 , the computer then executes the next instruction in sequence; however, if the decimal arithmetic fault trap mask (PSD 10 ) is a 1 , the computer traps to location $X^{\prime} 45^{\prime}$. In either case, the contents of the decimal accumulator, the effective decimal operand, CC3, and CC4 remain unchanged.

## OVERFLOW DETECTION

Arithmetic overflow can occur during execution of the following decimal instructions:

DECIMAL ADD: overflow occurs when the sum of the two decimal numbers exceeds the 31-digit capacity of the decimal accumulator $\left(+10^{31}-1\right.$ to $\left.-10^{31}+1\right)$.

DECIMAL SUBTRACT: overflow occurs when the difference between the two decimal numbers exceeds the 31-digit capacity of the decimal accumulator.

DECIMAL DIVIDE: overflow occurs either when the divisor is zero, or when the dividend is greater than 14 digits in length and the absolute value of the significant digits to the left of the 15th digit position (counting from the right) is greater than or equal to the absolute value of the divisor.

If arithmetic overflow occurs during execution of DECIMAL ADD, DECIMAL SUBTRACT, or DECIMAL DIVIDE, the computer unconditionally aborts execution of the instruction (at the time of overflow detection), resets CCl to 0 , and sets CC2 to 1. Then, if the decimal arithmetic fault trap mask (PSD 10 ) is a 1 , the computer traps to location $X^{\prime} 45^{\prime}$; if the decimal arithmetic fault trap mask is a 0 , the computer executes the next instruction in sequence. In either case, the contents of the decimal accumulator, memory storage, CC3, and CC4 remain unchanged.

## DECIMAL INSTRUCTION NOMENCLATURE

For the purpose of abbreviating the instruction descriptions to follow, the symbolic term "DECA" is used to represent the decimal accumulator, and the symbolic term "EDO" is used to represent the effective decimal operand of the instruction. For the instructionsDECIMALLOAD, DECIMAL ADD, DECIMAL SUBTRACT, DECIMAL MULTIPLY, DECIMAL DIVIDE, and DECIMAL COMPARE, the effective decimal operand is a packed decimal number that is "L" bytes in length, where $L$ is the numeric value of bit positions 8-11 of the instruction word, and a value of 0 for $L$ designates 16 bytes. The effective byte addresses of these instructions point to the byte location that contains the most significant byte (high-order digits) of the decimal number, and the effective byte address plus $L-1$ (where $L=0=16$ ) points to the least significant byte (low-order digit and sign) of the decimal number. Thus, for these instructions, the effective decimal operand (EDO) is the contents of the byte string that begins with the effective byte location, is $L$ bytes in length, and ends with the effective byte location plus L-1.

## CONDITION CODE SETTINGS

All decimal instructions provide condition code settings, using CCl to indicate whether or not an illegal digit or sign has been detected, and CC2 to indicate whether or not overflow has occurred. Most (but notall) of the decimal instructions provide condition code settings, using CC3 and CC4 to indicate whether the decimal number in the decimal accumulator is zero, negative, or positive, as follows:

CC3 CC4 Result in DECA
00 zero - the decimal accumulator contains a positive or negative decimal sign code in the 4 low-order bit positions; the remainder of the decimal accumulator contains all 0 's.
01 negative - the decimal accumulator contains a negative decimal sign code in the 4 loworder bit positions; the remainder of the decimal accumulator contains at least one nonzero decimal digit.

## Result in DECA

positive - the decimal accumulator contains a positive decimal sign code in the 4 loworder bit positions; the remainder of the decimal accumulator contains at least one nonzero decimal digit.

## DL DECIMAL LOAD

(Byte index alignment)

| * | 7E | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If no illegal digit orillegal sign is detected in the effective decimal operand, DECIMAL LOAD expands the effective decimal operand to 16 bytes ( 31 digits + sign) by appending high-order 0 's, and then loads the expanded decimal number into the decimal accumulator. If the result in the decimal accumulator is zero, the converted sign remains unchanged.
Affected: (DECA), CC Traps: Decimal arithmetic
(EBL to EBL $+\mathrm{L}-1) \longrightarrow$ DECA

Condition code settings:

| 1 | 2 | 3 | 4 | Result in DECA |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  | - | illegal digit or sign detected, instruction aborted |  |
| 0 | 0 | 0 | 0 |  | no illegal digit or illegal sign detected, instruction completed |
| 0 | 0 | 0 | 1 | negative |  |
| 0 | 0 |  |  | posiver |  |

DST DECIMAL STORE
(Byte index alignment)

| * | 7F | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If no illegal digit or sign is detected in the decimal accumulator, DECIMAL STORE stores the low-order L bytes of the decimal accumulator into memory from the effective byte location to the effective byte location plus L-1. If the decimal accumulator contains more significant information than is actually stored (i.e., at least one nonzero digit was not stored), CC2 is set to 1 ; otherwise CC2 is reset to 0 . If the result in memory is zero, the converted sign remains unchanged.

Affected: (EBL to EBL $+L-1$ ), Traps: Decimal arithmetic CC1, CC2
(DECA) low-order bytes $\longrightarrow E B L$ to $E B L+L-1$
Condition code settings:

\(\left.$$
\begin{array}{lllll}1 & 2 & 3 & 4 & \frac{\text { Riesult of DST }}{\begin{array}{lllll}\text { all significant in- } \\
\text { formation stored }\end{array}
$$} <br>
0 \& 0 \& - \& - \& - <br>
\begin{array}{l}some significant <br>
information not <br>

stored\end{array}\end{array}\right\}\)| no illegal digit or |
| :--- |
| illegal sign detec- |
| ted, instruction |
| completed |

DA DECIMAL ADD
(Byte index alignment)

| $*$ | 79 | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 231456 |  |  |  |

If no illegal digit or sign is detected in the effective decimal operand or in the decimal accumulator, DECIMAL ADD expands the effective decimal operand to 16 bytes ( 31 digits plus sign) by appending high-order 0 's, algebraically adds the expanded decimal number to the contents of the entire decimal accumulator, and then loads the sum into the decimal accumulator. If the result in the decimal accumulator is zero, the resulting sign is forced to the positive form.
Overflow occurs if the sum exceeds the capacity of the decimal accumulator (i. e. , if the absolute value of the sum is equal to or greater than $10^{31}$ ), in which case CC 1 is reset to $0, \mathrm{CC} 2$ is settol, and the instruction aborted with the previous contents of the decimal ac cumulator, CC3 and CC4 unchanged.

```
Affected: (DECA),CC Traps: Decimal arithmetic
(DECA) + EDO \longrightarrow DECA
```

Condition code settings:
\(\left.$$
\begin{array}{lllll}1 & 2 & 3 & 4 & \\
\hline 1 & 0 & - & - & \begin{array}{l}\text { Result in DECA } \\
\begin{array}{l}\text { illegal digit or } \\
\text { sign detected }\end{array} \\
0\end{array}
$$ 1 <br>
0 \& 0 \& 0 \& 0 \& zero <br>
0 \& 0 \& 0 \& 1 \& negative <br>

0 \& 0 \& 1 \& 0 \& positive\end{array}\right\}\)| instruction aborted |
| :--- |
| no illegal digit or sign |
| detected, no overflow, |
| instruction completed |

DS DECIMAL SUBTRACT
(Byte index alignment)

| $*$ | 78 | $L$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: | :---: |

If no illegal digit or sign is detected in the effective decimal operand or in the decimal accumulator, DECIMALSUBTRACT expands the effective decimal operand to 16 bytes (31 digits plus sign) by appending high-order 0's, algebraically subtracts the expanded decimal number from the contents of the entire decimal accumulaior, and then loads the difference into the decimal accumulator. If the result in the decimal accumulator is zero, the resulting sign is forced to the positive form.

Overflow occurs if the difference exceeds the capacity of the decimal accumulator (i.e., if the absolute value of the difference is equal to or greater then $10^{31}$ ), in which case
$C C 1$ is reset to $0, C C 2$ is set to 1 , and the instruction is aborted with the contents of the previous decimal accumulator, CC3 and CC4 unchanged.

Affected: (DECA), CC Traps: Decimal arithmetic (DECA) - EDO $\longrightarrow$ DECA
Condition code settings:
$\left.\begin{array}{lllll}1 & 2 & 3 & 4 & \begin{array}{l}\text { Result in DECA } \\ \hline 1\end{array} 0-2- \\ \begin{array}{l}\text { illegal digit or } \\ \text { sign detected }\end{array} \\ 0 & 1 & -\quad- & \text { overflow }\end{array}\right\}$
instruction aborted
$\begin{array}{lllll}0 & 0 & 0 & 0 & z e r o \\ 0 & 0 & 0 & 1 & \text { no illegal digit or sign de- }\end{array}$
0001 negative tected, no overflow, in00010 positive $\quad 0$ struction completed

DM DECIMAL MULTIPLY
(Byte index alignment, continue after interrupt)

| * | 7B | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If no illegal digit or sign is detected in the effective decimal operand and there is at least one decimal sign in the decimal accumulator, DECIMAL MULTIPLY multiplies the effective decimal operand (multiplicand) by the entire contents of the decimal accumutator (multiplier) and then loads the product into the decimal accumulator. If the result in the decimal accumulator is zero, the resulting sign is forced to the positive form.

No overflow can occur; however, an indeterminate result occurs (with an incorrect condition code indication, and with no trap activation) if any of the following conditions are not satisfied before the initial execution of DECIMAL MULTIPLY:

1. The 4 low-order bit positions of the decimal accumulator must contain the sign of the multiplier.
2. The 16 high-order digit positions of the decimal accumulator (i.e., general registers 12 and 13) must contain all 0's.
3. The effective decimal operand must not exceed 15 decimal digits (i.e., the value of $L$ must not exceed 8 ).
This instruction can be interrupted during the course of its execution, and then be resumed, without producing an erroneous product (provided that the contents of the decimal accumulator are not altered between the interruption and continuation). Actually, the instruction is reexecuted, but since there is no initializing phase, it begins with the same iteration that was started prior to the interrupt.
Affected: (DECA), CC
Traps: Decimal arithmetic
$($ DECA $) \times E D O \longrightarrow$ DECA

Condition code settings:

1 | 1 | 2 | 3 |
| :--- | :--- | :--- | Result in DECA

10 - - illegal digit or sign detected, instruction aborted
\(\left.\begin{array}{lllll}1 \& 2 \& 3 \& 4 \& <br>
\hline 0 \& 0 \& 0 \& 0 \& Result in DECA <br>
0 \& 0 \& 0 \& 1 \& negative <br>

0 \& 0 \& 1 \& 0 \& positive\end{array}\right\}\)| no illegal digit or sign |
| :--- |
| detected, instruction |
| completed |

DD DECIMAL DIVIDE
(Byte index alignment, continue after interrupt)

| * | 7A | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If there is no illegal digit or sign in the effective decimal operand and if there is at least one decimal sign in the decimal accumulator, DECIMAL DIVIDE divides the contents of the decimal accumulator (dividend) by the effective decimal operand (divisor). Then, if no overflow has occurred, the computer loads the quotient ( 15 decimal digits plus sign) into the 8 low-order bytes of the decimal accumulator (registers 14 and 15), and loads the remainder (also 15 decimal digits plus sign) into the 8 high-order bytes of the decimal accumulator (registers 12 and 13). The sign of the remainder is the same as that of the original dividend. If the quotient is zero, the sign of the quotient is forced to the positive form.

Overflow can occur if any of the following conditions are not satisfied before the initial execution of DECIMAL DIVIDE:

1. The divisor must not be zero.
2. The length of the divisor must not be greater than 15 decimal digits (i.e., the value of $L$ must not exceed 8.)
3. If the length of the dividend is greater than 15 decimal digits, the absolute value of the significant digits to the left of the 15 th digit position (i.e., those digits in registers 12 and 13) must be less than the absolute value of the divisor.

This instruction can be interrupted during the course of its execution, and can then be resumed without producing an erroneous result (provided that the contents of the decimal accumulator are not altered between interruption and continuation). Actually, the instruction is reexecuted, but since there is no initializing phase, it begins with the same iteration that was started prior to the interrupt.
Affected: (DECA), CC Traps: Decimal arithmetic
$(D E C A) \div E D O \longrightarrow D E C A$

Condition code settings:
$\left.\begin{array}{lllll}\begin{array}{lllll}1 & 2 & 3 & 4 & \end{array} \begin{array}{l}\text { Result in DECA } \\ 1\end{array} 00- & - & \begin{array}{l}\text { illegal digit or } \\ \text { sign detected }\end{array} \\ 0 & 1 & - & - & \text { overflow } \\ 0 & 0 & 0 & 0 & \text { zero quotient } \\ 0 & 0 & 0 & 1 & \text { negative quotient } \\ 0 & 0 & 1 & 0 & \text { positive quotient }\end{array}\right\}$
instruction aborted
no illegal digit or sign detected, no overflow, instruction completed

DC DECIMAL COMPARE
(Byte index alignment)

| 7D | L | X | Refarence address |
| :---: | :---: | :---: | :---: |

If there is no illegal digit or illegal sign in the effective decimal operand or in the decimal accumulator, DECIMAL COMPARE expands the effective decimal operand to 16 bytes ( 31 digits plus sign) by appending high-order 0 ' $s$, algebraically compares the expanded decimal number to the contents of the entire decimal accumulator, and sets CC3 and CC4 according to the result of the comparison (a positive zero compares equal to a negative zero).

Affected: CC
Traps: Decimal arithmetic
(DECA) : EDO

## Condition code settings:

\(\left.$$
\begin{array}{lllll}\begin{array}{lllll}1 & 2 & 3 & 4 & \end{array} & \begin{array}{l}\text { Result of comparison } \\
\hline 1\end{array} 0^{\text {illegal digit or sign detected, instruction }} \begin{array}{l}\text { aborted }\end{array}
$$ <br>
0 \& 0 \& 0 \& 0 \& <br>
(DECA) equals EDO <br>
0 \& 0 \& 0 \& 1 \& (DECA) less than EDO <br>
0 \& 0 \& 1 \& 0 \& \begin{array}{l}(DECA) greater than <br>

EDO\end{array}\end{array}\right\}\)| no illegal digit |
| :--- |
| or sign detected, |
| instruction com- |
| pleted |

## DSA DECIMAL SHIFT ARITHMETIC

(Byte index alignment)


If no illegal digit or sign is detected in the decimal accumulator, DECIMAL SHIFT ARITHMETIC arithmetically shifts the contents of the decimal accumulator (excluding the decimal sign), with the direction and amount of the shift determined by the effective virtual address of the instruction. If the result in the decimal accumulator is zero, the resulting sign remains unchanged.

If no indirect addressing or indexing is used with DSA, the shift count $C$ is the contents of bit positions 16-31 of the instruction word. If only indirect addressing is used with DSA, the shift count is the contents of bit positions 16-31 of the word pointed to by the indirect address in the instruction word. If indexing only is used with DSA, the shift count is the contents of bit positions 16-31 of the instruction word plus the contents of bit positions 14-29 of the designated index register (bits $0-13,30$, and 31 of the index are ignored). If indirect addressing and indexing are both used with DSA, the shift count is the sum of the contents of bit positions 16-31 of the word pointed to by the indirect address and the contents of bit positions 14-29 of the designated index register.
The shift count, $C$, is treated as a 16-bit signed binary integer, with negative integers in two's complement form. If the shift count is positive, the contents of the decimal accumulator are shifted left $C$ decimal digit positions; if the shift count is negative, the contents of the decimal
accumulator are shifted right - $C$ decimal digit positions. In either case, the decimal sign is not shifted, vacated decimal digit positions are filled with 0 's, and any digits shifted out of the decimal accumulator are lost, Although the range of possible values for $C$ is $2^{-15 \leq} \leq \leq 2^{15}-1$, a shift account greater than +31 or less than -31 is interpreted as a shift count of exactly +31 or -31 .

If any nonzero decimal digit is shifted out of the decimal accumulator during a left shift, CC2 is set to 1 ; otherwise, CC2 is reset to 0 . CC2 is unconditionally reset to 0 at the completion of a right shift.
Affected: (DECA), CC Traps: Decimal arithmetic

## Condition code settings:

$\frac{1 \quad 2 \quad 3 \quad 4}{10} \quad$| Result in DECA |
| :--- |
| illegal digit or sign detected, instruction <br> aborted |

$\left.\begin{array}{lllll}0 & - & 0 & 0 & \text { zero } \\ 0 & - & 0 & 1 & \text { negative } \\ 0 & - & 1 & 0 & \text { positive } \\ 0 & 0 & - & - & \begin{array}{l}\text { right shift or no non- } \\ \text { zero disit shifted out } \\ \text { of DECA on left shift }\end{array} \\ 0 & 1 & - & - & \begin{array}{l}\text { l or more nonzero } \\ \text { digit(s) shifted out } \\ \text { of DECA on left shift }\end{array}\end{array}\right\}$

## PACK PACK DECIMAL DIGITS

(Byte index alignment, continue after interrupt)

| * | 76 | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

PACK DECIMAL DIGITS converts the effective decimal operand (assumed to be in zoned format) into a packed decimal number and, if necessary, appends sufficient highorder 0 's to produce a decimal number that is 16 bytes ( 31 decimal digits plus sign) in length. The zone (bits $0-3$ ) of the low-order digit of the effective decimal operand is used to select the sign code for the packed decimal number; all other zones are ignored in forming the packed decimal number. If no illegal digit or sign appears in the packed decimal number, it is then loaded into the decimal accumulator. If the result in the decimal accumulator is zero, the resulting sign remains unchanged.
The $L$ field of this instruction specifies the length, in bytes, of the resultant packed decimal number in the decimal accumulaior; therefore, the length of the effective decimal operand is $2 \mathrm{~L}-1$ bytes (where $\mathrm{L}=0$ implies a length of 31 bytes for the effective decimal operand).
This instruction can be interrupted during the course of its execution, and can then be resumed without producing an erroneous result (provided that the contents of the decimal accumulator are not altered between interruption and continuation). Actually, the instruction is re-executed, but
since there is no initializing phase, it begins with the same iteration that was started prior to the interrupt.

Affected: (DECA), CC Traps: Decimal arithmetic
packed (EBL to EBL $+2 \mathrm{~L}-2$ ) $\longrightarrow$ DECA
Condition code settings:
\(\left.$$
\begin{array}{lllll}1 & 2 & 3 & 4 & \\
\hline 1 & 0 & - & - & \begin{array}{l}\text { Result in DECA } \\
\text { illegal digit or sign detected, instruction } \\
\text { aborted }\end{array}
$$ <br>
0 \& 0 \& 0 \& 0 \& zero <br>
0 \& 0 \& 0 \& 1 \& negative <br>

0 \& 0 \& 1 \& 0 \& positive\end{array}\right\}\)| no illegal digit or sign |
| :--- |
| detected, instruction |
| completed |

Example 1, $L=6$ :

|  |  | Before execution | After execution |
| :---: | :---: | :---: | :---: |
| EDO | $=$ | X'FOF1F2F3 | X'FOFIF2F3 |
|  |  | F4F5F6F7 | F4F5F6F7 |
|  |  | F8F9F0' | F8F9F0' |
| (DECA) | $=$ | x $x \times x \times x \times x \times$ | X'00000000 |
|  |  | $\underline{x \times x \times x \times x \times x}$ | 00000000 |
|  |  | $\underline{x \times x \times x \times x \times}$ | 00000123 |
|  |  | $x \times x \times x y x x$ | 4567890' ${ }^{\prime}$ |
| CC | = | x $x \times x$ | 0010 |

Example 2, L=6:

| EDO | $=$ | X'000938F7 | X'000938F7 |
| :---: | :---: | :---: | :---: |
|  |  | E655B483 | E655B483 |
|  |  | 02F180' | O2F1B0' |
| (DECA) | $=$ |  | X'00000000 |
|  |  | $x \times x \times x \times x \times x$ | 00000000 |
|  |  | $x x x x x x x x$ | 00000987 |
|  |  | $x \times x \times x \times x x$ | $6543210{ }^{\text {' }}$ |
| CC | $=$ | xxxx | 0001 |

## UNPK UNPACK DECIMAL DIGITS

(Byte index alignment, continue after interrupt)

| * | 77 | L | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

If no illegal digit or sign is detected in the decimal accumulator (assumed to be in packed decimal format), UNPACK DECIMAL DIGITS converts the contents of the low-order L bytes of the decimal accumulator to zoned decimal format and stores the result, as a byte string, from the effective byte location to the effective byte location plus $2 \mathrm{~L}-2$. The contents of the 4 low-order bit positions of the decimal accumulator are used to select the sign code for the last digit of the string; a zone of 1111 ( $X^{\prime} F^{\prime}$ ) is used for all other digits. The contents of the decimal accumulator remain unchanged, and only $2 \mathrm{~L}-1$ bytes of memory are altered. If the decimal
accumulator contains more significant information than is actually unpacked and stored, CC2 is set to 1 ; otherwise CC2 is reset to 0 . If the result in memory is zero, the resulting sign remains unchanged.

This instruction can be interrupted during the course of its execution, and can then be resumed without producing an erroneous result (provided that the contents of the decimal accumulator are not altered between interruption and continuation). Actually, the instruction is re-executed, but since there is no initializing phase, it begins with the same iteration that was started prior to the interrupt.

```
Affected: (EBL to EBL + 2L -2), Traps: Decimal arithmetic CC1, CC2
```

```
zoned (DECA) \(\longrightarrow E B L\) to \(E B L+2 L-2\)
```

Condition code settings:

| 1 | 2 | 3 | 4 | Result of UNPK |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | - | - | illegal digit or sign detected, instruction aborted |  |
| 0 | 0 | - | - | all significant information zoned and stored | no illegal digit or sign detected, instruction com- |
| 0 | 1 | - | - | some significant information not zoned and stored | pleted |

Example 1, L = 10:


Example 2, L = 8:

$\left.\begin{array}{rl}(D E C A)\end{array}\right) \quad$| $\prime$ |
| ---: |
|  |
|  |
|  |
| 23000000000 |
| 10001234 |
| $0012345 C^{\prime}$ |


| $\mathrm{EDO}=$ | $\times \times \times \times \times \times \times \times$ |
| ---: | :--- |
|  | $\times \times \times \times \times \times \times \times$ |
|  | $\times \times \times \times \times \times \times \times$ |
|  | $\times \times \times \times \times \times$ |
| $\mathrm{CC}=$ | $\times \times \times \times$ |

Example 3, L = 4 :

| $(D E C A)=$ | $X^{\prime} 00001001$ | $X^{\prime} 00001001$ |
| ---: | ---: | ---: |
| 00001002 | 00001002 |  |
| 00001003 | 00001003 |  |
|  | $0001004 F^{\prime}$ | $0001004 F^{\prime}$ |


| EDO | $=$ |  | X'FOFOFOF 1 |
| :---: | :---: | :---: | :---: |
|  |  | $x \times x \times x \times x{ }^{\text {a }}$ | FOFOC4' |
| CC | $=$ | x $\times$ x $\times$ | $01 \times x$ |

## BYTE-STRING INSTRUCTIONS

Five instructions provide for the manipulation of strings of consecutive bytes. These instructions are standard with the SIGMA 6 computer. The byte string instructions and their mnemonic codes are as follows:

| Instruction Name |  |
| :--- | :--- |
| Movemonic Byte String |  |
| Moms | MBS |
| Compare Byte String | CBS |
| Translate Byte String | TBS |
| Translate and Test Byte String | TTBS |
| Edit Byte String | EBS |

These instructions are in the immediate displacement class, are memory-to-memory operations, and proceed one byte at a time (except for the instruction MOVE BYTE STRING, which proceeds four bytes at a time under certain conditions). These operations are under the control of information that must be loaded into certain general registers before the instruction is executed; hence, they may be interrupted after any individual byte operation. The general format for the information in the instruction word and in the general registers is as. follows:

Instruction word:

| Operation Code | R | Displacement |
| :---: | :---: | :---: |

Contents of register R:


Contents of register Rul:

| Count | \%/ | Destination address |
| :---: | :---: | :---: |

Designation
Operation

R

Displacement

Function
The 7-bit operation code of the instruction. (If any byte string instruction is indirectly addressed, the computer traps to location $\mathrm{X}^{\prime} 40^{\prime}$ at the time of operation code decoding.)

The 4-bit field that identifies register $R$ of the current general register bank.

A 20-bit field that contains a signed byte displacement value, used to form an effective byte address. The displacement value is right-justified in the 20-bitfield, and negative values are in two's complement form.

Designation
Mask/Fill

Function
An 8-bit field used only with TRANSLATE AND TEST BYTE STRING and EDIT BYTE STRING. The purpose of this field is explained in the detailed discussion of the TTBS and EBS instructions.

Source Address A 19-bit field that normally contains the byte address of the first (most significant) byte of the source byte string operand. The effective source address is the source address in register R plus the displacement value in the instruction word.

Count An 8-bit field that contains the true count (from 0 to 255 ) of the number of bytes involved in the operation. This field is decremented by 1 as each byte in the destination byte string is processed. A 0 count means "no operation" with respect to the registers and main memory.

Destination Address

A 19-bit field that contains the byte address of the first (most significant) byte of the destination byte string operand. This field is incremented by 1 as each byte in the destination byte string is processed.

In any byte string instruction, any portion of registers $R$ or Rul that is not explicitly defined (i.e., in the shaded part of the register diagram for the instruction) should be coded with zeros.

Since the value Rul is obtained by performing a logical inclusive $O R$ with the value 0001 and the value of the $R$ field of the instruction word, the two control registers are $R$ and $R+1$ if $R$ is even. However, if $R$ is an odd value, register $R$ contains an address value that functions both as a source operand address and as a destination operand address. Also, if register 0 is designated in any byte string instruction (except for TRANSLATE AND TEST BYTE STRING and EDIT BYTE STRING), its contents are ignored and a zero source address value is obtained. Thus, the following three cases exist for most byte string instructions, depending on whether the value of the $R$ field of the instruction word is even and nonzero, odd, or zero:

## Case I: R is even and nonzero

The effective source address is the address in register $R$ plus the displacement in the instruction word; the destination address is the address in register $R+1$, but without the displacement added.

## Case II: R is odd

The effective source address is the address in register $R$ plus the displacement in the instruction word; the destination address is also the address in register $R$, but without the displacement added.

Case III: R is zero
The effective source address is the displacement value in the instruction word; the destination address is the address in register 1. In this case, the source byte string operand is always a single byte.

In the descriptions of the byte-string instructions, the following abbreviations and terms are used:

D Displacement, (I) 12-31
SA Source address, (R) 13-31
ESA Effective source address, $\left[(\mathrm{R}) 13-31^{+(\mathrm{I})} 12-31\right]$ 13-31
The contents of bit positions 13-31 of register $R$ are added (right aligned) to the contents of bit positions 12-31 of the instruction word; the 19 loworder bits of the result are used as the effective source address.

C Count, (Rul) $0-7$
DA Destination address, (Rul) 13-31
SBS Source byte string, the byte string that begins with the byte location pointed to by the 19-bit effective source address and is $C$ bytes in length (if $R$ is nonzero) or is 1 byte in length (if $R$ is 0 ).
DBS • Destination byte string, the byte string that begins with the byte location pointed to by the destination address and is always $C$ bytes in length.

MBS MOVE BYTE STRING
(Immediate displacement, continue after interrupt)

| 0 | 61 | R | Displacement |
| :---: | :---: | :---: | :---: |

MOVE BYTE STRING copies the contents of the source byte string (left to right) into the destination byte string. The previous contents of the destination byte string are destroyed, but the contents of the source byte string are not affected unless the destination byte string overlaps the source byte string.

When the destination byte string overlaps the source byte string, the resulting destination byte string contains one or more repetitions of bytes from the source byte string. Thus, if a destination byte string of $C$ bytes begins with the $k$ th byte of a source byte string (numbering from 1), the first $k-1$ bytes of the source byte string are duplicated in the destination byte string $x$ number of times, where $x=C /(k-1)$. For example, if the destination byte string begins with the second byte of the source byte string, the first byte of the source byte string is duplicated throughout the destination byte string.

If both byte strings begin with the same byte (i.e., $k=1$ ) and the $R$ field of MBS is nonzero, the destination byte string is read and replaced into the same memory locations. However, if both byte strings begin with the same byte and the $R$ field of MBS is zero, the first byte of the byte string
is duplicated throughout the remainder of the byte string (see "Case III", below).
Affected: (DBS), (R), (Rul)
$(S B S) \longrightarrow$ DBS
If MBS is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the contents of register $R$ and the destination byte string unchanged.

A speed advantage can be gained in the MBS instruction if the source and destination byte strings both begin on the same byte within their respective words. This allows all bytes (except possibly the first few bytes and the last few bytes to be moved in fullword units.

Case I: even, nonzero $R$ field ( $\mathrm{Rul}=\mathrm{R}+1$ )
Contents of register $R$ :


Contents of register $\mathrm{R}+1$ :


The source byte string begins with the byte location pointed to by the source address in register $R$ plus the displacement in MBS; the destination byte string begins with the byte location pointed to by the destination address in register $\mathrm{R}+1$. Both byte strings are $C$ bytes in length. When the instruction is completed, the destination and source addresses are each incremented by $C$, and $C$ is set to zero.

Case II: odd R field (Rul=R)
Contents of register $R$ :

| Count |  | Destination address |
| :---: | :---: | :---: |

The source byte string begins with the byte location pointed to by the address in register $R$ plus the displacement in MBS; the destination byte string begins with the byte location pointed to by the destination address in register $R$. Both byte strings are $C$ bytes in length. When the instruction is completed, the destination address is incremented by $C$, and $C$ is set to zero.

Case III: zero R field (Rul=1)
Contents of register 1

| Count | Destination address |
| :---: | :---: |

The source byte string consists of a single byte, the contents of the byte location pointed to by the displacement in MBS; the destination byte string begins with the byte location
pointed to by the destination address in register 1 and is $C$ bytes in length. In this case, the source byte is duplicated throughout the destination byte string. When the instruction is completed, the destination address is incremented by $C$ and $C$ is set to zero.

## CBS COMPARE BYTE STRING

(Immediate displacement, continue after interrupt)


COMPARE BYTE STRING compares, as magnitudes, the contents of the source byte string with the contents of the destination byte string, byte by corresponding byte, beginning with the first byte of each string. The comparison continues until the specified number of bytes have been compared or until an inequality is found. When CBS terminates, CC3 and CC4 are set to indicate the result of the last comparison. If the CBS instruction terminates due to inequality, the count in register Rul is one greater than the number of bytes remaining to be compared; the source address in register $R$ and the destination address in register Rul indicate the locations of the unequal bytes.

Affected: (R), (Rul), CC3, CC4
(SBS) : (DBS)
Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| $-\quad-\quad 0$ | 0 | Result of CBS <br> source byte string equals destination <br> byte string |  |  |
| $-\quad-\quad 0$ | 1 | source byte string less than destination <br> byte string |  |  |
| $-\quad-\quad 1$ | 0 | source byte string greater than destination <br> byte string |  |  |

If CBS is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the contents of register $R$ and the destination byte string unchanged.

Case I: even, nonzero $R$ field (Rul $=R+1$ )
Contents of register $R$


Contents of register $\mathrm{R}+1$

| Count |  | Destination address |
| :---: | :---: | :---: |
| $012{ }^{1} / 456789$ |  |  |

The source byte string begins with the byte location pointed to by the source address in register $R$ plus the displacement in CBS; the destination byte string begins with the byte location pointed to by the destination address in register $R+1$. Both byte strings are $C$ bytes in length.

Contents of register $R$


The source byte string begins with the byte location pointed to by the address in register $R$ plus the displacement in CBS; the destination byte string begins with the byte location pointed to by the destination address in register $R$. Both byte strings are $C$ bytes in length.

Case III: zero R field (Rul=1)
Contents of register 1

| Count | Destination address |
| :---: | :---: |

The source byte string consists of a single byte, the contents of the location pointed to by the displacement in CBS; the destination byte string begins with the byte location pointed to by the destination address in register 1 and is $C$ bytes in length. In this case, the source byte is compared with each byte of the destination byte string until an inequality is found.
tBS TRANSLATE BYTE STRING
(Immediate displacement, continue after interrupt)


TRANSLATE BYTE STRING replaces each byte of the destination byte string with a source byte located in a translation table. The destination byte string begins with the byte location pointed to by the destination address in register Rul, and is C bytes in length. The translation table consists of up to 256 consecutive byte locations, with the first byte location of the table pointed to by the displacement in TBS plus the source address in register R. A source byte is defined as that which is in the byte location pointed to by the 19 low-order bits of the sum of the following values:

1. The displacement in bit positions 12-31 of the TBS instruction.
2. The current contents of bit positions 13-31 of register $R$ (source address).
3. The numeric value of the current destination byte, the 8 -bit contents of the byte location pointed to by the current destination address in bit positions 13-31 of register (Rul).

Affected: (DBS),(Rul)
translated (DBS) $\longrightarrow$ DBS
If TBS is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40$ ' with the contents of register $R$ and the destination byte string unchanged.

Case I: even, nonzero $R$ field (Rul $=R+1$ )
Contents of register R


## Contents of register $\mathrm{R}+1$

| Count | Destination address |
| :---: | :---: |

The destination byte string begins with the byte location pointed to by the destination address in register $R+1$ and is $C$ bytes in length. The source byte string (translation table) begins with the byte location pointed to by the displacement in TBS plus the source address in register $R$. When the instruction is completed, the destination address is incremented by $C, C$ is set to zero, and the source address remains unchanged.

## Case II: odd R field (Rul=R)

Because of the interruptible nature of TRANSLATE BYTE STRING, the results of the instruction are unpredictable when an odd-numbered general register is specified by the $R$ field of the instruction word.

Case III: zero R field (Rul=1)
Contents of register 1

| Count | Destination address |
| :---: | :---: |

The destination byte string begins with the byte location pointed to by the destination address in register 1 and is $C$ bytes in length. The source byte string (translation table) begins with the location pointed to by the displacement in TBS. When the instruction is completed, the destination address is incremented by $C$ and $C$ is set to zero.
ttbs TRANSLATE AND TEST BYTE STRING
(Immediate displacement, continue after interrupt)

| 0 | 40 | R | Displacement |
| :---: | :---: | :---: | :---: |

TRANSLATE AND TEST BYTE STRING compares the mask in bit positions $0-7$ of register $R$ with source bytes in a byte translation table. The destination byte string begins with the byte location pointed to by the destination address in register Rul, and is C bytes in length. The byte translation table and the translation bytes themselves are identical to that described for the instruction TRANSLATE BYTE STRING. The destination byte string is examined (without being changed) until a translation byte (source byte) is found that contains a 1 in any of the bit positions selected by a 1 in the mask. When such a translation byte is found, TTBS replaces the mask with the logical product (AND) of the translation byte and the mask, and terminates with CC4 set to i. If the TTBS instruction terminates due to the above
condition, the count ( $C$ ) in register Rul is one greater than the number of bytes remaining to be compared and the destination address in register Rul indicates the location of the destination byte that caused the instruction to terminate. If no translation byte is found that satisfies the above condition after the specified number of destination bytes have been compared, TTBS terminates with CC4 reset to 0 . In no case does the TTBS instruction change the source byte string.
Affected: (R), (Rul), CC4
If translated (SBS) $n$ mask $\neq 0$, translated (SBS) $\cap$ mask $\longrightarrow$ mask and stop
If translated (SBS) n mask $=0$, continue
Condition code settings:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | | Result of TTBS |
| :--- |
| $-\quad-\quad-\quad 0$ |

-     - 1 the last translation byte compared with the mask contained at least one 1 corresponding to a 1 in the mask

If TTBS is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$ with the contents of register $R$ and the destination byte string unchanged.

Case I: even, nonzero $R$ field ( $\mathrm{Ru}=\mathrm{R}+1$ )
Contents of register R

| Mask | Source address |
| :---: | :---: |

## Contents of register $\mathrm{R}+1$



The destination byte string begins with the byte location pointed to by the destination address in register $R+1$ and is $C$ bytes in length. The source byte string (translation table) begins with the byte location pointed to by the displacement in TTBS plus the source address in register R.

Case II: odd R field
Because of the interruptible nature of TRANSLATE AND TEST BYTE STRING, the results of the instruction are unpredictable when an odd-numbered general register is specified by the $R$ field of the instruction word.

Case III: zero R field (RuI=1)
Contents of register 1

| Count |  | Destination address |
| :---: | :---: | :---: |
| $2: 38$ |  |  |

The destination byte string begins with the byte location pointed to by the destination address in register 1 and is $C$ bytes in length. The source byte string (translation table) begins with the location pointed to $b ;$ the displacement in TTBS. In this case, the instruction auiomatically provides a mask of eight l's. (This is an exception to the general rule, used in the other byte string instructions, that register 0 provides all 0 's as its contents.)

## EBS EDIT BYTE STRING

(Immediate displacement, continue after interrupt)

| 0 | 63 | $R$ | Displacement |
| :---: | :---: | :---: | :---: |
| 0 123 |  |  |  |

EDIT BYTE STRING converts a decimal information field from packed decimal format to zoned decimal format, under control of the editing pattern in the destination byte string, and replaces the destination byte string with the edited, zoned result. (See "Decimal Instructions" for a description of packed and zoned decimal formats.) EBS proceeds 1 byte at a time, starting with the first (most significant) byte of the editing pattern, and continues until all bytes in the editing pattern have been processed. The fill character, contained in bit positions $0-7$ of register $R$, replaces the pattern byte under specified conditions. More than one decimal number field can be edited by a single EBS instruction if the pattern in memory is, in fact, a series of patterns corresponding to a series of number fields. In such cases, however, after the EBS instruction is completed, the condition code indicates the result of the last decimal number field processed and register 1 contains the byte address (or the byte address plus 1) of the last significance indicator in the edited destination byte string. (This allows the insertion of a floating dollar sign, etc. with a subsequent instruction.)

The results of EBS are unpredictable if the $R$ field of EBS is an odd value, or if the $R$ field of EBS is 0 .

## Contents of register $R$

| Fill | Source address |
| :---: | :---: |

Contents of register $\mathrm{R}+1$

| Count | Destination address |
| :---: | :---: |

The destination byte string is an editing pattern that begins in the byte location pointed to by the destination address in register $R+1$, and is $C$ bytes in length. The decimal information field, which must be in packed decimal format, begins with the byte location pointed to by the displacement in EBS plus the source address in register R. The decimal information field must contain legal decimal digit and sign codes (packed format) and must begin with a decimal digit.

The destination byte string (the editing pattern) may contain any 8 -bit codes desired. However, four byte codes in the
editing pattern have special meanings. These codes are as follows:

| Binary value | Function |  |
| :--- | :--- | :--- |
| $00100000\left(X^{\prime} 20^{\prime}\right)$ | Digit selector | ds |
| $00100001\left(X^{\prime} 21^{\prime}\right)$ | Significance start | ss |
| $00100010\left(X^{\prime} 22{ }^{\prime}\right)$ | Field separation | fs |
| $00100011\left(X^{\prime} 23 '\right)$ | Immediate sig- <br> nificance start | si |

Before executing EBS, the condition code should be set to 0000 if the high-order digit of the decimal number is in the left half of a byte, and should be set to 0100 if the highorder digit is in the right half of a byte.

The editing operation performed on each pattern byte of the destination byte string is determined by the following conditions:

1. The pattern byte obtained from the destination byte string.
2. The decimal digit obtained from the decimal number field.
3. The current state of the condition code.

Depending upon various combinations of these conditions, the instruction EDIT BYTE STRING performs one (and only one) of the following actions with the pattern byte and the decimal digit:

1. The fill character (contents of bit positions 0-7 of register R) or a blank character (character code $\mathrm{X}^{\prime} 40^{\prime}$ ) replaces the byte in the destination byte string.
2. The decimal digit is expanded to zoned decimal format (by generating $X^{\prime} \mathrm{Fd}^{\prime}$, where d is the decimal digit) and replaces the pattern byte in the destination byte string.
3. The pattern byte remains unchanged.

In general, the normal editing process is as follows:

1. Each byte of the destination byte string is replaced by a fill character until significance is present, either in the destination byte string or in the decimal information field. Significance is indicated by any of the following:
a. The pattern byte is $\mathrm{X}^{\prime} 23^{\prime}$ (immediate significance start), which begins significance with the current decimal digit.
b. The pattern byte is $X^{\prime} 21^{\prime}$ (significance start), which begins significance with the following pattern byte.
c. The current decimal digit is nonzero, which begins significance with the current pattern byte.
2. After significance is encountered, each pattern byte that is $\mathrm{X}^{\prime} 20^{\prime}$ (digit'selector), X'2l' (significance start), or $X^{\prime} 23$ ' (immediate significance start) is replaced by a zoned decimal number from the decimal field and all
other pattern bytes are unchanged. This process continues until any of the following conditions occur:
a. A positive sign is encountered in the decimal field, in which case subsequent pattern bytes are replaced by blank characters ( $\mathrm{X}^{\prime} 40^{\prime}$ ) until significance is again present, until a field separator is encountered, or until the destination byte string is entirely processed, whichever occurs first.
b. A negative sign is encountered in the decimal field, in which case subsequent pattern bytes are unchanged until significance is again present, until a field separator is encountered, or until the destination byte string is entirely processed, whichever occurs first.
c. A pattern byte of $X^{\prime} 22^{\prime}$ (field separator) is encountered, in which case the field separator is replaced by a fill character; subsequent pattern bytes are replaced by the fill character until significance is again present, until a positive, or negative sign is encountered, or until the destination byte string is entirely processed, whichever occurs first.
d. The destination byte string is entirely processed, in which case the computer executes the next instruction in sequence.

The detailed operation of EDIT BYTE STRING is as given below.

The explanation is necessarily quite detailed due to the high degree of flexibility inherent in EBS. Condition code settings are made continuously during the editing process and these settings help determine how each subsequent pattern byte will be edited. The summary of condition code settings given on the next page will help clarify the discussion below.

1. If the count in bit position $0-7$ of register $R+1$ is a nonzero, a pattern byte is obtained from the destination byte string; if the count in register $R+1$ is 0 , the computer executes the next instruction in sequence.
2. If the pattern byte is a digit selector ( $X^{\prime} 20^{\prime}$ ), a significance start ( $\mathrm{X}^{\prime} 21^{\prime}$ ), or immediate significance start ( $\mathrm{X}^{\prime} 23$ '), a digit is accessed from the decimal information field as follows:
a. A decimal byte is obtained from the byte location pointed to by the displacement in EBS plus the source address in register $R$.
b. If bits 0-3 of the decimal byte are a sign code, the computer automatically aborts execution of EBS and traps to location $\mathrm{X}^{\prime} 45^{\prime}$, with the contents of register $R$, register $R+1$, the condition code, and the destination byte string unchanged from their current contents.
c. If CC2 is currently set to 0 , the digit to be used for editing is the left digir (bits $0-3$ ) of the decimal byte; however, if CC2 is currently set to 1 , the digit to be used is the right digit (bits 4-7) of the decimal byte. In either cose, CC3 is set to 1 if the digit is nonzero. If CC2 is set to 1 and the right digit (bits 4-7) of
the decimal byte is a sign code, the computer automatically aborts execution of EBS and traps to location $\mathrm{X}^{\prime} 45$ ' as described above.
d. One of the following editing actions is performed.

| Conditions | Action | Mark |
| :---: | :---: | :---: |
| Pattern byte $=$ SII $\mathrm{X}^{\prime} 23^{\prime}$ ) | Expand digit to zoned format, store in pattern byte location, and set CC4 to 1 (start significance) | Mode 1 |
| $\begin{aligned} & \text { Pattern byte }=S S\left(X^{\prime} 21^{\prime}\right) \\ & C C 4=1 \end{aligned}$ | Expand digit to zoned format and store in patternbyte location (because CC4 $=1$ means significance already encountered | None |
| Pattern byte $=$ SS CC4 $=0$ <br> nonzero digit | Expand digit to zoned format, store in pattern bytelocation, (because nonzero digit begins significance) and set CC4 to 1 | Mode 1 |
| Pattern byte $=$ SS $\begin{aligned} & C C 4=0 \\ & \text { digit }=0 \end{aligned}$ | Store fill character in pattern byte location (because significance starts with next pattern byte) and set CC4 to 1 | Mode 2 |
| Pattern byte $=$ DS ( $\left.X^{\prime} 20^{\prime}\right)$ CC4 $=1$ | Expand digit to zoned format, and store digit in pattern byte location | None |
| Pattern byte = DS $\mathrm{CC} 4=0$ <br> nonzero digit | Expand digit to zoned format, store digit in pattern byte location, and set CC4 to 1 to signal significance | Mode 1 |
| Pattern byte = DS $C C 4=0$ $\text { digit }=0$ | Store fill character in pattern byte location (because significance not encountered yet) | None |

e. If CC2 is currently reset to 0 and if bits $4-7$ of the decimal byte are a positive decimal sign code, CCl is set to 1, CC4 is reset to 0 , and the source address in register R is incremented by 1 . If CC 2 is currently reset to 0 and if bits 4-7 of the decimal byte are a negative decimal sign code, CCl and CC4 are both set to 1 , and the source address is incremented by 1. Otherwise, CC2 is added to the source address and then CC2 is inverted.
f. If marking is invoked at step $d$, above, one of the two following marking operations are performed:

Mode 1: load bits 13-31 of register $\mathrm{R}+1$ into bit positions 13-31 of register 1; bit positions $0-12$ of register are unpredictable.

Mode 2: Load bits 13-31 of register $\mathrm{R}+1$ into bit positions 13-31 of register 1 and then
increment the contents of register 1 by 1: bit posifions 0-12 of register 1 are unpredictable.
If marking is not applicable (i.e., significance not been encountered, the contents of register are not affected.
3. If the pattern byte is a field separator ( $\mathrm{X}^{\prime} 22^{\prime}$ ), the fill character is stored in the pattern byte location. CCI, CC3, and CC4 are all reset to 0 's, and CC2 remains unchanged.
4. If the pattern byte is not a digit selector, significance start, immediate significance start or field separator, one of the following actions are performed:

| Conditions | Action |
| :---: | :---: |
| $\left.\begin{array}{l} C C 1=0 \\ C C 4=0 \end{array}\right\}$ | store fill character in pattern byte location |
| $\left.\begin{array}{l} C C 1=1 \\ C C 4=0 \end{array}\right\}$ | store blank character ( $\mathrm{X}^{\prime} 40^{\prime}$ ) in pattern byte location |
| CC4 $=1$ | none (pattern byte remains unchanged) |

5. Increment the destination address in register Rul, decrement the count in register Rul. If the count is still nonzero, process the next pattern byte as above, otherwise, extcute the next instruction in sequence.

| Affected: $(R),($ Rul ) Traps: Decimal arithmetic <br> (register 1), (DBS), CC  |  |  |  |
| :---: | :---: | :---: | :---: |
| edited (SBS) $\longrightarrow$ DBS |  |  |  |
| Condition code settings: |  |  |  |
| 12 | 3 | 4 R | Result of EBS |
| 0 - | - | $\begin{array}{ll} 0 & \mathrm{si} \\ \mathrm{~h} \end{array}$ | significance is not present, no sign digi has been encountered |
| 0 - | - |  | significance is present, no sign digit has been encountered |
| 1 - | - | 0 a | a positive sign has been encountered |
| 1 - | - | 1 a | a negative sign has been encountered |
| - 0 | - |  | next digit to be processed is left digit of byte |
| - 1 |  |  | next digit to be processed is right digit of byte |
| - - | 0 | - $n$ | no nonzero digit has been encountered |
| - - | 1 | - a | a nonzero digit has been encountered |

If EBS is indirectly addressed, it is treated as a nonexistent instruction, in which case the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location X'40' with the contel of register R, register Rul, register 1, the destination byte string, and the condition code unchanged.

If an illegal digit or sign is detected in the decimal infor－ mation field，the computer unconditionally aborts execution of the instruction（at the time the illegal digit or sign is en－ countered）and traps to location X＇45＇with the contents of register $R$ ，register Rul，register 1 ，the destination byte string，and the condition code containing the results of the last editing operation performed before the illegal digit or sign was encountered．
In the following examples，the hexadecimal codes for the digit selector（ $x^{\prime} 20^{\prime}$ ），the significance start（ $X^{\prime} 21^{\prime}$ ），the field separation（ $X^{\prime} 22^{\prime}$ ），and the immediate significance start（ $X^{\prime} 23^{\prime}$ ）are represented by the character groups ds ， ss ， $f_{s}$ ，and si，respectively．Also，the symbol $t$ is used to represent the character blank（ $X^{\prime} 40^{\prime}$ ）．
Example i，before execution：
The instruction word is：$X^{\prime} 63600000{ }^{\prime}$
The contents of register 6 are：$X^{\prime} 5 C 000100^{\prime}$
The contents of register 7 are：$X^{\prime} 0 C 001000 '$
The contents of the decimal information field beginning at byte location $X^{\prime} 100$ are： $0000000+$

The contents of the destination byte string beginning at byte location $X^{\prime} 1000$ are：
$d s d s, d s d s$ ss．$d s d s$ 万 C R
The condition code is：0060

Example 1，after execution：
The instruction word is unchanged
The new contents of register 6 are：$X^{\prime} 50000104^{\prime}$
The new contents of register 7 are：$X^{\prime} 0000100 C^{\prime}$
The contents of the decimal information field are unchanged
The new contents of the destination byte string are：

$$
\text { ******. } 00 \text { 古ちち }
$$

The new condition code is： 1000
The contents of register 1 are：$X^{\prime} \times x \times 01006^{\prime}$
By subsequent programming，a floating dollar sign can be inserted in front of the first significant character of the edited byte string by using the contents of register 1 ，minus 1 ，as the address of the byte location where the dollar sign is to be inserted．

## Example 2，before execution：

The initial conditions are identical to example 1，except that the contents of the decimal information field are： 065432 1－

## Example 2，after execution：

The instruction word and the decimal field are unchanged
The new contents of registers 6 and 7 are identical to those given for example 1
The new contents of the destination byte string are
*6, 543.21ちCR

The new condition code is： 1011
The new contents of register 1 are：$X^{\prime} \times x \times 01001^{\prime}$
Example 3，before execution：
The initial conditions are identical to example 1，except that the contents of the decimal field are：
$0054321+$
Example 3，after execution：
The instruction word and the decimal field are unchanged
The new contents of registers 6 and 7 are identical to that given for example 1
The new contents of the destination byte string are

```
** * 54 3. 21方方方
```

The new condition code is： 1010
The new contents of register 1 are：$X^{\prime} \times x \times 01003^{\prime}$
Example 4，before execution：
The instruction word is：X＇63400100＇
The contents of register 4 are：$X^{\prime} 78001000^{\prime}$
The contents of register 5 are：$X^{\prime}{ }^{19002000 '}$
The contents of the decimal information field beginning at byte location X＇1100＇are：
$0612500+01234+035-$
The contents of the destination byte string beginning at byte location X＇2000＇are：

Adsds si．$d s d s d s f s B d s d s s s . d s d s C f s D$ sidsds END
The condition code is： 0100
Example 4，after execution：
The instruction word is unchanged
The new contents of register 4 are：$X^{\prime} 7 B 001009{ }^{\prime}$
The new contents of register 5 are：$X^{\prime} 00002019^{\prime}$
The decimal information field is unchanged
The new contents of the destination byte string are：
\＃612．500\＃\＃\＃12．34古\＃\＃035 END
The new condition code is： 1011
The new contents of register 1 are：$X^{\prime} \times x \times 02013^{\prime}$

## PUSH－DOWN INSTRUCTIONS

The term＂push－down processing＂refers to the programming technique（used extensively in recursive routines）of storing the context of a calculation in memory，proceeding with a new set of information，and then activating the previously stored information．Typically，this process involves a re－ served area of memory（stack）into which operands are pushed（stored）and from which operands are pulled （loaded）on a last－in，first－out basis．The SIGMA 6 computer
provides for simplified and efficient programming of pushdown processing by means of the following instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Push Word | PSW |
| Pull Word | PLW |
| Push Multiple | PSM |
| Pull Multiple | PLM |
| Modify Stack Pointer | MSP |

## STACK POINTER DOUBLEWORD

Each of these instructions operates with respect to a memory stack that is defined by a doubleword located at the effective address of the instruction. This doubleword, referred to as a stack pointer doubleword (SPD), has the following structure:


|  | Space count | T | Word count |
| :---: | :---: | :---: | :---: |

Bit positions 15 through 31 of the SPD contain a 17-bit address field that points to the location of the word currently at the top (highest-numbered address) of the operand stack in a push operation, the top-of-stack address is incremented by 1 and then an operand in a general register is pushed (stored) into that location, thus becoming the contents of the new top of the stack; the contents of the previous top of the stack remain unchanged. In a pull operation, the contents of the current top of the stack are pulled (loaded) into a general register and then the top-of-stack address is decremented by 1 ; the previous contents of the stack remain unchanged.

Bit positions 33 through 47 of the SPD, referred to as the space count, contain a 15-bit count ( 0 to 32,767) of the number of word locations currently available in the region of memory allocated to the stack. Bit positions 49 through 63 of the SPD, referred to as the word count, contain a 15bit count ( 0 to 32,767 ) of the number of words currently in the stack. In a push operation, the space count is decremented by 1 and the word count is incremented by 1 ; in a pull operation, the space count is incremented by 1 and the word count is decremented by 1. At the beginning of all push-down instructions, the space count and the word count are each tested to determine whether or not the instruction would cause either count field to be incremented above the upper limit of $2^{15-1}(32,767)$, or to be decremented below the lower limit of 0 . If execution of the push-down instruction would cause either count limit to be exceeded, the computer unconditionally aborts execution of the instruction, with the stack, the stack pointer doubleword, and the contents of general registers unchanged. Ordinarily, the computer traps to location $X^{\prime} 42^{\prime}$ after aborting a push-down instruction because of impending stack limit overflow or underflow, and with the condition code unchanged from the value it contained before execution of the instruction.

However, this trap action can be selectively inhibited by setting either (or both) of the trap inhibit bits in the SPD tol.

Bit position 32 of the SPD, referred $t$ ) as the trap-on-space (TS) inhibit bit, determines whether or not the computer is to trap to location $\mathrm{X}^{\prime} 42$ ' as a result of impending overflow or underflow of the space count (SPD $33-47$ ), as follows:

TS Space count overflow/underflow action
0 If the execution of a pull instruction would cause the space count to exceed 215-1, or if the execution of a push instruction would cause the space count to be less than 0 , the computer traps to location $X^{\prime} 42^{\prime}$ with the condition code unchanged.

1 Instead of trapping to location $X^{\prime} 42$ ', the computer sets CCl to 1 and then executes the next instruction in sequence.

Bit position 48 of the SPD, referred to as the trap-on-word (TW) inhibit bit, determines whether or not the computer is to trap to location $\mathrm{X}^{\prime} 42^{\prime}$ as a result of impending overflow or underflow of the word count (SPD $49-63$ ), as follows:

## TW Word count overflow/underflow action

0 If the execution of a push instruction would cause the word count to exceed 215-1, or if the execution of a pull instruction would cause the word count to be less than 0 , the computer traps to location $X^{\prime} 42^{\prime}$ with the condition code unchanged.

1 Instead of trapping to location $X^{\prime} 42^{\prime}$, the computer sets CC3 to 1 and then executes the next instruction in sequence.

## PUSH-DOWN CONDITION CODE SETTINGS

If the execution of a push-down instruction is attempted and the computer traps to location $X^{\prime} 42^{\prime}$, the condition code remains unchanged from the value it contained immediately before the instruction was executed.

If the execution of a push-down instruction is attempted and the instruction is aborted because of impending stack limit overflow or underflow (or both) but the push-down stack limit trap is inhibited by one (or both) of the inhibits (TS and TW), then, CCl or CC3 is set to 1 (or both are set to 1 's) to indicate the reason for aborting the push-down instruction, as follows:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| 0 | - | 1 | - |

Reason for abort
impending overflow of word count on a push operation or impending underflow of word count on a pull operation. The push-down stack limit trap was inhibited by the TW bit $\left(\mathrm{SPD}_{48}\right)$

1-0 - impending overflow of space count on a pull operation or impending underflow of space count on a push operation. The push-down stack limit trap was inhibited by the TS bit $\left(\mathrm{SPD}_{32}\right)$

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |
| 1 | - | 1 | Reason for abort |
| impending overflow of word count and |  |  |  | underflow of space count on a push operation or impending overflow of space count and underflow of word count on a pull operation. The push-down stack limit trap was inhibited by both the TW and the TS bits

If a push-down instruction is successfully executed, CCl and CC3 are reset to 0 at the completion of the instruction. Also, CC2 and CC4 are independently set to indicate the current status of the space count and the word count, respectively, as follows:

| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | | Status of space and word counts |
| :--- |
| - 0 - 0 |
| the current space count and the current <br> word count are both greater than zero |

- 0 - 1 the current space count is greater than zero, but the current word count is zero, indicating that the stack is now empty. If the next operation on the stack is a pull instruction, the instruction will be aborted
- 1 - 0 the currert word count is greater than zero, but the current space count is zero, indicating that the stack is now full. If the next operation on the stack is a push instruction, the instruction will be aborted

If the computer does not trap to location $X^{\prime} 42^{\prime}$ as a result of impending stack limit overflow/underflow, CC2 and CC4 indicate the status of the space and word counts at the termination of the push-down instruction, regardless of whether or not the space and word counts were actually modified by the instruction. In the following descriptions of the push-down instruction, only those condition codes are given that can actually be produced by the instruction, provided the computer does not trap to location X'42'.

## PSW PUSH WORD

(Doubleword index alignment)

| * | 09 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

PUSH WORD stores the contents of register $R$ into the pushdown stack defined by the stack pointer doubleword located at the effective doubleword address of PSW. If the push operation can be successfully performed, the instruction operates as follows:

1. The current top-of-stack address (SPD 15-31) is incremented by 1 , to point to the new top-of-stack location.
2. The contents of register $R$ are stored in the location pointed to by the new top-of-stack address.
3. The space count $\left(\mathrm{SPD}_{33-47}\right)$ is decremented by 1 and the word count (SPD $49-63$ ) is incremented by 1 .
4. The condition code is set to reflect the new status of the space count.
Affected: (SPD), (TSA+1), Trap: push-down stack limit CC


Condition code settings:

| 1 | 2 | 3 | 4 | Result of PSW | instruction completed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | space count is greater than 0 |  |
| 0 | 1 | 0 | 0 | space count is now 0 |  |
| 0 | 0 | 1 | 0 | $\begin{aligned} & \text { word count }=2^{15}-1 \\ & T W=1 \end{aligned}$ | instruction aborted |
| 1 | 1 | 0 | 0 | $\begin{aligned} & \text { space count }=0, \\ & T S=1 \end{aligned}$ |  |
| 1 | 1 | 0 | 1 | $\begin{aligned} & \text { space count }=0 \text {, word } \\ & \text { count }=0, T S=1 \end{aligned}$ |  |
| 1 | 1 | 1 | 0 | $\begin{aligned} & \text { word count }=2^{15}-1, \\ & \text { space count }=0, \\ & T W=1 \text {, and } T S=1 \end{aligned}$ |  |

## PLW PULL WORD

(Doubleword index alignment)

| $*$ | 08 | $R$ | $X$ | Reference address |
| :--- | :---: | :---: | :---: | :---: |
| $0123^{1 / 4} 56$ |  |  |  |  |

PULL WORD loads register $R$ with the word currently at the top of the push-down stack defined by the stack pointer doubleword located at the effective doubleword address of PLW. If the pull operation can be performed successfully, the instruction operates as follows:

1. Register $R$ is loaded with the contents of the location pointed to by the current top-of-stack address (SPD 15-31).
2. The current top-of-stack address is decremented by 1 , to point to the new top-of-stack location.
3. The space count ( SPD $_{33-47}$ ) is incremented by 1 and the word count (SPD49-63) is decremented by 1 .
4. The condition code is set to reflect the status of the new word count.

Affected: (SPD), (R), CC Trap: Push-down stack limit

$$
\begin{aligned}
& \left((S P D)_{15-31}\right) \longrightarrow R_{;}(S P D)_{15-31}-1 \longrightarrow S_{15 D_{15}} \\
& (S P D)_{33-47}+1 \longrightarrow S_{33-47^{\prime}}{ }^{\left(S P D_{49-63}-1\right.} \\
& \longrightarrow \text { SPD }_{49-63}
\end{aligned}
$$

Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |

\(\left.$$
\begin{array}{lllll}0 & 0 & 0 & 0 & \begin{array}{l}\text { Result of PLW } \\
\text { word count is greater } \\
\text { than } 0\end{array} \\
0 & 0 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & \begin{array}{l}\text { word count is now } 0 \\
\text { word count }=0, T W=1 \\
\text { space count }=0,\end{array} \\
\text { word count }=0, T W=1 \\
1 & 0 & 0 & 0 & \begin{array}{l}\text { space count }=215-1, \\
T S=1\end{array}
$$ <br>
1 \& 0 \& 1 \& 1 \& \begin{array}{l}space count=215-1, <br>
word count=0, T S=1 <br>

and T W=1\end{array}\end{array}\right\}\)| instruction |
| :--- |
| completed |

instruction
aborted

PSM PUSH MULTIPLE
(Doubleword index alignment)

| * | OB | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

PUSH MULTIPLE stores the contents of a sequential set of general registers into the push-down stack defined by the stack pointer doubleword located at the effective doubleword address of PSM. The condition code is assumed to contain a count of the number of registers to be pushed into the stack. (An initial value of 0000 for the condition code specifies that all 16 general registers are to be pushed into the stack.) The registers are treated as a circular set (with register 0 following register 15) and the first register to be pushed into the stack is register $R$. The last register to be pushed into the stack is register $R+C C-1$, and the contents of this register become the contents of the new top-of-stack location.

If there is sufficient space in the stack for all of the specified registers, PSM operates as follows:

1. The contents of registers $R$ to $R+C C-1$ are stored in an ascending sequence, beginning with the location pointed to by the current top-of-stack address (SPD 15-31) plus 1 and ending with the current top-of-stack address plus CC.
2. The current top-of-stack address is incremented by the value of CC, to point to the new top-of-stack location.
3. The space count $\left(S P D_{33-47}\right)$ is decremented by the value of CC and the word count is incremented by the value of CC.
4. The condition code is set to reflect the new status of the space count.
Affected: (SPD), (TSA+1) to Trap: Push-down stack limit (TSA+CC), CC
$(R) \longrightarrow(S P D)_{15-31}+1 \ldots(R+C C-1) \longrightarrow(S P D)_{15-31}+C C$
(SPD) ${ }_{15-31}+\mathrm{CC} \longrightarrow$ SPD $_{15-31}$
(SPD) ${ }_{33-47}-\mathrm{CC} \longrightarrow$ SPD $_{33-47}$
(SPD)


Condition code settings:

| 1 | 2 | 3 | 4 | Result of PSM |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | space count $>0$ | instruction |
| 0 | 1 | 0 | 0 | space count $=0$ | completed |
| 0 | 0 | 1 | 0 | $\begin{aligned} & \text { word count }+C C>2^{15}-1 \text {, } \\ & T W=1 \end{aligned}$ |  |
| 1 | 0 | 0 | 0 | space count $<\mathrm{CC}, \mathrm{TS}=1$ |  |
| 1 | 0 | 0 | 1 | space count $<C C$, word count $=0, \mathrm{TS}=1$ |  |
| 1 | 0 | 1 | 0 | $\begin{aligned} & \text { space count }<C C \text {, word } \\ & \text { count }+C C>2^{15}-1 \text {, } \\ & T S=1 \text {, and } T W=1 \end{aligned}$ | instruction aborted |
| 1 | 1 | 0 | 0 | space count $=0, \mathrm{TS}=1$ |  |
| 1 | 1 | 0 | 1 | $\begin{aligned} & \text { space count }=0 \text {, word } \\ & \text { count }=0, T S=1 \end{aligned}$ |  |
| 1 | 1 | 1 | 0 | $\begin{aligned} & \text { space count }=0, \text { word } \\ & \text { count }+C C>2^{15}-1 \text {, } \\ & T S=1 \text {, and } T W=1 \end{aligned}$ |  |

If the instruction starts storing words into an accessible region of memory and then crosses into an inaccessible memory region, either the memory protection trap or the nonexistent memory address trap can occur. In either case, the trap is activated with the condition code unchanged from the value it contained before the execution of PSM. The effective address of the instruction permits the trap routine to compute how many words of memory have been changed. Since it is permissible to use indirect addressing through one of the affected locations, or even to execute an instruction located in one of the affected locations; a trapped PSM instruction may have already overwritten the direct address, or the PSM instruction itself, thus destroying any possibility of continuing the program successfully. If such programming must be done, it is advisable that the direct address, or the PSM instruction, occupy the last location in which the contents of a register are to be stored by the PSM instruction.

If the address of the elements within the stack (pointed to by the top-of-stack address) is in the range 0 through 15 , then the registers indicated by the $R$ field of the PSM instruction are stored in the general registers rather than in core memory. In this case the results will be unpredictable if any source registers are also used as destination registers.

## PLM PULL MULTIPLE

(Doubleword index alignment)

| * | OA | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

PULL MULTIPLE loads a sequential set of general registers from the push-down stack defined by the stack pointer doubleword located at the effective doubleword address of PLM. The condition code is assumed to contain a count of the number of words to be pulled from the stack. (An initial value of 0000 for the condition code specifies that 16 words are to be pulled from the stack.) The registers are treated as a circular set (with register 0 following
register 15), the first register to be loaded from the stack is register $R+C C-1$, and the contents of the current top-of-stack location become the contents of this register. The last register to be loaded is register R.

If there is a sufficient number of words in the stack to load all of the specified registers, PLM operates as follows:

1. Registers $R+C C-1$ to register $R$ are loaded in a descending sequence, beginning with the contents of the location pointed to by the current top-of-stack address (SPD $15-31$ ) and ending with the contents of the location pointed to by the current top-of-stack address minus $C C-1$.
2. The current top-of-stack address is decremented by the value of CC, to point to the new top-of-stack location.
3. The space count (SPD $33-47$ ) is incremented by the value of CC and the word count is decremented by the, value of CC.
4. The condition code is set to reflect the new status of the word count.

Affected: (SPD), (R+CC-1) Trap: Push-down stack limit to ( $R$ ), CC


Condition code settings:
$\left.\begin{array}{llllll}1 & 2 & 3 & 4 & & \text { Result of PLM } \\ \hline 0 & 0 & 0 & 0 & & \begin{array}{l}\text { word count }>0 \\ 0\end{array} 0 \\ 0 & 0 & 1 & \text { word count }=0\end{array}\right\}$ instruction completed

If the instruction starts loading from an existent region of memory and then crosses a memory page boundary into an inaccessible memory region, either the memory protection trap or the nonexistent memory address trap can occur. In either case, the trap is activated with the condition code
unchanged from the value it contained before the execution of PLM. The effective address of the instruction permits the trap routine to compute how many registers have been loaded. Since it is permissible to use indexing or indirect addressing through a general register, or even to execute an instruction located in a general register, a trapped PLM instruction may have already overwritten the index, direct address, or the PLM instruction itself, thus destroying any possibility of continuing the program successfully. If such programming must be done, it is advisable that the register containing the direct address, index displacement, or instruction be the last register loaded by the PLM instruction.
If the address of the elements within the stack (pointed to by the top-of-stack address) is in the range 0 through 15, then the words to be loaded are taken from the general registers rather than from core memory. In this case the results will be unpredictable if any of the source registers are also used as destination registers.

## MSP MODIFY STACK POINTER <br> (Doubleword index alignment)

| 13 | R | X | Reference address |
| :---: | :---: | :---: | :---: |

MODIFY STACK POINTER modifies the stack pointer doubleword, located at the effective doubleword address of MSP, by the contents of register R. Register $R$ is assumed to have the following format:


Bit positions 16 through 31 of register R are treated as a signed integer, with negative integers in two's complement form (i. e., a fixed-point halfword). The modifier is algebraically added to the top-of-stack address, subtracted from the space count, and added to the word count in the stack pointer doubleword. If, as a result of MSP, either the space count or the word count would be decreased below 0 or increased above $2^{15}-1$, the instruction is aborted. Then, the computer either traps to location $X^{\prime} 42$ ' or sets the condition code to reflect the reason for aborting, depending on the stack limit trap inhibits.

If the modification of the stack pointer doubleword can be successfully performed, MSP operates as follows:

1. The modifier in register $R$ is algebraically added to the current top-of-stack address (SPD) $15-31$, to point to a new top-of-stack location. (If the modifier is negative, it is extended to 17 bits by appending a high-order 1.)
2. The modifier is algebraically subtracted from the current space count (SPD $33-47$ ) and the result becomes the new space count.
3. The modifier is algebraically added to the current word count (SPD $49-63$ ) and the result becomes the new word count.
4. The condition code is set to reflect the new status of the new space count and new word count.

Affected: (SPD), CC
Trap: Push-down stack limit


Condition code settings:

| 1 | 2 | 3 | 4 | Result of MSP |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\begin{aligned} & \text { space count }>0 \text {, } \\ & \text { word count }>0 \end{aligned}$ |
| 0 | 0 | 0 | 1 | $\begin{aligned} & \text { space count }>0, \\ & \text { word count }=0 \end{aligned}$ |
| 0 | 1 | 0 | 0 | $\begin{aligned} & \text { space count }=0, \\ & \text { word count }>0 \end{aligned}$ |
| 0 | 1 | 0 | 1 | space count $=0$, word count $=0$, modifier $=0$ |

instruction completed

If CC1, or CC3, or both CCl and CC3 are 1's after execution of MSP, the instruction was aborted but the pushdown stack limit trap was inhibited by the trap-on-space inhibit (SPD 32 ), by the trap-on-word inhibit (SPD48), or both. The condition code is set to reflect the reason for aborting as follows:

| 1 | 2 | 3 | 4 | Status of space count and word count |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | word count > 0 |
| - | - | - | 1 | word count $=0$ |
| - | - | 0 | - | $0 \leq$ word count + modifier $\leq 2^{15}-1$ |
| - | - | 1 | - | word count + modifier $<0$, and TW $=$ or word count + modifier $>215-1$ and $T W=1$ |
| - | 0 | - | - | space count $>0$ |
| - | 1 | - | - | space count $=0$ |
| 0 | - | - | - | $0 \leq$ space count - modifier $\leq 2^{15-1}$ |
| 1 | - | - | - | $\begin{aligned} & \text { space count - modifier }<0 \text {, and } T S=1 \\ & \text { or space count - modifier }>2^{15-1} \\ & T S=1 \end{aligned}$ |

## EXECUTE/BRANCH INSTRUCTIONS

The EXECUTE instruction can be used to insert another instruction into the program sequence, and the branch instructions can be used to alter the program sequence, either unconditionally or conditionally. If a branch is unconditional (or conditional and the branch condition is satisfied), the instruction pointed to by the effective address of the branch instruction is normally the next instruction to be executed. If a branch is conditional and the condition for the branch is not satisfied, the next instruction is normally taken from the next location, in ascending sequence, after the branch instruction.

Prior to the time that an instruction is accessed from memory for execution, bit positions 15-31 of the program status doubleword contain the virtual address of the instruction, referred to as the instruction address. At this time, the
computer traps to location $\mathrm{X}^{\prime} 40$ ' if the actual address of the instruction is nonexistent or instruction-access protected. If the instruction address is existent and is not instruction-access protected, the instruction is accessed and the instruction address portion of the program status doubleword is incremented by 1 , so that it now contains the virtual address of the next instruction in sequence (referred to as the updated instruction address).

If a trap condition occurs during the execution sequence of any instruction, the computer decrements the updated instruction address by 1 and then traps to the location assigned to the trap condition. If neither a trap condition nor a satisfied branch condition occurs during the execution of an instruction, the next instruction is accessed from the location pointed to by the updated instruction address. If a satisfied branch condition occurs during the execution of a branch instruction (and no trap condition occurs), the next instruction is accessed from the location pointed to by the effective address of the branch instruction. Thus, during execution of a branch instruction, the updated instruction address is decremented, unchanged, or replaced, as determined by the following critera:

1. Trap condition. A nonallowed operation trap condition can occur during execution of a branch instruction, but only if an attempt is made to access either a nonexistent memory address or an address that is not available to the slave program for instruction access. The trap condition occurs in the following situations:
a. The branch instruction is indirectly addressed, but the address of the location containing the direct address is either nonexistent or unavailable to the slave program for read access.
b. The branch instruction is unconditional (or the branch is conditional and the condition for the branch is satisfied), but the effective address of the branch instruction is unavailable to the slave program for instruction access.
c. The effective address of any branch instruction (conditional or unconditional) is nonexistent.
If any of the above situations occur, the computer aborts execution of the branch instruction, decrements the updated instruction address by 1 , and traps to location $X^{\prime} 40^{\prime}$. In this case, the instruction address value
(IA) stored by the XPSD instruction in location $X^{\prime} 40^{\prime}$ is the address of the aborted branch instruction.
2. No branch condition. If the branch instruction is conditional, the condition for the branch is not satisfied, and no trap condition occurs, the updated instruction address remains unchanged. Then, instruction execution proceeds with the instruction pointed to by the updated instruction address.
3. Branch condition. If the branch instruction is unconditional (or if the branch instruction is conditional and the condition for the branch is satisfied) and no trap condition occurs, the updated instruction address is replaced by the effective virtual address of the branch instruction. Then, instruction execution proceeds with the instruction pointed to by the effective virtual address of the branch instruction.

EXECUTE
(Word index alignment)


EXECUTE causes the computer to access the instruction in the location pointed to by the effective address of EXU and execute the subject instruction. The execution of the subject instruction, including the processing of trap and interrupt conditions, is performed exactly as if the subject instruction were initially accessed instead of the EXU instruction. If the subject instruction is another EXU, the computer executes the subject instruction pointed to by the effective address of the second EXU as described above. Such "chains" of EXECUTE instructions may be of any length, and are processed (without affecting the updated instruction address) until an instruction other than EXU is encountered. After the final subject instruction is executed, instruction execution proceeds with the next instruction in sequence after the initial EXU (unless the subject instruction is an LPSD or XPSD instruction, or is a branch instruction and the branch condition is satisfied).

If an interrupt activation occurs between the beginning of an EXU instruction (or chain of EXU instructions) and the last interruptible point in the subject instruction, the computer processes the interrupt-servicing routine for the active interrupt level and then returns program control to the EXU instruction (or the intial instruction of a chain of EXU instructions), which is started anew. Note that a program is interruptible after every instruction access, including accesses made with the EXU instruction, and the interruptibility of the subject instruction is the same as the normal interruptibility for that instruction.

If a trap condition occurs between the beginning of an EXU instruction (or chain of EXU instructions) and the completion of the subject instruction, the computer traps to the appropriate trap location. The instruction address stored by the XPSD instruction in the trap location is the address of the EXU instruction (or the initial instruction of a chain of EXU instructions).

Affected: $\begin{aligned} & \text { Determined by } \\ & \text { subject instruction }\end{aligned}$
Traps: Determined by subject instruction
Condition code settings: Determined by subject instruction

BCS BRANCH ON CONDITIONS SET (Word index alignment)

| * | 69 | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

BRANCH ON CONDITIONS SET forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is nonzero, the branch condition is satisfied and instruction execution proceeds with the instruction pointed to by the effective address of the BCS instruction. However, if the logical product is zero, the branch condition is unsatisfied and instruction execution then proceeds with the next instruction in normal sequence.

Affected: (IA) if $C C \cap R \neq 0$
If $C C \cap$ (I) $8_{8-11} \neq 0, \mathrm{EVA}_{15-31} \longrightarrow \mathrm{IA}$
If $C C \cap(I)_{8-11}=0$, IA not affected
If the $R$ field of $B C S$ is 0 , the next instruction to be executed after BCS is always the next instruction in ascending sequence, thus effectively producing a "no operation" instruction.

## BCR BRANCH ON CONDITIONS RESET (Word index alignment)

| * | 68 | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

BRANCH ON CONDITIONS RESET forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is zero, the branch condition is satisfied and instruction execution then proceeds with the instruction pointed to by the effective address of the $B C R$ instruction. However, if the logical product is nonzero, the branch condition is unsatisfied and instruction execution then proceeds with the next instruction in normal sequence.

Affected: (IA) if CC $\cap \mathrm{R}=0$
If $\mathrm{CC} \mathrm{n}_{(\mathrm{I})_{8-11}=0, \mathrm{EVA}_{15-31} \longrightarrow \mathrm{IA},}$
IF CC $\cap(\mathrm{I})_{8-11} \neq 0$, IA not affected
If the $R$ field of $B C R$ is 0 , the next instruction to be executed after $B C R$ is always the instruction located at the effective address of BCR, thus effectively producing a "branch unconditionally" instruction.

## BIR BRANCH ON INCREMENTING REGISTER (Word index alignment)



BRANCH ON INCREMENTING REGISTER computes the effective virtual address (EVA) and then increments the contents of general register $R$ by 1 . If the result is a negative value, the branch condition is satisfied and instruction execution then proceeds with the instruction pointed to by the effective address of the BIR instruction. However, if the result is zero or a positive value, the branch condition is not satisfied and instruction execution proceeds with the next instruction in normal sequence.
Affected: (R), (IA)
$(R)+1 \longrightarrow R$
If $(R)_{0}=1, E$ EVA $_{15-31} \longrightarrow I A$
If $(R)_{0}=0$, IA not affected
If the effective address of BIR is unavailable to the slave program for instruction access and the branch condition is satisfied, or if the effective address of BIR is nonexistent,
the computer aborts execution of the BIR instruction and traps to location $X^{\prime} 40^{\prime}$. In this case, the instruction address stored by the XPSD instruction in location $X^{\prime} 40^{\prime}$ is the virtual address of the aborted BIR instruction. If the computer traps because of instruction access protection, register $R$ will contain the value that existed just before the BIR instruction.

## BDR BRANCH ON DECREMENTING REGISTER

(Word index alignment)

| $i$. | 64 | R | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |

BRANCH ON DECREMENTING REGISTER computes the effective virtual address (EVA) and then decrements the contents of general register $R$ by 1 . If the result is a positive value, the branch condition is satisfied and instruction execution then proceeds with the instruction pointed to by the effective address of the BDR instruction. However, if the result is zero or a negative value, the branch condition is unsatisfied and instruction execution proceeds with the next instruction in normal sequence.

Affected: (R), (IA)
$(R)-1 \longrightarrow R$
If $(R)_{0}=0$ and $(R)_{1-31} \neq 0$, EVA $_{15-31} \longrightarrow$ IA
if $(R)_{0}=1$ or $(R)=0$, IA not affected

If the effective address of $B D R$ is unavailable to the slave program for instruction access and the branch condition is satisfied, or if the effective address of $B D R$ is nonexistent, the computer aborts execution of the BDR instruction and traps to location $\mathrm{X}^{\prime} 40^{\prime}$. In this case, the instruction address stored by the XPSD instruction in location $X^{\prime} 40^{\prime}$ is the virtualaddress of the aborted BDR instruction. If the computer traps because of instruction access protection, register R will contain the value that existed just before the BDR instruction.

## BAL BRANCH AND LINK

(Word index alignment)


BRANCH AND LINK determines the effective virtual address, loads the updated instruction address (the virtual address of the next instruction in normal sequence after the BAL instruction) into bit positions 15-31 of general register $R$, clears bit positions $0-14$ of register $R$ to 0 's and then replaces the updated instruction address with the effective virtual address. Instruction execution proceeds with the instruction pointed to by the effective address of the BAL instruction.

Affected: (R), (IA)
$\mathrm{IA} \longrightarrow \mathrm{R}_{15-31} ; 0 \longrightarrow \mathrm{R}_{0-14} ; \mathrm{EVA}_{15-31} \longrightarrow \mathrm{IA}$
If the effective address of BAL is either nonexistent or is unavailable to the slave program for instruction access,
the computer aborts execution of the BAL instruction (after loading the updated instruction address into register R) and traps to location X'40'. In this case, the instruction address stored by the XPSD instruction in location $X^{\prime} 40^{\prime}$ is the virtual address of the BAL instruction.

## CALL INSTRUCTIONS

Each of the four call instructions causes the computer to trap to a specific location for the next instruction in sequence. The four call instructions, their mnemonics, and the locations to which the computer traps are:

| Instruction Name | Mnemonic | Trap Location |
| :---: | :---: | :---: |
| CALL 1 | CALI | X'48' |
| CALL 2 | CAL2 | X'49' |
| CALL 3 | CAL3 | $\mathrm{X}^{\prime} 4 \mathrm{~A}^{\prime}$ |
| CALL 4 | CAL4 | $X^{\prime} 4 B^{\prime}$ |

Each of these four trap locations must contain an EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD) instruction. Execution of XPSD in the trap location for a call instruction is described under the XPSD instruction. If the XPSD instruction is coded with bit position 9 set to 1 , the next instruction (executed after the XPSD) is taken from one of 16 possible locations, as designated by the value in the $R$ field of the call instruction. Each of the 16 locations may contain an instruction that causes the computer to branch to a specific routine; thus, the four call instructions can be used to enter any of as many as 64 unique routines.

CALI CALL 1
(Word index alignment)


CALL 1 causes the computer to trap to location X'48'.
CAL2 CALL 2
(Word index alignment)


CALL 2 causes the computer to trap to location X'49'.
CAL3 CALL 3
(Word index alignment)


CALL 3 causes the computer to trap to location $X^{\prime} 4 A^{\prime}$.
CAL4 CALL 4
(Word index alignment)

| $*$ | 07 | $R$ | $X$ | Reference address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $123 / 456$ |  |  |  |

CALL 4 causes the computer to trap to location $X^{\prime} 4 B^{\prime}$.

## CONTROL INSTRUCTIONS

The following privileged instructions are used to control the basic operating conditions of the SIGMA 6 computer:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Load Program Status Doubleword | LPSD |
| Exchange Program Status Doubleword | XPSD |
| Load Register Pointer | LRP |
| Move to Memory Control | MMC |
| Wait | WAIT |
| Read Direct | RD |
| Write Direct | WD |

If execution of any control instruction is attempted while the computer is in the slave mode (i.e., while bit 8 of the current program status doubleword is a 1), the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40$ '.

## PROGRAM STATUS DOUBLEWORD

The SIGMA 6 program status doubleword has the following structure when stored in memory:

| CC |  | IA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 00 wx 0 | $c_{1} 1$ | 00000000 | 0000000 | RP | 0000 |
|  |  | साप4 45 |  |  | 61626 |
| Bit | Desig- |  |  |  |  |
| Position | nation | Function |  |  |  |
| 0-3 | CC | Condition code |  |  |  |
| 5 | FS | Floating significance mask |  |  |  |
| 6 | FZ | Floating zero mask |  |  |  |
| 7 | FN | Floating normalize mask |  |  |  |
| 8 | MS | Master/Slave mode control |  |  |  |
| 9 | MM | Memory Map mode control |  |  |  |
| 10 | DM | Decimal arithmetic trap mask |  |  |  |
| 11 | AM | Fixed-point arithmetic overflow trap mask |  |  |  |
| 15-31 | IA | Instruction address |  |  |  |
| 34,35 | WK | Write key |  |  |  |
| 37 | CI | Counter interrupt group inhibit |  |  |  |
| 38 | II | I/O interrupt group inhibit |  |  |  |
| 39 | EI | External interrupt inhibit |  |  |  |
| 55-59 | RP | Register pointer |  |  |  |

The detailed functions of the various portions of the SIGMA 6 program status doubleword are described under "Program Status Doubleword" in Chapter 2.

## LPSD LOAD PROGRAM STATUS DOUBLEWORD

(Doubleword index alignment, privileged)


LOAD PROGRAM STATUS DOUBLEWORD replaces bits 0 through 39 of the current program status doubleword with bits 0 through 39 of the effective doubleword. The following conditional operations are also performed:

1. If bit position 8 (LP) of LPSD contains a 1, bits 55 through 59 of the current program status doubleword (register pointer) are replaced by bits 55 through 59 of the effective doubleword; if bit 8 of LPSD is a 0 , the current register pointer value remains unchanged.
2. If bit position $10(\mathrm{CL})$ of LPSD contains a 1 , the highest-priority interrupt level currently in the active state is cleared (i.e., reset to either the armed state or the disarmed state); the interrupt level is armed if bit 11 of LPSD (AD) is a 1, or is disarmed if bit 11 of LPSD is 0 . If bit 10 of LPSD is a 0 , no interrupt level is affected in any way, regardless of whether bit 11 of LPSD is 1 or 0 . (Interrupt levels are described in detail under "Interrupt System" in Chapter 2.

Those portions of the effective doubleword that correspond to undefined fields in the program status doubleword are ignored.

Affected: (PSD), interrupt system if (I) ${ }_{10}=1$

$\mathrm{ED}_{8} \longrightarrow \mathrm{MS} \mathrm{ED}_{9} \longrightarrow \mathrm{MM}$
$E D_{10} \longrightarrow D M_{;} E D_{11} \longrightarrow A M$
$E D_{15-31} \longrightarrow I A ; D_{34-35} \longrightarrow W K$
$\mathrm{ED}_{37-39} \longrightarrow \mathrm{CI}, \mathrm{II}, \mathrm{EI}$; If (I) $88=1, \mathrm{ED}_{55-59} \longrightarrow \mathrm{RP}$
If (I) $10=1$ and (I) $11=1$, clear and arm interrupt
If (I) ${ }_{10}=1$ and (I) $11=0$, clear and disarm interrupt
XPSD EXCHANGE PROGRAM STATUS DOUBLEWORD (Doubleword index alignment, privileged)

| * | OF |  | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |

EXCHANGE PROGRAM STATUS DOUBLEWORD stores the entire program status doubleword and then replaces the current program status doubleword with a new program status doubleword.

Use of the memory map in interpreting the XPSD instruction address depends on the combined settings of bit 9 of the current PSD and bit 10 of the XPSD instruction, and on whether or not the XPSD is executed in an interrupt or trap location as the result of an interrupt or trap:

1. If the XPSD instruction is executed in an interrupt or trap location, the map is used to interpret the indirect reference address and the effective address if, and only if, a 1 is contained in bit positions 9 (MM) of the current PSD and 10 (MP) of XPSD.
2. The same logic applies with one exception when the instruction is not executed in an interrupt or trap location. The exception is that if the program is in the mapping mode ( $\mathrm{PSD}_{9}=1$ ), the map is used to interpret the indirect reference address regardless of the state of XPSD 10 .

These conditions are summarized in the truth table shown below. General information on memory addressing is contained in Chapter 2 under "Memory Control Storage", "Memory Reference Addresses", and "Memory Address Control".

| XPSD ${ }_{10}$ | PSD9 | XPSD Address Type | Map? |
| :---: | :---: | :---: | :---: |
| 1 | 1 | Ind. Ref. Addr. | yes |
|  |  | Effect. Addr. | yes |
|  | 0 | Ind. Ref. Addr. | no |
|  |  | Effect. Addr. | no |
| 0 | 1 | Ind. Ref. Addr. | no lyes ${ }^{\text {t }}$ |
|  |  | Effect. Addr. | no |
|  | 0 | Ind. Ref. Addr. | no |
|  |  | Effect. Addr. | no |
| " "Yes" only if XPSD not executed in an interrupt or trap location. |  |  |  |

The current program status doubleword is stored in the doubleword location pointed to by the effective address of XPSD in the following form:


The current program status doubleword is replaced by a new program status doubleword as follows:

1. The effective address of XPSD is incremented by 2, so that it points to the next doubleword location. The address thus generated is subject to the same mapping consideration as the original effective address (i.e., mapping is performed with the new address if bit 10 of XPSD is a 1 and bit 9 of the current program status doubleword is also a 1 ; otherwise, mapping is not performed). The contents of the next doubleword location are referred to as the second effective doubleword, or ED2.
2. Bits 0 through 35 of the current program status doubleword are unconditionally replaced by bits 0 through 35 of the second effective doubleword. The affected portions of the program status doubleword are:

## Bit

| $\frac{\text { Position }}{0-3}$ |  | Designation |  |
| :--- | :--- | :--- | :--- |
| CC |  | Fonction |  |
| $5-7$ | FS, FZ, FN |  | Floating control |
| 8 | MS | Master/slave mode control |  |
| 9 | MM | Mapping mode control |  |
| 10 | DM | Decimal arithmetic trap mask |  |
| 11 | AM | Fixed-point arithmetic trap mask |  |
| $15-31$ | IA | Instruction address |  |
| $34-35$ | WK | Write key |  |

3. A logical inclusive $O R$ is performed between bits 37 through 39 of the current program status doubleword
and bits 37 through 39 of the second effective doubleword.
Bit

| Position | Designation | Function |
| :---: | :---: | :---: |
| 37 | Cl | Counter interrupt inhibit |
| 38 | II | I/O interrupt inhibit |
| 39 | EI | External interrupt inhibit |

If any (or all) of bits 37,38 , or 39 of the second effective doubleword are 0 's, the corresponding bits in the current program status doubleword remain unchanged; if any (or all) of bits 37,38 , or 39 of the second effective doubleword are l's, the corresponding bits in the current program status doubleword are set to l's. See page 19 for a detailed discussion of the interrupt inhibits.
4. If bit position 8 (LP) of XPSD contains a I, bits 55-59 of the current program status doubleword (register pointer) are replaced by bits 55 through 59 of the second effective doubleword; if bit 8 of XPSD is a 0 , the current register pointer value remains unchanged.

The following additional operations are performed on the new program status doubleword if, and only if the XPSD is being executed as the result of a nonallowed operation (trap to location $X^{\prime} 40^{\prime}$ ) or a call instruction (trap to location $X^{\prime} 48^{\prime}$, $X^{\prime} 49^{\prime}, X^{\prime} 4 A^{\prime}$, or $X^{\prime} 4 B^{\prime}$ ):

1. Nonallowed operations - the following additional functions are performed when XPSD is being executed as a result of a trap to location $X^{\prime} 40^{\prime}$ :
a. Nonexistent instruction - if the reason for the trap condition is an attempt to execute a nonexistent instruction, bit position 0 of the new program status doubleword (CCl) is set to 1 . Then, if bit 9 (AI) of XPSD is a 1, bit positions $15-31$ of the new program status doubleword (next instruction address) are incremented by 8 .
b. Nonexistent memory address - if the reason for the trap condition is an attempt to access or write into a nonexistent memory region, bit position 1 of the new program status doubleword (CC2) is set to 1 . Then, if bit 9 of XPSD is a 1, the instruction address portion of the new program status doubleword is incremented by 4.
c. Privileged instruction violation - if the reason for the trap condition is an attempt to execute a privileged instruction while the computer is in the slave mode, bit position 2 of the new program status doubleword (CC3) is set to 1 . Then, if bit position 9 of XPSD is 1 , the instruction address portion of the new program status doubleword is incremented by 2.
d. Memory protection violation - if the reason for the trap condition is an attempt to read from or write into a memory region to which the program does not have proper access, bit position 3 of the new program status doubleword (CC4) is set to 1 . Then, if bit 9 of XPSD is a 1 , the instruction address portion of the new program status doubleword is incremented by 1.

There are certain circumstances under which two of the above nonallowed operations can occur simultaneously. The following operation codes (including their counterparts) are considered to be both nonexistent and privileged: $X^{\prime} O C^{\prime}, X^{\prime} 0 D^{\prime}, X^{\prime} 2 C^{\prime}$, and $X^{\prime} 2 D^{\prime}$. If any one of these operation codes is used as an instruction while the computer is in the slave mode, CCl and CC3 are both set to 1 's; if bit 9 of XPSD is a 1, the instruction address portion of the new program status doubleword is incremented by 10. If an attempt is made to access or write into a memory region that is both nonexistent and prohibited to the program by means of the memory control feature, CC 2 and CC 4 are both set to l 's; if bit 9 of XPSD is a 1 , the instruction address of the new program status doubleword is incremented by 5 .
2. Call instructions - the following additional functions are performed when XPSD is being executed as a result of a trap to location $X^{\prime} 48^{\prime}, X^{\prime} 49^{\prime}, X^{\prime} 4 A^{\prime}$, or $X^{\prime} 4 B^{\prime}$ :
a: The $R$ field of the call instruction causing the trap is logically inclusively ORed into bit positions 0-3 (CC) of the new PSD.
b. If bit position 9 of XPSD contains a 1 , the $R$ field of the call instruction causing the trap is added to the instruction address portion of the new PSD.

If bit position 9 of XPSD contains a 0 , the instruction address portion of the new PSD always remains at the value established by the second effective doubleword. Bit position 9 of XPSD is effective only if the instruction is being executed as the result of a nonallowed operation trap or a call instruction trap. Bit position 9 of XPSD must be coded with a 0 in all other cases; otherwise, the results of the XPSD instruction are undefined.

Affected: (EDL), (PSD)
If (I) $10=1$, effective address is virtual
If (I) $10=0$, effective address is actual
PSD $\longrightarrow$ EDL
$\mathrm{ED}_{2} 0-3 \longrightarrow \mathrm{CC} ; \mathrm{ED}_{5-7} \longrightarrow \mathrm{FS}, \mathrm{FZ}, \mathrm{FN}$
$\mathrm{ED}_{8} \longrightarrow \mathrm{MS}$ E ED2 $_{9} \longrightarrow \mathrm{MM}$
$E D 2_{10} \longrightarrow D M ; E D 2_{11} \longrightarrow A M$
ED2 $_{15-31} \longrightarrow$ IA; ED2 $34-35 \longrightarrow W K$
ED2 ${ }_{37-39} \cup \mathrm{CI}, \mathrm{II}, \mathrm{EI} \longrightarrow \mathrm{CI}, \mathrm{II}, \mathrm{EI}$
If $(\mathrm{I})_{8}=1, E D 2_{55-59} \longrightarrow R P$
If $(\mathrm{I})_{8}=0$, RP not affected
If nonexistent instruction, $1 \longrightarrow \mathrm{CCl}$ then, if $(\mathrm{I})_{9}=1$, $\mathrm{IA}+8 \longrightarrow \mathrm{IA}$

If nonexistent memory address, $1 \longrightarrow \mathrm{CC} 2$ then, if $(\mathrm{I})_{9}=1$, $\mathrm{IA}+4 \longrightarrow \mathrm{IA}$

If privileged instruction violation, $1 \longrightarrow \mathrm{CC} 3$ then, if $(\mathrm{I})_{9}=1, \mathrm{IA}+2 \longrightarrow \mathrm{IA}$
If memory protection violation, $1 \longrightarrow \mathrm{CC} 4$ then, if $(\mathrm{I})_{9}=1$, $\mathrm{IA}+\mathrm{I} \longrightarrow \mathrm{IA}$

If call instruction, $C C \cup C A L L_{8-11} \longrightarrow C C$ then, if $(\mathrm{I}) 9=1, \mathrm{IA}+\mathrm{CALL}_{8}-11 \longrightarrow \mathrm{IA}$

If $(\mathrm{I})_{9}=0$, IA not affected

## LRP LOAD REGISTER POINTER

(Word index alignment, privileged)


LOAD REGISTER POINTER loads bits 23 through 27 of the effective word into the register pointer (RP) portion of the current program status doubleword. Bit positions 0 through 22 and 28 through 31 of the effective word are ignored, and no other portion of the program status doubleword is affected. If the register pointer is loaded with a value that points to a nonexistent block of general registers, the computer subsequently generates either all 1 's or all 0 's as the contents of the nonexistent block of general registers, whenever an instruction designates a general register by means of the $R$ field or the reference address field.

Affected: RP
EW $_{23-27} \xrightarrow{R P}$

## MMC MOVE TO MEMORY CONTROL

(Word index alignment, privileged, continue after interrupt)

| * | 6F | R | M MACM | Reference address |
| :---: | :---: | :---: | :---: | :---: |

MOVE TO MEMORY CONTROL loads a string of one or more words into one of the three blocks of memory control registers (memory control registers are described under "Memory Address Control" in Chapter 2). Bitpositions 12-14 of MMC are not used as an index register address; instead, they are used to specify which block of memory control registers is to be loaded, as follows:

Bit position
$\begin{array}{lll}12 & 13 & 14\end{array}$
100 Load memory map block addresses
010 Load access protection
$0 \quad 1 \quad$ Load memory write protection locks
If bit positions 12-14 of MMC contain either all 0's or more than a single 1, the instruction produces an undefined result. Also, if an attempt is made to load unimplemented memory control storage, the contents of the general registers specified by the MMC instruction are undefined at the completion of the instruction, and the implemented memory control storage (if any) is not affected.

Bit positions 15-31 (reference address field) of MMC are ignored insofar as the operation of the instruction is concerned, and the results of the instruction are the same whether or not MMC is indirectly addressed.

The $R$ field of MMC designates an even-odd pair of general registers ( $R$ and Rul) that are used to control the loading of
the specified bank of memory control registers. Registers $R$ and Rul are assumed to contain the following information:

Register R:


Register Rul:

| Count | Control Start |  |
| :---: | :---: | :---: |

Bit positions 15 through 31 of register $R$ contain the virtual address of the first word of the control image to be loaded into the specified block of memory control registers. Bit positions 0 through 7 of register Rul contain a count of the number of words to be loaded. If bits $0-7$ of register Rul are initially all 0's, a word count of 256 is implied.)

Bit positions 15 through 22 of register Rul point to the beginning of the memory region controlled by the registers to be loaded. The significance of this field is different for the 3 modes of MMC.

The $R$ field of the MMC instruction must be an even value for proper operation of the instruction; if the $R$ field of MMC is an odd value, the operation of the instruction is undefined.

If MCC is indirectly addressed and the indirect reference address is nonexistent, the nonallowed operation trap (location $X^{\prime} 40^{\prime}$ ) is activated. The effective virtual address of the MMC instruction however, is not used as a memory reference (thus does not affect the normal operation of the instruction).

Affected: (R),(Rul), memory control storage

## LOADING THE MEMORY MAP

The following diagrams represent the configuration of MMC, register $R$, and register Rul that are required to load the memory map:

The instruction format is:


The coritents of register $R$ are:

| 000000000000000 | Map image address |
| :---: | :---: |

The contents of register Rul are:

| Count | 0000000 | Control | 000000000 |
| :---: | :---: | :---: | :---: |

## MEMORY MAP CONTROL IMAGE

The initial address value in bit positions 15-31 of register $R$ is the virtual address of the first word of the memory map control image. The word length of the control image to be loaded is specified by the initial count in bit posirions 0-7 of register Rul. A word count of 64 is sufficient to load the entire block of memory map control registers. The memory map control registers are treated as a circular set, with the first register following the last; thus, a word count greater than 64 causes the first registers loaded to be overwritten.

Each word of the memory map control image is assumed to be in the following format:

| Page <br> address | Page <br> address | Paye <br> address | Page <br> address |
| :---: | :---: | :---: | :---: |
| $01 \frac{1}{2145} 67189 \frac{10}{111121314} 15116171819202122232425262728293031$ |  |  |  |

## MEMORY MAP LOADING PROCESS

Bit positions 15-22 of register Rul initially points to the first 512-word page of virtual addresses that is to be controlled by the map image being loaded. MMC moves the map image into the memory map control registers one word at a time, thus loading the page address for four consecutive memory map registers with each image wurd. As each word is loaded into the memory map, the virtual address of the image area is incremented by 1 , the word count is decremented by 1 , and the value in bit positions 15-22 of register Rul is incremented by 4 ; this process continues until the word count is reduced to 0 . When the loading process is completed, bit positions 15-31 of register $R$ contain a value equal to the sum of the initial map image address plus the initial word count. Also, bit positions $0-7$ of register Rul contain all 0 's, and bit positions 15-22 of register Rul contain a value equal to the sum of the initial contents plus 4 times the initial word count.

## LOADING THE ACCESS PROTECTION CONTROLS

The following diagrams represent the configurations of MMC, register $R$, and register Rul that are required to load the access protection controls:

The instruction format is:

| 0 | 6 F | R | 0 | 10 |  | 00 | 0 | 0000 |  | 0000 |  | 0000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The contents of register $R$ are:

The contents of register Rul are:

| Count | 0000000 | Control Start | 00000000000 |
| :---: | :---: | :---: | :---: |

## ACCESS PROTECTION CONTROL IMAGE

The initial address value in register $R$ is the virtual address of the first word of the access control image, and the word length of the first control image is specified by the initial count in register Rul. A word count of 16 is sufficient to load the entire block of access protection control registers. The access protection control registers are treated as a circular set, with the first register following the last; thus, a word count greater than 16 causes the first registers loaded to be overwritten. Each word of the access control image is assumed to be in the following format:


## ACCESS CONTROL LOADING PROCESS

Bit positions 15-20 of register Rul initially point to the first 512 -word page of virtual addresses that is to be controlled
by the access control image. MMC moves the access control image into the access control registers one word at a time, thus loading the controls for 16 consecutive 512-word pages with each image word. As each word is loaded, the virtual address of the control image is incremented by 1 , the word count is decremented by 1 , and the value in bit positions $15-20$ of register Rul is incremented by 4 ; this process continues until the word count is reduced to 0 . When the loading process is completed, register $R$ contains a value equal to the sum of the initial control image address plus the initial word count. Also, the final word count is 0 , and bit positions $15-20$ of register Rul contain a value equal to the sum of the initial contents plus 4 times the initial word count.

## LOADING THE MEMORY WRITE PROTECTION LOCKS

The following diagrams represent the configuration of MMC, register $R$, and register Rul that are required to load the memory write protection locks:

The instruction format is:


The contents of register $R$ are:


The contents of register Rul are:


## MEMORY LOCK CONTROL IMAGE

The initial address value in register $R$ is the virtual address of the first word of the memory lock control image, and word length of the image is specified by the initial count in register Rul. A word count of 16 is sufficient to load the entire block of memory locks. The memory lock registers are treated as a circular set, with the register for memory addresses 0 through $X^{\prime} 1 F F '$ immediately following the register for memory addresses $X^{\prime} 1$ FEOO' through $X^{\prime}$ '1FFFF'; thus, a word count greater than 16 causes the first registers loaded to be overwritten. Each word of the lock image is assumed to be in the following format:


## MEMORY LOCK LOADING PROCESS

Bit positions 15-20 of register Rul initially point to the first 512-word page of actual core memory addresses that is to be controlled by the memory lock image. MMC moves the lock image into the lock registers 1 word at a time, thus loading the locks for 16 consecutive 512-word pages with each image word. As each word is loaded, the virtual address of the lock image is incremented by 1 , the word count is decremented by 1 , and the value in bit positions 15-20 of register Rul is incremented by 4; this process continues until the word count is reduced to 0 . When the loading process is completed, register $R$ contains a value equal to
the sum of the initial lock image address plus the initial word count. Also, the final word count is 0 , and bit positions 15-20 of register Rul contain a value equal to the sum of the initial contents plus 4 times the initial word count.

## INTERRUPTION OF MMC

The execution of MMC can be interrupted after each word of the control image has been moved into the specified control register. Immediately prior to the time that the instruction in the interrupt (or trap) location is executed, the instruction address portion of the program status doubleword contains the virtual address of the MMC instruction, register $R$ contains the virtual address of the next word of the control image to be loaded, and register Rul contains a count of the number of control image words remaining to be moved and a value pointing to the next memory control register to be loaded.

\section*{WAIT WAIT <br> (Word index alignment, privileged) <br> | 2E | X | Reference address |
| :---: | :---: | :---: |

WAIT causes the CPU to cease all operations until an interrupt activation occurs, or until the computer operator manually moves the COMPUTE switch (on the processor control panel or on the free-standing console) from the RUN position to IDLE and then back to RUN. The instruction address portion of the PSD is updated before the computer begins waiting; therefore, while the CPU is waiting, the INSTRUCTION ADDRESS indicators contain the virtual address of the next location in ascending sequence after WAIT and the contents of the next location are displayed in the DISPLAY indicators (on the processor control panel and on the free-standing console). If any input/output operations are being performed when WAIT is executed, the operations proceed to their normal termination.

When an interrupt activation occurs while the CPU is waiting, the computer processes the interrupt-servicing routine. Normally, the interrupt-servicing routine begins with an XPSD instruction in the interrupt location, and ends with an LPSD instruction at the end of the routine. After the LPSD instruction is executed, the next instruction to be executed in the interrupted program is the next instruction in sequence after the WAIT instruction. If the interrupt is to a single-instruction interrupt location, the instruction in the interrupt location is executed and then instruction execution proceeds with the next instruction in sequence after the WAIT instruction. When the COMPUTE switch is moved from RUN to IDLE and back to RUN while the CPU is waiting, instruction execution proceeds with the next instruction in sequence after the WAIT instruction.

If WAIT is indirectly addressed and the indirect reference address is nonexistent, the nonallowed operation trap (location $X^{\prime} 40^{\prime}$ ) is activated. The effective virtual address of the WAIT instruction, however, is not used as a memory reference (thus does not affect the normal operation of the instruction).

READ DIRECT
(Word index alignment, privileged)


The CPU is capable of directly communicating with other elements of the SIGMA 6 system, as well as performing internal control operations, by means of the READ DIRECT/ WRITE DIRECT (RD/WD) lines. The RD/WD lines consist of 16 address lines, 32 data lines, 2 condition code lines, and various control lines, that are connected to various CPU circuits and to special systems equipment.

READ DIRECT causes the CPU to present bits 16 through 31 of the effective virtual address to other elements of the SIGMA 6 system on the RD/WD address lines. Bits 16-31 of the effective virtual address identify a specific element of the SIGMA 6 system that is expected to return information ( 2 condition code bits plus a maximum of 32 data bits) to the CPU. The significance and number of data bits returned to the CPU depend on the selected element. If the $R$ field of RD is nonzero, up to 32 bits of the returned data are loaded into general register $R$; however, if the $R$ field of $R D$ is 0 , the returned data is ignored and general register 0 is not changed. The condition code is set by the addressed element, regardless of the value of the $R$ field.

Bits 16-19 of the effective virtual address of RD determine the mode of the RD instruction, as follows:

Bit Position

| 16 | 17 | 18 | 19 | Mode |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Internal computer control |
| 0 | 0 | 0 | 1 | Unassigned |
| 0 | 0 | 1 | 0 | XDS testers |
| 0 | 0 | 1 | 1 | Assigned to various groups of standard XDS products |
| 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | Special systems control (for customer use with specially designed equipment) |

If bits 16-19 of the effective virtual address are nonzero (mode 1 through mode F), CCl and CC2 are set to zero and CC3 and CC4 are set according to the state of the two condition code lines from the external device.

## READ DIRECT INTERNAL COMPUTER CONTROL (MODE O)

In this mode, the condition code is unconditionally set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding bit of the condition code is set to 1 ; if a SENSE switch is reset, the corresponding bit of the condition code is set to 0 (see "SENSE" in chapter 5).

## READ SENSE SWITCHES

The following configuration of RD can be used to read the control panel SENSE switches:


In this case, only the condition code is affected.

## READ AND RESET MEMORY FAULT INDICATORS

Each core memory module is associated with a MEMORY FAULT indicator that is turned on whenever a memory parity or overtemperature condition occurs. The following configuration of RD is used to record and reset the MEMORY FAULT indicators.

| * | 6 C | R | X | Reference address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0000 | 0000 | 0001 | 0000 |

If the $R$ field of $R D$ is nonzero, bit positions $0-23$ of register $R$ are reset to all $0^{\prime} s$, bit positions $24-31$ are set according to the current states of the MEMORY FAULT indicators, and all MEMORY FAULT indicators are reset. If a bit position in register $R$ is set to 1 , a memory fault has been detected in the corresponding core memory module. If the $R$ field of RD is 0 , the MEMORY FAULT indicators and the contents of register 0 remain unchanged (although the condition code is still set to the value of the SENSE switches). The MEMORY FAULT indicators are also reset by means of the SYS RESET/CLEAR switch on the processor control panel.

## Affected: (R), CC, MEMORY FAULT Indicators

WD WRITE DIRECT
(Word index alignment, privileged)

| 6D | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mode | Function |

WRITE DIRECT causes the CPU to present bits 16 through 31 of the effective virtual address to other elements of the SIGMA 6 system on the RD/WD address lines (see READ DIRECT). Bits 16-31 of the effective virtual address identify a specific element of the SIGMA 6 system that is to receive control information from the CPU. If the R field of WD is nonzero, the 32-bit contents of register $R$ are transmitted to the specified element on the RD/WD data lines. If the $R$ field of WD is 0,320 's are transmitted to the specified element (instead of the contents of register 0 ). The condition code is set by the addressed element, regardless of the value of the R field.

Bits 16-19 of the effective virtual address determine the mode of the WD instruction, as follows:

Bit Position
\(\left.\begin{array}{llllll}16 \& 17 \& 18 \& 19 \& \& Mode <br>
\hline 0 \& 0 \& 0 \& 0 \& \& Internal computer control <br>
0 \& 0 \& 0 \& 1 \& <br>
0 \& 0 \& 1 \& 0 \& Interrupt control <br>
0 \& 0 \& 1 \& 1 <br>
\& \& \vdots \& \& \& <br>

1 \& 1 \& 1 \& 0\end{array}\right\}\)\begin{tabular}{l}
XDS testers <br>

| Assigned to various groups of standard |
| :--- | :--- | :--- |
| XDS products | <br>

\end{tabular}

If bits 16-19 of the effective virtual address are nonzero (mode 1 through mode F), CC1 and CC2 are set to zero and CC3 and CC4 are set according to the state of the two condition code lines from the external device.

## WRITE DIRECT INTERNAL COMPUTER CONTROL (MODE O)

In this mode, the condition code is unconditionally set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding bit of the condition code is set to 1 ; if a SENSE switch is reset, the corresponding bit of the condition code is reset to 0 (see "SENSE" in Chapter 5).

## SET INTERRUPT INHIBITS

The following configuration of WD can be used to set the interrupt inhibits (bit positions 37-39 of the PSD).

| * | 6 D | R | X | Reference address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0000 | 0000 | 0011 |  | CIIE |

A logical inclusive OR is performed between bits 29-31 of the effective virtual address and bits 37-39 of the PSD. If any (or all) of bits 29-31 of the effective virtual address are l's, the corresponding inhibit bits in the PSD are set to I's; the current state of an inhibit bit is not affected if the corresponding bit position of the effective virtual address contains a 0 .

## RESET INTERRUPT INHIBITS

The following configuration of WD can be used to reset the interrupt inhibits:

| * | 6D | R | X | Reference address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0000 | 0000 | 0010 | OC/IIE |

If any (or all) of bits 29-31 of the effective virtual address are l's the corresponding inhibit bits in the PSD are reset to 0 's; the current state of an inhibit bit is not affected if a corresponding bit position of the effective virtual address contains a 0 .

## SET ALARM INDICATOR

The following configuration of WD is used to set the ALARM indicator on the maintenance section of the processor control panel:


If the COMPUTE switch on the processor control panel is in the RUN position and the AUDIO switch on the maintenance section of the processor control panel is in the ON position, a $1000-\mathrm{Hz}$ signal is transmitted to the computer speaker. The signal may be interrupted by moving the COMPUTE switch to the IDLE position, by moving the AUDIO switch to the OFF position, or by resetting the ALARM indicator.

## RESET ALARM INDICATOR

The following configuration of WD is used to reset the ALARM indicator:

| * | 6D | $R$ | X | Reference address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0000 | 0000 | 0100 | 0000 |

The ALARM indicator is.also reset by means of either the CPU RESET/CLEAR switch or the SYS RESET/CLEAR switch on the processor control panel.

## TOGGLE PROGRAM-CONTROLLED-FREQUENCY FLIP-FLOP

The following configuration of WD is used to "toggle" the CPU program-controlled-frequency (PCF) flip-flop:


The output of the PCF flip-flop is transmitted to the computer speaker through the AUDIO switch on the maintenance section of the processor control panel. If the PCF flip-flop is reset when the above configuration of WD is executed, the WD instruction sets the PCF flip-flop; if the PCF flip-flop was previously set, the WD instruction resets it. A program can thus generate a desired frequency by toggling (setting and resetting) the PCF flip-flop at the appropriate rate. Execution of the above configuration of WD also resets the ALARM indicator.

## WRITE DIRECT, INTERRUPT CONTROL (MODE 1)

The following configuration of WD is used to set and reset the various states of the individual interrupt levels within the CPU interrupt system:


Bits 28 through 31 of the effective address specify the identification number (see Table 2) of the group of interrupt levels to be controlled by the WD instruction.
The $R$ field of the WD instruction specifies ageneral register that contains the selection bits for the individual interrupt levels, excluding Power on/Power off, within the specified group (see Table 2). Bit position 16 of register $R$ contains the selection bit for the highest-priority (lowest-numbered) interrupt level within the group, and bit position 31 of register $R$ contains the selection bit for the lowest-priority (highestnumbered) interrupt level within the group. Each interrupt level in the designated group is operated on according to the function code specified bybits 21 through 23 of the effective address of WD. The codes and their associated functions are as follows:

## Code Function

000 Undefined
$001^{\dagger}$ Disarm all levels selected by a 1 ; all levels selected by a 0 are not affected.
$010^{\dagger} \quad$ Arm and enable all levels selected by a l; all levels selected by a 0 are not affected.
$011^{\dagger} \quad$ Arm and disable all levels selected by a 1 ; all levels selected by a 0 are not affected.
100 Enable all levels selected by a l; all levels selected by a 0 are not affected.
101 Disable all levels selected by a 1; all levels selected by a 0 are not affected.

[^3]Code Function
110 Enable all levels selected by a 1 and disable all levels selected by a 0 .

111 Trigger all levels selected by a 1. All such levels that are currently armed advance to the waiting state.

## INPUT/OUTPUT INSTRUCTIONS

"Standard" SIGMA 6 I/O refers to the normal I/O system consisting of input/output processors, device controllers, and devices. This system handles normal communications with standard peripherals such as printers, disks, tapes, and so forth. When dealing with standard I/O operations, the CPU uses the following five instructions:

| Instruction Name | Mnemonic |
| :--- | :--- |
| Start Input/Output | SIO |
| Halt Input/Output | HIO |
| Test Input/Output | TIO |
| Test Device | TDV |
| Acknowledge Input/Output Interrupt | AIO |

If execution of any input/output instruction is attempted while the computer is in the slave mode (i.e., while bit 8 of the current program status doubleword is a 1 ), the computer unconditionally aborts execution of the instruction (at the time of operation code decoding) and traps to location $X^{\prime} 40^{\prime}$.

## I/O ADDRESSES

The device to be operated on by an I/O instruction is selected by the effective virtual address of the $1 / O$ instruction itself. Indirect addressing and/or indexing are performed, as for other word-addressing instructions, to compute the effective virtual address of the $\mathrm{I} / \mathrm{O}$ instruction. However, the effective address is not used as a memory reference (i.e., not subject to memory mapping). For the SIO, HIO, TIO, and TDV instructions, the 11 low-orderbits of the effective virtual address constitute an $1 / \mathrm{O}$ address. For the AIO instruction, the device causing the interrupt returns its 11-bit I/O address as part of the response to the AIO instruction.
An I/O address occupies bit positions 21 through 31 of the effective virtual address, with bits 21,22 , and 23 of the I/O address specifying one of eight possible IOPs that can be controlled by a CPU. The remainder of the I/O address is factored into one of two forms, depending on bit 24, as follows:
Case I: Single-unit device controllers (bit 24 is 0 )

| * | Operation Code | R | X | Reference address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IOP. 0 | Device |

Bits 25 through 31 of the I/O address (DC/Device) constitute a single code specifying a particular combination of device controller and device. Normally these codes refer to device controllers that drive only a single device, such as card readers, card punches, line printers, etc.

Case II: Multiunit device controllers (bit 24 is 1)


Bit positions 25 through 31 of the I/O address contain a 3-bit device controller code (DC) in bit positions 25-27 and a 4-bit device code (Device) in bit positions 28-31. This form of I/O address is used for device controllers (such as magnetic tape and rapid access data file controllers) that control information exchange with only one device at a time (out of a set of as many as 16 devices).

## I/O UNIT ADDRESS ASSIGNMENT

Device controller numbers are normally assigned to a multiplexor IOP in numerical sequence, beginning with zero and continuing through the highest number recognized by the IOP (i.e. , $X^{\prime} 7^{\prime}, X^{\prime} F^{\prime}, X^{\prime} 17^{\prime}$, or $X^{\prime} 1 F^{\prime}$ ). In the case of multiunit device controllers, the device controller number must be in the range $X^{\prime} O^{\prime}$ through $X^{\prime} 7$ ' because the $I / O$ address field structure allows for a 3-bit multiunit device controller number. In the case of single-unit device controllers, any of the available numbers in the range $X^{\prime} O^{\prime}$ through $X^{\prime} 1 F^{\prime}$ may be assigned to the device controller, providing that the same number has not already been assigned to a multiunit device controller. For example, if device controller number $X^{\prime} O^{\prime}$ is assigned to a magnetic tape unit controller, the number $\mathrm{X}^{\prime} \mathrm{O}^{\prime}$ cannot also be used for a card reader (although the coding of the I/O address field would be different in bit position 24). The I/O address codes used by standard XDS software are

| 1/O address | Peripheral device designation |
| :---: | :---: |
| - ${ }^{\prime} 080{ }^{\prime}$ | IOP 0, device controller 0, magnetic tape unit 0 |
| X'081' | IOP 0, device controller 0, magnetic tape unit 1 |
| : |  |
| X'087' | IOP 0, device controller 0, magnetic tape unit 7 |
| X'001' | IOP 0, device controller 1, keyboard/printer |
| $\mathrm{X}^{\prime} 002{ }^{\prime}$ | IOP 0, device controller 2, line printer |
| $\mathrm{X}^{\prime} 003{ }^{\prime}$ | IOP 0, device controller 3, card reader |
| $X^{\prime} 004{ }^{\prime}$ | IOP 0, device controller 4, card punch |
| X'005' | IOP 0, device controller 5, paper tape reader/punch |

## I/O STATUS RESPONSE

All I/O instructions result in the setting of condition code CCl and CC 2 to denote the nature of the I/O response. The $R$ field of the I/O instruction specifies one of the general registers that is to accept additional I/O response information during the execution of an I/O instruction. In some situations, the programmer may want two sets of response information loaded into the general registers, while in other situations he may want only one set, or even no information loaded into a general register. This control is achieved by coding the $R$ field of the I/O instruction. One set of response information is loaded into register $R$ and another set may be loaded into register Rul. If the $R$ field is an even, nonzero number, registers $R$ and $R+1$ are each loaded with response information. If the $R$ field specifies
an odd-numbered general register, then only register $R$ is loaded with response information. However, if the $R$ field is $0, R$ and $R u l$ are not loaded with response information. Also, if $\mathrm{R} \neq 0$ and CCl is set to 1 as a result of the operation, no status information is returned to $R$ and Rul. The $\mathrm{I} / \mathrm{O}$ response information loaded into the general register for SIO, HIO, TIO, and TDV instructions is in the following format:

Word into register $R$


Word into register Rul

| Status | Byte count |
| :---: | :---: |

Current Command Doubleword Address. After the addressed device has received an order, this field contains the 16 high-order bits of the core memory address for the command doubleword (see "IOP Command Doublewords") currently being processed for the addressed device.

Status. The meaning of this field depends on the particular I/O instruction being executed and upon the selected I/O device (see Table 8).

Byte Count. After the addressed device has received an order, this field contains a count of the number of bytes yet to be transmitted to or from memory by the operation called for by the order.
See the AIO instruction description for the format of $1 / O$ response information for AIO.

SIO STARTINPUT/OUTPUT
(Word index alignment, privileged)

| * | 4C | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | I/O address |

START INPUT/OUTPUT is used to initiate an input or output operation with the device selected by the I/O address (bits 21-31 of the effective virtual address of the instruction).

SIO utilizes data in general register 0 , which is assumed to have the following content when SIO is executed.

| 0000 | 0000 | 0000 | 0000 | First command <br> doubleword address |
| :--- | :--- | :--- | :--- | :--- |
| 12 |  |  |  |  |

General register 0 is temporarily dedicated during the execution of an SIO instruction to specify the starting doubleword address for the IOP command list. The doubleword address in register 0 is the 16 high-order bits of a memory address; thus, the address in register 0 always specifies an even-numbered word location. (The IOP command list is described in "IOP Command Doublewords", Chapter 4.)
If I/O address recognition exists in the I/O system, and the device controller and device are in the "ready" condition and no interrupt condition is pending, the SIO is accepted
and the device is started (i.e., advanced to the "busy" condition). If the SIO is accepted, the first command doubleword address is loaded into the IOP command address counter associated with the device controller specified by the $\mathrm{I} / \mathrm{O}$ address of the SIO instruction. Then, if the device is in the "automatic" mode, it requests an order from the IOP. The IOP loads the first command doubleword of the l/O command list into its appropriate registers and transmits the order to the device.
The CPU condition code provides an indication of whether the I/O address specified by the SIO instruction was or was not recognized by the I/O system and whether the SIO instruction was or was not accepted by the device (i.e., whether the device did or did not advance to the "busy" condition).
The condition code settings for SIO are:

| 1 | 2 | 3 | 4 |  | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | - | - | l/O address recognized and SIO accepted |  |
| 0 | 1 | - | - | l/O address recognized but SIO not <br> accepted |  |
| 1 | 0 | - | - | lOP address recognized but device con- <br> troller either is attached to a "busy" <br> selector IOP that cannot return status at <br> this time or, for specific device con- <br> trollers, is currently "busy" with another <br> device. No status information is returned <br> to general registers. |  |
| 1 | 1 | - | - | l/O address not recognized and SIO not <br> accepted; no status information is returned <br> to general registers. |  |

## STATUS INFORMATION FOR SIO

In the event that the SIO instruction was not accepted (i. e. , CC1 = 0 and CC2 = 1), the status information returned as a part of the $1 / \mathrm{O}$ response provides indications of why the SIO instruction was not accepted. If the SIO instruction has been coded with an R field value of 0 , or if CCl (as a result of the execution of this instruction) is a 1 , only the condition code settings are available. If the $R$ field value is odd, register $R$ contains the following information:

| Status | Byte count |
| :---: | :---: |

Bit
Position Function
$0 \quad$ Interrupt pending; if this bit is 1 , the addressed device has requested an interrupt and the interrupt has not been acknowledged by an AIO instruction. I/O interrupts can be achieved by coding of the flag portion of the $1 / \mathrm{O}$ command doubleword. I/O interrupts can also be achieved by using $M$ modifiers in the basic order to the device ( $M$ bits in the Order portion of the command doubleword). In either case, the device will not accept a new SIO instruction until the interrupt-pending condition is cleared (i.e., the condition code settings for the SIO instruction will indicate "SIO not accepted" if the interrupt-pending condition is present in the addressed device.

## Position and State in Register Rul



## Position and State in Register $R$

Device Status Byte Operational Status Byte

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | Significance for AIO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |  |
| - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |  |
| - | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - | - |  |
| - | - | - | 1 | - | - | - | - | - | - | - | - | - | - | - | - |  |
| - | - | - | 1 | - | - | - | - | - | - | - | - | - | - | - |  |  |
| - | - | - | - | - | 1 | - | - | - | - | - | - | - | - | - | - |  |
| - | - | - | - | - | - | 1 | - | - | - | - | - | - | - | - | - |  |
| - | - | - | - | - | - | - | 1 | - | - | - | - | - | - | - | - |  |
| unique to the device and |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| the device controller |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Position Function
1,2 Device condition: if bits 1 and 2 are 00 (device "ready"), all device conditions required for proper operation are satisfied. If bits 1 and 2 are 01 (device "not operational"), the addressed device has developed some condition that will not allow it to proceed; in either case, operator intervention is usually required. If bits 1 and 2 are 10 (device "Unavailable"), the device has more than one channel of communication available and it is engaged in an operation controlled by a controller other than the one specified by the I/O address. If bits 1 and 2 are 11 (device "busy"), the device has accepted a previous SIO instruction and is already engaged in an I/O operation.

Device mode: if this bit is 1 , the device is in the "automatic" mode; if this bit is 0 , the device is in the "manual" mode and requires operator intervention. This bit can be used in conjunction with bits 1 and 2 to determine the type of action required. For example, assume that a card reader is able to operate, but no cards are in the hopper. The card reader wuld be in state 000 (device "ready", but manual intervention required), where the state is indicated by bits 1,2 , and 3 of the I/O status response. If the operator subsequently loads the card hopper and presses the card reader START switch, the reader would advance to state 001 (device "ready" and in automatic operation). If the card reader is in state 000 when an SIO instruction is executed, the SIO would be accepted by the reader and the reader would advance to state 110 (device "busy", but operator intervention required). Should the operator then place cards in the hopper and press the START switch, the card reader state would advance to 111 (device "busy" and in automatic operation), and the input operation would proceed. Should the card reader subsequently become empty (or the operator press the STOP switch) and command chaining is being used to read a number of cards, the card reader would return to state 110. If the card reader is in state 001 when an SIO instruction is executed, the reader advances to state 111, and the input operation continues as normal. Should the hopper subsequently become empty (or should the operator press the card reader STOP switch) and command chaining is being used to read a number of cards, the reader would go to state 110 until the operator corrected the situation.
4 Unusual end: if this bit is 1, the previous I/O operation terminated in an "unusual end" condition. These conditions vary from device to device (see the applicable peripheral reference manual).

5,6 Device controller condition: if bits 5 and 6 are 00 (device controller "ready"), all device controller conditions required for its proper operation are satisfied. If bits 5 and 6 are 01 (device controller

Bit
Position Function
5,6 "not operational"), some condition has developed
(cont.) that does not allow it to operate properly. In either case, operator intervention is usually required. If bits 5 and 6 are 10 (device controller "unavailable"), the device controller is currently engaged in an operation controlled by an IOP other than the one addressed by the I/O instruction. If bits 5 and 6 are 11 (device controller "busy"), the device controller has accepted a previous SIO instruction and is currently engaged in performing an operation for the addressed IOP.

7 Reserved
8 Incorrect length: if this bit is 1, an incorrect length condition has been detected during the previous operation. Incorrect length is caused by a channel end (or end of record) condition occurring before the device controller has received a "count done" signal from the IOP, or is caused by the device controller receiving a count done signal before channel end (or end of record); e.g., count done before 80 columns have been read from a card. Normally, a count done signal is sent to the device controller by the IOP to indicate that the byte count associated with the current operation has been reduced to zero. The IOP is capable of suppressing an error condition on incorrect length, since there are many situations in which incorrect length is a legitimate situation and not a true error condition. Incorrect length is suppressed as an error by coding the SIL flag (a 1 in bit 38) of the IOP command doubleword (see "Flags", Chapter 4). At the end of the execution of an I/O command list, this status bit is 1 if an incorrect length condition occurred anywhere in the command list, regardless of the coding of the SIL flag.

9 Transmission data error: this bit is set to 1 if the IOP or device controller has detected a parity error or data overrun in the transmitted information. At the end of an execution of an l/O command list, this status bit is 1 if a transmission data error occurred anywhere in the command list.

10 Transmission memory error: this bit is set to 1 if a memory parity error has occurred during a data input/output operation. A parity error is detected on any output operation and on partial-word input operations. At the end of an execution of an $\mathrm{I} / \mathrm{O}$ command list, this status bit is 1 if a transmission memory error occurred anywhere in the command list. A device halt occurs only if the HTE flag in the IOP command doubleword is set to 1 (see "Flags", Chapter 4).

11 Memory address error: a nonexistent memory address has been encountered on either data or commands. Operation is terminated with an "unusual end".

Bit

## Position Function

12 IOP memory error: if a memory parity error has occurred while the IOP was fetching a command, this bit is set to 1 . Operation is terminated with an "unusual end".

13 IOP control error: this bit is set to 1 if the IOP has encountered two successive TRANSFER IN CHANNEL commands.

14 IOP halt: this bit is set to 1 if the IOP has issued a halt order to the addressed I/O device because of an error condition.

15 Selector IOP busy: this bit is set to 1 if a selector $\overline{I O P}$ is addressed by the I/O instruction and the selector IOP is currently in use by some I/O device. The selector IOP is considered to be in use from the time that a device accepts an SIO instruction until the operation is completed.
16-31 Byte count: a count of the number of bytes yet to be transmitted to or from memory in the operation called for by the current command doubleword.
If the $R$ field value of the SIO instruction is even and not 0 , the condition code and register $\mathrm{R}+1$ contain the information described above and register $R$ contains the following information:


Bit
Position Function
16-31 Current command doubleword address: the 16 high-order bits of the core memory address from which the command doubleword for the I/O operation currently being processed by the addressed device controller was fetched.

## HIO HALT INPUT/OUTPUT

(Word index alignment, privileged)

|  | 4F | R | X | Reference address |
| :---: | :---: | :---: | :---: | :---: |
| * |  |  |  | I/O address |

HALT INPUT/OUTPUT causes the addressed device to immediately halt its current operation (perhaps improperly, in the case of magnetic tape units, when the device is forced to stop at other than interrecord gap). If the device is in an interrupt-pending condition, the condition is cleared.
If the R field of the HIO instruction is 0 or if no $\mathrm{I} / \mathrm{O}$ address recognition exists, no general registers are affected, but the condition code is set. If the R field is an odd value, the condition code is set and the following information is loaded into register R.


The status information returned for HIO has the same interpretation as that returned for the instruction SIO and shows the I/O status at the time of the halt. The count information shows the number of bytes remaining to be transmitted at the time of the halt. If the R field of HIO is an even value and not 0 , the condition code is set, register $R+1$ is loaded as shown above, and register $R$ contains the following information:

| $00000000 \quad 00000000$ | Current command address |
| :--- | :--- | :--- |
| $0 T_{2} 31456718910111213141516171819120212223124252627128293031$ |  |

The current command doubleword address has the same interpretation as that for the instruction SIO.

Affected: (R), (Rul), CC1, CC2
Condition code settings:

| 1 | 2 | 3 | 4 | Result of HIO |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | - | 1/O address recognized and device controller is not "busy". |
| 0 | 1 | - | - | I/O address recognized but device controller was "busy" at the time of the halt |
| 1 | 1 | - | - | I/O address not recognized. |

TIO TEST INPUT/OUTPUT
(Word index alignment, privileged)


TEST INPUT/OUTPUT is used to make an inquiry on the status of data transmission. The operation of the selected IOP, device controller, and device are not affected, and no operations are initiated or terminated by this instruction. The responses to TIO provide the program with the information necessary to determine the current status of the device, device controller, and IOP, the number of bytes remaining to be transmitted to or from memory in the operation, and the present point at which the IOP is operating in the command list. If the $R$ field of the TIO instruction is 0 , or if CC1 (as a result of the execution of this instruction) is a 1 , no general registers are affected, but the condition code is set. If the R field of TIO is an odd value, the condition code is set and the I/O status and byte count are loaded into register $R$ as follows:

| Status | Byte count |
| :---: | :---: |
| 01231456718910111213141516171819120212223124252627128293031 |  |

The status information has the same interpretation as the status information returned for the instruction SIO and shows the $\mathrm{I} / \mathrm{O}$ status at the time of sampling.

The count information shows the number of bytes remaining to be transmitted at the time of sampling. If the $R$ field of the TIO instruction is an even value and not 0 , the
condition code is set, register $R+1$ is loaded as shown above, and register $R$ is loaded as follows:

| $0000 \quad 0000 \quad 0000 \quad 0000$ | Current command address |
| :--- | :--- | :--- |
| $012314567 / 89$ | 10 |

The current command doubleword address has the same interpretation as for the instruction SIO.

Affected: (R), (Rul), CC1, CC2
Condition code settings:

## $123 \quad 3 \quad 4$ Result of TIO

0 - - 0 I/O address recognized and acceptable SIO is currently possible.

0 1 - - I/O address recognized but acceptable SIO is not currently possible.

10 - - IOP address recognized but device controller either is attached to a "busy" selector IOP that cannot return status at this time or, for specific device controllers, is currently "busy" with another device. No status information is returned to general registers.

1 1 - I/O address not recognized; no status information is returned to general registers.

TDV TESTDEVICE
(Word index alignment, privileged)


TEST DEVICE is used to provide information about a device other than that obtainable by means of the TIO instruction. The operation of the selected IOP, device controller, and device is not affected, and no operations are initiated or terminated. The responses to TDV provide the program with information giving details on the condition of the selected device, the number of bytes remaining to be transmitted to or from memory in the current operation, and the present point at which the IOP is operating in the command list. If the $R$ field of the TDV instruction is 0 , or if $C C 1$ (as a result of the execution of this instruction) is a 1 , the condition code is set, but no general registers are affected. If the $R$ field of TDV is an odd value, the condition code is set and the device status and byte count are loaded into register $R$ as follows:

| Status | Byte count |
| :---: | :---: |

Bit
Position Function
0-7 Unique to the device and device controller.
8-15 Same as for bits 8-15 of the status information for instruction SIO.

The count information shows the number of bytes remaining to be transmitted in the current operation at the time of the TDV instruction. If the value of the $R$ field of TDV is an even value and not 0 , the condition code is set, register $R+1$ is loaded as shown above, and register $R$ is loaded as follows:

| 0000000000000000 | Current command address |
| :---: | :---: |

The current command doubleword address has the same interpretation as for the instruction SIO.
Affected: (R), (Rul), CCl
Condition code settings:

| 1 | 2 | 3 | 4 |  | Result of TDV <br> 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | - | - | I/O address recognized. |  |
| 0 | 1 | - | - | I/O address recognized and device- <br> dependent condition is present. |  |
| 1 | 0 | - | - | IOP address recognized but device con- <br> troller either is attached to a "busy" <br> selector IOP that cannot return status at <br> this time or, for specific device con- <br> trollers, is currently "busy" with another <br> device. No status information is returned <br> to general registers. |  |
| 1 | 1 | - | - | I/O address not recognized; no status in- <br> formation is returned to general registers. |  |

## AIO ACKNOWLEDGE INPUT/OUTPUT INTERRUPT

 (Word index alignment, privileged)

AIO is used to acknowledge an input/output interrupt and to identify what I/O unit is causing the interrupt and why. Bits 21,22 , and 23 of the effective virtual address of the AIO instruction (the IOP portion of the I/O selection code field) specify the type of interrupt being acknowledged. These bits should be coded 000 to specify the standard I/O system interrupt acknowledgement (other codings of these bits are reserved for use with special I/O systems). The remainder of the I/O selection code field (bit positions 24-31) has no other use in the standard I/O interrupt acknowledgement because the identification of the interrupt source is one of the responses of the standard I/O system to the AIO instruction.

Standard I/O system interrupts can be initiated for the following conditions:

| Condition | Interrupt <br> prerequisite |  | Status <br> bit set |
| :--- | :--- | :--- | :--- |
| Zero byte count |  |  | 10 |
| Channel end | IZC $=1$ |  | 10 |
|  | ICE $=1$ | 11 |  |

[^4]| Condition | Interrupt prerequisite ${ }^{\dagger}$ | Status <br> bit set |
| :---: | :---: | :---: |
| Transmission memory error | $I U E=1, H T E=1$ | 12 |
| Incorrect length | $\begin{aligned} & \text { IUE }=1, H T E=1 \\ & \text { and } S I L=0 \end{aligned}$ | 8,12 |
| Memory address error (IOP memory error or IOP control error) | IUE $=1$ | 12 |
| Transmission data error | $I U E=1, H T E=1$ | 9,12 |
| Unusual end | IUE = 1 | 12 |
| IOP halt | IUE $=1$ | 12 |

When a device interrupt condition occurs, the IOP forwards the request to the CPU interrupt system I/O interrupt level. If this interrupt level is armed, enabled, and not inhibited (see Chapter 2, "Control of the Interrupt System"), the CPU eventually acknowledges the interrupt request and executes the XPSD instruction in core memory location $X^{\prime} 5 \mathrm{C}^{\prime}$, which leads to the execution of an AIO instruction.

For the purpose of acknowledging standard I/O interrupts, the IOPs, device controllers, and devices are connected in a preestablished priority sequence that is customer-assigned and is independent of the physical locations of the portions of the I/O system in a particular installation.

If the $R$ field of the AIO instruction is 0 or if no device interrupt request is present, the condition code is set but the general register is not affected. If the R field of AIO is not 0 , the condition code is set and register $R$ is loaded with the following information:

|  | Status | 00000 | I/O address |
| :---: | :---: | :---: | :---: |
|  | 789 | 1819 | 23124252627128 |

## Bit

Position Function

0-7 Unique to the device and the device controller.

8 Incorrect length: if this bit is 1, an incorrect length condition has been signaled to the IOP by the device controller during the previous operation.

[^5]Bit
Position Function

8
Incorrect length is suppressed as an error by
(cont.) coding the SIL flag (a 1 in bit 38) of the command doubleword. At the end of the execution of an l/O command list, this status bit is 1 if an incorrect length condition occurred anywhere in the command list, regardless of the coding of the SIL flag.

9 Transmission data error: this bit is set to 1 if the IOP or device controller has detected a parity error or data overrun in the transmitted information.

10 Zero byte count interrupt: if this bit is 1, the byte count for the operation being performed by the interrupting device has been reduced to 0 , and the interrupt at zero byte count (IZC) flag in the command doubleword for the operation was coded with a 1 .

11 Channel end interrupt: if this bit is 1, the device controller has signaled channel end to the IOP, and the interrupt at channel end (ICE) flag in the command doubleword for the operation was coded with a 1 .

12 IOP unusual end interrupt: if this bit is 1, the IOP has originated the interrupt as a result of a fault or unusual condition reported by the device.

13-20 Reserved

21-31 $\mathrm{I} / \mathrm{O}$ address: this field identifies the highestpriority device requesting an interrupt. Bit positions 21-23 identify the IOP. If bit 24 is 0 , bits 25-31 constitute a common device controller and device code; if bit 24 is 1, bits $25-27$ constitute a device controller code and bits 28-31 identify a device attached to that device controller.

The AIO instruction resets the interrupt request signal from the highest priority I/O device requesting interrupt service (i.e., the device identified above in bits 21-31).

## Affected: (R), CC1, CC2 <br> Condition code settings:

| 1 | 2 | 3 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | - | - | Result of AIO |
| 0 | 1 | - | - | unusual interrupt recognition. |
| 1 | 1 | - | - | no interrupt recognition. |
|  |  |  |  |  |

## 4. INPUT/OUTPUT OPERATIONS

In a SIGMA 6 system, input/output operations are primarily under control of one or more input/output processors (IOPs). This allows the CPU to concentrate on program execution, free from the time-consuming details of $I / O$ operations. Any I/O events that require CPU intervention are brought to its attention by means of the interrupt system.

In the following discussion, the terminology conventions used are that the CPU executes instructions, the IOP executes commands, and the device controllers and/or I/O devices execute orders. To illustrate, the CPU will execute the START INPUT/OUTPUT (SIO) instruction to initiate an I/O operation. During the course of an I/O operation, the IOP might issue a command called Control, to transmit a byte to a device controller or I/O device that interprets the byte as an order, such as Rewind.

SIGMA 6 IOPs operate independently after they have been started by the central processor. They automatically pick up a chain of one or more commands from core memory and then execute these commands until the chain is completed.

The multiplexor input/output processor (MIOP), or MIOP expansion option (which includes conflict-resolving circuitry to permit it to share a memory bus), can simultaneously operate up to 24 device controllers. Each device controller is assigned its own channel and chain of $1 / O$ commands. The selector input/output processor (SIOP) can handle any of up to 32 high-speed device controllers at rates up to the full speed of the core memory (one 32-bit word/cycle).
The flexible SIGMA $6 \mathrm{I} / \mathrm{O}$ structure permits both command chaining (making possible multiple-record operations) and data chaining (making possible scatter-read and gatherwrite operations) without intervening CPU control. Command chaining refers to the execution of a sequence of $I / O$ commands, under control of an IOP, on more than one physical record. Thus, a new command must be issued for each physical record even if the operation to be performed for a record is the same as that performed for the previous record. Data chaining refers to the execution of a sequence of I/O commands, under control of an IOP, that gather (or scatter) information within one physical record from (or to) more than one region of memory. Thus, a new command must be issued for each portion of a physical record when the data associated with that physical record appears (or is to appear) in noncontiguous locations in memory. For example, if information in specific columns of two cards in a file are to be stored in specific regions of memory, the I/O command list might appear as follows:

1. Read card, store columns 1-10, data chain
2. Store columns 11-60, data chain
3. Store columns 61-80, command chain (end of data chain)
4. Read card, store columns 1-40, data chain
5. Store columns 41-80 (end of command chain, end of data chain)

The SIGMA 6 CPU plays a minor role in the execution of an I/O operation. The CPU-executed program is responsible for creating and storing the command list (prepared prior to the initiation of any $1 /$ O operation) and for supplying the IOP with a pointer to the first command in the I/O command list. Most of the communication between the CPU and the I/O system is carried out through memory.

The following is an example of the sequence of events that occurs during an I/O operation:

1. A CPU-executed program writes a sequence of $1 / \mathrm{O}$ commands in core memory.
2. The CPU executes the instruction START INPUT/OUTPUT and furnishes the IOP with an 11-bitl/Oaddress (dessignating the device to be started) and a 16 -bit first command address (designating the actual core memory doubleword location where the first command for this device is located). At this point, either the device is started (if in the "ready" condition with no device interrupt pending) or an instruction reject occurs. The CPU is informed by condition code settings as to which of the two alternatives has occurred. If the START I/O instruction is accepted, the command counter portion of the IOP register associated with the designated device.controller is loaded with the first command address. Assuming that the SIO instruction is accepted, from this time until the full sequence of I/O commands has been executed, the main program of the CPU need play no role in the I/O operation. At any time, however, it may obtain status information on the progress of the I/O operation without interfering with the operation.
3. The device is now in the "busy" condition. When the device determines that it has the highest priority for access to the IOP, it requests service from the IOP with a service call. The IOP obtains the address of the first command doubleword of the I/O sequence (from the command counter asssociated with this de-vice). The IOP then fetches the $I / O$ command doubleword from core memory, loads the doubleword into another register associated with the device, and transmits the first order (extracted from the command doubleword) to the device.
4. Each command counter contains the memory address of the current I/O command in the sequence for its device. When the device requires further servicing, it makes a request to the IOP, which then repeats a process similar to that of step 3 .
5. If a data transmission order has been sent to a device, control of the transmission resides in the device. As each character is obtained by the I/O device, the IOP is signaled that data is available. The IOP uses the information stored in its own registers to control the information interchange between the I/O device and the memory, on either a word-by-word or character-by-character basis, depending on the nature of the device.
6. When all information exchanges called for by a single I/O command doubleword have been completed, the IOP uses the command counter to obtain the next command doubleword for execution. This process continues until all such command doublewords associated with the I/O sequence have been executed.

## IOP COMMAND DOUBLEWORDS

All IOP command doublewords (except Transfer in Channel and Stop) are assumed to be in the following format:

| Order |  | Memory byte address |
| :---: | :---: | :---: |


| Flags |  | Byte count |
| :---: | :---: | :---: |

## ORDER

Bit positions 0 through 7 of the command doubleword contain the I/O order for the device controller or device. The 1/O orders are shown below.t Bits represented by the letter " $M$ " specify orders or special conditions to the device and are unique for each type of device.

| Bit positions |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|          <br> 0 1 2 3 4 5 6 7  <br> Order         <br> $M$ $M$ $M$ $M$ $M$ $M$ 0 1 Write <br> $M$ $M$ $M$ $M$ $M$ $M$ 1 0 Read <br> $M$ $M$ $M$ $M$ $M$ $M$ 1 1 Control <br> $M$ $M$ $M$ $M$ 0 1 0 0 Sense <br> $M$ $M$ $M$ $M$ 1 1 0 0  <br> Read Backward         |  |  |  |  |

Write. The Write order causes the device controller to initiate an output operation. Bytes are read in an ascending sequence from the memory location specified by the memory byte address field of the command doubleword. The output operation continues until the device signals "channel end", or until the byte count is reduced to 0 and no further data chaining is specified. Channel endoccurs when the device has received all information associated with the output operation, has completed all checks, and no longer requires | the use of IOP facilities for the operation. Data chaining is described on the following page.

Read. The Read order causes the device controller to initiate an input operation. Bytes are stored in core memory in an ascending sequence, beginning at the location specified by the memory byte address field of the command doubleword. The input operation continues until the device signals channel end, or until the byte count is reduced to 0 and no further data chaining is specified. Channel end occurs when the device has transmitted all information associated with the input operation and no longer requires the use of IOP facilities for the operation.

[^6]Control. The Control order is used to initiate special operations by the device. For magnetic tape, it is used to issue orders such as rewind, backspace record, backspace file, etc. Most orders can be specified by the $M$ bits of the Control order; however, if additional information is required for a particular operation (e.g., the starting address of a disk-seek), the memory byte address field of the command doubleword specifies the starting address of the bytes that are to be transmitted to the device controller for the additional information. When all bytes necessary for the operation have been transmitted, the device controller signals channel end.

Sense. The Sense order causes the device to transmit one or morebytes of information, describing its current state. The bytes are stored in core memory in an ascending sequence, beginning with the address specified by the memory byte address field of the command doubleword. The number of bytes transmitted is a function of the device and the condition it describes. The Sense order can be used to obtain the current sector address from a disk unit.
Read Backward. The Read Backward order (for devices that can execute it) causes the device to be started in reverse, and bytes to be transmitted to the IOP for storage into core memory in a descending sequence, beginning at the location specified by the memory byte address field of the command doubleword. In all other respects, Read Backward is identical to Read, including reducing the byte count with each byte transmitted.

The Transfer in Channel command doubleword is assumed to be in the following format:

|  | 1000 |  | Command doubleword address |
| :---: | :---: | :---: | :---: |
| 0123 | 5 |  |  |



Transfer in Channel. The Transfer in Channel command is executed within the IOP, and it has no direct effect on any of the I/O system elements external to the addressed IOP. The primary purpose of Transfer in Channel is to permit branching within the command list so that the IOP can, for example, repeatedly transmit the same set of information a number of times. When the IOP executes Transfer in Channel, it loads the command counter for the device controller it is currently servicing with the command doubleword address field of the Transfer in Channel command, loads the new command doubleword specified by this address into the IOP registers associated with the device controller, and then executes the new command. (Bit positions 0-3, and 32-63 of the command doubleword for Transfer in Channel are ignored.) Transfer in Channel thus allows a command list to be broken into noncontiguous groups of commands. When used in conjunction with command chaining, Transfer in Channel facilitates the control of devices such as unbuffered card punches or unbuffered line printers. The current flags (see "Flags" below) are not altered during this command; thus the type of chaining called for in the previous command doubleword is retained until changed by a command doubleword following Transfer in Channel.

For example, assume that it is desired to present the same card image twelve times to an unbuffered card punch. The punch counts the number of times that a record is presented to it and, when twelve rows have been punched, it causes the IOP to skip the command it would be executing next. Thus, a command list for punching two cards might look like the following example.

| Location | Command |
| :---: | :--- |
|  | $\vdots$ |
| A | Punch row for card 1, command chain <br> B |
|  | Transfer in Channel to A |
|  | Transfer in Channel to B for card 2, command chain |
|  | Stop |
| $\vdots$ | $\vdots$ |

The Transfer in Channel command also can be used in conjunction with data chaining. As one example, consider a situation often encountered in data acquisition applications, where data is transmitted in extremely long, continuous streams. In this case, the data can be stored alternately in two or more buffer storage areas so that computer processing can be carried out on the data in one buffer while additional data is being input into the other buffer. The command list for such an application might look like the following example.

| Location Command | $\underline{\text { Coad data, store in buffer 1, data chain }}$ |
| :---: | :--- |
| $\vdots$ |  |
| A |  |
|  | Store in buffer 2, data chain |
|  |  |
|  | Transfer in Channel to A |
| $\vdots$ | $\vdots$ |

If the IOP encounters two successive Transfer in Channel commands, this is considered an IOP control error, resulting in the IOP setting the IOP control error status bit and issuing an "IOP halt" signal to the device controller. The IOP then halts further servicing of this command list.

The Stop command doubleword is assumed to be in the following format:



Stop. The Stop command causes certain devices to stop, generate a channel end condition, and also request an interrupt at location $X^{\prime} 5 C^{\prime}$ if bit 0 in the Stop command is a 1. An AIO instruction executed after the interrupt is acknowledged results in a 1 in bit position 7 of register $R$, to indicate the reason for the interrupt. (Bit positions 32-39 of the command doubleword for Stop must be zero; bit positions 8-31 and 40-63 are ignored). The Stop command is
primarily used to terminate a command chain for an unbuffered device, as illustrated in the example given for Trarısfer in Channel.

## MEMORY BYTE ADDRESS

For all I/O commands (except Transfer in Channel and Stop), bit positions 13-31 of the command doubleword provide for a 19-bit core memory byte address, designating the memory location for the next byte of data. For the Write, Read, and Control orders, this field (as stored in an IOP register) is incremented by 1 as each byte is transmitted to the I/O operation; for the Read Backward order, the field is decremented by 1 as each byte is transmitted.

## flags

For all I/O commands (except Transfer in Channel and Stop) bit positions 32-39 of the command doubleword provide the IOP with eight flags that specify how to handle chaining, error, and interrupt situations. The functions of these flags are:

## Bit

Position Function
32 (DC) Data chain. If this flag is 1 , data chaining is called for when the current byte count is reduced to 0 . The next command doubleword is fetched and loaded into the IOP register associated with the device controller, but the new order code is not passed out to the device controller; thus, the operation called for by the previous order is continued. (Except for Transfer in Channel, the new command doubleword is used only to supply a new memory address, a new count, and new flags.) If the data chain flag is 0 , no further data chaining is called for. Channel end is initiated either by the device running out of information, or by the byte count being reduced to 0 . At channel end, the device may accept a new SIO instruction, providing that a device interrupt is not pending as a result of coding the IZC (bit 33), ICE (bit 35), or IUE (bit 37) flags, and no fault condition exists.

33 (IZC) Interrupt at zero byte count. If this flag is 1, the IOP requests an interrupt at location $X^{\prime} 5 \mathrm{C}^{\prime}$ when the byte count of this command doubleword (as stored in the IOP register) is reduced to 0 . An AIO instruction executed after the interrupt is acknowledged results in a 1 in bit position 10 of register $R$, to indicate the reason for the interrupt.

34(CC) Command chain. If this flag is 1, command chaining is called for when channel end occurs. If the previous operation did not terminate with an "unusual end" condition, the next command doubleword is fetched and loaded into the IOP register associated with the device controller,

Bit
Position
Function
and the new order code is passed out to the device controller. If the CC flag is 0 , no further command chaining is called for. If both data chaining and command chaining are called for in the same command doubleword, data chaining occurs if the byte count is reduced to 0 before channel end, and command chaining occurs if the channel end occurs before the byte count is reduced to 0 .

35 (ICE) Interrupt at channel end. If this flag is 1, the
IOP requests an interrupt at location $\mathrm{X}^{\prime} 5 \mathrm{C}^{\prime}$ when channel end occurs for the operation being controlled by this command doubleword. An AIO instruction executed after the interrupt is acknowledged results in a 1 in bit position 11 of the status information, to indicate the reason for the interrupt. If the ICE flag is 0 , no interrupt is requested.

36 (HTE) Halt on transmission error. If this flag is 1, any error condition (transmission data error, transmission memory error, incorrect length error) detected in the device controller or IOP results in halting the $\mathrm{I} / \mathrm{O}$ operation being controlled by this command doubleword. If the HTE flag is 0 , an error condition does not cause the I/O operation to halt, although the error conditions are recorded in the IOP register and returned as part of the status information for the instructions SIO, HIO, and TIO.

The HTE flag must be coded identically in every command doubleword associated with the same physical record. This means that when data chaining occurs, the HTE flag in the new IOP command doubleword must be the same as the HTE flag in the previous IOP command doubleword. This restriction applies to data chaining only, and not to command chaining.

37 (IUE) Interrupt on unusual end. If this flag is 1, the device controller requests an interrupt at location $X^{\prime} 5 C^{\prime}$ to be triggered when an "unusual end" condition is encountered. When an "unusual end" condition is signaled to the IOP, further servicing of the commands for that device is suspended. An AIO instruction executed after the interrupt is acknowledged results in a 1 in bit position 12 of register $R$, (status information) to indicate the reason for the interrupt. If the IUE flag is 0 , no interrupt is requested.

38 (SIL) Suppress incorrect length. If this flag is 1 , an incorrect length indication is not to be classified as an errorby the IOP, although the IOP retains the incorrect length indication and provides an indicator (bit 8 of the status response for SIO, HIO, and TIO) to the program. If the SIL flag is 0 , an incorrect length is considered an error

Bit
Position
Function
and the IOP performs as specified by the HTE and $\mid$ IUE flags. Incorrect length is caused by a channel end condition occurring before the device controller has received a count-done signal from the IOP, or is caused by the device controller receiving a count-done signal before end of record; e.g., count-done before 80 columns have been read from a card. Normally, a count-done signal is sent to the device controller by the IOP to indicate that all data transfer associated with the current operation has been completed. The IOP is capable of suppressing an error condition on incorrect length, since there are many situations in which incorrect length is a legitimate condition and not a true error.

The SIL flag must be coded identically in every command doubleword associated with the same physical record. This means that when data chaining occurs, the SIL flag in the new IOP command doubleword must be the same as the SIL flag in the previous IOP command doubleword. This restriction applies to data chaining only, and not to command chaining.

Skip. If this flag is 1 , the input operation (Read or Read Backward) controlled by this command doubleword continues normally, except that no information is stored in memory. When used in conjunction with data chaining, the skip operation provides the capability for selective reading of portions of a record.

If the $S$ flag is 1 for an output (Write) operation, the IOP does not access memory, but transmits zeros as data instead (i.e., the IOP transmits the number of $X^{\prime} 00^{\prime}$ bytes specified in the byte count of the command doubleword). This allows a program to punch a blank card (by using the $S$ bit and a Punch Binary order with a byte count of 120) without requiring memory access for data. If the $S$ flag is 0 , the $1 / O$ operation proceeds normally.

## BYTE COUNT

For all commands (except Transfer in Channel and Stop) bit positions 48-63 of the command doubleword provide for a 16-bit count of the number of bytes to be transmitted in the I/O operation; thus, 1 to 65,536 bytes ( 16,384 words) can be specified for transfer before command chaining or data chaining is required. This field (as stored in an IOP register) is decremented for each byte transmitted in the I/O operation; thus, it always contains a count of the number of bytes to be transmitted to and from memory, and this count is returned as part of the response information for the instructions, SIO, HIO, TIO, and TDV. An initial byte count of 0 is interpreted as 65,536 bytes.

## 5. OPERATOR CONTROLS

The standard SIGMA 6 system has a processor control panel (PCP) mounted on one of the central processor cabinets. This panel serves as an operator's control center.

## PROCESSOR CONTROL PANEL

The processor control panel (see Figure 7) has two distinct functional sections. The upper section (labeled MAINTENANCE SECTION) is reserved for maintenance controls and indicators, and the lower section contains the controls and indicators for the computer operator.

## POWER

The POWER switch controls all AC power to the central processor and to all units under its direct control. The POWER switch is unlighted when the AC power is off, and is lighted when AC power is on. The POWER switch is always operative.

## CPU RESET/CLEAR

The CPU RESET/CLEAR switch is used to initialize the central processor. When this switch is pressed, the following operations are performed:

1. All interrupt levels are reset to the disarmed and disabled state.
2. The ALARM, WRITE KEY, INTRPT INHIBIT, POINTER, CONDITION CODE, FLOAT MODE, MODE, and TRAP indicators are all reset to 0 's (turned off).
3. The INSTRUCTION ADDRESS indicators are set to X'25'。
4. The DISPLAY indicators are set to $X^{\prime} 02000000$ ', which is a LOAD CONDITIONS AND FLOATING CONTROLS IMMEDIATE (LCFI) with an $R$ field of 0 to produce a "no operation" instruction.


Figure 8. Processor Contro! Panel

The CPU RESET/CLEAR switch does not affect any operations that may be in process in the standard input/output system.

The CPU RESET/CLEAR switch is also used in conjucntion with the SYS RESET/CLEAR switch to clear core memory (i.e., reset memory to all $0^{\prime}$ 's). The two switches are interlocked so that both must be pressed simultaneously for the memory clear operation to occur. The memory clear operation does not affect any general register - core memory locations 0 through 15 are cleared instead. Also the clear operation does not affect the memory control storage (write locks). Note that pressing the SYS RESET/CLEAR switch affects the I/O system and the MEMORY FAULT indicators.

## I/O RESET

The I/O RESET switch is used to initialize the input/ output system. When the switch is pressed, all peripheral devices under control of the central processor are reset to the "ready" condition, and all status, interrupt, and control indicators in the input/output system are reset. The I/O RESET switch does not affect any operations that may be processed in the central processor.

## LOAD

The LOAD switch initializes memory for an input operation that uses the peripheral unit selected by the UNIT ADDRESS switches. The detailed operation of the loading process is described in the section "Loading Operation".

## UNIT ADDRESS

The three UNIT ADDRESS switches are used to select the peripheral unit to be used in the loading process. The left switch has eight positions, numbered 0 through 7 , designating an input/output processor. The center and right switches each have 16 positions, numbered 0 through $F$ (hexadecimal) that designate a device controller/device under the control of the IOP.

## SYSTEM RESET/CLEAR

The SYS RESET/CLEAR switch is used to reset all controls and indicators in the SIGMA 6 system. Pressing this switch causes the computer to perform all operations described for the CPU RESET/CLEAR switch, perform all operations described for the I/O RESET switch, initialize the memory control logic, and reset the MEMORY FAULT indicator.

The SYS RESET/CLEAR switch is also used in conjunction with the CPU RESET/CLEAR switch to reset core memory to 0 's.

## NORMAL MODE

The NORMAL MODE indicator is lighted when all the following conditions are satisfied:

1. The WATCHDOG TIMER switch is in the NORMAL position
2. The INTERLEAVE SELECI switch is in the NORMAL position
3. The PARITY ERROR MODE switch is in the CONT (continue) position
4. The CLOCK MODE switch is in the CONT (continuourd position
5. All logic power margins are "normal"

If any of the above conditions is not satisfied, the NORMAL MODE indicator is unlighted.

## RUN

The RUN indicator is lighted when the COMPUTE switch is in the RUN position and no halt condition exists.

## WAIT

The WAIT indicator is lighted when any of the following halt conditions exist:

1. The computer is executing a WAIT instruction.
2. The program is stopped because of the ADDRESS STOP switch.
3. The computer is halted because of the PARITY ERROR MODE switch.

## INTERRUPT

The INTERRUPT switch is used by the operator to activate the control panel interrupt. If the control panel interrupt (level X'5D') is armed when the INTERRUPT switch is pressed, a single pulse is transmitted to the interrupt level, advancing it to the waiting state. The INTERRUPT switch is lighted when the control panel interrupt level is in the waiting state, and remains lighted until the interrupt level advances to the active state (at which time the INTERRUPT switch is turned off). If the control panel interrupt level is disarmed (or already in the active state) when the INTERRUPT switch is pressed, no computer or control panel action occurs. If the control panel interrupt level advances to the waiting state and the level is disabled, the INTERRUPT switch remains lighted until the level is either enabled and allowed to advance to the active state or is returned to the armed or disarmed state. The INTERRUPT switch is always operative on the processor control panel.

## PROGRAM STATUS DOUBLEWORD

Two rows of binary indicators are used to display the current program status doubleword (PSD). For the convenience of use and display, the second portion of the PSD, labeled PSW2, is arranged above the first portion, labeled PSW1. The PSD display consists of the indicators shown in Table 9.

## MNSERT

The INSERT switch is used to make changes in the program status doubleword. The switch is inactive in the center position and is momentary in the upper (PSW2) and lower (PSWI) positions. When the INSERT switch is moved to the

Table 9. Program Status Doubleword Display

|  | Indicator | Function | PSD Bit Posiiton | PSD <br> Designation |
| :---: | :---: | :---: | :---: | :---: |
| PSW2 | WRITE KEY | Write key | 34-35 | WK |
|  | INTRPT INHIBIT | Interrupt inhibits | 37-39 | CI, II, EI |
|  | CTR | Counter interrupt group inhibit | 37 |  |
|  | I/O | Input/output interrupt group inhibit | 38 | II |
|  | EXT | External interrupts inhibit | 39 | EI |
|  | POINTER | Register block pointer | 55-59 | RP |
| PSWI | CONDITION CODE | Condition code | 0-3 | CC |
|  | FLOAT MODE | Floating-point mode controls | 5-7 | FS, FZ, FN |
|  | SIG | Significance trap mask | 5 | FS |
|  | ZERO | Zero trap mask | 6 | FZ |
|  | NRMZ | Normalize mask | 7 | FN |
|  | MODE | Machine state/memory map controls | 8-9 | MS, MM |
|  | SLAVE | Master/slave mode control | 8 | MS |
|  | MAP | Memory map control | 9 | MM |
|  | TRAP | Arithmetic trap masks | 10,11 | DM, AM |
|  | DEC | Decimal arithmetic fault trap mask | 10 | DM |
|  | ARITH | Fixed-point arithmetic overflow trap mask | 11 | AM |
|  | INSTRUCTION A.DDRESS | Address of next instruction to be executed | 15-31 | IA |

PSW1 or PSW2 position, the corresponding indicators in the program status doubleword are altered (or unchanged, according to current state of the 32 DATA switches below the DISPLAY indicators).

## INSTR ADDR

The INSTR ADDR (instruction address) switch is inactive in the center position; the upper position (HOLD) is latching and the lower position (INCREMENT) is momentary. When the switch is placed in the HOLD position, the normal process of incrementing the instruction address portion of the program status doubleword with each instruction execution in inhibited. If the COMPUTE switch is placed in the RUN position while the INSTR ADDR switch is at HOLD, the instruction in the location pointed to by the value of the INSTRUCTION ADDRESS indicators is executed, repeatedly, with the INSTRUCTION ADDRESS indicators remaining unchanged. If the COMPUTE switch is moved to the STEP position while the INSTR ADDR switch is at HOLD, the instruction is executed once each time the COMPUTE switch is moved to STEP; the INSTRUCTION ADDRESS indicators remain unchanged unless the instruction is LPSD, XPSD, or a branch instruction with the branch condition satisfied.

The following operations are performed each time the INSTR ADDR switch is moved from the center position to the INCREMENT position:

[^7]2. Using the new value of the INSTRUCTION ADDRESS indicators, the contents of the location pointed to by the INSTRUCTION ADDRESS is displayed in the DISPLAY indicators.

## ADDR STOP

The ADDR STOP (address stop) switch is used (with the COMPUTE switch in the RUN position) to cause the central processor to establish a halt condition and turn on the WAIT indicator whenever the CPU accesses the memory location whose address is equal to the SELECT ADDRESS value.

When the halt condition occurs, the instruction in the location pointed to by the INSTRUCTION ADDRESS indicators appears in the DISPLAY indicators. The displayed instruction is the one that would have been executed next, had the halt condition not occurred. If the halt condition is caused by an instruction access, the value of the INSTRUCTION ADDRESS indicators (at the time of the halt) is equal to the SELECT ADDRESS value. If the halt condition is caused by execution of anstruction with an indirect reference address equal to the SELECT ADDRESS value (i.e., by a direct address fetch), is caused by an instruction operand fetch, or is caused by an unsatisfied conditional branch instruction whose effective address is equal to the SELECT ADDRESS value, the value of the INSTRUCTION ADDRESS indicators (at the time of the halt) is 1 greater than the address of the instruction that referenced the SELECT ADDRESS value.

If an interrupt or trap condition is detected after the ADDRESS STOP halt condition is detected and before the CPU reaches the normal ADDRESS STOP halt phase, the CPU executes the instruction in the appropriate interrupt or trap location and then enters the ADDRESS STOP halt phase. In this case; the value of the INSTRUCTION ADDRESS indicators (at the time of the halt) is equal to the address of the next instruction in logical sequence after the instruction in the interrupt or trap location.
The ADDRESS STOP halt condition is reset when the COMPUTE switch is moved from RUN to IDLE; if the COMPUTE switch is then moved back to RUN (or to STEP), the instruction shown in the DISPLAY indicators is the next instruction executed.

## SELECT ADDRESS

The SELECT ADDRESS switches select the address at which a program is to be halted (when used in conjunction with the ADDR STOP switch), select the address of a location to be altered (when used in conjunction with the STORE switch), and select the address of a word to be displayed (when used in conjunction with the DISPLAY switch). Each SELECT ADDRESS switch represents a 1 when it is in the upper position, and represents a 0 in the lower position.

## STORE

The STORE switch is used to alter the contents of a general register or a memory location. The switch is inactive in the center position and is momentary in the INSTR ADDR and SELECT ADDR positions. When the switch is moved to the INSTR ADDR position, the current value of the DISPLAY indicators is stored in the location pointed to by the INSTRUCTION ADDRESS indicators; when the switch is moved to the SELECT ADDR position, the current value of the DISPLAY indicators is stored in the location pointed to by the SELECT ADDRESS switches.

## DISPLAY

The DISPLAY switch is used to display the contents of a general register or memory location. The switch is inactive in the center position and is momentary in the INSTR ADDR and SELECT ADDR positions. When the switch is moved to the INSTR ADDR or SELECT ADDR position, the word in the location pointed to by the indicators or switches, respectively, is loaded into the instruction register and displayed with the DISPLAY indicators.

The 32 DISPLAY indicators are used to display a computer word, when used together with the INSTR ADDR, STORE, DISPLAY, and DATA switches. The DISPLAY indicators represent the current contents of the internal CPU instruction register.

## DATA

The 32 DATA switches beneath the DISPLAY indicators are used to alter the contents of the program status doubleword (when used in conjunction with the INSERT switch) and to alter the value of the DISPLAY indicators (when used in conjunction with the single DATA switch). Each of the 32 DATA switches is inactive in the center position and
is latching in both the upper (1) and lower (0) positions. In the center position, a DATA switch represents no change, in the upper or lower position it represents a 1 or 0 , respectively.
The single DATA switch is used to change the state of the DISPLAY indicators. The switch is inactive in the center position and is momentary in the CLEAR and ENTER positions. When the switch is moved to the CLEAR position, all the DISPLAY indicators are reset (turned off). When the switch is moved to the ENTER position, the display indicators are not offected in those positions corresponding to DATA switches that are in the center position, but if a DATA switch is in the 1 or 0 position, that value is inserted into the corresponding indicator.

## COMPUTE

The COMPUTE switch is used to control the execution of instructions. The center position (IDLE) and the upper position (RUN) are both latching, and the lower position (STEP) is momentary. When the COMPUTE switch is in the IDLE position, all other control panel switches are operative and the ADDRESS STOP halt and the WAIT instruction halt conditions are reset (cleared). If the computer is in a halt condition as a result of a memory parity error, moving the COMPUTE switch to IDLE does not clear the memory parity halt condition. This condition can be cleared only by pressing the SYS RESET/CLEAR switch.
When the COMPUTE switch is moved from IDLE to RUN, the RUN indicator is lighted and the computer begins to execute instructions (at machine speed) as follows

1. The current setting of the DISPLAY indicators is taken as the next instruction to be executed, regardless of the contents of the location pointed to by the current value of the INSTRUCTION ADDRESS indicators.
2. The value of the INSTRUCTION ADDRESS indicators is incremented by 1 unless the instruction in the DISPLAY indicators was LPSD, XPSD, or a branch instruction and the branch should occur (in which case the INSTRUCTION ADDRESS indicators are set to the value established by the LPSD, XPSD, or branch instruction).
3. Instruction execution continues with the instruction in the location pointed to by the new value of the INSTRUCTION ADDRESS indicators.
When the COMPUTE switch is in the RUN position, the only switches that are operative are the POWER switch, the INTERRUPT switch, the ADDR STOP switch, the INSTR ADDR switch (in the HOLD position), and the switches in the maintenance section.
Each time the COMPUTE switch is moved from the IDLE to the STEP position, the following operations occur:
4. The current setting of the DISPLAY indicators is taken as an instruction, and the single instruction is executed.
5. The current value of the INSTRUCTION ADDRESS indicators is incremented by 1 unless the "stepped" instruction was LPSD, XPSD, or branch instruction and the branch should occur (in which case the INSTRUCTION ADDRESS indicators are set to the value established by the LPSD, XPSD, or branch instruction).
6. The instruction in the location pointed to by the new value of the INSTRUCTION ADDRESS indicator is displayed in the DISPLAY indicators.

If an instruction is being stepped (executed by moving the COMPUTE switch from IDLE to STEP), all interrupt levels are temporarily inhibited while the instruction is being executed; however, a trap condition can occur while the instruction is being executed. In this case, the XPSD instruction in the appropriate trap location is executed as if the COMPUTE switch were in the RUN position. Thus, if a trap condition occurs during a stepped instruction, the program status doubleword display automatically reflects the effects of the XPSD instruction and the DISPLAY indicators then contain the first instruction of the trap routine.

## CONTROL MODE

The CONTROL MODE switch is a three-position, keyoperated locking switch. When the switch is in the REMOTE position, the CPU is not operational. When the CONTROL MODE switch is in the LOCAL position, all controls on the PCP are operative. When the CONTROL MODE switch is in the LOCK position, all controls on the PCP (except for POWER, INTERRUPT, SENSE, and AUDIO) are inoperative. However, all indicators on tha PCP continue to indicate the various computer states. The AUDIO switch is not affected by the position of the CONTROL MODE switch. In addition, the following switches on the PCP are operative when the CONTROL MODE switch is in the LOCK position:

1. The POWER switch remains operative to allow for situations in which power must be removed from the system.
2. The INTERRUPT switch remains operative to allow the operator to interrupt the program being executed.
3. The SENSE switches remain operative to allow the operator to provide information to the program being executed.

Certain switches on the PCP are locked to specific states when the CONTROL MODE switch is in the LOCK position. The affected switches and their locked states are:

| Switch | Locked State |
| :--- | :--- |
| COMPUTE | RUN |
| WATCHDOG TIMER | NORMAL |
| INTERLEAVE SELECT | NORMAL |
| PARITY ERROR MODE | CONT |
| CLOCK MODE | CONT |

The COMPUTE switch on the PCP must be in the RUN position whenever the CONTROL MODE switch is moved either from the LOCAL to the LOCK position or from the LOCK to the LOCAL position; otherwise, an undefined operation may occur.

## MEMORY FAULT

The MEMORY FAULT indicators each correspond to a specific memory bank. Whenever a memory parity error occurs in a memory bank, the appropriate indicator is lighted and remains lighted until the indicators are reset.

When a memory parity error occurs, an interrupt pulse is also transmitted to the memory parity interrupt level.

The MEMORY FAULT indicators are reset whenever the SYS RESET/CLEAR switch is pressed or whenever the computer executes a READ DIRECT instruction coded to read the MEMORY FAULT indicators. If the reason for a MEMORY
FAULT indicator being on is overtemperature, and the condition still exists when the indicators are reset, the indicator is immediately turned on again.


#### Abstract

ALARM The ALARM indicator is used to attract the computer operator's attention, and is turned on and off (under program control) by executing a properly coded WRITE DIRECT instruction. When the ALARM indicator is lighted and the AUDIO switch is ON, a $1000-\mathrm{Hz}$ signal is sent to the computer speaker; when the AUDIO switch is not in the ON position, the speaker is disconnected. (The AUDIO switch does not affect the state of the ALARM indicator.) The ALARM indicator is reset (turned off) whenever either the CPU RESET/ CLEAR or the SYS RESET/CLEAR switch is pressed.


## AUDIO

The AUDIO switch controls all signals to the computer speaker, whether from the ALARM indicator or from the program-controlled frequency flip-flop.

## WATCHDOG TIMER

The WATCHDOG TIMER switch is used to override the instruction watchdog timer. When this switch is at NORMAL, the watchdog timer is operative; when the switch is in the OVERRIDE position, the watchdog timer is inactive.

## interleave select

The INTERLEAVE SELECT switch is used to override the normal operation of interleaved memory banks. When this switch is in the NORMAL position, memory address interleaving occurs normally; however, when the switch is in the DIAGNOSTIC position, memory addresses are not interleaved between core memory banks.

## PARITY ERROR MODE

The PARITY ERROR MODE switch controls the action of the computer when a memory parity error occurs. If the PARITY ERROR MODE switch is in the CONT (continue) position when a parity error occurs, the appropriate MEMORY FAULT indicator is turned on and an interrupt pulse is transmitted to the memory parity interrupt level. If the switch is in the HALT position when a parity error occurs, the appropriate MEMORY FAULT indicator is turned on and the computer enters a "halt" state; the memory bank in which the parity error occurred is unavailable to any access until the MEMORY FAULT indicators are reset. If the COMPUTE switch is in the RUN position during a halt, the WAIT
indicator is lighted; however, the COMPUTE switch cannot be used alone to proceed from a halt caused by a parity error. In order to proceed, the SYS RESET/CLEAR switch must first be pressed.

## PHASES

The PHASES indicators, used for maintenance functions, display certain internal operating phases of the computer. The PREPARATION indicators display computer phases during the preparation portion of an instruction cycle. The PCP (processor control panel) indicators display computer phases during processor control panel operations. The EXECUTION indicators display computer phases during the execution portion of an instruction cycle. The INT/TRAP (interrupt/trap) indicators are individually lighted when an interrupt or trap condition occurs. When the COMPUTE switch is in the IDLE position, all of the PHASES indicators are normally off except for the center PCPindicator (phase 2 is the "idle" phase for processor control panel functions).

## REGISTER SELECT

The REGISTER SELECT switch is used to display the contents of selected internal registers. When the REGISTER DISPLAY switch is in the inactive position, the DISPLAY indicators display the current contents of the internal instruction register. When the COMPUTE switch is in the IDLE position, the register selected by the REGISTER SELECT switch may be shown in the DISPLAY indicators by moving the REGISTER DISPLAY switch to the ON position.

## SENSE

The four SENSE switches are used, under program control, to set the condition code portion of the program status doubleword. When a READ DIRECT or WRITE DIRECT instruction is executed in the internal control mode, the condition code is set according to the state of the four SENSE switches. If a SENSE switch is in the set (1) position, the corresponding bit of the condition code is set to 1 ; if a SENSE switch is in the reset ( 0 ) position, the corresponding bit of the condition code is reset to 0 . The SENSE switches on the PCP are operative only if the CONTROL MODE switch is in either the LOCAL position or the LOCK position.

## CLOCK MODE

The CLOCK MODE switch controls the internal computer clock. When the switch is in the CONT (continuous) position, the clock operates at normal speed. However, when the CLOCK MODE is in the inactive (center) position, the clock enters an idle state and can be made to generate one clock pulse each time the switch is moved to the SINGLE STEP position. When the clock is pulsed by the CLOCK MODE switch, the PHASE indicators reflect the computer phase during each pulse of the clock.

## LOADING OPERATION

This section describes the procedure for initially loading programs into core memory from certain peripheral units attached to an input/output processor in the SIGMA 6 system. The computer operator may initiate a loading operation from the processor control panel with the CONTROL MODE switch in the LOCAL position.

The LOAD switch and the UNIT ADDRESS switches are used to prepare a SIGMA 6 computer for a load operation. When the LOAD switch is pressed, the following bootstrap program is stored in core memory locations $X^{\prime} 20^{\prime}$ through $X^{\prime} 29$ ':

| $\begin{aligned} & \text { Locatic } \\ & \text { (Hex.) } \end{aligned}$ | (Dec.) | Contents (Hexadecimal) | Symbolic form of Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 32 | 00000000 |  |  |
| 21 | 33 | 00000000 |  |  |
| 22 | 34 | 020000A8 |  |  |
| 23 | 35 | 0E000058 |  |  |
| 24 | 36 | 00000011 |  |  |
| 25 | 37 | $00000 \times x{ }^{\dagger}$ |  |  |
| 26 | 38 | 32000024 | LW,0 | 36 |
| 27 | 39 | CC000025 | SIO,0 | *37 |
| 28 | 40 | CD000025 | T10,0 | *37 |
| 29 | 41 | $69 C 00028$ | BCS,12 | 40 |

When the LOAD switch is pressed, the selected peripheral device is not activated, and no other indicators or controls are affected; only core memory is altered.

## LOAD PROCEDURE

To assure correct operation of the loading process, the following sequence should always be used when initiating a load operation:

1. Place the COMPUTE switch in the IDLE position.
2. Press the SYS RESET/CLEAR switch.
3. Set the UNIT ADDRESS switches to the address of the desired peripheral unit.
4. Press the LOAD switch.
5. Place the COMPUTE switch in the RUN position.

After the COMPUTE switch is placed in the RUN position, in step 5, the following actions occur:

1. The first record on the selected peripheral device is read into memory locations $X^{\prime} 2 A^{\prime}$ through $X^{\prime} 3 F^{\prime}$. The previous contents of general register 0 are destroyed as a result of executing the bootstrap program in locations X'26' through X'29'.

[^8]2. After the record has been read, the next instruction is taken from location $X^{\prime} 2 A^{\prime}$ (provided that no error condition has been detected by the device or input/output processor).
3. When the instruction in location $X^{\prime} 2 A^{\prime}$ is executed, the unit device and device controller selected for loading are capable of accepting a new SIO instruction.
4. Further I/O operations from the load unit may be accomplished by coding subsequent $1 / O$ instructions to indirectly address location X'25'.

## LOAD OPERATION DETAILS

The first executed instruction of the bootstrap program (in location $X^{\prime} 26^{\prime}$ ) loads general register 0 with the doubleword address of the first I/O command doubleword. The I/O address for the SIO instruction in location X' $^{\prime 27}$ is the 11 low-order bits of location $X^{\prime} 25^{\prime}$ (which have been set equal to the load unit address as a result of pressing the LOAD switch). During the SIO instruction, general register 0 points to locations $X^{\prime} 22$ ' and $X^{\prime} 23$ ' as the first I/O command doubleword for the selected device. This command doubleword contains an order that instructs the selected peripheral device to read 88 ( $\mathrm{X}^{\prime}: 53^{\prime}$ ) bytes into consecutive memory locations starting at word location $X^{\prime} 2 A^{\prime}$ (byte location $\left.X^{\prime} A 8^{\prime}\right)$. At the completion of the read operation, neither data chaining nor command chaining is called for in the I/O command doubleword. Also, the suppress
incorrect length flag is set to 1 so that an incorrect length indication will not be considered an error. (This means that no transmission error halt will result if the first record is either less than or greater than 88 bytes. If the record is greater than 88 bytes, only the first 88 bytes will be stored in memory.) After the SIO instruction, the computer executes a TIO instruction with the same effective address as the SIO instruction. The TIO instruction is coded to accept only condition code data. The BCS instruction in location $X^{\prime} 29^{\prime}$ will cause a branch back to the TIO instruction as long as either CC1 or CC2 (or both) is set to 1 . In normal operation, CCl is reset to 0 and CC2 remains set to 1 until the device can accept another SIO instruction, at which time the next instruction will be taken from location $X^{\prime} 2 A^{\prime}$.

If a transmission error or equipment malfunction is detected by either the device or the IOP, the IOP instructs the device to halt and initiate an "unusual end" interrupt signal (as specified by the appropriate flags in the I/O command doubleword). The "unusual end" interrupt will be ignored, however, since all interrupt levels have been disarmed by pressing the SYS RESET/CLEAR switch prior to loading. The device will not accept another SIO while the device interrupt is pending and, therefore, the BCS instruction in location X'29' will continue to branch to location X'28'. The correct operator action at this point is to repeat the load procedure. If there is no $1 / O$ address recognition of the load unit, the SIO instruction will not cause any I/O action and CCl will continue to be set to 1 by the SIO and TIO instructions; thus causing the BCS instruction to branch.

## APPENDIX A. REFERENCE TABLES

This appendix contains the following reference material:
Title
XDS Standard Symbols and Codes
XDS Standard 8-Bit Computer Codes (EBCDIC)
XDS Standard 7-Bit Communication Codes (ANSCII)
XDS Standard Symbol-Code Correspondences
Hexadecimal Arithmetic
$\quad$ Addition Table
$\quad$ Multiplication Table
$\quad$ Table of Powers of Sixteen 10
Table of Powers of Ten 16
Hexadecimal-Decimal Integer Conversion Table
Hexadecimal-Decimal Fraction Conversion Table
Table of Powers of Two
Mathematical Constants
XDS STANDARD SYMBOLS AND CODES

The symbol and code standards described in this publication are applicable to all XDS products, both hardware and software. They may be expanded or altered from time to time to meet changing requirements.

The symbols listed here include two types: graphic symbols and control characters. Graphic symbols are displayable and printable; control characters are not. Hybrids are SP, the symbol for a blank space; and DEL, the delete code, which is not considered a control command.

Three types of code are shown: (1) the 8-bit XDS Standard Computer Code, i.e., the XDS Extended Binary-CodedDecimal Interchange Code (EBCDIC); (2) the 7-bit American National Standard Code for Information Interchange (ANSCII); and (3) the XDS standard card code.

## XDS STANDARD CHARACTER SETS

## 1. EBCDIC



63-character set: same as above plus $\not \subset$ ! ?
" ᄀ
89-character set: same as 63-character set plus lowercase letters
2. ANSCII


95-character set: same as above plus lowercase letters and $\} \quad: \sim$,

## CONTROL CODES

In addition to the standard character sets listed above, the XDS symbol repertoire includes 37 control codes and the hybrid code DEL (hybrid code SP is considered part of all character sets). These are listed in the table titled XDS Standard Symbol-Code Correspondences.

## SPECIAL CODE PROPERTIES

The following two properties of all XDS standard codes will be retained for future standard code extensions:

1. All control codes, and only the control codes, have their two high-order bits equal to "00". DEL is not considered a control code.
2. No two graphic EBCDIC codes have their seven loworder bits equal.


NOTES:
1 The characters ~ $\backslash \mid\}[]$ are ANSCII characters that do not appear in any of the XDS EBCDIC-based character sets, though they are shown in the EBCDIC table.

2 The characters $\not \& \mid \supseteq$ appear in the XDS 63- and 89 -character EBCDIC sets but not in either of the XDS ANSCII-based sets. However, XDS software translates the characters $\& \|$ into ANSCII characters as follows:

| $\frac{\text { EBCDIC }}{1}$ | $=\frac{\text { ANSCII }}{1(6-0)}$ |
| :---: | :---: |
| 1 |  |
| $\sim(7-12)$ |  |
| $\sim$ | $\sim(7-14)$ |

3 The EBCDIC control codes in columns 0 and $I$ and their binary representation are exactly the some as those in the ANSCII table, except for two interchanges: LF/NL with NAK, and HT with ENQ.

4 Characters enclosed in heavy lines are included only in the XDS standard 63and 89 -character EBCDIC sets.

5 These characters are included only in the XDS standord 89 -character EBCDIC set.

# XDS STANDARD 7-BIT COMMUNICATION CODES (ANSCII) 

|  |  |  | Most Significant Digits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l\|l\|} \hline \operatorname{Decimal}^{2} \\ \text { (rows) } \quad \text { (col's.) } \rightarrow \\ \hline \end{array}$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  | 1 | Binary 1 | $\times 000$ | $\times 001$ | $\times 010$ | $\times 011$ | $\times 100$ | $\times 101$ | $\times 110$ | $\times 111$ |
|  | 0 | 0000 | NUL | DLE | SP | 0 | @ | P | - | P |
|  | 1 | 0001 | SOH | DCl | $!^{5}$ | 1 | A | Q | 0 | 9 |
|  | 2 | 0010 | STX | DC2 | " | 2 | 8 | R | b | r |
|  | 3 | 0011 | ETX | DC3 | * | 3 | C | S | c | $s$ |
|  | 4 | 0100 | EOT | DC4 | \$ | 4 | D | T | d | t |
|  | 5 | 0101 | ENQ | NAK | \% | 5 | E | U | e | $\checkmark$ |
|  | 6 | 0110 | ACK | SYN | \& | 6 | F | $\checkmark$ | $f$ | $\checkmark$ |
|  | 7 | 0111 | BEL | ETB | , | 7 | G | w | 9 | w |
|  | 8 | 1000 | BS | CAN | 1 | 8 | H | $x$ | h | $\times$ |
|  | 9 | 1001 | HT | EM | ) | 9 | 1 | $Y$ | i | $y$ |
|  | 10 | 1010 | $\begin{aligned} & \mathrm{LF} \\ & \mathrm{NL} \end{aligned}$ | SUB | * | : | J | Z | j | $z$ |
|  | 11 | 1011 | VT | ESC | + | ; | K | [ ${ }^{5}$ | k | \{ |
|  | 12 | 1100 | FF | FS | , | $<$ | L | $\backslash$ | 1 | 1 |
|  | 13 | 1101 | CR | GS | - | $=$ | M | $]^{5}$ | m | \} |
|  | 14 | 1110 | SO | RS | . | > | N | 4~5 | $n$ | $\sim 4$ |
|  | 15 | 1111 | SI | US | 1 | ? | 0 | -4 | $\bigcirc$ | DEL |
| 23 |  |  |  |  |  |  |  |  |  |  |

NOTES:

1 Most significant bit, added for 8-bit format, is either 0 or even parity.
Columns 0-1 are control codes.
Columns 2-5 correspond to the XDS 64-character ANSCII set. Columns 2-7 correspond to the XDS 95 -character ANSCII set.

- On many current teletypes, the symbol

| $\sim$ | is | 1 | $(5-14)$ |
| :--- | :--- | :--- | :--- |
| $\sim$ | is | - | $(5-15)$ |
| $\sim$ | is | ESC or ALTMODE control (7-14) |  |

and none of the symbols appearing in columns 6-7 are provided. Except for the three symbol differences noted above, therefore, such teletypes provide all the characters in the XDS 64 -character ANSCII set. (The XDS 7015 Remote Keyboard Printer provides the 64 -character ANSCII set also, but prints ${ }^{\sim}$ as $\wedge$.)

5 On the XDS 7670 Remote Batch Terminal, the symbol

| 1 | is | 1 | $(2-1)$ |
| :--- | :--- | :--- | :--- |
| $[$ | is | $\not a$ | $(5-11)$ |
| $]$ | is | 1 | $(5-13)$ |
| $\sim$ | is | $\square$ | $(5-14)$ |

and none of the symbols appearing in columns 6-7 are provided. Except for the four symbol differences noted above, therefore, this terminal provides all the characters in the XDS 64character ANSCII set.

| EBCDIC ${ }^{\dagger}$ |  | Symbol | Cord Code | ANSCII ${ }^{\text {+ }}$ | Meaning | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex. | Dec. |  |  |  |  |  |
| 00 | 0 | NUL | 12-0-9-8-1 | 0-0 | null | 00 through 23 and 2F are control codes. |
| 01 | 1 | SOH | 12-9-1 | 0-1 | start of header |  |
| 02 | 2 | STX | 12-9-2 | 0-2 | start of text |  |
| 03 | 3 | ETX | 12-9-3 | 0-3 | end of text |  |
| 04 | 4 | EOT | 12-9-4 | 0-4 | end of transmission |  |
| 05 | 5 | HT | 12-9-5 | 0-9 | horizontal tab |  |
| 06 | 6 | ACK | 12-9-6 | 0-6 | acknowledge (positive) |  |
| 07 | 7 | BEL | 12-9-7 | 0-7 | bell |  |
| 08 | 8 | BS or EOM | 12-9-8 | 0-8 | backspace or end of message | EOM is used only on XDS Keyboard/ |
| 09 | 9 | ENQ | 12-9-8-1 | 0-5 | enquiry | Printers Models 7012, 7020, 8091, |
| OA | 10 | NAK | 12-9-8-2 | 1-5 | negative acknowledge | and 8092. |
| OB | 11 | VT | 12-9-8-3 | $0-11$ | vertical tob |  |
| $\bigcirc \mathrm{C}$ | 12 | FF | 1 2-9-8-4 | 0-12 | form feed |  |
| OD | 13 | CR | 12-9-8-5 | 0-13 | carriage return |  |
| OE | 14 | SO | 12-9-8-6 | 0-14 | shift out |  |
| OF | 15 | SI | 12-9-8-7 | 0-15 | shift in |  |
| 10 | 16 | DLE | 12-11-9-8-1 | 1-0 | data link escape |  |
| 11 | 17 | DC1 | 11-9-1 | 1-1 | device control 1 |  |
| 12 | 18 | DC2 | 11-9-2 | 1-2 | device control 2 |  |
| 13 | 19 | DC3 | 11-9-3 | 1-3 | device control 3 |  |
| 14 | 20 | DC4 | 11-9-4 | 1-4 | device control 4 |  |
| 15 | 21 | LF or NL | 11-9-5 | 0-10 | line feed or new line |  |
| 16 | 22 | SYN | 11-9-6 | 1-6 | sync |  |
| 17 | 23 | ETB | 11-9-7 | 1-7 | end of transmission block |  |
| 18 | 24 | CAN | 11-9-8 | 1-8 | cancel |  |
| 19 | 25 | EM | $11-9-8-1$ | 1-9 | end of medium |  |
| 1 A | 26 | SUB | 11-9-8-2 | 1-10 | substitute | Replaces characters with parity error. |
| 1 B | 27 | ESC | 11-9-8-3 | 1-11 | escape |  |
| 1 C | 28 | FS | 11-9-8-4 | 1-12 | file separator |  |
| 10 | 29 | GS | 11-9-8-5 | 1-13 | group separator |  |
| 1E | 30 | RS | 11-9-8-6 | 1-14 | record separator |  |
| IF | 31 | US | 11-9-8-7 | 1-15 | unit separator |  |
| 20 | 32 | ds | 11-0-9-8-1 |  | digit selector | 20 through 23 are used with |
| 21 | 33 | ss | 0-9-1 |  | significance start | Sigma EDIT BYTE STRING (EBS) |
| 22 | 34 | fs | 0-9-2 |  | field separation | instruction - not input/output con- |
| 23 | 35 | si | 0-9-3 |  | immediate significance start | trol codes. |
| 24 | 36 |  | 0-9-4 |  |  | 24 through 2 E are unassigned. |
| 25 | 37 |  | 0-9-5 |  |  |  |
| 26 | 38 |  | 0-9-6 |  |  |  |
| 27 | 39 |  | 0-9-7 |  |  |  |
| 28 | 40 |  | 0-9-8 |  |  |  |
| 29 | 41 |  | 0-9-8-1 |  |  |  |
| 2A | 42 |  | 0-9-8-2 |  |  |  |
| 2B | 43 |  | 0-9-8-3 |  |  |  |
| 2C | 44 |  | 0-9-8-4 |  |  |  |
| 2D | 45 |  | 0-9-8-5 |  |  |  |
| 2E | 46 |  | 0-9-8-6 |  |  |  |
| 2 F | 47 |  | 0-9-8-7 |  |  |  |
| 30 | 48 |  | 12-11-0-9-8-1 |  |  | 30 through 3F are unassigned. |
| 31 | 49 |  | 9-1 |  |  |  |
| 32 | 50 |  | 9-2 |  |  |  |
| 33 | 51 |  | 9-3 |  |  |  |
| 34 | 52 |  | 9-4 |  |  |  |
| 35 | 53 |  | 9-5 |  |  |  |
| 36 | 54 |  | 9-6 |  |  |  |
| 37 | 55 |  | $9-7$ |  |  |  |
| 38 39 | 56 |  | $9-8$ |  |  |  |
| 38 38 | 56 58 |  | $9-8-1$ $9-8-2$ |  |  |  |
| 3B | 59 |  | 9-8-3 |  |  |  |
| 3 C | 60 |  | 9-8-4 |  |  |  |
| 3 D | 61 |  | 9-8-5 |  |  |  |
| 3E | 62 |  | 9-8-6 |  |  |  |
| 3F | 63 |  | 9-8-7 |  |  |  |
| ${ }^{\dagger}$ Hexadecimal and decimal notation. <br> ${ }^{\text {tt }}$ Decimal notation (column-row). |  |  |  |  |  |  |



XDS STANDARD SYMBOL-CODE CORRESPONDENCES (cont.)

| EBCDIC ${ }^{\dagger}$ |  | Symbol | Card Code | ANSCII ${ }^{\text {tt }}$ | Meaning | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex. | Dec. |  |  |  |  |  |
| 80 | 128 |  | 12-0-8-1 |  |  | 80 is unassigned. |
| 81 | 129 | a | 12-0-1 | 6-1 |  | 81-89, 91-99, A2-A9 comprise the |
| 82 | 130 | b | 12-0-2 | 6-2 |  | lowercase alphabet. Available |
| 83 | 131 | c | 12-0-3 | 6-3 |  | only in XDS standard 89- and 95- |
| 84 | 132 | d | 12-0-4 | 6-4 |  | character sets. |
| 85 | 133 | e | 12-0-5 | 6-5 |  |  |
| 86 | 134 | $f$ | 12-0-6 | 6-6 |  |  |
| 87 | 135 | 9 | 12-0-7 | 6-7 |  |  |
| 88 | 136 | h | 12-0-8 | 6-8 |  |  |
| 89 | 137 | i | 12-0-9 | 6-9 |  |  |
| 8A | 138 |  | 12-0-8-2 |  |  | 84 through 90 are unassigned. |
| 8 B | 139 |  | 12-0-8-3 |  |  |  |
| 8C | 140 |  | 12-0-8-4 |  |  |  |
| 8D | 141 |  | 12-0-8-5 |  |  |  |
| 8E | 142 |  | 12-0-8-6 |  |  |  |
| 8F | 143 |  | 12-0-8-7 |  |  |  |
| 90 | 144 |  | 12-11-8-1 |  |  |  |
| 91 | 145 | j | 12-11-1 | 6-10 |  |  |
| 92 | 146 | k | 12-11-2 | 6-11 |  |  |
| 93 | 147 | 1 | 12-11-3 | 6-12 |  |  |
| 94 | 148 | n | 12-11-4 | 6-13 |  |  |
| 95 | 149 | n | 12-11-5 | 6-14 |  |  |
| 96 | 150 | - | 12-11-6 | 6-15 |  |  |
| 97 | 151 | p | 12-11-7 | 7-0 |  |  |
| 98 | 152 | q | 12-11-8 | 7-1 |  |  |
| 99 | 153 |  | 12-11-9 | 7-2 |  |  |
| 9A | 154 |  | 12-11-8-2 |  |  | 9A through Al are unassigned. |
| 98 | 155 |  | 12-11-8-3 |  |  |  |
| 9 C | 156 |  | 12-11-8-4 |  |  |  |
| 90 | 157 |  | 12-11-8-5 |  |  |  |
| 9 E | 158 |  | 12-11-8-6 |  |  |  |
| 9F | 159 |  | 12-11-8-7 |  |  |  |
| A0 | 160 |  | 11-0-8-1 |  |  |  |
| Al | 161 |  | 11-0-1 |  |  |  |
| A2 | 162 | s | 11-0-2 | 7-3 |  |  |
| A3 | 163 | $\dagger$ | 11-0-3 | 7-4 |  |  |
| A4 | 164 | $\checkmark$ | 11-0-4 | 7-5 |  |  |
| A5 | 165 | $v$ | 11-0-5 | 7-6 | . |  |
| A6 | 166 | w | 11-0-6 | 7-7 |  |  |
| A7 | 167 | x | 11-0-7 | 7-8 |  |  |
| A8 | 168 | y | 11-0-8 | 7-9 |  |  |
| A9 | 169 | 2 | 11-0-9 | 7-10 |  |  |
| AA | 170 |  | 11-0-8-2 |  |  | AA through 80 are unassigned. |
| $A B$ | 171 |  | 11-0-8-3 |  |  |  |
| $A C$ | 172 |  | 11-0-8-4 |  |  |  |
| AD | 173 |  | 11-0-8-5 |  |  |  |
| AE | 174 |  | 11-0-8-6 |  |  |  |
| AF | 175 |  | 11-0-8-7 |  |  |  |
| B0 | 176 |  | 12-11-0-8-1 |  |  |  |
| BI | 177 |  | 12-11-0-1 | 5-12 | backslash |  |
| 82 | 178 | \{ | 12-11-0-2 | 7-11 | left brace |  |
| B3 | 179 | \} | 12-11-0-3 | 7-13 | right brace |  |
| B4 | 180 |  | 12-11-0-4 | 5-11 | ieft bracket | On Model 7670, [ is $¢$. |
| B5 | 181 | ] | 12-11-0-5 | 5-13 | right bracket | On Model 7670, $]$ is!. |
| B6 | 182 |  | 12-11-0-6 |  |  | B6 through BF are unassigned. |
| B7 | 183 |  | 12-11-0-7 |  |  |  |
| B8 | 184 |  | 12-11-0-8 |  |  |  |
| B9 | 185 |  | 12-11-0-9 |  |  |  |
| BA | 186 |  | 12-11-0-8-2 |  |  |  |
| BB | 187 |  | 12-11-0-8-3 |  |  |  |
| BC | 188 |  | 12-11-0-8-4 |  |  |  |
| BD | 189 |  | 12-11-0-8-5 |  |  |  |
| BE | $190$ |  | $12-11-0-8-6$ |  |  |  |
| BF | 191 |  | 12-11-0-8-7 |  |  |  |
| ${ }^{\dagger}$ Hexadecimal and decimal notation. ${ }^{\text {tt }}$ Decimal notation (column-row). |  |  |  |  |  |  |

XDS STANDARD SYMBOL-CODE CORRESPONDENCES (cont.)

hexadecimal arithmetic
addition table

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | ${ }_{0} 0$ | 0 C | OD | OE | OF | 10 |
| 2 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | 0 C | OD | OE | OF | 10 | 11 |
| 3 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 |
| 4 | 05 | 06 | 07 | 08 | 09 | OA | OB | $\propto$ | OD | OE | OF | 10 | 11 | 12 | 13 |
| 5 | 06 | 07 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 |
| 6 | 07 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 |
| 7 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 8 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 9 | OA | OB | 0 C | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| A | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 8 | 0 C | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A |
| C | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1 B |
| D | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1 B | 1 C |
| E | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1 D |
| F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | IE |

multiplication table

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 04 | 06 | 08 | OA | 0 | OE | 10 | 12 | 14 | 16 | 18 | 1A | 1 C | IE |
| 3 | 06 | 09 | OC | OF | 12 | 15 | 18 | 1B | 1E | 21 | 24 | 27 | 2A | 2D |
| 4 | 08 | $0 C$ | 10 | 14 | 18 | 1 C | 20 | 24 | 28 | 2 C | 30 | 34 | 38 | $3 C$ |
| 5 | OA | OF | 14 | 19 | IE | 23 | 28 | 2D | 32 | 37 | 3 C | 41 | 46 | 4 B |
| 6 | OC | 12 | 18 | IE | 24 | 2A | 30 | 36 | 3 C | 42 | 48 | 4E | 54 | 5A |
| 7 | OE | 15 | 1 C | 23 | 2A | 31 | 38 | 3 F | 46 | 4D | 54 | 5B | 62 | 69 |
| 8 | 10 | 18 | 20 | 28 | 30 | 38 | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 |
| 9 | 12 | 18 | 24 | 2D | 36 | 3 F | 48 | 51 | 5A | 63 | 6 C | 75 | 7 E | 87 |
| A | 14 | IE | 28 | 32 | 3 C | 46 | 50 | 5A | 64 | 6 E | 78 | 82 | 8 C | 96 |
| B | 16 | 21 | 2 C | 37 | 42 | 4D | 58 | 63 | 6 E | 79 | 84 | 8 F | 9A | A5 |
| C | 18 | 24 | 30 | $3 C$ | 48 | 54 | 60 | 6 C | 78 | 84 | 90 | 9 C | A8 | B4 |
| D | 1A | 27 | 34 | 41 | 4 E | 58 | 68 | 75 | 82 | 8 F | 9 C | A9 | B6 | C3 |
| E | 1 C | 2A | 38 | 46 | 54 | 62 | 70 | 7 E | 8 C | 9A | A8 | B6 | C4 | D2 |
| F | IE | 2D | 3 C | 4B | 5A | 69 | 78 | 87 | 96 | A5 | B4 | C3 | D2 | E1 |

## TABLE OF POWERS OF SIXTEEN

|  |  |  |  |  | $16^{n}$ | n |  |  | $16^{-n}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 1 | 0 | 0.10000 | 00000 | 00000 | 00000 | $x$ | 10 |
|  |  |  |  |  | 16 | 1 | 0.62500 | 00000 | 00000 | 00000 | $x$ | $10^{-1}$ |
|  |  |  |  |  | 256 | 2 | 0.39062 | 50000 | 00000 | 00000 | $\times$ | $10^{-2}$ |
|  |  |  |  | 4 | 096 | 3 | 0.24414 | 06250 | 00000 | 00000 | $\times$ | $10^{-3}$ |
|  |  |  |  | 65 | 536 | 4 | 0.15258 | 78906 | 25000 | 00000 | $\times$ | $10^{-4}$ |
|  |  |  | 1 | 048 | 576 | 5 | 0.95367 | 43164 | 06250 | 00000 | $\times$ | $10^{-6}$ |
|  |  |  | 16 | 777 | 216 | 6 | 0.59604 | 64477 | 53906 | 25000 | $\times$ | $10^{-7}$ |
|  |  |  | 268 | 435 | 456 | 7 | 0.37252 | 90298 | 46191 | 40625 | $x$ | $10^{-8}$ |
|  |  | 4 | 294 | 967 | 296 | 8 | 0.23283 | 06436 | 53869 | 62891 | $\times$ | $10^{-9}$ |
|  |  | 68 | 719 | 476 | 736 | 9 | 0.14551 | 91522 | 83668 | 51807 | $x$ | $10^{-10}$ |
|  | 1 | 099 | 511 | 627 | 776 | 10 | 0.90949 | 47017 | 72928 | 23792 | $\times$ | $10^{-12}$ |
|  | 17 | 592 | 186 | 044 | 416 | 11 | 0.56843 | 41886 | 08080 | 14870 | $x$ | $10^{-13}$ |
|  | 281 | 474 | 976 | 710 | 656 | 12 | 0.35527 | 13678 | 80050 | 09294 | $x$ | $10^{-14}$ |
| 4 | 503 | 599 | 627 | 370 | 496 | 13 | 0.22204 | 46049 | 25031 | 30808 | $\times$ | $10^{-15}$ |
| 72 | 057 | 594 | 037 | 927 | 936 | 14 | 0.13877 | 78780 | 78144 | 56755 | $\times$ | $10^{-16}$ |
| 1152 | 921 | 504 | 606 | 846 | 976 | 15 | 0.86736 | 17379 | 88403 | 54721 | $\times$ | $10^{-18}$ |

## TABLE OF POWERS OF TEN

|  |  |  | $10^{n}$ | n |  | $10^{-}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 0 | 1.0000 | 0000 | 0000 | 0000 |  |  |
|  |  |  | A | 1 | 0.1999 | 9999 | 9999 | 999 A |  |  |
|  |  |  | 64 | 2 | 0.28 F 5 | C28F | 5 C 28 | F5C3 | $x$ | $16^{-1}$ |
|  |  |  | 3E8 | 3 | 0.4189 | 374 B | C6A7 | EF9E | x | $16^{-2}$ |
|  |  |  | 2710 | 4 | 0.68 DB | 8 BAC | 710 C | B 296 | x | $16^{-3}$ |
|  |  | 1 | 86 A0 | 5 | $0 . A 7$ C5 | AC47 | 1B47 | 8423 | $\times$ | $16^{-4}$ |
|  |  | F | 4240 | 6 | 0.10 C 6 | F7A0 | B5ED | 8D37 | $x$ | $16^{-4}$ |
|  |  | 98 | 9680 | 7 | 0.1AD7 | F29A | BCAF | 4858 | $x$ | $16^{-5}$ |
|  |  | 5F5 | E100 | 8 | 0.2 AF 3 | 1 DC4 | 6118 | 73 BF | $x$ | $16^{-6}$ |
|  |  | 3B9A | CA00 | 9 | 0.44 B 8 | 2 FAO | 9 B 5 A | 52CC | $x$ | $16^{-7}$ |
|  | 2 | 540 B | E400 | 10 | 0.6 DF 3 | 7F67 | 5EF6 | E ADF | $x$ | $16^{-8}$ |
|  | 17 | 4876 | E800 | 11 | 0.AFE B | FF0B | CB 24 | AAF F | $x$ | $16^{-9}$ |
|  | E 8 | D4A5 | 1000 | 12 | 0.1197 | 9981 | 2 DE A | 1119 | x | $16^{-9}$ |
|  | 918 | 4E72 | A000 | 13 | 0.1 C 25 | C268 | 4976 | 81C2 | x | $16^{-10}$ |
|  | 5 AF 3 | 107 A | 4000 | 14 | 0.2 D09 | 370 D | 4257 | 3604 | $x$ | $16^{-11}$ |
| 3 | 8D7E | A4C6 | 8000 | 15 | 0.480 E | BE7B | 9 D5 8 | 566D | $x$ | $16^{-12}$ |
| 23 | 86F2 | 6 FCl | 0000 | 16 | 0.734 A | CA5 F | 6226 | FOAE | $x$ | $16^{-13}$ |
| 163 | 4578 | 5 D8A | 0000 | 17 | $0 . \mathrm{B} 877$ | AA3 2 | 36 A4 | B 449 | $x$ | $16^{-14}$ |
| DE 0 | B683 | A764 | 0000 | 18 | 0.1272 | . 5 DD 1 | D243 | ABAI | x | $16^{-14}$ |
| 8 AC7 | 2304 | 89E8 | 0000 | 19 | 0.1 D83 | C94F | B6 D2 | AC35 | x | $16^{-15}$ |

## HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE

The table below provides for direct conversions between hexadecimal integers in the range 0 -FFF and decimal integers in the range 0-4095. For conversion of larger integers, the table values may be added to the following figures:


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 0266 | 0267 | 0268 | 0269 | 0270 | 0271 |
| 110 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
| 120 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
| 130 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 0314 | 0315 | 0316 | 0317 | 0318 | 0319 |
| 140 | 0320 | 0321 | 0322 | 0323 | 0324 | 0325 | 0326 | 0327 | 0328 | 0329 | 0330 | 0331 | 0332 | 0333 | 0334 | 0335 |
| 150 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 | 0344 | 0345 | 0346 | 0347 | 0348 | 0349 | 0350 | 0351 |
| 160 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 | 0360 | 0361 | 0362 | 0363 | 0364 | 0365 | 0366 | 0367 |
| 170 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 180 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
| 190 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
| 1 A 0 | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
| 180 | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 | 0440 | 0441 | 0442 | 0443 | 0444 | 0445 | 0446 | 0447 |
| 1 Co | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 | 0456 | 0457 | 0458 | 0459 | 0460 | 0461 | 0462 | 0463 |
| 100 | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0471 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| 1EO | 0480 | 0481 | 0482 | 0483 | 0484 | 0485 | 0486 | 0487 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
| 1F0 | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 0503 | 0504 | 0505 | 0506 | 0507 | 0508 | 0509 | 0510 | 0511 |
| 200 | 0512 | 0513 | 0514 | 0515 | 0516 | 0517 | 0518 | 0519 | 0520 | 0521 | 0522 | 0523 | 0524 | 0525 | 0526 | 0527 |
| 210 | 0528 | 0529 | 0530 | J531 | 0532 | 0533 | 0534 | 0535 | 0536 | 0537 | 0538 | 0539 | 0540 | 0541 | 0542 | 0543 |
| 220 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 230 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 |
| 240 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 0583 | 0584 | 0585 | 0586 | 0587 | 0588 | 0589 | 0590 | 0591 |
| 250 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 0599 | 0600 | 0601 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 |
| 260 | 0608 | 0609 | 0610 | 0611 | 0612 | 0613 | 0614 | 0615 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 |
| 270 | 0624 | 0625 | 0626 | 0627 | 0628 | 0629 | 0630 | 0631 | 0632 | 0633 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 |
| 280 | 0640 | 0641 | 0642 | 0643 | 0644 | 0645 | 0646 | 0647 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 |
| 290 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 |
| 2A0 | 0672 | 0673 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 0680 | 0681 | 0682 | 0683 | 0684 | 0685 | 0686 | 0687 |
| 280 | 0688 | 0689 | 0690 | 0691 | 0692 | 0693 | 0694 | 0695 | 0696 | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2 CO | 0704 | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 0718 | 0719 |
| 2D0 | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0726 | 0727 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 0735 |
| 2EO | 0736 | 0737 | 0738 | 0739 | 0740 | 0741 | 0742 | 0743 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2FO | 0752 | 0753 | 0754 | 0755 | 0756 | 0757 | 0758 | 0759 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
| 300 | 0768 | 0769 | 0770 | 0771 | 0772 | 0773 | 0774 | 0775 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 310 | 0784 | 0785 | 0786 | 0787 | 0788 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 320 | 0800 | 0801 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 330 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 | 0824 | 0825 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 340 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 350 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0862 | 0863 |
| 360 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | 0870 | 0871 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 370 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
| 380 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | 0910 | 0911 |
| 390 | 0912 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 | 0920 | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3 AO | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 3B0 | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3C0 | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
| 3D0 | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E0 | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| 3F0 | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 1032 | 1033 | 1034 | 1035 | 1036 | 1037 | 1038 | 1039 |
| 410 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1046 | 1047 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 420 | 1056 | 1057 | 1058 | 1059 | 1060 | 1061 | 1062 | 1063 | 1064 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 430 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 |
| 440 | 1088 | 1089 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 450 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 460 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 470 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 480 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 490 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 |
| 4A0 | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 4B0 | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 |
| $4 \mathrm{C0}$ | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 1223 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 4D0 | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1238 | 1239 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 |
| 4E0 | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 4F0 | 1264 | 1265 | 1266 | 1267 | 1268 | 1269 | 1270 | 1271 | 1272 | 1273 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 |
| 500 | 1280 | 1281 | 1282 | 1283 | 1284 | 1285 | 1286 | 1287 | 1288 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
| 510 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1311 |
| 520 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 | 1320 | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1327 |
| 530 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 | 1336 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
| 540 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 | 1352 | 1353 | 1354 | 1355 | 1356 | 1357 | 1358 | 1359 |
| 550 | 1360 | 1361 | 1362 | 1363 | 1364 | 1365 | 1366 | 1367 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
| 560 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1383 | 1384 | 1385 | 1386 | 1387 | 1388 | 1389 | 1390 | 1391 |
| 570 | 1392 | 1393 | 1394 | 1395 | 1396 | 1397 | 1398 | 1399 | 1400 | 1401 | 1402 | 1403 | 1404 | 1405 | 1406 | 1407 |
| 580 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
| 590 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
| 5A0 | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
| 5BO | 1456 | 1457 | 1458 | 1459 | 1460 | 1461 | 1462 | 1463 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 1471 |
| 5C0 | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1478 | 1479 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
| 500 | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
| 5E0 | 1504 | 1505 | 1506 | 1507 | 1508 | 1509 | 1510 | 1511 | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 1518 | 1519 |
| 5F0 | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |
| 600 | 1536 | 1537 | 1538 | 1539 | 1540 | 1541 | 1542 | 1543 | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 |
| 610 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 1560 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 |
| 620 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 1576 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1583 |
| 630 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 1592 | 1593 | 1594 | 1595 | 1596 | 1597 | 1598 | 1599 |
| 640 | 1600 | 1601 | 1602 | 1603 | 1604 | 1605 | 1606 | 1607 | 1608 | 1609 | 1610 | 1611 | 1612 | 1613 | 1614 | 1615 |
| 650 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 |
| 660 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 1638 | 1639 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | 1646 | 1647 |
| 670 | 1648 | 1649 | 1650 | 1651 | 1652 | 1653 | 1654 | 1655 | 1656 | 1657 | 1658 | 1659 | 1660 | 1661 | 1662 | 1663 |
| 680 | 1664 | 1665 | 1666 | 1667 | 1668 | 1669 | 1670 | 1671 | 1672 | 1673 | 1674 | 1675 | 1676 | 1677 | 1678 | 1679 |
| 690 | 1680 | 1681 | 1682 | 1683 | 1684 | 1685 | 1686 | 1687 | 1688 | 1689 | 1690 | 1691 | 1692 | 1693 | 1694 | 1695 |
| 6AO | 1696 | 1697 | 1698 | 1699 | 1700 | 1701 | 1702 | 1703 | 1704 | 1705 | 1706 | 1707 | 1708 | 1709 | 1710 | 1711 |
| 6 BO | 1712 | 1713 | 1714 | 1715 | 1716 | 1717 | 1718 | 1719 | 1720 | 1721 | 1722 | 1723 | 1724 | 1725 | 1726 | 1727 |
| 6C0 | 1728 | 1729 | 1730 | 1731 | 1732 | 1733 | 1734 | 1735 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 |
| 600 | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 |
| 6 E0 | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 6 F0 | 1776 | 1777 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 1787 | 1788 | 1789 | 1790 | 1791 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 700 | 1792 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1806 | 1807 |
| 710 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 720 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 730 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 1855 |
| 740 | 1856 | 1857 | 1858 | 1859 | 1860 | 1861 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1868 | 1869 | 1870 | 1871 |
| 750 | 1872 | 1873 | 1874 | 1875 | 1876 | 1877 | 1878 | 1879 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1886 | 1887 |
| 760 | 1888 | 1889 | 1890 | 1891 | 1892 | 1893 | 1894 | 1895 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 770 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 1914 | 1915 | 1916 | 1917 | 1918 | 1919 |
| 780 | 1920 | 1921 | 1922 | 1923 | 1924 | 1925 | 1926 | 1927 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 790 | 1936 | 1937 | 1938 | 1939 | 1940 | 1941 | 1942 | 1943 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 7A0 | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1966 | 1967 |
| 7B0 | 1968 | 1969 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 1982 | 1983 |
| 7C0 | 1984 | 1985 | 1986 | 1987 | 1988 | 1989 | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 | 1999 |
| 700 | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
| 7E0 | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 |
| 7F0 | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 | 2040 | 2041 | 2042 | 2043 | 2044 | 2045 | 2046 | 2047 |
| 800 | 2048 | 2049 | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2062 | 2063 |
| 810 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 |
| 820 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2086 | 2087 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 |
| 830 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 |
| 840 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 |
| 850 | 2128 | 2129 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 |
| 860 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 |
| 870 | 2160 | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 880 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 |
| 890 | 2192 | 2193 | 2194 | 2195 | 2196 | 2197 | 2198 | 2199 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 |
| 8A0 | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 |
| 8B0 | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 2230 | 2231 | 2232 | 2233 | 2234 | 2235 | 2236 | 2237 | 2238 | 2239 |
| 8C0 | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 2248 | 2249 | 2250 | 2251 | 2252 | 2253 | 2254 | 2255 |
| 8D0 | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 2264 | 2265 | 2266 | 2267 | 2268 | 2269 | 2270 | 2271 |
| 8E0 | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2286 | 2287 |
| 8 FO | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 |
| 900 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2319 |
| 910 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
| 920 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
| 930 | 2352 | 2353 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 | 2360 | 2361 | 2362 | 2363 | 2364 | 2365 | 2366 | 2367 |
| 940 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2383 |
| 950 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2399 |
| 960 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 2407 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 970 | 2416 | 2417 | 2418 | 2419 | 2420 | 2421 | 2422 | 2423 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
| 980 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
| 990 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 | 2456 | 2.457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2463 |
| 9A0 | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| 9B0 | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 9 CO | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 900 | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2526 | 2527 |
| $9 E 0$ | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 | 2536. | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
| 950 | 2544 | 2545 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 2558 | 2559 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A00 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 |
| A10 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A20 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 2607 |
| A30 | 2608 | 2609 | 2610 | 2611 | 2612 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| A40 | 2624 | 2625 | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| A50 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| A60 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2662 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A70 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| A80 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| A90 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| AAO | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| ABO | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| ACO | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| ADO | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 |
| AEO | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 2792 | 2793 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 |
| AFO | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |
| B00 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 | 2822 | 2823 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
| B10 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
| B20 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2863 |
| B30 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
| B40 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| B50 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| B60 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| B70 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B80 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
| B90 | 2960 | 2961 | 2962 | 2963 | 2964 | 2965 | 2966 | 2967 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| BAO | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| BB0 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BC0 | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
| BDO | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
| BEO | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| BF0 | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3066 | 3067 | 3068 | 3069 | 3070 | 3071 |
| C00 | 3072 | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 | 3079 | 3080 | 3081 | 3082 | 3083 | 3084 | 3085 | 3086 | 3087 |
| C10 | 3088 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 3095 | 3096 | 3097 | 3098 | 3099 | 3100 | 3101 | 3102 | 3103 |
| C20 | 3104 | 3105 | 3106 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 3116 | 3117 | 3118 | 3119 |
| C30 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 | 3131 | 3132 | 3133 | 3134 | 3135 |
| C40 | 3136 | 3137 | 3138 | 3139 | 3140 | 3141 | 3142 | 3143 | 3144 | 3145 | 3146 | 3147 | 3148 | 3149 | 3150 | 3151 |
| C50 | 3152 | 3153 | 3154 | 3155 | 3156 | 3157 | 3158 | 3159 | 3160 | 3161 | 3162 | 3163 | 3164 | 3165 | 3166 | 3167 |
| C60 | 3168 | 3169 | 3170 | 3171 | 3172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C70 | 3184 | 3185 | 3186 | 3187 | 3188 | 3189 | 3190 | 3191 | 3192 | 3193 | 3194 | 3195 | 3196 | 3197 | 3198 | 3199 |
| C80 | 3200 | 3201 | 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 3211 | 3212 | 3213 | 3214 | 3215 |
| C90 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 3227 | 3228 | 3229 | 3230 | 3231 |
| CAO | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 3244 | 3245 | 3246 | 3247 |
| CBO | 3248 | 3249 | 3250 | 3251 | 3252 | 3253 | 3254 | 3255 | 3256 | 3257 | 3258 | 3259 | 3260 | 3261 | 3262 | 3263 |
| CCO | 3264 | 3265 | 3266 | 3267 | 3268 | 3269 | 3270 | 3271 | 3272 | 3273 | 3274 | 3275 | 3276 | 3277 | 3278 | 3279 |
| CDO | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3293 | 3294 | 3295 |
| CEO | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CF0 | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 3326 | 3327 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D00 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| D10 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| D20 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D30 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D40 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D50 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D60 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D70 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| D80 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D90 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DAD | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DBO | 3504 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 | 3512 | 3513 | 3514 | 3515 | 3516 | 3517 | 3518 | 3519 |
| DC0 | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DDO | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DEO | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3580 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3567 |
| DFO | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |
| E00 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 |
| E10 | 3600 | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3507 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E. 20 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E30 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E40 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| 550 | 3664 | 3665 | 36.56 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| Edo | 3580 | 30681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3639 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E70 | 3596 | 3697 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E80 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E90 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| E.AO | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| EBO | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3766 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| ECO | 3776 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 |
| EDO | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EEO | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EFO | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
| F00 | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| F10 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| F20 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F30 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F40 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F50 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| F60 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F70 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F80 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F90 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| FAO | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4006 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| FBO | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FCO | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| FDO | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4061 | 4062 | 4063 |
| FEO | 4064 | 4065 | 4066 | 4067 | 4068 | 4069 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FFO | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 |


| Hevodecimel | Decinol | Hexadecima! | Decimal | Hexadesimal | Decima! | Hexaciecimal | Decimel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 00000000 | . 0000000000 | .40000000 | 2500000000 | . 80000000 | . 5000000000 | .60000000 | .7500000000 |
| . $0: 000000$ | . 0039052500 | .41000000 | . 2539062500 | . 81000000 | . 5039062500 | .C: 000000 | . 7539062509 |
| .02000000 | . 0078125000 | .42000000 | .2578! 25000 | 82000000 | . 5078125000 | . 2000000 | .7570 25000 |
| . 22000000 | . 0117187500 | .43000030 | . 2617187500 | .83000000 | . 5117187500 | . $\times 3000000$ | .76:7197500 |
| . 14.4000000 | . 0155250000 | . 44000000 | . 26562.50000 | .84000000 | . 5156250000 | .C4000000 | . 7650250002 |
| .05000000 | . 0155312500 | .45000000 | . 2695312500 | .85000000 | . $51953: 2500$ | . 55000000 | . 7685312500 |
| . 06000000 | . 0234375000 | .46000000 | . 2734375000 | .86000000 | . 5234375000 | Co 000000 | . 7734373000 |
| .07 000000 | . 0273437500 | .4. 000000 | . 2773437500 | .87000000 | . 5273437500 | .C7000000 | . 7773437500 |
| .08000000 | . 0312500000 | .48000000 | . 2812500000 | .88000000 | . 5312500000 | . 68000000 | . 7812500000 |
| .09000000 | . 0351562500 | .49000000 | . 2851562500 | .89000000 | . 5351562500 | .C9 000000 | . 7851562500 |
| . 04200000 | . 0390025000 | .4A OC 0000 | . 2890625000 | .8A 000000 | . 5390625000 | CA 000000 | . 78900025000 |
| .08 000000 | . 0429887500 | .48 000000 | . 2929587500 | . 8 E 000000 | . 5429687500 | .CE 000000 | . 7929687500 |
| .06 000000 | . 0458750000 | .4C 000000 | . 2958750000 | .8C00 0000 | . 5468750000 | . CC 000000 | . 7968750000 |
| . OD 000000 | . 0507812500 | . 4 D 000000 | . 3007812500 | .80000000 | . 5507812500 | . CD 000000 | . $80078: 2500$ |
| . OE 000000 | . 0546875000 | . 4 E OO 0000 | . 3046875000 | . 8 E 000000 | . 5546875000 | .CE 000000 | . 8040875000 |
| Or 000000 | . 0585937500 | . 45000000 | . 3085937500 | .8F000000 | . 5585937500 | .CF 000000 | . 8085937500 |
| .10000000 | . 0625000000 | . 50000000 | . 3125000000 | .90000000 | . 5625000000 | . DO 000000 | . 8125000000 |
| I1 000000 | . 0664062500 | .51000000 | . 3104062500 | . 91000000 | . 50604062500 | .D1 000000 | . 8164052500 |
| .12000000 | . 0703125000 | . 52000000 | . 3203125000 | .92000000 | . 5703125000 | . 22000000 | . 8203125000 |
| $\therefore 2000000$ | . 0.742 ! 87500 | .53000000 | . 3242187500 | .93000000 | . 5742187500 | .D3 000000 | . 8242187500 |
| . 14000000 | . 0781250000 | . 54000000 | . 3281250000 | .94000000 | . 5781250000 | . 24000000 | . 8251250000 |
| .15000000 | .08203 12500 | .55000000 | . 3320312500 | .95000000 | . 5820312500 | .D5 000000 | . 8320312500 |
| .16 000000 | . 0859375000 | . 56000000 | . 3359375000 | .96000000 | . 5859375000 | .D6 000000 | . 8359375000 |
| . 17000000 | . 0898437500 | . 57000000 | . 3398437500 | .97000000 | . 5898437500 | .D7 000000 | . 8398437500 |
| .18000000 | . 0937500000 | . 58000000 | . 3437500000 | .98000000 | . 5937500000 | . $\mathrm{D8} 000000$ | . 5437500000 |
| .19000000 | . 09765 ó2500 | . 59000000 | . 3476562500 | .99000000 | . 5976562500 | .D9 000000 | . 8475562500 |
| IA 000000 | . 101505000 | . 5 A 000000 | . 3515625000 | .9A 000000 | . 60150625000 | .DA 000000 | .85:56 25000 |
| : 18000000 | . 1054687500 | . 5 B 000000 | . 3554687500 | . 9 B 000000 | . 6054687500 | .D8 000000 | . 8554687500 |
| IC 000000 | . 1093750000 | .5C 000000 | . 3593750000 | . 000000 | . 6093750000 | .DC 000000 | . 8593750000 |
| .10000000 | . 1132812500 | .5D 000000 | . 3632812500 | .9D 000000 | . 6132812500 | . DD 000000 | . 8632812500 |
| . IE 000000 | . 1171875000 | . $5 \mathrm{E} \quad 000000$ | . 3671875000 | . 9 E 000000 | . 6171875000 | .DE 000000 | . 8671875000 |
| if 000000 | . 1210937500 | .5F 000000 | . 3710937500 | .9F 000000 | .62109 37500 | .DF 000000 | . 8710937500 |
| . $20<00000$ | . 1250000000 | . 60000000 | . 3750000000 | . A0 000000 | . 6250000000 | . 50000000 | . 8750000000 |
| .21000000 | . 1289052500 | 6i 000000 | . 3789062500 | . Al 000000 | . 6289062500 | .El 000000 | . 8789062500 |
| $\cdots 2000000$ | . 1328125000 | .62000000 | . 3828125000 | .A2 000000 | . 6328125000 | .E2 000000 | . 8828125000 |
| .23000000 | . 1367187500 | .63000000 | . 3867187500 | . A3 000000 | . 6367187500 | .E3 000000 | . 8867187500 |
| 24000000 | . 1406250000 | . 64000000 | . 3906250000 | . A4 000000 | . 6406250000 | .E4 000000 | . 8906250000 |
| .25000000 | .1445312500 | .65000000 | . 3945312500 | .A5 000000 | . 6445312500 | .E5 000000 | . 8945312500 |
| . 26000000 | . 1484375000 | . 60000000 | . 3984375000 | . A6 000000 | . 6484375000 | .Ét 000000 | . 8984375000 |
| . 27000000 | . 1523437500 | . 67000000 | . 4023437500 | .A7 000000 | . 6523437500 | .E7 000000 | . 9023437500 |
| .28000000 | . 1562500000 | . 68000000 | . 4062500000 | .A8 000000 | . 6562500000 | .E8 000000 | . 9062500000 |
| 29000000 | . 1601562500 | . 69000000 | . 4101562500 | .A9 000000 | . 5601562500 | . E 9000000 | . 9101562500 |
| .2A. 000000 | . 1640625000 | . 6 A 000000 | . 4140625000 | .AA 000000 | . 6640625000 | .EA 000000 | . 9140625000 |
| 28000000 | . $167 \% 887500$ | . 6 B 000000 | . 4179687500 | . AB 000000 | . 6679687500 | . EB 000000 | . 9179687500 |
| . 26000000 | .1713750000 | . $6 C 000000$ | . 4218750000 | . AC 000000 | . 6718750000 | EC 000000 | . 9218750000 |
| .20 000000 | . 1757812500 | . 60000000 | . 4257812500 | .AD 000000 | . 6757812500 | .ED 000000 | . 9257812500 |
| .2E 000000 | . 1796875000 | . 6 E 000000 | . 4296875000 | .AE 000000 | . 6796875000 | .EE 000000 | . 9296875000 |
| .2F 000000 | . 1835937500 | . 6 F 000000 | . 4335937500 | .AF 000000 | . 6835937500 | . EF 000000 | . 9335937500 |
| . $30 \quad 000000$ | . 1875000000 | .70000000 | . 4375000000 | . BO 000000 | . 6875000000 | .F0 000000 | . 9375000000 |
| .31000000 | .1914062500 | . 71000000 | . 4414062500 | . $\mathrm{B1} 000000$ | . 6914062500 | .F1 000000 | . 9414062500 |
| .32000000 | . 1953125000 | .72000000 | . 4453125000 | . $\mathrm{B2} 000000$ | . 6953125000 | .F2 000000 | . 9453125000 |
| . 33000000 | . 1992187500 | .73000000 | . 4492187500 | .B3 000000 | . 6992187500 | F3 000000 | . 9492187500 |
| . 34000000 | . 2031250000 | .74000000 | . 4531250000 | . 84000000 | . 7031250000 | .F4 000000 | . 9531250000 |
| .35000000 | . 2070312500 | .75000000 | . 4570312500 | . 85000000 | . 7070312500 | .F5 000000 | . 9570312500 |
| . 36000000 | . 2109375000 | . 76000000 | . 4609375000 | . BE 000000 | . 7109375000 | .F6 000000 | . 9609375000 |
| . 37000000 | . 2148437500 | . 77000000 | . 4648437500 | . $\mathrm{B7} 000000$ | . 7148437500 | .F7 000000 | . 9648437500 |
| . 38000000 | . 2187500000 | . 78000000 | . 4687500000 | . 88000000 | . 7187500000 | .F8 000000 | . 9687500000 |
| .37000000 | . 2226562500 | . 79000000 | . 4726562500 | .B9 000000 | . 7226562500 | .F9 000000 | . 9726562500 |
| . 3 A 000000 | . 2265625000 | .7A 000000 | . 4765625000 | . BA 000000 | . 7265625000 | .FA 000000 | . 9765625000 |
| . 38000000 | . 2304687500 | .7B 000000 | . 4804687500 | .BB 000000 | . 7304687500 | FB 000000 | . 9804687500 |
| .3C 000000 | . 2343750000 | .7C 000000 | . 4843750000 | .BC 000000 | . 7343750000 | .FC 000000 | . 9843750000 |
| .3D 000000 | . 2382812500 | .70 000000 | . 4882812500 | . BD 000000 | . 7382812500 | .FD 000000 | . 9882812500 |
| .3E 000000 | . 2421875000 | .7E 000000 | . 4921875000 | .BE 000000 | . 7421875000 | .FE 000000 | . 9921875000 |
| . 3F 000000 | . 2460937500 | .7F 000000 | . 4960937500 | .BF 000000 | . 7460937500 | .FF 000000 | . 9960937500 |


| Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 00000000 | . 0000000000 | . 00400000 | . 0009765625 | . 00800000 | . 0019531250 | . $00<00000$ | . 0029296875 |
| . 00010000 | . 0000152587 | .00410000 | . 0009918212 | . 00810000 | . 0019683837 | .00 Cl 0000 | . 0029449462 |
| . 00020000 | . 0000305175 | .00420000 | . 0010070800 | . 00820000 | . 0019836425 | .00 C2 0000 | . 0029602050 |
| .00030000 | . 0000457763 | . 00430000 | . 0010223388 | . 00830000 | . 0019989013 | $.00 \subset 30000$ | . 0029754638 |
| . 00040000 | . 0000610351 | . 00440000 | . 0010375976 | . 00840000 | . 0020141601 | .00 C 40000 | . 0029907225 |
| . 00050000 | . 0000762939 | . 00450000 | . 0010528564 | .00850000 | . 0020294189 | . 00 C5 0000 | . 0030059814 |
| .00060000 | . 0000915527 | .00460000 | . 0010681152 | .00860000 | . 0020446777 | .00 Cb 0000 | . 0030212402 |
| . 00070000 | . 0001068115 | . 00470000 | . 0010833740 | . 00870000 | . 0020599365 | .00 C 70000 | . 0030304990 |
| . 00080000 | . 0001220703 | .00480000 | . 0010986328 | . 00880000 | . 0020751953 | .00 C 80000 | . 0030517578 |
| . 00090000 | . 0001373291 | .00490000 | . 0011138916 | . 00890000 | . 0020904541 | . 00 C9 0000 | . 0030670166 |
| . 00 OA 0000 | . 0001525878 | . 00 4A 0000 | . 0011291503 | . 008 8A 0000 | . 0021057128 | . 00 CA 0000 | . 0030822753 |
| . 00 OB 0000 | . 0001678466 | . 00 4B 0000 | . 0011444091 | . 00880000 | . 0021209716 | . 00 CB 0000 | . 0030975341 |
| . 00000000 | . 0001831054 | .004 C 0000 | . 0011596679 | . $008 \mathrm{8C} 0000$ | . 0021362304 | . 00 CC 0000 | . 0031127929 |
| . 00000000 | . 0001983642 | . 00 4D 0000 | . 0011749267 | . 00 8D 0000 | . 0021514892 | . 00 CD 0000 | .0031280517 |
| . 00 OE 0000 | . 0002136230 | . 00 4E 0000 | . 0011901855 | . 00 8E 0000 | .0021667480 | . 00 CE 0000 | . 0031433105 |
| . 00 OF 0000 | . 0002288818 | .004 F 0000 | . 0012054443 | . 008 FF 0000 | . 0021820068 | . 00 CF 0000 | . 0031585693 |
| .00100000 | . 0002441406 | .00500000 | . 0012207031 | . 00900000 | . 0021972656 | . 00 DO 0000 | . 0031738281 |
| .00110000 | . 0002593994 | .00510000 | . 0012359619 | .00910000 | . 0022125244 | . 00 D1 0000 | . 0031890869 |
| .00120000 | . 0002746582 | .00520000 | . 0012512207 | . 00920000 | . 0022277832 | . 00 D2 0000 | . 0032043457 |
| .00130000 | . 0002899169 | .00530000 | . 0012664794 | . 00930000 | . 0022430419 | . 00 D3 0000 | . 0032196044 |
| .00140000 | . 0003051757 | .00540000 | . 0012817382 | . 00940000 | . 0022583007 | . 00 D4 0000 | . 0032348632 |
| . 00150000 | . 0003204345 | .00550000 | . 0012969970 | . 00950000 | . 0022735595 | . 00 D5 0000 | . 0032501220 |
| . 00160000 | . 0003356933 | .00560000 | . 0013122558 | . 00960000 | . 0022888183 | . 00 D6 0000 | . 0032653808 |
| . 00170000 | . 0003509521 | .00570000 | . 0013275146 | . 00970000 | . 0023040771 | . 00 D7 0000 | . 0032806396 |
| .00180000 | . 0003662109 | .00580000 | . 0013427734 | . 00980000 | . 0023193359 | . 00 D8 0000 | . 0032958984 |
| . 00190000 | . 0003814697 | .00590000 | . 0013580322 | . 00990000 | . 0023345947 | . 00 D9 0000 | . 0033111572 |
| . 00 1A 0000 | . 000396728 | . 00 5A 0000 | . 0013732910 | . 00 9A 0000 | . 0023498535 | . 00 DA 0000 | . 0033264160 |
| . 00 1B 0000 | . 0004119873 | .005 B 0000 | . 0013885498 | . 00 9B 0000 | . 0023651123 | . 00 DB 0000 | . 0033416748 |
| . 00 1C 0000 | . 0004272460 | $.005 C 0000$ | . 0014038085 | .009 C 0000 | . 0023803710 | .00 DC 0000 | . 0033569335 |
| .00100000 | . 0004425048 | . 00 5D 0000 | . 0014190673 | . 00 9D 0000 | . 0023956298 | . 00 DD 0000 | . 0033721923 |
| . 00 IE 0000 | . 0004577636 | . 00 5E 0000 | . 0014343261 | . 00 9E 0000 | . 0024108886 | . 00 DE 0000 | . 0033874511 |
| . 00 IF 0000 | . 0004730224 | . 00 5F 0000 | . 0014495849 | . 00 9F 0000 | .0024261474 | . 00 DF 0000 | . 0034027099 |
| . 00200000 | . 0004882812 | .00600000 | . 0014648437 | . 00 AO 0000 | . 0024414062 | . 00 EO 0000 | . 0034179687 |
| . 00210000 | . 0005035400 | .00610000 | . 0014801025 | . 00 Al 0000 | . 0024566650 | . 00 E1 0000 | . 0034332275 |
| . 00220000 | . 0005187988 | .00620000 | . 0014953613 | . 00 A2 0000 | . 0024719238 | . 00 E2 0000 | . 0034484863 |
| . 00230000 | . 0005340576 | .00630000 | . 0015106201 | . 00 A 30000 | . 0024871826 | .00 E3 0000 | . 0034637451 |
| . 00240000 | . 0005493164 | .00640000 | . 0015258789 | . 00 A4 0000 | . 0025024414 | .00 E4 0000 | . 0034790039 |
| . 00250000 | . 0005645751 | .00650000 | . 0015411376 | . 00 A5 0000 | . 0025177001 | .00 E5 0000 | . 0034942626 |
| . 00260000 | . 0005798339 | .00660000 | . 0015563964 | . 00 A6 0000 | . 0025329589 | . 00 E6 0000 | . 0035095214 |
| . 00270000 | . 0005950927 | .00670000 | . 0015716552 | . 00 A7 0000 | . 0025482177 | . 00 E7 0000 | . 0035247802 |
| .00280000 | . 0006103515 | .00680000 | . 0015869140 | . 00 A8 0000 | . 0025634765 | . 00 E8 0000 | . 0035400390 |
| . 00290000 | . 0006256103 | .00690000 | . 0016021728 | . 00 A9 0000 | . 0025787353 | .00 E9 0000 | . 0035552978 |
| . 00 2A 0000 | . 0006408691 | .00640000 | . 0016174316 | . 00 AA 0000 | . 0025939941 | . 00 EA 0000 | . 0035705566 |
| . 00 2B 0000 | . 0006561279 | .006 B 0000 | . 0016326904 | . 00 AB 0000 | . 0026092529 | . 00 EB 0000 | . 0035858154 |
| . $002 \mathrm{2C} 0000$ | . 0006713867 | .00 6C 0000 | . 0016479492 | . 00 AC 0000 | . 0026245117 | .00 EC 0000 | . 0036010742 |
| . 00200000 | . 0006866455 | . 00 6D 0000 | . 0016632080 | . 00 AD 0000 | . 0026397705 | . 00 ED 0000 | . 0036163330 |
| . 00 2E 0000 | . 0007019042 | . 00 6E 0000 | . 0016784667 | . 00 AE 0000 | . 0026550292 | . 00 EE 0000 | . 0036315917 |
| . 00 2F 0000 | . 0007171630 | . 00 6F 0000 | . 0016937255 | . 00 AF 0000 | . 0026702880 | . 00 EF 0000 | . 0036468505 |
| .00300000 | . 0007324218 | .00700000 | . 0017089843 | . 00 BO 0000 | . 0026855468 | . 00 F0 0000 | . 0036621093 |
| .00310000 | . 0007476806 | .00710000 | . 0017242431 | . 00 Bl 0000 | . 0027008056 | . 00 Fl 0000 | . 0036773681 |
| .00320000 | . 0007629394 | .00720000 | . 0017395019 | . 00 B2 0000 | . 0027160644 | . 00 F2 0000 | . 0036926269 |
| .00330000 | . 0007781982 | .00730000 | . 0017547607 | . 00 B3 0000 | . 0027313232 | . 00 F3 0000 | . 0037078857 |
| .00340000 | . 0007934570 | .00740000 | . 0017700195 | . 00 B4 0000 | . 0027465820 | . 00 F4 0000 | . 0037231445 |
| .00350000 | . 0008087158 | .00750000 | . 0017852783 | . 00 B5 0000 | . 0027618408 | . 00 F5 0000 | . 0037384033 |
| .00360000 | . 0008239746 | .00760000 | . 0018005371 | . 00 B6 0000 | . 0027770996 | . 00 F6 0000 | . 0037536621 |
| .00370000 | . 0008392333 | .00770000 | . 0018157958 | . 00 B7 0000 | . 0027923583 | . 00 F7 0000 | . 0037689208 |
| .00380000 | . 0008544921 | . $00 \div 80000$ | . 0018310546 | . 00 B8 0000 | .0028076171 | . 00 F8 0000 | . 0037841796 |
| .00390000 | . 0008697509 | .00790000 | . 0018463134 | . 00 B9 0000 | . 0028228759 | .00 F9 0000 | . 0037994384 |
| .00 3A 0000 | . 0008850097 | . 007 7A 0000 | . 0018615722 | . 00 BA 0000 | . 0028381347 | . 00 FA 0000 | . 0038146972 |
| .00 3B 0000 | . 0009002685 | $.007 B \quad 0000$ | . 0018768310 | . 00 BB 0000 | . 0028533935 | . 00 FB 0000 | . 0038299550 |
| . 003 3C 0000 | . 0009155273 | . 007 C 0000 | . 0018920898 | . 00 BC 0000 | . 0028686523 | . 00 FC 0000 | . 0038452148 |
| . 00 3D 0000 | . 0009307861 | . 00 7D 0000 | . 0019073486 | . 00 BD 0000 | .0028839111 | . 00 FD 0000 | . 0038604736 |
| . 00 3E 0000 | . 0009460449 | . 007 FE 0000 | . 0019226074 | . 00 BE 0000 | .0028991699 | . 00 FE 0000 | . 0038757324 |
| . 00 3F 0000 | . 0009613037 | . 007 FF 0000 | . 0019378662 | . 00 BF 0000 | . 0029144287 | . 00 FF 0000 | . 0038909912 |


| Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 00000000 | . 0000000000 | . 00004000 | . 0000038146 | . 00008000 | . 0000076293 | . 0000 CO 00 | . 0000114440 |
| . 00000100 | . 0000000596 | . 00004100 | . 0000038743 | . 00008100 | . 0000076889 | . 0000 Cl 00 | . 0000115036 |
| . 00000200 | . 0000001192 | . 00004200 | . 0000039339 | . 00008200 | . 0000077486 | . 0000 C 200 | . 0000115633 |
| . 00000300 | . 0000001788 | . 00004300 | . 0000039935 | . 00008300 | . 0000078082 | . 0000 C 300 | . 0000116229 |
| . 00000400 | . 0000002384 | . 00004400 | . 0000040531 | . 00008400 | . 0000078678 | . 0000 C4 00 | . 0000116825 |
| . 00000500 | . 0000002980 | . 00004500 | . 0000041127 | . 00008500 | . 0000079274 | . 0000 C 500 | . 0000117421 |
| . 00000000 | . 0000003576 | . 00004600 | . 0000041723 | . 00008600 | . 0000079870 | . 0000 C 600 | . 0000118017 |
| . 00000700 | . 0000004172 | . 00004700 | . 0000042319 | . 00008700 | . 0000080466 | . $0000 \mathrm{C7} 00$ | . 0000118613 |
| . 00000800 | . 0000004768 | . 00004800 | . 0000042915 | . 00008800 | . 0000081062 | . $0000 \mathrm{C8} 00$ | . 0000119209 |
| . 00000900 | . 0000005364 | . 00004900 | . 0000043511 | . 00008900 | . 0000081658 | . $0000 \mathrm{C9} 00$ | . 0000119805 |
| . 00000 A 00 | . 0000005960 | . 0000 4A 00 | . 0000044107 | . 00008 A 00 | . 0000082254 | . 0000 CA 00 | . 0000120401 |
| . 00000 OB 00 | . 0000006556 | . 00004800 | . 0000044703 | . 00008800 | . 0000082850 | . 0000 CB 00 | . 0000120997 |
| . 00000000 | . 0000007152 | . 0000 4C 00 | . 0000045299 | . 00008 CO | . 0000083446 | . 0000 CC 00 | . 0000121593 |
| . 00000000 | . 0000007748 | . 0000 4D 00 | . 0000045895 | . 00008 DO | . 0000084042 | . 0000 CD 00 | . 0000122189 |
| . 00000 OE 00 | . 0000008344 | . 00004 E 00 | . 0000046491 | . 00008 EO | . 0000084638 | . 0000 CE 00 | . 0000122785 |
| . 0000 OF 00 | . 0000008940 | . 0000 4F00 | . 0000047087 | . 00008 F 00 | . 0000085234 | . 0000 CF 00 | . 0000123381 |
| . 00001000 | . 0000009536 | . 00005000 | . 0000047683 | . 00009000 | . 0000085830 | . 00000000 | . 0000123977 |
| . 00001100 | . 0000010132 | . 00005100 | . 0000048279 | . 00009100 | . 0000086426 | . 0000 D1 00 | . 0000124573 |
| . 00001200 | 0000010728 | . 00005200 | . 0000048875 | . 00009200 | . 0000087022 | . 0000 D2 00 | . 0000125169 |
| . 00001300 | . 0000011324 | . 00005300 | . 0000049471 | . 00009300 | . 0000087618 | . 0000 D3 00 | . 0000125765 |
| . 00001400 | . 0000011920 | . 00005400 | . 0000050067 | . 00009400 | . 0000088214 | . 0000 D4 00 | . 0000126361 |
| . 00001500 | . 0000012516 | . 00005500 | . 0000050663 | . 00009500 | . 0000088810 | . 0000 D5 00 | . 0000126957 |
| . 00001600 | . 0000013113 | . 00005600 | . 0000051259 | . 00009600 | . 0000089406 | . 0000 D6 00 | . 0000127553 |
| . 00001700 | . 0000013709 | . 00005700 | . 0000051856 | . 00009700 | . 0000090003 | . 0000 D7 00 | . 0000128149 |
| . 00001800 | . 0000014305 | . 00005800 | . 0000052452 | . 00009800 | . 0000090599 | . 0000 D8 00 | . 0000128746 |
| . 00001900 | . 0000014901 | . 00005900 | . 0000053048 | . 00009900 | . 0000091195 | . 0000 D9 00 | . 0000129342 |
| . 0000 IA 00 | . 0000015497 | . 00005 A 00 | . 0000053644 | . 0000 9A 00 | . 0000091791 | . 0000 DA 00 | . 0000129938 |
| . 0000 1B 00 | . 0000016093 | . 00005 BC 00 | . 0000054240 | . 00009 CB 00 | . 0000092387 | . 0000 DB 00 | . 0000130534 |
| . 0000 IC 00 | . 0000016689 | . $00005 \mathrm{5C} 00$ | . 0000054836 | . 00009000 | . 0000092983 | . 0000 DC 00 | . 0000131130 |
| . 00001000 | . 0000017285 | . 00005000 | . 0000055432 | . 00009000 | . 0000093579 | . 0000 DD 00 | . 0000131726 |
| . 0000 le 00 | . 0000017881 | . 00005 E 00 | . 0000056028 | . 0000 9E 00 | . 0000094175 | . 0000 DE 00 | . 0000132322 |
| . 0000 lF 00 | . 0000018477 | . 00005 F 00 | . 0000056624 | . 00009 F 00 | . 0000094771 | . 0000 DF 00 | . 0000132918 |
| . 00002000 | . 0000019073 | . 00006000 | . 0000057220 | . 0000 AO 00 | . 0000095367 | . 0000 E0 00 | 0000133514 |
| . 00002100 | . 0000019669 | . 00006100 | . 0000057816 | . 0000 Al 00 | . 0000095963 | . 0000 El 00 | . 0000134110 |
| . 00002200 | . 0000020265 | . 00006200 | . 0000058412 | . 0000 A 200 | . 0000096559 | . 0000 E2 00 | . 0000134706 |
| . 00002300 | . 0000020861 | . 00006300 | . 0000059008 | . 0000 A 300 | . 0000097155 | . 0000 E3 00 | . 0000135302 |
| . 00002400 | . 0000021457 | . 00006400 | . 0000059604 | . 0000 A 400 | . 0000097751 | . 0000 E4 00 | . 0000135898 |
| . 00002500 | . 0000022053 | . 00006500 | . 0000060200 | . 0000 A 500 | . 0000098347 | . 0000 E5 00 | . 0000136494 |
| . 00002600 | . 0000022649 | . 00006600 | . 0000060796 | . 0000 A6 00 | . 0000098943 | . 0000 E6 00 | . 0000137090 |
| .0900 2700 | . 0000023245 | . 00006700 | . 0000061392 | . 0000 A 700 | . 0000099539 | . 0000 E7 00 | . 0000137586 |
| . 00002800 | . 0000023841 | . 00006800 | . 0000061988 | . $0000 \mathrm{A8} 00$ | . 0000100135 | . 0000 E8 00 | . 0000138282 |
| . 00002900 | . 0000024437 | . 00006900 | . 0000062584 | .0000 A9 00 | . 0000100731 | . 0000 E9 00 | . 0000138878 |
| 00002 La 0 | . 0000025033 | . 00006 CaO | . 0000063180 | . 0000 AA 00 | . 0000101327 | . 0000 EA 00 | . 0000139474 |
| . 00002800 | . 0000025629 | . 0000 SB 00 | . 0000063776 | . 0000 AB 00 | . 0000101923 | . 0000 EB 00 | . 0000140070 |
| . 00002 C 00 | . 0000026226 | . 00006 C 00 | . 0000064373 | . 0000 AC 00 | . 0000102519 | . 0000 EC 00 | . 0000140666 |
| . 00002000 | . 0000020822 | . 0000 6D 00 | . 0000064969 | . 0000 AD 00 | . 0000103116 | . 0000 ED 00 | . 0000141263 |
| . 00002 L 00 | . 0000027418 | . 00006 EE 00 | . 0000065565 | . 0000 AE 00 | . 0000103712 | . 0000 EE 00 | . 0000141859 |
| . 30002 F 00 | . 0000028014 | . 00006 FF 00 | . 0000066161 | . 0000 AF 00 | 0000104308 | . 0000 EF 00 | . 0000142455 |
| . 00003000 | . 0000028610 | . 00007000 | . 0000066757 | . 0000 b0 00 | . 0000104904 | . 0000 FO 00 | . 0000143051 |
| . 00003100 | . 0000029206 | . 00007100 | . 0000067353 | . $0000 \mathrm{B1} 00$ | . 0000105500 | . 0000 Fl 00 | . 0000143647 |
| . 00003200 | . 0000029802 | . 00007200 | . 0000067949 | . $0000 \mathrm{B2} 200$ | . 0000106096 | . 0000 F 200 | . 0000144243 |
| . 00003300 | . 0000030398 | . 00007300 | . 0000068545 | . 0000 B3 00 | . 0000106692 | . 0000 F3 00 | . 0000144839 |
| . 00003400 | . 0000030994 | . 00007400 | . 0000069141 | . 0000 B4 00 | . 0000107288 | . 0000 F4 00 | . 0000145435 |
| . 00003500 | . 0000031590 | . 00007500 | . 0000069737 | . 0000 B5 00 | . 0000107884 | . $0000 \mathrm{F5}$ C0 | . 0000146031 |
| .00003600 | . 0000032186 | . 00007600 | . 0000070333 | . $0000 \mathrm{B6} 00$ | . 0000108480 | . 0000 Fb 00 | . 0000146627 |
| . 00003700 | . 0000032782 | . 00007700 | . 0000070929 | . $0000 \mathrm{B7} 00$ | . 0000109076 | . $00000 \mathrm{F7} 00$ | . 0000147223 |
| . 00003800 | .00000 33378 | . 00007800 | . 0000071525 | . 00008800 | . 0000109672 | . $0000 \mathrm{F8} 00$ | . 0000147819 |
| . 20003900 | . 0000033974 | . 00007900 | . 0000072121 | . $0000 \mathrm{B9} 00$ | . 0000110258 | . $0000 \mathrm{F9} 00$ | . 0000148415 |
| . $00003 \mathrm{3a}$ do | . $00000345 \% 0$ | . 00007.400 | . 0000072717 | . 0000 BA 00 | . 0000110864 | . 0000 FA 00 | .0000149011 |
| .00030 00 | . 0000035166 | . 0000730 | . 0000073313 | . 0000 BB 00 | . 0000111460 | . 0000 FB 00 | .000149607 |
| 00003600 | .00000 35762 | . 00007000 | . 0000073909 | . 0000 BC 00 | . 0000112056 | . 0000 FC 00 | .0000150203 |
| . 200 こ0 00 | . 000003.5358 | . 00007000 | . 0000074505 | . 0000 BD 00 | . 0000112552 | . 00.00 FD 00 | . 0000150799 |
| . 6000320 | . 0000036954 | . 00007 TE 0 | .00000 75101 | . 0000 BE 00 | . 0000113248 | . 0000 FE 00 | .0000151295 |
| $00003 F 00$ | . 000003.350 | . 0000 FFCO | . 0000075697 | . 0000 BF 00 | 2000113844 | . 0000 FF 00 | 0000121791 |


| Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadec ${ }^{\text {mal }}$ | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . 00000000 | . 0000000000 | . 00000040 | . 0000000149 | . 00000080 | . 0000000298 | .000000 CO | . 0000000447 |
| .00000001 | . 0000000002 | .00000041 | . 0000000151 | . 00000081 | . 0000000300 | .000000 Cl | . 0000000449 |
| . 00000002 | . 0000000004 | . 00000042 | . 0000000153 | . 00000082 | . 0000000302 | . 000000 C 2 | . 0000000451 |
| . 00000003 | . 0000000006 | . 00000043 | . 0000000155 | . 00000083 | . 0000000305 | . 000000 C 3 | .0000000454 |
| . 00000004 | . 0000000009 | . 00000044 | . 0000000158 | . 00000084 | . 0000000307 | . 000000 C 4 | . 0000000456 |
| . 00000005 | . 0000000011 | . 00000045 | . 0000000160 | . 00000085 | . 0000000309 | . 000000 C 5 | . 0000000458 |
| . 00000006 | . 0000000013 | . 00000046 | . 0000000162 | . 00000086 | .0000000311 | . 000000 Cb | . 0000000461 |
| . 00000007 | . 0000000016 | .00000047 | . 0000000165 | . 00000087 | . 0000000314 | $.000000 \mathrm{C7}$ | . 0000000463 |
| . 00000008 | . 0000000018 | . 00000048 | . 0000000167 | . 00000088 | .0000000316 | . $000000 \mathrm{C8}$ | . 0000000465 |
| . 00000009 | . 0000000020 | . 00000049 | . 0000000169 | . 00000089 | . 0000000318 | . 000000 C 9 | . 0000000467 |
| . 000000 OA | . 00000000023 | . 0000004 A | . 0000000172 | . 0000008 A | . 0000000321 | . 000000 CA | . 0000000470 |
| . 000000 OB | . 0000000025 | . 00000048 | . 0000000174 | .0000008 B | . 0000000323 | .000000 CB | . 0000000472 |
| . 0000000 C | . 0000000027 | . 0000004 C | . 0000000176 | . 0000008 C | .0000000325 | . 000000 CC | . 0000000474 |
| . 000000 0D | . 0000000030 | . 000000 4D | . 0000000179 | . 0000008 D | . 0000000328 | . 000000 CD | . 0000000477 |
| . 0000000 OE | . 0000000032 | . 0000004 E | . 0000000181 | . 0000008 E | . 0000000330 | . 000000 CE | . 0000000479 |
| . 000000 OF | . 0000000034 | . 0000004 F | . 0000000183 | . 0000008 F | .0000000332 | . 000000 CF | .0000000481 |
| . 00000010 | . 0000000037 | . 00000050 | .0000000186 | . 00000090 | . 0000000335 | . 000000 DO | . 0000000484 |
| . 00000011 | . 0000000039 | .00000051 | . 0000000188 | .00000091 | .0000000337 | . 000000 Dl | . 0000000486 |
| . 00000012 | . 0000000041 | . 00000052 | .0000000190 | .00000092 | . 0000000339 | .000000 D2 | . 0000000488 |
| . 00000013 | . 0000000044 | . 00000053 | . 0000000193 | . 00000093 | . 0000000342 | . 000000 D3 | . 0000000491 |
| . 00000014 | . 0000000046 | . 00000054 | . 0000000195 | . 00000094 | .0000000344 | . 000000 D4 | . 0000000493 |
| . 00000015 | . 00000000048 | . 00000055 | . 0000000197 | . 00000095 | .0000000346 | . 000000 D5 | . 0000000495 |
| . 00000016 | . 0000000051 | . 00000056 | . 0000000200 | . 00000096 | . 0000000349 | . 000000 D6 | . 0000000498 |
| . 00000017 | . 0000000053 | . 00000057 | . 0000000202 | . 00000097 | .0000000351 | . $000000 \mathrm{D7}$ | . 0000000500 |
| .00000018 | . 0000000055 | . 00000058 | . 0000000204 | . 00000098 | .0000000353 | . 000000 D8 | . 0000000502 |
| . 00000019 | . 0000000058 | . 00000059 | . 0000000207 | . 00000099 | . 0000000356 | . $000000 \mathrm{D9}$ | . 0000000505 |
| . 000000 IA | . 0000000060 | . 0000005 S | . 0000000209 | . 0000009 A | . 0000000358 | . 000000 DA | . 0000000507 |
| . 0000001 B | . 0000000062 | . 000000 5B | . 0000000211 | . 00000098 | . 0000000360 | . 000000 DB | . 0000000509 |
| . 000000 IC | . 0000000065 | . 000000 5C | . 0000000214 | .00000098 | . 0000000363 | . 000000 DC | .0000000512 |
| .0000001 D | . 0000000067 | . 000000 5D | . 0000000216 | . 00000090 | . 0000000365 | . 000000 DD | . 0000000514 |
| . 000000 IE | . 0000000069 | . 0000005 E | . 0000000218 | . 0000009 E | .0000000367 | . 000000 DE | .0000000516 |
| . 000000 lF | . 0000000072 | . 0000005 F | . 0000000221 | . 0000009 F | .0000000370 | . 000000 DF | .0000000519 |
| . 00000020 | . 0000000074 | . 00000060 | . 0000000223 | . 000000 AO | .0000000372 | . 000000 EO | .0000000521 |
| .00000021 | . 0000000076 | .00000061 | . 0000000225 | . 000000 Al | .0000000374 | . 000000 El | . 0000000523 |
| . 00000022 | . 0000000079 | . 00000062 | . 0000000228 | . 000000 A 2 | .0000000377 | . 000000 E 2 | . 0000000526 |
| . 00000023 | .0000000081 | .00000063 | . 0000000230 | . 000000 A 3 | . 0000000379 | . 000000 E 3 | . 0000000528 |
| . 00000024 | . 0000000083 | . 00000064 | . 0000000232 | . 000000 A 4 | . 0000000381 | . $000000 \mathrm{E4}$ | . 0000000530 |
| . 00000025 | . 0000000086 | . 00000065 | . 0000000235 | . 000000 A 5 | . 0000000384 | . $000000 \mathrm{E5}$ | . 0000000533 |
| . 00000026 | . 0000000088 | . 00000066 | . 0000000237 | . 000000 A 6 | .0000000386 | . 000000 E 6 | . 0000000535 |
| . 00000027 | . 0000000090 | . 00000067 | . 0000000239 | .000000 A 7 | . 0000000388 | . $000000 \mathrm{E7}$ | . 0000000537 |
| . 00000028 | . 0000000093 | . 00000068 | . 0000000242 | . 000000 A 8 | . 0000000391 | . $000000 \mathrm{E8}$ | . 0000000540 |
| . 00000029 | . 0000000095 | . 00000069 | . 0000000244 | . 000000 A 9 | . 0000000393 | . $000000 \mathrm{E9}$ | . 0000000542 |
| . 0000002 A | . 0000000097 | . 0000006 A | . 0000000246 | . 000000 AA | . 0000000395 | . 000000 EA | . 0000000544 |
| . 000000 2B | . 0000000100 | . 0000006 B | . 0000000249 | . 000000 AB | . 0000000398 | . 000000 EB | .0000000547 |
| . 000000 2C | . 0000000102 | . 0000006 C | . 0000000251 | . 000000 AC | . 0000000400 | . 000000 EC | . 0000000549 |
| . 000000 2D | . 0000000104 | . 000000 6D | . 0000000253 | . 000000 AD | . 0000000402 | . 000000 ED | .0000000551 |
| . 0000002 E | . 0000000107 | . 0000006 E | . 0000000256 | . 000000 AE | . 0000000405 | . 000000 EE | . 0000000554 |
| . 0000002 F | .0000000109 | . 0000006 F | . 0000000258 | . 000000 AF | .0000000407 | . 000000 EF | . 0000000556 |
| . 00000030 | . 0000000111 | . 00000070 | . 0000000260 | . 000000 BO | .0000000409 | . 000000 FO | . 0000000558 |
| . 00000031 | . 0000000114 | .00000071 | . 0000000263 | . 000000 BI | . 0000000412 | . 000000 Fl | . 0000000561 |
| . 00000032 | .0000000116 | . 00000072 | . 0000000265 | . $000000 \mathrm{B2}$ | . 0000000414 | . 000000 F 2 | . 0000000563 |
| . 00000033 | . 0000000118 | . 00000073 | . 0000000267 | . 00000083 | .0000000416 | . 000000 F 3 | . 0000000565 |
| . 00000034 | .0000000121 | . 00000074 | . 0000000270 | . $000000 \mathrm{B4}$ | .0000000419 | . 000000 F 4 | . 0000000568 |
| . 00000035 | .0000000123 | . 00000075 | . 0000000272 | . $000000 \mathrm{B5}$ | . 0000000421 | . $000000 \mathrm{F5}$ | . 0000000570 |
| . 00000036 | .0000000125 | . 00000076 | . 0000000274 | . $000000 \mathrm{B6}$ | . 0000000423 | . 000000 Fb | . 0000000572 |
| . 00000037 | . 0000000128 | .00000077 | . 0000000277 | . $000000 \mathrm{B7}$ | . 0000000426 | . $000000 \mathrm{F7}$ | . 0000000575 |
| . 00000038 | .0000000130 | .00000078 | . 0000000279 | . $000000 \mathrm{B8}$ | . 0000000428 | . $000000 \mathrm{F8}$ | . 0000000577 |
| . 00000039 | .0000000132 | .00000079 | . 0000000281 | . $000000 \mathrm{B9}$ | . 0000000430 | . $000000 \mathrm{F9}$ | . 0000000579 |
| . 000000 3A | .0000000135 | .00000074 | . 0000000284 | . 000000 BA | . 0000000433 | . 000000 FA | . 0000000582 |
| . 000000 3B | . 0000000137 | $.0000007 B$ | . 0000000286 | . 000000 BB | . 0000000435 | . 000000 FB | . 0000000584 |
| . 0000003 C | .0000000139 | .0000007 C | . 0000000288 | . 000000 BC | . 0000000437 | . 000000 FC | .0000000586 |
| . 00000030 | . 0000000142 | . 0000007 D | . 0000000291 | . 000000 BD | .0000000440 | . 000000 FD | . 0000000589 |
| . 0000003 E | . 0000000144 | . 0000007 F | . 0000000293 | . 000000 BE | . 0000000442 | . 000000 FE | .0000000591 |
| . 0000003 F | .0000000146 | . 0000007 F | . 0000000295 | . 000000 BF | . 0000000444 | . 000000 FF | . 0000000593 |

```
            \frac{2}{n}
                    2-n
                lll
                lll}\begin{array}{lll}{1}&{0}&{1.0}\\{2}&{1}&{0.5}\\{4}&{2}&{0.25}
    2 0.25
    8 3 0.125
                lllll
                lllll
            64 6 0.015 625
                    128 7 0.007 812 5
                    256 8
        0.001953 125
            024 10 0.000 976 562 5
                    lllllllll
            4096
                    8 192 13 0.000 122 070 312 5
```



```
                    16}388
                65 536 16 0.000 015 258 789 062 5
                131 072 17 0.000}007\quad629394 531 25
                262}1444\quad18\quad0.000 003 814 697 265 625
                    524}2888190.000001907 348 632 812 5
```



Decimal Value

| Consto | Decima | alu |  | Hexadec | al Vol |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pi$ | 3.14159 | 26535 | 89793 | $3.243 F$ | 6A89 |
| $\pi^{-1}$ | 0.31830 | 98861 | 83790 | 0.517C | C187 |
| $\sqrt{\pi}$ | 1.77245 | 38509 | 05516 | 1.C5BF | 8916 |
| $\ln \pi$ | 1.14472 | 98858 | 49400 | 1.2500 | 048F |
| e | 2.71828 | 18284 | 59045 | 2.87E1 | 5163 |
| -1 | 0.36787 | 94411 | 71442 | 0.5E2D | 58D9 |
| $\sqrt{e}$ | 1.64872 | 12707 | 00128 | 1.4612 | 98 E 2 |
| $\log _{10} e$ | 0.43429 | 44819 | 03252 | 0.6F2D | EC55 |
| $\log _{2} e$ | 1.44269 | 50408 | 88963 | 1.7154 | 7653 |
| $\gamma$ | 0.57721 | 56649 | 01533 | 0.93 C 4 | 67E4 |
| $\ln Y$ | -0.54953 | 93129 | 81645 | -0.8CAE | 9 BCI |
| $\sqrt{2}$ | 1.41421 | 35623 | 73095 | 1.6A09 | £668 |
| $\ln 2$ | 0.69314 | 71805 | 59945 | 0.8172 | 17F8 |
| $\log _{10} 2$ | 0.30102 | 99956 | 63981 | 0.4010 | 4042 |
| $\sqrt{10}$ | 3.16227 | 76601 | 68379 | 3.2988 | 075C |
| In 10 | 2.30258 | 40929 | 94046 | 2.4076 | 3777 |

```
                    512 9 0.001 953 125
            1 048 576 20 0.000 000 953 674 316 406 25
            2 097 152 21 0.000 000 476 837 158 203 125
            4194 304 22 0.000 000 238 418 579 101 562 5
            8}3888608 23 0.000 000 119 209 289 550 781 25
            16}777216 24 0.000 000 059 604 644 775 390 625
            33 554 432 25 0.000 000 029 802 322 387 695 312 5
            67 108 864 26 0.000 000 014 901 161 193 847 656 25
            134}2177278270.000000007450580596923 828 125
            268 435 456 28 0.000 000 003 725 290 298 461 914 062 5
            536 870 912 29 0.000 000 001 862 645 149 230 957 031 25
            1 073 741 824 30 0.000 000 000 931 322 574 615 478 515 625
            2147 483 648 31 0.000 000 000 465 661 287 307 739 257 812 5
            4294 967 296 32 0.000 000 000 232 830 643 653 869 628 906 25
            8 589}9334592 33 0.000000 000 116 415 321 826 934 814 453 125
            17}1798699184 34 0.000 000 000 058 207 660 913 467 407 226 562 5,
            34}3599738\mp@code{368
```



```
            274}877906944 38,0.000 000 000 003 637 978 807 091 712 951 660 156 25
            549}755813888 39 0.000 000 000 001 818 989 403 545 856 475 830 078 125
            1 099 511 627 776 40 0.000 000 000 000 909 494 701 772 928 237 915 039 062 5
            2 199 023 255 552 41 0.000 000 000 000 454 747 350 886 464 118 957 519 531 25
            4 398 046 511 104 42 0.000 000 000 000 227 373 675 443 232 059478 759 765 625
            8796 093 022 208 43 0.000 000 000 000 113 686 837 721 616 029 739 379 882 812 5
            17 592 186 044 416 44 0.000 000 000 000 056 843 418 860 808 014 869 689 941 406 25
            35 184 372 088 832 45 0.000 000 000 000 028 421 709 430404 007 434 844 970 703 125
                    70 368 744 177 664 46 0.000 000 000 000 014 210 854 715 202 003 717 422 485 351 562 5
                    140}737488455328 47 0.000 000 000 000 007 105 427 357 601 001 858 711 242 675 781 25
            281474 976 710 656 48 0.000 000 000 000 003 552 713 678 800 500 929 355 621 337 890 625
            562949 953 421 312 49 0.000 000 000 000 001 776 356 839 400 250 464 677 810 668 945 312 5
    1 125 899 906 842 624 50 0.000 000 000 000 000 888 178 419 700 125 232 338 905 334 472 656 25
```



```
    4 503 599 627 370 496 52 0.000 000 000 000 000 222 044 604 925 031 308 084 726 333 618 164 062 5
    9007 199 254 740 992 53 0.000 000 000 000 000 111 022 302 462 515 654 042 363 166 809 082 031 25
    18 014 398 509 481 984 54 0.000 000 000 000 000 055 511 151 231 257 827 021 181 583 404 541 015 625
```



```
    72057 594 037 927 936 56 0.000 000 000 000 000 013 877 787 807 814 456 755 295 395 851 135 253 906 25
    lllllllllll
    144 115 188 075 855 872 57 0.000000 000 000 000 006 938 893 903 907 228 377 647 697 925 567 626 953 125 
    576 460 752 303 423 488 59 0.000 000 000 000 000 001 734 723 475 976 807 094411 924481 391 906 738 281 25
1 152921 504 606 846 976 60 0.000 000 000 000 000 000 867 361 737 988 403 547 205 962 240 695 953 369 140 625
2 305 843 009 213 693 952 61 0.000000 000 000 000 000 433 680 868 994 201 773 602 981 120 347 976 684 570 312 5
4 611 686 018 427 387 904 62 0.000 000 000 000 000 000 216 840 434 497 100 886 801 490 560 173 988 342 285 156 25
9223 372036 854 775 808 63 0.000 000 000 000 000 000 108 420 217 248 550 443 400 745 280 086 994 171 142 578 125
```


## APPENDIX B. REFERENCE DIAGRAMS

This appendix contains flow diagrams that are intended to illustrate the major operations involved during the execution of instructions by the SIGMA 6 computer. The flow diagrams are not intended to depict actual computer operations and sequences, but the operations and sequences shown are valid representations of the internal computer operations. The symbolic notation used in the flow diagrams is consistent with that used in other portions of this reference manual. The symbolic terms used are:

| Term | Meaning |
| :---: | :---: |
| A | An internal CPU register used to hold an operand obtained from the general register that is specified by the $R$ field value in the instruction word. |
| AC | Access control code - the code used to determine whether or not a slave program operating with the memory map may read from, access instruction from, or write into a specific page of virtual addresses. |
| ADDR | Address - any virtual address. |
| B | An internal CPU register used to hold an operand obtained from the yeneral register that is specified by the value produced by performing a logical OR between the R field of the instruction and the value 1 . |
| C | An internal CPU register used tohold an immediate operand obtained from the instruction, or a byte, halfword, or word operand obtained from the memory (or general register) location specified by the effective address of the instruction. For doubleword operations, this register holds the 32 high-order bits of the effective doubleword. |
| D | An internal CPU register used to hold the 32 loworderbits of the effective doubleword in a doubleword operation. |
| EB | Effective byte. |
| EBL | Effective byte location. |
| ED | Effective doubleword |
| EDL | Effective doubleword location. |
| EH | Effective halfword. |
| EHL | Effective halfword location. |
| EW | Effective word. |
| EWL | Effective word location. |

I Instruction register.
IA Instruction address.
Indirect reference address.
Memory Address - an actual core memory address.
Operation code - bits 1-7 of an instruction word.
R General register address value.
TCC Trap condition code - the code that is used during the EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD) instruction.

TYPE Memory access type - the following values are used to indicate the reason for accessing memory:
$0=$ write
$1=$ instruction read
$2=$ operand read
te key
te lock
register designator.

## NOTES ON BASIC SIGMA 6 INSTRUCTION EXECUTION CYCLE

The hexagonal elements in the flow diagram labeled "Memory Control" refer to the memory request process shown at the right of the basic flow diagram. The memory request process is represented as a subroutine with two inputs: an address value (ADDR) and a memory access TYPE, separated by a slash, that correspond to the values shown in the "Memory Control" elements of the basic flow diagram.

The circular entry point labeled "TRAP" is a continuation of the circular exit points labeled "Trap $X^{\prime} n$ '", where $n$ is the appropriate trap location.

The triangular entry point labeled "EXU" indicates the point in the basic flow diagram at which an instruction (being executed as an operand of the EXECUTE instruction) is started.

The triangular entry point labeled "ANLZ" indicates the point in the basic flow diagram at which the effective address computation for the instruction being analyzed is started; the triangular exit points indicate the completion of the effective address calculation.



Appendix B

## FLOATING- POINT INSTRUCTION EXECUTION

FLOATING-POINT MULTIPLICATION AND DIVISION



FLOATING-POINT SHIFT


## EDIT BYTE STRING INSTRUCTION EXECUTION



## APPENDIX C. SIGMA 6 INSTRUCTIONS (MNEMONICS)

| Mnemonic | Code | Instruction Name | Addressing Type | Page |
| :---: | :---: | :---: | :---: | :---: |
| AD | 10 | Add Doubleword | Doubleword | 40 |
| $A H$ | 50 | Add Halfword | Halfword | 39 |
| AI | 20 | Add Immediate | Immediate, word | 39 |
| AIO | 6 E | Acknowledge I/O Interrupt (privileged) | Word | 87 |
| AND | 4B | AND Word | Word | 46 |
| ANLZ | 44 | Analyze | Word | 37 |
| AW | 30 | Add Word | Word | 40 |
| AWM | 66 | Add Word to Memory | Word | 43 |
| BAL | 6A | Branch and Link | Word | 74 |
| BCR | 68 | Branch on Conditions Reset | Word | 73 |
| BCS | 69 | Branch on Conditions Set | Word | 73 |
| BDR | 64 | Branch on Decrementing Register | Word | 74 |
| BIR | 65 | Branch on Incrementing Register | Word | 73 |
| CALI | 04 | Call 1 | Word | 74 |
| CAL2 | 05 | Call 2 | Word | 74 |
| CAL3 | 06 | Call 3 | Word | 74 |
| CAL4 | 07 | Call 4 | Word | 74 |
| CB | 71 | Compare Byte | Byte | 44 |
| CBS | 60 | Compare Byte String | Immediate, byte | 62 |
| CD | 11 | Compare Doubleword | Doubleword | 45 |
| CH | 51 | Compare Halfword | Halfword | 45 |
| Cl | 21 | Compare Immediate | Immediate, word | 44 |
| CLM | 19 | Compare with Limits in Memory | Doubleword | 46 |
| CLR | 39 | Compare with Limits in Register | Word | 46 |
| CS | 45 | Compare Selective | Word | 45 |
| CVA | 29 | Convert by Addition | Word | 49 |
| CVS | 28 | Convert by Subtraction | Word | 50 |
| CW | 31 | Compare Word | Word | 45 |
| DA | 79 | Decimal Add | Byte | 57 |
| DC | 7D | Decimal Compare | Byte | 58 |
| DD | 7A | Decimal Divide | Byte | 58 |
| DH | 56 | Divide Halfword | Halfword | 42 |
| DL | 7E | Decimal Load | Byte | 56 |
| DM | 7B | Decimal Multiply | Byte | 57 |
| DS | 78 | Decimal Subtract | Byte | 57 |
| DSA | 7 C | Decimal Shift Arithmetic | Byte | 58 |
| DST | 7F | Decimal Store | Byte | 56 |
| DW | 36 | Divide Word | Word | 42 |
| EBS | 63 | Edit Byte String | Immediate, byte | 64 |
| EOR | 48 | Exclusive OR Word | Word | 46 |
| EXU | 67 | Execute | Word | 73 |
| FAL | 1D | Floating Add Long | Doubleword | 53 |
| FAS | 3D | Floating Add Short | Word | 53 |
| FDL | 1E | Floating Divide Long | Doubleword | 54 |
| FDS | 3E | Floating Divide Short $\quad$ optional | Word | 54 |
| FML | 1 F | Floating Multiply Long $\quad$ Optional | Doubleword | 54 |
| FMS | 3F | Floating Multiply Short | Word | 54 |
| FSL | 1 C | Floating Subtract Long | Doubleword | 54 |
| FSS | 3 C | Floating Subtract Short $\quad$ ) | Word | 53 |
| HIO | 4F | Halt Input/Output (privileged) | Word | 86 |
| INT | 6B | Interpret | Word | 38 |
| LAD | 1B | Load Absolute Doubleword | Doubleword | 34 |
| LAH | 5B | Load Absolute Halfword | Halfword | 33 |
| LAW | 3B | Load Absolute Word | Word | 33 |
| LB | 72 | Load Byte | Byte | 32 |
| LCD | 1A | Load Complement Doubleword | Doubleword | 33 |
| LCF | 70 | Load Conditions and Floating Control | Byte | 35 |

SIGMA 6 INSTRUCTIONS (MNEMONICS) (cont.)

| Mnemonic | Code | Instruction Name | Addressing Type | Page |
| :---: | :---: | :---: | :---: | :---: |
| LCFI | 02 | Load Conditions and Floating Control Immediate | Immediate, word | 35 |
| LCH | 5A | Load Complement Halfword | Halfword | 33 |
| LCW | 3A | Load Complement Word | Word | 33 |
| LD | 12 | Load Doubleword | Doubleword | 32 |
| LH | 52 | Load Halfword | Halfword | 32 |
| LI | 22 | Load Immediate | Immediate, word | 32 |
| LM | 2A | Load Multiple | Word | 35 |
| LPSD | OE | Load Program Status Doubleword ${ }^{\text {a }}$ privileged | Doubleword | 75 |
| LRP | 2F | Load Register Pointer $\}$ privileged | Word | 77 |
| LS | 4A | Load Selective | Word | 34 |
| LW | 32 | Load Word | Word | 32 |
| MBS | 61 | Move Byte String | Immediate, byte | 61 |
| MH | 57 | Multiply Halfword | Halfword | 41 |
| MI | 23 | Multiply Immediate | Immediate, word | 41 |
| MMC | 6 F | Move to Memory Control (privileged) | Word | 77 |
| MSP | 13 | Modify Stack Pointer | Doubleword | 71 |
| MTB | 73 | Modify and Test Byte | Byte | 43 |
| MTH | 53 | Modify and Test Halfword | Halfword | 43 |
| MTW | 33 | Modify and Test Word | Word | 44 |
| MW | 37 | Multiply Word | Word | 42 |
| OR | 49 | OR Word | Word | 46 |
| PACK | 76 | Pack Decimal Digits | Byte | 59 |
| PLM | OA | Pull Multiple | Word | 70 |
| PLW | 08 | Pull Word | Word | 69 |
| PSM | OB | Push Multiple | Word | 70 |
| PSW | 09 | Push Word | Word | 69 |
| RD | 6 C | Read Direct (privileged) | Word | 80 |
| S | 25 | Shift | Word | 47 |
| SD | 18 | Subtract Doubleword | Doubleword | 41 |
| SF | 24 | Shift Floating | Word | 48 |
| SH | 58 | Subtract Halfword | Halfword | 40 |
| SIO | 4C | Start Input/Output (privileged) | Word | 83 |
| STB | 75 | Store Byte | Byte | 36 |
| STCF | 74 | Store Conditions and Floating Control | Byte | 37 |
| STD | 15 | Store Doubleword | Doubleword | 36 |
| STH | 55 | Store Halfword | Halfword | 36 |
| STM. | 2B | Store Multiple | Word | 37 |
| STS | 47 | Store Selective | Word | 36 |
| STW | 35 | Store Word | Word | 36 |
| SW | 38 | Subtract Word | Word | 40 |
| TBS | 41 | Translate Byte String | Immediate, byte | 63 |
| TDV | 4E | Test Device $\quad$ privileged | Word | 87 |
| TIO | 4 D | Test Input/Output $\}$ privileged | Word | 86 |
| TTBS | 40 | Translate and Test Byte String | Immediate, byte | 63 |
| UNPK | 77 | Unpack Decimal Digits | Byte | 59 |
| WAIT | 2E | Wait | Word | 79 |
| WD | 6D | Write Direct privileged | Word | 80 |
| XPSD | OF | Exchange Program Status Doubleword) | Doubleword | 75 |
| XW | 46 | Exchange Word | Word | 36 |

## APPENDIX D. INSTRUCTION TIMING

This appendix shows the timing (in microseconds) for executing individual SIGMA 6 computer instructions under a variety of circumstances. All of the times are based on the assumption that whenever the CPU requests a service cycle from a particular memory bank, it never has to wait for such service due to other devices (such as IOPs) that are connected to that memory bank.

Execution times depend not only on the nature of the specific instructions, but also on the configuration of memory banks in the system, and the placement of instructions and operands. The following table provides a means of estimating instruction
execution times for some of the possible combinations of memory bank configuration, data placement, and instruction type, where

MAX = Time with no memory overlap (i.e., all sequential memory accesses come from the same bank)
MIN = Time with complete memory overlap (i.e., all sequential memory accesses come from a bank not currently busy, that is, the bank being accessed is not being used by the CPU or any external IOP)

| Memory Bank Configuration | Average Instruction Execution Time |  |
| :---: | :---: | :---: |
|  | Instructions that utilize byte, halfword, and word addressing | Instructions that utilize doubleword addressing |
| All instructions and operands are in the same memory bank | MAX | MAX |
| All instructions are in one memory bank and all operands are in a different memory bank | MIN | $1 / 2 \mathrm{MAX}+1 / 2 \mathrm{MIN}$ |
| All instructions and operands are in two interleaved memory banks | $1 / 2 \mathrm{MAX}+1 / 2 \mathrm{MIN}$ | 1/4 MAX + 3/4 MIN |
| All instructions and operands are in four interleaved memory banks | 1/4 MAX + 3/4 MIN | 1/8 MAX + 7/8 MIN |
| All instructions are in one memory bank and all operands are in two interleaved memory banks. (Both operand memory banks are different from instruction memory bank.) | MIN | MIN |

Basic timing information is summarized in the following two tables. A dashentry for any item indicates a non-applicable or impossible condition for the instruction. Special notes (identified by numbers in the "Notes" column are given at the end of the table to which they apply. Table $D-1$ shows the execution times for instructions under the most common conditions that the user can expect to encounter in his program. Table D-2 shows the additional times that must be added to the basic times if (1) the instruction performs a register-to-register operation (i.e. , accesses one or more of the general registers for an operand(s) or a direct address) or (2) the register pointer in the current program status doubleword selects one of the register blocks in the range from $X^{\prime} 4$ ' through $X^{\prime} I F^{\prime}$ ( 4 through 31 decimal).

The times given in Table D-2, where the instruction performs a register-to-register operation, assume the following conditions.

1. The CPU is operating in the mapping mode with one memory bank so that no memory overlap occurs.
2. All instructions are in core memory.
3. In the case of an instruction with a direct address, its operand is in one or more of the general registers. For a push-down instruction with a direct address, however, its stack pointer doubleword is in the general registers and the stack is in core memory.
4. In the case of an instruction with an indirect address, the indirect reference is to one of the general registers, which contains the direct address of the operand. The resultant virtual address is assumed to be a core memory address. For a push-down instruction with an indirect address, therefore, both the stack pointer doubleword and the stack are assumed to be in core memory.

The timing data given below are for a typical system. A specific CPU may vary by up to $\pm 10 \%$ of the times shown.

For large core memory configurations, an additional . $1 \mu \mathrm{sec}$ per memory access may be encountered due to added cable lengths.

Table D-1. Basic Instruction Timing

| Mnemonics | Notes | No Memory Overlap |  |  |  |  |  |  |  | Maximum Memory Overla, |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | No Map |  |  |  | Map |  |  |  | No Map |  |  |  | Mop |  |  |  |
|  |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  |
|  |  | No Index | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index |
| AD |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| AH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| Al |  | 1.3 | -- | -- | -- | 1.4 | -- | -- | -- | 1.3 | -- | -- | -- | 1.4 | -- | -- | -- |
| AIO | $\mathrm{R} \neq 0$ | 6.9 | 6.9 | 7.5 | 7.5 | 6.9 | 6.9 | 7.5 | 7.5 | 6.6 | 6.6 | 7.2 | 7.2 | 6.7 | 6.7 | 7.3 | 7.3 |
| AIO | $\mathrm{R}=0$ | 6.1 | 6.1 | 6.7 | 6.7 | 6.1 | 6.1 | 6.7 | 6.7 | 6.1 | 6.1 | 6.7 | 6.7 | 6.1 | 6.1 | 6.7 | 6.7 |
| AND |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| ANLZ | 1 | 3.3 | 3.9 | 4.3 | 4.6 | 3.3 | 4.1 | 4.3 | 4.7 | 3.2 | 3.8 | 4.1 | 4.4 | 3.2 | 3.9 | 4.1 | 4.5 |
| AW |  | 2.0 | 2.6 | 29 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| AWM |  | 3.0 | 3.6 | 3.9 | 4.2 | 3.1 | 3.8 | 4.0 | 4.4 | 2.6 | 3.3 | 3.6 | 3.9 | 2.9 | 3.6 | 3.8 | 4.2 |
| BAL |  | 2.3 | 2.3 | 2.9 | 2.9 | 2.4 | 2.4 | 3.0 | 3.0 | 2.2 | 2.2 | 2.8 | 2.8 | 2.3 | 2.3 | 2.9 | 2.9 |
| BCR | branch | 1.0 | 1.6 | 2.0 | 2.3 | 1.0 | 1.7 | 2.0 | 2.4 | 0.9 | 1.5 | 1.8 | 2.2 | 0.9 | 1.6 | 1.8 | 2.3 |
| BCR | no branch | 2.0 | 2.6 | 3.0 | 3.3 | 2.1 | 2.8 | 3.1 | 3.5 | 1.9 | 2.5 | 2.8 | 3.1 | 2.0 | 2.7 | 2.9 | 3.3 |
| BCS | branch | 1.0 | 1.6 | 2.0 | 2.3 | 1.0 | 1.7 | 2.0 | 2.4 | 0.9 | 1.5 | 1.8 | 2.2 | 0.9 | 1.6 | 1.8 | 2.3 |
| BCS | no branch* | 2.0 | 2.6 | 3.0 | 3.3 | 2.1 | 2.8 | 3.1 | 3.5 | 1.9 | 2.5 | 2.8 | 3.1 | 2.0 | 2.7 | 2.9 | 3.3 |
| BDR | branch | 1.4 | 1.7 | 2.4 | 2.4 | 1.4 | 1.8 | 2.4 | 2.5 | 1.4 | 1.7 | 2.3 | 2.3 | 1.4 | 1.8 | 2.3 | 2.4 |
| BDR | no branch | 2.4 | 2.- | 3.4 | 3.4 | 2.5 | 2.9 | 3.5 | 3.6 | 2.3 | 2.6 | 3.2 | 3.2 | 2.4 | 2.8 | 3.4 | 3.4 |
| BIR | branch | 1.4 | 1.7 | 2.4 | 2.4 | 1.4 | 1.8 | 2.4 | 2.5 | 1.4 | 1.7 | 2.3 | 2.3 | 1.4 | 1.8 | 2.3 | 2.4 |
| Bir | no branch | 2.4 | 2.7 | 3.4 | 3.4 | 2.5 | 2.9 | 3.5 | 3.6 | 2.3 | 2.6 | 3.2 | 3.2 | 2.4 | 2.8 | 3.4 | 3.4 |
| CAL 1-4 |  | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.2 | 3.2 | 3. 2 | 3.2 | 3.2 | 3.2 | 3.2 | 3.2 |
| CB |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| CBS | 2 | $\begin{gathered} 4.1 \\ +3.9 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{array}{r} 4.2 \\ +4.1 \mathrm{~N} \\ \hline \end{array}$ | -- | -- | -- | $\begin{gathered} 4.1 \\ +3.9 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.2 \\ +4.1 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| CD |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| CH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| Cl |  | 1.9 | -- | -- | -- | 2.0 | -- | -- | -- | 1.8 | -- | -- | -- | 1.9 | $\cdots$ | -- | -- |
| CLM |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| CLR |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.8 | 3.1 | 1.8 | 2.6 | 2.8 | 3.2 |
| cs |  | 3.0 | 3.6 | 4.0 | 4.3 | 3.1 | 3.8 | 4.1 | 4.5 | 2.9 | 3.5 | 3.8 | 4.1 | 3.0 | 3.7 | 3.9 | 4.3 |
| CVA | 3 | $\begin{aligned} & 17.1 \\ & +0.6 N \end{aligned}$ | $\begin{aligned} & 17.1 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.6 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.6 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.1 \\ & +0.7 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.1 \\ & +0.7 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.8 \\ & +0.7 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.8 \\ & +0.7 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.1 \\ & +0.5 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.1 \\ & +0.5 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.3 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.3 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.2 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.2 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.3 \\ & +0.7 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 17.3 \\ & +0.7 \mathrm{~N} \end{aligned}$ |
| cvs |  | 34.7 | 34.7 | 35.2 | 35.2 | 38.4 | 38.4 | 38.5 | 38.5 | 33.2 | 33.2 | 33.7 | 33.7 | 36.8 | 36.6 | 36.7 | 36.7 |
| cw |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| DA | 4 | $\left\lvert\, \begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}\right.$ | $\begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 20.0 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{gathered} 20.0 \\ +0.3 D \end{gathered}$ | $\begin{aligned} & 19.4 \\ & +0.3 \mathrm{l} \end{aligned}$ | $\begin{aligned} & 19.4 \\ & +0.30 \end{aligned}$ | $\begin{aligned} & 20.6 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 20.6 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{array}{c\|c} 19.2 \\ +0.3 \mathrm{D} \end{array}$ | $\begin{aligned} & 20.0 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 20.0 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.4 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.4 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 20.6 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 20.6 \\ & +0.3 \mathrm{D} \end{aligned}$ |
| DC | 4 | $\left\lvert\, \begin{aligned} & 11.8 \\ & +0.30 \end{aligned}\right.$ | $\begin{gathered} 11.8 \\ +0.3 \mathrm{D} \end{gathered}$ | $\begin{aligned} & 12.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.30 \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.30 \end{aligned}$ | $\begin{array}{\|l\|} 11.8 \\ +0.3 \mathrm{D} \end{array}$ | $\begin{aligned} & 12.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.3 D \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.30 \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.3 \mathrm{D} \end{aligned}$ |
| DD | 5 | $\left\lvert\, \begin{aligned} & 29.7 \\ & +0.8 \mathrm{~K} \end{aligned}\right.$ | $\begin{aligned} & 29.7 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.3 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.3 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.8 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.8 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 31.4 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 31.4 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 29.7 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 29.7 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.3 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.3 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 30.8 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 30.8 \\ +0.8 \mathrm{~K} \end{array}$ | $\begin{aligned} & 31.4 \\ & +0.8 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 31.4 \\ & +0.8 \mathrm{~K} \end{aligned}$ |
| DH |  | 12.4 | 13.0 | 13.4 | 13.7 | 12.4 | 13.2 | 13.4 | 13.8 | 12.4 | 13.0 | 13.3 | 13.6 | 12.4 | 13.1 | 13.3 | 13.7 |
| DL | 4 | $\left\lvert\, \begin{aligned} & 11.8 \\ & +0.30 \end{aligned}\right.$ | $\begin{aligned} & 11.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.4 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.4 \\ & +0.3 D \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.5 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.5 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.4 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.4 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +0.3 D \end{aligned}$ | $\left\lvert\, \begin{aligned} & 11.8 \\ & +0.30 \end{aligned}\right.$ | $\begin{aligned} & 12.5 \\ & +0.30 \end{aligned}$ | $\begin{aligned} & 12.5 \\ & +0.3 \mathrm{D} \end{aligned}$ |
| DM | 6 | $\left\lvert\, \begin{aligned} & 61.2 \\ & +0.4 \mathrm{DN} \end{aligned}\right.$ | $\begin{aligned} & 61.2 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 61.8 \\ & +0.4 \mathrm{DN} \end{aligned}$ | 61.8 <br> $+0.4 \mathrm{DN}$ | $\begin{aligned} & 62.3 \\ & 0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.3 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.9 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.9 \\ & +0.4 \mathrm{DN} \end{aligned}$ | 61.2 <br> $+0.4 \mathrm{DN}$ | $\begin{aligned} & 61.2 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 61.8 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 61.8 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.3 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.3 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.9 \\ & +0.4 \mathrm{DN} \end{aligned}$ | $\begin{aligned} & 62.9 \\ & +0.4 \mathrm{DN} \end{aligned}$ |
| DS | 4 | $\left\lvert\, \begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}\right.$ | $\begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.30 \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.2 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.3 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{array}{\|l\|} \hline 19.3 \\ +0.30 \end{array}$ | $\begin{aligned} & 19.7 \\ & +0.3 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 19.7 \\ & 10.30 \end{aligned}$ |
| DSA |  | 20.3 | 20.3 | 20.9 | 20.9 | 20.3 | 20.3 | 21.0 | 21.0 | 20.2 | 20.2 | 20.6 | 20.6 | 20.2 | 20.2 | 20.9 | 20.9 |
| DST | 7 | $\left\{\begin{array}{l} 11.3 \\ 0.70 \end{array}\right.$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.7 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +0.7 \mathrm{D} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 11.3 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.70 \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +0.70 \end{aligned}$ |

Table D-1. Basic Instruction Timing (cont.)

| Mremonics | Notes | No Memory Overlop |  |  |  |  |  |  |  | Maximum Memory Overlap |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | No Map |  |  |  | Map |  |  |  | No Map |  |  |  | Map |  |  |  |
|  |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  |
|  |  | No Index | Index | $\underset{\substack{\text { No } \\ \text { Index }}}{ }$ | Index | No Index | Index | No Index | Index | $\begin{gathered} \mathrm{No} \\ \text { Index } \end{gathered}$ | Index | No Index | Index | $\underset{\text { No }}{\substack{\text { No } \\ \text { Index }}}$ | Index | No Index | Index |
| DW |  | 12.6 | 13.2 | 13.5 | 13.8 | 12.5 | 13.2 | 13.6 | 13.9 | 12.5 | 13.1 | 13.4 | 13.6 | 12.5 | 13.2 | 13.5 | 13.8 |
| EBS | 8 | 4.1 +6.8 N | -- | -- | -- | $\begin{gathered} \text { 4. } 2 \\ +7.1 \mathrm{~N} \end{gathered}$ | - | -- | -- | $\begin{gathered} 4.1 \\ +6.8 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.2 \\ +7.1 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| EOR |  | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.9 |
| EXU | 9 | 1.3 | 1.6 | 2.2 | 2.2 | 1.3 | 1.8 | 2.2 | 2.4 | 1.2 | 1.6 | 2.1 | 2.2 | 1.3 | 1.8 | 2.2 | 2.4 |
| FAL min | 10 | 4.1 | 4.7 | 5.0 | 5.3 | 4.2 | 4.9 | 5.1 | 5.5 | 4.1 | 4.7 | 5.0 | 5.3 | 4.2 | 4.9 | 5.1 | 5.5 |
| FAL max | 11 | 13.7 | 14.2 | 14.6 | 14.8 | 13.8 | 14.4 | 14.7 | 15.1 | 13.7 | 14.2 | 14.6 | 14.8 | 13.8 | 14.4 | 14.7 | 15.1 |
| FAL typical | 12 | 5.0 | 5.5 | 5.9 | 6.1 | 5.1 | 5.7 | 6.0 | 6.4 | 5.0 | 5.5 | 5.9 | 6.1 | 5.1 | 5.7 | 6.0 | 6.4 |
| FAS min | 10 | 3.3 | 3.9 | 4.2 | 4.6 | 3.3 | 4.0 | 4.2 | 4.7 | 3.3 | 3.9 | 4.2 | 4.6 | 3.3 | 4.0 | 4.2 | 4.7 |
| FAS max | 11 | 8.2 | 8.9 | 9.1 | 9.5 | 8.2 | 9.0 | 9.1 | 9.6 | 8. 2 | 8.9 | 9.1 | 9.5 | 8.2 | 9.0 | 9.1 | 9.6 |
| FAS typical | 12 | 4.0 | 4.6 | 4.9 | 5.3 | 4.0 | 4.7 | 4.9 | 5.4 | 4.0 | 4.6 | 4.9 | 5.3 | 4.0 | 4.7 | 4.9 | 5.4 |
| FDL min | 13,14 | 25.4 | 26.1 | 26.4 | 26.7 | 25.5 | 26.1 | 27.0 | 26.8 | 25.4 | 26.1 | 26.4 | 26.7 | 25.5 | 26.1 | 27.0 | 26.8 |
| FDL max | 11 | 34.7 | 35.4 | 35.7 | 36.0 | 34.8 | 35.4 | 36.3 | 36.1 | 34.7 | 35.4 | 35.7 | 36.0 | 34.8 | 35.4 | 36.3 | 36.1 |
| FDS min | 13,14 | 12.4 | 13.3 | 13.4 | 13.7 | 12.4 | 13.4 | 13.4 | 13.8 | 12.4 | 13.3 | 13.4 | 13.7 | 12.4 | 13.4 | 13.4 | 13.8 |
| FDS max | 11 | 16.6 | 17.5 | 17.6 | 17.9 | 16.6 | 17.6 | 17.6 | 18.0 | 16.6 | 17.5 | 17.6 | 17.9 | 16.6 | 17.6 | 17.6 | 18.0 |
| FML min | 13,14 | 9.1 | 9.8 | 10.0 | 10.4 | 9.2 | 10.0 | 10.2 | 10.6 | 9.1 | 9.8 | 10.0 | 10.4 | 9.2 | 10.0 | 10.2 | 10.6 |
| FML max | 11 | 14.7 | 15.4 | 15.6 | 16.0 | 14.8 | 15.6 | 15.8 | 16.2 | 14.7 | 15.4 | 15.6 | 16.0 | 14.8 | 15.6 | 15.8 | 16.2 |
| FMS min | 13,14 | 6.0 | 6.6 | 6.9 | 7.2 | 6.0 | 6.8 | 6.9 | 7.4 | 6.0 | 6.6 | 6.9 | 7.2 | 6.0 | 6.8 | 6.9 | 7.4 |
| FMS max | 11 | 8.8 | 9.4 | 9.7 | 10.0 | 8.8 | 9.6 | 9.7 | 10.2 | 8.8 | 9.4 | 9.7 | 10.0 | 8.8 | 9.6 | 9.7 | 10.2 |
| FSL min | 10 | 4.1 | 4.7 | 5.0 | 5.3 | 4.2 | 4.9 | 5.1 | 5.5 | 4.1 | 4.7 | 5.0 | 5.3 | 4.2 | 4.9 | 5.1 | 5.5 |
| FSL max | 11 | 13.7 | 14.2 | 14.6 | 14.8 | 13.8 | 14.4 | 14.7 | 15.1 | 13.7 | 14.2 | 14.6 | 14.8 | 13.8 | 14.4 | 14.7 | 15. 1 |
| FSL typical | 12 | 5.0 | 5.5 | 5.9 | 6.1 | 5.1 | 5.7 | 6.0 | 6.4 | 5.0 | 5.5 | 5.9 | 6.1 | 5.1 | 5.7 | 6.0 | 6.4 |
| FSS min | 10 | 3.3 | 3.9 | 4.2 | 4.6 | 3.3 | 4.0 | 4.2 | 4.7 | 3.3 | 3.9 | 4.2 | 4.6 | 3.3 | 4.0 | 4.2 | 4.7 |
| FSS max | 11 | 8.2 | 8.9 | 9.1 | 9.5 | 8.2 | 9.0 | 9.1 | 9.6 | 8. 2 | 8.9 | 9.1 | 9.5 | 8.2 | 9.0 | 9.1 | 9.6 |
| FSS typical | 12 | 4.0 | 4.6 | 4.9 | 5.3 | 4.0 | 4.7 | 4.9 | 5.4 | 4.0 | 4.6 | 4.9 | 5.3 | 4.0 | 4.7 | 4.9 | 5.4 |
| HiO | $\mathrm{R}=$ even, $\neq 0$ | 9.7 | 9.7 | 10.3 | 10.3 | 9.7 | 9.7 | 10.3 | 10.3 | 9.4 | 9.4 | 10.0 | 10.0 | 9.5 | 9.5 | 10.1 | 10.1 |
| HIO | $\mathrm{R}=$ odd | 8.3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 |
| HIO | $\mathrm{R}=0$ | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 |
| INT |  | 2.4 | 3.0 | 3.4 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 | 2.3 | 2.9 | 3.2 | 3.5 | 2.4 | 3.1 | 3.3 | 3.7 |
| LAD |  | 3.4 | 4.0 | 4.3 | 4.6 | 3.4 | 4.2 | 4.4 | 4.8 | 3.1 | 3.7 | 4.0 | 4.3 | 3.2 | 3.9 | 4.2 | 4.6 |
| LAH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LAW |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LB |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LCD |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| LCF |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LCFI |  | 1.3 | -- | -- | -- | 1.4 | -- | -- | -- | 1.3 | - | -- | -- | 1.4 | -- | - | -- |
| LCH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LCW |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| LD |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| LH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.1 |
| 4 |  | 1.3 | -- | -- | -- | 1.4 | -- | - | -- | 1.3 | -- | -- | -- | 1.4 | -- | -- | -- |
| LM | 15 | $\begin{gathered} 2.3 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.3 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{array}{r} 3.0 \\ +1.0 \mathrm{~N} \end{array}$ | $\begin{gathered} 3.0 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.4 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.4 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.3 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.3 \\ +1.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.1 N \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.1 \mathrm{~N} \end{gathered}$ |
| LPSD |  | 4.4 | 4.4 | 5.0 | 5.0 | 4.7 | 4.7 | 5.2 | 5.2 | 4.4 | 4.4 | 5.0 | 5.0 | 4.7 | 4.7 | 5.2 | 5.2 |
| LRP |  | 2.2 | 2.8 | 3.1 | 3.4 | 2.3 | 3.0 | 3.2 | 3.6 | 2.2 | 2.8 | 3.1 | 3.4 | 2.3 | 3.0 | 3.2 | 3.6 |

Table D-1. Basic Instruction Timing (cont.)

| Mnemonics | Notes | No Memory Overlap |  |  |  |  |  |  |  | Maximum Memory Overi jp |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | No Map |  |  |  | Map |  |  |  | No Map |  |  |  | Map |  |  |  |
|  |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  |
|  |  | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | No Index | Index | No Index | Index | No Index | Index | No Index | Index | No Index | Index | No Index | Index | No Index | Index |
| 15 |  | 2.5 | 3.1 | 3.4 | 3.7 | 2.6 | 3.3 | 3.5 | 3.9 | 2.5 | 3.1 | 3.4 | 3.7 | 2.6 | 3.3 | 3.5 | 3.9 |
| LW |  | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.2 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 3.0 |
| MBS word | 2 | $\begin{gathered} 4.2 \\ 10.8 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.4 \\ +0.8 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.2 \\ +0.8 \mathrm{~N} \end{gathered}$ | -- | -- | - | $\begin{gathered} 4.4 \\ +0.8 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| MBS byte | 2 | $\begin{gathered} 4.2 \\ +3.4 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.3 \\ +3.4 \mathrm{~N} \\ \hline \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.2 \\ +3.4 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 4.3 \\ +3.4 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| MH |  | 3.8 | 4.4 | 4.8 | 5.1 | 3.9 | 4.7 | 4.9 | 5.3 | 3.8 | 4.4 | 4.8 | 5.1 | 3.9 | 4.7 | 4.9 | 5.3 |
| M1 |  | 5.0 | -- | -- | -- | 5.1 | -- | -- | -- | 5.0 | -- | -- | -- | 5.1 | -- | -- | -- |
| MMC | 15 | $\begin{gathered} 3.0 \\ +3.0 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 3.1 \\ +3.1 N \end{gathered}$ | -- | -- | -- | $\begin{gathered} 3.0 \\ +2.9 \mathrm{~N} \end{gathered}$ | -- | -- | - | $\begin{gathered} 3.1 \\ +3.0 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| MSP |  | 7.6 | 8.2 | 8.5 | 8.8 | 8.0 | 8.7 | 8.9 | 9.3 | 7.4 | 8.0 | 8.3 | 8.6 | 8.0 | 8.7 | 8.9 | 9.3 |
| MTB | $R \neq 0$ | 3.6 | 4.2 | 4.6 | 4.9 | 3.7 | 4.4 | 4.7 | 5.1 | 3.6 | 4.2 | 4.6 | 4.9 | 3.7 | 4.4 | 4.7 | 5.1 |
| MTB | $R=0$ | 2.6 | 3.2 | 3.6 | 3.9 | 2.7 | 3.5 | 3.7 | 4.1 | 2.6 | 3.2 | 3.6 | 3.9 | 2.7 | 3.5 | 3.7 | 4.1 |
| MTH | $R \neq 0$ | 3.6 | 4.2 | 4.6 | 4.9 | 3.7 | 4.4 | 4.7 | 5.1 | 3.6 | 4.2 | 4.6 | 4.9 | 3.7 | 4.4 | 4.7 | 5.1 |
| MTH | $R=0$ | 2.6 | 3.2 | 3.6 | 3.9 | 2.7 | 3.5 | 3.7 | 4.1 | 2.6 | 3.2 | 3.6 | 3.9 | 2.7 | 3.5 | 3.7 | 4.1 |
| MTW | $\mathrm{R} \neq 0$ | 2.8 | 3.4 | 3.7 | 4.0 | 3.9 | 3.6 | 3.8 | 4.2 | 2.6 | 3.3 | 3.6 | 3.9 | 3.9 | 3.6 | 3.8 | 4.2 |
| MTW | $R=0$ | 2.3 | 2.9 | 3.2 | 3.6 | 2.4 | 3.1 | 3.4 | 3.8 | 2.3 | 2.9 | 3.2 | 3.6 | 2.4 | 3.1 | 3.4 | 3.8 |
| MW |  | 5.0 | '. 6 | 5.9 | 6.2 | 5.1 | 5.8 | 6.0 | 6.5 | 5.0 | 5.6 | 5.9 | 6.2 | 5.1 | 5.8 | 3.0 | 6.5 |
| OR |  | 1.8 | 2.4 | 2.7 | 3.0 | 1.8 | 2.5 | 2.7 | 3.2 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.8 |
| PACK | 16 | $\left\lvert\, \begin{aligned} & 12.0 \\ & +0.6 \mathrm{~N} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & 12.0 \\ & +0.6 \mathrm{~N} \end{aligned}\right.$ | $\begin{aligned} & 12.6 \\ & +0.6 \mathrm{~N} \end{aligned}$ | 12.6 <br> $+0.6 \mathrm{~N}$ | $\begin{aligned} & 12.0 \\ & +0.6 \mathrm{~N} \end{aligned}$ | 12.0 <br> $+0.6 \mathrm{~N}$ | $\begin{aligned} & 12.8 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.6 \mathrm{~N} \end{aligned}$ | 12.0 $+0.6 \mathrm{~N}$ | $\begin{aligned} & 12.0 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.6 \\ & +0.6 \mathrm{~N} \end{aligned}$ | 12.6 <br> $+0.6 \mathrm{~N}$ | $\begin{aligned} & 12.0 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +0 . \mathrm{sN} \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.8 \\ & +0.6 \mathrm{~N} \end{aligned}$ |
| PLM | 15 | $\left\{\begin{array}{l} 10.0 \\ +1.0 \mathrm{~N} \end{array}\right.$ | $\begin{aligned} & 10.0 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.8 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.8 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.5 \\ & +1.1 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.5 \\ & +1.1 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11 .! \\ & +1.1 \mathrm{~N} \end{aligned}$ | $\left\lvert\, \begin{aligned} & 11.1 \\ & +1.1 N \end{aligned}\right.$ | $\begin{gathered} 9.5 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.5 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{aligned} & 10.0 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.0 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.2 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.2 \\ & +1.0 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.7 \\ & +1.1 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 10.7 \\ & +1.1 \mathrm{~N} \end{aligned}$ |
| PLW |  | 10.8 | 10.8 | 11.4 | 11.4 | 11.2 | 11.2 | 11.8 | 11.8 | 10.2 | 10.2 | 10.8 | 10.8 | 10.8 | 10.8 | 11.4 | 11.4 |
| PSM | 15 | $\left\{\begin{array}{l} 8.7 \\ +1.0 \mathrm{~N} \end{array}\right.$ | $\begin{gathered} 8.7 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.4 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.4 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.0 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.0 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.7 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.7 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 8.3 \\ +0.3 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 8.3 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.0 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.0 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 8.6 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 8.6 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.6 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 9.6 \\ +1.0 \mathrm{~N} \end{gathered}$ |
| PSW |  | 9.8 | 9.8 | 10.5 | 10.5 | 10.2 | 10.2 | 10.9 | 10.9 | 9.3 | 9.3 | 9.8 | 9.8 | 9.8 | 9.9 | 10.5 | 10.5 |
| RD | internal | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 |
| RD | external <br> 17 | $\begin{gathered} 2.8 \\ +0.4 N \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | 2.8 <br> $+0.4 \mathrm{~N}$ | $\begin{array}{c\|} \hline 2.8 \\ +0.4 \mathrm{~N} \end{array}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | 3.4 <br> $+0.4 \mathrm{~N}$ | $\begin{array}{c\|} 2.8 \\ +0.4 \mathrm{~N} \end{array}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{aligned} & 3.4 \\ & +0.4 \mathrm{~N} \end{aligned}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ |
| S left | 18 | $\left[\begin{array}{c} 2.1 \\ +0.1 \mathrm{~N} \end{array}\right.$ | $\begin{gathered} 2.1 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.1 \mathrm{~N} \end{gathered}$ | 2.2 <br> $+0.1 \mathrm{~N}$ | $\begin{gathered} 2.8 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{aligned} & 2.8 \\ & +0.1 \mathrm{~N} \end{aligned}$ | $\begin{gathered} 2.1 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +C .1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.1 \mathrm{~N} \end{gathered}$ |
| $S$ righr | 18 | $\begin{gathered} 2.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ -0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | 2.2 <br> $+0.2 \mathrm{~N}$ | $\begin{gathered} 2.9 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.9 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.2 N \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.9 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.9 \\ +0.2 \mathrm{~N} \end{gathered}$ |
| SD |  | 2.9 | 3.6 | 3.9 | 4.2 | 2.9 | 3.7 | 3.9 | 4.3 | 2.4 | 3.0 | 3.3 | 3.6 | 2.5 | 3.2 | 3.4 | 3.8 |
| SF left | $\begin{aligned} & \text { single } \\ & 19 \end{aligned}$ | $\left\lvert\, \begin{gathered} 2.6 \\ +0.2 \mathrm{~N} \end{gathered}\right.$ | $\begin{array}{\|c\|} 2.6 \\ +0.2 \mathrm{~N} \end{array}$ | $\begin{gathered} 3.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.3 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.3 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.6 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{array}{c\|c} 2.6 \\ +0.2 \mathrm{~N} \end{array}$ | $\begin{gathered} 3.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.7 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\left\{\begin{array}{c} 2.7 \\ +0.2 \mathrm{~N} \end{array}\right.$ | $\begin{gathered} 3.3 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.3 \\ +0.2 \mathrm{~N} \end{gathered}$ |
| SF right | $\begin{array}{\|l} \text { single } \\ 19 \\ \hline \end{array}$ | $\begin{aligned} & 2.4 \\ & +0.6 \mathrm{~N} \end{aligned}$ | $\begin{gathered} 2.4 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +0.6 \mathrm{~N} \end{gathered}$ | 2.6 <br> $+0.6 \mathrm{~N}$ | $\begin{gathered} 2.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.4 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.4 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.0 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.2 \\ +0.6 \mathrm{~N} \end{gathered}$ |
| SF left | double $19$ | $\begin{gathered} 4.0 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.0 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.6 \\ +0.2 \mathrm{~N} \end{gathered}$ | 4.6 +0.2 N | $\begin{gathered} 4.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.7 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{array}{\|c\|} 4.7 \\ +0.2 \mathrm{~N} \end{array}$ | $\begin{gathered} 4.0 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.0 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{aligned} & 4.6 \\ & +0.2 \mathrm{~N} \end{aligned}$ | $\begin{gathered} 4.6 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.1 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.1 \\ +0.2 \mathrm{~N} \\ \hline \end{gathered}$ | $\begin{gathered} 4.7 \\ +0.2 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.7 \\ +0.2 \mathrm{~N} \end{gathered}$ |
| SF right | $\begin{aligned} & \text { double } \\ & 19 \end{aligned}$ | $\begin{gathered} 3.8 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.8 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.4 \\ +0.6 \mathrm{~N} \end{gathered}$ | 4.4 <br> $+0.6 \mathrm{~N}$ | 3.9 <br> $+0.6 \mathrm{~N}$ | 3.9 <br> $\div 0.6 \mathrm{~N}$ | $\begin{gathered} 4.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.8 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.8 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.4 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.4 \\ +0.6 N \end{gathered}$ | $\begin{gathered} 3.9 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.9 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.6 \\ +0.6 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 4.6 \\ +0.6 \mathrm{~N} \end{gathered}$ |
| SH |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 2.8 |
| 510 | $R=$ even, $\neq 0$ | 10.6 | 10.6 | 11.2 | 11.2 | 10.6 | 10.6 | 11.2 | 11.2 | 10.3 | 10.3 | 10.9 | 10.9 | 10.4 | 10.4 | 11.0 | 11.0 |
| 510 | $R=$ odd | 9.5 | 9.5 | 10.1 | 10.1 | 9.5 | 9.5 | 10.1 | 10.1 | 9.5 | 9.5 | 10.1 | 10.1 | 9.5 | 9.5 | 10.1 | 10.1 |
| SIO | $R=0$ | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 |
| STB |  | 3.0 | 3.0 | 3.6 | 3.6 | 3.1 | 3.1 | 3.7 | 3.7 | 2.9 | 2.9 | 3.5 | 3.5 | 3.0 | 3.1 | 3.6 | 3.7 |
| STCF |  | 3.0 | 3.0 | 3.6 | 3.6 | 3.1 | 3.1 | 3.7 | 3.7 | 2.9 | 2.9 | 3.5 | 3.5 | 3.0 | 3.1 | 3.6 | 3.7 |
| STD |  | 3.6 | 3.6 | 4.2 | 4.2 | 3.7 | 3.7 | 4.3 | 4.3 | 3.2 | 3.2 | 3.3 | 3.7 | 3.5 | 3.5 | 3.3 | 3.9 |

Table D-1. Basic Instruction Timing (cont.)

| Mremonics | Notes | No Memory Overlap |  |  |  |  |  |  |  | Maximum Memory Overiap |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | No Map |  |  |  | Map |  |  |  | No Map |  |  |  | Map |  |  |  |
|  |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  | Direct |  | Indirect |  |
|  |  | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{aligned} & \text { No } \\ & \text { Index } \end{aligned}$ | Index | $N_{0}$ Index | Index | No Index | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | No Index | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index |
| SrH |  | 3.0 | 3.0 | 3.6 | 3.6 | 3.1 | 3.1 | 3.7 | 3.7 | 2.8 | 2.8 | 3.5 | 3.9 | 3.0 | 3.0 | 3.6 | 4.0 |
| STM | 15 | $\begin{gathered} 2.1 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +1.0 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.1 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.8 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.9 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.9 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.9 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.2 \\ +0.9 \mathrm{~N} \end{gathered}$ |
| STS |  | 3.7 | 4.3 | 4.7 | 5.0 | 3.8 | 4.5 | 4.8 | 5.2 | 3.5 | 4.0 | 4.4 | 4.6 | 3.6 | 4.3 | 4.5 | 4.9 |
| stw |  | 2.6 | 2.6 | 3.2 | 3.2 | 2.7 | 2.7 | 3.3 | 3.3 | 2.3 | 2.3 | 2.9 | 2.9 | 2.6 | 2.7 | 3.2 | 3.3 |
| SW |  | 2.0 | 2.6 | 2.9 | 3.2 | 2.0 | 2.7 | 2.9 | 3.3 | 1.4 | 2.0 | 2.3 | 2.6 | 1.5 | 2.2 | 2.4 | 3.0 |
| TBS | 2 | $\left\lvert\, \begin{gathered} 3.0 \\ +4.2 \mathrm{~N} \end{gathered}\right.$ | - - | -- | -- | $\begin{gathered} 3.2 \\ +4.4 N \end{gathered}$ | -- | -- | -- | $\begin{gathered} 3.0 \\ +4.2 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 3.2 \\ +4.4 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| TDV | $R$ - even, $\neq 0$ | 9.7 | 9.7 | 10.3 | 10.3 | 9.7 | 9.7 | 10.3 | 10.3 | 9.4 | 9.4 | 10.0 | 10.0 | 9.5 | 9.5 | 10. 1 | 10.1 |
| TDV | R - odd | 8. 3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 | 8. 3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 |
| rov | $R=0$ | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7. 7 | 7.1 | 7.1 | 7.7 | 7.7 |
| 110 | $R=$ even, $\neq 0$ | 9.7 | 9.7 | 10.3 | 10.3 | 9.7 | 9.7 | 10.3 | 10.3 | 9.4 | 9.4 | 10.0 | 10.0 | 9.5 | 9.5 | 10.1 | 10.1 |
| 11 O | $\mathrm{R}=$ odd | 8. 3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 | 8.3 | 8.3 | 8.9 | 8.9 |
| 110 | $\mathrm{R}=0$ | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 | 7.1 | 7.1 | 7.7 | 7.7 |
| ITBS | 2 | $\left\lvert\, \begin{gathered} 3.2 \\ +4.3 \mathrm{~N} \end{gathered}\right.$ | -- | - | -- | $\begin{gathered} 3.2 \\ +4.6 \mathrm{~N} \end{gathered}$ | -- | -- | - | $\begin{gathered} 3.2 \\ +4.3 \mathrm{~N} \end{gathered}$ | -- | -- | -- | $\begin{gathered} 3.2 \\ +4.6 \mathrm{~N} \end{gathered}$ | -- | -- | -- |
| UNPK | 20,21 | $\left\{\begin{array}{l} 11.6 \\ +1.3 \mathrm{~N} \end{array}\right.$ | $\begin{aligned} & 11.6 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +1.4 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.1 \\ & +1.4 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.9 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.9 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.3 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.3 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.4 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.4 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.0 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 11.8 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.2 \\ & +1.3 \mathrm{~N} \end{aligned}$ | $\begin{aligned} & 12.2 \\ & +1.3 \mathrm{~N} \end{aligned}$ |
| WAIT | 21 | 1.9 | 1.9 | 2.6 | 2.6 | 1.9 | 1.9 | 2.7 | 2.7 | 1.8 | 1.8 | 2.4 | 2.4 | 1.9 | 1.9 | 2.5 | 2.5 |
| WD | internal | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 | 2.5 | 2.5 | 3.1 | 3.1 |
| WD | external 17 | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 N \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 2.8 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ | $\begin{gathered} 3.4 \\ +0.4 \mathrm{~N} \end{gathered}$ |
| XPSD | $\mathrm{I}_{10}=0$ | 6.5 | 6.5 | 7.1 | 7.1 | 6.5 | 6.5 | 7.1 | 7.1 | 6.1 | 6.1 | 6.6 | 6.6 | 6.1 | 6.1 | 6.7 | 6.7 |
| XPSD | $1_{10}=1$ | 6.5 | 6.5 | 7.1 | 7.1 | 6.7 | 6.7 | 7.3 | 7.3 | 6.1 | 6.1 | 6.6 | 6.6 | 6.5 | 6.5 | 7.1 | 7.1 |
| XW |  | 3.0 | 3.6 | 3.9 | 4.2 | 3.1 | 3.8 | 4.0 | 4.4 | 2.6 | 3.3 | 3.6 | 3.9 | 2.9 | 3.6 | 3.8 | 4.2 |

Notes: 1. Add 0.6 if analyzed instruction is indirect. Subtract 0.3 if it is LCFI, AI, LI, CBS, MBS, or EBS.
2. $N=$ number of destination bytes processed.
3. $N=$ number of l's in the word converted.
4. $D=$ number of digits (including the sign) in the effective decimal operand.
5. $K=(D+6)(16-Q) ; D=$ same as note $4 ; Q=$ number of leading zeros in the quotient.
6. $D=$ same as note $4 ; N=$ number of nonzero decimal digits in the decimal accumulator.
7. $\mathrm{D}=$ number of digits (including the sign) to be stored.
8. $N=$ number of bytes in the editing pattern.
9. Add execution time for subject instruction.
10. No pre-alignment or post-normalization required.
11. Un-normalized operands.
12. One hexadecimal pre-alignment and one hexadecimal post-normalization.
13. Nonzero, normalized operands.
14. Minimum time is also typical time.
15. $N=$ number of words moved.
16. $N=$ number of bytes in zoned number in memory.
17. $N=$ integer ( $0,1,2, \ldots$ ), dependent on delay in external device.
18. $N=$ number of bit positions shifted.
19. $N=$ number of hexadecimal positions shifted.
20. $N=$ number of bytes to be stored in memory.
21. Minimum time.

Table D-2. Additional Instruction Timing
(Add to times in Table D-1)

| Mremonic | Register-to-register Operations |  |  |  |  | Register pointer selects register block X'4' - X'IF' |  |  |  |  | Mnemonic | Register-to-register Operations |  |  |  |  | Register pointer selects register block X' $^{\prime} \mathbf{'}^{\prime}$ - X ${ }^{\prime} F^{\prime}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Notes | Direct |  | Indirect |  | Notes | Direct |  | Indirect |  |  | Notes | Direct |  | Indirect |  | Note: | Direct |  | Indirect |  |
|  |  | $\begin{array}{\|c\|} \hline \text { No } \\ \text { Index } \\ \hline \end{array}$ | Index | $\begin{array}{\|c} \text { No } \\ \text { Index } \\ \hline \end{array}$ | Index |  | $\begin{gathered} \text { No } \\ \text { Index } \\ \hline \end{gathered}$ | Index | $\begin{array}{\|c\|} \hline \text { No } \\ \text { Index } \\ \hline \end{array}$ | Index |  |  | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | $\begin{array}{\|c\|} \hline \text { No } \\ \text { Index } \\ \hline \end{array}$ | Index |  | $\begin{array}{\|c\|} \hline \text { No } \\ \text { Index } \\ \hline \end{array}$ | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index |
| AD |  | 2.2 | 1.4 | 1.2 | 1.2 | 22 | 0.5 | 0.3 | 0.9 | 0.6 | FAL |  | 2.3 | 1.6 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AD |  | -- | -- | -- | -- | 23 | 0.5 | 0.4 | 1.0 | 0.7 | FAS |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AH |  | 1.2 | 0.5 | 1.2 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | FDL |  | 2.3 | 1.6 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AI |  | -- | -- | -- | -- |  | 0.1 | -- | -- | -- | FDS |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AlO |  | 0 | 0 | 1.5 | 1.5 |  | 0.6 | 0.6 | 0.9 | 0.9 | FML |  | 2.3 | 1.6 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AND |  | 1.2 | 0.5 | 1.2 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | FMS |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.5 |
| ANLL |  | 1.4 | 0.6 | 1.3 | 1.3 |  | 0.7 | 0.7 | 1.6 | 1.3 | FSL |  | 2.3 | 1.6 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AW |  | 1.2 | 0.5 | 1.2 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | FSS |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| AWM |  | 2.2 | 1.6 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | HIO |  | 0 | 0 | 1.5 | 1.5 |  | 0.6 | 0.6 | 0.9 | 0.9 |
| BAI |  | 0.7 | 0.7 | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 | INT |  | 1.4 | 0.7 | 1.4 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BCk | branch | 1.3 | 0.7 | 1.3 | 1.4 |  | 0.3 | 0.3 | 0.7 | 0.6 | LAD |  | 2.3 | 1.5 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BCR | nobranch | 2.1 | 1.9 | 1.3 | 1.3 |  | -- | -- | -- | -- | LAH |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BCS | branch | 1.3 | 0.7 | 1.3 | 1.4 |  | 0.3 | 0.3 | 0.7 | 0.6 | LAW |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BCS | nobranch | 2.5 | 1.9 | 1.3 | 1.3 |  | - | -- | -- | -- | LB |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BDR | branch | 1.4 | 0.9 | 1.4 | 1.4 |  | 0.3 | 0.3 | 0.7 | 0.6 | LCD |  | 2.2 | 1.4 | 1.2 | 1.2 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BDR | nobranch | 2.4 | 2.1 | 1.2 | 1.3 |  | -- | -- | -- | -- | LCF |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| BIR | branch | 1.4 | 0.9 | 1.4 | 1.4 |  | 0.3 | 0.3 | 0.7 | 0.6 | LCFI |  | -- | -- | -- | -- |  | 0.1 | -- | -- | -- |
| BIR | nobranch | 2.4 | 2.1 | 1.2 | 1.3 |  | -- | -- | -- | - | LCH |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| $\begin{aligned} & \text { CAL } \\ & 1,2,3,4 \end{aligned}$ |  | 0 | 0 | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 | LCW |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| C8 |  | 1.3 | 0.6 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | LD |  | 2.2 | 1.4 | 1.2 | 1.2 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| CBS | 24 | 0.7 N | -- | -- | -- |  | 0.6 | -- | -- | -- | LH |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| CD |  | 2.2 | 1.4 | 1.2 | 1.2 |  | 0.4 | 0.3 | 0.8 | 0.6 | LI |  | -- | -- | -- | -- |  | 0.1 | -- | -- | -- |
| CH |  | 1.3 | 0.6 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | LM |  | 0.8 N | 0.8 N | 1.3 | 1.3 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| Cl |  | ... - | -- | -- | - - |  | 0.4 | -- | -- | - | LPSD |  | 1.8 | 1.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| CLM |  | 1.5 | 1.2 | 1.2 | 1.2 |  | 0.4 | 0.3 | 0.8 | 0.6 | LRP |  | 1.5 | 0.7 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| CLR |  | 1.3 | 0.7 | 1.4 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 | LS |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.5 | 0.4 | 1.0 | 0.7 |
| CS |  | 1.4 | 0.7 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | LW |  | 1.4 | 0.7 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.7 |
| CVA | 30 | -- | -- | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 | MBS | 27 | 0.2 N | -- | -- | -- |  | 0.6 | -- | -- | -- |
| CVS | 30 | -- | -- | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 | MBS | 28 | 0.3 N | -- | - | -- |  | -- | -- | -- | -- |
| CW |  | 1.3 | 0.6 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 | MH |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| DA |  | 0.10 | 0.1 D | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MI |  | -- | -- | -- | -- |  | 0.4 | -- | -- | -- |
| DC |  | 0.10 | 0.10 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MMC |  | 0.8 N | - | -- | -- |  | 0.6 | 0.5 | 0.9 | 0.9 |
| DO |  | 3.5 | 3.5 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MSP |  | 3.5 | 3.5 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| DH |  | 1.5 | 0.7 | 1.4 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 | MTB | $R \neq 0$ | 2.1 | 1.4 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| DL |  | 0.10 | 0.10 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MTB | $\mathrm{R}=0$ | 1.5 | 0.8 | 1.5 | 1.5 |  | - | -- | -- | -- |
| DM |  | 3.5 | 3.5 | 1.5 | $i .5$ |  | 0.4 | 0.4 | 0.7 | 0.7 | MTH | $R \neq 0$ | 2.1 | 1.4 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| DS |  | 0.10 | 0.10 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MTH | $\mathrm{R}=0$ | 1.5 | 0.8 | 1.5 | 1.5 |  | -- | -- | - - | -- |
| DSA |  | 0 | 0 | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 | MTW | $R \neq 0$ | 2.4 | 1.7 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| DST |  | 0.3 D | 0.30 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 | MTW | $\mathrm{R}=0$ | 1.5 | 0.8 | 1.5 | 1.5 |  | -- | -- | -- | - |
| DW |  | 1.5 | 0.8 | 1.4 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 | MW |  | 1.5 | 0.8 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| EBS | 25 | 0.4 N | -- | -- | -- |  | 0.3 | -- | - | -- | OR |  | 1.4 | 0.7 | 1.5 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| EOR |  | 1.4 | 0.7 | 1.4 | 1.5 |  | 0.4 | 0.3 | 0.8 | 0.6 | PACK |  | 0.2 N | 0.2 N | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| EXU | 26 | 1.5 | 0.7 | 1.5 | 1.5 | 26 | 0.4 | 0.3 | 0.8 | 0.6 | PLM |  | 3.2 | 3.2 | 1.1 | 1.1 |  | 0.4 | 0.4 | 0.7 | 0.7 |

Table D-2. Additional Instruction Timing (cont.)
(Add to times in Table D-1)

| incemionc | Recisturte-reg ster Operations |  |  |  |  | Register pointer selects register block X'4' $^{\prime}$ - X'IF' |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $[$ Direst $\quad$ Indirect |  |  |  |  | Notes | Direct |  | Indirect |  |
|  | ivotes |  | Index | No Index | Index |  | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index | No <br> Index | Index |
| P: ir |  | 3.5 | 3.5 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| PSM |  | 3.1 | 3.1 | 1.4 | 1.4 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| PSW |  | 3.1 | 3.2 | 1.1 | 1.1 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| Fi: |  | 0 | 0 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| 5 |  | 0 | 0 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| 51. |  | 2.2 | 1.4 | 1.2 | 1.2 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| SF |  | 0 | 0 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| SH |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| 510 |  | 0 | 0 | 1.5 | 1.5 |  | 0.6 | 0.6 | 0.9 | 0.9 |
| STB |  | 0.5 | 0.6 | 1.4 | 1.5 |  | 0.3 | 0.3 | 0.6 | 0.6 |
| STCF |  | 0.5 | 0.6 | 1.4 | 1.5 |  | 0.3 | 0.3 | 0.6 | 0.6 |
| STD |  | 1.7 | 1.7 | 0.5 | 1.1 |  | 0.3 | 0.3 | 0.6 | 0.6 |
| STH |  | 0.5 | 0.5 | 1.4 | 1.4 |  | 0.3 | 0.3 | 0.6 | 0.6 |


| Mnemonic | Register-to-register Operations |  |  |  |  | Register pointer selects register block X'4' - XIF' |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Notes | Direct |  | Indirect |  | Notes | Direct |  | Indirect |  |
|  |  | No Index | Index | $\begin{gathered} \text { No } \\ \text { index } \end{gathered}$ | Index |  | No Index | Index | $\begin{gathered} \text { No } \\ \text { Index } \end{gathered}$ | Index |
| STM |  | 0.8 N | 0.8 N | 0.9 | 0.9 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| STS |  | 2.3 | 1.5 | 1.3 | 1.2 |  | 0.6 | 0.4 | 1.0 | 0.7 |
| STW |  | 0.8 | 0.9 | 1.4 | 1.5 |  | 0.3 | 0.3 | 0.6 | 0.6 |
| SW |  | 1.2 | 0.5 | 1.3 | 1.4 |  | 0.4 | 0.3 | 0.8 | 0.6 |
| TBS | 29 | 1.8 N | -- | -- | -- |  | 0.6 | -- | -- | -- |
| IDV |  | 0 | 0 | 1.5 | 1.5 |  | 0.6 | 0.6 | 0.9 | 0.9 |
| 110 |  | 0 | 0 | 1.5 | 1.5 |  | 0.6 | 0.6 | 0.9 | 0.9 |
| TTBS | 29 | 0.8 N | -- | -- | - |  | $\begin{array}{r} 0.6 \\ +0.2 \mathrm{~N} \\ \hline \end{array}$ | - - | - - | -- |
| UNPK |  | 0.5 N | 0.5 N | 1.1 | 1.1 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| WAIT |  | 0 | 0 | 1.3 | 1.3 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| WD |  | 0 | 0 | 1.5 | 1.5 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| XPSD |  | 3.5 | 3.5 | 1.3 | 1.3 |  | 0.4 | 0.4 | 0.7 | 0.7 |
| XW |  | 2.2 | 1.5 | 1.3 | 1.3 |  | 0.4 | 0.3 | 0.8 | 0.6 |

## Notes:

22. No memory overlap.
23. Maximum memory overlap.
24. One byte string is in registers.
25. Decimal number is in registers.
26. Add factor for object instruction.
27. Word mode - one byte string in registers.
28. Byte mode - one byte string in registers.
29. Byte string to be translated in registers.
30. CVA and CVS instructions require a 32 -word table and should not be used in register-to-register operations. The indirect word, however, may be located in a register.

## INDEX

Note: For each entry in this index, the number of the most significant page is listed first. Any pages thereafter are listed in numerical sequence.

## A

access codes, 14, 15,78
access protection, 14, 11, 15, 78
control image, 78
loading process, 78
accumulator, decimal, 10,55
address
actual, 13
control, 14, 15, 16
direct reference, 12
effective, 13,30
indexed reference, 13
indirect reference, 12
input/output, 82,88
instruction, 17,31
memory, 8
modification, 13,28
nonexistent, 24,23,76
reference, 12,30
register, 13,30
updated instruction, 72
virtual, $11,13,14,15,47,82$
Analyze/Interpret instructions, 37,38
arithmetic shift, 47,48
armed interrupt, 20,81

## B

block pointer, register, 11, 18, 77
Branch instructions, 72-74
byte format, 8
byte-string instructions, 60-67, 125

## C

Call instructions, 74, 6,27,77
Call instruction traps, 23,27,74,77
central processing unit, 10-27
channel end, 92
circular shift, 48
clock, real-time, 5, 18, 19
command chaining, 89,91
comparison instructions, 44-46
computer modes, 9
condition code, $17,6,23,29,30,35,37,51,53$
condition code setting for
decimal instructions, 56,26
fixed-point arithmetic instructions, 39,25
floating-point arithmetic instructions, 53,26, 122, 123
load/store instructions, 31
push-down instructions, 68,25
Shift instructions, 47,49
control instructions, 75-82
Control order, 90
conversion instructions, 49,6,50
core memory, 8
dedicated addresses, 8,9,18,23
counter interrupts, 19
CPU fast memory, 9

## D

data chaining, 89,91
decimal
accumulator, 10,55
arithmetic fault trap, 26, 17, 23
arithmetic hardware, 5
illegal digit, 55,26
instructions, 54-60
overflow, 55,23, 26
packed format, 55
zoned format, 55
de vice interrupt, 83,88
disabled interrupt, 20,81
disarmed interrupt, 20,81
displacement indexing, 5
doubleword
format, 8
I/O command, 90,83
program status, $17,22,24,75,76,94$
stack pointer, 68,70

## E

effective address, 13,30
effective location, 13,30
effective operand, 13
enabled interrupt, 21,81
Execute/Branch instructions, 72-74
external interrupt, 20

## F

fail-safe, power, 20, 1
fixed-point arithmetic
instructions, 39-44
overflow trap, 25, 17, 23,30
floating-point
addition and subtraction, 52,53,54, 123
arithmetic foult trap, 26,23,31,52
arithmetic option, 5
hardware, 5
instructions, $50-54,24,122,123,124$
multiplication and division, $52,53,54,122$
normalize control, $17,30,35,37,50$
numbers, 50,51
shift, $48,49,124$
significance control, $52,17,26,35,37$
zero control, 52, 17, 26, 35,37

Note: For each entry in this index, the number of the most significant page is listed first. Any pages thereafter are listed in numerical sequence.

## G

general characteristics, 1
general registers, 11,6
general-purpose features, 5

## H

halfword, format, 8
immediate addressing, 12
immediate operand, 12
indexed reference address, 13
indexing, 13
index registers, 13, 10
indirect addressing, 13,11
information format, 8
inhibits, interrupt, 18, 19, 81
inhibits, push-down trap, 68
input/output
address, 82,88
commands, 90
command doubleword, 90,83
flags, 91,92
instructions, 82-88
interrupt, 19,91,92
operations, 89-92
status information, 82,83
unit address assignments, 82
instruction format, 11
instructions, 28-88
Analyze/Interpret, 37,38
Branch, 72-74
byte string, 60-67, 125
Call, 74, 6, 27, 77
comparison, 44-46
control, 75-82
conversion, 49,6,50
decimal, 54-60
Execute/Branch, 72-74
fixed-point arithmetic, 39-44
floating-point arithmetic, $50-54,24,122,123$
format, 11
input/output, 82-88
Interpret, 38,6
load/store, 31-37
logical, 46
nonexistent, 22,23,76
privileged, 75-88
push-down, 67-72, 25
Shift, 47-49, 124
translate, 63,6
unimplemented, 24,23,52
interleave/overlap, 97
Interpret instruction, 38,6
interrupt
active, 21
armed, 20,81
channel end, 92
control panel, 94, 19
counter-equals-zero, 19
count-pulse, 18, 19
device, 83,88
disabled, 20,81
disarmed, 20,81
enabled, 20,81
external, 20
inhibits, 18, 19,81
input/output, 19,91,92
internal, 18
locations, 19
override, 18, 19
priority chain, 18
single-instruction, 22
states, 20
system, control of, 20, 18, 81
time of occurrence, 21
trigger, 82
unusual end, 88,92
waiting, 20
zero byte count, 88,91
loading process
access protection, 78
core memory, 98
memory map, 78
write protection, 79
load/store instructions, 31-37
logical instructions, 46
logical shift, 47
master mode, 9, 17
memory
access protection, 14, 11, 15, 78
addresses, 8
control, 11, 14
fast, 9
fault indicators, 97,80
map, 11, 14,78
nonexistent address trap, 23,24
nonexistent addresses, 24, 23
parity error, 85,88,97
protection violation trap, 23, 24, 76
write locks, 15, 11, 79
write protection, 11, 14, 15, 79
memory map, $11,14,17,78$
control image, 78
loading process, 78
multiplexor IOP (MIOP), 89,3,5
multiplexor IOP (MIOP) expansion option, 89,3,5
multiuse features, 6

Note: For each entry in this index, the number of the most significant page is listed first. Any pages thereafter are listed in numerical sequence.

## N

nonallowed operations, 76,22,23
nonexistent instructions, 22, 23,76
nonexistent memory addresses, 24, 23,76
normalized control, floating-point, 17,35,50 numbers
decimal, 54
floating-point, 50,51

## 0

operator controls, 93-99
optional features, 4
overflow
decimal, 23,26,55
fixed-point, 25, 26
floating-point characteristic, $52,26,51$
override interrupt group, 18

## P

packed decimal format, 55
parity error, memory, $85,88,97$
peripheral equipment, 3,4
power fail-safe, 20, 1
priority interrupt chain, 18
privileged instructions, 75-88
violation trap, 23,24,76
processor control panel, 93-98
program status doubleword, 17,22, 24, 75, 76,94
push-down
instructions, 67-72,25
stack limit trap, 25, 23,68

## R

read direct, 80
Read order, 90
real-time clocks, 5, 18, 19
real-time features, 4
reference address, 12,30
register address, 13,30
register block pointer, 11, 18,77

## S

selector IOP, 89,3,5
Sense order, 90
sense switches, 98,80
Shift instructions, 47-49, 124
significance control, floating-point, $52,17,26,35,37$
single-instruction interrupt, 22
slave mode, 9,17
stack pointer doubleword, 68,70
standard features, 4
states of an interrupt level, 20
Stop order, 91

```
system
    input/output, 82-92
    interrupt, 18-22
    organization, SIGMA 6, 8-27
    SIGMA 6, 1-7
    trap, 22-27
```


## T

```
time of interrupt occurrence, 21
```

time of interrupt occurrence, 21
time-sharing features, }
time-sharing features, }
Transfer in Channel,}9
Transfer in Channel,}9
translate instruction, 63,6
translate instruction, 63,6
trap, 22-27
trap, 22-27
Call instruction, 74, 23,27,77
Call instruction, 74, 23,27,77
decimal arithmetic fault, 26,17,23
decimal arithmetic fault, 26,17,23
fixed-point overflow, 25,17, 23,30
fixed-point overflow, 25,17, 23,30
floating-point arithmetic fault, 26,23,52
floating-point arithmetic fault, 26,23,52
masks, 17, 23,29
masks, 17, 23,29
memory protection violation, 24, 23,76
memory protection violation, 24, 23,76
nonallowed operations, 22,23,76
nonallowed operations, 22,23,76
nonexistent instructions, 24, 23,76
nonexistent instructions, 24, 23,76
nonexistent memory address, 24, 23,76
nonexistent memory address, 24, 23,76
privileged instruction violation, 24, 23,76
privileged instruction violation, 24, 23,76
push-down stack limit, 25,23,68
push-down stack limit, 25,23,68
unimplemented instruction, 24,23,52
unimplemented instruction, 24,23,52
watchdog timer runout, 26,23

```
    watchdog timer runout, 26,23
```


## U

```
unimplemented instructions, 24, 23,52
unusual end, 88,92
updated instruction address, 72
```


## $v$

virtual address, $11,14,15,47,82$
watchdog timer runout trap, 26,23
word format, 8
write
direct, 80
key, 11, 15, 16, 17
lock, 15,11,79
lock control image, 79
lock loading process, 79
order, 90

## 2

zero byte count interrupt, 88,91
zero control, floating-point, 52,17,26,31,37
zoned decimal format, 55

Reader Comment Form


PLEASE FOLD AND TAPE-
NOTE: U. S. Postal Service will not deliver stapled forms

## BUSINESS REPLY MAIL <br> FIRST CLASS PERMIT NO. 59153 LOS ANGELES,CA 90045

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS 5250 W. CENTURY BOULEVARD LOS ANGELES, CA 90045

ATTN: PROGRAMMING PUBLICATIONS


XEROX SIGMA 6 INSTRUCTIONS (OPERATION CODES)

| Code | Mnemonic | Instruction Name | Page |
| :---: | :---: | :---: | :---: |
| 02 | LCFI | Load Conditions and Floating Control Immediate | 35 |
| 04 | CALI | Call 1 | 74 |
| 05 | CAL2 | Call 2 | 74 |
| 06 | CAL3 | Call 3 | 74 |
| 07 | CAL4 | Call 4 | 74 |
| 08 | PLW | Pull Word | 69 |
| 09 | PSW | Push Word | 69 |
| 0A | PLM | Pull Multiple | 71 |
| OB | PSM | Push Multiple | 71 |
| OE | LPSD | Lood Program Status Doubleword \|privileged | 75 |
| OF | XPSD | Exchange Program Status Doubleword privileged | 75 |
| 10 | AD | Add Doubleword | 40 |
| 11 | $C D$ | Compare Doubleword | 45 |
| 12 | LD | Lood Doubleword | 32 |
| 13 | MSP | Modify Stack Pointer | 71 |
| 15 | STD | Store Doubleword | 36 |
| 18 | SD | Subtract Doubleword | 41 |
| 19 | CLM | Compare with Limits in Memory | 46 |
| IA | LCD | Lood Complement Doubleword | 33 |
| 18 | LAD | Lood Absolute Doubleword | 34 |
| 1 C | FSL | Floating Subtract Long | 54 |
| 10 | FAL | Floating Add Long | 53 |
| IE | FDL | Floating Divide Long optional | 54 |
| IF | FML | Floating Multiply Long | 54 |
| 20 | AI | Add Immediate | 39 |
| 21 | Cl | Compore Immediate | 44 |
| 22 | LI | Load Immediate | 32 |
| 23 | MI | Multiply Immediate | 41 |
| 24 | SF | Shift Floating | 48 |
| 25 | 5 | Shift | 47 |
| 28 | CVS | Convert by Subtraction | 50 |
| 29 | CVA | Convert by Addition | 49 |
| 2A | LM | Lood Multiple | 35 |
| $2 \mathrm{2B}$ | STM | Store Multiple | 37 |
| 2 E | WAIT | Wait $\}$ privileged | 79 |
| 2 F | LRP | Load Register Pointer \} privileged | 77 |
| 30 | AW | Add Word | 40 |
| 31 | CW | Compare Word | 45 |
| 32 | LW | Load Word | 32 |
| 33 | MTW | Modify and Test Word | 44 |
| 35 | STW | Store Word | 36 |
| 36 | DW | Divide Word | 42 |
| 37 | MW | Multiply Word | 42 |
| 38 | SW | Subtract Word | 40 |
| 39 | CLR | Compore with Limits in Register | 46 |
| 3 A | LCW | Load Complement Word | 33 |
| 3B | LAW | Load Absolute Word | 33 |
| 3 C | FSS | Floating Subtract Short | 53 |
| 3 D | FAS | Floating Add Short optional | 53 |
| 3 E | FDS | Floating Divide Short $\}^{\text {oprional }}$ | 54 |
| 3 F | FMS | Floating Multiply Short | 54 |
| 40 | TTBS | Translate and Test Byte String | 63 |
| 41 | TBS | Translate Byte String | 63 |



| Instruction Name | Poge |
| :---: | :---: |
| Analyze | 37 |
| Compare Selective | 45 |
| Exchange Word | 36 |
| Store Selective | 36 |
| Exclusive OR Word | 46 |
| OR Word | 46 |
| Lood Selective | 34 |
| AND Word | 46 |
| Start Input/Output | 83 |
| Test Input/Output privileged | 86 |
| Test Device | 87 |
| Halt Input/Output | 86 |
| Add Halfword | 39 |
| Compore Halfword | 45 |
| Lood Halfword | 32 |
| Modify and Test Halfword | 43 |
| Store Halfword | 36 |
| Divide Halfword | 42 |
| Multiply Halfword | 41 |
| Subtract Halfword | 40 |
| Load Complement Halfword | 33 |
| Load Absolute Halfword | 33 |

\(\left.\begin{array}{ll}Compare Byte String \& 62 <br>
Move Byte String \& 61 <br>
Edit Byte String \& 64 <br>
Branch on Decrementing Register \& 74 <br>
Branch on Incrementing Register \& 73 <br>
Add Word to Memory \& 43 <br>
Execute \& 73 <br>
Branch on Conditions Reset \& 73 <br>
Branch on Conditions Set \& 73 <br>
Branch and Link \& 74 <br>
Interpret \& 38 <br>
Read Direct \& 80 <br>
Write Direct \& 80 <br>
Acknowledge I/O Interrupt <br>

Move to Memory Control\end{array}\right\}\)| privilejed |
| :--- |

Load Conditions and Floating Control
Compare Byte
Load Byte
Modify and Test Byte
Store Conditions and Floating Contrcl
Store Byte
Pack Decimal Digits
Unpack Decimal Digits
Decimal Subtract
Decimal Add
Decimal Divide
Decimal Multiply
Decimal Shift Arithmetic
Decimal Compare
Decimal Load
Decimal Store


[^0]:    Multiple Register Blocks. The optional availability of up to 32 blocks of 16 general-purpose registers further improves response time by reducing the need to store and load register blocks. As needed, each user can be assigned a distinct block; the program status doubleword automatically points to the currently applicable register block.

[^1]:    ${ }^{\dagger}$ A hyphen (-) indicates that the condition code bit is not affected by the condition given under the "Meaning" heading.
    ${ }^{\dagger \dagger} \mathrm{CC} 1$ remains unchanged for the instructions LCW, LAW, $L C D$, and LAD.

[^2]:    ${ }^{t}$ The bias value of 4016 is added to the exponent for the purpose of making it possible to compare the absolute magnitude of two numbers, i.e., without reference to a sign bit. This manipulation effectively removes the sign bit, making each characteristic a 7 -bit positive number.

[^3]:    ${ }^{\dagger}$ These codes clear the current interrupt, i.e., remove from the active or waiting state all levels selected by a 1 (see Figure 7).

[^4]:    ${ }^{\dagger}$ IZC, ICE, IUE, HTE, and SIL refer to flag bits in the IOP command doublewords (see Chapter 4).

[^5]:    ${ }^{\dagger}$ IZC, ICE, IUE, HTE, and SIL refer to flag bits in the IOP command doublewords (see Chapter 4).

[^6]:    ${ }^{\dagger}$ Not all I/O devices recognize all these orders. See the particular XDS SIGMA peripheral reference manual for orders applicable to that device.

[^7]:    1. The current value of the INSTRUCTION ADDRESS indicators is incremented by 1.
[^8]:    ${ }^{\dagger}$ The $\times$ 's in location X' $^{\prime} 25$ ' represent the value of the UNIT ADDRESS switches at the time the LOAD switch is pressed.

