


SCIENTIFIC DATA SYSTEMS • 1649 Seventeenth Street • Santa Monica, Calif. • (213) 871-0960

## LIST OF EFFECTIVE PAGES

Total number of pages is 156 , as follows:

| Page No. | Issue | Page No. | Issue |
| :---: | :---: | :---: | :---: |
| Title | Original |  |  |
| A | Original |  |  |
| i thru iv. | Original |  |  |
| 1-1 thru 1-2 | Original |  |  |
| 2-1 thru 2-2 | Original |  |  |
| 3-1 thru 3-142 | Original |  |  |
| 4-1 thru 4-4.. | Original |  |  |

## CONTENTS

Section Title Page
I GENERAL DESCRIPTION ..... 1-1
1-1 Introduction ..... 1-1
1-2 Physical Description ..... 1-1
1-3 Functional Description ..... 1-1
1-4 Specifications and Leading Particulars ..... 1-1
II OPERATION AND PROGRAMMING ..... 2-1
2-1 General ..... 2-1
III PRINCIPLES OF OPERATION ..... 3-1
3-1 Introduction ..... 3-1
3-2 General Principles of Operation ..... 3-1
3-3 General ..... 3-1
3-4 Overall Operation ..... 3-1
3-5 Interrupt Calls ..... 3-3
3-6 Chaining ..... 3-3
3-7 Detailed Principles of Operation ..... 3-3
3-8 MIOP Registers ..... 3-3
3-9 A-Register ..... 3-3
3-10 C-Register ..... 3-3
3-11 CA-Register ..... 3-7
3-12 BA-Register ..... 3-7
3-13 BC-Register ..... 3-7
3-14 FS-Register ..... 3-7
3-15 OF-Register ..... 3-8
3-16 IS-Register ..... 3-10
3-17 F-Register ..... 3-10
3-18 H-Register ..... 3-11
3-19 $J$-Register ..... 3-11
3-20 I-Register ..... 3-11
3-21 O-Register ..... 3-11
3-22 S-Register ..... 3-13
3-23 M-Register ..... 3-14
3-24 W-Register ..... 3-14
3-25 Adder ..... 3-14
3-26 Typical I/O Operation Starting With an SIO Instruction ..... 3-16
3-27 I/O System Interface Connections ..... 3-20
3-28
MIOP Interface Signals ..... 3-20
3-29 MIOP/Memory Interface ..... 3-21
3-30 MIOP/CPU Interface ..... 3-23
3-31 MIOP/Device Controller Interface ..... 3-26
3-32 Subchannel Addressing ..... 3-31
3-33 MIOP Timing Signals ..... 3-39
3-34 Delay Line Operation ..... 3-39
3-35 Phase Latches ..... 3-41
3-36
Phase Sequences ..... 3-43
3-37 SIO Instruction ..... 3-44
3-38 HIO, TIO, and TDV Instructions ..... 3-55
3-39 AIO Instruction ..... 3-62

## CONTENTS (Cont.)

Section Title Page
3-40 Order-Out Service Cycle ..... 3-68
3-41 Order-In Service Cycle ..... 3-85
3-42 Data-Out Service Cycle ..... 3-85
3-43 Data-In Service Cycle ..... 3-117
3-44 Glossary ..... 3-135
IV MAINTENANCE AND PARTS LIST ..... 4-1
4-1 General ..... 4-1
4-2 Preventive Maintenance ..... 4-1
4-3 External Visual Inspection ..... 4-1
4-4 Internal Visual Inspection ..... 4-1
4-5 MIOP Test Programs ..... 4-1
4-6 Parts List Table ..... 4-1
TABLES
Table Title
T
Page
1-1 General Specifications ..... 1-1
3-1 MIOP/Memory Interface Signals ..... 3-22
MIOP/CPU Interface Signals ..... 3-24
Condition Code Settings ..... 3-25
3-3
MIOP/Device Controller Interface ..... 3-27
MIOP/Device Controller Interface Line Utilization ..... 3-27
Data Input/Output Line Definition ..... 3-28

Data Order Request and Input/Output Request Line Definitions

Data Order Request and Input/Output Request Line Definitions .....  ..... 3-29 .....  ..... 3-29
Function Response Line Definition
Function Response Line Definition ..... 3-29 ..... 3-29
3-7
3-7
Coding of End Data and End Service Lines During Data In/Out Operations
Coding of End Data and End Service Lines During Data In/Out Operations
Coding of End Data and End Service Lines During Data In/Out Operations ..... 3-30 ..... 3-30 ..... 3-30
3-9
3-9
3-9
Permitted Next States of End Data and End Service Lines
Permitted Next States of End Data and End Service Lines ..... 3-30 ..... 3-30
3-1 1 MIOP/Memory Phase Sequence ..... 3-44
3-12 SIO Instruction Phase Sequence ..... 3-47
3-13 HIO, TIO, and TDV Instruction Phase Sequence ..... 3-56
3-14 AIO Instruction Phase Sequence ..... 3-63
3-15 Order-Out Service Cycle Phase Sequence ..... 3-72
3-16 Order-in Service Cycle Phase Sequence ..... 3-89
3-17 Data-Out Service Cycle Phase Sequence ..... 3-97
3-18 Data-In Service Cycle Phase Sequence ..... 3-121
3-19 Glossary of MIOP Signals ..... 3-135
4-1 Checkout Programs for MIOP ..... 4-1
4-2 Multiplexing Input/Output Processor, Replaceable Parts ..... 4-2
ILLUSTRATIONS
Figure Title Page
1-1 MIOP Basic and Optional Subchannel Locations ..... 1-2
3-1 I/O System, Simplified Overall Block Diagram ..... 3-2
3-2 Loading Core Memory Location X'20' During an SIO Instruction ..... 3-2
3-3 MIOP Block Diagram ..... 3-5
3-4 A-Register Inputs ..... 3-7
3-5 C-Register Inputs ..... 3-8
3-6 BA- and CA-Register Inputs ..... 3-9
3-7 BC- and FS-Register Inputs ..... 3-9
3-8 OF- and IS-Register Inputs ..... 3-10
3-9 F-Register Inputs ..... 3-11

## ILLUSTRATIONS (Cont.)

Figure Title Page
3-10 H- and J-Register Inputs ..... 3-12
3-11 I-Register Inputs ..... 3-12
3-12 O-Register Inputs ..... 3-13
3-13 S-Register Inputs ..... 3-14
3-14 M-Register Inputs ..... 3-15
3-15 W-Register Inputs ..... 3-16
3-16 Adder, Overall Block Diagram ..... 3-16
3-17 Typical I/O Operation, Overall Sequence Diagram ..... 3-17
3-18 Typical I/O Operation, Timing Diagram ..... 3-18
3-19 MIOP, Overall Block Diagram ..... 3-19
3-20 I/O System Interconnection Diagram ..... 3-21
3-21 MIOP/Memory Interface Signal Timing Diagram (Port A or B) ..... 3-22
3-22 Setting Memory Data Release Flip-Flop MDRI ..... 3-24
3-23 MIOP Fast Access Memory Organization ..... 3-33
3-24 Assignment of Subchannel Groups ..... 3-35
3-25 Decoding the Address Register ..... 3-36
3-26 Decoding SPA5, SPA6, and SPA7 Address Signals to Select One Subchannel in Group Zero ..... 3-37
3-27 Typical FT25 Fast Access Memory Module ..... 3-38
3-28 Delay Line 1 Logic Diagram ..... 3-40
3-29 Delay Line 1 Timing Signals ..... 3-41
3-30 Delay Line 2 Logic Diagram ..... 3-42
3-31 Delay Line 2 Timing Diagram ..... 3-43
3-32 Phase Diagram for SIO, HIO, TIO, and TDV Instructions ..... 3-45
3-33 Data Flow During an SIO Instruction ..... 3-46
3-34 Phase Diagram for an AIO Instruction ..... 3-62
3-35 Phase Diagram for an Order-Out Service Cycle ..... 3-68
3-36 Processing a Transfer in Channel Command ..... 3-70
3-37 Processing a Command Doubleword ..... 3-71
3-38 Termination Phase of an Order-Out Service Cycle ..... 3-72
3-39 Phase Sequences For an Order-In Service Cycle ..... 3-85
3-40 Updating Flags and Status During an Order-In Service Cycle. ..... 3-86
3-41 Updating Interrupt Status During an Order-In Service Cycle ..... 3-87
3-42 Phase Sequence Diagram For a Data-Out Service Cycle ..... 3-88
3-43 Processing a Data-Out Service Cycle ..... 3-96
3-44 Processing Data During a Data-Out Service Cycle, Timing Diagram ..... 3-117
3-45 Phase Sequence Diagram For a Data-In Service Cycle ..... 3-118
3-46 Processing Data During a Data-In Service Cycle ..... 3-120
4-1 MIOP Module Location Chart ..... 4-2

## RELATED PUBLICATIONS

Publication Title
SDS Sigma 5 Computer,
Reference Manual
SDS Sigma 7 Computer,
Reference Manual $\quad 900959$

## SECTION I

GENERAL DESCRIPTION

## 1-1 INTRODUCTION

This manual describes SDS Multiplexing Input/Output Processor (MIOP) Models 8471 and 8271 and optional subchannels, Models 8472 and 8272 . The manual consists of four sections that provide general information, programming information, a functional description, maintenance information, and parts lists.

The MIOP provides independent control of data transfers between core memory and certain peripheral devices, and starts, tests, and acknowledges interrupts pertaining to certain peripherals under control of a Sigma 5 or 7 central processing unit.

Figure 1-1 shows the physical layout of the basic MIOP, Models 8471 (Sigma 7) and 8271 (Sigma 5), and the optional subchannels, Models 8472 (Sigma 7) and 8272 (Sigma 5).

Technical manuals describing equipment associated with the MIOP are referred to in the list of Related Publications in the front matter of this manual.

## 1-2 PHYSICAL DESCRIPTION

The basic MIOP consists of 98 modules installed in chassis A, B, C, and D, and includes eight subchannels. Each subchannel accommodates one device controller. Five fast-access memory modules (FT25) provide eight subchannels. Since one fifth of each subchannel is contained on each of the five FT25's, the FT25's must be installed in groups of five. Three additional groups of FT25's provide a total of 32 subchannels.

## 1-3 FUNCTIONAL DESCRIPTION

The MIOP contains input and output data storage registers and buffers, fast-access memory registers for command manipulation, a timing signal generator, and control logic. The function of the MIOP is to control and sequence input and output operations for a number of peripheral devices simultaneously, allowing the CPU to concentrate on program execution. The active devices time-share the hardware in
the MIOP. Any input-output events that require CPU intervention are brought to the attention of the CPU by means of the interrupt system. The device controllers and devices are described in other manuals.

## 1-4 SPECIFICATIONS AND LEADING PARTICULARS

The general specifications for the MIOP are given in table 1-1.

Table 1-1. General Specifications

| Power requirements (supplied by PT 16 power supply) | $+8 \mathrm{Vdc}(9.0 \mathrm{mmps})$ |
| :---: | :---: |
|  | -8Vdc (2.4 amps) |
|  | +4Vdc (20 amps) |
|  | Total watts: 171 |
| Logic signal levels | One, +4Vdc; Zero, Ov (low impedance to ground) |
| Data format | 8-bit byte, 32-bit word |
| Temperature |  |
| Nonoperating: | $-40^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ <br> $\left(-40^{\circ} \mathrm{F}\right.$ to $\left.140^{\circ} \mathrm{F}\right)$ |
| Operating: | $\begin{aligned} & 5^{\circ} \mathrm{C} \text { to } 50^{\circ} \mathrm{C} \\ & \left(41^{\circ} \mathrm{F} \text { to } 122^{\circ} \mathrm{F}\right) \end{aligned}$ |
| Relative humidity (operating) | 10\% to $95 \%$ |
| Altitude |  |
| Nonoperating: | 20,000 feet maximum |
| Operating: | 10,000 feet maximum |



Figure 1-1. MIOP Basic and Optional Subchannel Locations

## SECTION II

OPERATION AND PROGRAMMING

## 2-1 GENERAL

The MIOP contains no controls or indicators other than address switches and switch LASTONE, which is closed on all MIOPs connected to a CPU except the last one. These switches are contained on the switch comparator module (LT26) in slot 13 of chassis $C$. The module contains eight switches; the three address switches that apply to the MIOP are $\mathrm{S} 1-1, \mathrm{~S} 2-1$, and $\mathrm{S} 3-1$, and the switch that applies to signal LASTONE is S1-2.

In the Sigma 5 and $7 \mathrm{I} / \mathrm{O}$ system, the CPU executes instructions, the MIOP executes commands, and the I/O device executes orders. For example, the CPU may execute a start input/output (SIO) instruction to initiate an I/O
operation. During the course of the operation, the MIOP fetches a command doubleword (command) from the command list in core memory and stores it (except the order bits) in its own fast access memory. The command provides the MIOP with information needed to perform its functions; commands are, therefore, executed by the MIOP. The order bits of the command are transmitted to the device. The order defines the operation to be performed by the device; the I/O devices, therefore, execute orders.

For a description of I/O instructions, commands, and orders, see SDS Sigma 7 Computer Reference Manual 900950 and SDS Sigma 5 Computer Reference Manual 900959.

## SECTION III

## PRINCIPLES OF OPERATION

## 3-1 INTRODUCTION

This section describes the principles of operation of the MIOP on a general information level and on a detailed level in terms of the logic equations. The detailed description includes a description of each IOP register, a typical I/O operation, the interface signals, timing generation, interface signals, IOP phase sequences, and a glossary of logic signals. There is a phase sequence description for each CPU-initiated I/O instruction and for each of the four service cycles. Each phase sequence description includes a table that lists every logic operation that occurs in the MIOP relating to the specific instruction or service cycle, starting with the first timing signal of the first phase.

## 3-2 GENERAL PRINCIPLES OF OPERATION

## 3-3 GENERAL

The maximum number of devices that can be uniquely addressed by a computer with one MIOP installed is 152. Up to eight MIOP's can be connected to one computer. The basic MIOP is mechanized with eight subchannels that accommodate eight device controllers. Because of the addressing structure of the $1 / O$ instructions, only these first eight subchannels can be used for servicing multiunit device controllers. The multiunit device controllers are capable of controlling up to 16 devices each. When the multiunit device controllers are used, the subchannel is shared by all the devices controlled by that device controller. Each subchannel contains all the information necessary to control any I/O operation between core memory and the device.

Once an I/O operation has been started by the CPU, the operation is performed to completion by the MIOP, device controller, and core memory without intervention by the CPU. Timing between these units is asynchronous. The MIOP processes the I/O operation while the CPU is performing functions possibly unrelated to the I/O operation. The MIOP controls the I/O operations by executing a command list prepared by the CPU and stored in core memory (figure 3-1).

## 3-4 OVERALL OPERATION

An I/O operation starts when the CPU issues a start input/ output (SIO) instruction addressed to a particular MIOP and device controller. The addressed MIOP, after receiving the address information, places the device controller address on the MIOP/device controller interface lines and waits for a response. The addressed device controller responds by sending condition code and status information to the MIOP.

The MIOP sends the condition code information to the CPU and, depending upon the coding of the SIO instruction, may or may not send status and other information related to the MIOP, device, and device controller to the CPU. The SIO instruction, if successful, causes the addressed device controller to make service requests from the MIOP. As a result of the service requests (after the SIO instruction has been concluded), the device controller electrically connects itself to the MIOP/device controller interface lines. The time the device controller is electrically connected is called a service cycle. It is during the service cycles that follow an SIO instruction that data is exchanged between the device controller and core memory. During these service cycles the MIOP performs core memory accesses as required by the device, continually updates information such as byte address and byte count, and controls the I/O operation until it is completed, aborted, or halted by a halt input/output (HIO) instruction.

During execution of the I/O instructions, core memory locations, $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$ (hexadecimal 20 and 21 ), are used to exchange information between the MIOP and CPU. These are in addition to the MIOP/CPU interface lines. During the early phases (CPU phases) of an SIO instruction, the CPU writes the address of the device/device controller, the address of the first command doubleword, and the nature of the $R$ field into core memory location $X^{\prime} 20^{\prime}$ (see figure 3-2).

The function code (SIO) and MIOP address are sent directly to the MIOP on the MIOP/CPU interface lines. The addressed MIOP then reads core memory location $X^{\prime} 20^{\prime}$, stores the address of the command doubleword in its internal registers, and places the device controller address on the MIOP/DC interface lines. After the addressed device controller responds by sending status and condition code information to the MIOP, the MIOP loads the status and other information (if the CPU so specifies by the coding of the $R$ field of the instruction) into core memory location $X^{\prime} 20^{\prime}$ and $\mathrm{X}^{\prime} 21^{\prime}$, where it is available to the CPU. The other information consists of information previously stored in the subchannel for the addressed device controller. The condition code is sent directly to the CPU.

At the conclusion of a successful SIO instruction, the device controller starts making service requests to the MIOP. The first service request, which will be for an order out, causes the MIOP to access the command list in core memory for the first command doubleword. The address of the command doubleword was obtained from the CPU during the SIO instruction. The order that is encoded in the command doubleword is sent to the device controller so that it will know what


Figure 3-1. I/O System, Simplified Overall Block Diagram


Figure 3-2. Loading Core Memory Location $X^{\prime} 20^{\prime}$ During an SIO Instruction
function to perform. The balance of the command doubleword is related to the I/O operation and is retained by the MIOP. This information directs the operations of the MIOP until the I/O operation is concluded. The exchange of I/O data takes place after the device controller has received the order.

As a result of subsequent service requests from the device controller, data is exchanged between core memory and the device through the MIOP. The exchange of data between core memory and the MIOP is on a word basis and between the IOP and the device controller on a byte basis. A maximum of four bytes of data may be exchanged between the MIOP and device controller for each service request. For example, if the order the device received initially was a write order, the operation would be an output operation. In this case, as a result of a service request from the device controller, the MIOP would access core memory for one word of data and store it in an MIOP register. The word is then fed to the device controller one byte at a time. If the order the device received was a read order, the operation would be an input operation. During an input operation, the MIOP accepts data from the device controller one byte at a time and stores it until it has a maximum of four bytes. The four bytes (one word) are then stored in core memory by the MIOP. In addition to transferring I/O data, the MIOP keeps track of the number of bytes of data transmitted and their core memory locations, records status for future interrogations by the CPU, checks parity, and performs other operations as required.

## 3-5 Interrupt Calls

Interrupt calls made by a device controller are passed along to the CPU by the MIOP. One standard interrupt level is provided to service all interrupts generated by all devices connected to all MIOP's controlled by a CPU. In response to an interrupt call, the CPU issues an acknowledge input/ output interrupt (AIO) instruction. The primary purpose of the AIO is to determine the address of the interrupting IOP and device controller. The highest priority device controller with an interrupt pending sends its address (along with status and condition code information) to the MIOP. The MIOP writes its own address, the device controller address, and status information in memory location $X^{\prime} 20^{\prime}$ and sends the condition code information to the CPU. The CPU then reads memory location $X^{\prime} 20^{\prime}$ to acquire the address and status, and takes action based on the status and condition code information it has just received.

## 3-6 Chaining

Chaining is the term applied to the operation that permits an activity to continue after the functions specified by the current command have been completed. The MIOP employs both data chaining and command chaining. Both types of chaining are controlled by a flag setting of the current command and result in a new command being fetched by the MIOP when all data specified by the current command has been transferred. Each new command fetched by the MIOP is the next command in sequence in the command list in core memory.

Data chaining is used for scatter-read or gather-write operations, where the peripheral device is operating with a record of continuous data that may come from, or be delivered to, noncontiguous areas of core memory in subblocks of any size specified by the programmer.

Command chaining provides a means of writing a program to operate on several records without intervention by the CPU. Command chaining causes the MIOP to load a new command at the end of a record, send the new order to the device controller, and start processing the new record.

## 3-7 DETAILED PRINCIPLES OF OPERATION

## 3-8 MIOP REGISTERS

The various data and control registers within the MIOP are shown in figure 3-3. The MIOP address logic and timing is shown as a single block, since these two sections are described separately. For convenience, the formats of the subchannel registers, the data lines, and the function response lines are also included in figure 3-3. With the description of each register is a flow diagram showing the source of all input signals to that register. The transfer signal that enables the input signals to enter the registers is shown in the break of the line connecting the input source to the register.

## 3-9 A-Register

The A-register (see figure 3-4) consists of eight buffer latches, A0 through A7, and normally contains the device/ device controller address. During execution of an instruction (except an AIO), the A-register receives the address information from the $M$-register. During an acknowledge service call (ASC) function and an AIO instruction, the Aregister receives the address from a device controller by means of the FR lines. The address in the A-register is decoded by the address decoding logic (SPA3 through SPA7) to select one of the 32 possible subchannels (see figure 3-25). The A-register is cleared to zeros when signal AXO is true.

## 3-10 C-Register

The C-register (see figure 3-5) consists of 15 buffer latches, C 0 through C14, and one buffered latch, flip-flop C15. The C -register is the only input to the adder. The C -register, with the adder, is used as a common point for the distribution of data between various MIOP registers. The C-register is also used with the adder and two buffered latches (K15 and SUB), as a means of incrementing or decrementing a number by one. Input data to the C -register consists of status information which comes from various sources, the $M$ register, the $B A$ lines, and the $B C$ lines. When signal LSO is true, the information on the BA lines is the output of the command address (CA) register, and when signal LSO is false, the information on the BA lines is the output of the byte address (BA) register. When signal LSI is true, the information on the $B C$ lines is the output of the flags and status (FS) register, and when signal LS1 is false, the information on the $B C$ lines is the output of the byte count ( $B C$ ) register. The C -register is cleared to zeros when signal CXO is true.


Figure 3-4. A-Register Inputs

## 3-11 CA-Register

The CA-register (see figure 3-6) is one of the six registers that comprise each of the 32 possible subchannels. Each CA-register consists of 16 fast-access flip-flops, CAO through CA15. This register holds the current command doubleword plus one. During execution of an instruction (when the current command doubleword is to be sent back to the CPU as part of the response information), the contents of the CA-register are transferred through the adder and decremented by one. During chaining operations, the contents of the CA-register are circulated through the Cregister and adder to increment them by one every time a command doubleword is accessed from core memory. The CA-regi ster receives its input data from the adder. The output of the CA-register is available to the $\mathrm{C}-, \mathrm{M}-$, and S-registers. Both the input data lines and the output data lines of the CA-register are shared with the BA-register.

The command address ( 16 bits) is set into the 16 most significant bits (MSB) of the S-register whenever a new command doubleword is to be accessed. The 17th bit, S31, which is the least significant bit (LSB) of the S-register, is controlled separately. This permits the MIOP to access the first word of the command doubleword when S31 is false and to access the second word when it is true.

## 3-12 BA-Register

The BA-register (see figure 3-6) is one of the six registers that comprise each of the 32 possible subchannels. Each BA-register consists of 16 fast-access flip-flops, BAO through BA15. This register contains the 16 MSB's of the current byte address. The three LSB's of the byte address are contained in the OF-register (see figure 3-46). Bit position OF2 is the LSB of the byte address and OFO is the third LSB. The 16 bits (BAO through BA15) of the BAregister and OFO constitute a word address in core memory.

The two LSB's (OF2 and OF1) define the particular byte of that word. Every time a byte of data is processed the byte address is incremented or decremented as required. After every fourth byte a carry to, or borrow from, the LSB of the word address (OFO) is required. The BA-register contents must, therefore, be updated when a carry to, or borrow from, the three LSB's in the OF-register occurs. Whether the byte address is incremented or decremented depends on the backward flag (BK) stored in the OF-register. This flag is true only if a read backward order was sent to the device. When the device is reading backward, data received from that device is written into descending core memory locations. Therefore, the byte address must be decremented by one with each byte processed. If the BK flag is false, the byte address is incremented by one with each byte processed.

## 3-13 BC-Register

The $B C$-register (see figure 3-7) is one of the six registers that comprise each of the 32 possible subchannels. Each BC-register consists of 16 fast-access flip-flops, BCO through BCl 5 , and contains the current byte count. During a data-in or data-out operation, the byte count is decremented by one by circulating it through the C-register and adder after each byte of data is processed. The BC-register receives its input data from the adder. The output of the BC-register is available to the C-register when decrementing during a data operation and the $M$-register as part of the response information during execution of an instruction. Both the input data lines and the output data lines of the BC-register are shared with the FS-register. The BCregister is addressed when signal LS1 is false.

## 3-14 FS-Register

The FS-register (see figure 3-7) is one of the six registers that comprise each of the 32 possible subchannels. Each FS-register consists of 16 fast-access flip-flops, FSO through FS15. The upper half of the FS-register (bits FSO through FS7) contains the flags specified by the command doubleword. During an order-out service cycle, the second word of the command doubleword is set into the $M$-register. During the termination phase of the service cycle, if there are no error conditions detected, the flags from the command doubleword are transferred from the $M$-register by means of the C-register and adder to the FS-register (see figure 3-38). If error conditions are detected, the old flags are effectively retained by the FS-register. During an order-in service cycle, the old flags are retained by the FS-register.

The lower half of the FS-register (bits FS8 through FS15) contains status information. The status information is updated during the service cycles. Figures 3-38 and 3-40 show the source of status update information during an order-out and order-in service cycle. An OR operation is performed on the new status, acquired during the service cycle, with part of the old status in the FS-register. The flags and status control the operations of the MIOP during the service cycles.


Figure 3-5. C-Register Inputs

Both the input data lines and the output data lines of the FS-register are shared with the BC-register. The FSregister is addressed when signal LSI is true.

## 3-15 OF-Register

The $\odot F$-register (see figure 3-8) is one of six registers that comprise each of the 32 possible subchannels. Each OFregister consists of eight fast-access flip-flops, OFO through OF7. Bit positions OFO through OF2 contain the three LSB's of the current byte address. The 16 MSB 's of the byte address are contained in the BA-register (see paragraph 3-12). Bit positions OF3 through OF7 contain operating flags. The flags in bits OF3, OF5, and OF6 are duplicates of the flags specified in the command doubleword. Bit OF4 is the backward (BK) flag. This flag is set during an order-out service
cycle if the order bits of the command doubleword specify a read backward order. Figure 3-37 shows how the three LSB's of the byte address (bits OFO through OF2) and the four flags in bits OF3 through OF6 are set. Bit OF7 contains the transmission error halt (TEH) flag. This flag is set during a data-in service cycle if an error condition is detected too late in that service cycle for the MIOP to report error halt to the device by means of a terminal order. In effect, the error is recorded by the TEH flag until the next communication with that device, at which time the error condition may be used to halt the device.

The OF- and IS-registers share the same input data lines and the same output data lines. The OF-register is addressed when LS2 is false.


Figure 3-6. BA- and CA-Register Inputs


Figure 3-7. BC- and FS-Register Inputs


Figure 3-8. OF- and IS-Register Inputs

## 3-16 IS-Register

The IS-register (see figure 3-8) is one of six registers that comprise each of the 32 possible subchannels. Each ISregister consists of eight fast-access flip-flops, ISO through IS7. Bits IS0 through IS2 contain the interrupt status. These three flags are sent to the CPU as part of the status information during an AlO instruction. The flags are updated as shown in figure 3-41 during an order-in service cycle. Bit IS3 is not used. Bits IS4 through IS7 contain the address of the last successfully started (by means of an SIO) device connected to the device controller associated with this subchannel. This address pertains only to subchannels associated with multiunit device controllers. All devices controlled by a multiunit device controller share the subchannel assigned to that device controller. It is, therefore, possible that the information stored in the subchannel is for a device other than the one requesting an interrupt. During an SIO instruction, the address in the IS-register is compared with the address presently being offered to the MIOP by the interrupting device. If they compare, the information stored in the subchannel is for that device, and can be sent to the CPU.

Both the input data lines and the output data lines are shared by the OF-register. The IS-register is addressed when LS2 is true.

## 3-17 F-Register

The F-register (see figure 3-9) consists of six buffered latch flip-flops, F0 through F5. Flip-flops FO, and F2 through F5 accept decoded information from the three CPU function code lines, FNCO through FNC2, and provide on a single function indicator line, the function to be performed (SIO, HIO, TIO, TDV, or AIO). Function indicator line ASC is controlled by F1. Flip-flop FI is set when one or more device controllers drive the service call ( SC ) line true. The F-register flip-flops are reset by signal FXO. Signal FNT is true during a CPU-initiated function that is addressed to this MIOP.

The function code lines are decoded by the function code decoding logic as follows:

## Instruction

|  | SIO | TIO <br> Function Code Line | TDV <br> (F3) | HIO <br> (F4) | AIO <br> (F5) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | (F2) | (FO) |  |  |  |
| FNC0 | 0 | 0 | 0 | 0 | 1 |
| FNC1 | 0 | 0 | 1 | 1 | 1 |
| FNC2 | 0 | 1 | 0 | 1 | 0 |

## 3-18 H-Register

The H-register (see figure 3-10) consists of eight buffered latch flip-flops, HO through H7. The H-register is used primarily as a temporary storage register for the data in the OF- and IS-registers while the data is operated on. Figure $3-46$ shows how the H -register is used with the J register to increment or decrement the byte address during a data-in service cycle. The H -register is the only input to the OF- and IS-registers.

## 3-19 J-Register

The J-register (see figure 3-10) consists of three buffered latch flip-flops, J0 through J2. The J-register is used to increment the H -register when signal HXJP1 is true and decrement it when signal HXJMI is true. Signal HXJMI is true only when a device is performing a read backward operation. Signal HXJP1 may be true when a device is performing a read (forward) or write operation. The three upper bits of the H -register ( H 0 through H 2 ) are cleared by signal HUXO, and the five lower bits ( H 3 through H7) are cleared by signal HXO.

## 3-20 I-Register

The I-register (see figure 3-11) consists of nine buffer latches, IO through I7, and IP. The I-register accepts data from the device controller as shown in figure 3-46. Bit IP is also controlled by signal DAP during a data-in service cycle if the device is capable of transmitting a parity bit. If the device is not mechanized to check parity, the device
controller drives the parity check (PC) line true. This causes the MIOP to ignore the parity information supplied by the device controller. During an order-in service cycle, the operational status byte from the device controller is set into bits IO through I7 for subsequent storage in the subchannel registers by means of the H-register, and the Cregister and adder. During a data-in service cycle, the input data in the I-register is transmitted to the $M$-register for subsequent writing into core memory.

During an output operation (data out or order out), the I-register receives the data or order from core memory by means of the $M$-register and IMB buffers, and sends it to the O-register where it is available to the data lines and thus the device controller. Figure 3-43 shows the processing of output data. The I-register is cleared by signal IXO.

## 3-21 O-Register

The O-register (see figure 3-12) is a nine-bit register made up of buffer latches O0 through O7, and OP. The Oregister is used only during output operations and during the termination phase of input operations. During an order-out service cycle, bits O 0 through O 7 receive the order from the I-register and transmit it to the device controller by means of the data lines. The parity bit ( $O P$ ) is not used in this case. During a data-out service cycle, bits O 0 through O7 receive the byte of data from the I-register. If the eight bits of data in the I-register are an even number, signal IEVEN will be true and will cause parity bit OP to be set. The data byte set on the data lines (DA0 through DA7), and the data parity line (DAP) will, therefore, have odd parity.


Figure 3-9. F-Register Inputs


Figure 3-10. H - and J-Register Inputs


Figure 3-11. I-Register Inputs


901515A. 312

Figure 3-12. O-Register Inputs

During the termination phase of both input and output operations, the terminal order is assembled in bits O 0 through O 4 of the O -register. Bits O 5 through O 7 and OP are not used. The O-register is cleared by signal OXO.

## 3-22 S-Register

The S-register (see figure 3-13) consists of 17 buffer latches, S15 through S31. This register drives the 17 address lines to core memory. Bit S31 is the LSB of the word address and bit S15 is the MSB. During a CPU function, when the MIOP must read core memory location $X^{\prime} 20^{\prime}$, it clears the S -register and brings up signal $\mathrm{S} \times 20$. This signal forces a one into the sixth LSB (S26), therefore specifying location $X^{\prime} 20^{\prime}$. When the MIOP is required to respond to a CPU function by writing into location $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$, it first specifies location $X^{\prime} 20^{\prime}$ as before, and stores the first word. Then, to store the second word, the MIOP forces a one into the LSB (S31). With S31 and S26 true and the rest of the

S-register bits false, location $X^{1} 21^{\prime}$ will be written into when the next memory request is made.

During an order-out service cycle, the MIOP first clears the S-register and then transfers the command doubleword address to bits S15 through S30, leaving bitS31 (the LSB) false. When a memory request is made, the first word of the command doubleword is read out of memory. After the MIOP processes the first word, it forces bit S31 true and makes another memory request. The second word of the command doubleword, stored in an odd-numbered memory location, is therefore read out of memory.
During a data-in or data-out service cycle, the byte address MSB's from the BA-register are transferred into bits S15 through S30. The LSB of the word address, which is the third LSB of the total byte address, is stored in the OF-register. It is transferred to bit S31 by means of the J-register, where it is updated after every fourth byte has been processed, as shown in figure 3-46. (See paragraph 3-12.)


Figure 3-13. S-Register Inputs

## 3-23 M-Register

The $M$-register (see figure 3-14) consists of 32 buffer latches, M0 through M31. The M-register receives data from core memory during read operations and also drives the data lines to core memory during memory write operations. When a core memory access is made, the memory places the 32-bit word from the memory location specified by the S -register on the memory data lines. Core memory also drives the data gate line to gate the 32 -bit word into the $M$-register. The MSB of the memory word on data line MXO is set into bit MO of the M-register, and the LSB on data line $M X 31$ is set into bit $M 31$ of the $M$-register.

Data in the M-register that is to be stored in the MIOP fast-access memory registers enters these registers by way of the C -register and adder, and the H -register (see figure $3-37$ ). Data in the $M$-register that is to be sent to the device controller is placed on the device controller interface lines by way of the IMB buffers, the I-register, and the O-register (see figure 3-43). Data that is accepted from the device controller by the MIOP for subsequent storage into core memory enters the $M$-register by way of the I-register (see figure 3-46). Data that is stored in the MIOP registers that is to be written into core memory enters the $M$-register directly and also by way of the H -register, C -register, and adder.

The upper half of the $M$-register (bits $M 0$ through $M 15$ ) is cleared by signal MUXO. The lower half (bits M16 through M31) is cleared by signal MLXO.

## 3-24 W-Register

The W-register (see figure 3-15) consists of four buffer latches, WO through W3. The W-register drives the write byte indicator lines to core memory. When the MIOP wants to perform a read operation, it clears the $W$-register by driving signal WXO true. When a full write operation is to be performed, the MIOP sets the W-register bits to ones. When a partial write operation is to be made, the MIOP sets the appropriate $W$-register bits by decoding the two LSB's of the byte address as shown in figure 3-46.

## 3-25 ADDER

The adder (see figure 3-16) is composed of 16 buffer amplifiers, ADD0 through ADD15; 15 buffer amplifiers, K0 through K14, which act as carries; one precarry flip-flop K15; the add/subtract control flip-flop SUB; and several amplifiers and logic gates used primarily as look-ahead circuits for carry propagation.

The C-register is the only input to the adder. The adder performs three functions depending on the state of signals SUB and K15. With SUB true and K15 true, the contents of the C-register are decremented by one; with SUB false and K15 true, the contents of the C-register are incremented by one; with K15 false and SUB true or false, the contents of the C-register appear unchanged at the adder output.

Adder output terms ADD0 through ADD15 perform an exclusive OR operation on the contents of C -register bits C 0 through C15 and carry bits K0 through K15 for both increment and decrement operations.

When incrementing the contents of the C-register by one (NSUB K15), the low-order carry bits will be true for all low-order one bits of the C-register and for the first loworder zero bit of the C -register. The remaining carry bits will then be false for all remaining high-order C bits after the first zero bit of $C$ is encountered. See examples 1 and 2 .

## Example 1

$$
\begin{aligned}
C & =0000110011111000 \\
K & =0000000000000001 \\
\text { ADD } & =0000110011111001
\end{aligned}
$$

Example 2

$$
\begin{aligned}
C & =0000100000111111 \\
K & =0000000001111111 \\
\text { ADD } & =0000100001000000
\end{aligned}
$$



Figure 3-14. M-Register Inputs

When decrementing the contents of the C -register by one (SUB K15), the carry bits are true for the initial low-order zero bits of $C$ and true for the first one-bit encountered. The carry bits will then be false for the remaining highorder bits of $C$. See examples 3 and 4.

Example 3

$$
\begin{aligned}
C & =0000110011111000 \\
K & =0000000000001111 \\
\text { ADD } & =0000110011110111
\end{aligned}
$$

Example 4

$$
\begin{aligned}
C & =0000000011111111 \\
\mathrm{~K} & =0000000000000001 \\
\text { ADD } & =0000000011111110
\end{aligned}
$$



Figure 3-15. W-Register Inputs

## 3-26 TYPICAL I/O OPERATION STARTING WITH AN SIO INSTRUCTION

An I/O operation generally involves a number of communication cycles during which an I/O device is started by an SIO instruction and data is exchanged between the device and core memory. Figure $3-17$ is a sequence diagram starting with an SIO instruction followed by service cycles during which an order is sent to the device controller.
Following the order service cycle, data is sent to the device controller during the data-out service cycles at a maximum rate of four bytes per service cycle. Figure 3-18 shows the timing of $\mathrm{I} / \mathrm{O}$ operation, and figure $3-19$ is an overall block diagram of the MIOP.

When the CPU issues an SIO instruction to the MIOP, the CPU places the MIOP address on the address lines and the function code on the function code lines. The address (three bits) is compared with the MIOP address to determine if this is the MIOP to which the SIO is addressed. If it is, a delay line in the timing section is started. The delay line generates the timing signals needed to perform the I/O operation.

The function code (three bits) is decoded by the F-register input logic, and results in the SIO function indicator line at the device controller interface being driven true. The function indicator lets the device controller know how to handle information received on the other lines.

As the MIOP progresses to the next phase of the operation, a $X^{\prime} 20^{\prime}$ is forced into the memory address register ( S register), and a core memory access is made. As a result, the contents of core memory location $X^{\prime} 20^{\prime}$ are set into the $M$-register. Previously, the CPU has written into core memory location $X^{\prime} 20^{\prime}$ the device/device controller address, the nature of the $R$ field, and the command doubleword address. The device/device controller address is transferred from the M -register to the O-register by means of the I-register. Information in the O-register is also present on the data


Figure 3-16. Adder, Overall Block Diagram


NOTE: $D C=$ DEVICE CONTROLLER

Figure 3-17. Typical I/O Operation, Overall Sequence Diagram
lines, where it is available to the device controllers. The address of the device/device controller is also transferred from the $M$-register to the A-register. The output of the A-register is decoded to select one of the 32 possible subchannels in the MIOP. The subchannels as a group are called the fast access memory. Any time information is transferred to or from the fast access memory, only the subchannel whose address (which is the same as the device controller address) is in the A-register is affected. Each subchannel consists of the following registers:

Byte Address (BA)
Command Address (CA)
Byte Count (BC)
Flags and Status (FS)
Operating Flags (OF)
Interrupt Status (IS)
The command address is transferred from the $M$-register to the CA-register by way of the C-register and adder. This is the address of the first command doubleword in the part of the command list for the addressed device. The address is retained by the CA-register until the SIO instruction has been completed and the service cycles begin.

The nature of the $R$ field (whether it is odd, even, or zero) is retained by two latches. (For actions taken by the MIOP for the three different combinations of the R field see

Input/Output Instructions in the Sigma 7 Computer Reference Manual.)

The addressed device controller places its status information (and that of the device) on the function response (FR) lines. The MIOP loads this status information, along with other information related to the I/O operation, in the M-register. Depending upon the nature of the $R$ field, response information may be written into core memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$. Beside the status information the MIOP has just received from the device controller, the response information consists of the current command doubleword address, the current byte count, and status information that the MIOP has stored in its fast access memory during previous communications with the addressed device controller. The device controller also sends condition code information on the IOR and DOR lines.

If the SIO is successful, the device controller enters the busy state and drives its service call (SC) line true. (If the device controller is not in the ready state, or if an interrupt is pending, the SIO will be unsuccessful. The CPU is informed of an unsuccessful SIO by means of the state of the condition code lines.) The CPU is released from the I/O operation at the conclusion of the SIO instruction. The MIOP and device controller work together to execute the program (the portion of the command list) associated with the current I/O operation. The operation may consist of only one command (command chaining not specified), or more than one (command chaining specified).


Figure 3-18. Typical I/O Operation, Timing Diagram

( ) = NUMBER OF BITS

Figure 3-19. MIOP, Overall Block Diagram

The sequences following an SIO instruction consist of a number of service cycles. The four possible service cycles (order in, order out, data in, and data out) are defined by the device controller by coding the DOR and IOR lines. See the SDS Sigma Computer Systems Interface Design Manual for a complete description of the four service cycles.

The first service cycle following an SIO is always an orderout. The order-out service cycle causes the MIOP to fetch the first (and possibly only) command from the command list in core memory. The address of this command was sent to the MIOP by means of core memory from the CPU during execution of the SIO instruction. During the order-out service cycle, the MIOP stores the command (except the order bits) in the subchannel associated with the connected device controller. The order bits of the command are sent to the device controller on the data lines. The MIOP logic is such that a terminal order is always included with orderin and order-out service cycles, even though the MIOP may have nothing to report to the device controller. Along with the terminal order transmitted on the data lines, the MIOP drives the end service (ES) line true to conclude the service cycle.

After the device controller disconnects, it again drives the service call line true and again connects for service. During this service cycle, the device controller codes the DOR and IOR lines to specify a data-in or data-out service cycle. For example, if the order the device controller received during the order-out service cycle was a write order, the device controller would drive the IOR line true and hold the DOR line false.

The MIOP would interpret this coding as a data-out service cycle, and would, therefore, access core memory for the word of data specified by the byte address. (The byte address was received as part of the command doubleword during the order-out service cycle.) The data word from core memory is set into the $M$-register and transmitted to the device controller one byte at a time. A maximum of four bytes may be transmitted during any one service cycle. The MIOP will transmit up to four bytes per service cycle, continuing through as many service cycles as are required to send the number of bytes that are specified by the byte count. (The byte count was also received as part of the command doubleword during the order-out service cycle.) (Figures 3-17 and 3-18 show an I/O operation during which data is transmitted to the device controller.)

The state of signals ED and ES controls the transmission of each byte of data. If they are both false, another byte of data is transmitted during the current service cycle. If they are both true, the current service cycle will end and another data-out service cycle will follow. If ED is true and ES is false, a terminal order will be included as part of the current service cycle. When all of the bytes of data specified by the byte count have been transmitted (byte count equals zero), the MIOP will code the ED and ES lines so that a terminal order will be transmitted. During
transmission of this terminal order the MIOP will specify count done. The device controller responds to count done by requesting service at the appropriate time, and when connected specifies an order-in service cycle. At this time, the device controller reports channel end to the MIOP, and if there are any unusual conditions they are also reported.

Some unusual conditions are capable of stopping a data exchange before count done. Upon sensing an error (unusual condition), the device controller defines the next service cycle as an order in instead of a data out. The error condition is reported during this order-in service cycle instead of at the end of the data exchange. The device controller inspects the contents of the terminal order following order in to determine what action must be taken.

If command chaining is specified, the device controller will again request service. After being connected, it will request another order from the MIOP by means of an orderout service cycle. The new order may begin another series of data exchanges similar to the preceding one, or it may start an entirely different operation. If command chaining is not specified, the device controller disconnects and enters the ready state.

## 3-27 I/O SYSTEM INTERFACE CONNECTIONS

Interconnection of the MIOP's in the system is shown in figure 3-20. Even though the figure shows only two MIOP's, a maximum of eight may be connected to a single CPU. Each additional MIOP is connected to the preceding one, with a single cable connecting the first MIOP to the CPU. Connection of each MIOP to the memory is by means of six cables. Each MIOP may or may not connect to more than one memory module; the type of I/O devices and other system requirements determine the memory interconnections. Device controllers connect to the MIOP by means of four cables. Three cables constitute the MIOP/device controller bus; the fourth is the priority cable. The routing of the priority cable is determined by the desired priority of the devices and is therefore not routed with the other three cables. The bus (three cables) is routed according to the physical placement of the device controllers. All device controllers connect to the MIOP in a trunk-tail fashion similar to the connection of the MIOP's to the CPU. Each MIOP may control a maximum of 32 device controllers (provided the MIOP is equipped with 32 subchannels). Only eight of the 32 are capable of controlling multiple devices.

## 3-28 MIOP INTERFACE SIGNALS

A description of the operation at each MIOP interface and a brief description of each interface signal is given under the three interface headings.

All MIOP interface signals are listed in tables 3-1 through 3-10. These tables include the signal name, designator, number of lines for signal groups, and direction of signal flow. The letter $X$ in the signal reference designator refers to the applicable memory port - A, B, or C.


Figure 3-20. I/O System Interconnection Diagram

## 3-29 MIOP/Memory Interface

The MIOP normally connects to memory port A or B ; however, it may be connected to port $C$ if a lower priority is desired. Memory port A has the highest priority, port B the second highest, and port $C$ the lowest.

When information is read from memory, a full 32-bit word is always transferred to the MIOP during the read operation. During a write operation, however, information may be written into memory from the MIOP on an 8-bit byte basis. One, two, three, or four selected bytes may be transferred to memory; the number of bytes is controlled by the MIOP.

A memory access is initiated when the MIOP drives memory request line MQX. (See figure 3-21.) Before driving the memory request line, the MIOP places a 17-bit address on memory address lines LX15 through LX31. During a memory write operation, the MIOP drives the memory request line and then supplies the data to be written on the data lines simultaneously with the write byte signals on write byte lines MWOX through MW3X. The memory request line is held true until the memory acknowledges by driving address release signal ARX true. If no further requests are to be made, the request line and address lines are released.

Table 3-1 provides a list of MIOP/memory interface signals and lines.


Figure 3-21. MIOP/Memory Interface Signal Timing Diagram (Port A or B)

Table 3-1. MIOP/Memory Interface Signals

| SIGNAL FUNCTION | SIGNAL | NO. OF LINES | DIRECTION OF SIGNAL FLOW |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Memory to MIOP | MIOP to Memory |
| Data | /MXO/-/MX31/ | 32 | X | X |
| Address | /LX15/-/LX31/ | 17 |  | x |
| Data release | /DRX/ | 1 | $x$ |  |
| Parity error | /PEX/ | 1 | x |  |
| Parity OK | /POK/ | 1 | X |  |
| Write byte | /MWOX/-/MW3X/ | 4 |  | $x$ |
| Memory request | /MQX/ | 1 |  | X |
| Address release | /ARX/ | 1 | $x$ |  |
| Address here | /AHX/ | 1 | X |  |
| Data gate | /DGX/ | 1 | x |  |

A brief description of the MIOP/memory interface signals and lines follows:
a. Data lines MX0 through $M \times 31$ : All data written into or read from memory (to and from the I/O devices) is transmitted over the 32 bidirectional data lines. When writing into memory, signals on the data lines are present and stable within 20 ns after the memory request signal is given and do not change until the data release signal is received by the MIOP. During a read operation, signals on the data lines are stable for at least 200 ns after the leading edge of the data release signal is received by the MIOP.
b. Address lines LX15 through LX31: The address of the memory location to be read from or written into is defined by the address lines. Signals on these lines are present for at least 60 ns before memory request $M Q X$ is true, and remain stable until address release ARX is received from the memory.
c. Data release DRX: The memory generates the data release signal and sends it to the MIOP to signify the following:

1. Another memory request may be made by the MIOP.
2. If the current operation is a memory write the data lines may be released.
3. If the current operation is a memory read, the data lines will remain true for 200 ns after the leading edge of the data release signal is received by the MIOP. (See figure 3-22.)
d. Parity error signal PEX: The memory drives the parity error line true when a parity error is detected during a memory read or partial write operation. The parity error signal goes true when signal DRX goes true, and stays true for 75 ns to 200 ns after signal DRX goes false.
e. Parity OK signal POKX: If no memory parity error is detected by core memory during a read or partial write operation, the memory drives the parity OK line. The timing is the same as for the parity error signal.
f. Write byte signals MWOX through MW3X: The memory write byte signals designate the memory byte or bytes into which new data is to be written during a full write or partial write operation. These signals go true at least 60 ns before the memory request signal and stay true until the address release signal is received by the MIOP.
g. Memory request signal MQX: The MIOP drives the memory request signal true when it must perform a memory read or write operation. The MIOP holds the memory request signal true until it receives the address release signal from the memory.
h. Address release signal ARX: The address release signal is generated by the memory to inform the MIOP that it may release the memory address lines and the memory request line.
i. Address here signal AHX: The memory drives the address here line true to inform the MIOP that the address encoded on the address lines is an address implemented in the memory or memories to which the MIOP is attached.
i. Data gate signal DGX: The memory drives the data gate line to permit the data on the data lines to be gated into the MIOP M-register.

## 3-30 MIOP/CPU Interface

Since much of the information transfer between MIOP and CPU is by means of the memory, only one 14 -wire cable is required at the MIOP/CPU interface. MIOP/CPU interface operations resulting from a standard I/O instruction occur as three distinct phases as described below:
a. The CPU decodes the instruction and also stores information related to the particular operation in memory location $X^{\prime} 20^{\prime}$. The CPU/MIOP control and address lines are energized and service is requested of the MIOP.
b. During servicing of the $1 / O$ instruction, the MIOP obtains the information stored in memory location $X^{\prime} \mathbf{2 0}^{\prime}$ and performs the operations defined by this information. The MIOP then returns I/O system response information to memory locations $X^{\prime} 20^{\prime}$ and $X^{1} 21^{\prime}$ and sends condition code information to the CPU. Following this, the MIOP sends the proceed signal to the CPU.
c. When the proceed signal is received, the CPU performs the necessary operations with the data received and terminates the operation.

The above three phases are described in more detail below. See table 3-2 for a list of MIOP/CPU interface signals.

When the CPU executes one of the five I/O instructions, it encodes the instruction on the three function code lines and the MIOP address on the three MIOP address lines. After a sufficient delay to allow the signals on these lines to stabilize, the CPU generates the control strobe. Each MIOP, upon receiving the control strobe, examines the MIOP address lines. If the MIOP address does not compare with the one on the address lines, the MIOP permits the control strobe to be passed along to the next MIOP. After the addressed MIOP has finished processing its currently connected device, the MIOP accesses memory location $X^{\prime} 20^{\prime}$ to obtain the new device address. An exception to this is the AIO instruction, since one purpose of this instruction is to determine the device address.


Figure 3-22. Setting Memory Data Release Flip-Flop MDR1

Table 3-2. MIOP/CPU Interface Signals

| SIGNAL FUNCTION | SIGNAL | NO. OF LINES | DIRECTION OF SIGNAL FLOW |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIOP to CPU | CPU to MIOP |
| Function code | /FNC0/-/FNC2/ | 3 |  | $X$ |
| MIOP address | /IOPA0/-/IOPA2/ | 3 |  | $x$ |
| Not condition code 1 | /NCONDI/ | 1 | $x$ |  |
| Not condition code 2 | /NCOND2/ | 1 | $x$ |  |
| 1-MHz clock | /CLIS/ | 1 |  | X |
| Reset I/O | /RIO/ | 1 |  | $x$ |
| Interrupt request | /IR/ | 1 | $x$ |  |
| Proceed | /PR/ | 1 | $x$ |  |
| Control strobe | /CNST/ | 1 |  | $x$ |

The MIOP then communicates with the device. During this communication, the MIOP receives status information which it sends to memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$ and condition code information which it sends directly to the CPU. The MIOP then sends the proceed signal to the CPU. Upon receipt of the proceed signal, the CPU sets its condition code according to the states of the two condition code lines and loads other required registers with the status information from memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$.

Also upon receipt of the proceed signal, the CPU releases the control strobe and after a short delay removes the MIOP address and function code signals from their respective lines.

If the address is not recognized by any MIOP, the last MIOP on the line returns the control strobe to the CPU on the proceed line. If the MIOP address is recognized, but the device address is not (MIOP to devices), the addressed MIOP sends the proceed signal to the CPU. The CPU is informed of address recognition (MIOP or device) by means of the condition code lines.

During execution of an AIO instruction, MIOP/CPU interface operation is somewhat different than for the other four I/O instructions. The AIO instruction is executed by the CPU when a device initiates a request to the MIOP for an interrupt, and the MIOP sends the request along to the CPU on the interrupt request line. When the CPU completes its current instruction (or between iterations of some long instructions), it will branch to the input/output interrupt location (5C), providing a higher priority interrupt is not waiting. This location contains an exchange program status doubleword instruction that transfers control to a standard I/O subroutine. Contained in this subroutine is an AIO instruction that identifies the source and reason for the interrupt. To identify the device, the CPU sends the AIO instruction and the control strobe to the MIOP's. The MIOP's that do not have an interrupt pending pass the control strobe to the following MIOP. When the strobe reaches an MIOP with an interrupt pending, it is routed sequentially according to priority to the devices attached to it until one is reached with an interrupt pending. This device then returns its address and status to memory location $X^{\prime} 20^{\prime}$ by means of the MIOP. The MIOP then sends the proceed signal to the CPU, thus permitting the CPU to examine the returned address to determine the interrupting device.

A brief description of the MIOP/CPU interface signals follows:
a. Function code lines FNCO through FNC2: The CPU places a code representing the I/O instruction on these three lines. The signals on these lines are true before the control strobe is driven true, and remain true until after the control strobe is released.
b. MIOP address lines IOPA0 through IOPA2: The CPU places the coded signals representing the address of the MIOP to be connected during SIO, TIO, TDV, or HIO
instructions. The signals on these lines are settled before the control strobe is driven true and remain settled until after the control strobe is released.
c. Not condition code 1 and not condition code 2: During execution of an I/O instruction, the condition code lines are coded as in table 3-3. The signals on the condition code lines are true before the proceed signal goes true and remain true until the control strobe is released.
d. 1-MHz clock signal CLIS: The CPU sends a 1MHz clock to the MIOP, which it passes along to the device controllers.
e. Reset I/O line RIO: The I/O system is reset when the CPU drives the RIO line true.
f. Interrupt request signal IR: All requests for interrupts from device controllers are made to the CPU by means of the MIOP. When any device controller requests an interrupt, the MIOP drives the interrupt request line to the CPU. The CPU subsequently executes an AIO instruction to determine which device controller is requesting the interrupt. The interrupt request line goes false during the execution of an AIO instruction. If another interrupt is pending, the line is again driven true.
g. Proceed line PR: The MIOP drives the proceed line true at the termination of an I/O operation whether or not it was successful. For SIO, HIO, TIO, or TDV instructions, a successful I/O operation is dependent upon all of the following conditions:

## 1. MIOP address recognized

2. Memory location $X^{\prime} 20^{\prime}$ read without error
3. Device address recognized
4. Memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$ written into by the MIOP as previously defined by the CPU
5. Not condition code lines NCONDI and NCOND2 driven true by the MIOP.

Table 3-3. Condition Code Settings

| Instruction | NCOND1 | NCOND2 |
| :---: | :--- | :--- |
| SIO | I/O address recognized | SIO successful |
| HIO | I/O address recognized | Device not operating <br> at time of disconnect |
| TIO | I/O address recognized | SIO possible |
| TDV | I/O address recognized | Device operating |
| AIO | Interrupt pending | Normal interrupt |

If address recognition is not obtained, the control strobe is returned to the CPU by the lowest priority MIOP as a proceed signal. Also, both condition code lines NCOND1 and NCOND2 will be false.

If a parity error is obtained in reading memory location $X^{\prime} 20^{\prime}$, the MIOP terminates the operation by setting the condition code lines false and the proceed line true.

A successful AIO operation depends upon the following conditions:

1. MIOP has pending interrupt
2. MIOP successfully connects to interrupting device for status
3. MIOP writes in memory location $X^{\prime} 20^{\prime}$
4. Condition code line NCOND1 is true.
h. Control strobe CNST: The CPU drives the control strobe line true when executing any $\mathrm{I} / \mathrm{O}$ instruction. The line is driven true after the signals on the function code lines (FNC0 through FNC2) and address lines (IOPAO through IOPA2) have settled. The control strobe line operates in a closed-loop manner with the proceed line; the CPU releases the control strobe line upon receipt of the proceed signal.

## 3-31 MIOP/Device Controller Interface

A brief description of the operation at the MIOP/device controller interface follows: An I/O operation is initiated when the program executes an SIO instruction to start a device. During this initial operation, the device controller sends condition code and status information back to the MIOP, enters the busy condition, and drives the service call line true. The device is now started, but no data has been transferred between the device controller and core memory.
Since any number of device controllers may have previously been started (in the busy condition and service call line true), the MIOP responds to the service call by generating the acknowledge service call function. This results in signals that activate a hard-wired priority chain between device controllers. The highest priority device controller that has been started puts its own address on the return lines along with an acknowledge signal. Following this, the service connect flip-flop in the highest priority device controller is set. The operations that take place during the time this flip-flop is set constitute a service cycle.
The first service cycle following an SIO instruction is always an order out. The order-out service cycle results in an order being transmitted from the MIOP to the device controller so that the device controller will know what operation to perform. Subsequent service cycles will then be data in or data out if the operation to be performed involves transfer of data.

If the I/O device happens to be a printer, for example, the order will either be a write order or a control order. If it is a write order, data will be transferred to the printer during subsequent data-out service cycles at a maximum rate of four bytes per service cycle. At the end of each service cycle, the device controller resets its service connect flipflop and again drives the service call line true. It is between these service cycles that time-sharing of devices occurs. Priority must be determined each time a device is connected.

Table 3-4 provides a list of MIOP/device controller interface signals. Table 3-5 correlates each of the lines with the various operations performed at the interface.

Most of the interface lines serve more than one purpose. For example, the data input/output lines carry the device address during the SIO, HIO, TIO, and TDV instructions; status information during the AIO instruction; data during the data-in and data-out service cycles; and other types of information during other operations. Table 3-6 lists the data input/output lines (by reference designator) and indicates the function performed by each line during each operation. Table 3-7 indicates the function performed by the data order request and input/output request lines during each operation. Table 3-8 indicates the function performed by the function response lines during each operation.

The following paragraphs describe the MIOP/device controller interface lines.

FUNCTION INDICATOR LINES SIO, HIO, TIO, AND TDV. The MIOP informs the device controllers of the instruction being executed by the CPU by driving one of the respective function indicator lines true. At the same time, the MIOP encodes the device address on the data input/output lines. The function indicator lines are not used for any purpose during the transferring of data between device and memory.

FUNCTION INDICATOR LINE AIO. The AIO indicator line serves the same purpose as the other indicator lines; however, the highest priority interrupting device places its address on the function response lines and its status on the data input/output lines. The AIO line goes true in response to an AIO instruction executed by the CPU.
FUNCTION INDICATOR LINE ASC. The MIOP drives the ASC line true in response to a service call from any of the device controllers. The purpose of the ASC signal is to acknowledge the service call. The highest priority device controller requesting service places its address on the function response lines. Ultimately, the recognized service-calling device controller is connected to the MIOP for service.
INTERRUPT CALL LINE IC. The device controllers drive the interrupt call line true to request an interrupt. The two basic reasons a device controller requests an interrupt are that it is requested to do so by means of a terminal order from the MIOP, or because of an internal condition such as the device needing control information from the MIOP or the pressing of a pushbutton.

Table 3-4. MIOP/Device Controller Interface

| SIGNAL FUNCTION | SIGNAL | DIRECTION OF SIGNAL FLOW |  |
| :---: | :---: | :---: | :---: |
|  |  | MIOP to Device Controller | Device Controller to MIOP |
| Data Input/Output | /DAO/-/DA7/ | $x$ | $x$ |
| Data Parity | /DAP/ | $X$ | $x$ |
| End Data | /ED/ | $X$ | X |
| Parity Check | /PC/ |  | $x$ |
| Data/Order Request | /DOR/ |  | $x$ |
| Function Response | /FR0/-/FR7/ |  | $x$ |
| Request Strobe | /RS/ |  | $x$ |
| Input/Output Request | /IOR/ |  | $x$ |
| Function Strobe Acknowledge | /FSL/ |  | $x$ |
| Interrupt Call | /IC/ |  | $x$ |
| Service Call | /SC/ |  | $x$ |
| 1/O Reset | /RST/ | $x$ |  |
| Clock, 1 Megacycle | /CLI/ | $x$ |  |
| End Service | /ES/ | X |  |
| Request Strobe Acknowledge | /RSA/ | $x$ |  |
| Start I/O Function Indicator | /SIO/ | $x$ |  |
| Halt I/O Function Indicator | /HIO/ | $x$ |  |
| Test I/O Function Indicator | /TIO/ | $x$ |  |
| Test Device Function Indicator | /TDV/ | $x$ |  |
| Acknowledge Interrupt Function Indicator | /AIO/ | $x$ |  |
| Acknowledge Service Call Indicator | /ASC/ | $x$ |  |
| Function Strobe | /FS/ | $x$ |  |
| Available In | /AVI/ | $X$ |  |
| Available Out | /AVO/ |  | $x$ |

Table 3-5. MIOP/Device Controller Interface Line Utilization

| LINES | OPERATION |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SIO | HIO | 10 | TDV | AIO | ASC | Order Out | Order In | Data Out | Data In | Terminal Order |
| Start I/O Function Indicator | X |  |  |  |  |  |  |  |  |  |  |
| Halt I/O Function Indicator |  | x |  |  |  |  |  |  |  |  |  |
| Test I/O Function Indicator |  |  | X |  |  |  |  |  |  |  |  |
| Test Device.Function Indicator |  |  |  | $x$ |  |  |  |  |  |  |  |
| Acknowledge Interrupt Function Indicator |  |  |  |  | X |  |  |  |  |  |  |
| Acknowledge Service Call |  |  |  |  |  | $x$ |  |  |  |  |  |

Table 3-5. MIOP/Device Controller Interface Line Utilization (Cont.)

| LINES | OPERATION |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SIO | HIO | TIO | TDV | AIO | ASC | Order Out | Order In | Data Out | Data In | Terminal Order |
| Interrupt Call |  |  |  |  | X |  |  |  |  |  |  |
| Service Call |  |  |  |  |  | X |  |  |  |  |  |
| Function Strobe | X | X | X | X | X | X |  |  |  |  |  |
| Function Acknowledge Strobe | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |  |  |  |  |  |
| Function Response | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |  |  |  |  |  |
| Data/Order Request | $X$ | $x$ | $x$ | $x$ | $x$ |  | $x$ | $x$ | $x$ | $x$ |  |
| Input/Output Request | $x$ | $x$ | $x$ | $x$ | $x$ |  | $x$ | $x$ | $x$ | $x$ |  |
| Data Input/Output | $x$ | X | X | X | X |  | $x$ | $x$ | X | $x$ | $x$ |
| Data Parity |  |  |  |  |  |  |  |  | X | X |  |
| Parity Check (device dependent) |  |  |  |  |  |  |  |  |  | X |  |
| Request Strobe |  |  |  |  |  |  | $x$ | $x$ | $x$ | $x$ | $x$ |
| Request Strobe Acknowledge |  |  |  |  |  |  | $x$ | $x$ | $x$ | $x$ | $x$ |
| End Data |  |  |  |  |  |  |  |  | $x$ | $x$ |  |
| End Service |  |  |  |  |  |  | $x$ | $x$ | X | $x$ | $x$ |
| Available In | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |  |  |  |  |  |
| Available Out | $x$ | X | $x$ | $x$ | X | $x$ |  |  |  |  |  |

Table 3-6. Data Input/Output Line Definition

| LINE | INSTRUCTION |  | ORDER OUT |  |  |  |  |  | ORDER IN | DATA OUT | $\begin{gathered} \text { DATA } \\ \text { IN } \end{gathered}$ | TERMINAL ORDER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SIO, HIO, <br> TIO, TDV | AIO | Contro! | Write | Read | Read Back | Sense | Stop |  |  |  |  |
| DAO | $\begin{gathered} \text { MSB } \\ 1 \end{gathered}$ | Data overrun | M | M | M | M | M | I | Transmission error | MSB $1$ | MSB 1 | Interrupt |
| DAI | Device address | Status (unique to | M | M | M | M | M | 0 | Incorrect length |  |  | Count done |
| DA2 |  |  | M | M | M | M | M | 0 | Chaining modifier | Data | Data | Command chain |
| DA3 |  |  | M | M | M | M | M | 0 | Channel end |  |  | MIOP halt |
| DA4 |  |  | M | M | M | 1 | 0 | 0 | Unusual end |  |  | Ignore last |
| DA5 |  |  | M | M | M | 1 | 1 | 0 |  |  |  | byte |
| DA6 | $\downarrow$ |  | 1 | 0 | 1 | 0 | 0 | 0 |  | 1 | , |  |
| DA7 | LSB | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | LSB | LSB |  |

Note: $M$ is a modifier bit unique to the device.
I, when true, designates that an interrupt shall be requested.

Table 3-7. Data Order Request and Input/Output Request Line Definitions

| Line | Instructions <br> (SIO, HIO, TIO, TDV, AIO) | Order Out | Order In | Data Out | Data In |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Data/Order Request (DOR) | $1=\mathrm{NCCI}$ | 1 | 1 | 0 | 0 |
| Input/Output Request (IOR) | $1=\mathrm{NCC2}$ | 1 | 0 | 1 | 0 |

Table 3-8. Function Response Line Definition

| LINE | INSTRUCTION OR FUNCTION |  | AIO, ASC |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{SIO}, \mathrm{HIO}$, or TIO | TDV |  |
| FRO <br> FRI <br> FR2 <br> FR3 <br> FR4 <br> FR5 <br> FR6 <br> FR7 | Interrupt Pending | Data overrun |  |

SERVICE CALL LINE SC. The service call line is driven true by device controllers requesting service. The device controllers which have been started by an SIO instruction raise their service call line and keep it high during the course of the entire input/output operation, except during the time the device controller's service connect flip-flop is set and the device is connected to the MIOP.

INPUT/OUTPUT REQUEST LINE IOR AND DATA ORDER REQUEST LINE DOR. These two lines are controlled by the device controller. During execution of an instruction, they supply condition code information to the MIOP. During a service cycle, they specify whether the transfer of information is an order or data, and whether that order or data information is to be transferred into or out of memory. Refer to table 3-7 for coding of the DOR/IOR lines.

END DATA LINE ED AND END SERVICE LINE ES. These two lines designate the action to be taken by the MIOP and device controller during data and order exchanges. The end data line may be controlled by either the MIOP or the device controller. When the end data line is true it signifies that no more data is to be exchanged. The end service line is controlled only by the MIOP, which drives it true during a data exchange either at the time the last data byte is being exchanged or at the time the terminal order is transmitted to the device controller. During the initital byte of an order in/out operation the MIOP causes the device controller to request a terminal order by holding the end service line false. The end service line is driven true when the terminal order is transmitted during an order in/ out operation. The coding of the end data and end service lines during data in /out operations is as shown in table 3-9. The permitted next states of the end data and end service lines are shown in table 3-10.

Table 3-9. Coding of End Data and End Service Lines During Data In/Out Operations

| STATE OF LINE |  |  |
| :---: | :---: | :---: |
| End Data | End Service | RESULTING OPERATION |
| 0 | 0 | Device controller requests <br> another data byte |
| 1 | 0 | Device controller requests <br> a terminal order |
| 1 | 1 | Device controller discon- <br> nects from MIOP (last data <br> byte) |
| X |  | Defines terminal order. <br> Device controller discon- <br> nects from MIOP. X signi- <br> fies that the state of the <br> end data line is meaning- <br> less during a terminal order |

Table 3-10. Permitted Next States of End Data and End Service Lines

| PRESENT STATE |  | NEXT STATE |  |
| :---: | :---: | :---: | :---: |
| End Data | End Service | End Data | End Service |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 1 | 0 | $x$ | 1 |

The coding of the end data line during an order in/out operation ( $X$, table 3-9) has no meaning. The coding of the end service line during an order in/out operation has the following meaning:
a. End service line false: Indicates initial byte of an order in/out operation.
b. End service line true: Defines the order as a terminal order. The device controller disconnects from the MIOP.

The MIOP always holds the end service line false during transmission of the initial byte of an order in/out operation; therefore, the device controller always requests a terminal order to conclude the service cycle.

DATA INPUT/OUTPUT LINES DAO THROUGH DA7. During execution of the SIO, HIO, TIO, and TDV instructions, the MIOP places the device address on the data input/ output lines. (During an AIO instruction, the device places its address on the function response lines.) During an orderout operation, the lines carry the order (read, write, sense, read backward, and so forth) from the MIOP to the device. During an order-in operation, the operational status byte (transmission error, incorrect length, chaining modifier, and so forth) is sent from the device to the MIOP on the data lines. During a data-in operation, the device places the data to be transferred to core memory (by means of the MIOP) on the data lines. During a data-out operation, the MIOP places data from core memory on the lines for transfer to the device. During a terminal order, the MIOP places the information to be conveyed (interrupt, command chain, count done, and so forth) on the data lines for transfer to the device.

FUNCTION RESPONSE LINES FRO THROUGH FR7. During execution of an SIO, HIO, or TIO instruction, the device controller places status information on the function response lines. During execution of a TDV instruction, the device controller may report a rate error (data overrun) condition to the MIOP by means of the function response lines. During the AIO and ASC functions, the device controller places its address on these lines.

DATA PARITY LINE DAP. The data parity line carries the parity bit; parity is odd. This line is used during the datain or data-out operations. A parity bit is generated by the MIOP for each data byte presented to the device controllers. Also, each data byte supplied by the device controllers, along with a parity bit, is checked by the MIOP.

PARITY CHECK LINE PC. The parity check line is used only during a data-in operation. If the device controller drives the parity check line true the MIOP checks the parity information supplied by the device controller on the data parity line against the parity generated by the MIOP on the input data byte.

1-MHZ CLOCK SIGNAL CLI. The $1-\mathrm{MHz}$ clock signal is sent to the device controllers for timing purposes. The MIOP receives the clock signal from the CPU and sends it along to the device controllers; it is not used by the MIOP.

I/O RESET SIGNAL RST. The MIOP receives reset signal RIO from the CPU and passes it along to the device controllers as signal RST. Signal RIO is generated by the CPU as a function of either SYS RESET, I/O RESET, the ST signal from the power monitor, or through special maintenance logic in the CPU when the MUSIC flip-flop is reset. When signal RST is true, all devices receiving the signal are halted, and all status and control indicators in the input/ output system are reset.

FUNCTION STROBE SIGNAL FS. The MIOP issues a function strobe during each of the five computer instructions
and also during the acknowledge service call function. The addressed device controller acknowledges by sending the function strobe acknowledge (FSL) signal back to the MIOP and by not driving the priority line (AVO) to the next lower priority device controller. The function strobe (with other signals) permits MIOP communication with:
a. The addressed device during an $\mathrm{SIO}, \mathrm{HIO}, \mathrm{TIO}$, or TDV function, or
b. The highest priority device with its service call or interrupt call line high during the ASC or AIO functions.

FUNCTION STROBE ACKNOWLEDGE SIGNAL FSL. The function strobe acknowledge signal is used by the device controlier to acknowledge the function strobe issued by the MIOP when it drives any of the function indicator lines.

## AVAILABLE IN SIGNAL AVI AND AVAILABLE OUT

SIGNAL AVO. The priority signals (AVI and AVO) are used by the device controllers to determine the highest priority device requesting an interrupt or service call. As the priority signal enters a device, it is designated as available in (AVI); as it leaves a device, it is designated as available out (AVO).

## REQUEST STROBE SIGNAL RS AND REQUEST STROBE

 ACKNOWLEDGE SIGNAL RSA. The request strobe and request strobe acknowledge signals are used after a device has been started by an SIO instruction and has been connected to the MIOP for service. The connected device issues a request strobe along with data specifying the type of service required. When the MIOP receives the request strobe, a sequence of events is started. One of these is sending the request strobe acknowledge signal to the device controller. When the controller senses signal RSA true, it drops signal RS. When the MIOP senses signal RS false, it responds by dropping signal RSA.
## 3-32 SUBCHANNEL ADDRESSING

A full complement of fast access memory modules (FT25) provides 32 subchannels; each subchannel requires 80 bits. The characteristics of the FT25 modules are such that each module provides 16 of the 80 bits for eight different subchannels. The modules must, therefore, be installed in groups of five. The basic MIOP configuration, model 8471 (Sigma 7) and model 8271 (Sigma 5), contains in addition to the other 93 modules, five FT25 modules. Models 8472 (Sigma 7) and 8272 (Sigma 5), which are optional, provide for 15 additional FT25 modules, installed in groups of five, to accommodate 8, 16, or 24 additional device controllers.

Following is an explanation relating the 32 subchannels shown in the MIOP block diagram (figure 3-3) to the physical location of the modules shown in figure 3-23. Bits 0 through 7 of the BA- (or CA-) register for subchannels 0 through 7 (group 0 ) are located on the module in slot 23 of chassis D (D23). Bits 8 through 15 of the BA- (or CA-) register for subchannels 0 through 7 (group 0 ) are located
on the module in slot D27. Likewise, bits 0 through 7 and 8 through 15 of the BC- (or FS-) register for group 0 are located on the modules in slots D15 and D19, respectively, and bits 0 through 7 of the OF- (or IS-) register for group 0 are located on the module in slot DII. The next group of five modules, located in slots D24 and D28 (BA/CA-register), D16 and D20 (BC/FS-register), and D12 (OF/IS-register) accommodate device controllers 16 through 23 (group 1). The third group, located in slots D25 and D29 (BA/CAregister), D17 and D21 (BC/FS-register), and D13 (OF/ISregister) accommodate device controllers 8 through 15 (group 2). The fourth group, located in slots D26 and D30 (BA/CA-register), D18 and D22 (BC/FS-register), and D14 (OF/IS-register) accommodate device controllers 24 through 31 (group 3). The subchannel groups are defined by signals SPA3 and SPA4 as shown in figure 3-24.

The address register (A-register) bits are decoded to produce signals SPA1 through SPA7 (see figure 3-25). Figure 3-26 indicates the manner in which the state of signal SPA5 selects eight of the 16 SDS 304 memory elements (integrated circuits) on each of the FT25 modules, thus dividing each group in half. (The figure shows the FT25 modules in slots D23 and D27. These two modules contain bits 0 through 15 of the BA- and CA-register, group 0.) The state of signal LSO selects the bits in each memory element applicable to either the BA- or CA-register. The state of signals SPA6 and SPA7 further narrows the selection to the 16 bits applicable to one of the four subchannels defined by the state of SPA5 and LSO. Figure 3-24 relates the subchannel number with the state of signals SPA3 through SPA7. Figure 3-27 shows the electrical layout of a typical FT25 module.

Signals SPA3 and SPA4 both have to be false to select this module as one of five in group 0 . Memory bits may be read or written only if the control input (terminal 1) of the memory element is true. Terminal 1 of each memory element is controlled by signals SPA3, SPA4, and SPA5. The particular bit in each memory element is selected by the address inputs (terminals 2, 3, and 4). These terminals are controlled by signals SPA6, SPA7, and LSO. Decoding logic for address terminals 2, 3, and 4 is contained in each memory element. The read/write clock input (terminal 8) must be true (in addition to the control input) for any bit to be changed. This input (for the BA- and CA-registers) is controlled by signal BAXADD.

The logic equations for the fast access memory inputs are divided into three different categories: Read/write clock input, data input, and address input. The coding of the left-hand term of the input equations is described in steps a through $c$. (The examples apply to the $\mathrm{BA} / \mathrm{CA}$-registers. The coding for the BC/FS-registers and the OF/IS-registers is identical except that $B C$ or $O F$, as applicable, are used in place of BA.)


Figure 3-24. Assignment of Subchannel Groups


Figure 3-25. Decoding the Address Register



Figure 3-27. Typical FT25 Fast Access Memory Module

b. Data input:

c. Address input (see figure 3-27):



## 3-33 MIOP TIMING SIGNALS

Timing signals for all MIOP input/output operations are supplied by two delay lines and their associated delay line sensors. The friggering of a delay line starts a series of timing pulses during which certain logic operations are permitted to occur. The combination of a particular timing signal generated by a delay line and the signal from a particular phase latch associated with that delay line provides a unique timing signal. This signal is used, either directly or indirectly, to enable the transfer of data and control signals among the various MIOP registers and logic elements and to control the transfer of data and control signals at the MIOP interfaces. The triggering of the delay line is a function of the appropriate phase and also of incoming signals to the MIOP. The two delay lines and their associated phase latches operate independently of each other; therefore, certain operations can overlap in the MIOP.

## 3-34 Delay Line Operation

The two delay lines (D1 and D2) are identical; however, the delay line sensor elements associated with delay line D1 are connected to different taps than those of delay line D2. Each delay line has 32 taps, electrically spaced at 20-ns intervals; however, only six of the taps are used. Figure 3-28 is a logic diagram of delay line D1 and associated sensor elements, and figure 3-29 is a timing diagram of delay line Dl timing signals. The timing signals shown assume 0 -ns delay through all circuits except the delay line.

A pulse is started down the delay line when it is triggered. As the pulse wave front reaches each of the taps (SENSE OD1 through SENSE 5D1), the voltage level at that tap rises from -4 volts to +4 volts. As the trailing edge of the pulse passes by the tap, the voltage level at that tap again


Figure 3-28. Delay Line 1 Logic Diagram


Figure 3-29. Delay Line 1 Timing Signals
assumes the low state ( -4 volts). The logic that controls the pulse is such that only one pulse can be in the line at any given time, and the width of the pulse is 160 ns in duration regardless of the duration of input signal PLED1 that starts the line. Once the pulse is started down the line, it is cut off when it reaches the $160-$ ns tap (SENSE 1D1) since signal PWD1 (initially high) goes low when SENSE 1DI goes high. If the input pulse, signal PLEDI, is less than 160 ns in duration, signal I/SENSED 1 is held high by signals PWDI and TODI for 160 ns.

During some operations, signal PLEDI goes true for the next phase during T4DI of the current phase, that is, while the pulse is still traveling down the delay line. The line is not triggered again, however, until the end of T4DI, when signal PWDI again goes true.

Delay line D2 operation is similar to delay line D1 except that the delay line sensors and taps are such that the pulse traveling down the delay line is 140 ns in duration instead
of 160 ns. Figure $3-30$ is a logic diagram of delay line D2 and associated sensor elements, and figure 3-31 is a timing diagram of delay line D2 timing signals. The timing signals shown assume 0 -ns delay through all circuits except the delay line.

## 3-35 Phase Latches

The phase latches associated with each delay line are divided into ranks according to the timing periods during which they are used. There are 24 phase latches associated with delay line D1. The first rank of 12 consists of latches PHID1 through PH14D1 (PH8D1 and PH9D1 do not exist). The second rank of 12 consists of latches PHIPDI through PH14PD1. All phase latches except PH2D2 (a flipflop) are buffer latches. The first rank is used during timing periods TOD1, T1D1, and T2D1, and the second rank is used during T3D1 and T4DI. At time TODI the second rank latches are cleared by signal PHPDIX0. The output of the first rank phase latches, in conjunction with other control


Figure 3-30. Delay Line 2 Logic Diagram


Figure 3-31. Delay Line 2 Timing Diagram
logic, is used to start delay line D1. At time TID1 the contents of the first rank phase latches are transferred to the second rank phase latches (PH1D1 through PH14DI to PHIPD1 through PH14PDI, respectively). At time T3D1 the first rank phase latches are cleared. Setting of the first rank phase latches is a function of incoming signals, delay line timing signals, and MIOP logic.

There are four phase latches associated with delay line D2. The first rank consists of PH1D2 and PH2D2, and the second rank consists of PH1PD2 and PH2PD2. All four are buffer latches. These four phase latches operate with delay line D2 in much the same manner that delay line D1 and its associated phase latches operate.

## 3-36 PHASE SEQUENCES

The phase sequences for the five computer I/O instructions and the four service cycles are described separately in the following paragraphs. Each description includes a flow diagram showing the sequences of phases, a description of the most significant functions performed during each phase, and a phase sequence table for each instruction and service cycle.
The tables include the functions performed during each phase, the signals involved, and a brief comment relating to each function. Table 3-11 outlines the functions performed by the MIOP during a core memory cycle. (See also figures 3-21 and 3-22.) Tables 3-12 through 3-19 are the phase sequence tables.

Table 3-11. MIOP/Memory Phase Sequence

| Signal | Remarks |
| :---: | :---: |
| Set MS | Signal MS is generated by the MIOP to start a memory cycle |
| $M S N M A R \Rightarrow S e t M Q$ | Flip-flop memory address release MAR is reset before a memory cycle occurs. When the MIOP sets $M S$, memory request $M Q$ goes true. Signal $M Q$ drives the memory request line to memory |
| MS AR $\Longrightarrow$ Set MAR | When the MIOP receives address release AR from memory, MAR is set. Signal AR indicates to the MIOP that the memory no longer needs the memory address and memory request signals. The memory transmits AR approximately 80 ns after the memory cycle starts |
| MAE $\Rightarrow$ Set MAR | If the address the MIOP sends to the memory is implemented in the memory block to which the MIOP is connected, the memory sends address here AH to the MIOP. If AH is not received in the specified period of time, memory address error flip-flop MAE is set. (The memory will not send AR if it does not first send AH.) Signal MAE then sets flip-flop MAR so that the memory request signal $M Q$ will go false. Signal MAE also sets memory data release flip-flop MDR1 so that the MIOP will not hang up if a nonexistent memory location was addressed |
| MS DG $\Rightarrow$ MXM | Signal data gate DG is transmitted by the memory during a memory read operation to let the MIOP know the data is on the data lines. Signal MXM strobes in the data from memory |
| MS PE $\Rightarrow$ Set MPE | Memory parity error flip-flop MPE is set if parity error PE is true when MS is true. During a read or partial write operation, memory generates PE if it detects a parity error, or POK if no parity error is detected. |
| MAE + [MS MAR (MPE + POK <br> + W0 W1 W2 W3 DR) $\Rightarrow$ <br> MDRI | Flip-flop MDR1 is set when all the required signals have been received from memory for the particular operation (read, partial write, or full write), or when a nonexistent memory location has been addressed |

## 3-37 SIO Instruction

The phases follow the sequence shown in figure 3-32 during an SIO instruction. Whether the sequence includes PHIIDI or not depends upon the status information that is returned to the CPU by means of core memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21$ '. If only one word or no words of status are to be returned, signal CMD is false, and the MIOP advances to PH12DI from PH10D1. If two words of status information are to be returned, signal CMD is true, and the MIOP includes PHIlDI in the sequence.

PHID2. During this phase the MIOP determines whether the operation is being initiated by a request from the CPU or a device controller. A request for service from the CPU takes priority over a request from a device controller. Since the operation is an SIO, the MIOP decodes the function lines from the CPU and drives the SIO function indicator line at the device controller interface.

PH2D2. During this phase, the MIOP clears various registers and flip-flops in preparation for a core memory access,
forces the address of core memory location $X^{\prime} 20^{\prime}$ into the S-register, and makes a core memory access.

PHIODI. The delay line starts for PHIODI after the contents of core memory location $X^{\prime} 20^{\prime}$ have been set into the $M$-register. During this phase the address bits are transferred from the $M$-register to both the $A$ - and $O$-registers. The address in the A-register is decoded by the SP logic for the purpose of selecting the appropriate MIOP subchannel in the fast access memory. The address in the O-register is also present on the data lines, where it is available to the device controllers (see figure 3-33).

The coding of bits M8 and M9 reflects the nature of the $R$ field of the SIO instruction. Flip-flop CMD is set if M8 is true, and flip-flop TPE is set if M9 is true. If CMD is true, the first word (address of the current command doubleword in the CA-register) is set into the M-register (bits M0-M15), and a core memory cycle is started to store the first word into memory location $X^{\prime} 20^{\prime}$. Also, the MIOP will advance to PHIIDI, during which time the new command doubleword address (currently in M16-M31) will be stored in the


Figure 3-32. Phase Diagram for SIO, HIO, TIO, and TDV Instructions

CA-register. If CMD is false, the new command doubleword address is stored in the CA-register during this phase (PH1ODI), and PHIIDI is skipped. If TPE is true, the status and byte count will be written into core memory location $X^{\prime} 21$ 'during PHI3DI.

PHIIDI. This phase is entered only if CMD is true. The current command doubleword address is cleared from the Cregister and adder, and the new command doubleword address, currently in bits M16 through M31 of the Mregister, is transferred to the C -register. This new command doubleword address will replace the current command doubleword address in the CA-register during PH12DI.

PH12D1. During this phase, the MIOP clears the M-register and proceeds to load it with status information from the device controller (by means of the FR lines), and the byte count from the appropriate MIOP subchannel.

The MIOP accepts condition code information from the device controller and controls the condition code flip-flops accordingly. If the condition code specifies a successful start and I/O address recognition, the MIOP stores into the appropriate command address register the new command doubleword address that is currently in the C-register and adder. The MIOP then drops the SIO function indicator line to the device controller.

PH13D1. During this phase, the balance of the status information is set into the $M$-register from the FS -register. If TPE is true ( $R$ field of SIO instruction $\neq 0$ ) a core memory cycle is started to store the contents of the $M$-register into memory location $X^{\prime} 21$.

Also, the 4-bit device address in the A-register is stored in the appropriate IS-register (bits IS4 through IS7), and the interrupt status (bits ISO through IS3) is cleared.

PHI4DI. The status is cleared from the appropriate OFregister and the flags and status are cleared from the appropriate FS-register if the condition code specifies a successful start and $I / O$ address recognition. At the conclusion of the SIO instruction, if successful, the MIOP subchannel for the addressed device contains the following type of information:

| Register | Information |
| :--- | :--- |
| BA | Old byte address |
| CA | New command address |
| BC | Old byte count |
| FS | Zeros |
| OF | Zeros |
| IS (bits 0-3) | Zeros |
| IS (bits 4-7) | New device address |



Table 3-12. SIO Instruction Phase Sequence


Table 3-12. SIO Instruction Phase Sequence (Cont.)

(Continued)

Table 3-12. SIO Instruction Phase Sequence (Cont.)



Figure 3-3. MIOP Block Diagram

Table 3-12. SIO Instruction Phase Sequence (Cont.)

(Continued)

Table 3-12. SIO Instruction Phase Sequence (Cont.)


Table 3-12. SIO Instruction Phase Sequence (Cont.)

| Phase | Function Performed |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| TODI | Set S31 <br> Reset flip-flops K15, FIN, MS, MDR1, and MAE | S31 = | PH12DI TODI + ... | S-register is set to address core memory location $X^{\prime} 21^{\prime}$ when S 26 is also set |
|  |  | R/K15 = | PH12TO + . |  |
|  |  | R/FIN = | PH12TO + ... |  |
|  |  | R/MS $\quad=$ | MCDI TODI + ... |  |
|  |  | MCDI $=$ | PHi2D1 + ... |  |
|  |  | R/MDR1 $1=$ | MCDI TODI + ... |  |
|  |  | R/MAE = | PH12TO + .. |  |
|  | Signals MLXO, MUXO, and WXI go true | MLXO = | MUXO $=$ WXI $=$ PHI2TO | Signals MUXO and MLXO clear the $M$-register. Signals W0-W3 specify a full write operation |
|  |  | M0-M15 = | M0-M15 NMUXO + ... |  |
|  |  | M16-M31 $=$ | M16-M31 NMLXO $+\ldots$ |  |
|  |  | W0-W3 = | WX1 + ... |  |
|  | Reset latch PH12PDI | PH12PDI $=$ | PH12PDI NPHPDIXO + ... |  |
|  |  | NPHPDIXO $=$ | NTODI NRESET |  |
| TID1 | Signal MXFR goes true | MXFR = | PH12T1 NFO | The status on the FR lines is gated into MO-M7 of the M-regi ster |
|  |  | M0-M7 = | FRO-FR7 MXFR + ... |  |
|  | If signal DOR is true, reset flip-flop CC1. If signal IOR is true, reset flip-flop CC2 | $\mathrm{R} / \mathrm{CCl}=$ PH12TI DOR FS |  | The device controller drives DOR and IOR true, indicating address recognition and a successful start |
|  |  | $\mathrm{R} / \mathrm{CC} 2=$ | PHI2TI IOR FS |  |
|  |  | R/FS $=$ | $\mathrm{AVO}+\ldots$ |  |
|  | Set latch SX20 | $\begin{array}{ll}\text { SX20 } & = \\ \text { S26 } & =\end{array}$ |  | S-register is set to address core memory location $\mathrm{X}^{\prime} 21^{\prime}$ (S31 is true) |
|  |  |  |  |  |
|  | Signal MXBC goes true | $\begin{array}{ll}\text { MXBC } & =\text { PH12T1 NFO } \\ M 16-M 31 & =B C O-B C 15 ~ M X B C ~\end{array}$ |  | The byte count part of the status information is gated to M16-M31 of the Mregister from the $B C$ register |
|  |  | M16-M31 $=$ | $\mathrm{BCO}-\mathrm{BCl} 5 \mathrm{MXBC}+\ldots$ |  |
|  | Set flip-flop OUT | S/OUT = | CM035 + . . | Signal OUT is used to gate the conclusion of an SIO instruction |
|  |  | CM035 = | PH12T1 F3 |  |
|  | Reset flip-flops MAR and | R/MAR $=$ | MCDI TIDI + ... |  |
|  |  | MCDI $=$ | PH12DI + ... |  |
|  |  | R/MDR1 $1=$ | MCDI TIDI + ... |  |
|  | Set latch PH12PDI | PH12PDI $=$ | PH12D1 T1D1 + ... |  |
| T2D1 | Reset flip-flop FS | $\mathrm{R} / \mathrm{FS}=$ | PH12DI T2DI + ... |  |

(Continued)

Table 3-12. SIO Instruction Phase Sequence (Cont.)

(Continued)

Table 3-12. SIO Instruction Phase Sequence (Cont.)

| Phase | Function Performed |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| TODI | Signal CXBCL goes true | $\begin{aligned} & \text { CXBCL } \\ & \text { CXBCLI } \end{aligned}$ | NPHI3DI + NTODI + ... | Previously stored status information from bits FS8FS14 is gated to C8-C14 of the C-register for subsequent storage in core memory location $X^{\prime} 21$ ' |
|  | Bits A4-A7 are transferred to H4-H7 | S/H4-S/H7 = | A4-A7 PH13T0 + .. | The device address specified by the SIO instruction set into the H-register for subsequent storage in the IS-register |
|  | Reset latch PH13PDI | PHI3PDI = <br> NPHPDIXO = | PHI3PDI NPHPDIXO + ... <br> NTODI NRESET |  |
| TIDI | Set latch PH13PDI | PHI3PDI $=$ | PHI3D1 TIDI |  |
| T2D1 | Signal MXADD goes true | MO-MI5 = | PHI3DI T2D1 OUT + ... <br> ADD0-ADD15 MXADD +... | Status presently in bits C8-C14 (ADD8-ADD14) is gated to M8-M14 of the M -register. (Bits $\mathrm{C} 0-\mathrm{C} 7$ are all zeros.) The second word of response information has now been assembled in the $M$-register |
|  | Set flip-flop MS | $\begin{array}{ll}\text { S/MS } & = \\ \text { CM041 } & =\end{array}$ | PHI3DI T2DI CM041 OUT + ... <br> NPR2 NMPE TPE | Signal MS starts the memory cycle that stores the second word in location $X^{\prime} 21$ ' of core memory |
|  | Signal OFXH goes true | $\begin{array}{ll}\text { OFXH } & = \\ \text { CMO46 } & =\end{array}$ | PHI3D1 T2DI OUT CM046 +... <br> NCC1 NCC2 | Contents of H-register are set into IS-register. ISOIS3 is cleared. IS4-IS7 contain device address |
| T3DI | Reset latch PH13DI | $\begin{aligned} \text { PHI3DI } & = \\ \text { NPHDIX0 } & = \end{aligned}$ | PHI3DI NPHDIXO + ... <br> NT3DI NRESET |  |
| T4D 1 | Signals CXO, HUXO, and HXO go true | HUXO $=$ <br> CXO $=$ <br> CMO13 $=$ | $\text { HXO }=\text { PH13PD1 T4DI }$ <br> CM013 T4DI + ... <br> NPH7PDI NPH 10PDI NPHIIPDI | The C - and H -registers are cleared |
|  | Reset flip-flop LS2 | R/LS2 = | PH13PD1 T4D1 + ... | Selects OF-register |
|  | Set latch PH14DI | PH14D1 $=$ | PHI3PDI T4D1 + ... | PH14D1 is the next phase in sequence for an SIO |
| PH14D1 | Delay line started | PLEDI = | PH14DI + ... | Delay line DI starts unconditionally at the end of T4 of the preceding phase |

(Continued)

Table 3-12. SIO Instruction Phase Sequence (Cont.)

| Phase | Function Performed | Signals Involved | Comments |
| :---: | :---: | :---: | :---: |
| TODI | Reset latch PH14PD1 | $\begin{aligned} \text { PH14PDI } & =\text { PH14PDI NPHPDIXO } \\ \text { NPHPDIXO } & =\text { NTOD1 NRESET } \end{aligned}$ |  |
| TID1 | Signal BXADD goes true | $\begin{aligned} \text { BCXADD } & =\text { CM022 }+\ldots \\ \text { CM022 } & =\text { PH14D1 T1D1 CM046 }+\ldots \\ \text { CM046 } & =\text { NCC1 NCC2 } \end{aligned}$ | The flags and status are cleared from the FSregister. The C-register and adder, which contain zeros, are transferred to the FS-register |
|  | Signal OFXH goes true | OFXH $=\mathrm{CM} 022+\ldots$ | The byte address 3 LSB's and operating flags are cleared from the OFregister. The H-register, which contains zeros, is transferred to the OFregister |
|  | Set latch PH14PD1 | PH14PDI $=$ PH14DI T1D1 + ... |  |
| T2D1 | Set flip-flop FIN | S/FIN $\quad=\quad$ PH14DI T2DI $+\ldots$ | The current operation no longer needs the MIOP's fast access memory |
| T3D1 | Reset latch PH14DI | $\begin{aligned} \text { PH14DI } & =\text { PH14DI NPHDIXO }+\ldots \\ \text { NPHDIXO } & =\text { NT3DI NRESET } \end{aligned}$ |  |
| T4D1 | Signal CXO goes true | CXO $=$ CM013 T4D1 $+\ldots$ | The C-register is cleared |
|  |  | $\begin{aligned} \text { CM013 }= & \text { NPH7PD1 NPH1OPD1 } \\ & \text { NPH11PD1 } \end{aligned}$ |  |
|  |  | $\mathrm{C} 0-\mathrm{Cl} 4=\mathrm{CO}-\mathrm{Cl} 4 \mathrm{NCXO}+\ldots$ |  |
|  |  | $\mathrm{R} / \mathrm{C} 15 \quad=\quad \mathrm{CXO}+\ldots$ |  |

## 3-38 HIO, TIO, and TDV Instructions

The phases for the HIO, TIO, and TDV instructions follow the same sequence as for an SIO instruction (figure 3-32). As in the case of an SIO instruction, the $R$ field coding of the HIO, TIO, and TDV instructions controls the state of signal CMD, which determines whether or not PHIlDI is included in the sequence.

PH1D2 AND PH2D2. The functions that occur during these two phases are generally similar to an SIO.

PH10D1. The functions that occur during this phase are similar to an SIO except for the manner in which the response information is manipulated when signal CMD is false.

PHIIDI. During this phase, the MIOP reads status information out of the FS-register for subsequent storage in core memory. During an SIO the MIOP is manipulating the command doubleword address which is to be stored in the CA-register.

PHI2D1. During this phase, the MIOP clears the Mregister and proceeds to load it with status information from the device controller by means of the FR lines and the status and byte count from the appropriate subchannel. If the coding of the $R$ field of the instruction was not zero (TPE true), the MIOP generates the memory start signal to store the contents of the M-register in core memory location $X^{\prime} 21^{\prime}$.

The MIOP accepts condition code information from the device controller and controls the condition code flip-flops
accordingly. It then drops the function indicator line (TIO, HIO, or TDV) to the device controller.

PH13D1 AND PH14D1. The functions performed during these two phases for an $\mathrm{HIO}, \mathrm{TIO}$, or TDV instruction are insignificant. The information in the addressed subchannel is not altered.

## Note

The phase sequence table for $\mathrm{HIO}, \mathrm{TIO}$, and TDV instructions during PH1D2 and PH2D2 are identical to the table for an SIO instruction, with the following exceptions that occur during PH1D2 T2D2:
a. During an HIO instruction, function indicator line HIO is driven true when flipflop F2 is set (S/F2 = FXFN NFNC0 FNC1 FNC2).
b. During a TIO instruction, function indicator line TIO is driven true when flipflop F4 is set (S/F4 = FXFN NFNC0 NFNC1 FNC2).
c. During a TDV instruction, function indicator line TDV is driven true when flipflop F5 is set (S/F5 = FXFM NFNCO FNC1 NFNC2).

Table 3-13. HIO, MO, and TDV Instruction Phase Sequence

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PHIODI | Delay line started | PLEDI <br> CM023 |  | $\begin{aligned} & \text { PHIOD1 RSA2 CM023 } \\ & \text { MDR1 + NMS } \end{aligned}$ | The delay line starts when the response signals have been received from core memory (MDR1 set) and if the previous phase has been completed |
| TODI | Set flip-flop OXI; signal OXO goes true | $\begin{aligned} & \text { OXO } \\ & \text { S/OXI } \\ & \text { OO-O7 } \\ & \text { /DAO/-/D } \end{aligned}$ | $=$ $=$ $=$ | $\begin{aligned} & \text { PHIODI TODI + ... } \\ & \text { PHIODI TODI + ... } \\ & \text { NOXO OO-O7 + OXI } \\ & \text { IO-I7 } \\ & \text { CD OO-CD O7 } \end{aligned}$ | Signal OXO clears the O register latches, and signal OXO gates the I-register contents (device controller address) to the O-register. The device controller address is, therefore, on the data lines |
|  | Signal AXM goes true | AXM $\mathrm{A} 0-\mathrm{A} 7$ | $=$ | PHIOTO <br> AXM MO-M7 | The device controller address (bits $\mathrm{M} 0-\mathrm{M} 7$ ) is gated to the A-register to select the designated subchannel |
|  | If bit M8 is true, set flip-flop CMD; if bit M9 is true, set flip-flop TPE | S/CMD <br> S/TPE | $=$ | $\begin{aligned} & \text { PHIOTO M8 + ... } \\ & \text { PHIOTO M9 + ... } \end{aligned}$ | Bits M8 and M9 reflect the nature of the $R$ field of the instruction. Signals CMD and TPE gate the first and second status word into core memory |
|  | Reset flip-flop MS | $\text { /MS } \quad=\quad \text { MCDI TODI }+\ldots$ |  |  |  |
|  | Signal WX1 goes true | $\begin{aligned} & \text { WXI } \\ & \text { W0-W3 } \end{aligned}$ | $=$ | $\begin{aligned} & \text { PHIOTO + ... } \\ & \text { WI + ... } \end{aligned}$ | A full write core memory operation is defined when W0-W3 are true |
|  | Second rank phase latches associated with delay line 1 are reset | PHPDIXO | $=$ | TOD1 |  |

(Continued)

Table 3-13. HIO, MO, and TDV Instruction Phase Sequence (Cont.)

(Continued)

Table 3-13. HIO, TIO, and TDV Instruction Phase Sequence (Cont.)


Table 3-13. HIO, TIO, and TDV Instruction Phase Sequence (Cont.)


Table 3-13. HIO, TIO, and TDV Instruction Phase Sequence (Cont.)


Table 3-13. HIO, TIO, and TDV Instruction Phase Sequence (Cont.)

| Phase | Function Performed |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| T4D 1 (Cont.) | Set latch PHID2 | PH1D2 | PH12PD1 NF1 T4D1 + ... | A new I/O operation may begin. If it does, it will proceed through PHID2 and wait for signal FIN. Signal FIN is generated when the MIOP no longer needs access to the subchannel associated with the current operation |
| PH13D1 | Delay line DI started | PLED 1 | PH13D1 + ... | Delay line D1 starts unconditionally at the end of T4 of the preceding phase |
| TOD1 | Signal CXBCL goes true | $\begin{aligned} \text { CXBCL } & = \\ \text { CXBCLI } & = \end{aligned}$ | NCXBCLI + ... <br> NPH13D1 + NTOD1 + | Previously stored status information from bits FS8FS14 is gated to C8-C14 of the C-register |
|  | Bits A4-A7 are transferred to $\mathrm{H} 4-\mathrm{H} 7$ | $\mathrm{S} / \mathrm{H} 4-\mathrm{S} / \mathrm{H} 7=$ | A4-A7 PH13T0 + ... | The device address specified by the instruction is set into the H -register |
|  | Reset latch PH13PDI | PHI3PDI = <br> NPHPDIXO = | PHI3PDI NPHPDIXO + ... <br> NTODI NRESET |  |
| TIDI. | Set latch PHI3PD1 | PHI3PD1 $=$ | PHI3D1 TID1 |  |
|  | Reset latch PH13D1 | PH13D1 $=$ | PHI3DI NPHDIX0 + ... |  |
|  |  | NPHDIXO $=$ | NT3D1 NRESET |  |
| T4D 1 | Signals CXO, HUXO, and HXO go true | HUXO $=$ | HX0 $=$ PH13PD1 T4D1 | The C - and H -registers are cleared |
|  |  | CXO = | CM013 T4DI + ... |  |
|  |  | CM013 = | NPH7PDI NPHIOPDI NPHIIPDI |  |
|  | Reset flip-flop LS2 | R/LS2 = | PH13PDI T4D1 + ... | Selects OF-register |
|  | Set latch PH14DI | PH14D1 $=$ | PH13PDI T4DI + ... | PHI4Dl is the next phase in sequence |
| PH14DI | Delay line started | PLED1 = | PH14D1 + ... | Delay line DI starts unconditionally at the end of T4 of the preceding phase |
| TODI | Reset latch PHI4PDI | PH14PDI $=$ | PHI4PDI NPHPDIX0 |  |
|  |  | NPHPDIXO = | NTODI NRESET |  |
| TIDI | Set latch PH14PDI | PH14PDI $=$ | PH14D1 TlD1 + ... |  |
| T2D1 | Set flip-flop FIN | S/FIN = | PH14D1 T2D1 + ... | The current operation no longer needs the IOP's fast access memory |

Table 3-13. HIO, MO, and TDV Instruction Phase Sequence (Cont.)


## 3-39 AIO Instruction

The AIO instruction phases follow the sequence shown in figure 3-34.

PHID2. During this phase the MIOP determines whether the operation is being initiated by a device controller or the CPU. Since during an AIO instruction, it is CPU initiated, the MIOP decodes the function code lines and drives the AIO function indicator line at the device controller interface.

PH2D2. During this phase the MIOP clears various registers and flip-flops, and drives the function strobe line at the device controller interface.

PH12DI. The highest priority device controller with an interrupt pending places its address on the function response lines and its status information on the data lines. The MIOP loads this information, along with its own address, into the $M$-register. An $X^{\prime} 20^{\prime}$ is forced into the $S$-register.

PH13D1. The 4-bit device address stored in the IS-register is compared with the device portion of the address from the device controller if a multiunit device controller is supplying its address. If the address compares, or if a singleunit device controller is offering its address, the MIOP loads the status information it has previously stored in its subchannel into the $M$-register and stores the contents of the $M$-register into core memory location $X^{\prime} 20^{\prime}$. Also, the 4-bit device address from the responding device controller is stored in the subchannel, and the interrupt status is cleared.

PH14D1. The functions performed during this phase are insignificant. The information in the addressed subchannel is not altered except as noted during PH13DI.


Figure 3-34. Phase Diagram for an AIO Instruction

Table 3-14. AIO Instruction Phase Sequence

| Phase | Function Performed |  |  | ignals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH1D2 | Delay line D2 started | PLED2 | $=$ | CNST ME PR2 + ... | Signal ME goes true when the function is an AIO and this is the highest priority MIOP with an interrupt call pending |
| TOD2 | Set flip-flop FNT | S/FNT <br> CM027 | $=$ $=$ | PHID2 TOD2 CMO27 CNST ME PR2 | FNT implies a CPUinitiated function |
|  | Reset latch PHIPD2 | PH1PD2 | $=$ | PHIPD $=$ NTOD2 |  |
| T1D2 | Set latch PHIPD2 | PH1PD2 | $=$ | PH1D2 T1D2 |  |
| T2D1 | Function indicator line AIO driven true | S/FO <br> AIOFN | $\begin{aligned} & = \\ & = \end{aligned}$ | FXFN AIOFN FNCO FNC1 NFNC2 | Signal FXFN enables setting of flip-flop FO, which drives the AIO function indicator line |
|  | Reset flip-flop PR1 | $\begin{aligned} & R / P R 1 \\ & \text { PR } \end{aligned}$ | $=$ $=$ | PH1T2D2 FNT PR1 NPR2 | Prevents PR from being returned to the CPU prematurely |
| T3D 1 | Reset flip-flop PR2 | R/PR2 | $=$ | PH1PD2 T3D2 FNT | Primes PR |
|  | Reset latch PHID2 | PHID2 | $=$ | PH1D2 NT3D2 |  |
| T4D2 | Set PH2D2 | S/PH2D2 | $=$ | PHIPD2 T4D2 | Next phase in sequence |
| PH2D2 | Delay line D2 started | PLED2 | $=$ | FIN NF1 FO NRSA2 +... | Delay line D2 is started at the end of T4 of the preceding phase if the preceding operation is not still in progress |
| TOD2 | A-register cleared | AXO | $=$ | PH2TOD2 | A-register cleared in preparation for new address from device controller |
|  | Set flip-flop FS | S/FS | $=$ | PH2TOD2 FO + ... | The function strobe line at the device controller interface is driven true |
|  | Reset flip-flops MPE, MAE, | R/MAE | $=$ | $\mathrm{R} / \mathrm{MPE}=\mathrm{PH} 2$ TOD2 |  |
|  | and latch PH2PD2 | PH2PD2 |  | PH2PD2 NTOD2 |  |
| T1D2 | Set flip-flops LSO, LS1, and LS2 <br> Set flip-flops CC1 and CC2 | S/LSO | $\begin{aligned} = & S / L S 2=S / L S 2=P H 2 D 2 \\ & \text { FNT T1D2 } \end{aligned}$ |  | Selects CA-, FS-, and ISregisters of appropriate subchannel |
|  |  | $\mathrm{S} / \mathrm{CCl}$ | $=$ | $\begin{aligned} & \mathrm{S} / \mathrm{CC} 2=\mathrm{PH} 2 \mathrm{D} 2 \mathrm{FNT} \\ & \text { TID2 } \end{aligned}$ | Flip-flops CC 1 and CC 2 are reset upon receipt of condition code information from device controller |

Table 3-14. AIO Instruction Phase Sequence (Cont.)


Table 3-14. AIO Instruction Phase Sequence (Cont.)

(Continued)

Table 3-14. AIO Instruction Phase Sequence (Cont.)

(Continued)

Table 3-14. AIO Instruction Phase Sequence (Cont.)

| Phase | Function Performed |  | ignals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| TOD 1 (Cont.) | Set flip-flop MS | S/MS = | PH13T0 NPR2 ORD + ... | The contents of the $M$ register (status, MIOP address, and device controller address) are stored in core memory location $X^{\prime} \mathbf{2 0}^{\prime}$ |
|  | Reset PH13PDI | $\begin{aligned} \text { R/PH13PD1 } & =\text { PH13PD1 NPHPDIX0 } \\ \text { NPHPD1X0 } & =\text { NTOD1 NRESET } \end{aligned}$ |  |  |
| TIDI | Set PHI3PDI | S/PHI3PD1 $=$ | PHI3D1 TIDI |  |
| T2D1 | Signal OFXH goes true | $\begin{aligned} \text { OFXH } & =\text { OFXHI }+\ldots \\ \text { OFXHI } & =\text { PHI3DI T2DI TRAI }+\ldots \end{aligned}$ |  |  |
|  |  |  |  | The 4-bit device address is set into the IS-register (bits 4-7), and the interrupt status is cleared from the IS-register (bits 0-2) |
| T3D 1 | Reset latch PH13DI | $\begin{aligned} \text { PH13D1 } & =\text { PH13D1 NPHDIXO }+\ldots \\ \text { NPHDIXO } & =\text { NT3D1 NRESET } \end{aligned}$ |  |  |
| T4D1 | Signals HUXO, HXO, and CXO go true | HUXO = | HXO $=$ PH13PDI T4D1 | The H - and C -registers are cleared |
|  |  | CXO = | CM013 T4D1 + ... |  |
|  |  | CM013 $=$ | NPH7PDI NPHIOPDI NPHIIPDI |  |
|  | Reset flip-flop LS2 | R/LS2 = | PH13PD1 T4D1 + ... | Selects OF-register |
|  | Set latch PH14DI | PHI4DI = | PHI3PDI T4DI + ... | Next phase in sequence |
| PH14DI | Delay line D1 started | PLED1 $=$ | PH14D1 + | Delay line DI starts unconditionally at the end of T4 of the preceding phase |
| TOD1 | Reset latch PH14PDI | PH14PD1 = <br> NPHPDIXO = | PH14PDI NPHPDIX0 |  |
|  |  |  | NTOD1 NRESET |  |
| TID1 | Set latch PH14PD1 | PH14PDI $=$ PH14PD1 TIDI $+\ldots$ |  |  |
| T2D1 | Set flip-flop FIN | S/FIN | 4D1 T2D1 + | The current operation no longer needs the MIOP's fast access memory |
| T3D1 | Reset latch PH14DI | PH14D1 $=$ | PH14D1 NPHDIXO + . |  |
|  |  | NPHDIXO $=$ | NT3DI NRESET |  |
| T4D1 | Signal CX0 goes true | CXO = | CM013 T4D1 + ... | The C-register is cleared |
|  |  | CM013 $=$ | NPH7PD1 NPH1OPDI NPHIIPD1 |  |
|  |  | $\mathrm{CO}-\mathrm{Cl} 4=$ | $\mathrm{C} 0-\mathrm{Cl} 4 \mathrm{NCXO}+\ldots$ |  |
|  |  | $\mathrm{R} / \mathrm{Cl} 15=$ | CXO $+\ldots$ |  |

## 3-40 Order-Out Service Cycle

The order-out service cycle phases follow the sequence shown in figure 3-35. The primary purpose of the order-out service cycle is to fetch the command doubleword specified by the MIOP command address register, send the order bits of the command to the connected device controller, and store the remaining information encoded in the command in the subchannel for the connected device controller.

Operations performed during PH4DI and PH5DI depend on whether or not a transfer in channel command is encountered in the command list when the MIOP fetches the command doubleword. If the first word of the command fetched during PH4D1 is a transfer in channel command, TRA will go true. If TRA is true, at the end of PH5DI the MIOP will repeat PH4D1. This time the command fetched during PH4D1 will be the one specified by the command address field of the transfer in channel command. Therefore, if a transfer in channel command is encountered by the MIOP, the command list will be accessed for two commands (the transfer in channel command and the command specified by its address field) during one order-out service cycle. Normally, only one command is fetched during one order-out service cycle. The portion of a command list involving a transfer in channel might appear as follows:

\[

\]

Command C is executed in the normal manner, that is, PH4DI and PH5DI are not repeated during this service cycle. During the next order-out service cycle, the transfer in channel command ( $\mathrm{C}+2$ ) is fetched during PH4DI. The command address encoded in the transfer in channel command is set into the CA-register, and TRA goes true. If TRA is true, during PH5DI the MIOP repeats PH4DI. This time, the command fetched during PH4DI (command C) is the command specified by the address field of the transfer in channel command. PH5DI is also repeated, and the MIOP sequences through PH6DI and PH7DI in the normal manner. Command $C$ is iterated until the device sets chaining modifier bit CM by means of an order-in service cycle following the data transfers. If CM is true during an order-out service cycle, the MIOP sequences through PH4D1 twice before it progresses to PH5D1. The first time no core memory access is made, but the command address in the CA-register is incremented by one. The second time, the first word of command $\mathrm{C}+4$ is fetched. Transfer in channel command $C+2$ is skipped; therefore, the MIOP no longer branches back to command C .

PHID2. During this phase the MIOP determines whether the operation is being initiated by a service call from a device controller or the CPU. Since the operation is an


Figure 3-35. Phase Diagram for an Order-Out Service Cycle
order-out service cycle, the service call from the device controller causes the MIOP to drive the acknowledge service call function indicator line and the function strobe line at the device controller interface.

PH2D2. The delay line starts after the device controller responds to the function strobe. The MIOP clears certain flip-flops and registers, and prepares other logic to receive the command doubleword from core memory. The address that the responding device controller has placed on the FR lines is set into the A-register for purposes of selecting the subchannel associated with that controller.

PHID1. During this phase, the MIOP controls the writebyte lines to perform a read operation from core memory, drops the acknowledge service call line at the device controller interface, and controls the end data and end service flip-flops so that a terminal order will be included in the current service cycle.

PH4DI. The following functions are performed during this phase:
a. The command address in the CA-register is incremented by one.
b. If the chaining modifier (CM) is false, or if a transfer in channel command had been accessed the first time through PH4D1 and this is the second time through, the MIOP accesses the core memory location specified by the CA-register (before it is incremented).
c. If the chaining modifier is true, and this is the first time through PH4D1, no memory access is made. The command address, however, is incremented by one. At the end of PH4D1, the MIOP immediately repeats PH4D1. This time a memory access is made; one command doubleword will have been skipped, however, since the command address was incremented (the first time through) with no memory access.

PH5DI. The order bits of the command doubleword accessed from core memory are transferred into the O-register and are therefore present on the data lines. A test of the I-register is made to determine if the command doubleword specified a transfer in channel command. If it did, the
address field of the transfer in channel command is set into the CA-register (see figure 3-36). The MIOP then sequences back to PH4D1 and makes a core memory access for the first word of the command doubleword specified by this address (see figure 3-37).

The MIOP then sequences through PH5DI again (during the current service cycle) and accesses the second word of the command doubleword.

If during a test of the O-register it is determined that the first word accessed during PH4DI was not a transfer in channel command, the MIOP makes a memory access for the second word of the command doubleword. Also, the MSB's of the byte address (from the first word of the command doubleword) are stored in the BA-register, the LSB's are set into the H -register for subsequent storage into the OF-register, and the order bits are set into the O-register.

PH6DI. The byte count obtained from the second word of the command doubleword is stored in the BC-register, the flags (from the second word), and the LSB's of the byte address (from the first word), are stored in the OF-register.

PH7D 1. The termination phase (PH7D1) starts when the request strobe is received from the device controller. The following functions occur during this phase:
a. The order is cleared from the O-register in preparation for the terminal order (see figure 3-38).
b. The status information in the FS-register is updated.
c. The new flags encoded in the command doubleword are stored in the FS-register. If an error condition was detected when reading core memory for the command doubleword, the old flags in the FS-register are retained.
d. The terminal order is assembled in the O-register and sent to the device controller.
e. Request strobe acknowledge and end service signals are sent to the device controller, permitting it to disconnect from the interface lines.


NOTE: ENABLING SIGNALS ARE SHOWN BETWEEN REGISTERS. TIMING SIGNALS, SHOWN IN PARENTHESES, INDICATE WHEN ENABLING SIGNAL GOES TRUE.

Figure 3-36. Processing a Transfer in Channel Command


NOTE: ENABLING SIGNALS ARE SHOWN between registers. TIMING SIGNALS, SHOWN IN PARENTHESES, INDICATE WHEN ENABLING SIGNAL GOES TRUE.

Figure 3-37. Processing a Command Doubleword


Figure 3-38. Termination Phase of an Order-Out Service Cycle

Table 3-15. Order-Out Service Cycle Phase Sequence

| Phase | Function Performed | Signals Involved |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PHID2 | Delay line D2 started | PLED2 |  | PHID2 NFSL NAVO SC +... | The delay line starts when service call SC is received from a device controller |
| TOD2 | Reset latch PHIPD2 | PHIPD2 | $=$ | PH1PD2 NTOD2 + ... |  |
| T1D2 | Set latch PH1PD2 | PHIPD2 | $=$ | PHID2 TID2 + .. |  |
| T2D2 | Set flip-flop F1 | S/FI |  | PH1T2D2 NFNT SC | Flip-flop F1 drives the ASC function indicator line |
| T3D2 | Reset latch PHID2 | PH1D2 | $=$ | PH1D2 NT3D2 + ... |  |

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)


Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed | Signals Involved |  | Comments |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|l} \text { T2DI } \\ \text { (Cont.) } \end{array}$ | Signal HUX0 goes true | $\begin{aligned} \text { HUXO } & =\text { HUXOI }+\ldots \\ \text { HUXOI } & =\text { PHIDI T2DI OUT } \\ \text { R/HO-R/H2 } & =\text { HUXO }+\ldots \end{aligned}$ |  | Upper three bits of H register are cleared |
| T3D1 | Reset latch PH1DI | $\begin{aligned} \text { PHIDI } & =\text { PHIDI NPHDIXO } \\ \text { NPHDIXO } & =\text { NT3DI NRESET } \end{aligned}$ |  |  |
| T4D1 | Signal CXO goes true | CXO <br> CMO13 $\begin{aligned} & \mathrm{C} 0-\mathrm{Cl} 4 \\ & \mathrm{R} / \mathrm{Cl} 5 \end{aligned}$ | CM013 T4DI + ... <br> NPH7PD1 NPH1OPDI NPHIIPDI <br> NCXO $\mathrm{CO}-\mathrm{Cl} 4+\ldots$ CXO + ... | C-register is cleared |
|  | Set flip-flop LS2 | S/LS2 | $=$ PHIO2PD1 T4DI TORD +... | Selects IS-register |
|  | Set latch PH4DI | $\begin{aligned} & \text { PH4D1 } \\ & \text { PH4D1S0 } \end{aligned}$ | PH4DISO T4D1 + ... <br> PHIPDI ORDOUT + ... | Next phase in sequence |
| PH4DI | Delay line D1 started | PLEDI <br> CM023 | PH4DI CMO23 <br> NMS + MDRI | Since no core memory access has been made during this service cycle (signal NMS true), the delay line starts at the end of T4 of the preceding phase |
| TODI | Reset flip-flop SUB | R/SUB | $=\text { PH4D1 TOD1 }+$ | Data transferred through the adder will be incremented by one, since KI5 is true |
|  | Signal CXBA goes true | $\begin{aligned} & \mathrm{CXBA} \\ & \mathrm{CO}-\mathrm{Cl} 4 \\ & \mathrm{~S} / \mathrm{Cl} 5 \end{aligned}$ | $\begin{aligned} & =\text { PH4DI TOD1 }+\ldots \\ & =\text { BAO-BAI4 CXBA }+\ldots \\ & =\text { BA15 CXBA }+\ldots \end{aligned}$ | The command address is transferred from the CAregister to the C-register and adder. Since K15 is true, the address is incremented by one |
|  | Signal SX0 goes true | $\begin{aligned} & \text { SXO } \\ & \text { CMO11 } \\ & \text { S15-S31 } \end{aligned}$ | $=$ CMOII $+\ldots$ <br> PH1O4DI TODI <br> = S15-S31 NSXO $+\ldots$ | The S-register is cleared (bits S15-S31) |
|  | Set flip-flop SXBA | $\begin{aligned} & S / S X B A \\ & \text { S15-S30 } \end{aligned}$ | PHIO4DI TODI <br> BAO-BA15 SXBA + ... | The command address is transferred from the CAregister to bits S15-S30 of the S-register. Bit S31 is zero. The first word of the command doubleword will, therefore, be fetched from core memory during the next memory access |

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)


Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | als Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH5D1 | Delay line D1 started | PLED1 <br> CMO23 | $=$ $=$ | PH5D1 CM023 + ... <br> NMS + MRDI | The delay line starts when the reaction signals from core memory have been received (signal MDR1 true) |
| TODI | Signal OXO goes true | OXO | $=$ | $\begin{aligned} & \text { PH5DI TODI ORD } \\ & +\ldots \end{aligned}$ | The O-register is cleared |
|  |  | O0-07 | $=$ | O0-O7 $\mathrm{NOXO}+\ldots$ |  |
|  | Set flip-flop OXI | S/OXI 00-07 | $=$ $=$ | $\begin{aligned} & \text { PH5DI TOD1 ORD }+\ldots \\ & \text { I0-I7 OXI }+\ldots \end{aligned}$ | The order bits of the command doubleword are transferred from the I-register to the $\mathrm{O}^{-}$ register and, therefore, to the device controller |
|  | Reset flip-flop IXMB | R/IXMB |  | TODI + ... |  |
|  | Set latch S31 | S31 | $=$ | PH5DI T0D1 + ... | Since the address of the first word of the command doubleword was set into the Sregister during PH4D1, bit S31 true specifies the address of the second word |
|  | Set flip-flop EH | S/EH <br> MPE |  | CMD MPE + ... PE MS | If a parity error was detected while reading the first word of the command doubleword from core memory (signal MPE true), error halt flipflop EH will be set |
|  | Signal CXM goes true | CXM | $=$ | PH5D1 TOD1 TRA | If the first word of the command doubleword (currently in the I-register) specifies a transfer in channel command (signal TRA true), the address bits of the transfer in channel command currently in the Mregister will be transferred to the C-register |
|  |  | $\mathrm{CO}-\mathrm{Cl} 4$ | $=$ | M16-M30 CXM + ... |  |
|  |  | S/C15 <br> TRA | $=$ $=$ | M31 CXM $+\ldots$ I4 NI5 NI6 NI7 |  |
|  | Set flip-flop EH | S/EH S/TRAI | $=$ | ```PH5DI TOD1 TRA TRAl + ... PH5PDI T4D1 + ...``` | Signal TRA1 is true only if this is the second time through PH5D1, that is, if the first word accessed from core memory was a transfer in channel command. Signals TRA and TRAI both true indicate that two transfers in channel command in succession have been accessed. This defines a control error <br> Selects BA-register if not a transfer in channel command (NTRA) |
|  | Reset flip-flop LSO | R/LSO | $=$ | $\begin{aligned} & \text { PH5DI TODI NTRA } \\ & +\ldots . \end{aligned}$ |  |

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed | Signals Involved |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|l} \text { T2DI } \\ \text { (Cont.) } \end{array}$ | Set flip-flop RSA1 | $\begin{aligned} & \text { S/RSAI } \\ & \text { CM007 } \\ & \text { RSA } \end{aligned}$ | $=$ $=$ $=$ | ```PH5D1 T2D1 ORD CM007 + ... EH + NTRA RSA1 NRSA2``` | If a transfer in channel command is not being processed (signal NTRA true) or if an error condition was detected (signal EH true), flip-flop RSAl is set and request strobe acknowledge RSA is set to the device controller |
| T3D1 | Reset latch PH5D1 | PH5D1 <br> NPHDIXO |  | PH5DI NPHDIX0 <br> NT3DI NRESET |  |
| T4D1 | Signal CX0 goes true | $\begin{aligned} & \mathrm{CXO} \\ & \mathrm{CMO13} \\ & \mathrm{CO}-\mathrm{Cl} 4 \\ & \mathrm{R} / \mathrm{Cl5} \end{aligned}$ | $=$ $=$ $=$ $=$ | CMO13 T4D1 + ... <br> NPH7PDI NPH1OPDI NPHIIPDI $\begin{aligned} & \mathrm{CO}-\mathrm{Cl} 4 \mathrm{NCXO}+\ldots \\ & \mathrm{CXO}+\ldots \end{aligned}$ | The C-register is cleared |
|  | Set flip-flop TRA1 | S/TRAI | $=$ | PH5PDI T4D1 + ... | Signal TRAl is used in conjunction with TRA to detect two successive transfers in channel commands |
|  | Set flip-flop K15 | S/K15 | $=$ | PH5PD1 T4D1 TRA + ... | Flip-flop K15 is set if a transfer in channel command is being processed |
|  | Set flip-flops MAE and EH | $\begin{aligned} & \text { S/MAE } \\ & \text { CM048 } \\ & \text { S/EH } \end{aligned}$ | $=$ $=$ $=$ | PH5PDI CM048 + ... <br> T4DI MS NAH <br> MAE + ... | If core memory has not responded to the last memory request with signal address here (AH), flip-flops MAE and EH record the error condition until the termination phase |
|  | Set latch PH4DI | PH4DI <br> PH4DISO <br> NCM007 | $=$ $=$ $=$ | $\begin{aligned} & \text { PH4D1S0 T4D1 + ... } \\ & \text { PH5PD1 NCM007 } \\ & +\ldots \end{aligned}$ <br> NEH TRA | If a transfer in channel command is being processed (signal TRA true) and no error conditions have been recorded (signal NEH true), the MIOP will return to PH4DI |
|  | Set latch PH6D1 | PH6DI <br> PH6DISO <br> CM007 | $=$ $=$ $=$ | $\begin{aligned} & \text { PH6D1S0 T4D1 + ... } \\ & \text { PH5PD1 CM007 } \\ & \text { EH + NTRA } \end{aligned}$ | If a transfer in channel command is not being processed (signal NTRA true) or an error was recorded (signal EH true), the MIOP will progress to PH6D1 |
| PH6D1 | Delay line D1 started | PLED 1 CM023 |  | PH6DI CM023 + ... <br> NMS + MDRI | The delay line starts when the reaction signals are received from core memory (signal MDRI true). The second word of the command |

(Continued)

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | nals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH6D1 (Cont.) |  |  |  |  | doubleword is now in the $M$-register |
| TODI | Signal CXM goes true | $\begin{aligned} & \text { CXM } \\ & \text { C0-C14 } \\ & \mathrm{S} / \mathrm{Cl} 5 \end{aligned}$ | $=$ $=$ $=$ | $\begin{aligned} & \text { PH6DI TODI + ... } \\ & \text { M16-M30 CXM + ... } \\ & \text { M31 CXM + ... } \end{aligned}$ | Signal CXM transfers the byte count from the $M$-register to the $C$-register |
|  | Set bits H3-H6 of the H-register | S/H3 | $=$ | PH6TODI M7 + ... | The flags are transferred from the M -register to the H register. Bit $\mathrm{H}-4$ is set if the order in the I-register specifies a read backward |
|  |  | S/H4 | $=$ | PH6T0DI CM003 + ... |  |
|  |  | S/H5 | $=$ | PH6T0D1 M4 + ... |  |
|  |  | S/H6 | $=$ | PH6TODI MO + ... |  |
|  |  | CM003 | $=$ | (ORD BKWD + ...) |  |
|  |  | BKWD | $=$ | I4 I5 NI6 NI? |  |
|  | Set flip-flop EH | S/EH | $=$ | CMD MPE + ... | The error halt flip-flop is set if a parity error is detected when reading core memory (signal PE true) |
|  |  | MPE | $=$ | MS PE |  |
|  | Reset latch PH6PDI | PH6PDI | $=$ | PH6PD1 NPHPDIX0 |  |
|  |  | NPHPDIXO | $=$ | NTODI NRESET |  |
| TIDI | Set latch PH6PDI | PH6PD1 | $=$ | PH6D1 TIDI |  |
| T2DI | Signal BCXADD goes true | BCXADD | $=$ | CM022 + ... | If no error conditions have been detected (signal NEH true), the byte count MSB's are stored in the BC-register |
|  |  | CM022 | $=$ | $\begin{aligned} & \text { PH6DI T2D1 NEH } \\ & +\ldots . \end{aligned}$ |  |
|  | Signal OFXH goes true | OFXH | $=$ | $\mathrm{CMO22}+\ldots$ | If no error conditions have been detected, the byte count LSB's and the flags are stored in the OF-register |
| T3D1 | Reset latch PH6D1 | PH6DI | $=$ | $\begin{aligned} & \text { PH6D1 NPHDIXO } \\ & +\ldots . \end{aligned}$ |  |
|  |  | NPHDIXO | $=$ | NT3DI NRESET |  |
| T4DI | Signal CXO goes true | CXO | $=$ | CM013 T4DI + ... | C-register is cleared |
|  |  | CM013 | $=$ | NPH7PD1 NPHIOPDI NPHIIPDI |  |
|  |  | $\mathrm{C} 0-\mathrm{Cl} 4$ | $=$ | C0-C14 NCXO + ... |  |
|  |  | R/C15 |  | CXO $+\ldots$ |  |
|  | Set flip-flops LS1 and LS2 | S/LS 1 |  | $\begin{aligned} & \text { S/LS2 }=\text { PH6PD1 T4D1 } \\ & +\ldots \end{aligned}$ | Selects FS- and IS-registers |
|  | Set latch PH7DI | PH7D1 |  | PH6PDI T4DI + ... | Next phase in sequence |

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | als Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH7DI | Delay line DI started | PLEDI <br> CMO25 <br> CM023 <br> CM025II <br> NCM025III | $=$ $=$ $=$ $=$ $=$ | PH7D1 CM025 + ... <br> CM023 CM025II <br> MDRI + ... <br> NCM025III + ... <br> RS RSA2 | The delay line starts after the response signals have been received from core memory and request strobe RS has been received from the device controller |
| TOD1 | Signals HUXO and HXO go true | $\begin{aligned} & \text { HUXO } \\ & \text { HXOI } \\ & \text { R/H0-R/H2 } \\ & \text { R/H3-R/H7 } \end{aligned}$ | $=$ $=$ $=$ $=$ | $\begin{aligned} & \mathrm{HXO}=\mathrm{HXOI}+\ldots \\ & \mathrm{PH} 7 \mathrm{D} 1 \text { TODI }+\ldots \\ & \mathrm{HUXO}+\ldots \\ & \mathrm{HXO}+\ldots \end{aligned}$ | The H-register is cleared |
|  | Reset flip-flop K15 | R/K15 | $=$ | PH7DI TODI + ... | Data transferring through the adder will not be altered |
|  | Signal OXO goes true | OXO | $=$ | $\begin{aligned} & \text { PH7DI TODI TORD } \\ & +\ldots . \end{aligned}$ | The O-register is cleared |
|  |  | O0-07 | $=$ | O0-O7 $\mathrm{NOX0}+\ldots$ |  |
|  | Reset flip-flop RSAI | R/RSA1 | $=$ | PH7DI TODI TORD +... | Prevents request strobe acknowledge RSA from being sent to the device controller prematurely |
|  | Reset latch PH7PDI | PH7PDI |  | $\begin{aligned} & \text { PHPPDI NPHPDIXO } \\ & +\ldots . \end{aligned}$ |  |
|  |  | NPHPDIXO | $=$ | NTODI NRESET |  |
| TIDI | Signal CXBCL goes true | CXBCL $\mathrm{C} 8-\mathrm{Cl} 4$ | $=$ $=$ | $\begin{aligned} & \text { PH7TIDI + ... } \\ & \text { BC8-BC14 CXBCL } \\ & +\ldots \end{aligned}$ | Status information from bits 8-14 of the FS-register is transferred to bits 8-14 of the C-register |
|  | Signal CXBCU goes true | $\begin{aligned} & \text { CXBCU } \\ & \text { CXBCUI } \\ & \text { CM045 } \\ & \text { C0-C7 } \end{aligned}$ | $\begin{aligned} & = \\ & = \\ & = \\ & = \end{aligned}$ | CXBCUI + ... <br> PH7D1 TIDI CM045 $\begin{aligned} & \mathrm{EH}+\mathrm{NCMD} \\ & \mathrm{BCO}-\mathrm{BC} 7 \mathrm{CXBCU}+\ldots \end{aligned}$ | If error conditions were detected during the current service cycle (signal EH true), the flags stored in the FS-register during a previous order-out service cycle are transferred to the C-register for subsequent storage back into the FS-register |
|  | Signal CXMBO goes true | $\begin{aligned} & \text { СХMBO } \\ & \text { NCM045 } \\ & \text { C0-C7 } \end{aligned}$ | $\begin{aligned} & = \\ & = \\ & = \end{aligned}$ | PH7TIDI NCM045 <br> CMD NEH <br> MO-M7 CXMBO <br> +... | If no error conditions were detected, the new flags in the $M$-register are transferred to the C-register for subsequent storage in the FS-register |

Table 3-15. Order-Out Service Cycle Phase Sequence (Cont.)


## 3-41 Order-In Service Cycle

The order-in service cycle phases follow the sequence shown in figure 3-39. At the conclusion of a data exchange, the device controller specifies an order-in service cycle during which time it sends the operational status byte to the MIOP. The status is stored in the appropriate MIOP subchannel during the termination phase of the service cycle.

PH1D2. The MIOP determines that the request was initiated by a device controller and therefore drives the acknowledge service call line and the function strobe line at the device controller interface.

PH2D2. The delay line starts after the device controller responds to the function strobe. The MIOP clears certain flip-flops and registers. The address that the responding device controller has placed on the FR lines is set into the A-register to select the subchannel associated with that device controller.


Figure 3-39. Phase Sequences For an Order-In Service Cycle

PHIDI. The MIOP inspects the operational status byte and sets up the logic to ensure that a terminal order will be sent to the device controller during the current service cycle.

PH7DI. The termination phase starts when the request strobe is received from the device controller. The following functions occur during this phase:
a. The status in the FS-register is updated (see figure 3-40).
b. The interrupt status in the IS-register is updated (see figure 3-41).
c. The terminal order is assembled in the O-register and sent to the device controller.
d. Request strobe acknowledge and end service signals are sent to the device controller, permitting it to disconnect from the interface lines.

## 3-42 Data-Out Service Cycle

The data-out service cycle phases follow the sequence shown in figure 3-42. During a data-out service cycle, the MIOP accesses the core memory location specified by the byte address register for one word of data, and sends the data to the device controller one byte at a time. For each byte transmitted, the MIOP cycles through PH2DI. The MIOP includes PH3D1 in the sequence when a carry must be made from the three LSB's to the $16 \mathrm{MSB}^{\prime}$ s of the byte address. When the byte count has been reduced to zero and data chaining is specified, phases PH4D1, PH5D1, and PH6D1 are included, during which time the MIOP accesses the new command doubleword. If the first word of the command doubleword specifies a transfer in channel command (TRA true), phases PH4DI and PH5DI are repeated so the MIOP can branch to the new memory location for the data. If after completion of PH2DI the byte count has decreased to zero and data chaining is not specified, or if the byte count does not equal zero, the MSB's of the byte address do not need updating, and either the MIOP or the device controller has specified end data ED, the MIOP advances directly from PH2D1 to the termination phase.

PHID2. The MIOP determines that the request was initiated by a device controller and, therefore, drives the acknowledge service call line and the function strobe line at the device controller interface.


Figure 3-40. Updating Flags and Status During an Order-In Service Cycle


Figure 3-41. Updating Interrupt Status During an Order-In Service Cycle


Figure 3-42. Phase Sequence Diagram for a Data-Out Service Cycle

Table 3-16. Order-In Service Cycle Phase Sequence

| Phase | Function Performed |  |  | ignals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH1D2 | Delay line D2 started | PLED2 |  | PHID2 NFSL NAVO SC + ... | The delay line starts when service call SC is received from a device controller |
| TOD2 | Reset latch PHIPD2 | PH1PD2 | $=$ | PH1PD2 NTOD2 + ... |  |
| T1D2 | Set latch PHIPD2 | PHIPD2 |  | PH1D2 T1D2 + ... |  |
| T2D2 | Set flip-flop FI | S/FI | $=$ | PH1T2D2 NFNT SC | Flip-flop F1 drives the ASC function indicator line |
| T3D2 | Reset latch PH1D2 | PH1D2 | $=$ | PH1D2 NT3D2 + ... |  |
| T4D2 | Set PH2D2 <br> Set flip-flop FS | S/PH2D2 | $=$ | PH1PD2 T4D2 | Next phase in sequence |
|  |  | S/FS | $=$ | PH1PD2 T4D2 F1 + ... | Primes the service connect flip-flop in the highest priority device controller with a service call pending. This flip-flop is set on the falling edge of signal FS |
| PH2D2 | Delay line D2 started | PLED2 |  | $\begin{aligned} & \text { PH2D2 FIN (AVO FSL } \\ & +\ldots . . .)[(\mathrm{NFNT}+\ldots) \\ & \mathrm{RSA} 2+\ldots] \end{aligned}$ | The delay line starts when signal FSL is received at the device controller interface |
| TOD2 | A-register cleared | $\begin{aligned} & \mathrm{AXO} \\ & \mathrm{~A} 0-\mathrm{A} 7 \end{aligned}$ |  | $\begin{aligned} & \text { PHTOD2 } \\ & \text { AO-A7 NAXO }+\ldots \end{aligned}$ | The A-register is prepared to receive the device controller address |
|  | Reset flip-flops MAE and MPE | R/MAE | $=$ | $\mathrm{R} / \mathrm{MPE}=\mathrm{PH} 2$ TOD2 |  |
|  | Reset latch PHIPD2 | PH1PD2 |  | PH1PD2 NTOD2 + ... |  |
| TID2 | Reset flip-flops LSO, LSI, and LS2 | R/LSO CM002 |  | $\begin{aligned} & \text { R/LS1 }=R / L S 2=C M 002 \\ & +\ldots \\ & \text { PH2D2 T1D2 NFNT } \end{aligned}$ | Selects the BA-, BC-, and OF-registers of appropriate subchannel |
|  | Signal AXFR goes true | AXFR | $=$ | PH2T1D2 $\mathrm{Fl}+\ldots$ | Device controller address on the FR lines is set into the Aregister to select appropriate subchannel |
|  | Reset flip-flops CMD, EHE, EH, IXMB, ORD, OUT, TPE, TRAI, and latches TORD and ZBC | R/CMD |  | $\begin{aligned} & R / E H E=R / E H=R / I X M B \\ & =R / O R D=R / O U T= \\ & R / T P E=R / T R A 1=P H 2 T 1 D 2 \end{aligned}$ |  |
|  |  | TORD |  | TORD NPH2T1D2 + ... |  |
|  |  | ZBC |  | ZBC NPH2T1D2 + ... |  |
|  | Set flip-flop FP | S/FP | $=$ | PH2T1D2 |  |
|  | Set latch PH2PD2 | PH2PD2 |  | PH2D2 T1D2 |  |

(Continued)

Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)


Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| PHIDI | Delay line D1 started | PLEDI <br> CM023 | $\begin{aligned} & =\text { PH1D1 RS CM023 }+\ldots \\ & =N M S+M D R 1 \end{aligned}$ | The delay line starts when signal RS is received from the device controller |
| TOD1 | Reset flip-flop RSAI | $\begin{aligned} & \mathrm{R} / \mathrm{RSAI} \\ & \mathrm{RSA} \end{aligned}$ | $=$ PHIO2D1 TOD1 $=$ RSA1 NRSA2 | Prevents sending of RSA to the device controller prematurely |
|  | Set flip-flops ED, ES, and TRAI | S/ED | $\begin{aligned} = & S / E S=S / T R A 1=C M 030 \\ & +\ldots \end{aligned}$ | Flip-flops ED, ES, and TRAI are set if a word boundary crossing is detected. During a data-in or data-out service cycle, signals ED and ES cause the service cycle to conclude without a terminal order. During an order-in service cycle, however, ES is unconditionally reset at T2D1 so that a terminal order will result |
|  |  | CM030 | $=$ CM004 CM029 |  |
|  |  | CM004 | $=\mathrm{PHIO2D1} \mathrm{TODI}$ |  |
|  |  | CM029 | $=\underset{\mathrm{NH} 4}{\mathrm{NJ} 1 \mathrm{NJ} 2 \mathrm{H} 4+\mathrm{J} 2 \mathrm{~J} 2}$ |  |
|  |  | S/H4 | $=\mathrm{OF} 4+\ldots$ |  |
|  | Reset flip-flops MS, MAE, | R/MS | MCDI TODI + ... |  |
|  | and PRCH | MCD 1 | $=\mathrm{PH1O4DI}+\ldots$ |  |
|  |  | R/MAE | $=$ PHIDI TODI |  |
|  |  | $\mathrm{R} / \mathrm{PRCH}$ | $=$ TODI |  |
|  | Reset latch PHIPDI | PHIPD1 | $=$ PHIPDI NPHPDIXO |  |
|  |  | NPHPDIX | $=$ NTODI NRESET |  |
| TIDI | Set flip-flop ORD | S/ORD | $=$ PHIDI TIDI DOR + ... | The device controller drives signal DOR true and holds IOR false to define an orderin service cycle |
|  | Signal FX0 goes true | FXO | $=\mathrm{FXOI}+\ldots$ | The F-register is cleared; |
|  |  | FXOI | $=$ PHIDI TIDI | therefore, the ASC function indicator line goes false |
|  |  | R/F1 | $=\mathrm{FXO}+\ldots$ |  |
|  | Reset flip-flop RSA2 | R/RSA2 | $=$ PH1O2D1 T1D1 $+\ldots$ | Primes RSA |
|  | Reset flip-flops MAR and MDRI | R/MAR | $\begin{aligned} = & R / M D R 1=M C D 1 \text { TID1 } \\ & +\ldots \end{aligned}$ |  |
|  | Set latch PHIPDI | PHIPDI | $=$ PHIDI TIDI $+\ldots$ |  |
|  | Reset flip-flop FIN | R/FIN | $=\mathrm{PHIT} 2 \mathrm{DI}+\ldots$ | A new operation cannot proceed past the first phase when signal FIN is false |
|  | Set latch PHID2 | PHID2 | $=\mathrm{PHIT} 2 \mathrm{DI}+\ldots$ | A new operation may proceed through the first phase (PH1D2) |

Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)


Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | gnals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4DI (Cont.) | Set flip-flop LS2 | S/LS2 |  |  | b. Signal EHE is true, incorrect length is reported (signal Il true), and the suppress incorrect length flag SIL stored in bit 6 of the FSregister ( $B C 6$ ) is false <br> Selects IS-register |
|  |  |  |  | PH1O2PDI T4D1 TORD + ... |  |
|  | Set latch PH7D1 | PH7D1 | $=$ | PH7DISO T4D1 + ... | Next phase in sequence |
|  |  | PH7DISO | $=$ | CM008 PHIO2PDI |  |
|  |  | CM008 | $=$ | ORDIN + ... |  |
| PH7D1 | Delay line D1 started | PLED 1 | $=$ | PH7D1 CM025 + ... | The delay line starts when request strobe RS has been received from the device controller |
|  |  | CM025 | $=$ | CM023 CM025Il |  |
|  |  | CM023 | $=$ | NMS + ... |  |
|  |  | CM025I1 | $=$ | NCM025III + ... |  |
|  |  | NCM025III | $=$ | RS RSA2 |  |
| TOD1 | Signals HUXO and HXO go true | HUXO | $=$ | $\mathrm{HXO}=\mathrm{HXOI}+\ldots$ | The H-register is cleared |
|  |  | HXOI |  | PH7DI TODI + ... |  |
|  |  | R/H0-R/H2 | $=$ | HUXO + ... |  |
|  |  | R/H3-R/H7 |  | HXO + ... |  |
|  | Reset flip-flop K15 | R/K15 | $=$ | PH7DI TODI + ... | Data transferred through the adder will not be altered |
|  | Signal OXO goes true | OXO | $=$ | PH7D1 TOD1 TORD + .. | The O-register is cleared |
|  |  | O0-07 |  | O0-O7 NOX0 + ... |  |
|  | Reset flip-flop RSAI | R/RSAI = |  | PH7D1 TODI TORD +... | Prevents request strobe acknowledge RSA from being sent to the device controller prematurely |
|  | Reset latch PH7PDI | PH7PDI |  | ```PH7PDI NPHPDIXO + ... NTOD1 NRESET``` |  |
|  |  | NPHPDIXO |  |  |  |
| TIDI | Signal CXBCL goes true | $\begin{aligned} & \mathrm{CXBCL} \\ & \mathrm{C} 8-\mathrm{Cl} 4 \end{aligned}$ |  | $\begin{aligned} & \text { PH7TID1 + ... } \\ & \text { BC8-BC14 CXBCL } \\ & +\ldots \end{aligned}$ | Status information from bits 8-14 of the FS-register is transferred to bits 8-14 of the C-register |
|  | Signal CXBCU | CXBCU <br> CXBCUI <br> CM045 <br> C0-C7 | $\begin{aligned} & =\text { CXBCUI }+\ldots \\ & =\text { PH7DI TIDI CM045 } \\ & =E H+\text { NCMD } \end{aligned}$ |  | If error conditions were detected during the current service cycle (signal EH true), the flags stored in the FS-register during a previous order-out service cycle are transferred to the C-register |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  | $\mathrm{BCO}-\mathrm{BC7}$ CXBCU + ... |  |

Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-16. Order-In Service Cycle Phase Sequence (Cont.)


PHIDI. (See figure 3-43.) The following functions are performed during PHIDI:
a. Core memory is accessed for one data word.
b. The byte address LSB's are checked for a word boundary crossing.
c. The end service line is controlled as required.
d. The byte address LSB's are decoded to select the specific byte of the data word to send to the device controller.

PH2D1. The following functions are performed during PH2DI:
a. The selected byte of data currently in the Iregister is transferred to the O-register and placed on the data lines.
b. The byte count is decremented by one.
c. The byte address LSB's are checked for a word boundary crossing.
d. A check is made for a zero byte count condition, and the end data and end service lines are controlled accordingly.
e. The byte address LSB's are checked for a carry to the MSB's.
f. The selected byte of data is sent to the device controller each time PH2D1 is performed.

PH3D1. The MSB's of the byte address in the BA-register are incremented by one, thus effecting the carry from the three LSB's in the OF-register.

PH4D1. The MIOP enters PH4D1 during a data-out service cycle only if data chaining is specified and the byte count has decreased to zero. During this phase the write byte lines are controlled to specify a read operation, and core memory is accessed for the first word of the command doubleword specified by the CA-register. Also, the command doubleword address in the CA-register is incremented by one.

PH5D1. The order bits of the first word of the command doubleword, currently in the I-register, are inspected to determine if a transfer in channel command is specified.

If it is, the address field of the transfer in channel command is set into the CA-register, and the MIOP repeats PH4DI and PH5DI. Upon repeating PH4D1, the first word of the command doubleword specified by the transfer in channel command will be accessed by the MIOP. The second word will be accessed during PH5D1. When the first word (accessed during PH4DI) is a transfer in channel, the MIOP returns to PH4D1 without accessing memory during PH5D1. When the first word in not a transfer in channel, the MIOP accesses the second word during PH5D1.

PH6D1. The byte count obtained from the second word of the command doubleword is stored in the BC-register and the flags (from the second word) and the LSB's of the byte address (from the first word) are stored in the OF-register.

PH7D1. The following functions are performed during PH7D1:
a. The status in the FS-register is updated.
b. If data chaining occurred without error, the new flags are also set into the FS-register.
c. If a terminal order is required, the interrupt status in the IS-register is updated.
d. If a terminal order is required, the terminal order is assembled in the O-register and sent to the device controller.


Figure 3-43. Processing a Data-Out Service Cycle

Table 3-17. Data-Out Service Cycle Phase Sequence


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { T2D1 } \\ & \text { (Cont.) } \end{aligned}$ | Set flip-flop ED, set latch TORD, and reset flip-flop ES <br> Set flip-flop ES | $S / E D$ <br> CM047 <br> TORD <br> R/ES <br> S/ES <br> NCM047 | $=$ $=$ $=$ $=$ $=$ $=$ $=$ | PH1O2D1 T2D1 NORD CM047 + ... $E H+Z B C$ <br> PH2DI T2DI CMO47 + ... <br> PH1O2D1 T2DI NORD CM047 + ... <br> PHIO2D1 T2D1 NORD ED NCM047 <br> NZBS NEH | Either a zero byte count (ZBC) or error halt (EH) condition will stop the MIOP from sending another byte of data during the current service cycle and will also ensure the sending of a terminal order to report the condition to the device controller <br> The current service cycle will be concluded without a terminal order (ES true) if this is the last byte of the current service cycle (ED true), if the byte count does not equal zero (NZBS true), and if no errors have been detected (NEH true) |
|  | Set flip-flop RSAI | $\begin{aligned} & \text { S/RSAI } \\ & \text { CM036 } \\ & \text { RSA } \end{aligned}$ | $\begin{aligned} = & C M 036 \text { (NED }+ \text { FP } \\ & + \text { TRA1) } \\ = & \text { PH2DI T2D1 NEH NZBS } \\ = & \text { RSA1 NRSA2 } \end{aligned}$ |  | Request strobe acknowledge RSA is sent to the device controller if error halt EH is not true and a zero byte count condition has not been detected (ZBC true), and if one or more of the following conditions exist: <br> a. If this is not the last byte of the current service cycle (NED) <br> b. If this is the first time through PH2DI (FP) <br> c. If a word boundary will be crossed if another byte is transmitted (TRAI) |
|  | Signal CBA goes true | CBA | $=$ | NH4NHO TRAI + ... | Signal TRA1 is true if the two LSB's of the byte address $\left(B A^{0}, B A^{1}\right)$ in the $J$-register were true before a one was added and transferred to the H-register. Signal HO (BA ${ }^{2}$ ) is false if $\mathrm{BA}^{2}$ was true before a one was added when it was in the J-register. Since the three LSB's were true before a one was added, a carry must be made to the next higher bit of the byte address ( $B A^{3}$ ) in the BA-register. Signal CBA provides for this carry |

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: |
| TODI (Cont.) | Reset flip-flop MS | R/MS <br> MCDI | $\begin{aligned} & =\text { MCDI TODI } \\ & =\text { PHIO4D1 }+\ldots \end{aligned}$ |  |
|  | Signals MLXO and MUXO go true | $\begin{aligned} & \text { MLXO } \\ & \text { MO-M15 } \\ & \text { M16-M31 } \end{aligned}$ | $\begin{aligned} & =M U X O=C M 011+\ldots \\ & =M 0-M 15 \mathrm{NMUXO}+\ldots \\ & =M 16-M 31 \text { NMLXO }+\ldots \end{aligned}$ |  |
|  | Signal WX0 goes true | $\begin{aligned} & \text { WX0 } \\ & \text { wo-w3 } \end{aligned}$ | $\begin{aligned} & =\quad \text { CM011 + ... } \\ & =W 0-W 3 \text { NWOX }+\ldots \end{aligned}$ | A core memory read operation is specified |
|  | Reset latch PH4PDI | PH4PDI <br> NPHPDIXO | $\begin{aligned} & =\text { PH4PD1 NPHPDIXO }+\ldots \\ & =\text { NTODI NRESET } \end{aligned}$ |  |
| TIDI | Reset flip-flop SXBA | R/SXBA | $=\quad$ TIDID $+\ldots$ | The transfer signal (SXBA) that transfers the command address into the S-register is no longer needed |
|  | Reset flip-flops MAR, MPE, and MDR1 | R/MAR | $\begin{aligned} = & R / M D R 1=M C D 1 \text { TIDI } \\ & +\ldots \end{aligned}$ |  |
|  |  | MCD1 | $=\mathrm{PHIO} 4 \mathrm{DI}+\ldots$ |  |
|  |  | R/MPE | $=\mathrm{PHIO4DI}$ TIDI $+\ldots$ |  |
|  | Set flip-flop MS | S/MS MSSET | $\begin{aligned} = & \text { MSSET }+\ldots \\ = & \text { PH4T1DI NEH NBC15 } \\ & +\ldots \end{aligned}$ | If there have been no error conditions detected thus far during the current service (NEH), and if the device controller has not set the chaining modifier CM during the previous order-in service cycle (NBC15), flip-flop MS will be set. Signal MS starts a core memory access |
|  | Set latch PH4PDI | PH4PDI | $=$ PH4DI TIDI |  |
| T2D1 | Signals HUXO and HXO go true | $\begin{aligned} & \text { HUXO } \\ & \text { CM020 } \\ & \text { R/HO-R/H2 } \\ & \text { R/H3-R/H7 } \end{aligned}$ | $\begin{aligned} & =H X O=\text { CMO20 }+\ldots \\ & =P H 4 D 1 \text { T2DI (NEH }+M S) \\ & =H U X O+\ldots \\ & =H X O+\ldots \end{aligned}$ | The H-register is cleared |
|  | Signal BAXADD goes true | BAXADD | $=\mathrm{CM} 020+\ldots$ | The incremented command address is returned to the CA-register |
| T3D1 | Signal IX0 goes true | $\begin{aligned} & \mathrm{IXO} \\ & \mathrm{IO} 0 \mathrm{I} 7 \end{aligned}$ | $\begin{aligned} & =\text { PH4PDI T3DI }+\ldots \\ & =10-\mathrm{I} 7 \mathrm{NIXO}+\ldots \end{aligned}$ | The I-register is cleared |

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Order-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH5D 1 | Delay line D1 started | PLEDI <br> CM023 |  | $\begin{aligned} & \text { PH5D1 CM023 + ... } \\ & \text { NMS + MDRI } \end{aligned}$ | The delay line starts when the reaction signals have been received from core memory (signal MDRI true) |
| TODI | Reset flip-flop IXMB Set latch S31 | R/IXMB | $=$ <br> $=$ | $\begin{aligned} & \text { TODI }+\ldots \\ & \text { PH5DI TODI }+\ldots \end{aligned}$ |  |
|  |  | S31 |  |  | Since the address of the first word of the command doubleword was set into the S-register during PH4DI, bit S31 true specifies the address of the second word |
|  | Set flip-flop EH | S/EH <br> S/MPE | $\begin{aligned} & =C M D M P E+\ldots \\ & =P E M S \end{aligned}$ |  | If a parity error was detected while reading the first word of the command doubleword from core memory (signal MPE true), error halt flipflop EH will be set |
|  | Signal CXM goes true | CXM C0-C14 S/C15 TRA | $=$ $=$ $=$ $=$ | PH5DI TOD1 TRA <br> M16-M30 CXM + ... <br> M31 CXM + ... <br> I4 NI5 NI6 NI7 | If the first word of the command doubleword (currently in the I-register) specifies a transfer in channel command (signal TRA true), the address bits of the transfer in channel command currently in the $M$-register will be transferred to the C-register |
|  | Set flip-flop EH | S/EH S/TRAI | $=$ $=$ | ```PH5DI TODI TRA TRAI + ... PH5PDI T4DI + ...``` | Signals TRA and TRAI both true at the same time indicates that two transfers in channel command have been accessed from core memory in succession, indicating a control error |
|  | Reset flip-flop LSO | R/LSO | $=$ | PH5DI TODI NTRA $+\ldots$ | Selects BA-register if not a transfer in channel command (NTRA) |
|  | Signal CXMR3 goes true | CXMR3 <br> $\mathrm{CO}-\mathrm{Cl} 4$ <br> S/C15 | $\begin{aligned} & = \\ & = \\ & = \end{aligned}$ | PH5DI TODI NTRA <br> MI3-M27 CXMR3 + ... <br> M28 CXMR3 + ... | The 16 MSB's of the byte address are transferred from the $M$-register to the BAregister if the last word accessed from core memory was not a transfer in channel command |
|  | Signal HUXM goes true | $\begin{aligned} & \mathrm{HUXM} \\ & \mathrm{HO}-\mathrm{H} 2 \end{aligned}$ |  | PH5DI TODI NTRA M29-M31 HUXM + ... | The three LSB's of the byte address are transferred to the H -register if the last word accessed from core memory was not a transfer in channel command |

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)


Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TID1 (Cont.) | Signal HJXOF goes true | $\begin{aligned} & \mathrm{HJXOF} \\ & \mathrm{~S} / \mathrm{HO} 0-\mathrm{S} / \mathrm{H} 6 \\ & \mathrm{~S} / \mathrm{JO}-\mathrm{S} / \mathrm{J} 2 \end{aligned}$ | $=$ $=$ $=$ | $\begin{aligned} & \text { PH7TID1 }+\ldots \\ & \text { HJXOF OFO-OF6 + ... } \\ & \text { HJXOF OFO-OF2 + ... } \end{aligned}$ | If a terminal order is specified, the interrupt status and the three MSB's of the device address (from IS4-IS6) are set into the H - and J-registers. If a terminal order is not specified, the operating flags (from OF3-OF6) and the three byte address LSB's are set into the H - and J-registers. If a terminal order is specified, the interrupt status is updated in the H -register and returned to the IS-register. If a terminal order is not specified, the information is returned to the OF-register unaltered |
|  | Set flip-flop H7 | S/H7 <br> CM005 | $=$ $=$ | $\begin{aligned} & \text { PH7TIDI CMO05 + ... } \\ & \text { TORD OF7 + NTORD } \\ & \text { EH } \end{aligned}$ | If a terminal order is specified, the LSB of the device address (from IS7) is set into the H -register to complete the device address transfer. If a terminal order is not specified and an error halt condition occurred (signal EH true), bit H7 will be set, thus retaining a record of the error when the H -register contents are transferred back to the OF-register |
|  | Signal OXTORD goes true | $\begin{aligned} & \text { OXTORD } \\ & \text { S/HO } \\ & \text { CM016 } \end{aligned}$ | $\begin{aligned} & = \\ & = \\ & = \end{aligned}$ | TORD PH7TIDI <br> OXTORD CM016 + ... <br> ZBC BCl | If a terminal order is specified, signal OXTORD permits the interrupt status in the H register to be updated. Bit HO is set if the byte count equals zero and the interrupt at zero byte count flag ( BCl ) is true |
|  | Set flip-flop ES | S/ES | $=$ | PH7TID1 + ... | Signal ES causes the device controller to disconnect from the device controller interface lines after it also receives signal RSA |
|  | Set flip-flop FIN | S/FIN <br> CM032 |  | PH7TIDI CM032 + ... <br> NMPE NMAE NTPE NTORD | Flip-flop FIN is set if a terminal order is not specified and no memory address or parity errors were detected during the current service cycle. Signal FIN permits the next I/O operation to continue. Signal NFIN gates the information in the adder and H -register back into their respective fast access registers during T3D1 of this phase |

(Continued)

Table 3-17. Data-Out Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIDI (Cont.) | Reset flip-flop RSA2 | R/RSA2 | $=$ | PH7TID1 TORD + ... | Primes RSA |
|  | Set latch PH7PDI | PH7PD 1 | $=$ | PH7DI TIDI + ... |  |
| T3D 1 | Signal BCXADD goes true | BCXADD CM021 | $=$ | $\begin{aligned} & \text { CM021 + ... } \\ & \text { PH7PD1 T3D1 NFIN } \end{aligned}$ | The flags and status currently in the C-register are set into the FS-register |
|  | Signal OFXH goes true | OFXH | $=$ | CM021 + .. | If a terminal order is specified, the interrupt status and device address in the H register are transferred to the IS-register. If a terminal order is not specified, the operating flags and byte address LSB's in the H-register are transferred to the OFregister |
|  | Set flip-flop RSAI | $\begin{aligned} & \text { S/RSAI } \\ & \text { RSA } \end{aligned}$ | $\begin{aligned} & = \\ & = \end{aligned}$ | PH7PDI T3DI RSAI NRSA2 | The service connect flip-flop in the device controller is reset when it receives signal RSA. The device controller is, therefore, electrically disconnected from the interface |
|  | Reset latch PH7DI | PH7D1 <br> NPHDIXO | $\begin{aligned} & = \\ & = \end{aligned}$ | PH7D1 NPHDIXO + ... <br> NT3DI NRESET |  |
| T4DI | Set flip-flop FIN | S/FIN | $=$ | PH7PDI T4D1 + ... | The current operation no longer needs the MIOP's fast access memory |



Figure 3-44. Processing Data During a Data-Out Service Cycle, Timing Diagram

## 3-43 Data-In Service Cycle

The data-in service cycle phases follow the sequence shown in figure 3-45. During a data-in service cycle, the MIOP accepts up to four bytes of data from the device controller and stores the word (or part of word) into the core memory location specified by the byte address register. The MIOP accepts the first byte of data during PHIDI. If more bytes are to be accepted, the MIOP cycles through PH2D1 for each additional byte. The MIOP includes PH3D1 in the sequence when a carry from the three LSB's to the 16 MSB 's of the byte address is required. (When
the device is performing a read backward order, a borrow from the MSB's is required.) When the byte count has been reduced to zero and data chaining is specified, phases PH4D1, PH5D1, and PH6D1 are included in the sequence, during which time the MIOP accesses the next command doubleword from core memory. If the first word of the command doubleword specifies a transfer in channel command (signal TRA true), phases PH4DI and PH5D1 are repeated so that the MIOP can branch to the new memory location for the data. The MIOP enters the termination phase (PH7DI) either immediately after the first byte of data is accepted, after the byte address has been updated, or after the chaining operations have been completed.


Figure 3-45. Phase Sequence Diagram for a Data-In Service Cycle

PH1D2. The MIOP determines that the request was initiated by a device controller and, therefore, drives the acknowledge service line and function strobe line at the device controller interface.

PH2D2. The delay line starts after the device controller responds to the function strobe. The address the responding device controller has placed on the FR lines is set into the A-register to select the subchannel associated with that device controller. Also certain MIOP flip-flops and registers are cleared.

PHIDI. The following functions are performed during PHIDI:
a. The MIOP sets into its I-register the byte of data the device controller has placed on the data lines (see figure 3-46).
b. The data in the I-register is transferred into the byte position of the $M$-register specified by the two byte address LSB's currently in the J-register.
c. The write byte lines are controlled by the two byte address LSB'S.
d. The byte address is updated and checked for a word boundary crossing, and the byte count is decremented by one.
e. The end data and end service lines are controlled as required.
f. If the first byte is the last to be accepted from the device controller during the current service cycle, the MIOP stores this byte into the core memory location specified by the byte address.

PH 2 D 1 . The following functions are performed during PH2DI:
a. The MIOP sets into its I-register the byte of data the device controller has placed on the data lines. (This is the second, third, or fourth byte.)
b. The data in the I-register is transferred to the byte position specified by the two byte address LSB's currently in the J-register. (The byte address LSB's are altered with every byte accepted from the device controller.)
c. The write byte lines are controlled (indirectly) by the two byte address LSB's.
d. The byte count is decremented by one and checked for zero.
e. The byte address is updated and checked for a word boundary crossing.
f. The end data and end service lines are controlled as required.
g. If the current byte is the last to be accepted from the device controller during the current service cycle, the MIOP stores the contents of the M-register into the core memory location specified by the byte address.

PH3D1. The MSB's of the byte address in the BA-register are incremented by one if the device is executing a read order or decremented by one if the device is executing a read backward order. The carry or borrow is effectively made from the three LSB's of the byte address as required.

## Note

Phases PH4D1, PH5D1, PH6D1, and PH7D1 for a data-in service cycle are identical to the same phases of a data-out service cycle. (See paragraph 3-42.)


Figure 3-46. Processing Data During a Data-In Service Cycle

Table 3-18. Data-In Service Cycle Phase Sequence

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH1D2 | Delay line D2 started | PLED2 |  | PHID2 NFSL NAVO SC +... | The delay line starts when service call SC is received from a device controller |
| TOD2 | Reset latch PH1PD2 | PH1PD2 |  | PHIPD2 NTOD2 + ... |  |
| TID2 | Set latch PHIPD2 | PH1PD2 |  | PH1D2 T1D2 + ... |  |
| T2D2 | Set flip-flop F1 | S/F1 |  | ```PH1T2D2 T1D2 NFNT SC + ...``` | Flip-flop F1 drives the ASC function indicator line |
| T3D2 | Reset latch PH1D2 | PHID2 |  | PH1D2 NT3D2 + ... |  |
| T4D2 | Set PH2D2 | S/PH2D2 |  | PH1PD2 T4D2 | Next phase in sequence |
|  | Set flip-flop FS | S/FS |  | PH1PD2 T4D2 $\mathrm{Fl}+\ldots$ | Primes the service connect flip-flop in the highest priority device controller with a service call pending. This flip-flop will set on the falling edge of signal FS |
| PH2D2 | Delay line D2 started | PLED2 |  | $\begin{aligned} & \text { PH2D2 FIN (AVO FSL } \\ & +\ldots . .)(\text { NFNT }+\ldots .) \\ & \text { RSA2 }+\ldots \end{aligned}$ | The delay line starts when signal FSL is received from the device controller |
| TOD2 | Signal AXO goes true | $\begin{aligned} & \mathrm{AXO} \\ & \mathrm{~A} 0-\mathrm{A} 7 \end{aligned}$ |  | $\begin{aligned} & \text { PH2TOD2 } \\ & \text { A0-A7 NAXO }+\ldots \end{aligned}$ | The A-register is prepared to receive the device controller address |
|  | Reset flip-flops MAE, MPE, and latch PH1PD2 | R/MAE <br> PH1PD2 |  | $\begin{aligned} & \text { R/MPE }=\text { PH2TOD2 } \\ & \text { PH1PD2 NTOD2 }+\ldots \end{aligned}$ |  |
| T1D1 | Reset flip-flops LSO, LS1, and LS2 | R/LSO CM002 |  | $\begin{aligned} & \mathrm{R} / \mathrm{LS} 1=\mathrm{R} / \mathrm{LS} 2=\mathrm{CM} 002 \\ & +\ldots \\ & \text { PH2D2 T1D2 NFNT } \end{aligned}$ | Selects the BA-, BC-, and OF-registers of appropriate subchannels |
|  | Reset CMD, EHE, EH, IXMB, ORD, OUT, TPE, TRAl, and latches TORD and ZBC | R/CMD |  | $\begin{aligned} & \text { R/EHE }=R / E H=R / I X M B \\ & =R / O R D=R / O U T \\ & =R / T P E=R / T R A 1 \\ & =P H 2 T I D 2 \end{aligned}$ |  |
|  |  | TORD |  | TORD NPH2T1D2 + ... |  |
|  |  | ZBC |  | ZBC NPH2T1D2 + . |  |
|  | Set flip-flop FP | S/FP |  | PH2T1D2 |  |
|  | Set latch PH2PD2 | PH2PD2 |  | PH2D2 T1D2 |  |
| T2D2 | Clear C-, H-, and I-registers | CXO |  | HXO $=$ HUXO $=$ PH2T2D2 |  |
|  |  | IX0 |  | PH2D2 T2D2 |  |
|  |  | $\mathrm{C} 0-\mathrm{Cl} 4$ |  | $\mathrm{CO}-\mathrm{Cl} 4 \mathrm{NCXO}+\ldots$ |  |
|  |  | R/C15 |  |  |  |

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TID | Define service cycle type | S/OUT S/ORD | $=$ $=$ | PHIDI TIDI IOR + $\ldots$ PHIDI TIDI ${ }^{\text {dOR }+\ldots}$ | The device controller specifies a data-in service cycle by holding the DOR and IOR lines false |
|  | Set flip-flop ED | S/ED | $=$ | PHIO2DI TIDI EDI +... | When the device controller can transmit no more bytes of data during the current service cycle, it sets flip-flop ED by generating signal EDI, received on the end data line |
|  | Signal IXDA goes true | IXDA I0-I7 IP | $=$ $=$ $=$ | PHIO2DI TIDI NOUT +... | Signal IXDA gates the data present on the data lines (from the device controller) into the I-register and the parity bit DAP to flip-flop IP |
|  | Set flip-flop PRCH | S/PRCH | $=$ | PHIO2DI TIDI PC | The device controller drives the parity check line (PC) to indicate to the MIOP that parity should be checked |
|  | Set latch S31 | S/S31 | $=$ | $\begin{aligned} & \text { PHIDI TIDI J0 } \\ & \text { NZBC + ... } \end{aligned}$ | The LSB of the word portion of the byte count currently in JO provides the balance of the byte address in the S-register |
|  | Reset flip-flop SXBA | R/SXBA | = | TIDID + ... | Since the byte address is in the S -register, transfer signal SXBA is no longer needed |
|  | Clear F-register | FXO | $=F X O I+\ldots$$=P H I D I T I D I$ |  | The ASC function indicator line, controlled by F1, goes false |
|  |  | FXOI |  |  |  |
|  |  | R/F1 | $=$ | FXO $+\ldots$ |  |
|  | Signal HXJPI or HXJMI goes true | HXJPI | = | PHIO2D1 TIDI NH4 PHIO2DI TIDI H4 | If the device is executing a read order, signal NH4 is true. Signal HXJP1 thus goes true and increments the byte address by one as it is transferred from the J-register to the H -register. If the device is executing a read backward order, signal H4 is true. Signal HXJMI thus goes true and decrements the byte address by one as it is transferred from the J-register to the H register <br> Primes RSA |
|  |  | HXJMI |  |  |  |
|  | Reset flip-flop RSA2 | R/RSA2 | $=$ | PH1O2D1 T1D1 + .. |  |
|  | Reset flip-flops MAR, MDRI, and MPE | $\begin{aligned} & \text { R/MAR } \\ & \text { MCDI } \\ & R / M P E \\ & \hline \end{aligned}$ | $=$ $=$ $=$ | $\begin{aligned} & \text { R/MDR1 }=\text { MCDI TID1 } \\ & +\ldots \\ & \text { PHIO4D1 + } \ldots \\ & \text { PH1O4D1 T1D1 }+\ldots \end{aligned}$ |  |

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { T2D1 } \\ \text { (Cont.) } \end{array}$ | Set flip-flop ES | S/ES <br> NCM047 | $=$ $=$ | PHIO2D1 T2D1 NORD ED NCM047 NZBS NEH | current service cycle. TORD will also be set so that the current service cycle will be concluded with a terminal order, and flip-flop ES will be reset to cause the device controller to send another request strobe for the terminal order <br> If the current byte of data is the last to be accepted from the device controller, if no errors were recorded, and if the byte count does not equal zero, flip-flop ES will be set. The device controller will, therefore, electrically disconnect from the MIOP upon receipt of signal RSA |
|  | Set flip-flop RSAI | $\begin{aligned} & \text { S/RSAI } \\ & \text { CM037 } \\ & \text { RSA } \end{aligned}$ | $=$ <br> $=$ <br> $=$ | CM037 NORD NOUT (TRAI + NED) + ... <br> PHIT2DI NEH NZBS RSAI NRSA2 | Signal RSA will be sent to the device controller if error halt and zero byte count conditions do not exist, and if either of the following conditions exist: <br> a. If signal TRA1 is true, indicating a word boundary will be crossed if another byte of data is accepted <br> b. If the device has not specified end data |
|  | Set flip-flop MS | S/MS <br> CMO14 <br> CM040 <br> CM047 | $=$ | CM014 CM040 NORD NH3 + ... <br> PHIO2DI NOUT T2DI $\begin{aligned} & E H+C M 047 \\ & Z B S+E H \end{aligned}$ | Signal MS starts a core memory cycle that writes the contents of the $M$-register into the byte location specified by the write byte lines and the word location specified by the byte address (word location) in the S-register. Flip-flop MS is set if the skip flag in bit 3 of the H -register is false and if one or more of the following conditions exist: <br> a. If end data ED had been specified by either the MIOP or the device controller <br> b. If error halt flip-flop EH had been set <br> c. If the byte count equals zero |

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { T2D1 } \\ & \text { (Cont.) } \end{aligned}$ | Signal CBA goes true | CBA | $=$ | $\begin{aligned} & \mathrm{H} 0 \mathrm{H} 4 \text { TRA1 + NH0 } \\ & \text { NH4 TRA1 } \end{aligned}$ | If the device is performing a read forward operation, and all three LSB's of the byte address $\left(B A^{0}-B A^{2}\right)$ were true before they were incremented, signals NH4, TRAI, and NHO would now be true. Signal CBA would, therefore, go true to provide for the required carry to the BA-register (during PH3DI). If the device is performing a read backward operation, and all three LSB's of the byte address were false before they were decremented, signals H4, TRAl, and H0 would now be true. Signal CBA would, therefore, go true to provide for the borrow from the BA-register |
| T3D 1 | Reset flip-flop FP | R/FP |  | PHIPDI T3DI NOUT +... | Signal NFP is required for the delay line to start during PH2D1 |
|  | Set flip-flop LSO | S/LSO |  | $\begin{aligned} & \text { PH1O2PD1 T3D1 ZBC } \\ & +\ldots \end{aligned}$ | Selects CA-register |
|  | Reset latch PHIDI | PHIDI <br> NPHDIXO |  | PHIDI NPHDIXO <br> NT3DI NRESET |  |
| T4D1 | Clear C-register latches | CXO CMO13 | $\begin{aligned} & = \\ & = \end{aligned}$ | CM013 T4D1 + ... <br> NPH7PDI NPHIOPD1 <br> NPHIIPDI |  |
|  |  | $\begin{aligned} & \mathrm{C} 0-\mathrm{Cl} 4 \\ & \mathrm{R} / \mathrm{Cl} 5 \end{aligned}$ | $\begin{aligned} & = \\ & = \end{aligned}$ | $\begin{aligned} & \mathrm{CO}-\mathrm{Cl} 4 \mathrm{NCXO}+\ldots \\ & \mathrm{CXO}+\ldots \end{aligned}$ |  |
|  | Signal JXH goes true | $\begin{aligned} & \mathrm{JXH} \\ & \mathrm{~S} / \mathrm{JO}-\mathrm{S} / \mathrm{J} 2 \end{aligned}$ |  | PH1O2PD1 T4D1 HO-H2 JXH + ... | The three updated byte address LSB's are transferred from the H -register back to the J-register |
|  | Set flip-flop RSAI | S/RSAI RSA |  | PH1PDI T4DI NOUT +... <br> RSA1 NRSA2 | Request strobe acknowledge RSA is sent to the device controller |
|  | Set flip-flops PRCH and TPE | $\mathrm{S} / \mathrm{PRCH}$ <br> IEVEN |  | PHIO2DI TIDI PC <br> IO2EVEN I35EVEN <br> I68EVEN + NI02EVEN <br> NI35EVEN I68EVEN <br> + NIO2EVEN I35EVEN <br> NI68EVEN + IO2EVEN <br> NI35EVEN NI68EVEN | Flip-flop PRCH is set if the device controller drives the PC line. Signal IEVEN indicates there is an even number of bits in the I-register and IP flip-flop. Since parity is odd, signal IEVEN indicates |

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4DI <br> (Cont.) | Set flip-flop EH | IO2EVEN |  | $\begin{aligned} & \text { NIO NI1 NI2 + IO I1 } \\ & \text { NI2 + IO NII } 12+\mathrm{NIO} \\ & \text { I1 I2 } \end{aligned}$ | that a parity error occurred, in which case flip-flop TPE is set |
|  |  | I35EVEN |  | $\begin{aligned} & \text { NI3 NI4 NI5 + I3 I4 } \\ & \text { NI5 }+ \text { I3 NI4 I5 + NI3 } \\ & \text { I4 I5 } \end{aligned}$ |  |
|  |  | I68EVEN |  | $\begin{aligned} & \text { NI6 NI7 NIP + I6 I7 NIP } \\ & \text { + I6 NI7 IP + NI6 I7 IP } \end{aligned}$ |  |
|  |  | S/TPE | $=$ | CM038 PRCH IEVEN + ... |  |
|  |  | CM038 | $=$ | PHIO2PDI T4DI NORD NOUT |  |
|  |  | S/EH | $=$ | EHE TPE + | Error halt flip-flop EH is set if signal EHE is true (flipflop EHE is set by the HTE flag) and signal TPE is also true |
|  | Set flip-flop LSI | S/LSI | $=$ | PHIPDI T4DI EH NOUT +... | Selects FS-register |
|  | Set flip-flop LS2 | S/LS2 | $=$ | $\begin{aligned} & \text { PH1O2PD1 T4D1 TORD } \\ & +\ldots \end{aligned}$ | Selects IS-register |
|  | Set flip-flops MAE and EH | $\begin{aligned} & \text { S/MAE } \\ & \text { CM048 } \\ & \text { S/EH } \end{aligned}$ | $\begin{aligned} & = \\ & = \\ & = \end{aligned}$ | PHIPDI CMO48 + ... <br> T4DI MS NAH <br> MAE + ... | If address here AH is not received from core memory by T4D1, memory address error flip-flop MAE is set. Signal MAE sets error halt flip-flop EH |
|  | Set latch PH2DI | $\begin{aligned} & \text { PH2D1 } \\ & \text { PH2D1S0 } \end{aligned}$ |  | $\text { PH2DISO T4DI }+\ldots$ <br> PHIO2PDI NORD NED | If the current byte of data is not the last to be accepted from the device controller (signal NED true), the MIOP will accept additional bytes during PH2DI |
|  | Set latch PH3DI | $\begin{aligned} & \text { PH3DI } \\ & \text { PH3D1S0 } \end{aligned}$ | $=$ $=$ | PH3D1S0 T4D1 + ... <br> PHIO2PDI NORD NFP <br> NZBC CBA | The MIOP will advance to PH3DI if the 16 MSB's of the byte address require updating (carry to, or borrow from) |
|  | Set latch PH4DI | $\begin{aligned} & \text { PH4DI } \\ & \text { PH4DIS0 } \end{aligned}$ |  | PH4DISO T4DI +... <br> PH1O2PDI ZBC H6 | If the byte count equals zero (signal $Z B C$ true) and the data chaining flag is true (signal H6 true), the MIOP will advance to PH4DI to start the chaining operation |
|  | Set latch PH7DI | PH7DI <br> PH7D 1 <br> CM008 |  | $\begin{aligned} & \text { PH7DISO T4DI }+\ldots \\ & \text { PHIO2PDI CM008 + ... } \\ & \text { ZBC NH6 + NFP } \\ & \text { NZBC NCBA ED }+\ldots \end{aligned}$ | The MIOP will advance directly to the termination phase (PH7DI) if the byte count equals zero ( ZBC ) and the data chaining flag $(\mathrm{H} 6)$ is false, or signal FP is false, |

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)


Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PH7D 1 (Cont.) | Delay line D1 started | PLEDI <br> CM025 <br> CM023 <br> NCM025II <br> NCM025III | $\begin{aligned} & = \\ & = \\ & = \\ & = \\ & = \end{aligned}$ | $\begin{aligned} & \text { PH7D1 CM025 + } \ldots \\ & \text { CM023 CM025I1 } \\ & \text { MDR1 + ... } \\ & \text { NCM025III }+\ldots \\ & \text { RS RSA2 } \end{aligned}$ | If a terminal order is to be sent to the device controller, the delay line starts when signal RS is received from the device controller and MDRI or NMS are true. If no terminal order is to be sent, the delay line starts when T4DI of the previous phase is completed and MDRI or NMS are true |
| TODI | Clear H-register flip-flops | HUXO <br> HXOI <br> $\mathrm{R} / \mathrm{H} 0-\mathrm{R} / \mathrm{H} 2$ <br> R/H3-R/H7 | $\begin{aligned} & = \\ & = \\ & = \\ & = \end{aligned}$ | $\begin{aligned} & \text { HXO }=\mathrm{HXOI}+\ldots \\ & \text { PH7DI TODI }+\ldots \\ & \text { HUXO }+\ldots \\ & \text { HXO }+\ldots \end{aligned}$ |  |
|  | Reset flip-flop K15 | R/K15 | $=$ - | PH7DI TODI + ... | Data transferred through the adder will not be altered |
|  | Clear O-register latches | $\begin{aligned} & \mathrm{OXO} \\ & \mathrm{O}-\mathrm{O} 7 \end{aligned}$ | $\begin{aligned} & = \\ & = \end{aligned}$ | PH7DI TODI TORD + ... O0-O7 NOX0 + ... | If a terminal order is specified (signal TORD true), the O-register is cleared |
|  | Reset flip-flop RSAI | R/RSAI | $=$ | PH7DI TODI TORD + ... | Flip-flop RSA1 is set again during T3D1 to generate RSA. Signal RSA is generated only if a terminal order is specified |
|  | Reset latch PH7PDI | PH7PD 1 <br> NPHPDIXO |  | PH7PDI NPHPDIXO + ... <br> NTODI NRESET |  |
| TIDI | Signal CXBCL goes true | $\begin{aligned} & \mathrm{CXBCL} \\ & \mathrm{C} 8-\mathrm{Cl} 4 \end{aligned}$ | $=$ $=$ | PH7TIDI + ... <br> $B C 8-B C 14 C X B C L+\ldots$ | Status information from bits $8-14$ of the FS -register is transferred to bits 8-14 of the C -register |
|  | Signal CXBCU goes true | CXBCU <br> CXBCUI <br> CM045 <br> C0-C7 | $\begin{aligned} & = \\ & = \\ & = \\ & = \end{aligned}$ | CXBCUI + ... <br> PH7DI TIDI CM045 $\begin{aligned} & \mathrm{EH}+\mathrm{NCMD} \\ & \mathrm{BCO}-\mathrm{BC} 7 \mathrm{CXBCU}+\ldots \end{aligned}$ | The flags stored in the FSregister are transferred to the C-register if an error was detected (signal EH true), or if data chaining did not occur (signal NCMD true) |
|  | Signal CXMBO goes true | CXMBO <br> NCM045 $\mathrm{CO}-\mathrm{C} 7$ | $\begin{aligned} & = \\ & = \\ & = \end{aligned}$ | PH7D1 TID1 NCM045 <br> CMD NEH <br> MO-M7 CXMBO + ... | If data chaining occurred (signal CMD true) and no error conditions were detected (signal NEH true), the new flags in the $M$-register are transferred to the Cregister for subsequent storage in the FS-register |

(Continued)

Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)


Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)


Table 3-18. Data-In Service Cycle Phase Sequence (Cont.)

| Phase | Function Performed |  |  | Signals Involved | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{aligned} & \text { T3D1 } \\ & \text { (Cont.) } \end{aligned}\right.$ | Set flip-flop RSAI | $\begin{aligned} & \text { S/RSAI } \\ & \text { RSA } \end{aligned}$ |  | PH7PDI T3DI RSA1 NRSA2 | The service connect flip-flop in the device controller is reset when it receives signal RSA. The device controller is, therefore, electrically disconnected from the interface <br> The current operation no longer needs the MIOP's fast access memory |
|  | Reset latch PH7DI | PH7DI <br> NPHDIXO |  | PH7DI NPHDIXO + ... <br> NT3D1 NRESET |  |
| T4DI | Set flip-flop FIN | S/FIN |  | PH7PDI T4D1 + ... |  |

## 3-44 GLOSSARY

A glossary of MIOP signals appears in table 3-19.

Table 3-19. Glossary of MIOP Signals

| Signal | Definition |
| :---: | :---: |
| A0-A7 | An 8-bit register. The A-register contains the current fast access memory address |
| ADD0-ADD15 | The 16 outputs of the adder. ADD is equal to either $\mathrm{C}+\mathrm{K} 15$ (if NSUB) or $\mathrm{C}-\mathrm{K} 15$ (if SUB) |
| AH | The address here line from core memory |
| AIO | Acknowledge I/O to peripherals |
| AIOFN | Logic signal. Indicates that an AIO function is being signaled by the CPU |
| AR | The address release line from core memory |
| ASC | Acknowledge service call to device controllers |
| AVO | Device controller available from priority cable |
| AXO | Logic signal. Clears the A-register |
| AXFR | Logic signal. Transfers FR to the A-register |
| AXM | Logic signal. Transfers M0-M7 to the A-register |
| BA | Sixteen bits of fast access memory. Contains the most significant 16 bits of the byte address |
| BAXADD | Logic signal. Transfers ADD to BA/CA |
| $B C$ | Sixteen bits of fast access memory. Contains the byte count |
| BCXADD | Logic signal. Transfers ADD to BC/FS |
| BKWD | Logic signal. Indicates that a read backward order is being processed |
| C | A 16-bit register. $C$ is the input to the adder |
| CA | Sixteen bits of fast access memory. Contains the command address. (Since CA and BA have the same source, as shown by the LSO definition, CA will not appear in the equations) |

(Continued)

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| CBA | Logic signal. Indicates that a carry or borrow into the most significant 16 bits of the byte address (BA) has been generated |
| CCl | Logic flip-flop. NCC1 drives the NCOND1 response to the CPU |
| CC2 | Logic flip-flop. NCC2 drives the NCOND2 response to the CPU |
| CLI | The 1-megacycle clock line to peripherals |
| CLIS | The I-megacycle clock source line from the CPU |
| CM001-CM050 | Fifty miscellaneous common terms |
| CMD | Logic flip-flop. Disables the chaining modifier bit (FSI5). During data chaining, also indicates that the data transfer has been successfully concluded (i.e., without an error halt - see EH ) and the chaining is at least started. During most CPU-initiated functions ( $\mathrm{HIO}, \mathrm{SIO}$, TDV, TIO), CMD also gates the storing of the first status word in core memory |
| CNST | The control strobe line from the CPU |
| CNSTNME | Logic signal. Causes the incoming strobe to be passed on to the next MIOP (because the function is not to be executed by this MIOP) |
| CONDI | Line to the CPU. Causes condition code 1 (within the CPU) to set |
| COND2 | Line to the CPU. Causes condition code 2 (within the CPU) to set |
| CXO | Logic signal. Clears the C -register |
| CXBA | Logic signal. Transfers BA to the C -register |
| CXBCL | Logic signal. Transfers $\mathrm{BC} 8-\mathrm{BC14}$ to $\mathrm{C} 8-\mathrm{Cl} 4$ |
| CXBCU | Logic signal. Transfers $\mathrm{BCO}-\mathrm{BC7}$ to $\mathrm{C} 0-\mathrm{C} 7$ and BCl 5 to Cl 5 |
| CXM | Logic signal. Transfers M16-M31 to C |
| CXMBO | Logic signal. Transfers $M 0-M 7$ to $\mathrm{CO}-\mathrm{C} 7$ |
| CXMR3 | Logic signal. Transfers M13-M28 to the C-register |
| CXST | Logic signal. Transfers status update information to C8-C14 |
| DAO-DA7 | The eight input-output data !ines from and to peripherals |
| DAP | The data parity lines associated with DA0-DA7 |
| DG | Data gate signal from core memory. Implies data from memory is stable |
| DOR | The data order request line from peripherals |
| DR | The data release line from core memory |
| ED | Logic flip-flop. Receives an end data signal (EDI) from a peripheral. Also drives the end data line to peripherals |
| EDI | The end data signal from a peripheral |
| EH | Logic flip-flop. Gates an error halt of the peripheral currently being serviced. (An error halt causes the current operation of the MIOP to be terminated with unusual end being reported to the peripheral) |
| EHE | Logic flip-flop. Enables EH to be set under certain conditions. (EHE is actually the halt on error flag) |
| ES | Logic flip-flop. Drives the end service line to peripherals |
| F | A 6-bit register. Drives the function lines to peripherals. (FO drives AIO; F1 drives ASC; F2 drives HIO; F3 drives SIO; F4 drives TIO; F5 drives TDV) |

(Continued)

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| FIN | Logic flip-flop. Signals the (independently running) priority determination logic (delay line 2) that the current operation is nearing completion. Specifically, FIN implies that the current operation no longer needs fast access memory |
| FNT | Logic flip-flop. Gates the execution of a CPU-initiated function (AIO, HIO, SIO, TDV, TIO) |
| FNC | The three function code lines from the CPU |
| FP | Logic flip-flop. Indicates (during phase 2) that the next output data byte is the first to be transmitted during the current service cycle. May also gate (during phase 3) the termination of a service cycle. Finally, FP indicates (during phase 7) a memory parity error during the data portion of a data in/out operation with chaining |
| FRO-FR7 | The eight function response lines from peripherals |
| FS | Logic flip-flop. Drives the function strobe line to peripherals |
| FS0-FS15 | Sixteen bits of fast access memory. FS contains the flags and status. (Since FS and BC have the same source see LSI, FS will not appear in the equations, eliminating confusion with the function strobe flip-flop above) |
| FSL | The leading function strobe acknowledge line from peripherals |
| FXO | Logic signal. Clears the F-register |
| FXFN | Logic signal. Transfers the decoded FNC lines to the F-register |
| H0-H7 | An 8-bit register. H is used to operate on OF/IS |
| HIO | Halt I/O to peripherals |
| HJXOF | Logic signal. Transfers OFO-OF6 to H0-H6 and transfers OFO-OF2 to the J-register |
| HUXO | Logic signal. Clears $\mathrm{HO}-\mathrm{H} 2$ |
| HUXM | Logic signal. Transfers M29-M31 to H0-H2 |
| HXO | Logic signal. Clears H3-H7 |
| HXJMI | Logic signal. Transfers J minus 1 to $\mathrm{HO}-\mathrm{H} 2$ |
| HXJPI | Logic signal. Transfers J plus 1 to $\mathrm{HO}-\mathrm{H} 2$ |
| I0-I7 | An 8-bit register. I receives input data bytes (DA) from peripherals and holds output data bytes (before transferring them to the O-register) for parity generation |
| IO2EVEN | Logic signal. Indicates that there are an even number of bits in $\mathrm{I} 0-\mathrm{I} 2$ |
| I35EVEN | Logic signal. Indicates that there are an even number of bits in I3-I5 |
| I68EVEN | Logic signal. Indicates that there are an even number of bits in I6, I7, and IP |
| IC | The interrupt call line from peripherals |
| IEVEN | Logic signal. Indicates that there are an even number of bits in I and IP |
| IMB0-IMB7 | Eight logic signals. IMBO-IMB7 equals the byte of $M$ (i.e., M0-M7, M8-M15, M16-M23, or M24-M31) being transferred to the I-register |
| IOPA | The three MIOP address lines from the CPU |
| IOR | The input-output request line from peripherals |
| IP | Logic flip-flop. Receives the data parity bit (DAP) |
| IR | Logic flip-flop. Drives the interrupt request line to the CPU |

(Continued)

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| IS0-IS7 | Eight bits of fast access memory. IS contains the interrupt status and the number of the last successfully started (via SIO) device on the device controller. (Since IS and OF have the same source see[LS2], IS will not appear in the equations) |
| IX0 | Logic signal. Clears I and IP |
| IXDA | Logic signal. Transfers DA to I and transfers DAP to IP |
| IXMB | Logic flip-flop. Transfers IMB to I |
| IXMBO | Logic signal. Gates M0-M7 to IMB |
| IXMB1 | Logic signal. Gates M8-M15 to IMB |
| IXMB2 | Logic signal. Gates M16-M23 to IMB |
| IXMB3 | Logic signal. Gates M24-M31 to IMB |
| J0-J2 | Three-bit register. J is used to increase or decrease H0-H2 (see HXJM1 and HXJPI) |
| JXH | Logic signal. Transfers $\mathrm{H} 0-\mathrm{H} 2$ to the J-register |
| K0-K15 | Fifteen logic signals (K0-K14) and one logic flip-flop (K15). K indicates that there is a carry into a given stage of the adder |
| KPOT2 | Logic signal. Indicates that stages $0-2$ of the adder will propagate a carry |
| KP3T5 | Logic signal. Indicates that stages 3-5 of the adder will propagate a carry |
| KP6T8 | Logic signal. Indicates that stages 6-8 of the adder will propagate a carry |
| KP9T11 | Logic signal. Indicates that stages 9-11 of the adder will propagate a carry |
| KP12T14 | Logic signal. Indicates that stages 12-14 of the adder will propagate a carry |
| KP15 | Logic signal. Indicates that stage 15 of the adder will propagate a carry |
| LASTONE | Logic signal. Indicates that this MIOP is (physically) the last one in the MIOP priority string |
| LSO | Logic flip-flop. Controls whether BA (NLSO) or CA (LSO) is being accessed in fast access memory |
| LSI | Logic flip-flop. Controls whether BC (NLS1) or FS (LSI) is being accessed in fast access memory |
| LS2 | Logic flip-flop. Controls whether OF (NLS2) or IS (LS2) is being accessed in fast access memory |
| L.15-L31 | Address lines to core memory |
| M0-M31 | A 32-bit register. M receives the data (MD) from core memory and also drives the data lines to core memory |
| MAE | Logic flip-flop. Indicates that a memory address error has occurred (i.e., that nonexistent core memory has been addressed - see AH) |
| MAR | Logic flip-flop. Receives the address release (AR) signal from core memory |
| MBOXI | Logic signal. Transfers the I-register to M0-M7 |
| MBIXI | Logic signal. Transfers the I-register to M8-M15 |
| MB2XI | Logic signal. Transfers the I-register to M16-M23 |
| MB3XI | Logic signal. Transfers the I-register to M24-M31 |
| MCDI | Logic signal. Causes the memory flip-flops (MAR, MDRI, and MS) to clear during the appropriate phases and times of delay line 1 |

(Continued)

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| MD0-MD31 | The 32 memory data signals from core memory |
| MDR1 | Logic flip-flop. During a full write memory cycle, indicates that data release (DR) has risen. During a read cycle, indicates that parity OK (POK) or parity error (PE) have risen. MDRI also indicates that the memory address error (MAE) flip-flop is set |
| ME | Logic signal. Indicates that the function currently being performed by the CPU is to be executed by this MIOP |
| MLXO | Logic signal. Clears M16-M31 |
| MPE | Logic flip-flop. Receives the parity error (PE) signal from core memory |
| MQ | The memory request line to core memory |
| MS | Logic flip-flop. Gates the MIOP's entire execution of a core memory cycle (from MQ to the setting of MDR1) |
| MUXO | Logic signal. Clears M0-M15 |
| MWO-MW3 | Write byte lines to core memory |
| MXA | Logic signal. Transfers IOPA to M21-M23 and gransfers the A-register to M24-M31 |
| MXADD | Logic signal. Transfers ADD to M0-M15 |
| MXBC | Logic signal. Transfers BC to M16-M31 |
| MXFR | Logic signal. Transfers FR to M0-M7 |
| MXIS | Logic signal. Transfers BC8-BC9 to M8-M9 and transfers OF0-OF2 to M10-M12 |
| MXM | Logic signal. Transfers MD to the M-register |
| MYNUM | Logic signal. Indicates that the CPU is currently addressing this MIOP (i.e., IOPA equals NUM) |
| NUMO-NUM2 | The three bits of the MIOP number. Derived from three toggle switches |
| O0-07 | An 8-bit register. O drives the data lines (DA) |
| OFO-OF7 | Eight bits of fast access memory. OF contains the least significant three bits of the byte address. OF also contains a duplication of some of the flags (see FS) |
| OFXH | Logic signal. Transfers H to OF/IS |
| OP | Logic flip-flop. Drives the data parity line (DAP) |
| ORD | Logic flip-flop. Receives the data/order request (DOR) signal. Also used to gate the conclusion of an AIO function |
| ORDIN | Logic signal. Indicates that an order-in operation is currently being performed |
| ORDOUT | Logic signal. Indicates that an order-out operation is currently being performed |
| OUT | Logic flip-flop. Receives the input-output request (IOR) signal. Also used to gate the conclusion of an SIO function |
| OXO | Logic signal. Clears O and OP |
| OXI | Logic flip-flop. Transfers the I-register to O and transfers IP to OP |
| OXTORD | Logic signal. Gates a terminal order to O |
| PC | The parity check line from peripherals |
| PE | The parity error line from core memory |
| PER | The parity error release line from core memory |

(Continued)

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| PHIDI-PH14DI | The 12 octally numbered phases associated with delay line 1. PHIDI-PH14D1 are only used during time TODI, T1D1, and T2DI, and when the delay line is inactive |
| PHIPDI-PH14PDI | The 12 octally numbered phases associated with delay line 1. PHIPDI-PH14PDI are only used during times T3D1 and T4D1 |
| PH1D2, PH2D2 | The two phases associated with delay line 2. PH1D2 and PH2D2 are only used during times TOD2, T1D2, and T2D2, and when the delay line is inactive |
| PH1PD2, PH2PD2 | The two phases associated with delay line 2. PHIPD2 and PH2PD2 are only used during times T3D2 and T4D2 |
| PHDIXO | Logic signal. Clears PHIDI-PH14DI |
| PHPDIXO | Logic signal. Clears PHIPDI-PHI4PDI |
| PLDI | Logic flip-flop. Pulses delay line 1 (causing one sequence of timing pulses TOD1 through T4D1) |
| PLD2 | Logic flip-flop. Pulses delay line 2 (causing one sequence of timing pulses TOD2 through T4D2) |
| PLED1 | Logic signal. Enables PLDI to set |
| PLED2 | Logic signal. Enables PLD2 to set |
| POK | A memory-generated signal indicating that there is no parity error (parity OK) |
| PR | The proceed line to the CPU |
| PR1 | Logic flip-flop. Gates the proceed (PR) signal to the CPU |
| PR2 | Logic flip-flop. NPR2 gates the proceed (PR) signal to the CPU. PR2 is set when the CPU responds to the PR signal by dropping the control strobe (CNST) signal |
| PRCH | Logic flip-flop. Receives the parity check (PC) signal |
| PWDI | Prevents starting delay line 1 until the delay line is clear |
| PWD2 | Prevents starting delay line 2 until the delay line is clear |
| READ | Logic signal. Indicates that the current core memory cycle is a read cycle |
| RESET | Logic signal. Causes a master reset of the MIOP |
| RIO | The reset I/O line from the CPU |
| RS | The request strobe line from peripherals |
| RSA | The request strobe acknowledge line to peripherals |
| RSA1 | Logic flip-flop. Gates the request strobe acknowledge (RSA) signal to peripherals |
| RSA2 | Logic flip-flop. NRSA2 gates the request strobe acknowledge (RSA) signal to peripherals. RSA2 is set when the peripheral responds to the RSA signal by dropping the request strobe (RS) signal |
| RST | Reset line to peripherals |
| S15-S31 | A 17-bit register. S drives the address lines to core memory |
| SC | The service call line from peripherals |
| I/SENSEDI | Start pulse to delay line 1 |
| I/SENSED2 | Start pulse to delay line 2 |
| SENSEnD1 | Output taps from delay line 1 |
| SENSEDnD2 | Output taps from delay line 2 |
| SIO | Start I/O to peripherals |

Table 3-19. Glossary of MIOP Signals (Cont.)

| Signal | Definition |
| :---: | :---: |
| SPA3-SPA7 | The address lines to fast access memory |
| SUB | Logic flip-flop. If SUB is set, $A D D=C-K 15$. If SUB is reset, $A D D=C+K 15$ |
| SXO | Logic signal. Clears the S-register |
| SX20 | Logic signal. Forces S 26 to set. This, in conjunction with SXO , forces a $00020{ }_{16}$ address into the S-register |
| SXBA | Logic flip-flop. Transfers BA to S |
| TODI-T4D1 | The five timing signals generated by delay line 1 |
| TIDID | Logic signal. T1DID is T1D1 delayed |
| TOD2-T4D2 | The five timing signals generated by delay line 2 |
| TDV | Test device to peripherals |
| TIO | Test I/O to peripherals |
| TORD | Logic flip-flop. Indicates that a terminal order is to be sent to the peripheral currently being serviced |
| TPE | Logic flip-flop. Indicates that a transmission error has occurred. During most CPU-initiated functions (HIO, SIO, TDV, TIO), TPE also gates the storing of the second status word in core memory |
| TRA | Logic signal. Indicates that a transfer in channel order is being processed |
| TRAI | Logic flip-flop. Used to count the number of successive transfer in channel orders (two successive transfer in channel orders will cause an error halt - see EH) and to indicate that a word boundary has been crossed during a data-in or data-out operation. TRAI is also used during an AIO function to indicate that the device controller interrupt status (IS) within the MIOP is associated with the responding device |
| TRR | MIOP tester (JX58) reset |
| UNO-UN2 | MIOP address |
| W | Four-bit register. Drives the write byte indicator lines to core memory |
| WXO | Logic signal. Clears the W-register |
| WXI | Logic signal. Sets the W-register |
| ZBC | Logic flip-flop. Indicates that the byte count has gone to zero during a data-in or data-out operation |
| ZBS | Logic signal. Indicates that $A D D=0$ (when $S U B=1$ and $\mathrm{K} 15=1$ ) |



| BYTE ADDRESS | COMMAND ADDRESS | BYTE COUNT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BA | CA | BC | FS | OF |  |

## SECTION IV <br> MAINTENANCE AND PARTS LIST

## 4-1 GENERAL

This section includes preventive maintenance procedures and a parts list for the Sigma 5 and Sigma 7 MIOP, assembly No. 117610. The applicable systems test monitor, peripheral equipment systems test, and MIOP test programs are listed in paragraph 4-5.

## 4-2 PREVENTIVE MAINTENANCE

All the documents listed on the Assembly of Maintenance Documents should be available at the sife. They should be complete and should accurately reflect the change level of the equipment. Field change record stickers should be applied to the equipment according to Tek-Tip 65-50-32 and should reflect the change level of the equipment.

## 4-3 EXTERNAL VISUAL INSPECTION

External surfaces of the equipment must be kept clean and dust-free. Doors and panels must close completely and be in reasonable alignment. The tops of cabinets must remain cleared to allow free intake and exhaust of air.

## 4-4 INTERNAL VISUAL INSPECTION

The interiors of equipment must be free of wire cuttings, dust, spare parts and other foreign matter. No clip leads or push-on jumpers should be in use during normal operation and all cables must be neatly dressed by clamps or routing. All chassis and frames must be properly bolted down, with all hardware in place. Air filters should be checked for cleanliness and replaced periodically.

## 4-5 MIOP TEST PROGRAMS

The applicable test programs are listed in table 4-1. The Sigma 5 and 7 System Test Monitor and peripheral system test programs should be run to test the system. If it is determined from these programs that a malfunction exists in the MIOP, the Sigma 7 Multiplexing Test program should then be run to locate the malfunction.

## 4-6 PARTS LIST TABLE

The MIOP consists of the modules listed in table 4-2. The table is arranged in six columns as follows:
a. Figure number that shows the location of the module.
b. Brief description of the module.
c. Reference designator (slot and chassis number) of the module.
d. Name of the company that manufactures the module.
e. Assembly part number of each module.
f. The quantity of each module required for each MIOP.

The location of each module is shown in figure 4-1.

Table 4-1. Checkout Programs for MIOP

| Publication <br> Number | Title |
| :---: | :--- |
| 901076 | Sigma 5 and 7 Systems Test Monitor <br> 901085 <br> 901086 <br> 901090 <br> 901110 <br> Sigma 5 and 7 Buffered Line Printer Test |
| 901120 | Sigma 5 and 7 Keyboard-Printer <br> System Test |
| 901122 | Sigma 5 and 7 Medium-Speed RAD <br> File System Test |
| Sigma 5 and 7 9-Channel Magnetic <br> Tape System Test |  |
| Sigma 5 and 7 Card Punch System <br> Test |  |
| Sigma 5 and 7 Card Reader System <br> Test |  |
| Sigma 5 and 7 Paper Tape Reader/ <br> Punch System Test |  |
| Sigma 7 Multiplexing Test |  |


(1) basic iop subchannels o through 7
(2) OPTIONAL SUBCHANNELS 16 THROUGH 23
(3) OPTIONAL SUBCHANNELS 8 THROUGH 15
(4) OPTIONAL SUBCHANNELS 24 THROUGH 31

Figure 4-1. MIOP Module Location Chart

Table 4-2. Multiplexing Input/Output Processor, Replaceable Parts

| Fig. \& Index No. | Description | Reference <br> Designator | Manufacturer | Part No. | Qry |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-1 | Multiplexing Input/Output Processor Model 8471 (Sigma 7, basic) <br> Model 8472 (Sigma 7, additional subchannels) <br> Model 8271 (Sigma 5, basic) <br> Model 8272 (Sigma 5, additional subchannels) <br> - Cable Receiver ATIO <br> . Cable Driver-Receiver ATII |  | SDS | 117610 | Ref. |
|  |  | 14B | SDS | 123018 | 1 |
|  |  | $\begin{aligned} & \text { 14A, 16A, 10A, } \\ & \text { 18A, 32A, 1D } \end{aligned}$ | SDS | 123019 | 6 |
|  | . Cable Driver AT12 | 12A, 14C | SDS | 124629 | 2 |
|  | - Cable Driver ATI3 |  | SDS | 125260 | 1 |
|  | . Clock Driver No. 2 AT24 | 12C | SDS | 128168 | 1 |
|  | . Band Gate BTII | $\begin{aligned} & 13 \mathrm{~A}, 15 \mathrm{~A}, 2 \mathrm{~B}, 5 \mathrm{~B}, \\ & 10 \mathrm{~B}, 15 \mathrm{~B}, 28 \mathrm{~B}, \\ & 21 \mathrm{C} \end{aligned}$ | SDS | 116029 | 9 |
|  | - Delay Line DT11 | 5D, 11D | SDS | 126963 | 2 |
|  | . Increment-Decrement Register FT23 | $\begin{aligned} & 26 B, 27 B, 29 B, \\ & 30 B, 31 B \end{aligned}$ | SDS | 126749 | 5 |

(Continued)

Table 4-2. Multiplexing Input/Output Processor, Replaceable Parts (Cont.)

| Fig. \& Index No. | Description | Reference Designator | Manufacturer | Part No. | Qry |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-1 | . Buffered Latch No. 1 FT24 | $\begin{aligned} & 1 \mathrm{~A}, 2 \mathrm{~A}, 5 \mathrm{~A}, 6 \mathrm{~A}, \\ & 11 \mathrm{~B}, 12 \mathrm{~B}, 23 \mathrm{~B}, \\ & 24 \mathrm{~B}, 5 \mathrm{C}, 6 \mathrm{C}, 10 \mathrm{C}, \\ & 23 \mathrm{C}, 24 \mathrm{C}-30 \mathrm{C} \end{aligned}$ | SDS | 126745 | 19 |
|  |  | $\begin{aligned} & 11 D-30 D \\ & 21 A-25 A \end{aligned}$ | SDS | 126743 | 20 |
|  | . Fast Access Memory FT25 <br> . Buffered Latch No. 3 FT26 |  | SDS | 126856 | 5 |
|  | . Buffered Latch No. 2 FT27 | $\begin{aligned} & \text { 26A, 31A, 7B, 8B, } \\ & 21 \mathrm{~B}, 22 \mathrm{~B} \end{aligned}$ | SDS | 126986 | 6 |
|  | . Delay Line Sensors HT15 | $\begin{aligned} & \text { 6D, 8D } \\ & \text { 17A, 27A, 17B, } \\ & 20 B, 2 C \end{aligned}$ | SDS | 127391 | 2 |
|  | . Gated Inverter IT16 |  | SDS | 125264 | 5 |
|  | . NAND Gate IT25 | $\begin{aligned} & 4 \mathrm{~A}, 9 \mathrm{~A}, 11 \mathrm{~A}, \\ & 29 \mathrm{~A}, 16 \mathrm{~B}, 19 \mathrm{~B}, \\ & 1 \mathrm{C}, 11 \mathrm{C}, 16 \mathrm{C}- \\ & 19 \mathrm{C} \end{aligned}$ | SDS | 128190 | 12 |
|  | . Parity Generator LT12 <br> . Buffer Inverter No. 1 LTI3 | $\begin{aligned} & 28 \mathrm{~A} \\ & 8 \mathrm{~A}, 30 \mathrm{~A}, 3 \mathrm{C}, \\ & 20 \mathrm{C} \end{aligned}$ | SDS | 123185 | 1 |
|  |  |  | SDS | 123016 | 4 |
|  | . Logic Element LT21 <br> . Switch Comparator LT26 <br> . Terminator Module XT10 | $\begin{aligned} & 3 B, 6 B, 4 C \\ & 13 C \\ & 7 A, 20 A, 4 B, 25 B, \\ & 32 B, 8 C, 15 C, \\ & 10 D \end{aligned}$ | SDS | 126615 | 3 |
|  |  |  | SDS | 126982 | 18 |
|  |  |  | SDS | 116257 |  |

## READER SURVEY

PUBLICATION NO. $\qquad$ TITLE: $\qquad$

IS MATERIAL PRESENTED PROPERLY


WHAT IS YOUR POSITION?
CUSTOMER PERSONNEL

CUSTOMER ORGANIZATION____


HOW DID YOU USE THIS PUBLICATION?

| FOR TROUBLESHOOTING AND REPAIR | $\square$ |
| :--- | ---: |
| FOR PROGRAMMING INFORMATION | $\square$ |
| FOR OPERATING INFORMATION | $\square$ |
| AS A STUDENT | $\square$ |
| AS AN INSTRUCTOR | $\square$ |
| OTHER |  |

SDS PERSONNEL

CUSTOMER ENGINEER

SALES REPRESENTATIVE

SYSTEMS ENGINEER

INSTRUCTOR

STUDENT

OTHER $\qquad$


COMMENTS: $\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

| BUSINESS REPLY MAIL |
| :---: |
| NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES |

POSTAGE WILL BE PAID BY
SCIENTIFIC DATA SYSTEMS
1649 Seventeenth Street
Santa Monica, California 90404

ATTN: TECHNICAL PUBLICATIONS DEPT.

