

.



## **REFERENCE MANUAL**



RADIO CORPORATION OF AMERICA

70-35-601 March 1966 The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

.

.

First Printing: June, 1965 Revised: March, 1966

#### CONTENTS

		Page
INTRODUCTION	RCA Model 70/35 ProcessorRCA Model 70/45 ProcessorRCA Model 70/55 ProcessorOrganization of Data	$1 \\ 1 \\ 2 \\ 2$
	Data Formats	$\frac{1}{2}$
SYSTEMS STRUCTURE	Introduction Main Memory Non-Addressable Main Memory	$4 \\ 4 \\ 5 \\ 5 \\ 5$
	Scratch-Pad Memory Program Control and Arithmetic Unit Input/Output Control Read-Only Memory	5 6 7
INSTRUCTION FORMATS	RR Format RX Format RS Format	8 8 8
	SI Format SS Format	8 8
ADDRESSING		10
PROGRAM INTERRUPT	Introduction	10
	Processor States Processing State P <sub>1</sub>	$\frac{10}{10}$
	Interrupt Response State $P_2$	10
	Interrupt Control State P <sub>3</sub>	11
	Machine Condition State P <sub>4</sub>	11
	Processor State Registers	11
	Program Counter	11
	General Registers	13
	Floating-Point Registers Interrupt Status Registers	$\frac{13}{13}$
	Interrupt Mask Registers	13 14
	Program Mask Registers	15
	Register Addressing	15
	Interrupt Flag Register	16
	Interrupt Conditions	17
	Interrupt Mechanization	23
	Automatic Interrupt Program Controlled Interrupt	23 26
INPUT/OUTPUT	Introduction	30
OPERATION	Input/Output Channels	$\frac{50}{30}$
	Selector Channels	30
	Multiplexor Channel	31

		Page
INPUT/OUTPUT	Input/Output Operational Control	32
OPERATION	Programming Considerations prior to Input/Output Initiation.	32
(Cont'd)	Input/Output Initiation	32
	Channel Servicing	32
	Channel Address Word	34
	Channel Command Word	
	Input/Output Channel Registers	
	Channel Address Register, CAR	
	Channel Command Register-I, CCR-I	
	Channel Command Register-II, CCR-II	
	Assembly/Status Register	40
	Input/Output Instructions	41
	Start Device Instruction	41
	Halt Device Instruction	$\begin{array}{c} 46\\51 \end{array}$
	Test Device Instruction	53
	Check Channel Instruction	55
	Input/Output Status Indicators Condition Code	55
	Channel Status Byte	58
	Standard Device Byte	<b>6</b> 0
	Sense Bytes	<b>6</b> 1
	Channel Servicing	61
	Servicing a Data Transfer	61
	End and Chaining Servicing	67
	Interrupt Servicing	72
MULTI-PROCESSOR	Introduction	76
INSTALLATION	Operational Characteristics	76
	Direct Control Interface	77
	Static Out Lines	77
	Static In Lines	77
	Signal Out Line	77
	External Signal Line	77
	Power Failure Line (PFND)	77
	Power Failure Inhibit In Line (PFIR)	77
	Dual Processor Complex	<b>78</b>
	Master/Satellite Complex	79
	Maximum Multi-Processor Complex	80
	Operational Procedures	81
	Transmission Procedure	81
	Response Procedure	81
PRIVILEGED	Introduction	83
INSTRUCTIONS	Instruction Formats	83
	Interrupt Action	83
	Special Considerations	84
	Load Scratch-Pad (LSP)	86
	Store Scratch-Pad (SSP)	87
	Program Control (PC)	88
	Idle (IDL)	90
	Diagnose (DIG)	91

		Page
PRIVILEGED	Start Device (SDV)	92
INSTRUCTIONS	Halt Device (HDV)	95
(Cont'd)	Test Device (TDV)	97
	Check Channel (CKC)	99
	Insert Storage Key (ISK)	100
	Set Storage Key (SSK)	101
	Write Direct (WRD)	102
	Read Direct (RDD)	103
PROCESSOR STATE	Introduction	104
CONTROL	Instruction Format	104
INSTRUCTIONS	Condition Code Utilization	104
	Interrupt Action	104
	Supervisor Call (SVC)	105
	Set Program Mask (SPM)	106
	Introduction	107
FIXED-POINT	Data Format	107
INSTRUCTIONS	Representation of Numbers	107
	-	107
	Instruction Formats	108
	Condition Code Utilization	105
	Interrupt Action	111
	Load Word (LR) (L)	111
	Load Halfword (LH)	112
	Load and Test (LTR)	113
	Load Complement (LCR)	114
	Load Positive (LPR)	
	Load Negative (LNR)	$\frac{116}{117}$
	Load Multiple (LM)	117
	Add Word (AR) (A)	110
	Add Halfword (AH)	
	Add Logical (ALR) (AL)	120
	Subtract Word (SR) (S)	121
	Subtract Halfword (SH)	122
	Subtract Logical (SLR) (SL)	123
	Compare Word (CR) (C)	124
	Compare Halfword (CH)	125
	Multiply Word (MR) (M)	126
	Multiply Halfword (MH)	127
	Divide (DR) (D)	128
	Convert to Binary (CVB)	129
	Convert to Decimal (CVD)	130
	Store Word (ST)	131
	Store Halfword (STH)	132
	Store Multiple (STM)	133
	Shift Left Single (SLA)	134
	Shift Right Single (SRA)	135
	Shift Left Double (SLDA)	136
	Shift Right Double (SRDA)	137

		Page
DECIMAL	Introduction	138
ARITHMETIC	Data Formats	138
INSTRUCTIONS	Representation of Numbers	139
Markoenona	Instruction Format	139
	Condition Code Utilization	140
	Interrupt Action	140
	Add Decimal (AP)	142
	Subtract Decimal (SP)	143
	Zero and Add (ZAP)	144
	Compare Decimal (CP)	145
	Multiply Decimal (MP)	146
	Divide Decimal (DP)	147
	Pack (PACK)	148
	Unpack (UNPK)	149
	Move with Offset (MVO)	150
LOGICAL	Introduction	151
INSTRUCTIONS	Data Format	151
	Instruction Formats	152
	Condition Code Utilization	153
	Interrupt Action	153
	Move (MVI) (MVC)	154
	Move Numerics (MVN)	155
	Move Zones (MVZ)	156
	Compare Logical (CLR) (CL) (CLI) (CLC)	157
	AND (NR) (N) (NI) (NC)	158
	$\begin{array}{c} OR (OR) (O) (OI) (OC) \\ \hline \\ Predering (OP (XP) (X) (YL) (YC)) \end{array}$	159
	Exclusive OR (XR) (X) (XI) (XC)	160
	Test Under Mask (TM)	161
	Insert Character (IC)	162
	Store Character (STC)	163
	Load Address (LA)	164
	Translate (TR)	165
	Translate and Test (TRT)	166
	Edit (ED)	167
	Edit and Mark (EDMK)	170
	Shift Left Single Logical (SLL)	$\begin{array}{c} 172 \\ 173 \end{array}$
	Shift Right Single Logical (SRL)Shift Left Double Logical (SLDL)	173
	Shift Right Double Logical (SRDL)	$174 \\ 175$
		179
BRANCHING	Introduction	176
INSTRUCTIONS	Sequential Execution	176
	Instruction Formats	176
	Interrupt Action	177
	Branch on Condition (BCR) (BC)	178
	Branch and Link (BALR) (BAL)	179
	Branch on Count (BCTR) (BCT)	180
	Branch on Index High (BXH)	181
	Branch on Index Low or Equal (BXLE)	182
	Execute (EX)	183

		Page
FLOATING-POINT	Introduction	184
INSTRUCTIONS	Data Formats	184
	Representation of Numbers	185
	Normalization	185
	Instruction Formats	185
	Condition Code Utilization	186
	Interrupt Action	187
	Load (LER) (LE) (LDR) (LD)	$\frac{188}{189}$
	Load and Test (LTER) (LTDR)	189
	Load Complement (LCER) (LCDR) Load Positive (LPER) (LPDR)	190
	Load Negative (LNER) (LNDR)	192
	Add Normalized (AER) (AE) (ADR) (AD)	192
	Add Unnormalized (AUR) (AU) (AWR) (AW)	195
	Subtract Normalized (SER) (SE) (SDR) (SD)	196
	Subtract Unnormalized (SUR) (SU) (SWR) (SW)	197
	Compare (CER) (CE) (CDR) (CD)	198
	Halve (HER) (HDR)	199
	Store (STE) (STD)	200
	Multiply (MER) (ME) (MDR) (MD)	201
	Divide (DER) (DE) (DDR) (DD)	202
OPTIONAL	Feature 5001 — Memory Protect	203
FEATURES	Feature 5002 — Elapsed Time Clock	203
	Feature 5003 — Direct Control	204
	Feature 5015 — Selector Channel	204
	Feature 5016 — Selector Channel	204
	Feature 5020 — Selector Channel	204
	Feature 5022 — Selector ChannelFeature 5024 — Selector Channel	$\begin{array}{c} 204 \\ 204 \end{array}$
	Feature 5024 — Selector Channel         Feature 5030 — Selector Channel	$\frac{204}{204}$
	Feature 5030 — Selector Channel         Feature 5031 — Selector Channel	$204 \\ 204$
	Emulator Options	$\frac{204}{204}$
		204
APPENDICES	A — Summary of Instructions	208
	B — Program Interrupts	228
	C — Input/Output Service Request	230
	D — Extended Binary-Coded-Decimal Interchange Code	231
	E — American Standard Code for Information Interchange	232
	F Character Codes	233
	G — Powers of Two Table	238
	H — Hexadecimal-Decimal Number Conversion	239
	I — Scratch-Pad Memory Layout and Register Assignments	247
	Table 1 Pagie Houndaring Marking System	A
LIST OF TABLES	Table     1. Basic Hexadecimal Marking System       Table     9. 70/25       Table     9. 70/25	4
	Table   2. 70/35-45-55   Memory Capacities     Table   2. Main Main	5
	Table       3. Main Memory Capacity and Multiplexor Sets/Devices         Table       4. Main Memory Capacity and Multiplexor Sets/Devices	5
	Table   4. Use of General Registers	9
	Table5. Processor State Registers	11
	Table6. InstructionLengthCodes	11

#### Page

		Page
LIST OF TABLES	Table    7. Interrupt    State    Identifier    Codes    Codes	13
(Cont'd)	Table    8. Program Indicator Codes	13
	Table         9. Register Addressing in Processor States	15
	Table 10. Interrupt Conditions and Priority	16
	Table 11. Interrupt Conditions	18
	Table 12. Command Code Operations	34
	Table 13. Input/Output Channel Registers	39
LIST OF	Figure 1. Data Formats	2
ILLUSTRATIONS	Figure 2. Functional Logic of Automatic Interrupt	24
	Figure 3. Functional Logic of Program Control Instruction	27
	Figure 4. Functional Logic of Start Device Instruction	42
	Figure 5. Functional Logic of Halt Device Instruction	48
	Figure 6. Functional Logic of Test Device Instruction	52
	Figure 7. Functional Logic of Check Channel Instruction	54
	Figure 8. Functional Logic of Servicing a Data Transfer	62
	Figure 9. Functional Logic of End and Chaining Servicing	68
	Figure 10. Functional Logic of Interrupt Servicing	<b>74</b>
	Figure 11. Dual-Processor Complex	78
	Figure 12. Master/Satellite Complex	79
	Figure 13. Maximum Multi-Processor Complex	80

Instruction Index

**Privileged Instructions** 

**Processor State Control Instructions** 

**Fixed-Point Instructions** 

## INSTRUCTION INDEX

The index marks at the right edge of this page line up with similar index marks in the text. By merely examining the page edges, the reader can quickly locate a category of instructions.

Appendix A summarizes the instruction set for the 70/45-55 Processors, including timing, formats and condition codes.

#### **Decimal Arithmetic Instructions**

Logical Instructions

**Branching Instructions** 

**Floating-Point Instructions** 



1.2

Frontispiece

#### INTRODUCTION

#### RCA MODEL 70/35 PROCESSOR

• The RCA Model 70/35 Processor is the small-scale member of the 70/45, 70/55 product line. It is a powerful, solid-state, general-purpose, digital processor. It is the main element of a system handling small to medium-large data processing applications. This processor is capable of handling commercial, scientific, and communications applications. The internal logic is controlled by microinstructions stored in a read-only control memory.

All instructions, character codes, formats, interrupt facilities, and programming features are functionally the same as corresponding features on the Model 70/45 and 70/55 Processors. Programs may be interchanged between processors provided:

- 1. Systems features are equivalent.
- 2. Programs are written to be independent of strict timing considerations.
- 3. Programs are restricted to specified functions and do not utilize unspecified characteristics peculiar to the hardware of any one of the processors.

The 70/35 is a variable-format processor consisting of main memory, read only control memory, non-addressable memory, program control, and input/output control. Internal logic processes one byte at a time. However, internal transmission paths are two bytes such that addresses and sometimes data are transferred two bytes at a time.

> All instructions, character codes, interrupt facilities, and programming features are functionally the same as corresponding features on the Model 70/35 and 70/55 Processors. Programs can be interchanged between processors provided that:

- 1. Systems features are equivalent.
- 2. Programs are written to be independent of strict timing considerations.
- 3. Programs are restricted to specified functions and do not use unspecified characteristics peculiar to the hardware of either processor.

The 70/45 is a halfword-organized, variable-format processor consisting of main memory, non-addressable main memory, scratch-pad memory, read-only memory, program control and arithmetic unit, and input/output control.



NOTE: Numbers in upper right corners of blocks indicate number of bits used.

Figure 1. Data Formats

RCA MODEL 70/55 PROCESSOR	◆ The RCA Model 70/55 Processor, largest of the open-ended Spectra 70 Series, satisfies the most sophisticated data processing, scientific problem solving, or communications systems requirements. Its order code is imple- mented by processor logic, resulting in extremely fast data transmission and instruction execution rates.					
	All instructions, character codes, interrupt facilities, and program- ming features are functionally the same as corresponding features on the Model 70/35 and 70/45 Processors Programs can be interchanged between the processors provided that:					
	1. Systems features are equivalent.					
	2. Programs are written to be independent of strict timing considera- tions.					
	3. Programs are restricted to specified functions and do not use unspecified characteristics peculiar to the hardware of either processor.					
	The 70/55 is a word-organized, variable-format processor consisting of main memory, non-addressable main memory, scratch-pad memory, program control and arithmetic unit, and input/output control.					
ORGANIZATION OF DATA	$\blacklozenge$ The following definitions describe the various levels of data organization for the 70/35-45-55 Processors:					
Bit	• A bit is a single binary digit having the value of either zero or one.					
Byte	• A byte consists of eight information bits. It represents two decimal digits, one alphabetic character, or one special symbol.					
Halfword	• A halfword consists of two consecutive bytes beginning on a main memory location that is a multiple of two.					
Word	$\blacklozenge$ A word consists of four consecutive bytes beginning on a main memory location that is a multiple of four.					
Doubleword	• A doubleword consists of eight consecutive bytes beginning on a main memory location that is a multiple of eight.					
Item/Field	• An item/field consists of any number of bytes that specify a particular unit of information (numeric field, alphabetic name, street address, stock number, etc.).					
Record	• A record consists of one or more related items.					
DATA FORMATS	• The basic unit of information in the $70/35$ , $70/45$ and $70/55$ Processors is a byte, which is the smallest addressable unit. A byte consists of eight information bits. The parity bit ensures the accuracy of all bytes accessed by the processor. Odd parity is used in all processors.					
	The internal code representation in the 70/35, 70/45 and 70/55 is either the Extended Binary-Coded-Decimal Interchange Code (EBCDIC) or the American Standard Code for Information Interchange (ASCII) as					

There are eight distinct formats for data in main memory (see figure 1). Further explanation of each format appears in the instruction sections of this manual.

specified by program. (See Appendices D and E.)

#### NUMBERING SYSTEM

• Since binary addresses are cumbersome to work with, the hexadecimal numbering system has been adopted to represent characters and addresses in the 70/35-45-55 Processors. The hexadecimal system has a base of 16. The first ten marks are represented by decimal numbers zero (0) through nine (9); the last six marks are represented by the letters A through F.

The basic hexadecimal marking system and its binary and decimal equivalent are specified in table 1. (See also Appendix H.)

Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)	Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)
0	0000	0	8	1000	8
1	0001	1	9	1001	9
2	0010	2	Α	1010	10
3	0011	3	в	1011	11
4	0100	4	С	1100	12
5	0101	5	D	1101	13
6	0110	6	${f E}$	1110	14
7	0111	7	$\mathbf{F}$	1111	15

#### Table 1. Basic Hexadecimal Marking System

#### SYSTEMS STRUCTURE

INTRODUCTION

♦ The RCA 70/35-45-55 Processors consist of main memory, nonaddressable main memory, scratch-pad memory, (or equivalent scratchpad memory in the 70/35), program control and arithmetic unit, and input/output control. In addition, the 70/35-45 Processors contain a read-only memory.

#### MAIN MEMORY

• The main memory of the RCA 70/35-45-55 Processors is central storage for both data to be processed and the controlling instructions. Main memory consists of planes of magnetic cores, with each core representing one binary digit. The smallest addressable unit of information in main memory is one byte (eight bits).

The basic cycle time of these processors is the time required to access and transfer a halfword (70/35-45) or a full word (70/55) from main memory to the memory register and regenerate the information in main memory. For the 70/35-45 Processors, the memory cycle time is 1.44 microseconds; for the 70/55 Processor, the memory cycle time is 0.84 microseconds.

Table 2 indicates the various main memory capacities and corresponding model number for the three Processors.

#### MAIN MEMORY

(Cont'd)

Table 2	70/35	45-55	Memory	Capacities
iupie Z.	10/05		memory	Cuputilies

Model Number	Capacity (in Bytes)	Model Number	Capacity (in Bytes)	Model Number	Capacity (in Bytes)
70/35C	16,384	70/45D	32,768	70/55E	65,536
$70/35 \mathrm{D}$	32,768	$70/45\mathrm{E}$	65,536	$70/55\mathrm{F}$	131,072
70/35E	65,536	$70/45\mathrm{F}$	131,072	70/55G	262,144
70/45C	16,384	70/45G	262,144	$70/55\mathrm{H}$	524,288

The first 128 locations of main memory are reserved for processor use and must not be used by the program.

#### NON-ADDRESSABLE MAIN MEMORY

♦ A non-addressable main memory, is in addition to main memory and cannot be addressed by programming. It contains the subchannel registers that control the operation of input/output devices on the multiplexor channel. A set of three 32-bit registers services each device on the multiplexor channel. The number of subchannel register sets and the number of devices that can be connected to the multiplexor channel are determined by the capacity of main memory, which is given in table 3.

#### Table 3. Main Memory Capacity and Multiplexor Sets/Devices

Capacity of Main	N	o. of Multiplexor Subchan Register Sets/Devices	nel
Memory (Bytes)	70/35	70/45	70/55
16,384	64	64	Not Applicable
32,768	192	128	Not Applicable
65,536	192	256	256
131,072	Not Applicable	256	256
262,144	Not Applicable	256	256
524,288	Not Applicable	Not Applicable	256

#### SCRATCH-PAD MEMORY

• The scratch-pad memory is a micromagnetic storage device consisting of 128 four-byte words, the access time of which is 300 nanoseconds. Each word in scratch-pad memory is uniquely addressed.

The following registers are contained in scratch-pad memory. (See also Appendix H.):

- 1. *Processor Utility Registers* All locations designated as processor utility registers are used by the processor for program control and cannot be used by the program.
- 2. *General Registers* These locations are the general registers for each processor state. These registers are used by the program for base addressing, for indexing, or for storing operands.
  - *Note:* The RCA/35-45-55 Processors have four processor states that pertain to system and program interrupts (see page 9).
- 3. Interrupt Mask Registers An Interrupt Mask register for each processor state permits or inhibits 32 interrupt conditions.

SCRATCH-PAD MEMORY (Cont'd)	4. Interrupt Status Registers — An Interrupt Status register for each processor state stores interrupt identification information and operational control information. This register contains indications of the last state interrupted, the protection key, the decimal mode (ASCII or EBCDIC), the privileged mode bit, and the supervisor call identification.
	5. <i>Program Counter</i> — A Program Counter for each processor state contains the main memory address of the next instruction to be executed, the condition code, the instruction length code, and the program mask.
	6. Input/Output Channel Registers — A set of six registers for each selector channel controls input/output operation. A set of four registers for the multiplexor channel controls initiation and termination of input/output operations on the multiplexor channel.
	7. Floating-Point Registers — Four floating-point registers (each is two words long) are used in floating-point arithmetic.
	8. Interrupt Flag Register — One Interrupt Flag register is pro- vided. When an interrupt condition occurs, a bit associated with this condition is set in the Interrupt Flag register.
	<i>Note:</i> On the 70/35, the Scratch-Pad Memory is contained in non-addressable main memory.
PROGRAM CONTROL AND ARITHMETIC UNIT	• The program control and arithmetic unit in the Model 70/45 and 70/55 Processors interprets and executes the instructions stored in main memory. Registers and indicators monitor the sequence of operations, perform auto- matic accuracy checks, and communicate with the RCA standard interface in the control of input/output devices.
INPUT/OUTPUT CONTROL	• The RCA 70/35, 70/45 and 70/55 Processors communicate with all input/output devices through the RCA standard interface.
	The 70/35 Processor can have up to two selector channels (optional). Each selector channel contains two standard interface trunks. Each standard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.
	The $70/45$ Processor can have up to three selector channels (optional). Each selector channel contains two standard interface trunks. Each stan- dard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.
	The 70/55 Processor can have up to six selector channels (optional). Each selector channel contains four standard interface trunks. Each stan- dard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.
	In addition to the selector channels, a multiplexor channel is standard equipment on the $70/35$ , $70/45$ and $70/55$ Processors. The multiplexor channel on the $70/35$ contains seven standard interface trunks. Each trunk controls one device subsystem. An eighth trunk is provided on the multiplexor for exclusive use of the *Model $70/97$ Console.

INPUT/OUTPUT CONTROL (Cont <sup>*</sup> d)	The multiplexor channel on the $70/45$ and $70/55$ contains eight standard interface trunks. Each trunk controls one device subsystem. A ninth trunk is provided on the multiplexor for exclusive use of the *Model 70/97 Console. All trunks on the multiplexor channel can operate simultaneously. Also, the multiplexor channel and all selector channels can operate simultaneously.
READ-ONLY MEMORY	♦ Read-Only Memory is a standard feature of both the Spectra 70/35 and 70/45 Processors. The 70/35 ROM consists of 1,024 54-bit words (each containing two microinstructions of 27-bit length); and the 70/45 ROM consists of 2,048 54-bit words (each containing one microinstruction of 53-bit length). In addition both the 70/35 and 70/45 ROM each contain a 12-bit address register and a 54-bit memory register.
	The wired-in microprogram logic contained in these read-only memory banks control the elementary operations of the $70/35$ and $70/45$ . The effective cycle time of both ROM banks is 480 nanoseconds with a 54-bit access.
	The 70/35 Processor can be ordered with <i>one</i> additional ROM bank containing the microinstructions for either the 1401 or the RCA 301 Emulator feature (but not both). The 70/45 Processor can be ordered with <i>two</i> additional ROM banks containing the microinstructions for any combination of the available Emulator features.
	Although the Read-Only Memory is a standard feature in the $70/35$ and $70/45$ , it is not accessible by programming and the programmer need not be familiar with the detailed method of operation of the ROM.
INSTRUCTION FORMATS	• The five basic instruction formats express, in general terms, the opera- tion to be performed as follows:
INSTRUCTION FORMATS	
	tion to be performed as follows:
	tion to be performed as follows: RR = register-to-register
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows:
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3$ — four-bit general register designation used for an operand
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3 - $ four-bit general register designation used for an operand $X_2 - $ four-bit general register designation used for indexing $B_1, B_2 - $ four-bit general register designation used for base
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3 -$ four-bit general register designation used for an operand $X_2$ four-bit general register designation used for indexing $B_1, B_2$ four-bit general register designation used for base addressing
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3 - $ four-bit general register designation used for an operand $X_2 - $ four-bit general register designation used for indexing $B_1, B_2 - $ four-bit general register designation used for base addressing $D_1, D_2 - 12$ -bit displacement
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3 - $ four-bit general register designation used for an operand $X_2 - $ four-bit general register designation used for indexing $B_1, B_2 - $ four-bit general register designation used for base addressing $D_1, D_2 - 12$ -bit displacement $I_2 - $ eight-bit immediate operand
	tion to be performed as follows: RR = register-to-register RX = register-to-indexed main memory RS = register-to-main memory SI = main memory and immediate operand operation SS = main memory to main memory The instruction subfields are defined as fellows: $R_1, R_2, R_3 - $ four-bit general register designation used for an operand $X_2 - $ four-bit general register designation used for indexing $B_1, B_2 - $ four-bit general register designation used for base addressing $D_1, D_2 - 12$ -bit displacement $I_2 - $ eight-bit immediate operand $L_1, L_2 - $ four-bit operand length specification

(zero) as a standard.

#### **RR FORMAT** $\blacklozenge$ The contents of the general register specified by $R_1$ is the first operand. The contents of the general register specified by $R_2$ is the second operand. In floating-point operations, $R_1$ designates the address of the floating-point register that contains the first operand. $R_2$ designates the floating-point register that contains the second operand. The first and second operands can be the same and are designated by identical $R_1$ and $R_2$ addresses.

	Op Code			$R_1$		$ m R_2$
0		7	8	11	12	15

#### **RX FORMAT**

• The contents of the general register specified by  $R_1$  is the first operand. To obtain the address of the second operand, the contents of the general registers specified by  $X_2$  and  $B_2$  are added to the  $D_2$  field. In floating-point operations,  $R_1$  designates the floating-point register that contains the first operand.

	Op Code			R <sub>1</sub>		X <sub>2</sub>		$B_2$		$D_2$	
0		7	8	11	12	15	16	19	20		31

**RS FORMAT** 

L

• The RS format is used by shift instructions, branching instructions, and load/store multiple instructions.

	Op Code			R <sub>1</sub>		$R_3$		$B_2$		$D_2$	
0		7 8		11	11 12		16	19	20		31

**Shift Instructions**  $\blacklozenge$  The contents of the general register specified by  $R_1$  is the first operand. The contents of the general register specified by  $B_2$  are added to the  $D_2$  field. The sum specifies the number of bits of shifting to be done by the shift operation. The  $R_3$  field is ignored.

**Branching Instructions**  $\blacklozenge$  The contents of the general register specified by  $R_1$  is the first operand. The contents of the general register specified by  $B_2$  are added to the  $D_2$  field to obtain the branch address. The contents of the general register specified by  $R_3$  is the third operand.

**Load/Store Multiple** Instructions  $\blacklozenge$  The R<sub>1</sub> and R<sub>3</sub> fields specify the general register boundaries. The contents of the general register specified by B<sub>2</sub> are added to the D<sub>2</sub> field to obtain the main memory address of the second operand.

**SI FORMAT**  $\blacklozenge$  The contents of the general register specified by  $B_1$  are added to the contents of the  $D_1$  field to obtain the address of the first operand. The second operand is the immediate eight-bit byte in the  $I_2$  field of instruction.

	Op Code		· I <sub>2</sub>		B1		D <sub>1</sub>	
0	7	8	3 15	16	19	20		31

# **SS FORMAT** $\blacklozenge$ The contents of the general register specified by $B_1$ are added to the contents of the $D_1$ field to obtain the address of the leftmost byte of the first operand. The $L_1$ field specifies the number of additional bytes in the operand that are to the right of the first operand address. To obtain the second operand address, the contents of the general register specified by

## **SS FORMAT** (Cont'd) $B_2$ are added to the contents of the $D_2$ field. The $L_2$ field specifies the number of additional bytes in the operand that are to the right of the second operand address. The L field specifies the number of additional bytes that are to the right of the first and the second operand address.

Op Cod			j	L			B1		D1		Ŧ	3 <sub>2</sub>		$D_2$	
op cou			$L_1$	$L_2$		21			21		-	-2		52	
0	7	8	11	12	15	16	19	20		31	32	35	36		47

#### Notes

- 1. A zero appearing in the X<sub>2</sub>, B<sub>1</sub> or B<sub>2</sub> fields indicates an absence of the corresponding address or shift-amount component. An instruction can specify the same general register both for address modification and for operand location.
  - 2. Address modification is completed before the execution of an operation.
  - 3. The results replace the first operand (except in Store Character instruction), where the result replaces the second operand.
  - 4. A variable-length result is never stored outside the field specified by the address and length.
  - 5. The contents of all registers and main memory locations not specified by an instruction remain unchanged except for the Edit and Mark instruction and the Translate and Test instructions. These instructions automatically use certain general registers as given in table 4.

Processor State*	Edit and Mark	Translate and Test
P <sub>1</sub>	GR 1	GR 1 and 2
$P_2$	GR 1	GR 1 and 2
$P_3$	GR 13	GR 13 and 14
$P_4$	GR 9	GR 9 and 10

#### Table 4. Use of General Registers

\* Processor States are discussed on page 9.

#### ADDRESSING

• Locations in main memory are consecutively numbered starting with zero. In forming an address, the base address  $(B_1 B_2)$  and the index  $(X_2)$  are treated as unsigned 24-bit positive binary numbers. The displacement  $(D_1 D_2)$  is treated as a 12-bit positive binary number. The three are added together as absolute binary numbers and overflow is ignored. The results of these additions is an effective address of up to 24-bits depending on the processor model as follows:

70/35 — yields a 16-bit effective address

70/45 — yields an 18-bit effective address

70/55 — yields a 24-bit effective address

Any address which is within the effective address as shown above, but specifies memory not available in the particular installation, causes an interrupt to occur. Any address which is outside the effective address as shown above is ignored. However, to maintain program compatibility on all processors, all addressing should assume a 24-bit effective address. Negative indexing may be achieved by address wrap-around since overflow bits over the 24-bit address are ignored.

#### PROGRAM INTERRUPT

INTRODUCTION

• Program interrupts occur as a result of errors in data or instruction specifications, input/output operations, external signals, equipment malfunctions or arithmetic errors. The instruction being executed at the time of the interrupt can be completed, suppressed, or terminated depending on the cause of the interrupt.

An interrupt can be inhibited or permitted in any state through programming. If an interrupt occurs and is permitted, conditions existing in the interrupted state are automatically stored. Control is then passed to the Interrupt Control State  $P_3$  or Machine Condition State  $P_4$ , depending on the cause of the interrupt. (See Processor States below.) The priority of the interrupt is established and an analysis is made to determine the proper linkage to the Interrupt Response State  $P_2$  so that the interrupt may be processed. After interrupt processing is completed, control is returned to the state which was last interrupted, and normal processing is resumed.

If several interrupts occur at the same time, the one having the highest priority is processed. The remaining interrupts are processed in turn, depending on their priority.

#### PROCESSOR STATES

◆ The RCA 70/35, 70/45 and 70/55 Processors have four processor states that provide control of system and program interrupts. Programs can be executed in any one of the states, because each state is completely independent and has its own set of registers. The processor states and their functions are as follows:

**Processing State P**<sub>1</sub>  $\blacklozenge$  The Processing State P<sub>1</sub> interprets and executes the user's program. This processing state is the problem-oriented state.

Interrupt Response<br/>State  $P_2$  $\blacklozenge$  The Interrupt Response State  $P_2$  performs specific program tasks as<br/>dictated by the Interrupt Control State  $P_3$ .

Interrupt Control State P<sub>3</sub>

**Machine Condition** 

State P<sub>4</sub>

• The Interrupt Control State  $P_3$  is automatically entered when an interrupt is recognized that is other than one caused by a machine check or power failure. In this state, programming is responsible for performing a detailed analysis of the cause of the interrupt and establishing its priority. After these functions are performed, linkage is provided to the related interrupt processing routine in the Interrupt Response State  $P_2$ .

• The Machine Condition State  $P_4$  is entered whenever a machine check or power failure occurs. In this state, programming analyzes the cause of a machine interrupt and establishes its priority. Control is then transferred to the Interrupt Response State  $P_2$ , so that an indication of the cause of interrupt can be given to the operator.

#### PROCESSOR STATE REGISTERS

• Registers are provided in scratch-pad memory, for each processor state as given in table 5.

D		St	ate		
Register	<b>P</b> 1	P <sub>2</sub>	P <sub>3</sub>	P4	
Program Counter	1	1	1	1	
General Registers	16	16	6	5	
Floating-Point Registers	4	*	*	*	
Interrupt Status Register	1	1	1	1	
Interrupt Mask Register	1	1	1	1	

Table 5. Processor State Registers

\* Floating-point instructions executed in any of the processor states use the floatingpoint registers assigned to  $P_1$ .

Because each processor state has its own general registers, Interrupt Status Register and Interrupt Mask Register, storing and reloading these registers is not necessary during interrupt processing.

#### **Program Counter**

• The Program Counter (P counter) is a 32-bit register that is located in scratch-pad memory. A separate P counter is provided for each of the four processor states.

The format of the P counter is as follows:

ſ	IL	С	0	CC	Pr	ogram N	lask		Next Instruction Address	
-	0	1	2	3	4		7	8		31

Bit Positions 0 and 1 contain the instruction length code. When an interrupt occurs and is taken, or a Program Control instruction is executed, the length of the last instruction executed in the terminated state, before the interrupt condition occurred, is stored in bit positions 0 and 1 as given in table 6. The instruction length code is always generated from the operation code of the instruction.

Table 6. Instruction Length Codes

ILC	Length in Bytes
01	Two-byte instruction.
10	Four-byte instruction.
11	Six-byte instruction.

Program Counter (Cont'd)

#### Notes:

- 1. If the interrupt condition is an operation code trap, the length of the instruction causing the interrupt is generated from the operation code and is stored in bit positions 0 and 1 as given in table 6.
- 2. The instruction length code is unpredictable if the interrupt was caused by one of the following:

Power Failure

Machine Check

Address Error (only if the address error was caused by an invalid instruction address)

Bit Positions 2 and 3 contain the condition code. When an interrupt occurs or a Program Control instruction is executed, the condition code is moved from a machine register, where it is maintained for instruction execution, and stored in this field of the P counter of the state being terminated. The condition code in this field of the P counter of the state being initiated is moved into a machine register where it is maintained for possible future use.

Bit Positions 4 through 7 contain the program mask. When an interrupt occurs or a Program Control instruction is executed, the program mask is moved from the machine register, where it is maintained for instruction execution, and stored in bits 4 through 7 of the P counter of the state being terminated. The program mask in this field of the P counter of the state being initiated is moved into the machine register where it is maintained for possible future use.

Note: On the 70/35 Processor, there is *no* machine register used to maintain the program mask during instruction execution. The program mask is always maintained in the P counter of each state. Consequently, when an interrupt occurs or a Program Control instruction is executed on the 70/35 the program mask is not affected.

Bit Positions 8 through 31 contain the next instruction address. This field stores the address of the next instruction in main memory to be staticized by the appropriate processor state. Each time an instruction is staticized, the P counter is updated to the next instruction. This field is left intact whenever an interrupt requires switching to a new processor state.

*Note:* Because the scratch-pad memory on the 70/35 is a portion of nonaddressable main memory, a special machine register is incorporated into this processor to speed up staticizing time. This machine register contains the next instruction address and is updated each time an instruction is staticized. When an interrupt occurs or a Program Control instruction is executed, the next instruction address is moved from the machine register where it is maintained and is stored in bits 8 through 31 of the P counter of the state being terminated. The next instruction address in this field of the state being initiated is moved into the machine register where it is maintained for the initiated state. **General Registers**  $\blacklozenge$  A separate set of general registers is assigned to each processor state. Each general register is 32 bits long. Sixteen general registers are assigned to P<sub>1</sub> and P<sub>2</sub>, six general registers are assigned to P<sub>3</sub> and five general registers are assigned to P<sub>4</sub>. These registers serve as operands, base address registers, or index registers.

**Floating-Point Registers** Four floating-point registers are provided. Each floating-point register is 64 bits long (double length). These registers are used only in floating-point arithmetic. The floating-point registers can be used by any of the processor states.

#### 

The format of each Interrupt Status register is as follows:

	IS		00	00	F	γI	K	EY	Α	E	EB		0000000			Call		
(	0	2	3	5	6	7	8	11	12	13	14	15	16		23	24		31

Bit Positions 0 through 2 contain the interrupt state identifier. When an interrupt occurs, the number of the processor state being interrupted is stored in this field of the processor state being initiated as given in table 7.

ISI	Definition
000	$P_4$ was interrupted.
001	$P_3$ was interrupted.
010	$P_2$ was interrupted.
011	$P_1$ was interrupted.

Bit Positions 3 through 5 are not used and must be zeros.

Bit Positions 6 and 7 contain the program indicators. When an interrupt occurs due to a parity error in Main Memory or Scratch Pad Memory, the program indicators are stored in this field in  $P_4$  as given in Table 8.

Table 8.	Program	Indicator	Codes
----------	---------	-----------	-------

Program Indicators	Definition			
00	Neither error has occurred.			
01	Scratch Pad Memory parity error has occurred.			
10	Main Memory parity error has occurred.			
11	Scratch Pad Memory parity error and Main Memory parity error have occurred.			

Note: On the 70/35 Processor, the program indicators are always zeros since Scratch Pad Memory is a part of non-addressable main memory.

Interrupt Status Registers (Cont'd) Bit Positions 8 through 11 contain the memory protection key. This field is set by the program to indicate the desired protection key. When an interrupt occurs or a Program Control instruction is executed, the memory protection key is extracted from this field of the processor state being initiated and placed in a machine register where it performs the memory protect function. The four-bit key provides a possible 15 keys ranging from  $(1)_{16}$  to  $(F)_{16}$ . Each 2,048-byte block of main memory has its individual machine register for the protection key. When the key related to the current processor state and the key related to the main memory block are equal, or either is zero, the main memory block accepts a data store. Conversely, if the keys do not match, and neither is zero, an address error (protection) interrupt occurs.

*Note:* If the memory protect feature is not installed, this field must be zero.

Bit Position 12 designates the internal decimal code. When an interrupt occurs or a Program Control instruction is executed, the decimal code (either ASCII or EBCDIC) for the processor state being initiated is established by the setting of this bit. If the bit is 1, ASCII Code is established; if the bit is 0, EBCDIC is established.

*Note:* The setting of this Decimal Code does not affect any automatic translation of data read into or written from the processor. The Decimal Code is used to determine what zone configuration (ASCII or EBCDIC) is to be established internally when executing the decimal arithmetic instruction set, the Edit instruction, and the Edit and Mask instruction.

Bit Positions 13 and 14 are used when an Emulator feature is included in the system. If an Emulator feature is not installed, this field must be zero or an address error interrupt occurs (for further details, refer to the Emulator Reference Manual).

Bit Position 15 is the non-privileged mode bit. This field is set by the program to indicate the privileged status of the processor state being initiated. If N = 0, the initiated processor state runs in the privileged mode, allowing execution of the privileged instructions; if N = 1, the processor state runs in the non-privileged mode, inhibiting the execution of the privileged instructions.

Bit Positions 16 through 23 are not used and must be zeros.

Bit Positions 24 through 31 is the call field. This field is set during the execution of a Supervisor Call instruction. The  $R_1$  and  $R_2$  field of this instruction provide a code which is placed into the call field of the Interrupt Status register of the processor state in which the Supervisor Call instruction is issued. This code provides linkage to the program required to accomplish the purpose of the Supervisor Call instruction.

Interrupt Mask Registers

• The Interrupt Mask register is a 32-bit register. A separate register is provided for each of the four processor states. Each bit in the Interrupt Mask register is associated with an interrupt condition. A 0 bit in any bit position in this register inhibits the associated interrupt condition; a 1 bit in any bit position in this register permits the associated interrupt condition.

Interrupt Mask Registers	Importar	it:					
(Cont'd)	1. The Power Failure and Machine Check interrupts must be inhib- ited in the Machine Condition State $P_4$ . The mask bits in the Interrupt Mask register for these interrupt conditions must always be zero. This is a program restriction.						
	Control	State P <sub>3</sub> .	The mas	r interrupt must be inhib sk bit in the Interrupt M ways be zero. This is a prog	lask register for this		
Program Mask Registers	◆ In addition to the Interrupt Mask register, a Program Mask regist is also provided for each state. The Program Mask register is not contain in main memory or scratch-pad memory. It is a separate machine regist which is set by the non-privileged instruction, Set Program Mask, and applies to the following interrupt conditions:						
			S	ignificance error.			
				Exponent underflow.			
				Decimal overflow.			
			r	'ixed-point overflow.			
Register Addressing	<ul> <li>The program mask bit settings have priority over the bit settings in the Interrupt Mask register for the above four program interrupts. A 0 bit in any bit position in this register cancels the interrupt condition if it occurs. A 1 bit in any bit position in this register indicates that the Interrupt Mask register is to be examined. If an interrupt condition occurs and is inhibited by the Interrupt Mask register, it remains pending until it is serviced (permitted).</li> <li>Register addressing in each of the processor states is given in table 9.</li> </ul>						
		T G D	ie 7. kegisi	ter Addressing in the Processo			
	Register			Processor States			
	Number	P1	P <sub>2</sub>	P <sub>3</sub>	P4		
	0	GR	GR	IMR. P <sub>1</sub> State	Processor Utility		
	1	GR	GR	ISR, $P_1$ State	Processor Utility		
	2	GR	GR	P counter, $P_1$ State	Processor Utility		
!	3	GR	GR	Interrupt Flag Register	Processor Utility		
	4	GR	GR	IMR, P <sub>2</sub> State	Processor Utility		
	5	GR	GR	ISR, $P_2$ State	Processor Utility		
	6	GR	GR	P counter, P $_2$ State	Processor Utility		
	7	GR	$\mathbf{GR}$	GR	Processor Utility		
	8	GR	$\mathbf{GR}$	$IMR$ , $P_3$ State	GR		
	9	GR	$\mathbf{GR}$	ISR, P <sub>3</sub> State	GR		
	10	GR	GR	P counter, $P_3$ State	GR		
	11	GR	GR	GR	GR		
	12	GR	GR	GR	IMR, P <sub>4</sub> State		
	13	GR	GR	GR	ISR, $P_4$ State		
	14	GR	GR	GR	P counter, P <sub>4</sub> State		
	15	GR	GR	GR/Weight	GR/Weight		

15

GR

GR = General RegisterIMR = Interrupt Mask Register ISR = Interrupt Status Register

GR/Weight

Register Addressing	Notes:							
(Cont'd)	iste not add the pad by Pad stru be priz 2. Flo str	<ol> <li>The P counter, Interrupt Status register, and Interrupt Mask ister for processor state P<sub>1</sub>, P<sub>2</sub> and P<sub>3</sub> can be addressed by reg notation (R<sub>1</sub>, R<sub>2</sub> or R<sub>3</sub> field of an instruction) in processor state only. The P counter, ISR and IMR for processor state P<sub>4</sub> can addressed by register notation in processor state P<sub>4</sub> only. Bee the P counter, the ISR's and the IMR's are contained in scrapad memory, they can be addressed in any of the processor state pad instruction. However, these instructions are privileged structions and the processor state in which they are executed a be running in the privileged mode. (Bit position 15 of the appriate Interrupt Status register must be set to zero.)</li> <li>Floating-Point registers may be addressed by floating-point structions only, and are addressed as 0, 2, 4 and 6 in all processor states.</li> </ol>						
Interrupt Flag Register	Interrupt I ciated with If the corr	nterrupt Flag register is a 32-b Flag register. When an interrup in the specific interrupt is set in responding bit in the Interrupt , an interrupt occurs.	t condition the Int	on occurs, a errupt Flag	bit asso- register.			
	<i>Note:</i> If the interrupt condition is one of the four program interrupts, the corresponding bit in the Program Mask register must also be set to cause an interrupt.							
	The Interrupt Flag register is scanned on a priority basis and the highest priority interrupts are serviced first. Each interrupt condition is assigned a specific weight which is put into the rightmost eight bits of General register No. 15 of the initiated state ( $P_3$ or $P_4$ ). This weight can be used by the program to enter the proper interrupt routine.							
	<i>Note:</i> General register No. 15 in $P_3$ or $P_4$ is cleared and reloaded each time an interrupt occurs.							
		10 lists the priority, the Interr ate initiated, and the weight of e						
		Table 10. Interrupt Condition	s and Prior	rity				
	Priority	Interrupt Condition	Flag *Bit	State Initiated	Weight			
	1	Power Failure	$2^{0}$	$P_4$	0			
	2	Machine Check	21	P <sub>4</sub>	4			
	3	External Signal No. 1	$2^{2}$	$P_3$	8			
	4	External Signal No. 2	23 94	$P_3$	12			
	5	External Signal No. 3	24 25	$P_3$	16 20			
	6 7	External Signal No. 4 External Signal No. 5	$rac{2^5}{2^6}$	$\mathrm{P}_3 \mathrm{P}_3$	20 24			
	8	External Signal No. 5 External Signal No. 6	$\frac{2^{3}}{2^{7}}$	$\mathbf{P}_3$	24 28			
	0 9	Not Specified	28 28	$P_3$	28 32			
	10	Selector Channel No. 1	29 29	$P_3$	36			
	+*	(Cont.)	_		÷Ť			

#### Interrupt Flag Register

(Cont'd)

Table 10. Interrupt Conditions and Priority (Cont'd)

Priority	Interrupt Condition Flag *Bit		State Initiated	Weight
11	Selector Channel No. 2	210	$P_3$	40
12	Selector Channel No. 3	211	$P_3$	44
13	Selector Channel No. 4	212	$P_3$	48
14	Selector Channel No. 5	$2^{13}$	$P_3$	52
15	Selector Channel No. 6	$2^{14}$	$P_3$	56
16	Multiplexor Channel	$2^{15}$	$P_3$	60
17	Elapsed Time Clock	$2^{16}$	$P_3$	64
18	Console Interrupt Request	217	$P_3$	68
19	Not Specified	218	$P_3$	72
20	Not Specified	$2^{19}$	$P_3$	76
21	Supervisor Call Instruction	$2^{20}$	$P_3$	80
22	Privileged Operation	$2^{21}$	$P_3$	84
23	Op-Code Trap	$2^{22}$	$P_3$	88
24	Address Error (Protect, Addressing, Specification)	2 <sup>23</sup>	$P_3$	92
25	Data Error	$2^{24}$	$P_3$	96
26	Exponent Overflow	$2^{25}$	$P_3$	100
27	Divide Error	$2^{26}$	$P_3$	104
28	Significant Error**	$2^{27}$	$P_3$	108
29	Exponent Underflow**	228	$P_3$	112
30	Decimal Overflow**	229	$P_3$	116
31	Fixed Point Overflow**	2 <sup>30</sup>	$P_3$	120
32	Test Mode	$2^{31}$	$P_3$	124

\*  $2^0$  = The rightmost bit in the Interrupt Flag register.

\*\* Note: These interrupt conditions can be masked by two separate masks. The first, the program mask, is a four-bit, non-privileged, program settable mask, that can be used to cancel the interrupt condition when it occurs. The second mask is composed of bits 2<sup>30</sup> through 2<sup>27</sup> of the 32-bit Interrupt Mask register associated with the state in which the processor is operating. If the Program Mask prohibits the interrupt it is cancelled. If the Program Mask permits the interrupt, the Interrupt Mask register is scanned. Like all the other interrupt conditions, the masks of the 32-bit Interrupt Mask register leave these four interrupt conditions pending if the associated mask bits are zeros.

#### INTERRUPT CONDITIONS

◆ A description of the individual interrupt conditions is given in table 11. More detailed information concerning the interrupt conditions is given in the instruction descriptions. Some interrupt conditions arise from input/ output channel operations, and these conditions are further discussed in the Input/Output Operational Control section.

*Note:* When an interrupt condition occurs, the current instruction can be suppressed or it can be terminated. When an instruction is suppressed, the condition code setting that existed before the instruction was attempted remains unchanged. Data in main memory and the general registers specified by the instruction also remain unchanged. When an instruction is terminated, the condition code setting and data in the general registers and/or main memory are unpredictable.

#### Table 11. Interrupt Conditions

Priority No.	Condition	Flag Bit	Explanation
1	Power Failure	20	A power failure interrupt occurs when there is a power failure in the processor or main memory caused by a line failure or by pressing the MASTER pushbutton indi- cator on the 70/97 Console. Any instruction being executed at the time of interrupt is terminated. It is a program restriction that the mask bit in processor state $P_4$ for this interrupt condition must always be zero when this interrupt occurs. This permits the program to operate in processor state $P_4$ for the purpose of closing down the machine during a one-millisecond interval between power failure and actual power loss to the system.
2 Machine Check	21	The machine check interrupt occurs when a machine fault or malfunction is detected. Any instruction being executed at the time of interrupt is terminated. It is a pro- gram restriction that the mask bit in processor state $P_4$ for this interrupt condition must always be zero when this interrupt occurs. The following conditions can cause a machine check interrupt to occur:	
			Scratch-Pad Memory Parity Error—This error is detectable on the 70/45 and 70/55 Processors only and can occur when data is read from the Scratch-Pad Memory.
			Main Memory or Non-Addressable Main Memory Parity Error—This error is detectable on the 70/35, 70/45 and 70/55 Processors and can occur when data or instructions are read from Main Memory or Non-Addressable Main Memory (70/35 only). If a main memory parity error occurs during an I/O data transfer, this interrupt condition does not occur. A channel interrupt occurs and the program is notified of the condition via the channel status byte.
3 4	External Signal No. 1 External Signal No. 2	$2^2$ $2^3$	The enternal size of internet economic above a size of is an inclusion of an 1 li
5	External Signal No. 3	$2^{4}$	The external signal interrupt occurs when a signal is received on an external line (1-6) associated with the Direct Control option. Any instruction being executed at
6	External Signal No. 4	25	the time of interrupt goes to completion.
7 8	External Signal No. 5 External Signal No. 6	26 27	
9	Not Used	28	
10	Selector Channel No. 1	29	This interrupt provides the means by which the processor can receive and act upon
11	Selector Channel No. 2	210	signals from input/output devices connected to a Selector Channel (1-6) or the
12	Selector Channel No. 3	211	Multiplexor Channel. This interrupt can occur as a result of the termination (normal
13	Selector Channel No. 4	$2^{12}$	or abnormal) of an input/output operation or at the request of an input/output
14 15	Selector Channel No. 5 Selector Channel No. 6	$2^{13}$ 214	device. It can also occur as the result of a program controlled interrupt. Any
15 16	Multiplexor Channel	214 215	instruction being executed at the time of interrupt goes to completion. (Selector Channels are optional.)
			Note: Selector Channel No. 3 is applicable to the 70/45 and 70/55 only; Selector Channels No. 4, 5, and 6 are applicable to the 70/55 only.

Program Interrupt

Table 11. II	nterrupt Conditions	(Cont'd)
--------------	---------------------	----------

Priority No.	Condition	Flag Bit	Explanation
17	Elapsed Time Clock	216	This interrupt occurs when the Elapsed Time Clock counts downward from positive to negative, indicating that its maximum range has been reached. Any instruction being executed at the time of interrupt goes to completion. (The Elapsed Time Clock is an option.)
18	Console Interrupt Request	217	This interrupt is controlled by the Console Interrupt key on the operator's console. Any instruction being executed at the time of interrupt goes to completion.
19	Not Used	218	
20	Not Used	219	
21	Supervisor Call	220	This interrupt results from the execution of the Supervisor Call instruction. The P counter and the Interrupt Status register of the interrupted state are updated normally. The rightmost eight bits of the Interrupt Status register of the state in which the instruction is executed receives the $R_1$ , $R_2$ field of the Supervisor Call instruction.
22	Privileged Operation	221	This interrupt occurs when a privileged instruction is attempted and the current processor state is in non-privileged mode. (Bit position 15 of the Interrupt Status register is set.) The instruction is suppressed. The privileged instructions in the 70/35, 70/45 and 70/55 Processors are:         Diagnose         Start Device         Test Device         Halt Device         Check Channel         Program Control         Load Scratch Pad         Idle         Set Storage Key         Insert Storage Key         Write Direct         Read Direct
23 Operation Code Trap		222	This interrupt occurs when an operation code that is either not assigned or not avail- able on the particular processor is attempted. No operation is performed. The length of the instruction upon which the trap occurred is determined by the instruction length code field of the P counter of the terminated state as follows: ILC Length in Bytes
			01Two-byte instruction10Four-byte instruction11Six-byte instruction
			Note: The ILC is always generated from the operation code of the instruction.

Program Interrupt

#### Table 11. Interrupt Conditions (Cont'd)

Priority No.	Condition	Flag Bit	Explanation
24	Address Error	$2^{23}$	Three conditions cause an address error interrupt to occur. They are: address error, specification error, and protection error.
			Addressing — An address error (addressing) interrupt occurs when:
			1. An address specifies any part of data, an instruction or control word outside the available main memory for the particular installation. The instruction operation is terminated for an invalid data address, and the results of the instruction are unpredictable. The instruction operation is suppressed for an invalid instruction address.
			2. An Execute instruction specifies another Execute instruction to be performed. The operation is suppressed.
			3. The first operand address field of an instruction designates an odd register address for a pair of general registers that contain a double word operand. The operation is suppressed.
			<ol> <li>A floating-point instruction addresses a floating-point register other than 0, 2,</li> <li>4, 6. The operation is suppressed.</li> </ol>
			Specification — An address error (specification) interrupt occurs when:
			1. A data, instruction, or control word address does not specify a doubleword, word, halfword, or byte boundary as required by the particular instruction concerned. The operation is suppressed.
			2. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign. The operation is suppressed.
			3. The first operand field is not longer than the second operand field in decimal divi- sion or multiplication. The operation is suppressed.
			4. Bit positions 28 through 31 of the second operand of a Set Storage Key or Insert Storage Key instruction are not zero. The operation is suppressed.
			5. The Memory Protect option is not installed and the protection key in the Inter- rupt Status register is not zero. The operation is suppressed.
			6. The Program Control instruction specifies an instruction address which is not on a halfword boundary. The operation is suppressed.
	(Cont'd)		<i>Protection</i> — An address error (protection) interrupt occurs when the storage key and the protection key of the result main memory location do not match, and neither is zero. The operation is suppressed if the first main memory location specified that the instruction is in a protected area. The operation is terminated with unpredictable results if the instruction is in progress when the protected area is addressed. (This interrupt can only occur if the Memory Protect option is installed.)

20

Priority No.	Condition	Flag Bit	Explanation
24	24 Address Error (Cont'd)	223	Notes:
		(Cont'd)	
			2. It is a program restriction that the mask bit in processor state $P_3$ for this inter- rupt condition must always be zero when this interrupt occurs.
25	Data Error	224	This interrupt occurs when any of the following conditions occur:
			1. The sign or digit codes of operands in decimal arithmetic, editing, or Convert To Binary instructions are incorrect.
			2. Fields overlap incorrectly in decimal arithmetic.
			3. A decimal multiplicand has too many high-order, significant digits.
			The operation is terminated (suppressed if the operation is a Convert To Binary instruction) upon detection of any of the above.
26	Exponent Overflow	225	The exponent overflow interrupt occurs when the result exponent of floating-point addition, subtraction, multiplication, or division is greater than 127. The operation is terminated.
27	Divide Error	$2^{26}$	The divide error interrupt occurs when any of the following occur:
			1. A quotient exceeds the general register size in fixed-point division, including divi- sion by zero. The division is suppressed.
			2. The result of a Convert To Binary instruction exceeds one word. The conversion is completed by ignoring information which is outside the general register size.
			3. A quotient exceeds the specified data field size in decimal divide. The division is suppressed.
			4. Floating-point division is attempted with a divisor whose mantissa is zero. The operation is suppressed.
28	Significance Error	227	This interrupt occurs when the result mantissa of a floating-point add or subtract instruction is zero. If the interrupt is permitted (by the program mask and the the interrupt mask) the operation is completed, the exponent is unaltered, and the interrupt is taken. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled and the operation is completed by setting the result to true zero (zero sign, zero exponent and zero mantissa). If the interrupt is permitted by the program mask but inhibited by the interrupt mask, the interrupt remains pending and the operation is completed by setting the result to true zero (zero sign, zero exponent and zero mantissa).

#### Table 11. Interrupt Conditions (Cont'd)

Program Interrupt

#### Table 11. Interrupt Conditions (Cont'd)

¢

Priority No.	Condition	Flag Bit	Explanation
29	Exponent Underflow	228	This interrupt occurs when the result exponent of a floating-point addition, subtrac- tion, multiplication, or division is less than zero. The operation is completed by making the result true zero (zero sign, zero exponent, and zero mantissa). If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
30	Decimal Overflow	229	This interrupt occurs when the result field is too small to contain the result of a decimal operation. The operation is completed by ignoring the overflow data. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
31	Fixed-Point Overflow	230	This interrupt occurs when a high-order carry occurs or high-order significant bits are lost in fixed-point addition, subtraction, shifting, or sign control operations. The operation is completed by ignoring the overflow data. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
32	Test Mode	231	This interrupt provides program control over the processor during program testing. The program test interrupt flag is set by the Program Control instruction. When the interrupt flag bit and the related interrupt mask bit in the state to be initiated are both set, an interrupt occurs after the first instruction that is executed in the initi- ated processor state.

INTERRUPT	• There are two ways of causing a change of processor state. They are:
MECHANIZATION	1. Automatic Interrupt: effected when any interrupt condition de- scribed in table 11 occurs, and is permitted.
	2. <i>Program Controlled Interrupt:</i> effected when a Program Control instruction is executed.
	Whenever the processor state is changed, either by automatic inter- rupt or by the execution of a Program Control instruction, some machine conditions must be stored in the P counter and the Interrupt Status reg- ister of the terminated state for possible use when the state is initiated again. In addition, certain machine conditions associated with the state being initiated must be extracted from the P counter and the Interrupt Status register of the new state.
	All the storing and extracting required when processor status are changed is accomplished by hardware.
Automatic Interrupt	• When an automatic interrupt condition occurs, the following events occur: (See figure 2.)
Block 1	• A check is made to see if the interrupt condition is one of the following four:
	Significance Error
	Exponent Underflow
	Decimal Overflow
	Fixed-Point Overflow
Block 2	• If the interrupt condition is one of the above, the program mask (machine register) for the current program state is checked to see if the interrupt is permitted. If the program mask indicates that the interrupt is inhibited (mask $= 0$ ), the interrupt condition is cancelled and the next instruction in the current processor state is executed.
Block 3	• If the interrupt condition is not one of the four program interrupts, or is one of the four program interrupts but the program mask indicates that the interrupt is to be permitted (mask $= 1$ ), the specific bit associated with the interrupt condition is set in the Interrupt Flag register.
Block 4	• The bit in the Interrupt Flag register is compared with the correspond- ing bit in the Interrupt Mask register for the current state. If the bit in the Interrupt Mask register is reset (0), the interrupt condition remains pending and the next instruction in the current processor state is executed. The interrupt remains pending until the mask is changed to a permit status and the interrupt is serviced.
Block 5	• If the bit in the Interrupt Mask register is set, the interrupt is taken and information (ILC, CC, program mask) is stored in the P counter of the state being terminated.



Figure 2. Functional Logic of Automatic Interrupt



Figure 2. Functional Logic of Automatic Interrupt (Cont'd)

Automatic Interrupt (Cont'd)	
Blocks 6 and 7	• If the interrupt condition is a power failure or a machine check, the Machine Condition State $P_4$ is initiated. The flag in the Interrupt Flag register is reset.
Block 8	• If the interrupt is a Machine Check, the Program Indicators are stored in the Interrupt Status register of $P_4$ . (The Program Indicators are applicable only on the 70/45 and 70/55 Processors.)
Block 9	• If the interrupt condition is not a power failure or machine check, the Interrupt Control State $P_3$ is initiated. The flag in the Interrupt Flag register is reset.
Block 10	• The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate hardware registers.
Block 11	• The memory protection key, the decimal code and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate registers.
Block 12	• The state being terminated is identified to the state being initiated by setting an interrupted state identifier code in the Interrupt Status register of the initiated state.
Block 13	• The weight of the condition causing the interrupt is stored in general register No. 15 of the initiated state ( $P_3$ or $P_4$ ).
Blocks 14 and 15	• If the interrupt condition is a Supervisor Call, the $R_1$ and $R_2$ fields of the Supervisor Call instruction are stored in the rightmost eight-bits of the Interrupt Status register of the state in which the instruction is executed.
Block 16	• The instruction at the address specified in the P counter of the initiated state is staticized and executed.
Program Controlled Interrupt	The Program Control instruction transfers the program from one processor state to another. This instruction is a privileged operation and can be executed only if the state in which the processor is operating is in the privileged mode (bit position 15 of the Interrupt Status register $= 0$ ). When a Program Control instruction is executed, the following events occur. (See Figure 3.)
Block 1	• The address $(B_1/D_1)$ specified in the Program Control instruction is stored in the P counter of the terminated state. The length of the last instruction executed in the terminated state, the condition code setting, and the program mask is stored in the P counter of the terminated state.
Block 2	• A check is made to see if the program test bit in the Program Control instruction is set.


Figure 3. Functional Logic of Program Control Instruction

# Program Controlled Interrupt

(Cont'd) Block 3

◆ If the program test bit is not set, the Interrupt Mask register for the state to be initiated by the Program Control instruction is compared to the Interrupt Flag register. If an interrupt condition has occurred, the events described under automatic interrupt take place (see figure 2, block 3).

- Important: If an interrupt is outstanding in the state to be initiated by the Program Control instruction, the number of the *initiated* state specified by the Program Control instruction is stored in the interrupt status identifier field of the Interrupt Status register of the initiated state ( $P_3$  or  $P_4$ ).
- Block 4 ♦ If an interrupt condition is not outstanding in the state to be initiated by the Program Control, instruction control is transferred to the state specified by the Program Control instruction (directly or indirectly — See Program Control instruction).
- Block 5 The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate machine registers.
- Block 6 The memory protection key, the decimal code and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate machine registers.
- Block 7  $\blacklozenge$  The instruction at the address specified in the P counter of the initiated state is staticized and executed.
- Block 8 If the program test bit is set, control is transferred to the state specified by the Program Control instruction (directly or indirectly — see Program Control instruction).
- Block 9 The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate registers.

Block 10 The memory protection key, the decimal code, and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate registers.

- Block 11  $\blacklozenge$  The program test flag bit (2<sup>31</sup>) in the Interrupt Flag register is set.
- Block 12  $\blacklozenge$  The instruction at the address specified in the P counter of the initiated state is staticized and executed.

Notes:

1. When a Program Control instruction has the program test bit set, the first instruction of the initiated state is always executed before any interrupt is taken. Program Controlled Interrupt Block 12 (Cont'd)

- 2. If the initiated state permits the program test interrupt (via the Interrupt Mask register), a program test interrupt occurs after the first instruction in the initiated state is executed.
- 3. An interrupt condition can occur while executing the first instruction of the initiated state. If it does, and is permitted, it is serviced before the program test interrupt.

General Notes for Program Interrupt:

1. The decimal mode in the 70/45 and 70/55 Processors is either ASCII or EBCDIC as specified by bit 12 in the Interrupt Status register. When an automatic interrupt occurs or a Program Control instruction is executed, the decimal mode is not stored in the Interrupt Status register of the terminated state. The mode of the state being initiated is determined by the mode bit in its own Interrupt Status register.

Consequently, to change mode, the mode bit of the Interrupt Status register associated with the appropriate state must be altered by the program, and that state must be initiated either by an interrupt condition or a Program Control instruction. This is the method available to the program for changing the mode.

- 2. The interrupt flags are scanned to determine whether or not an interrupt shall occur if the Interrupt Mask register associated with the current state or the Interrupt Flag register are written into by the program.
- 3. Changing the protection key, decimal mode, or privileged mode fields in the Interrupt Status register does not change the protection key, machine mode, or privileged mode bits of the associated processor state. To change the status of the processor, the state concerned must be initiated by an interrupt condition or a Program Control instruction.

# INPUT/OUTPUT OPERATION

### INTRODUCTION

◆ The RCA Model 70/35-45-55 Processors can control a variety of input/ output devices. All the input/output devices function independently of normal processor operation. This simultaneous operation is achieved by processor input/output channels that control input/output operations. The control electronics of each peripheral device is connected to an input/ output channel via the RCA Standard Interface. This interface permits all peripheral equipment (with the exception of remote communications and random access devices) to be attached to any channel in the 70/35-45-55 Processors. Remote communication devices must be connected to the multiplexor channel. Random access devices must be connected to a selector channel.

After an input/output operation is initiated by the program, data is transferred, byte-by-byte, between the processor and the peripheral device. This data transfer over the standard interface is controlled by the applicable input/output channel, freeing the processor to continue the program. Each of the channels on the 70/35-45-55 Processors can interrupt normal process or operations.

#### INPUT/OUTPUT CHANNELS

**Selector Channels** 

• The 70/35-45-55 Processors have two types of input/output channels, selector channels and a multiplexor channel.

• Up to two selector channels (optional) can be attached to a 70/35Processor; up to three selector channels (optional) can be attached to a 70/45 Processor; and up to six selector channels (optional) can be attached to a 70/55 Processor. Each selector channel can address up to 256peripheral devices.

On the 70/35 and 70/45 Processors, each selector channel has two standard interface trunks; on the 70/55 Processor each selector channel has four standard interface trunks. Each standard interface trunk can be connected to the control electronics of an input/output device. A device control electronics controls one device (i.e., card reader, printer), or a number of devices (i.e., tape controller: up to 16 tape stations).

Only one device can operate on a selector channel at one time. However, all selector channels can operate simultaneously with, and independently of, normal processor operation.

The multiplexor channel operates simultaneously with selector channels and independently of normal processor operation.

Control and operation of each input/output device connected to the multiplexor channel is done through a set of subchannel registers contained in non-addressable main memory.

In addition to the subchannel registers, four 32-bit registers, called multiplexor registers, are provided in scratch-pad memory. These registers are used for subchannel initiation and termination. Upon servicing a termination interrupt of a device connected to the multiplexor channel, the information which pertains to the completed operation is transferred from the non-addressable main memory to the scratch-pad memory.

Selector Channels	The multiplexor registers in scratch-pad memory are called:							
(Cont'd)	Channel Address Register (CAR) Channel Command Register-II (CCR-II) Channel Command Register-I (CCR-I) Assembly/Status Register							
	Each selector channel is controlled and operated via four 32-bit reg- isters. These registers are located in scratch-pad memory and are called:							
	Channel Address Register (CAR) Channel Command Register-II (CCR-II) Channel Command Register-I (CCR-I) Assembly/Status Register							
	All the information that is required to control selector channel opera- tion is contained in these registers. Data is transferred between the selec- tor channel and the peripheral device one byte at a time.							
	Note: Because the scratch-pad memory is part of non-addressable main memory in the 70/35 Processor, machine registers are used to control selector channel operation and thereby provide a higher throughput rate. The registers in equivalent scratch-pad memory are used only during initiation and termination of input/output operations.							
Multiplexor Channel	• The multiplexor channel is standard on the $70/35-45-55$ Processors, and can address up to 256 devices.							
	The multiplexor channel has seven standard interface trunks $(70/35)$ or eight standard interface trunks $(70/45, 55)$ each of which can be connected to a device control electronics. This permits the multiplexor channel to operate devices on all seven or eight trunks simultaneously. The limit as to the number of input/output devices that can be connected is determined by the device control electronics. An eighth trunk $(70/35)$ or a ninth trunk $(70/45-55)$ is provided on the multiplexor channel for exclusive use by the Model 70/97 Console.							
	Although the multiplexor channel can handle slow-speed devices on a time-sharing basis, it can accommodate fast devices through a burst mode. Burst mode operation is specified by the program, and causes a transfer of data to occur between a specific device and main memory without time-sharing the multiplexor channel with other input/output devices. If a program is to specify burst mode, a program check is made that other devices on the multiplexor channel have completed operation. This ensures that data is not lost.							
	Data is transferred between the multiplexor channel and each peripheral device one byte at a time.							
	<i>Note:</i> When a burst mode operation is executed the subchannel registers are not utilized. The input/output operation is similar to a selector channel operation and is controlled entirely by the multiplexor registers in scratch-pad memory.							

#### INPUT/OUTPUT OPERATIONAL CONTROL

Programming Considerations Prior to Input/Output Initiation • All input/output operations are executed by the selected channel and are independent of normal processor operation. Prior to initiation of an input/output operation, the program must supply information concerning the operation. The program must store information in main memory, such as the type of operation (read, write, etc.), the data area address in main memory at which to begin the operation, and the number of bytes to be transferred by the channel. This information is called the Channel Command Word (CCW).

After the channel command word is stored in main memory, the address of this CCW must be stored in a standard main memory location. This standard location is called the Channel Address Word (CAW) and is main memory locations 72 through 75.

Once the channel address word and the channel command word have been assembled, the input/output operation can be initiated.

#### Input/Output Initiation

♦ All input/output operations are initiated by executing a Start Device instruction or by manually depressing the LOAD pushbutton/indicator on the Model 70/97 Console. Execution of the Start Device instruction causes the information contained in the Channel Address Word (CAW) and the Channel Command Word (CCW) to be transferred to the input/output channel registers in scratch-pad memory for the specified selector channel. If the specified channel is the multiplexor channel, this information is transferred to the subchannel registers in non-addressable main memory for the specified device. Once this has been accomplished, the Start Device instruction terminates and the input/output operation has been initiated. Completion of the input/output operation is under control of the channel, and normal processor operation can proceed.

When an input/output operation has been initiated and the input/

output device control electronics is ready to send or receive a data byte, the channel asks the processor for a service request. When the processor permits the service request, a data transfer occurs. This servicing permits the transfer of a data byte between main memory and the input/output device to occur. It also updates the information in the input/output channel registers or the subchannel registers (multiplexor) to prepare for the next

#### **Channel Servicing**

Servicing a Data Transfer

End and Chaining Servicing data byte.

 $\blacklozenge$  When an input/output operation has been completed, the channel asks the processor for another service request. This service request is required so that the channel can (1) tell the device control electronics to set a channel interrupt condition, or (2) check the current command to see if chaining is specified, and if it is to initiate the next command.

Interrupt Servicing

♦ If an input/output operation has been completed and chaining has not been specified, the input/output device control electronics causes the appropriate channel interrupt flag to be set in the Interrupt Flag register. If the Interrupt Mask register for the current processor state permits the Interrupt Servicing (Cont'd) interrupt, it is taken. At this time the channel asks the processor for another service request. This service request is required so that the channel can transfer information concerning the status of the device and the channel to the input/output channel registers in scratch-pad memory. If the interrupt is caused by a device on the multiplexor channel, the appropriate subchannel registers are transferred from non-addressable main memory to scratch-pad memory.

> Because all input/output servicing (servicing a data transfer, end and chaining servicing, and interrupt servicing) requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal processor operation is *held-off* until the servicing has been completed. Servicing is time-shared with normal mode processing.

Servicing Priority Because input/output operations on all selector channels and the multiplexor channel proceed simultaneously, the processor must constantly scan the channels to determine their servicing status. If servicing is required by a channel, scanning is stopped and the input/output device is serviced. After a device is serviced, scanning is resumed.

> Each selector channel and the multiplexor channel has a scanning priority. If servicing is required by devices on more than one channel, the channel with the highest priority is serviced first. The priority is as follows:

> > Selector Channel No. 1 Selector Channel No. 2 Selector Channel No. 3 (70/45 and 70/55 only) Selector Channel No. 4 (70/55 only) Selector Channel No. 5 (70/55 only) Selector Channel No. 6 (70/55 only)

Multiplexor Channel

The devices on the multiplexor have a priority depending upon the standard interface trunk to which they are connected; the lower the standard interface trunk in the scanning sequence, the higher the priority.

After a device has been serviced, scanning always resumes with Selector Channel No. 1. With this scanning technique, the devices with the shortest holding time (high-speed devices) must be connected to the channel with the highest scan priority. Servicing of a device connected to the multiplexor channel may be temporarily interrupted by a selector channel service request. If this occurs, all selector channels requiring service are served before multiplexor channel servicing resumes.

The most optimum connection of device control electronics to selector channels and the multiplexor channel depends on the requirements of each installation. However, a general rule is to connect the device control electronics which control devices with the highest data transfer requirements to the channels with the highest priority. The remaining device control electronics are connected in descending order of data transfer requirements to descending priority sequence of channels.

#### Channel Address Word (CAW)

◆ The Channel Address Word (CAW) is used by the Start Device instruction (see Privileged Instructions section), and specifies the address of the first Channel Command Word (CCW) used to control the operation of the input/output device. If the Memory Protect option is installed, the memory protection key must also be stored in the CAW before a Start Device instruction is issued.

The CAW must be stored in main memory locations 72 through 75 before executing a Start Device instruction and has the following format:

	Key 0000			Address of CCW	]		
0	3		4	7	8	31	-

Bit Positions 0 through 3 contain the memory protection key. It is used to ensure that data is not being transferred to a protected memory area. If the Memory Protect option is not installed, these bits must be zero.

Bit Positions 4 through 7 are reserved for future expansion.

Bit Positions 8 through 31 contain the main memory address of the initial channel command word.

#### Channel Command Word (CCW)

◆ The Channel Command Word (CCW) supplies the information for controlling the operation of the input/output device. This information must be stored in main memory by the program before a Start Device instruction is issued. The CCW consists of two 32-bit words in main memory that must be aligned on a double word boundary. The CCW has the following format:

		mand de		Address of First Data Byte or Address of Next CCW if Command is a Transfer in Channel							
0			7 8			31					
Floor		Reserved for Future Expansion	n	Byte Count							
32	36	37		47	48	63					

Bit Positions 0 through 7 contain the command code, which specifies the operation to be performed by the I/O device. (See table 12.)

			Command	Operation				
0	1	2	3	4	5	6	7	Bit Position
М	М	М	М	0	0	0	1	Sense
М	М	М	М	<b>M</b> /0	0	1	0	Read Reverse
М	М	М	M/B	<b>M</b> /0	0	1	1	Write
М	М	М	M/B	<b>M</b> /0	1	0	0	Write Erase
М	М	М	M/B	<b>M</b> /0	1	0	1	Read
М	М	М	М	0	1	1	1	Write Control
М	М	М	М	1	0	0	1	Transfer in Channel

#### Table 12. Command Code Operations

Channel Command Word (CCW) (Cont'd) Notes:

- 1. Any command code other than the ones shown in table 12 is illegal and must not be programmed. If this rule is violated, the resulting effect on the channel and device is unpredictable. If one of the legal commands is issued to a device which is not capable of accepting the operation (i.e. a Write command is issued to a card reader), the command, after being accepted, is terminated by the device control electronics. A channel interrupt occurs and the sense byte (s) indicate the illegal operation.
- 2. The bit position designated as "B" indicates that the specified device is connected to the multiplexor channel and the multiplexor is to be operated in the burst mode. If this position is a 1 bit, the multiplexor channel is *locked-on* to the selected device, and the servicing of other devices connected to the multiplexor channel is inhibited. A burst mode can only be initiated when it is specified in the first command of a chain. Subsequent commands, linked by chaining, cannot initiate a burst mode, all commands in the chain are executed under burst mode conditions.
- 3. Bit positions designated as M (modifier) indicate variations of the operation and are unique to the specific input/output device. Definition of these M bits is provided in the applicable input/output device reference manuals.

An explanation of the commands shown in table 12 is as follows:

Sense (0001) — Information is transferred from the specified input/ ouput device control electronics to main memory. The information transferred indicates unusual conditions that occurred as a result of the last operation performed by the device. (The information received is defined in the individual input/output device reference manuals.) The address specified by the CCW is the leftmost main memory location of the input area.

*Note:* Parity is not checked on data transferred to main memory by this command.

Read Reverse (0010) — Information is transferred from the specified input/output device to main memory in descending order. The address specified by the CCW is the rightmost main memory location of the input area.

*Write* (0011) — Information is transferred from main memory to the specified input/output device. The address specified by the CCW is the leftmost main memory location of the output area.

Write Erase (0100) — Information is transferred from main memory to the specified input/output device control electronics. Data is not written to tape and the tape is erased in accordance with the byte count (applicable to magnetic tapes only). The address specified by the CCW is the leftmost main memory location of the output area. Channel Command Word (CCW) (Cont'd) Read (0101) — Information is transferred from the specified input/ output device to main memory in ascending order. The address specified by the CCW is the leftmost main memory location of the input area.

Write Control (0111) — Information is transferred from main memory to the specified input/output device control electronics. The device control electronics interprets this information as control information and initiates a function not involving a data transfer. The address specified by the CCW is the leftmost main memory location of the output area.

Transfer in Channel (1001) — This command provides chaining of CCW's that are not located in adjacent double word main memory. An actual branch to the address of the next CCW is taken. The branch address (specified in bits 8 through 31 of the channel command word) must specify a double word location. (Bits 29 through 31 must be zero.) This command cannot be the first command in a chain. A Transfer in Channel command may address another Transfer in Channel command.

*Note:* The flag bits are ignored if a Transfer in Channel command is specified. The flag bits of the preceding command remain effective.

Bit Positions 8 through 31 (see CCW format) contain the address of the first byte in main memory at which the input/output operation begins, or if the command is a transfer in channel, the main memory address of the next CCW to be executed. The address of the first byte of the next data segment can also be specified if data chaining.

Bit Positions 32 through 36 are the flag bits and have the following significance:

1. Bit position 32 is the Chain Data flag (CD). In addition to transferring data to and from a single main memory area, the 70/35-45-55 Processors can read into, or write from, many non-contiguous areas of main memory by executing one Start Device instruction. When data chaining is specified by setting this bit, a chain (series of channel command words in sequence) is used and each channel command word designates an area of main memory at which to continue the current operation. When one channel command word has a lapsed byte count, the next channel command word in sequence is automatically fetched. The current operation is continued at the main memory area specified by the new channel command word. The command code of the new CCW is ignored unless it specifies a Transfer in Channel. If any of the following channel status byte conditions occur, data chaining is suppressed (see Channel Status Byte for further definition):

**Program Check** 

**Protection Check** 

Channel Control Check

- Channel Data Check (if the operation is a write)
- Incorrect Length Condition

Channel Command Word (CCW) (Cont'd) When data chaining, the chain data flag in the last channel command word must be reset. This causes the data chain to be terminated upon completion of the operation specified by this CCW.

- 2. Bit position 33 is the Chain Command flag (CC). The 70/35-45-55 Processors can perform several operations to an input/output device by executing one Start Device instruction. When command chaining is specified by setting this bit, a chain (series of channel command words in sequence) is used and each channel command word specifies the operation to be performed. When the operation specified by one channel command word is completed, the next channel command word in sequence is automatically fetched and the operation specified is initiated. If any of the following conditions occur, command chaining is suppressed:
  - a. Channel status byte conditions (see channel status byte for further definition).

Incorrect Length Condition and suppress length flag is zero.

Program Check

**Protection Check** 

Channel Control Check

b. Standard device byte conditions (see standard device byte for

further definition).

Secondary Indicator is set

Device Inoperable is set

Device End is not set

When command chaining, the chain command flag in the last channel command word must be reset. This causes the command chain to be terminated upon completion of the operation specified by this CCW.

3. Bit position 34 is the Suppress Length Indication flag (SLI). Incorrect length occurs in the 70/35-45-55 Processors when the number of bytes specified in the channel command word is not equal to the number of bytes sought by, or sent from, the input/ output device. (When a command or chain of commands terminates, the data byte count has not lapsed.) An example of an incorrect length condition is a tape read which terminates on a gap before the byte count has lapsed. If the SLI bit is set, the program does not receive an indication of an incorrect length upon termination of the input/output operation. If the SLI bit is reset, the program receives an indication of an incorrect length upon termination of the input/output operation. This indication is contained in the channel status byte.

Channel Command Word (CCW)	Notes:
(Cont'd)	1. If the SLI bit is set and the chain data flag of the final CCW in a chain is reset, the incorrect length indication is suppressed, if it occurs.
	2. If the chain data flag of a CCW is set and an incorrect length condition occurs, the program is notified of the condition regardless of the setting of the SLI flag.
	4. Bit position 35 is the Skip flag (SKIP). In conjunction with data chaining, portions of a block of information can be suppressed during an input operation. If this bit is set, the transfer of data to main memory specified by this command is suppressed. This bit can be used only with Read, Read Reverse or Sense commands.
	5. Bit position 36 is the Program Controlled Interrupt flag (PCI). During data and command chaining, the 70/35-45-55 Processors have the ability to notify the program of the progress of chaining through an interrupt when a channel command word is fetched. When this bit is set, a channel interrupt occurs when the channel command word is fetched from main memory and the first data byte has been transferred. This flag is ineffective if the channel is the multiplexor operating in burst mode.
	6. Bit positions 37 through 47 are reserved for future expansion and must be set to all zeros by the program.
	7. Bit positions 48 through 63 contain the count of the number of bytes to be transferred to or from main memory during the input/output operation (from 0 to 65,536 bytes). An initial count of zero specifies the maximum number of bytes to be transferred.
INPUT/OUTPUT CHANNEL REGISTERS	• The Channel Address Word (CAW) and the Channel Command Word(s) (CCW) are stored by the program in main memory. However, when an input/output operation is initiated, the information contained in the CAW and the first CCW is transferred to the scratch-pad input/output channel registers for the channel specified by the Start Device instruction. (See table 13.) Because the access speed in scratch-pad memory is faster than main memory, faster servicing of input/output devices is possible. These registers also eliminate the need for the program to reset channel command words, because incrementing and decrementing addresses and byte count is done in scratch-pad memory. These registers allow the input/ output operation to proceed under control of the specified channel, thereby permitting normal mode processing to continue.
	Note: Because the scratch-pad memory is part of non-addressable main memory in the 70/35 Processor, machine registers are used to con- trol selector channel and multiplexor channel operation and thereby provide a higher throughput rate. The registers in equivalent scratch-pad memory are used only during initiation and termination of input/output operation.

# INPUT/OUTPUT CHANNEL

REGISTERS (Cont'd)

	Selector Channel	Multiplexor Channel				
Register	Scratch-Pad	Scratch-Pad	Non-Addressable			
	Memory	Memory	Main Memory			
Channel Address	1 per selector	1 per multiplexor	1 per device			
Register (CAR)	channel	channel				
Channel Command	1 per selector	1 per multiplexor	1 per device			
Register-I (CCR-I)	channel	channel				
Channel Command Register-II (CCR-II)	1 per selector command	1 per multiplexor channel	1 per device			
Assembly/Status	1 per selector	1 per multiplexor	None			
Register	channel	channel				

Table 13. Input/Output Channel Registers

The format for each of these four 32-bit registers is as follows:

Channel Address Register (CAR)

	Device No.			Address of next CCW	
0		7	8		31

Bit Positions 0 through 7 contain the device number specified in the input/output operation. This number is obtained from the  $B_1/D_1$  Address in the Start Device instruction.

Bit Positions 8 through 31 contain the address of the next channel command word if chaining is specified.\* This information is obtained by incrementing the address of the first CCW by eight. The address of the first CCW is obtained from the Channel Address Word (CAW).

#### Channel Command Register-I (CCR-I)

00	0000		mmand Code		Data Address of First Byte or Location of new CCW if Command is Transfer in Channel					
0	3	4	7	8		31				

Bit Positions 0 through 3 are used by the processor. It should be noted that these bits are used in the channel command word as modifier bits. Once the command has been initiated and the entire 8-bit command code has been sent to the specified device control electronics, these bits are used by the processor. They no longer contain the modifier bits.

Bit Positions 4 through 7 contain the command code. This code is obtained from the channel command word. The commands are defined as follows:

Read (0101) Write (0011) Write Control (0111) Sense (0001) Read Reverse (0010) Write Erase (0100) Transfer in Channel (1001)

<sup>\*</sup> If a program check occurs as a result of a Transfer in Channel, the low order 3 bits of the CAR must be ignored in the 70/35 Processor. These 3 bits are cleared to zero in the 70/35 system.

Channel Command Register-I (CCR-I) (Cont'd) Bit Positions 8 through 31 contain the address of the initial byte in main memory at which the operation begins; or contains the branch address if the command is a Transfer in Channel. This information is obtained from the Channel Command Word.

Channel Command Register-II (CCR-II)		Flags		000			Channe	l Status Byte	Byte Count		
	0		4	5	$\overline{7}$	8		15	16		31

Bit Positions 0 through 4 contain the flags. The flags are obtained from the channel command word. The flag bits are defined as follows:

> Bit 0 — Chain data flag (CD) Bit 1 — Chain command flag (CC)

Bit 2 — Suppress length indicator flag (SLI)

- Bit 3 Skip flag (SKIP)
- Bit 4 Program controlled interrupt flag (PCI)

Bit Positions 5 through 7 are reserved for future use.

Bit Positions 8 through 15 contain the channel status byte. The bits of the channel status byte are generated as a result of the input/output operation and are defined as follows:

- Bit 8 Program Controlled Interrupt
- Bit 9 Incorrect Length
- Bit 10 Program Check
- Bit 11 Protection Check
- Bit 12 Channel Data Check
- Bit 13 Channel Control Check
- Bit 14 Reserved for use by the processor
- Bit 15 Termination Interrupt

(For a detailed description of the above see Channel Status Byte section, below.)

Bit Positions 16 through 31 contain the number of bytes of main memory to or from which data is transferred. This information is obtained from the Channel Command Word. The count can range from 0 bytes to 65,536 bytes.

#### Assembly/Status Register

atus ster	Data Bytes	Standard Device Byte		
	0	23	24	31

Bit Positions 0 through 31 are used as an intermediate storage area during the transfer of data between an input/output device connected to a selector channel and 70/55 Processor main memory. Data is transferred one byte at a time across the channel and the information is stored in these scratch-pad memory locations until a word (4 bytes) is accumulated. Then, the word is transferred to main memory, thus requiring memory access on a word basis rather than byte-by-byte. In the 70/35-45 Processors, intermediate storage is not used and data is transferred one byte at a time directly to main memory.

#### Assembly/Status Register (Cont'd)

When the device status is stored as a result of an input/output operation, bit positions 24 through 31 of the assembly/status register are used to store the standard device byte. The bits of the standard device byte supply status information pertaining to the device control electronics and the input/output device and are defined as follows:

- Bit 24 External Device Request Interrupt Pending
- Bit 25 Terminating Interrupt Pending
- Bit 26 Device Busy
- Bit 27 Control Busy (not applicable)
- Bit 28 Device End
- Bit 29 Secondary Indicator
- Bit 30 Device Inoperable
- Bit 31 Status Modifier

(For a detailed description of the above, see Standard Device Byte section, below.)

#### INPUT/OUTPUT INSTRUCTIONS ♦ There are four processor instructions which are concerned with input/ output operations. They are Start Device, Halt Device, Check Channel and Test Device. These instructions are executed by the processor and the results, in the form of condition codes, are available upon instruction completion. It should be noted that the condition code settings indicate the results of the instruction and not the results of the input/output operation that the instruction may be initiating. The channel continues off-line to accomplish the input/output operation as specified by the instruction. However, during this time the processor continues executing subsequent instructions.

# **Start Device Instruction** The Start Device instruction is a privileged operation and, therefore, can be executed only if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to zero. This instruction is executed in the normal mode. Continuation of program execution is delayed until the Start Device instruction has been terminated.

Upon execution of a Start Device instruction, the following events occur. (See figure 4).

- Block 1 If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to zero, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs (if permitted).
- Block 2 If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 3 If the specified channel is a selector channel that is busy or has an interrupt pending (termination or external device request) or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.







Figure 4. Functional Logic of Start Device Instruction (Cont'd)

- Block 4  $\blacklozenge$  The channel status byte and the standard device byte for the specified channel are reset to zeros in the appropriate channel registers.
- Block 5 If the Memory Protect feature is not installed, the key in the Channel Address Word (CAW) is tested to see if it is equal to zeros. If it is not zeros, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated, and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 6 The main memory address in the Channel Address Word is tested to see if it is on a double word boundary. If it is not, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 7 ◆ The main memory address in the Channel Command Word (CCW) is tested to see if it is within the available main memory for the system. If it is not, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 8 If the specified channel is the multiplexor channel, the command code in the Channel Command Word is tested to see if a burst mode operation has been specified.
- Block 9 Figure 16 If a burst mode operation has been specified, a test is made to see if there is a terminating interrupt pending on any of the trunks on the multiplexor. If a terminating interrupt is pending, the condition code is set to 2, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 10  $\blacklozenge$  The device address as specified in the Start Device instruction is sent to all trunks on the addressed channel.
- Block 11 A test is made to see if the specified device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the condition code is set to 3, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 12 If the specified device control electronics is operable, the command code from the Channel Command Word is sent to the specified device control electronics.

# Block 13 • After receiving the command code, the device control electronics sends the standard device byte to the processor. This standard device byte is not stored in the channel registers in scratch-pad memory. It is used to set the proper condition code as follows:

Condition Code	Definition
3	Device control electronics is inoperable.
2	A termination interrupt pending condition exists in the device control electronics on the multiplexor channel.
2	The device control electronics is busy working with the speci- fied device.
2	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics on the multiplexor channel.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
*1	The specified device is inoperable.
0	The specified device and control electronics is available.

\* If the command is a Sense, the condition code is set to 0 permitting the operation to be initiated.

- *Block* 14  $\blacklozenge$  A test is made to see if the condition code is set to 0 (input/output operation can be initiated).
- Block 15  $\blacklozenge$  If the condition code is zero, a test is made to see if the specified channel is the multiplexor channel.
- Block 16 • If the specified channel is a selector channel, the channel address word is fetched from main memory locations 72 through 75 and stored in the appropriate channel address register. Using the main memory address specified in the CAW, the Channel Command Word is fetched from main memory and stored in the appropriate channel command registers.
- Block 17 ♦ The command is sent to the specified device control electronics and the Start Device is terminated (with the condition code set to 0). The input/ output operation is initiated and proceeds under control of the appropriate channel and registers in scratch-pad memory and non-addressable main memory (multiplexor devices). Normal program execution of the next instruction continues simultaneously with the input/output operation.
- Block 18 If the specified channel is the multiplexor channel, the command code in the Channel Command Word is tested to see if a burst mode operation has been specified.
- Block 19 If a burst mode operation has been specified, the Channel Address Word is fetched main memory locations 72 through 75 and stored in the channel address register for the multiplexor channel. Using the main memory address specified in the CAW, the Channel Command Word is fetched and stored in the channel command registers for the multiplexor channel.

- Block 20 If a burst mode operation has not been specified, the Channel Address Word and the Channel Command Word are fetched from main memory and stored in the subchannel registers in non-addressable main memory for the device specified.
- Block 21  $\blacklozenge$  If the condition code is not set to 0, a test is made to see if the condition code is set to 1.
- Block 22 If the condition code is set to 1, the standard device byte is transferred to the channel registers for the channel specified, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.

#### Notes on Start Device Instruction

- 1. The channel status byte and the standard device byte are not stored if the condition codes are 0, 2, 3.
- 2. If the specified channel and device can be initiated (CC = 0) the contents of the Channel Address Word and Channel Command Word are loaded into the appropriate channel registers and the command is sent to the device. The legality of the command is not determined at initiation time. If the device gets an illegal command, the operation is terminated and a channel interrupt occurs. The standard device byte (stored in the appropriate channel registers when the interrupt is taken) indicates a secondary indicator. A Sense command must be issued to bring the Sense byte(s) into main memory. The Sense byte(s) indicate the illegal operation.
- 3. If execution of this instruction causes the channel status byte or the standard device byte to be stored, the program must inhibit interrupts on this channel until the status byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs the standard device byte and the channel status byte are destroyed.
- ★ The Halt Device instruction is a privileged operation and can be executed only if the mode bit (bit position 15 of the Interrupt Status register) for the current state is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until termination is accepted by the device control electronics. When the device control electronics receives the termination, it causes a channel interrupt to occur. Both the channel number and the device number must be specified in the instruction. Because the Channel Address Word is not referred to by the Halt Device instruction, both the Channel Address Word and a Channel Command Word are not required.

Upon execution of a Halt Device instruction, the following events occur (see figure 5).

- Block 1 Figure 1 If the priviliged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to zero, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs (if permitted).
- Block 2 If the specified channel is a selector channel which is not available on the system, the condition code is set to 3, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 3 If the specified channel is a selector channel that is busy or if the specified channel is the multiplexor that is operating in the burst mode, the Chain Command (CC) flag in CCR-II is reset, the device control electronics is told to set an end condition, the condition code is set to 2, the Halt Device instruction is terminated, and program control is transferred to the next instruction.

Notes:

- 1. Setting an end condition causes the device to be halted on servicing the next data transfer (see Servicing a Data Transfer).
- 2. The Chain Command flag must be reset to suppress chaining during termination (see Chaining and End Servicing section, below).
- Block 4 If the specified channel is not the multiplexor channel, the condition code is set to 0, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 5  $\bullet$  If the specified channel is the multiplexor channel, the channel status byte and the standard device byte are reset to zeros in the multiplexor channel registers.
- Block 6  $\blacklozenge$  The device address as specified in the Start Device instruction is sent to all trunks on the multiplexor channel.
- Block 7 A test is made to see if the specified device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not the condition code is set to 3, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 8 If the specified device control electronics is operable, it sends the standard device byte to the processor. This standard device byte is not stored in the channel registers. It is used to set the proper condition code as follows:



Figure 5. Functional Logic of Halt Device Instruction



Figure 5. Functional Logic of Halt Device Instruction (Cont'd)

Block	8
(Cont'o	l)

Condition Code	Definition
3	Device control electronics is inoperable.
0	A termination interrupt pending condition exists in the device control electronics.
2	The device control electronics is busy working with the speci- fied device.
0	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
1	The specified device is inoperable.
0	The specified device and control electronics is available.

Block 9 ♦ A test is made to see if the condition code is set to 2 (input/output operation can be terminated). If it is, the device control electronics is told to set an end condition, the Chain Command (CC) flag in CCR-II in the appropriate sub-channel register is reset and control is transferred to the next instruction.

Notes:

- 1. Setting an end condition causes the device to be halted on servicing next data transfer (see Servicing a Data Transfer).
- 2. The Chain Command flag must be reset to suppress chaining during termination (see Chaining and End Servicing section, below).
- Block 10 If the condition code is set to 1, the standard device byte is transferred to the assembly/status registers for the multiplexor channel, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 11 If the condition code is not set to 1 (it is 0, 3) the Halt Device instruction is terminated and program control is transferred to the next instruction.

Notes on Halt Device instruction:

- 1. The channel status byte is not stored as a result of this operation. However, the incorrect length bit in the channel status byte may be set.
- 2. The standard device byte is not stored if the condition codes are 0, 2, 3.
- 3. If an interrupt pending (termination or external device request) condition exists on a specified selector channel, the condition code is set to zero.

Block 11 (Cont'd)	4. The channel and device are terminated at the next data service request (see Servicing a Data Transfer).
	5. The Channel Address Word (CAW) and Channel Command Word (CCW) are not used by this instruction.
	6. If execution of this instruction causes the standard device byte to be stored in the multiplexor channel registers, the program must inhibit interrupts from the multiplexor channel until the standard device byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs, the standard device byte is destroyed.
Test Device Instruction	◆ The status of an input/output device can be tested by executing a Test Device instruction. The Test Device instruction is a privileged operation and can be executed only if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until the instruction is terminated.
	Both the channel number and the device number must be specified in the instruction. Because the Channel Address Word is not referred to by the Test Device instruction, the Channel Address Word and a Channel Command Word are not required.
	Upon execution of a Test Device instruction, the following events occur (see figure 6).
Block 1	◆ If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to 0, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs, if permitted.
Block 2	• If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Test Device instruction is terminated and program control is transferred to the next instruction.
Block 3	• If the specified channel is a selector channel that is busy or has on interrupt pending (termination or external device request); or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Test Device instruction is terminated and program control is transferred to the next instruction.
Block 4	• The channel status byte and the standard device byte for the specified channel are reset to zeros in the appropriate channel registers.
Block 5	• The device address as specified in the Test Device instruction is sent to all trunks on the addressed channel.
Block 6	• A test is made to see if the specified device control electronics is oper- able. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the condition code is set to 3, the Test Device instruction is terminated and program control is trans- ferred to the next instruction.



Figure 6. Functional Logic of Test Device Instruction

Block 7  $\blacklozenge$  If the specified device control electronics is operable, it sends the standard device byte to the processor. This standard device byte is *not* stored in the channel registers. It is used to set the proper condition code as follows:

Condition Code	Meaning
3	Device control electronics is inoperable.
2	A termination interrupt pending condition exists in the device control electronics on the multiplexor channel.
2	The device control electronics is busy working with the speci- fied device.
2	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics on the multiplexor channel.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
1	The specified device is inoperable.
0	The specified device and control electronics is available.

Block 8

◆ A test is made to see if the condition code is set to 1. If it is, the standard device byte is transferred to the channel registers for the channel specified, the Test Device instruction is terminated and program control is transferred to the next instruction.

Block 9

• If the condition code is not set to 1, the Test Device instruction is terminated and control is transferred to the next instruction.

Notes on Test Device Instruction:

- 1. The channel status byte is not stored as a result of this operation.
- 2. The standard device byte is not stored if the condition codes are 0, 2, or 3.
- 3. The Channel Address Word (CAW) and Channel Command Word (CCW) are not used by this instruction.
- 4. If execution of this instruction causes the standard device byte to be stored in the multiplexor channel registers, the program must inhibit interrupts from the multiplexor channel until the standard device byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs, the standard device byte is destroyed.

#### Check Channel Instruction The status of an input/output channel can be tested by executing a Check Channel instruction. The Check Channel instruction is a privileged operation and can only be executed if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until the instruction is terminated.



Figure 7. Functional Logic of Check Channel Instruction

Check Channel<br/>instruction<br/>(Cont'd)Only the channel number must be specified in the instruction. Because<br/>to by the Check Channel instruc-<br/>tion, the Channel Address Word is not referred to by the Check Channel instruc-<br/>tion, the Channel Address Word and a Channel Command Word are not<br/>required.

Upon execution of a Check Channel instruction, the following events occur (see figure 7).

- Block 1 If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to 0, the privileged operation bit is set in the Interrupt Flag register and interrupt occurs if permitted.
- Block 2  $\blacklozenge$  If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Check Channel instruction is terminated and program control is transferred to the next instruction.
- Block 3 If the specified channel is a selector channel that is busy or has a termination interrupt pending; or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Check Channel instruction is terminated and program control is transferred to the next instruction.
- Block 4 If the specified channel is a selector channel that has an external device request interrupt pending, the condition code is set to 1, the Check Channel instruction is terminated and program control is transferred to the next instruction.
- Block 5 If the specified channel is a selector channel that is not busy and has no interrupts pending; or is the multiplexor channel that is not operating in the burst mode, the condition code is set to 0, the Check Channel instruction is terminated and program control is transferred to the next instruction.

Notes on Check Channel instruction:

- 1. The channel status byte and the standard device byte are never stored by this instruction.
- 2. The Channel Address Word (CAW) and the Channel Command Word (CCW) are not used by this instruction.

INPUT/OUTPUT STATUS INDICATORS
♦ Three levels of status information are available to the program to control input/output operation. The first pertains to the setting of the condition code when an input/output instruction is issued. The second level provides more detailed information by storing the channel status byte and the standard device byte in the appropriate input/output channel registers in scratch-pad memory. The third level of status information is generated by, and stored in, the device control electronics until a Sense command is issued. At that time the status information (Sense bytes) are transferred to main memory similar to a data transfer.

# **Condition Code**

◆ The condition code is set by the input/output instructions and can be tested by the Branch On Condition instruction. It should be noted that the condition code settings indicate the result of the input/output instructions only. They do not indicate the results of the input/output operation. Condition Code settings for all input/output instructions are as follows:

# Condition Code

(Cont'd)

Condition Code	I/O Operation Initiated	Meaning
0	Yes	<ol> <li>The device control electronics and the device specified are available.</li> <li>The Start Device instruction specifies a Sense com- mand to a device that is inoperable.</li> </ol>
1	No	<ul> <li>mand to a device that is inoperable.</li> <li>This condition code indicates that either the channel status byte or the standard device byte has been stored in the channel registers for the specified channel. The channel status byte is stored under the following conditions: <ol> <li>A parity error occurs while accessing the Channel Address Word or a Channel Command Word. The channel control check bit in the channel status byte is set.</li> <li>The Memory Protect feature is not installed and the key in the CAW is not zero. The program check bit in the channel status byte is set.</li> <li>The main memory address specified in the CAW is not on a double word boundary. The program check bit in the channel status byte is set.</li> <li>The main memory address in the CCW specifies an address outside the available memory for the system. The program check bit in the channel indicates that a device request interrupt pending condition is present. The standard device byte is set.</li> <li>The standard device control electronics on the multiplexor channel indicates that a device request interrupt pending bit in the standard device byte is set.</li> <li>The Start Device instruction specifies a command which is other than a Sense command and the addressed device is inoperable. The device inoperable bit in the standard device byte is set.</li> </ol></li></ul>
2	No	<ol> <li>A selector channel is specified that is busy.</li> <li>A selector channel is specified that has an interrupt pending (termination or external device request).</li> <li>The multiplexor channel is specified and it is operating in burst mode.</li> <li>The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.</li> <li>The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.</li> <li>A burst mode operation is directed to the multiplexor and there is a termination interrupt pending on one of</li> </ol>
		the attached device control electronics.

# Input/Output Operation

# Condition Code

(Cont'd)

# Halt Device Instruction Condition Code Settings

Condition Code	I/O Operation Terminated	Meaning
0	No	<ol> <li>The device control electronics or the device specified on the multiplexor channel is not busy. No termination is required.</li> <li>A selector channel or the multiplexor channel operat- ing in burst mode is specified and it is not busy. No termination is required.</li> <li>The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending. No termination is required.</li> </ol>
1	No	<ul> <li>This condition code indicates that the specified device is on the multiplexor channel and that the standard device byte has been stored in the channel registers for the multiplexor channel. The channel status byte is never stored. The standard device byte is stored under the following conditions: <ol> <li>The specified device indicates that a device request interrupt pending condition is present. The external device byte is set.</li> <li>The specified device is busy but the device control electronics is not busy (i.e. tape rewinding). The device busy bit in the standard device byte is set.</li> </ol> </li> </ul>
2	Yes	<ol> <li>A selector channel is specified that is busy.</li> <li>The multiplexor channel is specified and it is operating in the burst mode.</li> <li>The multiplexor channel is specified and the addressed device control electronics and device are busy.</li> </ol>
3	No	<ol> <li>A selector channel is specified that it is not in the system.</li> <li>The specified device control electronics is inoperable.</li> </ol>

# Test Device Instruction Condition Code Settings

Condition Code	Meaning
0	The device control electronics and the device are available. Note: There may be pending interrupts on the multiplexor channel that would prohibit a burst mode operation being initiated.
1	<ul> <li>This condition code indicates that the standard device byte has been stored in the channel registers for the specified channel. The channel status byte is never stored by this instruction.</li> <li>The standard device byte is stored under the following conditions: <ol> <li>The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.</li> <li>The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek to a random access device). The device byte is in the standard device byte is not busy bit in the standard device byte is set.</li> </ol> </li> </ul>

# **Condition Code**

(Cont'd)

#### Test Device Instruction Condition Code Settings (Cont'd)

Condition Code	Meaning
2	<ol> <li>A selector channel is specified that is busy.</li> <li>A selector channel is specified that has an interrupt pending (termination or external device request).</li> <li>The multiplexor channel is specified and it is operating in burst mode.</li> </ol>
	<ol> <li>The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.</li> <li>The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.</li> </ol>
3	<ol> <li>A selector channel is specified which is not on the system.</li> <li>The specified device control electronics is inoperable.</li> <li>A device is specified that is not in the system.</li> </ol>

Condition Code	Meaning
0	<ol> <li>The specified selector channel is not busy and has no interrupts pending.</li> <li>The specified multiplexor channel is not operating in the burst mode.</li> </ol>
1	The specified selector channel has an external device request inter- rupt pending.
2	<ol> <li>The specified selector channel is busy or has a terminating interrupt pending.</li> <li>The specified multiplexor is operating in the burst mode.</li> </ol>
3	A selector channel is specified that is not in the system.

#### **Check Channel Instruction Condition Code Setting**

#### **Channel Status Byte**

• The channel status byte is stored in Channel Command Register-II (bit positions 8 through 15) for the appropriate channel. It contains information concerning the status of the channel when a channel interrupt occurs, or at the completion of a Start, Halt or Test Device instruction if the condition code indicates that Status is stored. The bit significance of the channel status byte is as follows:

Bit Position 8 is the program controlled interrupt bit. When set, this bit indicates that a Channel Command Word was accessed which had the program controlled interrupt flag bit set. A channel interrupt occurs for the appropriate channel while the input/output operation specified by the Channel Command Word is being executed.

#### Notes:

- 1. The program controlled channel interrupt occurs after the first data byte has been transferred.
- 2. If a Channel Command Word that specifies a burst mode operation is fetched and the program controlled interrupt flag bit is set, the program controlled interrupt does not occur until completion of the burst operation.

Channel Status Byte (Cont'd) Bit Position 9 is the incorrect length bit. When set, this bit indicates that when the input/output operation was terminated, the byte count specified in the channel command was not equal to the number of bytes received from, or sent to, the input/output device. The incorrect length indicator can be set only if the suppress length indicator flag bit in the channel command word is reset to 0.

The following conditions cause the incorrect length bit to be set:

- 1. Count High on Input (Read, Read Reverse, Sense). The main memory area specified by the Channel Command Word is not completely filled by transmission from the device. The final byte count in Channel Command Register-II is greater than zero.
- 2. Count High on Output (Write, Write Control). Data in the main memory area specified by the Channel Command Word is not completely transferred and the device terminated. The final byte count in Channel Command Register-II is greater than zero.

#### Notes:

- 1. If incorrect length occurs during command chaining and the Suppress Length Indicator flag bit of the current command is reset, the incorrect length bit is set.
- 2. If incorrect length occurs during the last command of a chain (the Chain Data flag bit it reset), and the Suppress Length Indicator flag of the command is set, the incorrect length bit is not set.

Bit Position 10 is the program check bit. When set, this bit indicates that a programming error was detected by the channel.

The following conditions cause the program check bit to be set:

- 1. Invalid Channel Command Word Address. The addressed Channel Command Word is not located on a double word boundary.
- 2. Invalid Channel Command Word Address. The addressed Channel Command Word is outside the available main memory for the particular installation.
- 3. Invalid Data Address. The main memory location specified by the data address in the Channel Command Word is outside the available main memory for the particular installation.
- 4. Invalid Key. The memory protection key in the Channel Address Word is not zero and the system does not have the Memory Protect option installed.

#### Notes:

- 1. If a program check error occurs during input/output initiation, the operation is suppressed and the program is notified of the error by the condition error setting.
- 2. If a program check error occurs while the input/output operation is in progress, the operation is terminated and a channel interrupt occurs for the specified channel.
- 3. If a program check error occurs during chaining (command or data), a channel interrupt occurs for the specified channel and chaining is suppressed.

Channel Status Byte (Cont'd)	Bit Position 11 is the protection check bit. When set, this bit indicates that the channel tried to store data in a protected main memory area. The operation is terminated and a channel interrupt occurs for the specified channel. If chaining (command or data) is in progress, it is suppressed.
	Bit Position 12 is the channel data check bit. When set, this bit indi- cates that a parity error was detected in the channel, in main memory, non-addressable main memory or in scratch-pad memory. Reading of characters with bad parity going into memory are replaced with the sys- tems error byte (hexadecimal FF), and the input/output operation is completed. For parity error characters going to a device, (writing) the invalid character is transferred unchanged, the operation is terminated and a channel interrupt occurs for the specified channel. (The transfer of sense byte(s) to memory is not checked for parity.)
	Bit Position 13 is the channel control check bit. When set, this bit indicates that a machine malfunction has occurred affecting the channel controls. Conditions which cause this bit to be set are parity error in the Channel Command Word, data address, or contents of the Channel Com- mand Word. The operation is terminated and a channel interrupt occurs for the specified channel. If chaining (command or data) is in progress, it is suppressed.
	Bit Position 14 is reserved for use by the processor.
	Bit Position 15 is the termination interrupt bit. When set, this bit indicates that a termination interrupt has been effected.
	Important: The channel status byte is reset only when an input/output operation is initiated.
Standard Device Byte	• The standard device byte is stored in scratch-pad memory in the Assembly/Status register (bit positions 24 through 31) for the appropriate channel. This byte indicates the status of a device after an input/output operation. It may also indicate a device request interrupt.
	The standard device byte is automaticaly stored when:
	1. An input/output interrupt is serviced (request or termination).
	2. An input/output operation is attempted and the condition code indicates that status bits are stored (channel status byte, standard device byte).
	The standard device byte is defined as follows:
	Bit Position 24 is the external device request interrupt pending bit. When set, this bit indicates that a random access device, a data exchange control or a communications device requires servicing.
	Bit Position 25 is the termination interrupt pending bit. When set, this bit indicates that a termination interrupt condition exists in an input/ output device.
	Bit Position 26 is the device busy bit. When set, this bit indicates that the specified device is busy and cannot accept another operation.
	Bit Position 27 is the control busy bit. Not applicable.

#### Standard Device Byte (Cont'd)

Bit Position 28 is the device end bit. When set, this bit indicates that the specified device has terminated. Another operation can be accepted by the device if the device busy bit (26) is not set.

Bit Position 29 is the secondary indicator bit. When set, this bit indicates that the specified device has additional indicators to be tested. These indicators can be brought into main memory by using the Sense command.

Bit Position 30 is the device inoperable bit. When set, this bit indicates that the specified device is inoperable.

Bit Position 31 is the status modifier bit. This bit is used with chaining (command or data). When set, this bit indicates that the next Channel Command Word is skipped. This bit is set as a result of device termination.

Sense Bytes ◆ The sense byte, or bytes, are brought into main memory from an input/output device by using the Sense command. These bytes contain status information for the device referred to. The exact status information sent is defined in the Spectra 70 input/output reference manuals for the individual devices.

# CHANNEL SERVICING

 $\blacklozenge$  The following sections explain in detail the three types of channel servicing which may be performed during input/output operations. They are: servicing a data transfer, end and chain servicing, and interrupt servicing.

Because channel servicing requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal mode processing is held off until the servicing has been completed. Consequently, channel servicing is time-shared with normal mode processing. Between service requests, normal mode processing is resumed, or another channel is permitted to service its device(s).

Channel servicing for a device on the multiplexor channel (multiplex mode) requires more time than channel servicing for a device on a selector channel. To balance the system's throughput rate, multiplexor channel servicing is segmented to permit selector channel servicing to break-in if any selector channels require servicing. After all selector(s) demanding service have been satisfied, multiplexor servicing is resumed. This technique insures that the interference to selector channel servicing caused by the multiplexor channel is no greater than that of an additional selector channel.

Servicing a Data Transfer
♦ Once an input/output operation has been initiated, it proceeds under control of the appropriate channel and registers in scratch-pad memory and non-addressable main memory (multiplexor devices). When an input/ output operation has been initiated and the input/output device is ready to send or receive a data byte, it asks the processor for a service request. When the processor honors this service request, servicing of a data transfer occurs.

Because servicing a data transfer requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal mode processing is held off until the servicing has been completed. Servicing of a data transfer is time-shared with normal mode processing. Between service requests, processing is resumed, or another channel is permitted to service its device(s).



Figure 8. Functional Logic of Servicing a Data Transfer


Figure 8. Functional Logic of Servicing a Data Transfer (Cont'd)

Servicing a Data Transfer (Cont'd) If a burst mode operation has been initiated to the multiplexor channel, the channel operates similar to a selector and only one device is serviced. Service requests by devices other than the one operating in burst mode are ignored until the multiplexor channel is operating in the multiplexor mode. This occurs at the conclusion of the burst operation when the last data byte has been serviced (prior to interrupt).

Servicing of a data transfer causes the following events to occur (see figure 8).

- Block 1  $\blacklozenge$  If the service request comes from a device control electronics connected to the multiplexor channel which is operating in the multiplex mode, the processor gets the device address and fetches the appropriate subchannel registers in non-addressable main memory. These registers are placed in processor utility registers in scratch-pad memory. (They are *not* sent to the multiplexor channel registers in scratch-pad memory.) If the service request comes from a device control electronics connected to the multiplexor channel, the appropriate channel registers in scratch-pad memory are used to service the data transfer.
- Block 2 A test is made to see if the Program Controlled Interrupt (PCI) flag is set. If it is, the channel interrupt bit is set in the Interrupt Flag register and an interrupt occurs, if permitted. The PCI flag is reset and the program control interrupt bit is set in the channel status byte.
- Block 3 A test is made to see if the device control electronics requesting service has indicated an end condition. An end condition is indicated when one of the following occurs:
  - 1. The processor reaches a byte count lapse. If this occurs, the processor tells the device control electronics to indicate an end condition on the next data service request.
  - 2. The device has completed the input/output operation (i.e. a gap is sensed on tape). If this occurs, the device control electronics automatically indicates an end condition. (In this case the byte count is never zero.)

If an end condition has been indicated, the processor goes to End and Chaining Servicing (see figure 9, Block 1).

- Note: Certain error conditions cause the processor to tell the device control electronics to indicate an end condition on the next data service request (see Notes 3, 4, 5, 6 on Servicing a Data Transfer).
- Block 4  $\blacklozenge$  If the device control electronics has not indicated an end condition, the byte count is decremented by one.

Block 5  $\blacklozenge$  A test is made to see if the command is a read. A read command can be any one of the following:

#### Read Forward

#### Read Reverse

Sense

All other commands (except Transfer in Channel) are write commands. If the command is a write, the data byte is fetched from main memory and sent to the device. Control is then transferred to Block 11.

- Block 6 If the command is a read, a test is made to see if the SKIP flag is set. If it is, transfer of the data byte to main memory is bypassed and control is transferred to Block 10.
- Block 7  $\blacklozenge$  If the SKIP flag is not set, a test is made to see if the command is a Sense. If it is, parity checking of the data byte is bypassed and control is transferred to Block 9.
- Block 8 If the command is not a Sense, a test is made to see if the data byte received from the device has correct parity. If it does not, the channel data check bit in the channel status byte is set and the data byte in converted to (FF)<sub>16</sub>. The input/output operation continues.
- Block 9  $\blacklozenge$  The data byte is transferred to the main memory address specified.
- Block 10  $\blacklozenge$  A test is made to see if the command is a Read Reverse. If it is, the main memory address is decremented by one.
- Block 11  $\blacklozenge$  If the command is not a Read Reverse, the main memory address is incremented by one.
- Block 12 A test is made to see if the byte count has lapsed. If it has, a test is made to see if the Chain Data flag is set. If it is, the processor goes to End and Chaining Servicing (see figure 9, Block 11).
- Block 13  $\blacklozenge$  If the Chain Data flag is not set, the processor tells the device control electronics to indicate an end condition on the next data service request.
- Block 14  $\blacklozenge$  A test is made to see if the service request was honored for a device on the multiplexor channel. If it was not, program control continues with the next instruction or with the instruction that was interrupted due to the service request.
- Block 15 ♦ If the service request was honored for a device on the multiplexor channel, a test is made to see if it is a burst mode operation. If it is not a burst mode operation, the sub-channel registers are sent back to non-addressable main memory. In either case, program control continues with the next instruction or with the instruction that was interrupted due to the service request.

Servicing a Data Transfer (Cont'd) Notes on Servicing a Data Transfer:

- 1. All input/output data service requests are honored depending on the channel's position in the priority sequence.
- 2. The following tests occur when a data byte is transferred to main memory:
  - a. The main memory address to which the data byte is to be transferred is tested to see if it is in a memory protected area (Memory Protect feature must be installed). If it is, the protection check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
  - b. The main memory address to which the data byte is to be transferred is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 3. The following tests occur when a data byte is transferred from main memory:
  - a. The main memory address from which the data byte is to be transferred is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
  - b. The data byte to be transferred is checked for correct parity. If parity is not correct, the data check bit in the channel status byte is set and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 4. If a main memory parity error occurs while fetching the subchannel registers, the channel control check bit in the channel status byte is set, and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 5. If a scratch-pad memory parity error occurs during the servicing of a data transfer, the channel control check bit in the channel status byte is set and the device control electronics is told to set an end condition on the next data service request (see Block 13).

#### End and Chaining Servicing

• End and chaining servicing is required when the input/output operation specified by the current command has been completed (normally or abnormally). Entry to this servicing always comes from "servicing a data transfer". The following conditions cause end and chaining servicing to take place:

- 1. A device control electronics has indicated an end condition. This end condition is recognized in Servicing a Data Transfer.
- 2. The byte count in the current command has lapsed and the Chain Data (CD) flag in this command is set. If this condition occurs, entry to End and Chaining Servicing occurs at a point which bypasses the normal end servicing with no chaining and the end servicing with command chaining.

For input/output operations that do not specify chaining, end servicing is used so that the processor can tell the appropriate device control electronics to set an interrupt condition. This interrupt condition is in turn reported to the processor and the appropriate flag in the Interrupt Flag register is set, at which time the interrupt is taken, if permitted.

For input/output operations that specify chaining (command or data), this servicing does one of the following:

- 1. If the current command specifies command chaining (the CC flag in the command is set) this service is used to fetch the next command in the chain and to send this new command to the input/ output device.
- 2. If the current command specifies data chaining (the CD flag in the command is set) this service is used to fetch the next command in the chain so that the current operation can be continued.

End and Chaining Servicing causes the following events to occur (see figure 9).

- Block 1 Entry to this block occurs when the input/output device control electronics has indicated an end condition. This end condition is recognized during servicing a data transfer and is generated:
  - 1. automatically by the device, or
  - 2. by the device on command from the processor

The processor receives the standard device byte from the device control electronics. This standard device byte is used by the processor for testing purposes. It is *not* stored in the channel registers.

Block 2 ◆ The standard device byte is tested to see if the device busy bit is set and the device end bit is reset. This condition normally arises in buffered devices (i.e. card punch, printer) when the buffer has been loaded and the completion of the operation is off-line (no more data has to be sent between the processor and the device control electronics). If this condition exists, the processor tells the device to set another end condition and ask for another service request when the device is no longer busy. Control is then transferred to Block 14.



Figure 9. Functional Logic of End and Chaining Servicing

ų



Figure 9. Functional Logic of End and Chaining Servicing (Cont'd)

Block 3	• If the device is not busy, a test is made to see if the Chain Command (CC) flag is set. If it is not, control is transferred to Block 8 which causes termination of the command to occur.
Block 4	• If the Chain Command (CC) flag is set, a test is made to see if one of the following bits is set in the channel status byte:
	Program Check bit
	Protection Check bit
	Data Check bit (This bit is checked only if the current operation is a write)
	Channel Control Check bit
	If any of the above bits are set (except the data check bit on a Read) con- trol is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
Block 5	• If none of the bits tested in the channel byte are set, a test is made to see if the Chain Data (CD) flag is set. If the Chain Data flag is set, control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
Block 6	• If the Chain Data (CD) flag is not set the standard device byte is tested to see that the following conditions are present:
	Device is operable
	Secondary indicator is not set
	Device end is set
-	If any of the above conditions is not present, control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
Block 7	◆ If all of the conditions tested in the standard device byte are present, a test is made to see if the byte count is <i>not</i> equal to zero and the Suppress Length Indicator (SLI) flag is equal to zero. If these conditions are present, the program desires an indication of incorrect length, and control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
Block 8	• Entry to this block occurs under the following conditions:
	a. A device control electronics has indicated an end condition, the device is not busy and the chain command flag bit is <i>not</i> set.
	b. A device control electronics has indicated an end condition and the chain command flag is set. However, a condition is present which causes command chaining to be suppressed.
	The processor tells the device control electronics is set a channel interrupt condition for the appropriate channel.

A test is made to see if the device is on the multiplexor channel. If it is, Block 9 • the subchannel registers are sent back to non-addressable main memory. In either case, program control continues with the next instruction or with the instruction that was interrupted due to chaining and/or end servicing. *Note:* If the operation that was terminated was a burst mode operation. the burst mode is completed at this point and other multiplex mode operations can be directed to devices on the multiplexor channel. The processor does not have to wait for the burst mode terminating interrupt to occur. Block 10 Entry to this block occurs when command chaining is to take place. The standard device byte is tested to see if the status modifier bit is set. If it is, the next Channel Command Word (CCW) address is incremented by eight. (The next channel command word in sequence is skipped.) Block 11 In addition to continuing command chaining processing, entry to this ٠ block occurs from Servicing a Data Transfer when the following conditions are present: a. The byte count is equal to zero. b. The Chain Data (CD) flag is set. The next Channel Command Word (CCW) is fetched from main memory and placed in the appropriate channel registers. The next Channel Command Word address is incremented by eight. Block 12 A test is made to see if the next command in sequence is a Transfer in Channel command. Block 13 If the command is not a Transfer in Channel command, a test is made to see if this is a command chain or a data chain operation. If it is a command chain operation, the new command is sent to the specified device control electronics. (This is not required if this is a data chain operation.) Block 14 A test is made to see if the chaining servicing has occurred for a device on the multiplexor channel. If it has, a test is made to see if it is a burst mode operation. If it is not a burst mode operation, the subchannel registers are sent back to non-addressable main memory. In all cases, program control continues with the next instruction, or with the instruction that was interrupted due to the chaining servicing. Block 15 If the next command in sequence is a Transfer in Channel command, the main memory address specified by the Transfer in Channel command is tested to see if it is on a double word boundary. Block 16 If the main memory address specified in the Transfer in Channel command is on a double word boundary, this address is placed in the next Channel Command Word address and control is transferred to Block 11 which fetches the CCW specified by the Transfer in Channel command. Block 17 If the main memory address specified in the Transfer in Channel command is not on a double word boundary, the program check bit is set in the channel status byte.

Block 18	♦ A test is made to see if this is a data chain operation. If it is, the device
	is told to set an end condition on the next data service request and control
	is transferred to Block 14 to complete the end servicing. If this is a com-
	mand chain operation (the device has already indicated an end condition)
	control is transferred to Block 8 where the device control electronics is
	told to set an interrupt condition.

Notes On End and Chaining Servicing:

1. The following test occurs when the next Channel Command Word is fetched:

The main memory address specified is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set; and, if data chaining, the device is told to set an end condition on the next data service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).

- 2. If a main memory parity error occurs when fetching the next Channel Command Word, the channel control check bit in the channel status byte is set; and, if data chaining, the device control electronics is told to set an end condition on the next data service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).
- 3. If a scratch-pad memory parity error occurs when storing the subchannel registers back in non-addressable main memory the channel control check bit in the channel status byte is set.
- 4. If a scratch-pad memory parity error occurs when storing the subchannel registers back in non-addressable main memory, the channel control check bit in the channel status byte is set; and, if data chaining, the device control electronics is told to set an end condition on the next service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).

# Interrupt Servicing Interrupt Servicing occurs when the appropriate flag in the Interrupt Flag register has been set, and the Interrupt Mask register for the current state permits the interrupt and it is taken. This service is required to:

- 1. Obtain the standard device byte from the device control electronics (if applicable) and store it in the appropriate input/output channel registers.
- 2. Fetch the appropriate subchannel registers from non-addressable main memory if the interrupt is due to a multiplexor channel device. The subchannel registers are stored in the multiplexor channel registers in scratch-pad memory.

There are three kinds of channel interrupts. They are as follows:

*Programmed Control Interrupt*—This interrupt occurs when a Channel Command Word is fetched and the program controlled interrupt flag bit is

#### Interrupt Servicing (Cont'd)

set. This interrupt condition has no effect upon the input/output operation specified by the Channel Command Word. The standard device byte and the subchannel registers are not stored.

*Device Request Interrupt*—This interrupt occurs as a result of a condition arising in an input/output device control electronics. It may occur independent of a processor initiated input/output operation. Examples of this type of interrupt are as follows:

- 1. A remote processor wishes to send data via a Data Exchange Control. The Data Exchange Control initiates the channel interrupt. (This interrupt occurs independent of a processor initiated input/output operation).
- 2. The processor initiates an off-line seek to a random access device. When the seek is complete, the random access device control electronics initiates a channel interrupt. (This interrupt occurs in conjunction with a processor initiated input/output operation).

When an external device request interrupt occurs, the standard device byte and the subchannel registers (if a multiplexor device) are stored in the appropriate input/output channel registers.

Terminating Interrupt—This interrupt occurs when an input/output operation initiated by the processor has terminated. When this interrupt occurs, the standard device byte and the subchannel registers (if a multiplexor device) are stored in the appropriate input/output channel registers. This is the final servicing of the channel and device. At the completion of this servicing, the channel is free to accept another operation. The contents of the input/output channel registers must be utilized by the program before another operation is initiated. (When another operation is initiated, the contents of these registers are altered.) The following information is available in the input-output channel registers for interrogation by the program:

Channel status byte

Standard device byte

Byte count

Address of next CCW

Low-order 4 bits of the command code

Device number

Interrupt servicing causes the following events to occur (see figure 10).

- Block 1  $\blacklozenge$  The device control electronics is asked for the address of the device requiring interrupt servicing.
- Block 2 A test is made to see if the device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the processor generates a standard device byte of all zeros. Control is then transferred to Block 4.
- Block 3  $\blacklozenge$  If the device control electronics is operable, it sends the standard device byte to the processor.



Figure 10. Functional Logic of Interrupt Servicing

- Block 5 A test is made to see if this is a terminating interrupt. If it is not (it is a program controlled or a device request interrupt) control is transferred to Block 8.
- Block 7  $\blacklozenge$  A test is made to see if the byte count is not equal to zero and the Suppress Length Indicator (SLI) flag is equal to zero. If these conditions are present, the program desires an indication of incorrect length and the incorrect length bit in the channel status byte is set.
- Block 8  $\blacklozenge$  The standard device byte is stored in the appropriate input/output channel registers and program control continues with the next instruction.
  - Note: On the 70/55 Processor, if the interrupt is a program controlled interrupt, the standard device byte is not stored.

Notes on Interrupt Servicing:

- 1. The device address is always stored in the input/output channel registers in scratch-pad memory if the interrupt is due to a device connected to the multiplexor channel. If the interrupt is due to a device on a selector channel, the device address is stored *only* if it is a device request interrupt.
- 2. If a main memory parity error occurs when fetching the subchannel registers, the channel control check bit in the channel status byte is set.

### MULTI-PROCESSOR INSTALLATION

#### INTRODUCTION

◆ Installations where more than one computer shares peripheral equipment or work loads require extra machine-program communications. To enable this rapid signaling between processors independent of input/output operations the Direct Control feature is provided.

To signal a receiving processor (or processors) a Write Direct instruction is used to effect an external interrupt in the receiving processor. To enable the receiving processor to honor this external interrupt and complete the transfer, a Read Direct instruction is used (refer to Privileged Instructions section). This Write Direct action of one processor to another is analogous to a Supervisor Call instruction and corresponding interrupt of a user's program to the Interrupt Control State (P<sub>3</sub>).

The Direct Control feature is identical on the 70/35, 70/45 and 70/55 Processors, therefore permitting all three of the processors to be connected in any combination of up to six. Some typical cases for which this feature is used are:

Request use of a control file.

Notify that file access has been completed.

- Notify back-up system that a processor machine failure has been detected.
- Notify back-up system that a processor power failure has been detected.

Request assistance because of program overload.

Request for task assignments.

#### OPERATIONAL CHARACTERISTICS

◆ The 8-bit data byte transmitted from the out line of one processor to the in line of a second processor in a multi-processor installation by means of the Direct Control feature provides 256 code combinations. The code sets can be any required by the program including EBCDIC and ASCII with code interpretation being performed by the program.

When a transmitting processor issues a Write Direct instruction, an external interrupt is set in the receiving processor (specified by the I-Field of the Write Control instruction) in response to the signal. To service the interrupt, the receiving processor issues a Read Direct instruction to accept the control byte and then issues a Write Direct with an acknowledgement code to the transmitting processor. (Write Direct of an acknowledgement code does not require a return acknowledgement.) When an acknowledgement has been received from each of the receiving processors (if more than one connected), the transmitting processor may execute another transmission.

In the event of power failing in a processor, interrupt occurs to processor state  $P_4$ . In a multi-processor installation with the Direct Control feature, the failing processor issues a Write Direct instruction with a data byte of all zero bits to all processors it is connected to in the system.

*Note:* The Direct Control feature does not provide error checking on the data transmitted. When checking is required, it must be performed by program.

DIRECT CONTROL INTERFACE	• The Direct Control interface connects from two to six processors into a multi-processor complex. Each of the processors can have up to six direct control trunks which contain the signal lines that transmit and receive the direct control information. These signal lines function as follows:							
Static Out Lines	◆ The Static Out lines are logically identical (common) on all trunks, (information on one trunk is identical to information of all other trunks). The state of these Static Out lines is established when a Write Direct instruction is executed and remains static until altered by a subsequent Write Direct instruction. Parity is not generated or checked on these lines. (See Write Direct instruction.)							
Static In Lines	◆ The Static In lines provide the means for the receiving processor to receive 8-bit bytes of data from other transmitting processors via their Static Out lines. Each trunk may be uniquely sampled by a Read Direct instruction which specifies the desired trunk. (See Read Direct instruction.)							
Signal Out Line	• The Signal Out line provides a signal to the other processors upon execution of a Write Direct instruction. The Direct Control Trunks (DCT) whose Signal Out lines are signaled is specified by the I-Field pattern of the instruction.							
External Signal In Line	from other processors via their S	provides the means for receiving a signal Signal Out lines. The External Signal In external signal interrupt flag associated DCT) as indicated:						
	Trunk Signaled	External Interrupt Flag						
	DCT #1	1						
	DCT #2	2						
	DCT #3	3						
	DCT #4	4						
	DCT #5	5						
	DCT #6	6						
Power Failure Line(PFND)	(DCT) in the complex. Its sign detection of a power failure. The	identical on all Direct Control Trunks al is normally up but is dropped upon signal on this line remains down through- ble program time remaining, and does not has been restored.						
Power Failure Inhibit In Line (PFIR)	struction of the associated Static	means for inhibiting a Read Direct in- In lines when its signal is dropped. When a read by the receiving processor.						

# COMPLEX

**DUAL-PROCESSOR** | • The following illustration is presented to demonstrate the manner in which two processors are interconnected. In this instance only one cable is required.



Figure 11. Dual-Processor Complex

#### MASTER/SATELLITE COMPLEX

◆ The Master/Satellite complex permits the master processor to communicate with its satellites and the satellites to communicate with the master processor. However, the satellites cannot communicate with each other. The following illustration demonstrates the manner in which the master processor interconnects with up to five satellite processors via the Direct Control Trunks (DCT).



Figure 12. Master/Satellite Complex

• The following illustration demonstrates the manner in which six processors may be interconnected so that any two processors may communicate.

#### MAXIMUM MULTI-PROCESSOR COMPLEX



Figure 13. Maximum Multi-Processor Complex

#### OPERATIONAL PROCEDURES

◆ The following sections are furnished to illustrate typical operational procedures when using the Direct Control feature. They are presented for *clarification only* and are not meant to imply fixed and firm standards. For a detailed description of the actual programming procedures, reference should be made to the applicable reference manuals.

#### Transmission Procedure

• User Program —  $(P_1)$  The user program in Processing State  $(P_1)$  contains a Supervisor Call instruction with a Write Direct Interrupt Code. In addition, it contains the following parameters required when interrupt is effected to the operating system in processor state  $(P_3)$ :

Data Byte (8-bit code)

Signal Byte (specifies processor(s) to which Write Direct is addressed)

Return Address (for return to normal processing)

Operating System —  $(P_3)$  The operating system accepts the Supervisor Call Interrupt and issues a Program Control instruction to  $(P_2)$ . In addition, the location of the user parameters are saved, the processor is set to the Privileged Mode and a change made from  $(P_3)$  to  $(P_2)$ .

Supervisor Call Routine —  $(P_2)$  The Interrupt Weight is used to branch to the Supervisor Call routine where the Supervisor Call Interrupt Code is decoded and a branch is made to the required routine, in this case the Write Direct routine. The Write Direct routine then performs the following:

- 1. Checks to determine whether Write Direct instruction can be issued or must be stacked in queue.
- 2. Fetches the user parameters.
- 3. Sets Write Direct instruction I-Field to the Signal byte, the Address field to the Data byte, and the Return After Interrupt to the user Return Address in  $(P_1)$ .
- 4. Executes Write Direct instruction.
- 5. If no acknowledgement is received, sets control in Acknowledge queue.
- 6. Sets processor to non-privileged mode.
- 7. After interrupt, executes Program Control instruction and branch to user return address in  $(P_1)$ .

#### Response Procedure

• Operating System —  $(P_3)$  The operating system accepts the Direct Control Interrupt and issues a Program Control instruction to  $(P_2)$ . In addition, the processor is set to privileged mode and a change made from  $(P_3)$  to  $(P_2)$ .

Response Procedure (Cont'd) Read Direct Routine —  $(P_2)$  The Interrupt Weight is used to branch to the Read Direct routine. The Read Direct routine then performs the following:

- 1. Issues a Read Direct instruction to read the Data Byte.
- 2. Saves the Data Byte and the External Interrupt number (which corresponds to the transmitting processor) for user Read Direct processing.
- 3. Issues a Program Control instruction to  $(P_1)$  and sets processor to non-privileged mode.
- 4. Changes from  $(P_2)$  to  $(P_1)$  and branches to user Read Direct routine.

User Read Direct Routine —  $(P_1)$  Using the External Interrupt number, the user Read Direct routine determines the transmitting processor number and decodes the Data Byte to determine the type of action required.

If the Power Failure code (all zeros) is received, the processor that is down is removed from the system configuration and a return to normal processing is effected.

For all other codes received, a Write Direct acknowledgement is issued as follows:

- 1. Supervisor Call is issued with a Write Direct Interrupt Code.
- 2. A Write Direct instruction with a Data Byte of an Acknowledge Code and a return address of the user Read Direct routine is executed.

When the return is accomplished, the function specified by the Data Byte initially read is performed, and at the end of the Read Direct processing a branch is made back to the  $(P_1)$  program.

PRIVILEGED INSTRUCTIONS									
INTRODUCTION	• The instructions described in this section are called <i>privileged instruc-</i> <i>tions</i> and can only be executed if the non-privileged mode bit (bit position 15 in the Interrupt Status register) for the current state is zero.								
	In addition to the standard privileged instruction set, inclusion of the memory protect and/or the direct control optional features cause additional privileged instructions to be added.								
INSTRUCTION FORMATS									
RR Format	Op Code         R <sub>1</sub> R <sub>2</sub> 0         7         8         11         12         15								
Description	• The RR format is used only by the Set Storage Key and the Insert Storage Key instructions. The contents of the general register specified by the $R_1$ field is the first operand. The general register specified by the $R_2$ field contains the second operand address.								
SI Format	Op Code         I2         B1         D1           0         7         8         15         16         19         20         31								
Description	• The SI format is used by the Program Control, the Write Direct, the Read Direct instructions and all input/output instructions. The first address $(B_1/D_1)$ specifies the main memory location of the first operand. The second operand is the immediate byte in the $I_2$ field.								
SS Format	Op Code         L         B <sub>1</sub> D <sub>1</sub> B <sub>2</sub> D <sub>2</sub> 0         7         8         15         16         19         20         31         32         35         36         47								
Description	• The SS format is used by the Load Scratch Pad and the Store Scratch Pad instructions. The location of the first operand is specified by the first address $(B_1/D_1)$ , and the location of the second operand is specified by the second address $(B_2/D_2)$ . The L field is the number of <i>words</i> in addition to the addressed <i>word</i> that are to be transferred.								
INTERRUPT ACTION	• The following interrupt conditions can occur as a result of a privileged instruction:								
Address Error									
Addressing	♦ An address error interrupt occurs when an address specifies a location outside the available main memory of the particular installation. The operation is terminated at the point of error. The result data and condition code, if produced, are unpredictable. If the address of an instruction is invalid, the operation is suppressed.								

1

Specification	$\blacklozenge$ An address error interrupt occurs when:
	1. A Load Scratch Pad or Store Scratch Pad instruction specifies a first or second address which is not on a word boundary.
	2. Bits 28 through 31 of the second operand of a Set Storage Key or Insert Storage Key instruction are not zero.
	3. The memory protect feature is not installed and the protection key in the Interrupt Status register for the current program state is not zero.
	4. The Program Control instruction specifies an instruction address which is not on a halfword boundary.
	In these error interrupt conditions, the operation is suppressed. The data in main memory and registers is unchanged.
Protection	♦ An address error interrupt occurs when the storage key and the protec- tion key of the result location do not match. The operation is terminated. The result data is unpredictable. (This interrupt can occur only if the memory protect feature is installed.)
Privileged Operation	• A privileged operation interrupt occurs if execution of any privileged instruction is attempted and the non-privileged mode bit (bit position 15 in the Interrupt Status register) for the current state is 1. The operation is suppressed and the condition code, registers, and main memory are unaltered.
<b>Operation Code Trap</b>	• An operation code trap interrupt occurs under the following conditions:
	1. The memory protect feature is not installed and an attempt to execute a Set Storage Key or Insert Storage Key instruction is made.
	2. The direct control feature is not installed and an attempt to execute a Write Direct or Read Direct instruction is made.
SPECIAL CONSIDERATIONS	• The following sections outline programming rules which must be followed in order to maintain compatibility for programs which are to run on all three processors $(70/35, 70/45, \text{ and } 70/55)$ .
Program Mask	♦ The contents of the P-Counter in scratch-pad memory associated with the current program state does not necessarily contain the active Program Mask. Programs should <i>not</i> address the P-Counter of the current program state via Load or Store Scratch Pad instructions and expect to effect or obtain the active Program Mask. While the 70/45 and 70/55 processors utilize a hardware register to contain the Program Mask (which is updated whenever a change of program state is made or a Set Program Mask instruction is executed), the 70/35 processor utilizes the P-Counter as the active Program Mask at all times.
Scratch-Pad Addresses	◆ The first address of the Load and of the Store Scratch Pad instructions specifies word locations 0-127 by the seven rightmost bits. Bits to the left of these must be zeros since the 70/35 processor incorporates the scratch-pad area as the lower 128-word portion of non-addressable memory. Addresses greater than 127 will specify portions of 70/35 non-addressable memory not containing scratch pad. This does not occur on the 70/45

Scratch-Pad Addresses (Cont'd)	and $70/55$ processors as scratch pad is implemented separately and wrap- around occurs module 128. (i.e., if location 127 is loaded, location zero may be loaded next.)
Next Instruction Address	♦ The contents of the P-Counter in scratch-pad memory associated with the current program state does not necessarily contain the Next Instruction Address (NIA). Programs should <i>not</i> address the P-Counter of the current program state via the Load or the Store Scratch Pad instructions and expect to effect a branch or obtain the address of the next instruction in sequence. While the 70/45 and 70/55 processors utilize the P-Counter as the NIA Register at all times, the 70/35 utilizes a hardware NIA Register. (The contents of the NIA-Field in the P-Counter are updated whenever a change of program state is to be effected or if the hardware NIA Register is to be used as a temporary utility register.)

Load Scratch Pad (LSP)									
General Description	by the sec	ond addres	s $(B_2/I)$		ed in	the so	ge location spec cratch-pad men $(B_1/D_1)$ .		
Format (SS)	D8	L	B <sub>1</sub>	D <sub>1</sub>		B <sub>2</sub>	$D_2$		
	0 7	8 15	16 19	20	31	32 35	36	47	
Condition Code	♦ Unchan	ged except	when th	e P counter in	n sera	atch-pao	l memory is loa	ded.	
Interrupt Action	Address Addr	red operations error: essing. fication.	on.						
Notes	scrat	-	mory loc	ations to be			ing the numbe nitial count of		
	2. The first address specifies scratch-pad memory words 0 through 127 by the seven rightmost bits of the address. The bits to the left of the seven-bit address must be zero.								
	3. The second address must be on a word boundary. (This is a program restriction.)								
	this	instruction.	If thes		e inc		memory to exe n the range of		

Store Scratch Pad (SSP)									
General Description	specifie	ed by	the first a	ddress (	$B_1/D_1$ ), are	stored	in mair	with the lon memory locates $(B_2/D_2)$ .	
Format (SS)	DC	)	L	B <sub>1</sub>	D <sub>1</sub>		B <sub>2</sub>	D <sub>2</sub>	
(55)	0	7	8 15	16 19	20	31	32 35	36	47
Condition Code	♦ Un	chan	ged.						
Interrupt Action		dress Addre Specin	ed operatio error: essing. fication. ction.	on.					
Notes	<ul> <li>◆ 1. The L field provides an eight-bit count specifying the number of scratch-pad memory locations to be stored. An initial count of zero specifies one word to be stored.</li> </ul>								
	2. The first address specifies scratch-pad memory words 0 through 127 by the seven rightmost bits of the address. The bits to the left of the seven-bit address must be zero.								
	3.	The	second ad	dress r	nust be on	a wo	rd bou	ndary. (This	s is :

3. The second address must be on a word boundary. (This is a program restriction.)



Bit 11 is the program test bit. If bit 11 = 1, the program test mode is initiated. The program test interrupt bit is set in the Interrupt Flag register of the initiated state.

The scan of the Interrupt Flag register in the initiated state is delayed until after the first instruction of the initiated state is executed, at which time the scan is made in normal priority.

If bit 11 = 0, the program test mode is not initiated.

Note (Cont'd)

Bits 12 through 14 are the direct state initiation bits. The three-bit direct state initiation codes that may be specified are as follows:

000 — Go to Machine Condition State  $P_4$ . 001 — Go to Interrupt Control State  $P_3$ . 010 — Go to Interrupt Response State  $P_2$ . 011 — Go to Processing State  $P_1$ .

*Programming Note:* The leftmost bit of the three-bit direct state initiation field must be zero. (This is a programming restriction.)

Bit 15 is the indirect control flag bit. If indirect state control is specified (bit 15 = 1), the three-bit direct state initiation field is ignored. The three-bit interrupted state identifier (ISI), which indicates the last state interrupted, specifies the state to be initiated. This information is contained in the Interrupt Status register of the state being terminated.

If bit 15 = 0, direct state initiation is used.

# Idle (IDL)

**General Description** 

 $\blacklozenge$  This instruction effects an idle mode within the processor by continuously branching back to itself.



# Diagnose (DIG)

**General Description** 

♦ The purpose of this privileged instruction is to provide a means for facilitating maintenance techniques on the 70/35, 70/45 and 70/55 Processors. It is provided for the RCA Customer Service and Engineering Representatives and cannot be used for a program debugging aid.

The mechanics of this instruction are implemented differently for each of the three processors. The Diagnose instruction designed for the 70/35 Processor is unique to that processor, the one designed for the 70/45 is unique to that processor, and the one designed for the 70/55 is unique to that processor.

Format (SI)		83		I <sub>2</sub>	]	B <sub>1</sub>		D1	
	0	7	8	15	16	19	20		31

Start Device (SDV)									
General Description	• The contents of the general register specified by $B_1$ are added to the $D_1$ field. The resultant sum identifies the channel and device to which the instruction applies. These are specified by bit positions 21 through 31 of the sum. The I-field is not used and must be zeros. The channel address word in main memory location 72 contains the protection key to be used and the address of the first channel command word. The channel command word designated by the channel address word specifies the operation to be performed, the main memory area to be used, and the action to be taken when the operation is completed. The condition code indicates the result of the instruction.								
Format	9C	]	[ <sub>2</sub>		B <sub>1</sub>		D <sub>1</sub>		
(SI)	0 7 8		-	15	16 19	20		31	
Condition Code	• 0 — input/output execution.						proceeding v	vith	
	1 - status bits s				-	emory.			
	2 - busy or inte	rrupt	; pen	ding.					
	3 — inoperable. (For a detailed below.)	descri	iption	ı of	the condi	ition cod	e settings, s	ee Notes	
Interrupt Action	$\blacklozenge$ Privileged operat	ion.							
Notes	♦ 1. The address p channel as fol			this	s instruct	ion spec	eifies the dev	vice and	
		Bit	Positio	ns					
		21 22 23			Channe	l Specified			
		0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	Select Select Select Select Undes	olexor or No. 1 or No. 2 or No. 3 or No. 4 or No. 5 ignated or No. 6			
	Bit positions 24	4 thro	ough	$31  \mathrm{sp}$	pecify one	of 256 p	ossible devic	es.	
	<ul> <li>2. The standard device byte and the channel status byte stored by the previous input/output instruction in scratch-pad memory is destroyed</li> <li>' if the condition code at the completion of the Start Device instruction is 0 or 1.</li> </ul>								
	<ol> <li>Status storage (channel status byte and standard device byte), if required, occurs before the Start Device instruction terminates.</li> </ol>								
	3. Status storage								

Notes (Cont'd)	<ul><li>a. The device control electronics and the device specified are available.</li><li>b. The Start Device instruction specifies a Sense command to a device that is inoperable.</li></ul>
	5. Condition Code 1 indicates that either the channel status byte or the standard device byte has been stored in the channel registers in scratch-pad memory for the specified channel.
	The channel status byte is stored under the following conditions:
	<ul><li>a. A parity error occurs while accessing the Channel Address Word (CAW) or a Channel Command Word (CCW). The channel control check bit in the channel status byte is set.</li><li>b. The Memory Protect feature is not installed and the key in the CAW is not zero. The program check bit in the channel status byte is set.</li></ul>
	c. The main memory address specified in the CAW is not on a double word boundary. The program check bit in the channel status byte is set.
	d. The main memory address in the CCW specifies an address out- side the available memory for the system. The program check bit in the channel status byte is set.
	The standard device byte is stored under the following conditions:
	<ul> <li>a. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.</li> <li>b. The Start Device instruction specifies a command which is other than a Sense command and the addressed device is inoperable.</li> </ul>
	<ul><li>The device inoperable bit in the standard device byte is set.</li><li>c. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding, off-line seek to a random access device end bit in the standard device byte are set.</li></ul>
	6. Condition Code 2 is set under the following conditions:
	<ul><li>a. A selector channel is specified that is busy.</li><li>b. A selector channel is specified that has an interrupt pending (termination or external device request).</li><li>c. The multiplexor channel is specified and it is operating in burst mode.</li></ul>
	d. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.
	e. The multiplexor channel is specified and the addressed device con- trol electronics has a termination interrupt pending.
	f. A burst mode operation is directed to the multiplexor and there is a termination interrupt pending on one of the attached device control electronics.
	7. Condition Code 3 is set under the following conditions:
	a. A selector channel is specified that is not in the system.

Notes (Cont'd)

- 8. If the condition code is 1, 2 or 3 the input/output operation is not initiated.
- 9. Parity errors that occur while fetching the CAW or CCW or that occur after the input/output operation has been initiated do not cause a machine check interrupt. A channel interrupt occurs and the program is notified of the error via the channel status byte.
- 10. If the first CCW is a Transfer in Channel command the Start Device instruction terminates and the condition code is set to 0. However, the specified device control electronics recognizes this command as an illegal operation and causes a channel interrupt to occur.

#### Halt Device (HDV)

#### General Description

• The contents of the general register specified by  $B_1$  are added to the  $D_1$  field, and the resultant sum identifies the channel to be halted. The channel is specified by bit positions 21 through 23 of the sum. If a multiplexor is specified, bit positions 24 through 31 of the sum identify the device to be halted. The I field is not used and must be zeros. Bufferred devices operating off-line, and independent of the channel/device control electronics, cannot be stopped by using this instruction. The condition code specifies the results of the instruction.

Forma

rmat (SI)		9E		$I_2$		B <sub>1</sub>		D1	
	0	7	8	15	16	19	20	31	

Condition Code

• 0 - not busy.

1 — standard device byte stored in scratch-pad memory.

2- termination accepted.

3 — inoperable.

(For a detailed description of the condition code settings, see Notes below.)

Interrupt Action

Notes

◆ Privileged operation.

 ♦ 1. The address portion of this instruction specifies the device and channel as follows:

Bit	Positi	ons	Channel Specified		
21	22	23			
0	0	0	Multiplexor		
0	0	1	Selector No. 1		
0	1	0	Selector No. 2		
0	1	1	Selector No. 3		
1	0	0	Selector No. 4		
1	0	1	Selector No. 5		
1	1.	0	Undesignated		
1	1	1	Selector No. 6		

Bit positions 24 through 31 specify one of 256 possible devices.

- 2. If a device operating on a selector channel is to be halted, the device number does *not* have to be specified.
- 3. The channel address word in main memory location 72 and the channel command word are *not* used by this instruction.
- 4. A termination interrupt occurs when any input/output operation is terminated. Status bits are stored in scratch-pad memory when the termination interrupt occurs.
- 5. All five flags in CCR-II are cleared if the Halt Device instruction is accepted. Therefore, upon termination, the incorrect length counter in the channel status byte is set if the count is not zero.

#### Notes (Cont'd)

- 6. A Halt Device instruction that specifies a multiplexor channel that is operating in the burst mode must specify a device that is operating in the burst mode.
- 7. Condition Code 0 is set under the following conditions:
  - a. The device control electronics or the device specified on the multiplexor channel is not busy. No termination is required.
  - b. A selector channel or the multiplexor channel operating in burst mode is specified and it is not busy. No termination is required.
  - c. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending. No termination is required.
- 8. Condition Code 1 indicates that the specified device is on the multiplexor channel and that the standard device byte has been stored in the channel registers in scratch-pad memory for the multiplexor channel. The channel status byte is never stored.

The standard device byte is stored under the following conditions:

- a. The specified device indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.
- b. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding). The device busy bit in the standard device byte is set.
- c. The specified device is inoperable. The device inoperable bit in the standard device byte is set.
- 9. Condition Code 2 is set under the following conditions:
  - a. A selector channel is specified that is busy.
  - b. The multiplexor channel is specified and it is operating in the burst mode.
  - c. The multiplexor channel is specified and the addressed device control electronics and device are busy.
- 10. Condition Code 3 is set under the following conditions:
  - a. A selector channel is specified that it is not in the system.
  - b. The specified device control electronics is inoperable.
- 11. Status storage (standard device byte), if required, occurs before the Halt Device instruction terminates.

## Test Device (TDV)

**General Description** 

♦ The contents of the general register specified by  $B_1$  are added to the  $D_1$  field. The resultant sum identifies the channel and device to which the instruction applies. These are specified by bit positions 21 through 31 of the sum. The I-field is not used and must be zeros. The condition code specifies the results of the instruction.

Format (SI)		9D	$I_2$			B <sub>1</sub>		D <sub>1</sub>	
	0	) 7	8	15	16	19	20	3	31

Condition Code

• 0 — available.

1 --- standard device byte stored in scratch-pad memory.

2 — busy or interrupt pending.

3 - inoperable.

(For a detailed description of the condition code settings, see Notes below.)

- Interrupt Action
- Privileged operation.
- Notes
- ♦ 1. The address portion of this instruction specifies the device and channel as follows:

Bit Positions			
21	22	23	Channel Specified
0	0	0	Multiplexor
0	0	1	Selector No. 1
0	1	0	Selector No. 2
0	1	1	Selector No. 3
1	0	0	Selector No. 4
1	0	1	Selector No. 5
1	1	0	Undesignated
1	1	1	Selector No. 6

Bit positions 24 through 31 specify one of 256 possible devices.

- 2. The channel address word in main memory location 72 and the channel command word are not used by this instruction.
- 3. Status storage (standard device byte), if required, occurs before the Test Device instruction terminates.
- 4. Condition Code 0 is set if the device control electronics and the device are available.
  - *Note:* There may be pending interrupts on the multiplexor channel that would prohibit a burst mode operation to be initiated.
- 5. Condition Code 1 indicates that the standard device byte has been stored in the channel registers in scratch-pad memory for the specified channel. The channel status byte is never stored by this instruction.

The standard device byte is stored under the following conditions:

a. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition Notes (Cont'd) is present. The external device request interrupt pending bit in the standard device byte is set.

- b. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding, off-line seek to a random access device). The device busy bit in the standard device byte is set.
- c. The specified device is inoperable. The device inoperable bit in the standard device byte is set.
- 6. Condition Code 2 is set under the following conditions:
  - a. A selector channel is specified that is busy.
  - b. A selector channel is specified that has an interrupt pending (termination or external device request.)
  - c. The multiplexor channel is specified and it is operating in burst mode.
  - d. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.
  - e. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.
- 7. Condition Code 3 is set under the following conditions:
  - a. A selector channel is specified which is not in the system.
  - b. The specified device control electronics is inoperable.
  - c. A device is specified that is not in the system.
| Check Channel<br>(CKC)                      |  |   |   |  |   |  |  |                           |
|---|--|---|---|--|---|--|--|---------------------------|
| General Description                         | • The contents of field, and the result: This is specified by is tested.   | ant sui   | m ide   | entifie                                  | es the inp  | ut/output  | t channel to be t  | tested.                   |
| Format<br>(SI)                              | 9F   |   | I <sub>2</sub>                                      |  | B <sub>1</sub>  |  | D <sub>1</sub>   |                           |
|   | 0 7 8  |   |   | 15                                       | 16 19   | 20   | <u> </u>   | 31                        |
| Condition Code<br>Interrupt Action<br>Notes | mode.<br>1 — The specific<br>rupt pendin<br>2 — a. The spe<br>interrup   | ified m<br>ed selec<br>ng.<br>ecified<br>t pend<br>cified r<br>channe<br>ation.<br>portio | nultig<br>etor o<br>selec<br>ling.<br>nultigel is s | blexo<br>bhann<br>tor<br>plexo<br>specif | r channel<br>nel has an<br>channel is<br>or is opera<br>fied that i | is not of<br>external<br>s busy o<br>ating in<br>s not in                                    | perating in the<br>device request<br>r has a termin<br>the burst mode<br>the system. | burst<br>inter-<br>nating |
|   |  | Bit   | Positio   | ons                                      |   |  |  |                           |
|   |  | 21  | 22  | 23                                       | Channe  | el Specified   |  |                           |
|   |  | 0<br>0<br>0<br>1<br>1<br>1<br>1   | 0<br>0<br>1<br>0<br>0<br>1<br>1                     | 0<br>1<br>0<br>1<br>0<br>1<br>0<br>1     | Select<br>Select<br>Select<br>Select<br>Select<br>Undes             | plexor<br>or No. 1.<br>or No. 2.<br>or No. 3<br>or No. 4<br>or No. 5<br>signated<br>or No. 6 |  |                           |
|   | <ol> <li>The channel<br/>channel common<br/>3. The device ac<br/>used by this</li> <li>Status bits (<br/>stored in scr</li> <li>Current opera<br/>by this instr</li> </ol> | nand v<br>ddress<br>instru<br>channe<br>atch-p<br>ations                                  | vord<br>(bit<br>action<br>el sta<br>ad m<br>proce   | are :<br>posi<br>1.<br>tus k<br>iemor    | not used b<br>tions 24 t<br>pyte and s<br>ry by this                | by this in<br>hrough 3<br>standard<br>s instruc  | nstruction.<br>81 of the sum)<br>device byte) a<br>tion.                             | is not<br>re not          |

Insert Storage Key (ISK)		
General Description	• The storage key of the 2,048-byte main memory block, which is at the address contained in the general register specified by the address $(R_2)$ , is inserted in the general register specified by address $(R_1)$ .	e second
Format	09 R <sub>1</sub> R <sub>2</sub>	
(RR)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Condition Code	♦ Unchanged.	
Interrupt Action	• Privileged operation.	
	Address error:	
	Addressing.	
	Specification.	
	Operation code trap (if the memory protect feature is not in	istalled).
Notes	<ul> <li>♦ 1. The general register specified by the second address (R<sub>2</sub>) the location of the 2,048-byte main memory block in bits 8 20. Bits 0 through 7 and 21 through 27 are ignored. Bits 28 31 must be zero.</li> </ul>	through
	<ol> <li>When the four-bit storage key is inserted into bits 24 the of the general register specified by the first address, bits 0 23 are unaltered and bits 28 through 31 are made zero.</li> </ol>	
	3. The address of the storage key for a specific 2,048-byte main block is specified in R <sub>2</sub> by a binary count as shown in the f examples:	
	Storage Key Address in $R_2$	
	IGNORED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
		28 31
	Address of Storage key for <i>first</i> 2,048 main memory block	Must be zeros
	IGNORED 0 0 0 0 0 0 0 0 0 0 1 0 IGNORED 0	0 0 0 0
		28 31
	Address of Storage key for <i>third</i> 2,048 main memory block	Must be zeros
	IGNORED 0 0 0 0 0 0 0 0 1 0 1 IGNORED 0	0 0 0 0
		28 31
	Address of Storage key for <i>tenth</i> 2,048 main memory block	Must be zeros

Set Storage Key (SSK)							
General Description	• The storage key of a 2,048-byte main memory block located at the address contained in the general register specified by the second address $(R_2)$ is set according to the value contained in the register specified by the first address $(R_1)$ .						
Format (RR)	08         R <sub>1</sub> R <sub>2</sub> 0         7         8         11         12         15						
Condition Code	♦ Unchanged.						
Interrupt Action	<ul> <li>Privileged operation.</li> <li>Address error:</li> <li>Addressing.</li> <li>Specification.</li> <li>Operation code trap (if the memory protect feature is not installed).</li> </ul>						
Notes	<ul> <li>♦ 1. Bits 8 through 20 of the register specified by the second address (R₂) contain the location of the storage key for a 2,048-byte main memory block. Bits 0 through 7 and 21 through 27 are ignored. Bits 28 through 31 must be zero.</li> </ul>						
	2. Bits 24 through 27 of the general register specified by the first address (R <sub>1</sub> ) contain the four-bit storage key to be assigned. Bits 0 through 23 and 28 through 31 are ignored.						
	3. The address of the storage key for a specific 2,048-byte main memory block is specified in R <sub>2</sub> by a binary count (see examples under Insert Storage Key description).						

٦

# Write Direct (WRD) General Description Format (SI) Format (SI) 84 0 Condition Code Interrupt Action Privileged Address en Address en

Т

• The eight-bit byte specified by the first address  $(B_1/D_1)$  is accessed and transmitted to all units via the Static Out lines. The eight-bit I field specifies the Signal Out lines to be pulsed. The Static Out lines remain as specified until the next Write Direct instruction.

Т

T

(SI)	84	$\mathbf{I_2}$	B <sub>1</sub>	$D_1$	
	0 7	8 15	16 19	20	31
ition Code	♦ Unchanged.				
upt Action	<ul> <li>Privileged op Address error Addressing Operation co</li> </ul>	or: g.	t Control o	option is not installed	.).
Notes		k has only one Si ing pattern:	gnal Out l	ine and is pulsed acco	rding to
		I-Field		Trunk(s) Pulsed	
	Bit	t 0 = 1	Six		
	Bif	$t \ 1 = 1$	Five		
	Bif	2 = 1	Four		
	Bit	3 = 1	Thre	e	
	Bit	4 = 1	Two		
	Bit	5 = 1	One		
	Bit	6 = 0	Rese	rved (Must be zero)	
	Bit	7 = 0	Rese	rved (Must be zero)	
	sending o	ver more than o he same byte to	ne direct	et to 1 providing pu control trunk. This sors connected to the	permits
	<b>A</b>		• • • • •		• / •

2. A processor cannot Write Direct to itself. The I-Field bit associated with the transmitting processor must always be reset to zero. (This is a programming restriction.)

## Read Direct (RDD)

**General Description** 

• The eight-bit I field specifies one of up to five possible sets of Direct Control trunks to be sampled. The sampled eight-bit byte is transferred to the main memory location specified by the first address  $(B_1/D_1)$  from the Static In lines.

Format		· · · · · · · · · · · · · · · · · · ·										
ronnar	85	$I_2$	B <sub>1</sub>	$D_1$								
	0 7	8 15	16 19	20 31								
Condition Code	• Unchanged.											
Interrupt Action	<ul> <li>Privileged operative</li> <li>Address error</li> <li>Addressing.</li> </ul>											
	Protection.											
	Operation cod	le trap (if Direc	t Control	option is not installed).								
Notes				s has a set of Direct In lines following pattern:								
	<u> </u>	-Field		Trunk Sampled								
	Bit	0 = 1	Six									
	Bit	1 = 1	Five									
	Bit	2 = 1	Four									
	Bit	3 = 1	Thre	e								
	Bit	4 = 1	Two									
	Bit	5 = 1	One									
	Bit	6 = 0	Unus	sed (Must be zero)								
	Bit	7 = 0	Unus	sed (Must be zero)								
		am must specify the instruction a	-	-Field bit set to 1, otherwise ictable.								
	with the re		must alw	elf. The I-Field bit associated rays be reset to zero. (This is								
		r updating may b		he presence of a HOLD signal. . However, I/O servicing will								

# PROCESSOR STATE CONTROL INSTRUCTIONS

INTRODUCTION

• There are two control instructions that can be used in the *Processing* State  $(P_i)$ . These instructions are Supervisor Call, and Set Program Mask. These instructions can also be executed in any other state.

The Supervisor Call instruction enables the program to switch from any state to the *Interrupt Control State*  $(P_s)$ . Through this operation a program in any processor state can communicate with and initiate the *Interrupt Control State*  $(P_s)$  programs.

The Set Program Mask instruction permits the user to specify whether or not the program is to be interrupted for any of the following errors:

- 1. significance error.
- 2. exponent underflow.
- 3. decimal overflow.
- 4. fixed-point overflow.

The execution of the Set Program Mask instruction causes the condition code and program mask bits in the P counter of the state in which the system is operating to be set to the value specified by the instruction. This instruction always changes the condition code.

## INSTRUCTION FORMAT

**RR Format** 

	Op Code		R <sub>1</sub>			$\mathbb{R}_2$	
0		7	8		11	12	15

Description

• The RR format is used for the Supervisor Call and Set Program Mask instructions. For the Set Program Mask instruction, the  $R_2$  field is ignored. The contents of the general register specified by the  $R_1$  field form the first operand.

For the Supervisor Call instruction, the  $R_1$  and  $R_2$  fields are combined to become an immediate operand. This operand does not refer to any register, but is a value which is placed in the Interrupt Status Register (ISR) of the initiated state to provide communication with the software in this state.

## CONDITION CODE UTILIZATION

• The condition code is changed by the Set Program Mask instruction. The condition code and program mask bits of the current P counter are replaced by the contents of the general register (bits 2-7) specified by the first address of the instruction.

# **INTERRUPT ACTION** $\blacklozenge$ No error interrupts can occur as a result of using the instructions in this section. The Supervisor Call instruction causes an interrupt, but this interrupt is the desired result of its execution.

Processor State Control Instructions

# Supervisor Call (SVC)

**General Description** 

• The  $R_1$  and  $R_2$  fields provide an interruption code and this code is placed into the rightmost byte of the Interrupt Status Register (ISR) of the program state in which this instruction is issued. The supervisor call interrupt flag bit (priority 21) is set in the Interrupt Flag register and a program interrupt may occur depending on the associated mask bit in the Interrupt Mask register of the current state.

Format (RR)

OA		R <sub>1</sub>	$R_2$		
0	7	8	11	12	15

Unchanged.

None.

- **Condition** Code
- Interrupt Action
  - Note
- ◆ If a higher priority interrupt is honored upon executing this instruction, the flag bit (priority 21) will be set and the Supervisor Call byte stored in the ISR so that when it is honored, the results are independent of any higher priority interrupts.

Processor State Control Instructions

Set Program Mask (SPM)					
General Description		v program		egister specified by the and condition code sett	
Format (RR)	04	7 8	1 11 12		
Condition Code	• The condi- specified by 1			cording to bits 2 and 3 of	the general register
			Conc	lition Code Setting	
		2	3	Result	
		0	0	Set condition code 0 (zero	o).
		0	1	Set condition code 1.	
		1 1	0 1	Set condition code 2. Set condition code 3.	
Program Mask	♦ The program specified by 1		ows:	according to bits 4-7 of ram Mask Setting	the general register
			Bit	Result	]
			4	Fixed-point overflow.	1
			5	Decimal overflow.	
			6	Exponent underflow.	
			7	Significance error.	
Note	$ \bullet  The contended address are $		e P-cou	nter and the register sp	pecified by the first

## FIXED-POINT INSTRUCTIONS

## INTRODUCTION

♦ Using fixed-point instructions, binary arithmetic is performed on operands used as addresses, index quantities, counts, and fixed-point data. Generally, the operands involved are 32 bits long and signed. One of the general registers always holds one operand. The other operand is in either main memory or in a general register. Negative quantities are in the two'scomplement form.

This instruction set performs the following functions:

- 1. loading.
- 2. storing.
- 3. comparing.
- 4. shifting.
- 5. sign control.
- 6. radix conversion of fixed-point operands.
- 7. adding.
- 8. subtracting.
- 9. multiplying.
- 10. dividing.

The result of all sign control, compare, shift, add, and subtract operations is reflected in the condition code.

## DATA FORMAT $\blacklozenge$ A fixed-length format of a one-bit sign followed by the integer field makes up fixed-point numbers. In one of the general registers, the number is a 31-bit integer field. The complete 32-bit register is occupied by the fixed-point quantity and sign. A 64-bit operand, with a 63-bit integer field, is used by some shift, multiply, and divide instructions. A pair of adjacent registers, addressed by the even address of the leftmost register, contains these longer operands. The sign-bit of the rightmost register becomes part of the integer field. The same register can be specified for both operands in register-to-register operations (except for the Divide instructions). In main memory, fixed-point operands are in either a 32-bit word or a 16-bit halfword. The integer fields are then either 31 bits or 15 bits. Radix conversion operations always use a 64-bit decimal field. Integral storage boundaries for these units of data must be observed. Halfword, full-word, or double-word operands are addressed with one, two, or three low-order address bits set to zero. Half-word operands are extended to full words when they are fetched from main memory and used as a full-word operand.

## Halfword Fixed-Point Number

Full-word Fixed-Point Number

## REPRESENTATION OF NUMBERS

 
 SIGN
 15-bit Integer

 0
 1

 SIGN
 31-bit Integer

 0
 1

 31-bit
 31-bit

♦ All fixed-point operands are treated as signed integers. True binary notation with a sign bit of zero is the representation of positive numbers. Two's-complement notation with a sign bit of one is the representation of negative numbers. To obtain the two's complement of a number, the value of each bit is changed and a one is added to the low-order bit.

## REPRESENTATION OF NUMBERS (Cont'd)

This number representation can be regarded as the low-order part of an infinitely long representation of the number. A positive number has all zero bits, including the sign, to the left of the most significant bit of the number. A negative number has all one bits, including the sign, to the left of the most significant bit of the number. When an operand is to be extended with high-order bits, the extension is made by prefixing the operand with bits equal to the high-order bit of the operand.

A negative zero is not included in two's-complement notation. In the number range, the set of positive numbers is one less than the set of negative numbers. The *maximum* negative number is made up of an all-zero integer field with a one-bit sign. The maximum positive number consists of all 1's in the integer field with a zero-bit sign. The complement of the maximum negative number cannot be represented in the processor. For example, on a subtraction from zero that produces the complement of the maximum negative number, a fixed-point overflow exception is noted and the number remains unchanged. If the final result is within the representable range, then an overflow does not result (such as a subtraction from minus one). The representation of the product of two maximum negative numbers is a double-length positive number.

An overflow carries into the leftmost bit, which is the sign, and changes it. In algebraic shifting, however, the sign bit is unchanged even when significant bits in a shift left instruction are shifted out.

## INSTRUCTION FORMATS

Description

 $\blacklozenge$  The following three formats (RS, RX, RR) are used for fixed-point operations:

RS Format		Op Code		R <sub>1</sub>		R <sub>3</sub>		B <sub>2</sub> D <sub>2</sub>		D <sub>2</sub>	
	0	7	8	3 11	12	15	16	19	20		31

• An address is formed by adding the contents of the general register specified by  $B_2$  to the displacement of field  $D_2$ . The address formed is that of the main memory location of the second operand in the Load and Store Multiple instructions. In the shift operations, the result formed designates the amount of shift. The  $R_1$  and  $R_3$  fields specify the general register boundaries for Load and for Store Multiple instructions. In shift operations,  $R_1$  specifies the general register holding the first operand, and  $R_3$  is ignored.

RX Format		Op Code		R <sub>1</sub>			X.2		B <sub>2</sub>		D <sub>2</sub>	
	0	,	7	8	11	12	15	16	19	20		31

Description

• An address is formed by adding the contents of general registers specified by the  $X_2$  and  $B_2$  fields to the displacement field  $D_2$ . This address specifies the main memory location of the second operand in the operation. The  $R_1$  field designates the general register containing the first operand.

**RR** Format

	Op Code			R <sub>1</sub>	R <sub>2</sub>	
0		7	8	11	12	15

**Description**  $\blacklozenge$  In this format, the R<sub>1</sub> field specifies the general register holding the first operand. The R<sub>2</sub> field specifies the general register holding the second operand. The same register can be specified for both operands.

Notes
 ♦ 1. A zero in an X<sub>2</sub> or B<sub>2</sub> field indicates there is no corresponding address component to enter in the forming of an address in either the RX or RS format.

- 2. Except for the instructions Store and Convert to Decimal, results of fixed-point operations replace the first operand.
- 3. Except for storing the result, the contents of general registers and main memory locations used in the operations are not changed.
- 4. It is possible to designate the same general register both for operand locations and for address modification. Address modification occurs prior to operation execution.

◆ The condition code indicates the results of fixed-point sign control, add, subtract, shift, and compare instructions. The code is not changed by any other fixed-point instruction. Decision making by branch on condition operations can be done after those instructions which set the code.

For most arithmetic instructions, the Condition Codes 0, 1, or 2 indicate respectively a zero, less than zero, or greater than zero result. Condition Code 3 is set for overflow result. In comparison instructions, the Condition Codes 0, 1, or 2 indicate that the first operand is equal to, less than, or greater than the second operand. In add and subtract logical instructions, the Condition Codes 2 and 3 indicate either a zero or non-zero result with a carry from the sign bit. The Condition Codes 0 and 1 indicate the same conditions with no carry out of the sign position. Instructions that cause the condition code to be set and the meaning of the setting are as follows:

Instruction		Condition	Code Setting	
Instruction	0	1	2	3
Add Word	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero	Not Zero	Zero Carry	Carry
Compare Word	Equal	Low	High	
Compare Halfword	Equal	Low	High	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	<  m Zero	> Zero	Overflow
Load Negative	Zero	<  m Zero		
Load Positive	Zero		> Zero	Overflow
Shift Left Double	Zero	$< \mathrm{Zero}$	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	
Shift Right Single	Zero	$<  \mathrm{Zero}$	> Zero	
Subtract Word	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	$> \mathrm{Zero}$	Overflow
Subtract Logical		Not Zero	Zero Car <b>ry</b>	Carry

## CONDITION CODE UTILIZATION

INTERRUPT ACTION	$\blacklozenge$ The following interrupt conditions can occur as a result of fixed-point instructions:
Address Error	
Addressing	$\blacklozenge$ An address error interrupt occurs when an address specifies a location outside the available main memory. The operation is terminated at the point of error. The result data and the condition code, if produced, are unpredictable.
Specification	$\blacklozenge$ An address error interrupt occurs when an instruction specifies a:
	1. Full-word operand that is not located on a 32-bit boundary.
	2. Halfword operand that is not located on a 16-bit boundary.
	3. Double-word operand that is not located on a 64-bit boundary.
	4. Register with an odd-numbered address when using an even/odd pair containing a 64-bit operand.
	The instruction is suppressed. The condition code, data in main memory, and registers remain unchanged.
Protection	◆ An address error interrupt occurs when the storage key and the protec- tion key of the result location do not match. The operation is suppressed and the condition code and data in the registers and main memory are unaltered. The only exception is the Store Multiple instruction which is terminated. The amount of data stored is unpredictable. (This interrupt can only occur if the memory protect feature is installed.)
Data Error	◆ A data error interrupt occurs when an invalid digit or sign code of the decimal operand is encountered in the Convert to Binary instruction. The operation is suppressed and the condition code and data in the register and main memory are unaltered.
Fixed-Point Overflow	◆ A fixed-point overflow interrupt occurs when the results overflow in sign control, add, subtract or shift operations. The operation is completed by placing the truncated result in the register and setting Condition Code 3. Overflow bits are lost. If the fixed point program mask bit is reset, interrupt will not occur and the flag in the IFR will not be set.
Divide Error	◆ A divide error interrupt occurs when the quotient would exceed the register size in division, or the result of a Convert to Binary instruction exceeds 31 bits. The operation is suppressed and the data in the registers remains unaltered.

#### Load Word (LR) (L) • The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is loaded **General Description** into the general register specified by the first address $(R_1)$ . Format (LR) 18 $\mathbf{R}_1$ $\mathbb{R}_2$ (RR) 7 8 11 12 15 0 (RX) (L) 58 $D_2$ $R_1$ $\mathbf{X}_2$ $B_2$ 0 7 8 11 12 15 16 19 20 31 **Condition Code** Unchanged. ٠ Interrupt Action Address error: Addressing (RX format). Specification (RX format). • The operand in the register or main memory location specified by the Note second address remains unchanged.

.

## Load Halfword (LH)

**General Description** 

• The halfword operand in the main memory specified by the second address  $(X_2/B_2/D_2)$  is loaded into the general register specified by the first address  $(R_1)$ .

Format (RX)		48		R			X <sub>2</sub>	B		20	D <sub>2</sub>	
	0		7	8	11	12	15	16	19	20		31
Condition Code	• 1	Unchange	ed.									
Interrupt Action	• 1	Address of Address Specific	sing.									
Notes	<ul> <li>1. When the halfword (second operand) is fetched from main memory, it is expanded to a full word by propagating the sign-bit value through the 16 high-order positions of the receiving register.</li> <li>2. The operand specified by the second address is unaltered.</li> </ul>											

Load and Test (LTR)		
General Description	• The operand in the register specified by the second address $(R_2)$ is loaded into the general register specified by the first address $(R_1)$ . The condition code is determined by the magnitude and the sign of the loaded operand.	<del>j</del>
Format	12 R <sub>1</sub> R <sub>2</sub>	
(RR)	0 7 8 11 12 15	
Condition Code	<ul> <li>♦ 0 — result is zero.</li> <li>1 — result is less than zero.</li> <li>2 — result is greater than zero.</li> <li>3 — not used.</li> </ul>	
Interrupt Action	♦ None.	
Notes	<ul> <li>1. The same register can be specified for both R<sub>1</sub> and R<sub>2</sub>. If this is done, the operation is equivalent to a test with no data movement.</li> <li>2. The operand specified by the second address (R<sub>2</sub>) is unaltered.</li> </ul>	,

Load Complement (LCR)	
General Description	• The two's complement of the operand in the register specified by the second address $(R_2)$ is loaded into the general register specified by the first address $(R_1)$ . The condition code is determined by the magnitude and the sign of the loaded operand.
Format (RR)	13         R <sub>1</sub> R <sub>2</sub> 0         7         8         11         12         15
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is less than zero.</li> <li>2 — result is greater than zero.</li> <li>3 — overflow.</li> </ul>
Interrupt Action	♦ Fixed-point overflow.
Notes	<ul> <li>♦ 1. Zero operands remain constant and unchanged under complementa- tion.</li> </ul>
	2. A fixed-point overflow interrupt occurs when the maximum negative number is complemented.
	3. The operand specified by the second address is unaltered.

# Load Positive (LPR)

**General** Description

• The operand in the register specified by the second address  $(R_2)$  is made positive, if negative, and loaded into the general register specified by the first address  $(R_1)$ . In loading the absolute value of the operand, negative numbers are complemented and positive numbers remain unaltered. The magnitude of the absolute value determines the condition code.

Format (RR)	10 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — not used.</li> <li>2 — result greater than zero.</li> <li>3 — overflow on complement.</li> </ul>
Interrupt Action	◆ Fixed-point overflow.
Notes	<ul> <li>◆ 1. A fixed-point overflow interrupt exists if a maximum negative number is complemented.</li> </ul>
	2. The operand specified by the second address is unaltered.

# Load Negative (LNR)

**General Description** 

• The two's complement of the operand in the register specified by the second address  $(R_2)$  is loaded into the general register specified by the first address  $(R_1)$ . In loading the operand value, positive numbers are complemented and negative numbers remain unaltered. The magnitude of the loaded value determines the condition code setting.

Format (RR)	11 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is less than zero.</li> <li>2 — not used.</li> <li>3 — not used.</li> </ul>
Interrupt Action	♦ None.
Notes	<ul> <li>1. A zero operand is not altered and retains a positive sign.</li> <li>2. The operand specified by the second address is unaltered.</li> </ul>

# Load Multiple (LM)

**General Description** 

• The set of general registers, beginning with the register specified by the first address  $(R_1)$  and ending with the register specified by the third address  $(R_3)$ , is loaded with operands from main memory. The second address  $(B_2/D_2)$  specifies the main memory location of the first word to be loaded. Loading of the general registers continues in the ascending order of their addresses beginning with the register specified by  $R_1$ . As many words as needed are fetched from the main memory location specified, continuing up to, and including, the register specified by  $R_3$ .

Format (RS)	98	R <sub>1</sub>	R <sub>3</sub>	$\mathbf{B}_2$	D <sub>2</sub>
	0	78 1	1 12 15	16 19	20 31
Condition Code	♦ Unchanged.				
Interrupt Action	♦ Address err Addressir Specificat	ng.			
Notes	2. If the re R <sub>1</sub> , wrap	gister spe -around oc	cified by $R_3$ curs from 1	is less tha register 15	aly one word is loaded. an the register specified by to 0. Idress are unaltered.

# Add Word (AR) (A)

### **General Description**

• The operand specified by the first address  $(R_1)$  is added to the operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$  and the sum is placed in the general register specified by the first address  $(R_1)$ . The magnitude and the sign of the sum determine the condition code setting.

Format	(AR) 1A	R <sub>1</sub>	R <sub>2</sub>	ן	
(RR)			I		
	0	7 8 11	12 15		
(RX)	(A) 5A	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>
	0	7 8 11	12 15	16 19	20 31
Condition Code	• 0 — sum is	zero.			
	1 — sum is	less than a	zero.		
	2 - sum is	greater the	an zero.		
	3 — overflow	7.			
Interrupt Action	$\bullet$ Fixed-point	overflow.			
	♦ Address erre	or:			
	Addressin	g (RX for	mat).		
	Specificati	on (RX fo	ormat).		
Notes	order nur sign bit p	neric bit p	osition of agree, an o	the result verflow co	in the addition. If the high- and the carries out of the ndition exists. The overflow carries.
				-	sum and a positive overflow bits being lost.
	3. A zero re	esult is alw	vays positi	ve.	
	4. The opera	and specifie	d by the se	econd addi	ress is unaltered.

## Add Halfword (AH)

**General Description** 

• The halfword operand specified by the second address  $(X_2/B_2/D_2)$  is added to the operand specified by the first address  $(R_1)$  and the sum is placed into the register specified by the first address  $(R_1)$ . The sign and the magnitude of the sum determine the condition code setting.

	<b></b>		· · · · · · · · · · · · · · · · · · ·					
Format (RX)	4A	$\mathbb{R}_1$	$\mathbf{X}_{2}$	${\mathbb B}_2$	$D_2$			
	0 7	8 11	12 15	16 19	20 31			
Condition Code	<ul> <li>♦ 0 — sum is zer</li> <li>1 — sum is les</li> <li>2 — sum is gr</li> </ul>	s than z						
Interrupt Action	3 — overflow ◆ Fixed-point ov ◆ Address error: Addressing.							
	Specification							
Notes	expanded to the sign bit	full-wor value th	rd length p rough the	prior to tl high-orde	d by the second address is ne addition by propagating r 16 positions. The addition n operands.			
	<ul> <li>is completed by adding all 32 bits of both operands.</li> <li>2. An overflow exists if the high-order numeric result bit and the carry out of the sign-bit position disagree. The sign is not corrected after overflow occurs. A negative overflow results in a positive sum and a positive overflow results in a negative sum with the overflow bits being lost.</li> </ul>							
	3. The operand	l specifie	d by the se	econd addi	ress is unaltered.			

# Add Logical (ALR) (AL)

**General Description** 

♦ The operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$  is logically added (32-bit unsigned) to the operand specified by the first address  $(R_1)$ . The sum is placed in the general register specified by the first address. The condition code is determined by the relation of the sum to a zero number and the occurrence of a carry out of the sign bit position. An overflow on such carries is not recognized and does not set an interrupt condition.

Format (RR)	(ALR) 1E 0 7 8	R <sub>1</sub> R <sub>2</sub> 11 12 15			
(RX)	(AL) 5E	R <sub>1</sub> X <sub>2</sub>	$B_2$	D <sub>2</sub>	
Condition Code	0 7 8 ◆ 0 — sum is zero 1 — sum is not z 2 — sum is zero 3 — sum is not z	zero and no car with a carry.	rry.	20	31
Interrupt Action	<ul> <li>♦ Address error: Addressing (R) Specification (I</li> </ul>				
Notes	<ul> <li>1. All 32 bits of 1</li> <li>2. The operand sp</li> </ul>		-	n the logical addition. ress is unaltered.	,

Subtract Word (SR) (S) General Description	◆ The operand	specified h	w the seco	and addres	s ( $R_2$ or $X_2/B_2/D$	), is sub-
General Description	tracted from the difference is place	e operand ed in the	specified general r	by the fi egister sp	arst address $(R_1)$ ecified by the first address the first address $(R_1)$	and the address
Format (RR)	(SR) 1B	R <sub>1</sub>	R <sub>2</sub>			
	0 7	8 11	12 15			
(RX)	(S) 5B	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 11	12 15	16 19	20	31
Condition Code Interrupt Action	<ul> <li>0 — difference</li> <li>1 — difference</li> <li>2 — difference</li> <li>3 — overflow.</li> <li>Fixed-point o</li> <li>Address error</li> </ul>	e is less t e is greate verflow.		ero.		
	Addressing Specification					
Notes	the second operand. T all the 1 b involved in	operand a he one's co its to 0 bi n the ope	and a one omplement its and all ration. A	in the low of a numb the 0 bit n overflow	g the one's comp v-order position or ber is obtained by s to 1 bits. All 3 v exists if the h e sign bit position	f the first changing 2 bits are high-order
				-	ative number and no overflow.	d another
	3. When the sequivalent				$R_1$ and $R_2$ , the op	eration is
	4. The operar	nd specified	l by the se	econd addr	ess is unaltered.	

Subtract Halfword (SH)						
General Description	expanded and su $(R_1)$ . The differ	btracted f ence is p	from the claced in t	operand sp the genera	cond address $(X_2/2)$ becified by the firs al register specifie ce determine the	t address $d$ by $R_1$ .
Format (RX)	4B	$R_1$	$\mathbf{X}_2$	B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 11	12 15	16 19	20	31
Condition Code	<ul> <li>0 — difference</li> <li>1 — difference</li> <li>2 — difference</li> <li>3 — overflow.</li> </ul>	e is less t		ero.		
Interrupt Action	<ul> <li>Fixed-point or Address error Addressing.</li> <li>Specification</li> </ul>	:				
Notes		to full-wo	rd length	by propa	d by the second a agating the sign	
	second ope	rand and	a one in	the low-	the one's compleme order position of ne operation.	
	3. An overflo carry out o		-	-	numeric result bit ree.	and the
	4. The operat	nd specifie	d by the	second ad	dress is unaltered.	<b>.</b>

Subtract Logical (SLR) (SL)						
General Description	logically sub first address by the first the sum to	otract (R <sub>1</sub> ) addr a zer An	ted (32-bi ). The diff ress. The o ro number overflow o	t unsigne erence is condition and the on such c	d) from t placed in t code is de occurrence	dress $(R_2 \text{ or } X_2/B_2/D_2)$ is he operand specified by the che general register specified etermined by the relation of e of a carry out of the sign not recognized and does not
Format	(SLR) 1F		R <sub>1</sub>	R <sub>2</sub>	7	
(RR)	0	7	8 11	12 15	] ;	
(RX)	(SL) 5F		R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>
	0	7	8 11	12 15	16 19	
Condition Code	2 - diffe	rence	e is not ze e is zero e is not ze	with a ca	arry.	
Interrupt Action		ssing	r: (RX form n (RX fo			
Notes	<ol> <li>Logica of the first o</li> <li>All 32 withou</li> </ol>	al sub secc pera bits at ch	otraction i ond operan nd. s of the c ange to th	s accomp nd and a operands ne resultin	lished by a one in th participate ng sign bit	carry out of the sign position. Adding the one's complement the low-order position of the e in the logical subtraction t. dress is unaltered.

Compare	Word
	CR) (C)

**General Description** 

• The operand specified by the first address  $(R_1)$  is compared with the operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$ . Both operands remain unaltered. The result of the comparison determines the condition code setting.

Format	(CR) 19	R <sub>1</sub>	${ m R}_2$									
(RR)	0 7	8 11	12 15									
(RX)	(C) 59	R <sub>1</sub>	X <sub>2</sub>	$\mathbf{B}_2$	$D_2$	]						
	0 7	8 11	12 15	16 19	20 31	-						
Condition Code	1 - the operative $2 - the operative constant operations and the operative constant operation of the operative constant operation oper$	<ul> <li>0 — operands are equal.</li> <li>1 — the operand specified by the first address is low.</li> <li>2 — the operand specified by the first address is high.</li> <li>3 — not used.</li> </ul>										
Interrupt Action	<ul> <li>♦ Address error: Addressing (RX format).</li> <li>Specification (RX format).</li> </ul>											
Note	♦ Both operand parison is algebr		idered as	32-bit sig	ned integers and the com-							

Compare Halfword (CH)								
General Description	halfword op	eranc . Botl	l expande n operands	d to a s rema	full in ui	word, spe naltered. 7	cified by the	npared with th e second addres the compariso
Format (RX)	49		$\mathbb{R}_1$	X <sub>2</sub>		B <sub>2</sub>		D <sub>2</sub>
	0	7	8 11	12	15	16 19	20	3:
Condition Code	1 - the	opera opera	and specif	ied by			lress is low. lress is higł	
Interrupt Action	<ul> <li>Address</li> <li>Address</li> <li>Specifi</li> </ul>	ssing.	-					
Notes	to ful	l-wor		oy pro		•		ess is expande lue through th
	2. Both operands are considered as 32-bit signed integers and the comparison is algebraic.							

1

Multiply	Word
(MF	R) (M)

**General Description** 

 $\blacklozenge$  The operand (multiplicand) specified by the first address (R<sub>1</sub>) is multiplied by the operand (multiplier) specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$ . The double-length product is loaded into the register specified by the first address  $(R_1)$ , which must be an even number, and the next odd-numbered register.

Format		- <u> </u>		1					
(RR)	(MR) 1C	R <sub>1</sub>	$R_2$						
	0	7 8 11	12 15						
(RX)	(M) 5C	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	$D_2$				
	0	7 8 11	12 15	16 19	20	31			
Condition Code	◆ Unchanged.								
Interrupt Action	$\blacklozenge$ Address error	or:							
	Addressin	g (RX form	nat).						
	Specificati	on.							
Notes	ter of a odd-numb even-num	n even/odd ered regist	pair. Th er of the er, which	ne multip pair. Th	to the even-numbere licand is taken fr e original contents l by the product, is t	om the of the			
					pers are multiplied oproduct produces <b>6</b> 3				
		complement st significan		-	bit is propagated ri	ight, up			
	4. The sign is always		luct is det	ermined a	lgebraically. A zer	o result			
	5. The least register.	5. The least significant digit of the product goes into the odd-numbered register.							
	except wh numbered even regis	ien the first ) register.	and second In this ca altiplicand	nd address ase the m is taken	ss (multiplier) is un ses specify the sam ultiplier is taken fr from the odd regis pair.	e (even rom the			

## Multiply Halfword (MH)

**General Description** 

• The operand (multiplicand) specified by the first address  $(R_1)$  is multiplied by the halfword operand (multiplier) specified by the second address  $(X_2/B_2/D_2)$ . The product of the operands replaces the contents of the register specified by the first address  $(R_1)$ .

Format (RX)	4C R <sub>1</sub> X <sub>2</sub> B <sub>2</sub> D <sub>2</sub>									
	0 7 8 11 12 15 16 19 20 31									
Condition Code	♦ Unchanged.									
Interrupt Action	<ul> <li>♦ Address error: Addressing.</li> <li>Specification.</li> </ul>									
Notes	<ul> <li>◆ 1. The halfword operand in main memory is expanded to a full word before multiplication by propagating the sign bit value through the 16 high-order positions. Both operands are considered as 32-bit signed integers. The multiplicand is replaced by the low order 32 bits of the product.</li> </ul>									
	2. The product usually occupies 46 bits of significance except when both operands are maximum negative numbers and occupy 47 bits.									
	<ol> <li>The bits to the left of the 32 low-order bits of the product are not tested for significance. No overflow indication is given. Since the bits to the left of the low-order 32 are ignored, the sign of the result may differ from the true sign of the product, if the product exceeds 32 bits.</li> </ol>									
	4. The operand specified by the second address is unaltered.									
	5. A zero product is always positive.									

# Divide (DR) (D)

## **General Description**

• The double-word operand (dividend) specified by the first address  $(R_1)$  is divided by the operand (divisor) specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$ . The quotient and remainder replace the double-word operand in the registers specified by the first address  $(R_1)$ . The register specified by the first address must be the even-numbered register of an even/odd pair.

Format (RR)	(DR) 1D R <sub>1</sub> R <sub>2</sub>								
(RX)		٦							
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
Condition Code	• Unchanged.								
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing (RX format).</li> <li>Specification.</li> <li>Divide Error.</li> </ul>								
Notes	♦ 1. The dividend, a 64-bit signed integer, is replaced by a 32-bit signed quotient and a 32-bit signed remainder; the remainder is placed in the even-numbered register and the quotient is placed in the odd numbered register. The divisor is a 32-bit signed integer and i unaltered.	n l-							
	2. A divide error interrupt occurs when the magnitude of the dividend to the divisor is such that the quotient cannot be expressed by a 32-bit signed integer. (The divisor must be greater in absolute value than the first word of the dividend.)								
	3. The sign of the quotient is determined algebraically except that a zero quotient as a zero remainder is always positive.	a							
	4. The remainder has the same sign as the dividend.								

## Convert to Binary (CVB)

**General Description** 

• The radix of the double-word operand in main memory specified by the second address  $(X_2/B_2/D_2)$  is converted from decimal to binary notation and loaded into the general register specified by the first address  $(R_1)$ . The operand in main memory is treated as a right-justified signed integer before and after the conversion.

Format (RX)	<b>4</b> F	R <sub>1</sub>	X <sub>2</sub>	$B_2$	$D_2$				
	7	8 11	12 15	16 19	20 31				
Condition Code	Unchanged.								
terrupt Action 🔶	Address error Addressing. Specification Data error.								
	Divide error.								
Notes 🔶	must be in	the packe and digit	ed decimal codes. The	l format. ' e sign rep	nory (15 digits plus sign) The operand is checked for resentation depends on the IC).				
	<ol> <li>The maximum decimal number that can be converted and still contained in a 32-bit register is (2,147,483,647)<sub>10</sub> positive 2,147,483,648)<sub>10</sub> negative. A larger decimal number causes a di error interrupt.</li> </ol>								
	3. Negative d	ecimal zer	o is conve	erted to po	ositive binary zero.				
	4. The operar main memo		d by the	second ad	dress remains unaltered in				

Convert to Decimal (CVD)							
General Description	from bi memory	nary to area spe	decimal r cified by f	notation a the second	nd stored address (	st address $(R_1)$ is at the double-w $(X_2/B_2/D_2)$ . The re and after the c	vord main operand is
Format (RX)	4	E	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	
	0	7	8 11	12 15	16 19	20	31
Condition Code	♦ Unch	anged.					
Interrupt Action	🔶 Addı	ess error					
	Ad	ldressing.					
	$\operatorname{Sp}$	ecification	n.				
	Pr	otection.					
Notes			-		ole-word n digits plu	nain memory loca 1s sign.	tion in the
						the sign which is EBCDIC or ASC	-
	co	nverted i		83,647) p		igned integer) tk d (2,147,483,648)	



# Store Halfword (STH)

General Description

• The rightmost half (16 bits) of the operand in the general register specified by the first address  $(R_1)$  is stored unaltered in the halfword main memory location specified by the second address  $(X_2/B_2/D_2)$ .

Format (RX)	40		R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>		$D_2$			
	0	7 8	3 11	12 15	16	19	20	31		
Condition Code	♦ Unchange	d.								
Interrupt Action	Address Specific	<ul> <li>♦ Address error:</li> <li>Addressing.</li> <li>Specification.</li> <li>Protection.</li> </ul>								
Notes				ts of the the opera	-	d sp	pecified by the first addr	ess?		
	2. The op	erand	specifie	d by the fi	irst add	res	s is unaltered.			

Store Multiple (STM)											
General Description	by th (H is of m	• The operands in the set of general registers, beginning with the register specified by the first address $(R_1)$ and ending with the register specified by the third address $(R_3)$ , are stored in main memory locations starting with the location specified by the second address $(B_2/D_2)$ . The second address $(B_2/D_2)$ refers to the main memory location where the first operand (word) is to be stored. Storing of the operands continues in the ascending order of the register number specified by $R_1$ , up to and including $R_3$ , storing as many words as indicated in the main memory locations that immediately follow the initial operand.									
Format (RS)		90	R <sub>1</sub>	R <sub>3</sub>	B <sub>2</sub>	$D_2$					
Condition Code	0	7 Unchanged.	8 11	12 15	16 19	20 8	<b>3</b> 1				
Interrupt Action	•	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Specification.</li> <li>Protection.</li> </ul>									
Notes	٠	2. If $R_3$ is less	s than R <sub>1</sub> ,	the registe	r addresse	l $R_3$ , only one word is store s wrap around from 15 to making $R_3$ one less than H	0.				
		3. The operan	ds in the	set of regi	isters desi	gnated are unaltered.					

Shift Left Single (SLA)								
General Description	• The integer portion of the operand in the general register specified by the first address $(R_1)$ is shifted left the number of positions specified by the second address $(B_2/D_2)$ . The second address is used as a count and not to address data. The low-order six bits of the second address constitute the count. The remaining bits are ignored.							
Format (RS)	8B   R <sub>1</sub> B <sub>2</sub> D <sub>2</sub>							
	0 7 8 11 12 15 16 19 20 31							
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is less than zero.</li> <li>2 — result is greater than zero.</li> <li>3 — overflow.</li> </ul>							
Interrupt Action	♦ Fixed-point overflow.							
Notes	<ul> <li>All 31 bit positions of the integer are shifted. The sign is not altered. Zeros are inserted in the right-hand end of the operand for each shift.</li> <li>If a bit is shifted out of the left-hand end that is not identical to the sign bit, a fixed-point overflow condition exists.</li> </ul>							
Shift Right Single (SRA)								
-----------------------------	--	--	--	--	--	--	--	--
General Description	• The integer portion of the operand in the general register specified by the first address $(R_1)$ is shifted right the number of positions specified by the second address $(B_2/D_2)$ . The second address is used as a count and not to address data. The low-order six bits of the second address field constitute the count. The remaining bits are ignored.							
Format (RS)	8A R <sub>1</sub> D <sub>2</sub> D <sub>2</sub>							
((3)	0 7 8 11 12 15 16 19 20 31							
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is less than zero.</li> <li>2 — result is greater than zero.</li> <li>3 — not used.</li> </ul>							
Interrupt Action	◆ None.							
Notes	<ul> <li>♦ 1. All 31 bit positions of the integer are shifted. The sign is not altered. The sign bit is propagated through the positions vacated in the left end of the operand. The bits shifted out to the right are lost.</li> </ul>							
	2. Shifting to the right is equivalent to low-order truncation or divisibly powers of two.							
	3. Shifts greater than 31 cause all significant bits to be lost. A zero for positive numbers and a minus one for negative numbers is the result of such shifts.							
	4. Fixed-point positive numbers go towards zero; Fixed-point negative							

# Shift Left Double (SLDA)

#### **General Description**

• The integer portion of the double-word operand specified by the first address  $(R_1)$  and the first address plus one is shifted left the number of positions specified by the second address  $(B_2/D_2)$ . The first address  $(R_1)$  specifies an even-numbered register of an even/odd pair that contains the 63-bit integer to be shifted. The second address is used as a count and not to address data. The low-order six bits of the second address field constitute the count. The remaining bits are ignored.

Format (RS)	8F R <sub>1</sub> B <sub>2</sub> D <sub>2</sub>
	0 7 8 11 12 15 16 19 20 31
Condition Code	• 0 — result is zero. 1 — result is less than zero.
	2 — result is greater than zero.
	3 — overflow.
Interrupt Action	◆ Fixed-point overflow.
	Address error:
	Specification.
Notes	<ul> <li>♦ 1. All 63 bit positions of the integer are shifted. The sign bit (position 0) in the even register is not altered. Zeros are inserted in the right-hand end of the double-word operand for each shift.</li> </ul>
	2. If a bit is shifted out of the left-hand end that is not identical to the sign bit, a fixed-point overflow condition exists.

# Shift Right Double (SRDA)

**General Description** 

• The integer portion of the double-word operand specified by the first address  $(R_1)$  and the first address plus one is shifted right the number of positions specified by the second address  $(B_2/D_2)$ . The first address  $(R_1)$  specifies an even-numbered register of an even/odd pair that contains the 63-bit integer to be shifted. The second address is used as a count and not to address data. The low-order six bits of the second address constitute the count. The remaining bits are ignored.

Format (RS)	8E R <sub>1</sub> D <sub>2</sub> D <sub>2</sub>										
	0 7 8 11 12 15 16 19 20 31										
Condition Code	$\bullet$ 0 — result is zero.										
	1 - result is less than zero.										
	2 — result is greater than zero.										
i	3 - not used.										
Interrupt Action	<ul> <li>♦ Address error:</li> <li>Specification.</li> </ul>										
Notes	♦ 1. All 63 bit positions of the integer are shifted. The sign bit in the leftmost position of the even-numbered register is not altered. This sign bit is propagated through the positions vacated in the left end of the double-word operand. The bits shifted out to the right are lost.										
	2. A shift count of zero provides a double-word sign and magnitude check.										

### DECIMAL ARITHMETIC INSTRUCTIONS

### INTRODUCTION

• Decimal arithmetic is performed on data in packed format. In this format, two decimal digits are placed in one byte (four bits each). The operands may be variable in length, and must contain a sign in the rightmost four bits.

All decimal instructions are two-address, SS-type format. The instruction set includes addition, subtraction, comparison, multiplication, and division. Since data sent to, and from, external devices are usually in zoned (unpacked) format (one digit in one byte), there are also instructions for converting to, and from, packed and zoned format. All decimal arithmetic instructions are standard features on the 70/35, 45, and 55 processors.

### DATA FORMATS

• The formats for decimal data in high-speed memory are:

**Packed Format** 

Byte	Byte	Byte	Byte	Byte	Byte	
Digit Digit	Digit Sign					

In packed format, one byte represents two decimal digits. The rightmost half-byte (4 bits) of a field represents the sign.

Format	Byte		Byte Byte		vte	Byte		Byte		Byte		
	Zone	Digit	Zone	Digit	Zone	Digit	Zone	Digit	Zone	Digit	Sign	Digit

In zoned format, the low-order four bits of each eight-bit byte contain the decimal digit and the high-order four bits contain the zone. The high-order four bits of the rightmost byte of a field contain the sign of the field.

#### Description of Formats

Zoned

◆ Decimal arithmetic instructions operate from right to left. The addresses specify the leftmost byte of the operand, and the length specifies the additional number of bytes that are to the right of the addressed byte. The fields specified by the addresses can be variable in length beginning at any byte in main memory and consisting of from 1 to 16 eight-bit bytes. Results of operations are always placed in the first operand field. The result never exceeds the limits set by the address and length of the first operand field. If a decimal arithmetic operation results in a carry outside the operand limits, a decimal overflow interrupt occurs. If the first operand is longer than the second, the second operand is extended with high-order zeros up to the length of the first operand during operation execution (in addition and subtraction only). This extension never changes main memory.

Because the code configurations of digits and sign are verified while arithmetic operations are performed, improper overlapping of fields is recognized as a data error. The arithmetic instruction set (except Pack, Unpack, Move with Offset) should not specify overlapping fields unless the rightmost byte of the fields coincide.

In the move-type instructions of this set (Pack, Unpack, Move with Offset), no checking is made for valid codes. Consequently, overlapping is permitted without any restrictions. (Although unusual results are possible, overlapping is dangerous.)

Decimal Arithmetic Instructions

#### REPRESENTATION OF NUMBERS

• Decimal operands in packed format are four-bit, binary-coded, decimal digits packed two to a byte. The operands may be variable in length and must contain a sign in the rightmost four bits of the rightmost byte. The digit and sign codes are as follows:

Digit	Code	Sign	Code
0	0000	+	1010
1	0001	_	1011
2	0010	+	1100
3	0011		1101
4	0100	+	1110
5	0101	+	1111
6	0110		
7	0111		
8	1000		
9	1001		

**Digit and Sign Codes** 

EBCDIC or ASCII sign or zone codes are generated for the decimal arithmetic results depending on the setting of the decimal code bit in the Interrupt Status Register. When the decimal code bit is set for EBCDIC, the following codes are generated:

Si	Sign			
Plus	Minus	- Zone		
1100	1101	1111		

When the decimal code bit is set for ASCII, the following codes are generated:

Sig	Zone			
Plus	Minus	20116		
1010	1011	0101		

Note: The codes  $(1110)_2$  and  $(1111)_2$  are accepted as plus signs. However, if an arithmetic operation is performed on a field with these signs, the sign of the result will be in EBCDIC or ASCII, as shown above.

#### INSTRUCTION FORMAT

◆ Decimal arithmetic instructions use the two-address, SS format as follows:

SS Format

	Op Code	L	<b>'</b> 1	$L_2$	B <sub>1</sub>		D <sub>1</sub>		$B_2$		$D_2$	
0	7	8	11	12 15	16 19	20		31	32 35	36		47

#### Description

• The contents of the general register specified by  $B_1$  are added to the contents of the displacement field  $(D_1)$  to obtain the main memory location of the leftmost byte of the first operand. The length  $(L_1)$  of the first address specifies the *number of bytes that are to the right* of the location obtained above, thus giving the processor the address of the rightmost byte of the first operand. The length of the operand can be from one to 16 bytes, since

#### $L_1$ can be from 0000 to 1111. The address and size of the second operand **SS** Format (Cont'd) is obtained in the same way using $B_2$ , $D_2$ and $L_2$ .

Results of operations are always stored in the first operand field and never exceed the limits specified by the address and length. The second operand is not changed in an add-type instruction unless the second operand addresses the same rightmost byte as the first operand.

Note: A zero in the  $B_1$  or  $B_2$  field indicates that no general register is to be used.

#### CONDITION CODE UTILIZATION

 $\blacklozenge$  The condition code is set as a result of all add-type and comparison operations. No other decimal arithmetic instructions affect the condition code.

The condition code setting has a different meaning for the comparison operation result than for the add-type result. The results of the following decimal arithmetic instructions cause the indicated condition code settings:

Instruction	Condition Code Setting							
manochon	0	1	2	3				
Add Decimal	Zero	< Zero	> Zero	Overflow				
Subtract Decimal	Zero	< Zero	> Zero	Overflow				
Zero and Add	Zero	< Zero	> Zero	Overflow				
Compare Decimal	Equal	Low	High					

### INTERRUPT ACTION

 $\blacklozenge$  The following interrupt conditions can occur as a result of a decimal arithmetic instruction.

#### Address Error

Addressing

Specification

- $\blacklozenge$  An address error interrupt exists when an address specifies a location outside the available main memory of the particular installation. The operation is terminated at the point of error. The result data and the condition code are unpredictable.
- $\blacklozenge$  An address error interrupt exists when a multiplier or divisor size exceeds 15 digits plus sign; or when the multiplier size or the divisor size is equal to, or greater than, the multiplicand or dividend size, respectively. The instruction is suppressed. The condition code, data in main memory, and registers remain unchanged.
- Protection  $\blacklozenge$  An address error interrupt exists when the protection key and the storage key of the result location do not match. The operation is terminated. The result data and condition code are unpredictable. (This interrupt can occur only if the memory protect feature is installed.)
- Data Error  $\blacklozenge$  A data error interrupt exists in decimal arithmetic when an invalid sign (not greater than nine) or digit code (not zero through nine) is detected in an operand, a multiplicand has insufficient high-order zeros, or there is incorrect overlapping of operands. The operation is terminated. The result data and the condition code setting are unpredictable.

- **Decimal Overflow** A decimal overflow interrupt exists when the result field of an Add Decimal, Subtract Decimal, or Zero and Add instruction is too small to contain the overflow data. The operation is completed by ignoring the overflow data, and setting the condition code to 3. If the decimal overflow program mask bit is reset, interrupt will not occur and the flag in the IFR will not be set.
  - **Divide Error** A divide error interrupt occurs when the quotient is greater than the specified data field, including division by zero, or the dividend does not have one leading zero. Division is suppressed and the dividend and divisor remain unchanged in main memory.

Add Decimal (AP)								
General Description	• The operand specified by the second address $(B_2/D_2)$ is added algebraically to the operand specified by the first address $(B_1/D_1)$ . The result is stored in the field specified by the first address. The sign and the magnitude of the sum determine the condition code.							
	The operands can be variable in length up to 16 bytes and must be in packed format. If operands overlap, their rightmost byte location must coincide.							
	The addition of the two operands can cause decimal overflow. Two conditions which cause overflow are:							
	1. a carry out of the high-order position of the result.							
	2. a second operand that is larger than the first operand and significant result positions are lost.							
Format	FA $L_1$ $L_2$ $B_1$ $D_1$ $B_2$ $D_2$							
(SS)	0 7 8 11 12 15 16 19 20 31 32 35 36 47							
Condition Code	<ul> <li>♦ 0 — sum is zero.</li> <li>1 — sum is less than zero.</li> <li>2 — sum is greater than zero.</li> <li>3 — overflow.</li> </ul>							
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> <li>Data error.</li> <li>Decimal overflow.</li> </ul>							
Notes	<ul> <li>♦ 1. High-order zeros are supplied for <i>either</i> operand during instruction execution.</li> </ul>							
	2. All signs and digits are checked for validity.							
	3. The operand specified by the second address is unaltered.							
	4. Processing is from right to left.							
	5. A zero result is always positive except when high-order digits are lost because of overflow. In overflow, a zero result has the sign of the correct result.							

Subtract Decimal (SP)									
General Description	• The operand specified by the second address $(B_2/D_2)$ is subtracted algebraically from the operand specified by the first address $(B_1/D_1)$ . The result is stored in the field specified by the first address. The sign and the magnitude of the difference determine the condition code.								
	The operan packed format coincide.			ble in length u verlap, their 1					
	The subtra	ction of t	wo ope	rands can cau	ise d	ecimal	overflo	w.	
Format (SS)	FB	$L_1$ $L_2$	B <sub>1</sub>	D <sub>1</sub>		B <sub>2</sub>		D <sub>2</sub>	
	0 78	11 12 15	16 19	20	31	32 35	36		47
Condition Code	$\bullet$ 0 — difference is zero.								
	1 - difference is less than zero.								
	2 - difference is greater than zero.								
	3— overflow	v.							
Interrupt Action	◆ Address error:								
	Addressing.								
	Protection.								
	Data error.								
	Decimal overflow.								
Notes	<ul> <li>♦ 1. High-order zeros are supplied for <i>either</i> operand during instruction execution.</li> </ul>								
	2. All signs	and digit	ts are	checked for va	lidit	у.			
	3. The open	and speci	fied by	the second ad	ldres	ss is u	naltered	l.	
	4. Processi	ng is from	n righ	t to left.					
		-	-	ays positive ex	cent	wher	high-o	rder di	gits
	are lost		e overf	low. In overflo					

Zero and Add (ZAP)													
General Description	location spec to an additi	• The operand specified by the second address $(B_2/D_2)$ is loaded into the location specified by the first address $(B_1/D_1)$ . The operation is equivalent to an addition to zero and the result of the addition determines the condition code.											
	packed form may overlap byte of the second opera	The operands may be variable in length up to 16 bytes and must be in packed format. High-order zeros are provided when necessary. Operands may overlap if their rightmost byte locations coincide, or if the rightmost byte of the first operand is to the right of the rightmost byte of the second operand. A second operand that is longer than the first operand causes overflow.											
	A second	opera	na tna	t is ioi	iger than the	nrst	operai	nd causes o	vernow.				
Format (SS)	F8	$\mathbf{L}_{1}$	$L_2$	B <sub>1</sub>	D <sub>1</sub>		$B_2$	D <sub>2</sub>					
(35)	0 7	8 11	12 15	16 19	20	31	32 35	36	47				
Condition Code	$\bullet$ 0 — resul	t is z	ero.										
	1 - resul	t is le	ess tha	un zero	).								
	2 - resul	t is g	reater	than	zero.								
	3 — overf	low.											
Interrupt Action	♦ Address	error:											
-	Addres	sing.											
	Protect	ion.											
	Data erro	or.											
	Decimal of	overflo	ow.										
Notes	♦ 1. Only the	ne sec	ond op	erand	is checked for	· vali	d sign	and digit c	odes.				
	2. The se	2. The second operand is unaltered.											
	3. Proces	sing i	s fron	n right	to left.								
		rflow.	-		ccept when hig a zero resul	-							

Compare Decimal (CP)					
General Description	◆ The operand spec compared with the op results of the compar	perand specifie	d by the seco	ond addres	
	The operands may packed format. The when the operands an most byte location m	shorter operative unequal in le	nd is extend ength. If oper	ed with hi	igh-order zeros
	Overflow cannot o	occur as a resi	ult of this or	peration.	
Format (SS)	F9 L <sub>1</sub> 1	L <sub>2</sub> B <sub>1</sub>	D <sub>1</sub>	B <sub>2</sub>	$D_2$
	0 7 8 11 12	15 16 19 20	31	32 35 36	47
Condition Code	<ul> <li>0 — the fields are</li> <li>1 — the first oper</li> <li>2 — the first opers</li> </ul>	and is algebra	ically less th		_
Interrupt Action	♦ Address error:				
	Addressing.				
	Data error.				
Notes	$\blacklozenge$ 1. All signs and d	igits are check	ed for validit	ty.	
	2. Both operands	are unaltered			
	3. Comparison is	from right to	left.		
	4. A positive zero				

Multiply Decimal (MP)										
General Description	◆ The operand specified by the first address (multiplicand) is multiplied by the operand specified by the second address (multiplier). The product is stored in the location of the first operand, right-justified.									
	The operands may be variable in length and must be in packed format. Operands can overlap if their rightmost byte locations coincide.									
	The second operand (multiplier) must be shorter than the first operand (multiplicand) and must not exceed eight bytes in length (15 digits plus sign). Otherwise, an address error (specification) occurs.									
	The multiplicand must have high-order zero digits equal to the number of digits in the multiplier, or a data error occurs. The maximum product size is 31 digits.									
Format (SS)	FC $L_1$ $L_2$ $B_1$ $D_1$ $B_2$ $D_2$									
(33)	0 7 8 11 12 15 16 19 20 31 32 35 36 47									
Condition Code	♦ Unchanged.									
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> <li>Specification.</li> <li>Data error.</li> </ul>									
Notes	◆ 1. All signs and digits are checked for validity.									
	2. The second operand is unaltered unless operands overlap.									
	3. Overflow cannot occur.									
	4. The sign of the product is determined by the rules of algebra, even if one, or both, operands are zero; that is, minus zero is a possible result.									

### Divide Decimal (DP)

#### **General Description**

• The operand specified by the first address (the dividend) is divided by the operand specified by the second address (the divisor) and the result (quotient plus remainder) replaces the first operand. The quotient is placed leftmost in the first operand field. The remainder, which has a size equal to the divisor size, is placed rightmost in the first operand field.

The operands may be variable in length and must be in packed format. Overlapping is allowed if the rightmost byte locations are identical. The second operand (the divisor) must be shorter than the first operand (the dividend) and must not exceed eight bytes in length (15 digits plus sign). If either rule is not observed, an address error (specification) occurs.

The dividend must have at least one high-order zero. Otherwise, a decimal divide error occurs.

Together, the quotient and remainder occupy the entire dividend field after division. Therefore, the address of the quotient field is the address of the dividend field and its size in bytes is  $L_1 - L_2 - 1$ . The quotient and remainder are signed integers which are right-aligned in the first operand.

No overflow can occur. A quotient that is larger than the number of digits allowed causes a decimal divide error.

Format (SS)	FD $L_1$ $L_2$ $B_1$ $D_1$ $B_2$ $D_2$ 0     7     8     11     12     16     19     20     31     32     35     36     47										
Condition Code	◆ Unchanged.										
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> <li>Specification.</li> <li>Data error.</li> <li>Decimal divide error.</li> </ul>										
Notes	<ul> <li>♦ 1. All signs and digits are checked for validity.</li> <li>2. The second operand is unaltered.</li> <li>3. The sign of the quotient is determined by the rules of algebra from dividend and divisor signs. The sign of the remainder has the same value as the dividend sign.</li> <li>4. The first address plus (L<sub>1</sub> - L<sub>2</sub>) specifies the address of the remainder The length of the remainder is specified by L<sub>2</sub>.</li> </ul>										

# Pack (PACK)

#### **General Description**

• The operand specified by the second address  $(B_2/D_2)$  is converted from zoned format to packed format and the result is placed in the location specified by the first address  $(B_1/D_1)$ .

The operand specified by the second address must be in zoned format. The sign is obtained from the zone portion of the rightmost byte of the second operand and is placed in the rightmost four bits of the first operand (result field). All other zones are ignored. The four-bit numeric portions (stripping the four-bit zone) of each byte are then placed adjacent to the sign, and to each other, to fill the result field.

The result is extended with high-order zeros if the second operand field is shorter than the first. If the first operand field is not large enough to contain all the significant digits from the second operand field, the remaining digits are ignored. The operands may overlap.

Format (SS)	F2	L <sub>1</sub> 8 11	$L_2$ 12 15	B <sub>1</sub> 16 19	20	D <sub>1</sub>	B <sub>2</sub> 32 35	D <sub>2</sub>	47			
Condition Code	♦ Unchang		12 10	10 10	20	01	02 00	50				
Interrupt Action	Addres	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> </ul>										
Notes	<ul> <li>1. Signs and digits are not checked for validity.</li> <li>2. The second operand is not changed except when the operands overlap.</li> <li>3. Processing is from right to left, one byte at a time.</li> </ul>											

### Unpack (UNPK)

#### **General Description**

• The operand specified by the second address  $(B_2/D_2)$  is converted from packed format to zoned format and the result is placed in the location specified by the first address  $(B_1/D_1)$ .

Each of the eight-bit bytes of the packed, second-operand field represents two four-bit digits. Each of the four-bit digits is stored in a byte of the first operand field in the low-order four-bit positions. If the Decimal Code is EBCDIC, a zone code of 1111 is inserted into the high-order four bits of each byte. If the Decimal Code is ASCII, a zone code of 0101 is inserted. These zones are inserted in all but the zone portion of the rightmost byte, which receives the sign of the packed operand.

If the first operand is not large enough to receive the significant digits of the second operand, the remaining digits are ignored. The second-operand field is extended with zero digits before unpacking.

Format (SS)											
Condition Code	♦ Unchanged.										
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> </ul>										
Notes	<ul> <li>1. Signs and digits are not checked for validity.</li> <li>2. The second operand is not altered, except when operands overlap.</li> <li>3. Processing is from right to left.</li> </ul>										

MOVE with OFFSET (MVO)									
General Description	the left (a	1-digit	left sł	nift) a	e second addr nd is placed t erand specifie	o the	e left o	f, and ad	ljacent to,
	operand, the than the fi	e remai st ope	ning k rand,	ytes a the se	rge enough to re ignored. If cond operand rands may ov	the s is e	second xtende	operand	is shorter
Format (SS)	F1	L <sub>1</sub>	$L_2$	<b>B</b> <sub>1</sub>	D1		B <sub>2</sub>		D <sub>2</sub>
(33)	0 7	8 11	12 15	16 19	20	31	32 35	36	47
Condition Code	♦ Unchang	ed.							
Interrupt Action	♦ Address Addre Protec	ssing.							
Notes	♦ 1. Signs	and di	igits a	re not	checked for v	alidi	ty.		
	2. The s	econd	operar	nd is n	ot changed ex	ccept	when	operand	s overlap.
	3. Proce	ssing i	s fron	n righ	t to left.				
		nitial le ss is le			it digit of the I.	opei	and sp	pecified b	y the first

•

### LOGICAL INSTRUCTIONS

INTRODUCTION

◆ Logical instructions are used to manipulate data. The operands are usually treated as eight-bit bytes. Some logical operations require a single eight-bit byte specified as an operand; others may have variablelength operands composed of many eight-bit bytes. Some instructions operate on the zone portion only, or on the digit portion only, of the bytes of a variable-length operand. Some instructions have an operand that is part of the immediate instruction being executed. Finally, there is a group of instructions that provide for bit shifting.

Operands are in either main memory or general registers. Processing of data in main memory is from left-to-right starting at any byte location. Processing in general registers usually involves the entire contents of a general register, or in some cases, two general registers.

The Edit instruction is the only instruction which requires that the data be in packed decimal data. The Edit instruction converts packed decimal data into alphanumeric characters with editing under the control of a mask pattern.

The logical instruction set includes moving, comparing, bit testing, translating, editing, shifting, and bit connecting.

The condition code is set by all instructions except the moving, translating, and shifting instructions.

### DATA FORMAT

◆ Data in general registers usually involves the entire 32 bits. There is no distinction made between sign and numeric bits. In some operations, only the least significant eight bits of the general register are involved, and in another case, the least significant 24 bits are involved. In addition, there are some shift operations in which an even/odd numbered pair of general registers is involved.

The storage data in memory-to-register operations resides in either a 32-bit word or an eight-bit byte. A word must be oriented on word boundaries (i.e., the address of the 32-bit word must have the two low-order bits zero).

The storage data in memory-to-memory operations have a variable length format and can have a field size of up to 256 bytes starting at any byte location. Processing is from left to right.

Instructions that specify an operand that is part of the immediate instruction being executed are restricted to a field size of one eight-bit byte.

The Translate and Test and the Edit and Mark instructions imply the use of General Register 1\*. An address of 24 bits may be placed in this register during the execution of these instructions. The Translate and Test instruction also implies the use of General Register 2 where an insertion of an eight-bit function byte may be placed during the execution of the instruction.

Overlapping of fields in memory-to-memory operations may or may not affect the operands of the various instructions. The execution of some

<sup>\*</sup> When these instructions are executed in  $P_3$ , General Registers 13 and 14 are used; in  $P_4$ , General Registers 9 and 10 are used.

#### DATA FORMAT (Cont'd)

logical instructions does not change the operands. Other instructions, such as Move, Edit, and Translate, replace one operand with new data, and this data is handled one eight-bit byte at a time. This procedure enables the user to determine the effect overlapping fields have on the execution of the instruction. Unpredictable results can occur while overlapping fields are being edited. Overlapping fields are valid for all other operations.

#### INSTRUCTION FORMATS

◆ The logical instructions use the following five instruction formats (RR, RX, RS, SI, SS):

#### **RR Format**

	Op (	Code		]	R <sub>1</sub>	I	₹ <sub>2</sub>
0			7	8	11	12	15

Description

• In the RR format, the contents of the general register specified by  $R_1$  are called the first operand. The contents of the general register specified by  $R_2$  are called the second operand.

RX Format	Op	Code	R	'1	$\mathbf{X}_{2}$	B <sub>2</sub>		D <sub>2</sub>		
	0	7	8	11	12 15	16 19	20		31	

**Description**  $\blacklozenge$  In the RX format, the contents of the general register specified by  $R_1$  are called the first operand. To obtain the address of the second operand, the contents of the general registers specified by  $X_2$  and  $B_2$  are added to the contents of the  $D_2$  field.

RS Format	Op	Code		R <sub>1</sub>	$\mathbf{R}_3$	$B_2$		$D_2$	
	0	7	8	11	$1\overline{2}$ 15	16 19	20		31

**Description**  $\blacklozenge$  In the RS format, which is only used for shift instructions in this instruction set, the contents of the general register specified by  $R_1$  are called the first operand. There is no actual storage address formed by adding the contents of the general register specified by  $B_2$  and the contents of  $D_2$ . Instead, this sum specifies the number of bits to be shifted by the shift operations. The  $R_3$  field is ignored in the shift operation.

SI Format

	Op	Code		$I_2$	B <sub>1</sub>		$D_1$		
	0	7	8	15	5 16 1	9 20		31	

SS Format

Op	Code		$\mathbf{L}$	<b>B</b> <sub>1</sub>		D <sub>1</sub>	$\mathbf{B}_2$		$D_2$	
0	7	8	15	16 19	20	31	32 35	36		47

 $\begin{array}{c|c} Description & \bullet & \text{In t} \\ are added \end{array}$ 

• In the SS format, the contents of the general register specified by  $B_1$  are added to the contents of the  $D_1$  field to obtain the address of the leftmost byte of the first operand. The L field specifies the number of additional bytes in the operand that are to the right of the first operand. To obtain

SS Format (Cont'd)

the second operand address, the contents of the general register specified by  $B_2$  are added to the contents of the  $D_2$  field. The length of the second operand is the same as the length of the first.

The use of a zero in the  $X_2$ ,  $B_1$ , or  $B_2$  field of any instruction indicates that no register is to be used as a component of the instruction. Instructions may use a general register for both address modification and operand location. Addresses are always modified before an instruction is executed.

#### CONDITION CODE UTILIZATION

◆ The condition code is set as a result of using most of the logical instructions. The condition code setting has a different meaning when using different instructions and can be tested by subsequent branch on condition instructions for decision making. Altogether, there are five types of result meanings. The instructions which cause the condition code to be set and the meaning of the setting are as follows:

Instruction		Condition Co	de Setting	
Instruction	0	1	2	3
AND	Zero	Not Zero		
Compare Logical	Equal	Low	High	
Edit	Zero	< Zero	> Zero	
Edit and Mark	Zero	< Zero	> Zero	
Exclusive OR	Zero	Not Zero		
OR	Zero	Not Zero		
Test Under Mask	Zero	Mixed		One
Translate and Test	Zero	Incomplete	Complete	

# INTERRUPT ACTION

### Address Error

instructions:

Addressing

♦ An address error interrupt occurs when an address specifies a location outside the available memory. At the point of error the operation is terminated. The result data and condition code, if affected, are unpredictable.

♦ The following interrupt conditions can occur as a result of logical

Specification An address error interrupt occurs when a full-word operand is not located on a word boundary in a storage-to-register operation, or when an odd register is specified as the first register in an instruction which performs an operation on an even/odd pair of general registers. The operation is suppressed.

- Protection ♦ An address error interrupt occurs when the storage key and the protection key of the result location do not match. The operation is suppressed and the condition code, registers, and main memory are unaltered. The variable-length memory-to-memory instructions are the only exception, in which case the operation is terminated and the result data and the condition code setting are unpredictable. (This interrupt can only occur if the memory protect feature is installed.)
- **Data Error**  $\blacklozenge$  A data error occurs if a digit code of the second operand in the Edit instruction or Edit and Mark instruction is invalid. The operation is terminated, and the result data and condition code setting are unpredictable.

# Move (MVI) (MVC)

#### **General Description**

• To process the SS format Move instruction, the source field specified by the second address  $(B_2/D_2)$  is moved into the destination field specified by the first address  $(B_1/D_1)$ . This format is used for a main memory-to-main memory move.

For the SI format Move instruction, the immediate byte in the  $I_2$  field of the instruction being executed is stored in the main memory location specified by the first address  $(B_1/D_1)$ .

Format (SI)	(MVI) 92	I <sub>2</sub>	B <sub>1</sub>	D <sub>1</sub>				
(51)	0 7	8 15	16 19	20	31			
(SS)	(MVC) D2	L	B <sub>1</sub>	D <sub>1</sub>		B <sub>2</sub>	$D_2$	
	0 7	8 15	16 19	20	31 3	32 35	36	47
Condition Code	♦ Unchang	ged.						
Interrupt Action	♦ Address Addre Protec	ssing.						
Notes	2. Proce	ssing is from econd operar	left to	re not inspecte right and over ot altered, un	lappir	ng of	fields is pern	
	the fi		addres	e one byte thro s specify one				

#### **Move Numerics** (MVN) • The low-order four bits of each byte in the source operand specified by **General Description** the second address $(B_2/D_2)$ are placed into the low-order four bits of the corresponding byte of the destination operand specified by the first address $(B_1/D_1)$ . Format D1 $\mathbf{L}$ Β<sub>1</sub> $D_1$ $B_2$ $D_2$ (SS) 15 16 19 31 32 35 36 0 7 8 2047 **Condition** Code Unchanged. ۵ Address error: Interrupt Action ٠ Addressing. Protection. ◆ 1. The numerics are not changed or checked for validity. Notes 2. The operand specified by the second address is not altered, unless operands overlap. 3. Processing is from left to right. 4. The high-order four bits of the source and destination operand bytes are not altered. 5. The operand fields may overlap in any way and may be variable in length.

Move Zones (MVZ)								
General Description	the second	address $(B_2/2)$	D2) ar	each byte in th e placed into th nation operand	he hi	gh-ord	der four bits	s of the
Format (SS)	D3	L	B <sub>1</sub>	D <sub>1</sub>	1	B <sub>2</sub>	D <sub>2</sub>	
(33)	0 7	8 15	16 19	20	31	32 35	36	47
Condition Code	♦ Unchan	ged.						
Interrupt <sup>,</sup> Action	♦ Address Addre Prote	essing.						
Notes	♦ 1. The	zones are not	chang	ed or checked	for v	alidit	у.	
		operand spec ands overlap.	ified b	y the second a	ıddre	ess is	not altered,	unless
	3. Proc	essing is from	n left	to right.				
		low-order fou not altered.	r bits	of the source a	ınd d	lestina	tion operan	d bytes
	5. The in le		s may	overlap in an	y wa	ay an	d may be v	ariable

### Compare Logical (CLR) (CL) (CLI) (CLC)

**General Description** 

• The operand specified by the first address is logically compared with the operand specified by the second address (RR format:  $R_1$  to  $R_2$ ; RX format:  $R_1$  to  $X_2/B_2/D_2$ ; SI format:  $B_1/D_1$  to  $I_2$ ; SS format:  $B_1/D_1$  to  $B_2/D_2$ ). The result of the comparison determines the condition code. These instructions process all bits as part of an unsigned binary quantity. All codes are valid and the instruction is terminated on inequality or when the operand bytes have been exhausted.

<b>-</b>		<u>_</u>	-					
Format (RR)	(CLR) 15	R <sub>1</sub> R <sub>2</sub>						
	0 7	8 11 12 15	_					
(RX)	(CL) 55	R <sub>1</sub> X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>				
	0 7	8 11 12 15	16 19	20	31	I		
(SI)	(CLI) 95	I <sub>2</sub>	B <sub>1</sub>	D_1				
	0 7	8 15	16 19	20	31	I		
(SS)	(CLC) D5	L	B <sub>1</sub>	D <sub>1</sub>		B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 15	16 19	20	31	32 35 3	36	47
Condition Code	1 — the	first operan	d is less	s than the s eater than th		_		
Interrupt Action		error: ssing (RX, ication (RX		only).				
Notes	♦ 1. Both	operands ar	e unalte	ered.				
				ediate byte i ond operand		I <sub>2</sub> field	of the instr	uction
	3. Proce 256 b	-	m left to	o right and	can e	xtend t	o field leng	ths of
	4. The o	peration can	be used	for alphanu	meric	e compa	risons.	

### AND (NR) (N) (NI) (NC)

#### **General Description**

• These instructions perform a logical "AND" operation on two operands bit-by-bit according to the following rules:

Rules	of	Logical	"AND"	Operation
-------	----	---------	-------	-----------

If Bit in First Operand is	And Bit in Second Operand is	Then Bit in Result is
0	0	0
0	1	0
1	0	0
1	1	1

The logical product of the operation is placed in the location specified by the first address  $(R_1 \text{ or } B_1/D_1)$  and determines the condition code.

Format (RR)	(NR) 14	R <sub>1</sub> R <sub>2</sub>	]					
(KK)	0 7	8 11 12 15	1					
(RX)	(N) 54	R <sub>1</sub> X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>		]		
	0 7		16 19	20	31	j		
(SI)	(NI) 94	I <sub>2</sub>	B <sub>1</sub>	D <sub>1</sub>		1		
			16 19	20	31			
(\$\$)		T	ъ	D		р	D <sub>2</sub>	
	(NC) D4	L 8 15	$\begin{array}{c c} & B_1 \\ \hline & 16 & 19 \end{array}$	20 D <sub>1</sub>	31	$\begin{array}{c} B_2 \\ \hline 32 \ 35 \end{array}$	36	47
Condition Code		lt is zero.	10 10		01			
		ilt not zero.						
	2 — not	used.						
	3 — not	used.						
Interrupt Action	♦ Address	error:						
	Addre	ssing (RX,	SI, SS	only).				
		tion (SI, SS						
	Specif	ication (RX	only).					
Notes	♦ 1. The s SS fo	_	nd is	unaltered, unl	ess	operar	nds overlap	in the
		,		nediate byte in cond operand.		I <sub>2</sub> field	d of the instr	ruction
	3. Proce	ssing is from	n left	to right.				
	4. All o	perands and	results	s are valid.				
	5. The "	AND" instru	action	is also used to	set	a bit	to zero.	

# OR (OR) (O) (OI) (OC)

**General Description** 

◆ This instruction performs a logical "OR" operation on two operands bit-by-bit according to the following rules:

Rules	for	Logical	"OR"	Operation
-------	-----	---------	------	-----------

lf Bit in First Operand is	And Bit in Second Operand is	Then Bit in Result is
0	0	0
0	1	1
1	0	1
1	1	1

The logical result of the operation is placed in the location specified by the first address ( $R_1$  or  $B_1/D_1$ ) and determines the condition code.

Format (RR)	(OR)         16         R <sub>1</sub> R <sub>2</sub> 0         7         8         11         12         15
(RX)	$(O) 56 \qquad R_1 \qquad X_2 \qquad B_2 \qquad D_2$
	0 7 8 11 12 15 16 19 20 31
(SI)	(OI) 96 I <sub>2</sub> B <sub>1</sub> D <sub>1</sub>
	0 7 8 15 16 19 20 31
(SS)	$(OC) D6 L B_1 D_1 B_2 D_2$
	0 7 8 15 16 19 20 31 32 35 36 47
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is not zero.</li> <li>2 — not used.</li> <li>3 — not used.</li> </ul>
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing (RX, SI, SS only).</li> <li>Protection (SI, SS only).</li> <li>Specification (RX only).</li> </ul>
Notes	<ul> <li>♦ 1. The second operand is unaltered, unless operands overlap in the SS format.</li> <li>2. In the SI format, the immediate byte in the I₂ field of the instruction being executed is the second operand.</li> <li>3. Processing is from left to right.</li> <li>4. All operands and results are valid.</li> <li>5. The "OR" instruction is also used to set a bit to one.</li> </ul>

# Exclusive OR (XR) (X) (XI) (XC)

#### **General Description**

◆ These instructions perform an Exclusive "OR" operation on two operands bit-by-bit according to the following rules:

Rules	for	Exclusive	"OR"	Operation
-------	-----	-----------	------	-----------

If Bit of First Operand is	And Bit of Second Operand is	Then Bit in Result is
0	0	0
0	1	1
1	0	1
1	1	0

The modulo-two sum (binary addition without carries) of the operation is placed in the location specified by the first address  $(R_1 \text{ or } B_1/D_1)$  and determines the condition codes.

Format (RR)	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
(RX)	(X) 57 R <sub>1</sub> X <sub>2</sub> B <sub>2</sub> D <sub>2</sub>							
	0 7 8 11 12 15 16 19 20 31							
(SI)	(XI) 97 I <sub>2</sub> B <sub>1</sub> D <sub>1</sub>							
	0 7 8 15 16 19 20 31							
(SS)	$\begin{array}{ c c c c c c c } \hline (XC) D7 & L & B_1 & D_1 & B_2 & D_2 \\ \hline \end{array}$							
	0 7 8 15 16 19 20 31 32 35 36 47							
Condition Code	<ul> <li>0 — result is zero.</li> <li>1 — result is other than zero.</li> <li>2 — not used.</li> <li>3 — not used.</li> </ul>							
Interrupt Action	<ul> <li>♦ Address error:</li> <li>Addressing (RX, SI, SS only).</li> <li>Protection (SI, SS only).</li> <li>Specification (RX only).</li> </ul>							
Notes	<ul> <li>♦ 1. The second operand is unaltered, unless operands overlap in the SS format.</li> <li>2. In the SI format, the immediate byte in the I₂ field of the instruction being executed is the second operand.</li> <li>3. Processing is from left to right.</li> <li>4. All operands and results are valid.</li> <li>5. These instructions may be used to complement a number (one's complement).</li> </ul>							

Test Under Mask (TM)								
General Description	• The operand (byte) specified by the first address $(B_1/D_1)$ is tested against the immediate I field (byte) as a mask. The result determines the condition code. The I field is used as an eight-bit mask and is made to correspond one-for-one with the bits of the byte in main memory that is specified by the first address.							
	A bit in the byte being examined is said to be selected when the corre- sponding mask bit is a one. When the mask bit is a zero, the bit in main memory is ignored.							
Format (SI)	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
Condition Code	<ul> <li>0 — selected bits all zero or mask is all zero.</li> <li>1 — selected bits mixed zero and one.</li> <li>2 — not used.</li> <li>3 — selected bits all one's.</li> </ul>							
Interrupt Action	<ul> <li>♦ Address error:</li> <li>Addressing.</li> </ul>							
Note	• The operands are unaltered.							

Insert Character (IC)						
General Description	into the right	ntmost by	yte of the g	v	d address $(X_2/B_2/D_2)$ ber specified by the fire unaltered.	
Format (RX)	43	R <sub>1</sub>	X <sub>2</sub> B <sub>2</sub>	D <sub>2</sub>		
	0 7	8 11 1	2 15 16 19	20	31	
Condition Code	♦ Unchang	ed.				
Interrupt Action	♦ Address Addre					
Note	♦ The oper	and spec	cified by th	e second addr	ress is not altered or	inspected.

Store Character (STC)					
General Description	-	) is stor	ed into t		al register specified by the first nory location specified by the
Format (RX)	42	R <sub>1</sub>	X <sub>2</sub> B <sub>2</sub>	$D_2$	
	0 7	8 11 12	15 16 19	20	31
Condition Code	♦ Unchang	ed.			
Interrupt Action	♦ Address Addre Protec	ssing.			
Note	♦ The open	and spec	ified by th	e first addres	ss is not altered or inspected.

-

,

# Load Address (LA)

**General Description** 

• The final main memory address specified by the second operand  $(X_2/B_2/D_2)$  is loaded into the rightmost 24 bits of the general register specified by the first address  $(R_1)$ . The leftmost eight bits of the register are set to zeros.

The contents of the registers specified by the  $X_2$  and  $B_2$  fields are added to the contents of the  $D_2$  field of the instruction to obtain an address. This is the address that is loaded into the register specified by the first address. Any carry beyond the rightmost 24 bits is ignored.

Format	$41$ $B_1$ $X_2$ $B_2$ $D_2$					
(RX)						
	0 7 8 11 12 15 16 19 20 31					
Condition Code	♦ Unchanged.					
Interrupt Action	♦ None.					
Notes	$\blacklozenge$ 1. All specified address arithmetic is computed before loading.					
	2. $R_1$ , $X_2$ and $B_2$ may specify the same register; however $R_1$ only may specify register 0.					
	3. This instruction can be used to increment the low-order 24 bits of a general register (other than 0) by the contents of the D <sub>2</sub> field. The register to be incremented is specified by R <sub>1</sub> , and either X <sub>2</sub> (with B <sub>2</sub> set to zero) or B <sub>2</sub> (with X <sub>2</sub> set to zero). Since R <sub>1</sub> and X <sub>2</sub> or B <sub>2</sub> must specify the same register, register zero cannot be incremented (a zero in the B <sub>2</sub> or X <sub>2</sub> field indicates that the corresponding address component is absent).					
	4. Main memory is not accessed by this instruction.					

# Translate (TR)

#### **General Description**

• The variable length operand specified by the first address  $(B_1/D_1)$  is translated, byte-for-byte, according to the byte translation table specified by the second address  $(B_2/D_2)$ . The result replaces the bytes in the field specified by the first address.

The bytes of the first operand are termed the argument bytes. Bytes of the first operand are selected for translation from left-to-right, one byte at a time. Each argument byte is added to the second operand address, which is the starting location of a translation table. This sum, in turn, addresses a byte location within the table containing a function byte. The function byte at this location replaces the original argument byte of the first operand.

The operation terminates when the first operand bytes have been exhausted.

Format (SS)	DC 0 7	L 8 15	B <sub>1</sub> 16 19	D <sub>1</sub>	31	B <sub>2</sub> 32 35	36	D <sub>2</sub>	47
Condition Code	♦ Unchange	ed.							
Interrupt Action	Addres	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> </ul>							
Notes	<ol> <li>The fie their 1</li> <li>The le domain progra</li> <li>The L</li> </ol>	ld to be tra eftmost byt ngth of a f of argum m and data	nslated e. table, ent by  fies th	unaltered un l and the tran in general, n tes is limite e length of ytes).	nslatio nust d to	on tabl be 256 a spec	le are a 6 bytes, cific sul	ddresse unless bset by	the the

### Translate and Test (TRT)

**General Description** 

♦ The variable length operand, which is specified by the first address  $(B_1/D_1)$ , is used as the argument (byte-by-byte) to reference a list (functions) specified by the second address  $(B_2/D_2)$ . The functions referenced are inspected for zero or non-zero. If a non-zero is encountered, the address of the argument byte is loaded into General Register 1 (General Register 13 in P<sub>3</sub>; General Register 9 in P<sub>4</sub>) and the function byte is loaded into the rightmost end of General Register 2 (General Register 14 in P<sub>3</sub>; General Register 10 in P<sub>4</sub>). Whenever zeros are encountered in the function list, the operation proceeds to the next byte. The first operand is unaltered.

The bytes of the first operand are termed the argument bytes. Processing of the first operand is from left-to-right, one byte at a time. Each argument byte is added to the second operand, which is the starting location of the translate table. This sum, in turn, addresses a byte location within the table, which is termed a function byte. Then, the function byte retrieved from the table is inspected for all zeros.

If the function byte is all zeros, the operation proceeds to the next argument byte and continues processing. If the function byte is not all zeros, the instruction inserts the address of the argument byte in the low-order 24 bits of General Register 1 (13 or 9) and inserts the retrieved non-zero function byte in the low-order eight-bits of General Register 2 (14 or 10). The high-order eight bits of General Register 1 (13 or 9) and high-order 24 bits of General Register 2 (14 or 10) are unaltered.

The operation terminates when a (non-zero) function byte is accessed or when the first operand field is exhausted.

Format (SS)	DD	L	B <sub>1</sub>		D <sub>1</sub>	B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 15	16 19	20	31	32 35	36	47
Condition Code	<ul> <li>0 — accessed function bytes all zeros.</li> <li>1 — a non-zero function byte is encountered before the first operand field is exhausted.</li> <li>2 — the last function byte is non-zero.</li> <li>3 — not used.</li> </ul>							
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> </ul>							
Notes	<ol> <li>If non-2 (14</li> <li>The fin leftmost</li> <li>The leftmost</li> <li>The leftmost</li> <li>The leftmost</li> <li>The L</li> <li>This in delimit</li> <li>In program</li> </ol>	riable lengt zero functio or 10) are st operand at bytes. ngth of the of argum m and data field specific astruction is ers for var cessor state cor state $P_4$	ons do r unalte and th table, ent by a. es the s usefu iable le s $P_1$ an e $P_3$ , (	not occur ered. in gene tes is li length of al for sca ength red nd P <sub>2</sub> , General	, General ation tabl ral, must mited to the first anning inj cords and eneral Reg Registers	Regista e are a be 256 a spec operan put str fields. gisters 13 and	ers 1 (13 or addressed k bytes, un ific subset d minus or eams and 1 1 and 2 ar d 14 are v	r 9) and by their less the by the ne. locating re used.

# Edit (ED)

#### **General Description**

• The variable length source field specified by the second address  $(B_2/D_2)$  is changed from packed format to zoned format with the results edited under the control of a mask pattern. The result of the operation replaces the mask pattern specified by the first address  $(B_1/D_1)$  and determines the condition code.

The L field applies to the mask pattern (first address field). The source digits are processed left-to-right, one byte at a time. The leftmost four bits of each byte are examined first and the rightmost four bits of each byte are held available for the next mask character that calls for digit examination. Immediately after the leftmost four bits have been examined, the rightmost four bits are checked for a sign code. When one of the sign codes is encountered, these bits are no longer treated as a digit. A new character is fetched from the mask pattern for the next digit to be examined.

For	mat
	(SS)

DE	-		L		B <sub>1</sub>		D1		B <sub>2</sub>		D <sub>2</sub>	
0	7	8	-	15	16 19	20		31	32 35	36		47

**Editing Rules** 

• Editing includes sign control, punctuation control, zero suppression or check protection, and also facilitates blanking of all-zero fields. In addition, multiple fields of digits can be edited in one operation, and numeric data can be combined with alphabetic and special characters.

Editing rules depend on the control code, significance, and the source digit, and are given as follows:

Hexadecimal Code	Decimal Code	Function
Any	Any	*Replaces leading zeros.
21	33	Stops replacement of leading zeros. Also acts as a digit select code.
20	32	Specifies digit position in data (replaced by filler code if ap- pears after a negative sign has been sensed).
22	34	Indicates editing of a new field is to begin (replaced by filler code).
Any	Any	Inserted in the result.
	Code Any 21 20 22	CodeCodeAnyAny213320322234

**Editing Rules** 

\* The most common filler characters are the blank and the asterisk.

- 1. Source digits are examined only when a digit select code  $(20)_{16}$  or a start significance code  $(21)_{16}$  is encountered in the mask pattern.
- 2. Significance is established either:
  - a. upon encountering a non-zero digit in the source field.
  - b. after encountering a start significance code  $(21)_{16}$  within the mask pattern.

Editing Rules (Cont'd)	3. If significance has <i>not</i> been established, every control code or insertion character encountered in the mask pattern (including the start significance code) is replaced by the filler character.
	4. If significance <i>has</i> been established, every digit select code $(20)_{16}$ or start significance code $(21)_{16}$ encountered in the mask pattern is replaced by a digit from the source field, which is expanded by attaching a zone.
	5. If significance <i>has</i> been established, every insertion character (other than the digit select, start significance, or field separator codes) encountered within the mask pattern is left in place without alteration.
	6. Significance is disestablished by:
	<ul> <li>a. encountering a field separator code (22)<sub>16</sub> in the mask pattern.</li> <li>b. encountering a positive (plus) sign within the rightmost four bits of a source field byte.</li> </ul>
	7. A negative (minus) sign within the rightmost four bits of a source byte does <i>not</i> disestablish significance. Additional digit select codes encountered in the mask pattern are replaced by filler characters, but insertion characters are left in place without alteration.
	8. Field separator codes $(22)_{16}$ are always replaced by the filler character.
	<i>Note:</i> The filler character is obtained from the mask pattern as part of the editing operation. The first character (leftmost byte) of the mask pattern is used as a filler character and is left unchanged in the result, except:
	a. when it is a digit select code.
	b. when it is a start significance code.
	In these codes, a source digit is examined and, when non-zero, inserted in the result field.
	To facilitate blanking out all-zero result fields, or triggering negative field special processing, the condition code is used to indicate the sign and zero status of the last field edited. All digits examined are tested for zero, and the presence, or absence, of an all-zero source field is indicated in the condition code at the termination of the editing operation. Sign significance is also indicated by the condition code.
Condition Code	• 0 — indicates a zero source field regardless of whether or not significance is established.
	1 - indicates non-zero result field with significance established to indicate less than zero.
	2 — indicates non-zero result field with no significance established to indicate greater than zero.
	3 — not used.
	<i>Note:</i> The condition code setting reflects only the field following the last (rightmost) field separator code of the mask pattern for multiple-field-editing operations.

Interrupt Action | • Address error:

Addressing.

Protection.

Data error.

- Notes
- ♦ 1. The leftmost four-bits of any source field byte must be a valid digit, otherwise a data error interrupt occurs.
  - 2. The rightmost four-bits of any source field byte can be either a digit or a sign.
  - 3. Multiple field editing is possible by using the field separator code within the mask pattern.
  - 4. The zones of the expanded source digits can be either EBCDIC or ASCII, as specified by the mode code. When the mode code specifies EBCDIC, zone code 1111 is generated. When the mode code specifies ASCII, the zone code 0101 is generated.
  - 5. The rightmost four bits of any source field byte can be a digit or sign as follows:

Codes	Definition
$0000 \rightarrow 1001$	Digits
1010, 1100, 1110, 1111	Plus sign
1011, 1101	Minus sign

6. Overlapping of fields yields unpredictable results.

### Edit and Mark (EDMK)

#### **General Description**

• The variable length source field specified by the second address  $(B_2/D_2)$  is changed from packed format to zoned format and the results are edited under control of a mask pattern. The result of the operation replaces the mask pattern specified by the first address  $(B_1/D_1)$  and determines the condition code. In addition, the address of each first significant result digit is stored in General Register 1 (General Register 13 in  $P_3$ ; General Register 9 in  $P_4$ ).

The operation of this instruction is identical to the Edit instruction except for the additional function of inserting a byte address in General Register 1 (13 or 9). The destination address of the digit that establishes significance within the source field being edited is loaded into the rightmost 24 bits of General Register 1 (13 or 9). The leftmost eight bits are unaltered. The address is *not* loaded when significance is forced by recognition of the start significance code in the mask pattern.

The Edit and Mark instruction facilitates the insertion of floating currency symbols, sign indicators, relational operators, and other editing symbols (\$, +, -, <, >, etc.). The address loaded into the register is one byte to the right of the address where such a symbol would be inserted. (The Branch on Count instruction, with zero in the R<sub>2</sub> field, can be used to reduce the loaded address by one.)

Because the address is *not* loaded when significance is forced by the start significance code, the address of the byte immediately to the right of the start significance code in the mask pattern field should be loaded in General Register 1 (13 or 9) before an Edit and Mark instruction is executed.

Format	DF	L	B <sub>1</sub>	D <sub>1</sub>	B <sub>2</sub>	D <sub>2</sub>	
(SS)	L7	8 15	16 19		31 32 35		47
Condition Code	<ul> <li>0 — indicates a zero source field whether or not significance is established.</li> <li>1 — indicates non-zero result field with significance established to indicite less than zero.</li> <li>2 — indicates non-zero result field with no significance established to indicate greater than zero.</li> </ul>						
	3 - not	used.					
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing.</li> <li>Protection.</li> <li>Data error.</li> </ul>						
Notes	<ul> <li>All notes of the Edit instruction are applicable to the Edit and Mark instruction.</li> </ul>						
	2. The address of the byte is loaded each time significance is establish and a non-zero character is inserted into the result field.						
Notes (Cont'd)

- 3. The address is loaded into the rightmost 24 bits of General Register 1 (13 or 9). The leftmost eight bits are unaltered.
- 4. When a single instruction is used to edit multiple fields, the address of the first significant digit of each field is loaded into the register. However, only the address of the last field processed will be available upon completion of the instruction.
- 5. In processor states  $P_1$  and  $P_2$ , General Register 1 is used. In processor state  $P_3$ , General Register 13 is used. In processor state  $P_4$ , General Register 9 is used.

# Shift Left Single Logical (SLL)

General Description

• The entire contents of the general register specified by the first address  $(R_1)$  are shifted left the number of bit positions specified by the second address  $(B_2/D_2)$ . The  $R_3$  field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.

Format (RS)		89			R <sub>1</sub>		B <sub>2</sub>		$D_2$		
	0		7	8	11	12 15	16 19	20		31	

Condition Code

Interrupt Action ♦ None.

Unchanged.

Notes

- ◆ 1. High-order bits of the register are shifted out and lost.
  - 2. Zeros are placed into the right end of the register.
  - 3. All 32 bits of the specified register are shifted.

# Shift Right Single Logical (SRL)

**General Description** 

• The entire contents of the general register specified by the first address  $(R_1)$  are shifted right by the number of bit positions specified by the second address  $(B_2/D_2)$ . The  $R_3$  field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits shifting to be done. The remaining bits are ignored.

#### Format (RS)

	88		]	R <sub>1</sub>		B <sub>2</sub>		D2	
(	)	7	8	11	12  15	16 19	20		31

**Condition Code** 

**Interrupt Action** 

♦ None.

♦ Unchanged.

Notes

- $\blacklozenge$  1. Low-order bits of the register are shifted out and lost.
  - 2. Zeros are placed into the left end of the register.
  - 3. All 32 bits of the specified register are shifted; that is, the operation is unsigned.

Shift Left Double Logical (SLDL)	
General Description	• The entire contents of the double-length operand (two general registers) — even/odd specified by the first address $(R_1)$ are shifted left the number of bit positions specified by the second address $(B_2/D_2)$ . The $R_3$ field is ignored.
	The second address does not refer to a main memory location. The low- order six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.
Format (RS)	8D         R <sub>1</sub> R <sub>3</sub> B <sub>2</sub> D <sub>2</sub> 0         7         8         11         12         15         16         19         20         31
Condition Code	♦ Unchanged.
Interrupt Action	♦ Address error: Specification.
Notes	<ul> <li>1. The first address must specify an even-numbered register.</li> <li>2. All 64 bits of the double-length operand are shifted.</li> <li>3. High-order bits are shifted out and lost.</li> <li>4. Zeros are placed into the low-order end of the odd-numbered register.</li> </ul>

Shift Right Double Logical (SRDL)							
General Description	• The entire contents of the double-length operand (two general registers) — even/odd specified by the first address $(R_1)$ are shifted right the number of bit positions specified by the second address $(B_2/D_2)$ . The $R_3$ field is ignored.						
	The second address does not refer to a main memory location. The low- order six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.						
Format (RS)	8C         R <sub>1</sub> R <sub>3</sub> B <sub>2</sub> D <sub>2</sub> 0         7         8         11         12         15         16         19         20         31						
Condition Code	♦ Unchanged.						
Interruption	♦ Address error: Specification.						
Notes	<ul> <li>1. The first address must specify an even-numbered register.</li> <li>2. All 64 bits of the double-length operand are shifted.</li> <li>3. Low-order bits are shifted out and lost.</li> <li>4. Zeros are placed into the high-order end of the even-numbered register.</li> </ul>						

BRANCHING	
<b>INSTRUCTIONS</b>	

#### INTRODUCTION

• In normal processor operation, instructions are executed in sequential order according to the main memory locations in which they are stored. When branching is performed, a break in this normal sequential execution occurs. Branching instructions provide for referencing another subroutine or repeating a segment of coding or continuing to the next instruction in sequence. When branching occurs, the address specified in the branch instruction replaces the current address in the P counter. The branch address can be specified by an instruction address or it can be obtained from one of the general registers.

The actual branching execution is based on the setting of the condition code or on the contents of a general register as specified in the loop-closing operations.

In a branching operation, the current address in the updated P counter can be stored before the branch address is placed in the P counter. This stored address can be used for linking the new segment of instructions with the segment of instructions from which the branching occurred.

The Execute instruction is listed with the branch instructions, although only a temporary departure from sequential operation is entailed by use of this instruction. The branch address, in this instruction, specifies one instruction to be executed in the instruction sequence. The address in the P counter is not replaced by the branch address and only the instruction located at the address is executed before the sequence is continued based upon the updated P counter.

SEQUENTIAL EXECUTION
♦ Normally, the P counter instruction address specifies a main memory location from which the next instruction to be executed is fetched. This instruction address is updated in the P counter by the length, in bytes, of the instruction to be executed as indicated by the current P counter. The instruction currently indicated by the P counter is executed and the operation is repeated using the updated P counter to fetch the next instruction.

Instructions can occupy from one halfword (two bytes) up to three halfwords (six bytes). The high-order two bits of the operation code of each instruction designates its length as follows:

00 = halfword instruction (two bytes).

- 01, 10 =two-halfword instructions (four bytes).
  - 11 =three-halfword instructions (six bytes).

#### INSTRUCTION FORMATS

Branching instructions use the following three instruction formats:

# RS Format

 Op Code
 R<sub>1</sub>
 R<sub>3</sub>
 B<sub>2</sub>
 D<sub>2</sub>

 0
 7
 8
 11
 12
 15
 16
 19
 20
 31

Description

• The contents of the general register specified by  $B_2$  are added to the contents of the  $D_2$  field to obtain the branch address (second operand). The  $R_1$  field specifies the general register that contains the first operand. The  $R_3$  field specifies the general register that contains the third operand.

RX Format	Op Code	R <sub>1</sub> /M	X <sub>2</sub>	B <sub>2</sub>	D2			
	0 7	8 11	12 15	16 19	20 31			
Description	• The contents of the general registers specified by $X_2$ and $B_2$ are added to the contents of the $D_2$ field to obtain the branch address (second operand). The $R_1$ field specifies the general register which contains the first operand. In a Branch on Condition instruction, the M field is a mask which specifies the condition codes to be tested.							
RR Format	Op Code 0 7	R <sub>1</sub> /M 8 11	R <sub>2</sub> 12 15	]				
Description	branch address ( that contains the and $R_2$ . If $R_2$ is	second ope e first open s zero, no	erand). Th cand. The branching	e R1 field s same regi g occurs.	fied by the $R_2$ field are the specifies the general register ster can be specified by $R_1$ In a Branch on Condition fies the condition codes to			
	Notes:							
	1. A zero in the $X_2$ or $B_2$ field indicates that the corresponding address component is absent.							
	<ul> <li>2. The sequence of operations when using general registers is as follows:</li> <li>a. compute the address.</li> <li>b. store arithmetic or link information.</li> <li>c. replace the P counter with the branch address.</li> </ul>							
INTERRUPT ACTION	♦ Interrupts ca interrupt conditi			of an Ex	ecute instruction only. The			
Address Error								
Addressing	◆ An address error interrupt occurs when the branch address of an Execute instruction is outside the main memory for the particular installation, or if an Execute instruction is attempted to perform another Execute instruction. The operation is suppressed and the condition code, registers, and main memory are unaltered.							
Specification	instruction is no	t on a ha	lfword bo	undary. T	anch address of an Execute he operation is suppressed nory are unaltered.			

 $D_2$ 

31

# Branch on Condition (BCR) (BC)

#### **General Description**

• If the condition code is set to any of the conditions specified by the four-bit mask field (M or  $M_1$ ), the P counter is replaced by the branch address ( $R_2$  or  $X_2/B_2/D_2$ ). If the four-bit mask field (M or  $M_1$ ) is not equivalent to the condition code settings, branching does not occur and the next instruction in sequence is executed. The branch is initiated whenever the condition code has a corresponding mask bit set.

 $\mathbf{R}_2$ 

 $\mathbf{X}_2$ 

15

15 16

 $B_2$ 

19 20

Format (RR)

(RX)



0

(BCR) 07

(BC) 47

 $M_1$ 

М

11 12

11 12

7 8

7 8

**Condition Code** 

Interrupt Action

None.

Notes

٠	1.	The f	our-bit	mask	in	M1	corresponds,	left-to-right,	with	the	four
		condit	ion cod	es:							

Instruction Bit	Condition Code
8 ,	0
9	1
10	2
11	3

- 2. If all mask bits are set  $(M_1 = F_{16})$ , an unconditional branch is effected.
- 3. When all mask bits are zero, or if  $R_2$  in the RR format is zero, the instruction is a no-op.
- 4. When a branch occurs, the leftmost eight-bit portion of the 32-bit P counter (ILC, CC, and mask) is unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.
- 5. The contents of the registers specified by the second address are unaltered.

Branch and Link (BALR) (BAL)						
General Description	• The entire 32-bit contents of the P counter are loaded into the general register specified by $R_1$ . Then, the program branches to the instruction address specified by the branch address ( $R_2$ or $X_2/B_2/D_2$ ). The instruction length counter, the condition code, the program mask, and the updated instruction address are stored. However, when branching occurs, only the instruction address is replaced.					
Format (RR)	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
(RX)	$(BAL) 45 \qquad R_1 \qquad X_2 \qquad B_2 \qquad D_2$					
Condition Code	0 7 8 11 12 15 16 19 20 31 ◆ Unchanged.					
Interrupt Action	♦ None.					
Notes	• 1. The P counter is stored without branching in the RR format when the $R_2$ field is zero.					
	<ol> <li>When a branch occurs, the leftmost eight-bit portion of the 32-bit P counter (ILC, CC, and mask) is unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.</li> </ol>					
	3. The contents of the register specified by the second address are unaltered.					

# **Branch on Count** (BCTR) (BCT)

### **General Description**

 $\blacklozenge$  The contents of the general register specified by the R<sub>1</sub> field are algebraically decremented by one. The contents of the register are examined, and if the contents are zero, no branching occurs. If the contents are not zero, the instruction address in the P counter is replaced by the branch address (R<sub>2</sub> or  $X_2/B_2/D_2$ ) and branching occurs.

Format (RR)	(BCTR) 06 R <sub>1</sub> R <sub>2</sub>					
	0 7 8 11 12 15					
(RX)	(BCT) 46         R <sub>1</sub> X <sub>2</sub> B <sub>2</sub> D <sub>2</sub> 0         7         8         11         12         15         16         19         20         3					
ndition Code	♦ Unchanged.					
errupt Action	♦ None.					
Notes	♦ 1. The subtraction executes as in fixed-point arithmetic with all 5 bits participating.					
	2. An initial count of zero in the $R_1$ field results in branching, because subtraction occurs before testing the contents of the register. If the value is zero, branching occurs and the result is minus one. To effect a <i>no branch</i> , the contents of the $R_1$ field must be 1.					
	3. The contents of the registers specified by the second address a unaltered.					
	4. When branching occurs, the leftmost eight-bit portion of the 32-b P counter (ILC, CC, and mask) is unpredictable. However, th actual condition code and program mask (hardware registers) as unaffected by branching.					
	5. In the RR format, if the $R_2$ field is zero, counting is performed without branching.					
	6. If a negative number appears in R <sub>1</sub> , an overflow condition occur when this field is decremented. However, this overflow is ignored.					
	7. Overflow from a maximum negative number to a maximum positiv number is ignored.					

#### Branch on Index High (BXH)

General Description

• The operand specified by the third address  $(R_3)$  is added to the operand specified by the first address  $(R_1)$  and the sum is algebraically compared with the operand specified by the third address  $(R_3)$ , if  $R_3$  specifies an odd register. If  $R_3$  specifies an even register, the sum is algebraically compared with  $R_3 + 1$ . If the sum is low or equal, branching does not occur and the next instruction is executed. If the sum is high, the instruction address in the P counter is replaced by the branch address  $(B_2/D_2)$  and branching occurs.

Format (RS)	86	R <sub>1</sub>	$R_3$	B <sub>2</sub>	D <sub>2</sub>			
	0 7	8 11	12 15	16 19	20 31			
Condition Code	♦ Unchanged.							
Interrupt Action	♦ None.							
Notes	<ul> <li>♦ 1. The sum replaces the operand specified by the first address (R<sub>1</sub>) regardless of the comparison. The sum replaces (R<sub>1</sub>) after the comparison has been made.</li> </ul>							
	2. Overflow is not recognized.							
	3. The contents of the register specified by $R_3$ or $R_3 + 1$ are unaltered.							
	4. When a branch occurs, the leftmost eight-bit positions of the 32-bit P counter (ILC, CC, and mask) are unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.							

#### Branch on Index Low or Equal (BXLE)

#### **General Description**

• The operand specified by the third address  $(R_3)$  is added to the operand specified by the first address  $(R_1)$  and the sum is algebraically compared with the operand specified by the third address  $(R_3)$ , if  $R_3$  specifies an odd register. If  $R_3$  specifies an even register, the sum is algebraically compared with  $R_3 + 1$ . If the sum is high, branching does not occur and the next instruction in sequence is executed. If the sum is low or equal, the instruction address in the P counter is replaced by the branch address  $(B_2/D_2)$  and branching occurs.

Format (RS)

	87			R <sub>1</sub>	[	R <sub>3</sub>		B <sub>2</sub>		$D_2$	
0		7	8	11	12	15	16	19	20		31

Condition Code

Interrupt Action

Notes

- ◆ 1. The sum replaces the operand specified by the first address (R₁) regardless of the comparison. The sum replaces (R₁) after the comparison has been made.
  - 2. Overflow is not recognized.

Unchanged.

None.

- 3. The contents of the register specified by  $R_3$  or  $R_3 + 1$  are unaltered.
- 4. When a branch occurs, the leftmost eight-bit positions of the 32-bit P counter (ILC, CC, and mask) are unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.

# Execute (EX)

**General Description** 

• The instruction in the location specified by the second address  $(X_2/B_2/D_2)$  is modified by the contents of the register specified by the first address  $(R_1)$ . Then, the modified instruction is executed and control is returned to the instruction following the Execute instruction.

Format (RX)	44	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>
	0 7	8 11	12 15	16 19	20 31
Condition Code	♦ May be set by	y the instr	uction bei	ng modifi	ed and executed.
Interrupt Action	<ul> <li>Address error Addressing.</li> <li>Specification</li> </ul>				
Notes	of the regi 2. If R <sub>1</sub> is zer 3. The ILC is is set to instruction 4. The conter are unalter	ster specifico, no mod s set to tw the addre nts of $R_1$ red.	fied by the lification t vo (length ss of the and the s	e first add akes place of the E instruction	, .
	completed. 6. When the s the P count				sful branching instruction, address.

FLOATING-POINT INSTRUCTIONS								
INTRODUCTION	• Floating-point arithmetic instructions provide the capability to process operands of large magnitude with precise results.							
	A floating-point number is made up of three parts: a sign, an exponent and a mantissa. The sign portion applies to the mantissa. The exponent is a power to which the number 16 is raised. The mantissa is a hexadecimal number with an assumed radix point to the left of the high-order digit. The quantity that the floating-point number represents is obtained by multiplying the mantissa by the number 16 raised to the power represented by the exponent.							
	Four floating-point registers are provided, each of which is 64 bits long. These registers are numbered 0, 2, 4 and 6.							
	Included in this set are instructions for loading, adding, subtracting, comparing, multiplying, dividing, storing, and controlling signs of short and long operands.							
	Addition, subtraction, multiplication, and division produce normalized results. Addition and subtraction can also produce unnormalized results. Operands can be normalized, or unnormalized, in any floating-point operation.							
	Sign control, add, subtract, and compare operation results are indicated in the condition code settings.							
DATA FORMATS	• Floating-point numbers are fixed in length and are either full-word <i>short</i> or double-word <i>long</i> in format.							
	The first bit in both formats is the sign of the mantissa. A 1 bit repre- sents a minus sign and a 0 bit represents a plus sign. The next seven bits represent the exponent. The mantissa contains six hexadecimal digits (short floating-point number) or 14 (long floating-point number) hexadecimal digits.							
	The short format allows for faster processing and uses less storage. Because floating-point registers are 64 bits long, the rightmost 32 bits are ignored when dealing with short operands. When the short format is specified, all operands and the result are 32 bits long. When using the long format, which provides greater precision, all operands are 64 bits long and require the full register.							
Short Floating-Point Number	1         7         24           S         Exponent         Mantissa           0         1         7         8         31							
Long Floating-Point Number	1     7     56       S     Exponent     Mantissa							
Nomber	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							

# REPRESENTATION OF NUMBERS

 $\blacklozenge$  The mantissa is always represented in hexadecimal. An assumed radix point is always immediately to the left of the high-order digit of the mantissa.

The exponent, bits 1 through 7, indicates the power to which the number 16 must be raised. The range of the exponent is from -64 to +63 corresponding to the binary value of 0-127. The power is equal to the binary number minus 64, as shown in following table:

Exponent	Decimal Equivalent	Power
(1 111 111) <sub>2</sub>	127 -64	= +63
$(1 \ 000 \ 111)_2$	71 -64	= +7
(0 000 000) <sub>2</sub>	0 -64	= -64

Because the value  $(64)_{10}$  represents the power zero, this technique is called excess 64 notation.

The sign of a result from addition, subtraction, multiplication, or division with a zero mantissa is positive. A zero sign, zero exponent, and zero mantissa in a floating-point number is called true zero.

# NORMALIZATION

◆ A floating-point number with a mantissa containing a non-zero, highorder, hexadecimal digit is called a normalized number. An unnormalized number has one or more high-order hexadecimal zero digits in the mantissa. To change an unnormalized number into a normalized number, the mantissa is shifted to the left until the high-order digit is non-zero. Then, the exponent is decremented by the number of digits shifted.

Generally, normalization occurs when the intermediate arithmetic result is changed to the final result. However, in multiplication and division operations, normalization occurs before the arithmetic process.

Floating-point operations are performed with, or without, normalization. Most operations are performed in only one way; however, addition and subtraction may be performed either way as specified.

When normalization is not performed, high-order zeros in the result mantissa are not eliminated. Depending on the original operands, the result may, or may not, be normalized.

Initial operands in both normalized and unnormalized operations need not be in normalized form. Because normalization takes place on hexadecimal digits, the three high-order bits of a normalized mantissa can be zero.

#### INSTRUCTION FORMATS

 $\blacklozenge$  The following two instruction formats are used for floating-point operations:

**RX Format** 

 Op Code
 R<sub>1</sub>
 X<sub>2</sub>
 B<sub>2</sub>
 D<sub>2</sub>

 0
 7
 8
 11
 12
 15
 16
 19
 20
 31

Description

• An address is formed by adding the contents of general registers  $X_2$  and  $B_2$  to the displacement field  $D_2$ . This address specifies a main memory location that contains the second operand in the operation.  $R_1$  designates the floating-point register containing the first operand.

RR Format	Op Code	R <sub>1</sub>	$R_2$	
	0 7	8 11	12 15	]
Description	holding the first	operand. Id operand	$\mathbf{R}_2$ is the l. The first	address of the floating-point register address of the floating-point register and second operands can be the same nd $R_2$ addresses.
	Notes:			
				w the $R_1$ and $R_2$ fields must be 0, 2, 4, fication) interrupt occurs.
		nust be on	n <mark>a</mark> double	ated on a word boundary and a long e-word boundary; if not, an address t occurs.
		an X <sub>2</sub> or B	<sup>2</sup> field sho	ed by floating-point instructions only. ws that there is no address component s.
	5. Except for	the instr	uctions St	ore (long) and Store (short), results place the first operand.
	~	general re	gisters, an	result, the contents of floating-point d main memory locations used in the
	7. It is possi	ble to designation designation of the second s	gnate the	same general register to specify both generation. Addresses are generated
CONDITION CODE UTILIZATION	subtract, and confloating-point op	npare inst eration. D	ructions. ' ecision-ma	ts of floating-point sign control, add, The code is not changed by any other king by branch on condition instruc- ctions that set the code.
				structions, Condition Codes 0, 1, or 2 than, or greater than zero content, of

indicate respectively a zero, or less than, or greater than zero content, of the result. Condition Code 3 is set for overflow of the result in arithmetic instructions only. In comparison instructions, the Condition Codes 0, 1, or 2 show, respectively, that the first operand is either equal to, less than, or greater than the second operand.

Instructions that cause the condition code to be set and the meaning of the setting are as follows:

Instruction	Condition Code Setting					
instruction	0	1	2	3		
Add Normalized Short/Long	Zero	< Zero	> Zero	Overflow		
Add Unnormalized Short/Long	Zero	< Zero	> Zero	Overflow		
Compare Short/Long	Equal	Low	High			
Load and Test Short/Long	Zero	< Zero	> Zero			
Load Complement Short/Long	Zero	< Zero	> Zero			
Load Negative Short/Long	Zero	< Zero				
Load Positive Short/Long	Zero		> Zero			
Subtract Normalized Short/Long	Zero	< Zero	> Zero	Overflow		
Subtract Unnormalized Short/Long	Zero	< Zero	> Zero	Overflow		

INTERRUPT ACTION	$\blacklozenge$ The following interrupt conditions can occur as a result of a floating-point instruction.					
Address Error						
Addressing	$\blacklozenge$ An address error interrupt occurs when an address in the RX instruction format specifies a location outside the available main memory. The operation is terminated at the point of error. The result data and the condition code (if affected) are unpredictable.					
Specification	• An address error interrupt occurs if a short operand is not located on a word boundary or a long operand is not located on a double-word boundary. An address error interrupt also occurs if a floating-point register other than 0, 2, 4 or 6 is specified. The instruction is suppressed. The condition code, the data in main memory, and the registers remain unchanged. Address restrictions do not apply to the $X_2$ , $B_2$ and $D_2$ components of the instruction.					
Protection	◆ An address error interrupt occurs when the protection key and the storage key of the result location do not match. The operation is suppressed. The condition code, the data in main memory, and the registers remain unchanged. (This interrupt can only occur if the memory protect feature is installed.)					
Significance Error	• A significance error interrupt occurs when the result mantissa of an add or subtract operation is zero. A program interrupt occurs if the significance error mask bit in the Interrupt Mask Register of the current state is set to 1. The operation is completed, the exponent is unaltered, and the interrupt is taken. If the significance error mask bit is zero, the interrupt is prohibited and the operation is completed by setting the result to true zero (zero sign, zero exponent, and zero mantissa). In either case, the condition code is set to zero.					
Divide Error	♦ A divide error interrupt occurs if division by zero is attempted.					
Exponent Overflow	♦ An exponent overflow interrupt occurs when the result exponent over- flows and the mantissa is not zero. The operation is terminated and the result data is unpredictable. Addition and subtraction set the condition code to 3. Multiplication and division do not affect the condition code setting.					
Exponent Underflow	♦ An exponent underflow interrupt occurs when the result exponent is less than zero and the result mantissa is not zero. The operation is com- pleted by setting the result to true zero (zero sign, zero exponent, and zero mantissa). Addition and subtraction set the condition code to zero. Multiplication and division do not affect the condition code setting.					

# Load (LER) (LE) (LDR) (LD)

• The operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$  is loaded into the floating-point register specified by the first address  $(R_1)$ .

Format (RR Short)	(LER) 38	R <sub>1</sub>	$\mathbb{R}_2$			
	0	78 3	1 12 15	1		
(RX Short)	(LE) 78	R <sub>1</sub>	X2	B <sub>2</sub>	D <sub>2</sub>	
	0	78 1	1 12 15	16 19	20	31
(RR Long)	(LDR) 28	R <sub>1</sub>	R <sub>2</sub>	]		
	0	7 8 1	1 12 15	3		
(RX Long)	(LD) 68	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 1	1 12 15	16 19	20	31
Condition Code	$\blacklozenge$ Unchanged.					
Interrupt Action	♦ Address erro					
	Addressing (RX format). Specification.					
Notes	$\blacklozenge$ 1. The operand specified by the second address is unaltered.					
	2. Exponent overflow, underflow, or lost significance cannot occur.					
	3. The low-order half of the register specified by the first address is unaltered when short operands are used.					

# Load and Test (LTER) (LTDR)

**General** Description

• The operand in the floating-point register specified by the second address  $(R_2)$  is loaded into the floating-point register specified by the first address  $(R_1)$ . The sign and magnitude of the loaded operand determine the condition code.

Format (RR Short)	(LTER) 32 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
(RR Long)	(LTDR) 22 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
<b>Condition</b> Code	♦ 0 — result mantissa is zero.
	1 — result mantissa is less than zero.
	2 — result mantissa is greater than zero.
	3 - not used.
Interrupt Action	◆ Address error:
	Specification.
Notes	• 1. If $R_1$ and $R_2$ are equal, the operation is equivalent to a test without data movement.
	2. The operand specified by the second address is unaltered.
	3. Short operands do not alter the low-order half of the register specified by the first address.

# Load Complement (LCER) (LCDR)

#### **General Description**

• The operand in the floating-point register specified by the second address  $(R_2)$  is loaded into the floating-point register specified by the first address  $(R_1)$  and the sign is changed to the opposite value. The sign and magnitude of the loaded operand determine the condition code.

Format (RR Short)	(LCER) 33 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
(RR Long)	(LCDR) 23 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
Condition Code	• $0$ — result mantissa is zero.
	1 - result mantissa is less than zero. $2 - result mantissa is greater than zero.$ $3 - not used.$
Interrupt Action	<ul> <li>Address error:</li> <li>Specification.</li> </ul>
Notes	<ul> <li>1. The exponent and mantissa are unaltered.</li> <li>2. Short operands do not alter the low-order half of the register specible to the first address.</li> </ul>

# Load Positive (LPER) (LPDR)

**General Description** 

• The operand in the floating-point register specified by the second address  $(R_2)$  is loaded into the floating-point register specified by the first address  $(R_1)$  and the operand sign is made plus.

Format (RR Short)	(LPER) 30 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
(RR Long)	(LPDR) 20 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
Condition Code	<ul> <li>0 — result mantissa is zero.</li> <li>1 — not used.</li> <li>2 — result mantissa is greater than zero.</li> <li>3 — not used.</li> </ul>
Interrupt Action	<ul> <li>♦ Address error:</li> <li>Specification.</li> </ul>
Notes	<ul> <li>1. The exponent and mantissa are unaltered.</li> <li>2. Short operands do not alter the low-order half of the register specified by the first address.</li> </ul>

# Load Negative (LNER) (LNDR)

# **General Description**

• The operand in the floating-point register specified by the second address  $(R_2)$  is loaded into the floating-point register specified by the first address  $(R_1)$  and the operand sign is made minus.

Format	(LNER) 31 R <sub>1</sub> R <sub>2</sub>
(RR Short)	
(RR Long)	(LNDR) 21 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
Condition Code	<ul> <li>0 — result mantissa is zero.</li> <li>1 — result mantissa is less than zero.</li> <li>2 — not used.</li> <li>3 — not used.</li> </ul>
Interrupt Action	♦ Address error: Specification.
Notes	<ul> <li>1. The exponent and mantissa are unaltered.</li> <li>2. Short operands do not alter the low-order half of the register specified by the first address.</li> </ul>

,

# Add Normalized (AER) (AE) (ADR) (AD)

.

**General Description** 

• The operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$  is added to the operand in the floating-point register specified by the first address  $(R_1)$ . The *normalized* sum is loaded into the register specified by the first address. The sign and magnitude of the sum determine the condition code.

Format	(AER) 3A	R <sub>1</sub>	R <sub>2</sub>	1								
(RR Short)	0 7		$\frac{2}{12}$ 15	]								
(RX Short)	r	I										
(KA 511011/	(AE) 7A	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>							
	0 7	8 11	12 15	16 19	20 31							
(RR Long)	(ADR) 2A	R <sub>1</sub>	R <sub>2</sub>									
	0 7	8 11	12 15	1								
(RX Long)	(AD) 6A	$R_1$	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>							
	0 7	8 11	12 15	16 19	20 31							
Condition Code	$\bullet$ 0 — result m	antissa is	zero.									
	1 — result ma	antissa is	less than	zero.								
	2 - result mantissa is greater than zero.											
	3 - result ex	ponent ov	erflows.									
Interrupt Action	♦ Address error	~ •										
	Addressing	(RX for	mat).									
	Specification	n.										
	Significance e	error.										
	Exponent over	erflow.										
	Exponent une	lerflow.										
Notes	operands. I operands. I operand is digit right- are added flow carry and its exp exponent o For short decimal dig digit which	Scaling co f they do n shifted ri shifted, un algebraica occurs, th oonent is i verflow in operands, gits and a n is retain guard dig	nsists of a ot agree, t ght. Its ex- itil the two lly to for- ne interme ncreased b iterrupt co the interr possible ca ned from t it particip	comparing he mantiss xponent is exponents m an inte ediate sum by one. If ondition o nediate su urry. The l the mantis pates in th	mputer must scale the two the exponents of the two a with the smaller exponent increased by one for each sagree. Then, the mantissas rmediate sum. If an over- is right-shifted one digit this causes an overflow, an ccurs. Im consists of seven hexa- ow-order digit is the guard ssa which is shifted right. he mantissa addition. The							

#### Notes (Cont'd)

For long operands, the intermediate sum consists of fourteen hexadecimal digits and a possible carry. No guard digit is retained.

- 2. After addition, the intermediate sum is left-shifted until all highorder zero hexadecimal digits have been eliminated. The vacated low-order digits are made zero and the exponent is decremented by one for each zero digit shifted. If no left-shift takes place, the intermediate sum is truncated to the proper mantissa length. If the exponent underflows (exceeds -64) during normalization, the floating-point number is made true zero and an exponent underflow interrupt occurs.
- 3. No normalization is performed when the intermediate sum is zero. The sum mantissa is unaltered and a significance error interrupt occurs. If a significance error interrupt is prohibited by the interrupt mask, the quantity is made true zero and a significance error interrupt does not occur.
- 4. Initial operands need not be in normalized form.
- 5. The sign of the sum is determined by the rules of algebra. A zero sum is always plus.
- 6. Short operands do not alter the low-order halves of the registers specified by the address fields.

Add Unnormalized (AUR) (AU) (AWR) (AW)											
General Description	• The operation to the operation $(R_1)$ . The unfirst address. condition cod	d ir <i>nor</i> Th	the <i>maliz</i>	float ed s	ing-p um is	oint s loac	regist led in	ter sj nto ti	pecified ne regis	by the first ster specified	address by the
Format (RR Short)	(AUR) 3E		R	1	I	R <sub>2</sub>					
	0	7	8	11	12	15					
(RX Short)	(AU) 7E		R	1	2	K <sub>2</sub>	E	2		D <sub>2</sub>	
	0	7	8	11	12	15	16	19	20		31
(RR Long)	(AWR) 2E		R	1	F	R <sub>2</sub>					
	0	7	8	11	12	15	1				
(RX Long)	(AW) 6E		R	1	X	2	В	2		D <sub>2</sub>	
	0	7	8	11	12	15	16	19	20		31
Condition Code	$\bullet$ 0 — result	ma	ntissa.	ı is	zero.						
	1 - result										
	2 - result						nan z	ero.			
	3 - result	ex]	ponen	t ov	erflov	<b>/S.</b>					
Interrupt Action	♦ Address e										
	Address	•	•	for	mat).						
	Specifica Exponent										
	Significance										
	-										
Notes		is r	iot no							malized, exce exponent un	

# Subtract Normalized (SER) (SE) (SDR) (SD)

### **General Description**

• The operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$  is subtracted from the operand in the floating-point register specified by the first address  $(R_1)$ . The *normalized* difference is loaded into the register specified by the first address. The sign and magnitude of the difference determine the condition code.

Format		1	l	ı					
(RR Short)	(SER) 3B	R <sub>1</sub>	$R_2$						
	0	7 8 11	12 15						
(RX Short)	(SE) 7B	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	٦			
		$\frac{1}{7 8 11}$	$\frac{2}{12}$	$\frac{2}{16}$ 19	20 3:				
	Ū		12 10	10 10	<b>2</b> 0 0.				
(RR Long)	(SDR) 2B	R <sub>1</sub>	R <sub>2</sub>						
	0	7 8 11	12 15	1					
(RX Long)	(SD) 6B	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	7			
	0	7 8 11	12 15	16 19	20 3:	 1			
Condition Code									
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing (RX format).</li> <li>Specification.</li> <li>Significance error.</li> <li>Exponent overflow.</li> <li>Exponent underflow.</li> </ul>								
Notes	<ul> <li>The Subtract Normalized is the same as the Add Normalized, except that the sign of the second operand is changed to the opposite value before addition. A zero difference is always positive.</li> </ul>								

Subtract Unnormalized (SUR) (SU) (SWR) (SW)									
General Description	◆ The opera tracted from address (R <sub>1</sub> ) specified by t determine the	the op . The the fir	erand i <i>unnor</i> st addr	n the fi <i>malize</i> ess. Ti	loati: d di	ng-point i fference	register s is loaded	pecified by 1 into the	the first register
Format (RR Short)	(SUR) 3F		R <sub>1</sub>	R <sub>2</sub>					
	0	78	11	12	15				
(RX Short)	(SU) 7F		R <sub>1</sub>	X <sub>2</sub>		B <sub>2</sub>		$D_2$	
	0	78	11	12	15	16 19	20		31
(RR Long)	(SWR) 2F		R <sub>1</sub>	R <sub>2</sub>					
	0	78	11	12	15				
(RX Long)	(SW) 6F		R <sub>1</sub>	X <sub>2</sub>		B <sub>2</sub>		$D_2$	
	0	78	- 11	12	15	16 19	20		31
Condition Code	$ \bullet  0 - result \\ 1 - result $				han	7 <b>0°</b> 0			
	1 - result 2 - result								
	3 — result								
Interrupt Action	♦ Address e Address	ing (]	RX for	mat).					
	Specifica								
	Significant								
	Exponent	overn	ow.						
Notes	<ul> <li>◆ 1. Subtract Unnormalized differs from Subtract Normalized only in that the difference is not normalized before it is loaded into the result register.</li> </ul>								
	2. Expone		derflow	canno	t oc	cur.			

# Compare (CER) (CE) (CDR) (CD)

**General Description** 

• The operand in the floating-point register specified by the first address  $(R_1)$  is algebraically compared to the operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_2)$ . The result determines the condition code.

Format	(CER) 39	R,		R <sub>2</sub>						
(RR Short)	0	7 8	11 12	15						
(RX Short)	(CE) 79	R <sub>1</sub>		X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>				
	0	78	11 12	15	16 19	20	31			
(RR Long)	(CDR) 29	R,		$\mathbf{R}_2$						
	0	78	11 12	15						
(RX Long)	(CD) 69	R		X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>				
	0	78	11 12	15	16 19	20	31			
Condition Code	♦ 0 — operan	ids are e	qual.							
	1 — operand specified by the first address is less than the one specified by the second address.									
		nd specifi ed by the	-			s is greater than the	e one			
	3 — not us	ed.								
Interrupt Action	♦ Address er	ror:								
	Addressi		format)	).						
	Specificat	tion.								
Notes	◆ 1. Comparison takes into account the sign, exponent, and mantissa of each number. Exponent inequality is not decisive for magnitude determination since the mantissas may have different numbers of leading zeros. The operands are scaled, as in Subtract Normalized, and if the mantissa of each operand is zero, the numbers are con- sidered equal regardless of the sign and exponent.									
	2. Both op	erands a	re unalt	ered.						

# Halve (HER) (HDR)

**General Description** 

• The operand in the floating-point register specified by the second address  $(R_2)$  is divided by two. The quotient is loaded into the floating-point register specified by the first address  $(R_1)$ .

Format (RR Short)	(HER) 34 R <sub>1</sub> R <sub>2</sub>
	0 7 8 11 12 15
(RR Long)	(HDR) 24 R <sub>1</sub> R <sub>2</sub>
	0   7  8  11  12  15
Condition Code	♦ Unchanged.
Interrupt Action	♦ Address error: Specification.
Notes	<ul> <li>◆ 1. The difference between the Halve instruction and a Divide instruction with a divisor of two, is that no normalization and no zero mantissa testing takes place. The sign and exponent are unaltered and the mantissa is shifted right one bit.</li> </ul>
	2. Short operands do not alter the low-order half of the result register.

Store (STE) (STD) General Description	$(R_1)$ and		in t			_			-	by the first fied by the	
Format (RX Short)	(ST	E) 70	F	R <sub>1</sub>	2	K <sub>2</sub>		B <sub>2</sub>		D <sub>2</sub>	
	0	7	8	11	12	15	16	19	20		31
(RX Long)	(ST	D) 60	I	R <sub>1</sub>	2	Х <sub>2</sub>		B <sub>2</sub>		D <sub>2</sub>	
	0	7	8	11	12	15	16	19	20		31
Condition Code	♦ Unch	anged.									
Interrupt Action	ion Address error: Addressing. Specification. Protection.										
Notes	2. SI	ne first o nort oper 7 the sec	ands o	lo not	t alte			order	half of tl	he register s	pecified

.

# Multiply (MER) (ME) (MDR) (MD)

**General Description** 

• The operand in the floating-point register specified by the first address  $(R_1)$  is multiplied by the operand specified by the second address  $(R_2 \text{ or } X_2/B_2/D_3)$ . The *normalized* product is loaded into the register specified by the first address.

-				•						
Format (RR Short)	(MER) 3C	$\mathbf{R}_1$	${f R}_2$							
	0 7	8 11	12 15	-						
(RX Short)	(ME) 7C	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	D2					
	0 7	8 11	12 15	16 19	20 31					
(RR Long)	(MDR) 2C	R <sub>1</sub>	$R_2$	]						
	0 7	8 11	12 15	1						
(RX Long)	(MD) 6C	R <sub>1</sub>	$\mathbf{X}_2$	B <sub>2</sub>	$D_2$					
	0 7	8 11	12 15	16 19	20 31					
Condition Code	• Unchanged.									
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing (RX format).</li> <li>Specification.</li> <li>Exponent overflow.</li> <li>Exponent underflow.</li> </ul>									
Notes	by 64 to for ized as dest to form a then norm shifted) to 2. The sign o 3. If the prod 4. If the final flow interr 5. If final pro- interrupt o 6. For short the first ad tissa. The format and 7. The least s point Multi- as the 70/2	orm an integration of the product exponent of the two product exponent of the	ermediate the Add N liate man lucing its final produ- act is dete sa is zero kponent is nent is les the low-or- ed in the hantissa h low-order digit of t ) may not /45 since . Final pro-	exponent. Normalize tissa. The exponent act. rmined by , the final greater t ss than ze rder half of calculation as the ful digits are he double t be the sa the algori oduct digit	ded, and the sum is reduced The mantissas are normal- instruction, and multiplied e intermediate mantissa is by one for each digit left the rules of algebra. product is made true zero. han 127, an exponent over- ero, an exponent underflow of the register specified by n of the intermediate man- ll 14 digits as in the long e always zero. word results of a floating une on the 70/55 processor thm for this instruction is s above the least significant					

# Divide (DER) (DE) (DDR) (DD)

#### **General Description**

♦ The operand (dividend) in the floating-point register specified by the first address  $(R_1)$  is divided by the operand divisor specified by the second address  $(R_2 \text{ or } X_2/B_2/D_3)$ . The *normalized* quotient is stored in the register specified by the first address. The remainder is not retained.

Format	· · · · · · · · · · · · · · · · · · ·		·····	1							
(RR Short)	(DER) 3D	R <sub>1</sub>	$R_2$								
	0 7	8 11	12 15	•							
(RX Short)	(DE) 7D	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	$D_2$						
	0 7	8 11	12 15	16 19	20 31						
(RR Long)	(DDR) 2D	R <sub>1</sub>	$R_2$								
	0 7	8 11	12 15	I							
(RX Long)	(DD) 6D	R <sub>1</sub>	X <sub>2</sub>	B <sub>2</sub>	$D_2$						
	0 7	8 11	12 15	16 19	20 31						
Condition Code	♦ Unchanged.										
Interrupt Action	<ul> <li>Address error:</li> <li>Addressing (RX format).</li> <li>Specification.</li> <li>Exponent overflow.</li> <li>Exponent underflow.</li> <li>Divide error.</li> </ul>										
Notes	<ul> <li>1. The exponents of the two operands are subtracted and the difference is increased by 64 to form an intermediate exponent. The mantissas are normalized as described in the Subtract Normalize instruction, and divided to form the mantissa of the intermediate quotient. The intermediate exponent and mantissa are normalized to form a final quotient.</li> <li>2. If the dividend (first operand) is zero, the quotient is made true zero.</li> <li>3. If the divisor (second operand) is zero, a divide error interrupt occurs.</li> <li>4. The sign of the quotient is determined by the rules of algebra.</li> <li>5. If the final quotient exponent is less than zero, the final quotient is made true zero and an exponent underflow interrupt occurs.</li> <li>6. If the final quotient exponent exceeds 127, an exponent overflow interrupt occurs.</li> <li>7. For short operands, the low-order halves of the registers are unaltered.</li> </ul>										

# OPTIONAL FEATURES FEATURE 5001 MEMORY PROTECT

Operational Characteristics

is completed.

♦ Memory protection is accomplished by a four-bit storage key associated with each block of 2,048 bytes of main memory. Whenever data is to be stored in main memory during the execution of an instruction, the four-bit protection key in the Interrupt Status register for the current program state is compared with the four-bit storage key. During a channel-to-memory data transfer, the protection key (as specified in the channel address word) is compared with the storage key. If the storage and protection keys are equal, or either one is zero, the storage of data

• Data in memory can be protected from destruction by the erroneous storing of information during program execution through the optional

Memory Protect feature. Feature 5001-35 is applicable to the 70/35 Processor; feature 5001-45 is applicable to the 70/45 Processor; feature

If the storage and protection keys do not match (neither is zero), the execution of an instruction that stores data into memory is suppressed or terminated. An address error (protection) interrupt occurs, and the protected memory remains unaltered. If the storage and protection keys mismatch during a channel-to-memory data transfer, the data transfer is terminated and a channel termination interrupt occurs. The protected memory is unaltered and the indication of mismatch is stored in the input/ output channel registers in scratch-pad memory for the specified channel.

The storage key can be changed by the privileged instruction Set Storage Key and can be inspected by the privileged instruction Insert Storage Key.

When the Memory Protect feature is not installed and the protection key is non zero, an address error (specification) interrupt occurs.

#### FEATURE 5002 ELAPSED TIME CLOCK

Operational Characteristics • The elapsed time clock is an optional feature available on the 70/35, 70/45, and 70/55 Processors. Feature 5002-35 is applicable to the 70/35 Processor; feature 5002-45 is applicable to the 70/45 Processor; feature 5002-55 is applicable to the 70/55 Processor.

◆ The elapsed time clock occupies a full word beginning at main memory location 80. The word is treated as a signed binary operand and follows the rules of fixed-point arithmetic.

The clock count is performed by decrementing bit positions 21 and 23 every 1/60th of a second (60 cycle processor) or by decrementing bit positions 21 and 23 every 1/50th of a second (50 cycle processor). In either case, the effect is equivalent to reducing the elapsed time clock by one in bit position 23 every 1/300th of a second (every 3.3 milliseconds). When the clock goes from positive to negative, an elapsed time clock interrupt occurs.

Normally, an updated elapsed time clock is available after the completion of each instruction execution. However, when input/output data transmission approaches the limit of main memory capability, or a Read Direct instruction time is excessive, elapsed time clock updating can be skipped.

When an elapsed time clock interrupt occurs, the clock may have been decremented several times before the interrupt takes effect, depending on the execution time of the current instruction.

FEATURE 5003 DIRECT CONTROL	◆ The Direct Control feature enables one 70/35, 70/45, or 70/55 processor program to directly signal the programs of from one to five other proces- sors over an interface independent of the input/output channels. The processors directly connected by this feature may be remotely located up to 500 cable feet from the transmitting processor. Feature 5003-35 is applicable to the 70/35 Processor; feature 5003-45 is applicable to the 70/45 Processor; feature 5003-55 is applicable to the 70/55 Processor.
Operational Characteristics	◆ Two additional privileged instructions are provided with this option, Write Direct and Read Direct, which initiate the transfer of one byte of control information between processor memories, and which signal the opposite unit (by external interrupt) upon execution of an instruction. This feature can also initiate initial program loading in a remote processor which is in a stopped state. In this case, the Load Unit Switches on the console of the processor being signaled specify the device from which the loading is to occur and the information byte is ignored.
FEATURE 5015 SELECTOR CHANNEL*	• This feature is applicable to the $70/45$ Processor. It provides two selector channels with four input/output trunks (two trunks per channel).
FEATURE 5016 SELECTOR CHANNEL*	• This feature is applicable to the 70/45 Processor. It provides three selector channels with six input/output trunks (two trunks per channel).
FEATURE 5020 SELECTOR CHANNEL**	$\blacklozenge$ This feature is applicable to the 70/55 Processor. It provides two selector channels and four input/output trunks.
FEATURE 5022 SELECTOR CHANNEL**	$\blacklozenge$ This feature is applicable to the 70/55 Processor. It provides four selector channels and six input/output trunks.
FEATURE 5024 SELECTOR CHANNEL**	$\blacklozenge$ This feature is applicable to the 70/55 Processor. It provides six selector channels and twelve input/output trunks.
FEATURE 5030 SELECTOR CHANNEL***	$\blacklozenge$ This feature is applicable to the 70/35 Processor. It provides one selector channel and two input/output trunks.
FEATURE 5031 SELECTOR CHANNEL***	$\blacklozenge$ This feature is applicable to the 70/35 Processor. It provides two selector channels and four input/output trunks.
EMULATOR OPTIONS	◆ Object code programs for the RCA 301 and 501 systems and IBM 1410 and 1401 (including 1440 and 1460) systems can be executed on the Model 70/35 and 70/45 systems through the optional Emulator features. The feature numbers and applicable processors are listed on the follow- ing page.
	* Only one feature (5015 or 5016) is permitted on a system.

<sup>\*\*</sup> Only one feature (5020, 5022 or 5024) is permitted on a system. \*\*\* Only one feature (5030 or 5031) is permitted on a system.

#### Operational Characteristics

• Using the facilities of the Model 70/35 and 70/45 Processors and associated peripheral devices, the Emulator features permit the running of RCA 301 and 501 and IBM 1400 series object-code programs on the 70/35-45 systems without modification or reprogramming.

A 70/45 system provided with the facility for emulating one of the specified systems may be further enhanced to emulate any one of the remaining specified computers. (The 70/35 may only be enhanced with the 301 and 1401 Emulator feature.) However, not more than two Emulator features may be contained in a 70/35 or 70/45 system.

While reprogramming of programs is not required, certain conditions must be considered before emulation is attempted. Programs to be emulated must have been written in accordance with normal programming standards of the subject computer, must not utilize or be affected by non-standard "RPQ" or "PQR" features installed in the subject computer, and must be emulated with comparable 70/35 or 70/45 equipment complement with equivalent standard or optional features as the subject computer. In addition, programs with time dependency coding must be carefully reviewed and modified where necessary.

Emulated programs may be inefficient, inaccurate, or may not function unless they are compatible with timing factors for both the emulator system and the 70/35-45 input/output operations.

Detailed functional descriptions and operating characteristics of these emulator features may be found in the specific Emulator Reference Manuals.

Feature 5005-35 301 Emulator	<b>♦</b>	This	feature	is	applicable	to	the	70/35	Processor.
Feature 5005-45 301 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
Feature 5006-35 1401 Emulator	•	This	feature	is	applicable	to	the	70/35	Processor.
Feature 5006-45 1401 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
Feature 5007-45 501 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
Feature 5026-45 1410 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
Feature 5036-45 301/501 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
Feature 5046-45 1410/1401 Emulator	•	This	feature	is	applicable	to	the	70/45	Processor.
## APPENDICES

#### APPENDIX A-SUMMARY

#### Privileged

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Check Channel	9F	CKC	SI	1. Privileged operation.	<ul> <li>0 — I/O chan. avail.</li> <li>1 — Interrupt pending in selector channel.</li> <li>2 — Selector chan. busy or int. pending or multiplex chan. operating in burst mode.</li> <li>3 — Inoperable.</li> </ul>
Diagnose	83	DIG	SI	1. Privileged operation.	Unaltered.
Halt Device	9E	HDV	SI	1. Privileged operation.	<ul> <li>0 — Not busy.</li> <li>1 — Standard device byte stored in scratch-pad memory.</li> <li>2 — Termination accepted.</li> <li>3 — Inoperable.</li> </ul>
Idle	80	IDL	SI	1. Privileged operation.	Unchanged.
Insert Storage Key	09	ISK	RR	<ol> <li>Privileged operation.</li> <li>Operation code trap (if feature not installed).</li> <li>Address error.</li> </ol>	Unchanged.
Load Scratch Pad	D8	LSP	SS	<ol> <li>Privileged operation.</li> <li>Address error.</li> </ol>	Unchanged.
Program Control	82	PC	SI	<ol> <li>Privileged operation.</li> <li>Address error.</li> </ol>	CC of state being terminated is stored in P counter. CC of state being initiated used to set CC indicators.
Read Direct	85	RDD	SI	<ol> <li>Privileged operation.</li> <li>Operation code trap (if feature not installed).</li> <li>Address error.</li> </ol>	Unchanged.
Set Storage Key	08	SSK	RR	<ol> <li>Privileged operation.</li> <li>Operation code trap (if feature not installed).</li> <li>Address error.</li> </ol>	Unchanged.
Start Device	9C	SDV	SI	1. Privileged operation.	<ul> <li>0 — I/O operation started and channel proceeding.</li> <li>1 — Status bits stored in scratch-pad.</li> <li>2 — Busy or interrupt pending.</li> <li>3 — Inoperable.</li> </ul>
Store Scratch-Pad	D0	SSP	SS	<ol> <li>Privileged operation.</li> <li>Address error.</li> </ol>	Unchanged.
Test Device	9D	TDV	SI	1. Privileged operation.	<ul> <li>0 — Available.</li> <li>1 — Standard device byte stored in scratch-pad.</li> <li>2 — Busy or interrupt pending.</li> <li>3 — Inoperable.</li> </ul>
Write Direct	84	WRD	SI	<ol> <li>Privileged operation.</li> <li>Operation code trap (if feature not installed).</li> <li>Address error.</li> </ol>	Unchanged.

### **OF INSTRUCTIONS**

#### Instructions

· · · · ·	Timing (μsec) (Average and Includes Staticizing)						
	70/35	70/45	70/55	Ref.			
		${ m Multiplexor}=5.52$ ${ m Selector}=6.48$	2.70	99			
		4.56	2.16	91			
		$\begin{array}{l} \text{Multiplexor} = 10.32 + \text{CRT} \\ \text{Burst} = 5.52 + \text{CRT} \\ \text{Selector} = 6.00 + \text{CRT} \end{array}$	7.14 + CRT	95			
	9.60	6.00	3.66	90			
		5.28	3.00	100			
	24.48 + 7.68R (Note 3)	7.20 + 2.88R	3.60 + 0.96 R	86			
-	36.48 (Note 4)	7.44	3.66	88			
	8.64 + ED	To be supplied.	To be supplied.	103			
		5.28	3.36	101			
		Multiplexor = 33.36 + CRT Selector = 27.60 + CRT	14.46 + CRT	92			
	23.52 + 7.68R (Note 3)	7.20 + 2.88R	3.60 + 1.20 R	87			
		${ m Multiplexor}=8.40+{ m CRT}$ ${ m Selector}=8.88+{ m CRT}$	7.14 + CRT	97			
	8.16	To be supplied.	To be supplied.	102			

Legend:

CRT — channel response time (two microseconds average). R — number of registers specified. ED — external delay.

#### SUMMARY OF

#### **Processor State**

Instruction	Op <sub>(16)</sub>	Mnemonic	Format	Interrupt Action	Condition Code
Set Program Mask	04	SPM	RR	None.	CC set according to GR bits 2, 3 specified by $R_1$ .
Supervisor Call	0A	SVC	RR	None.	Unchanged.

#### **Fixed-Point**

Add Halfword	4A	АН	RX	1. Fixed-Point overflow.	0 — Sum is zero.
Aut Hailword	HA	AII	пл	2. Address error.	<ul> <li>1 — Sum is zero.</li> <li>1 — Sum is less than zero.</li> <li>2 — Sum is greater than zero.</li> <li>3 — Overflow.</li> </ul>
	5E	$^{\mathrm{AL}}$	RX	1. Address error.	0 — Sum is zero & no carry. 1 — Sum is not zero & no carry.
Add Logical	$1\mathrm{E}$	ALR	RR		2 — Sum is zero with carry. 3 — Sum is not zero with carry.
Add Word	5A	A	RX	<ol> <li>Fixed-Point overflow.</li> <li>Address error.</li> </ol>	0 — Sum is zero. 1 — Sum is less than zero. 2 — Sum is greater than zero.
Add word	1A	AR	RR		3 — Overflow.
Compare Halfword	49	СН	RX	1. Address error.	0 — Operands equal. 1 — First operand low. 2 — First operand high. 3 — Not used.
	59	С	RX	1. Address error.	0 — Operands equal. 1 — First operand low.
Compare Word	19	CR	RR		2 — First operand high. 3 — Not used.
Convert to Binary	4F	CVB	RX	<ol> <li>Address error.</li> <li>Data error.</li> <li>Divide error.</li> </ol>	Unchanged.
Convert to Decimal	4E	CVD	RX	1. Address error.	Unchanged.
Divide	5D	D	RX	1. Address error.	Unchanged.
Divide	1D	DR	RR	2. Divide error.	
Load Complement	13	LCR	RR	1. Fixed-Point overflow.	<ul> <li>0 — Result is zero.</li> <li>1 — Result is less than zero.</li> <li>2 — Result is greater than zero.</li> <li>3 — Overflow.</li> </ul>
Load Halfword	48	LH	RX	1. Address error.	Unchanged.
Load Multiple	98	LM	RS	1. Address error.	Unchanged.

#### **Control Instructions**

		Page	
70/35	70/45	70/55	Ref.
11.52	2.88	1.80	106
12.48	2.88	2.04	105

#### Instructions

	20.48	7.92	3.98	119
	19.68	8.40	2.58	
	13.44	4.80	1.92	120
	19.00	8.88	2.58	
	13.76	5.28	1.92	118
	19.04	7.44	2.58	125
,,, <u></u> _	19.04	8.40	2.58	104
	12.80	4.80	1.92	- 124
	43.20 + 18.24BY	91.20	5.34 to 26.34	129
	$\begin{array}{c} 60.96 + 3.36 \text{ bi } (0 \le \text{bi} \le 16) \\ 30.24 + 5.28 \text{ bi } (17 \le \text{bi} \le 32) \end{array}$	68.88 to 91.92	5.70 to 23.82	130
	211.00	94.89	19.86	
	204.00	90.81	19.20	128
	11.84	5.28	1.92	114
<u></u>	16.32	7.92	2.58	112
	7.68 + 7.2R	$6.00+2.88\mathrm{R}$	$2.10 \pm 0.84$ R	117

Legend:

R — number of registers specified. BY — number of significant bytes in a decimal number  $(1 \le BY \le 8)$ . bi — number of significant bits of a binary number  $(0 \le bi \le 32)$ .

## SUMMARY OF

**Fixed-Point** 

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Load Negative	11	LNR	RR	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Not used. 3 — Not used.
Load Positive	10	LPR	RR	1. Fixed-Point overflow.	0 — Result is zero. 1 — Not used. 2 — Result greater than zero. 3 — Overflow.
Load and Test	12	LTR	RR	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.
	58	L	RX	1. Address error.	The barrend
Load Word	18	LR	RR		Unchanged.
Multiply Halfword	$4\mathrm{C}$	МН	RX	1. Address error.	Unchanged.
	5C	М	RX	1. Address error.	Unshanged
Multiply Word	1C	MR	RR	:	Unchanged.
Shift Left Double	8F	SLDA	RS	<ol> <li>Fixed-Point overflow.</li> <li>Address error.</li> </ol>	<ul> <li>0 — Result is zero.</li> <li>1 — Result is less than zero.</li> <li>2 — Result is greater than zero.</li> <li>3 — Overflow.</li> </ul>
Shift Right Double	8E	SRDA	RS	1. Address error.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.
Shift Left Single	8B	SLA	RS	1. Fixed-Point overflow.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.
Shift Right Single	8A	SRA	RS	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.

#### Instructions (Cont'd)

	Timing (μsec) (Average and Includes Staticizing)								
	70/35	70/45	70 / 55	Ref.					
	12.80	6.24	1.92	116					
	12.32	6.24	1.92	115					
	11.36	5.28	1.98	113					
	14.40	8.88	2.46						
	8.16	2.88	1.98	111					
	72.00	35.40	12.28	127					
	131.00	65.64	12.78	100					
-	125.00	62.52	12.12	126					
	$\begin{array}{l} 52.16+.96\mathrm{N}+7.68\mathrm{NU}+\\.96\mathrm{J}~(\mathrm{NL}\neq0)\\51.68+.96\mathrm{N}+7.68\mathrm{NU}\\(\mathrm{NL}=0)\end{array}$	Under $16 = 11.04 + 0.96$ (N) 16  to  31 = 15.12 + 0.96 (N-16) 32  to  47 = 19.20 + 0.96 (N-32) 48  to  63 = 23.28 + 0.96 (N-48)	2.10 + 0.72 (P + Q) + 0.72S (N)	136					
	$\begin{array}{l} 56.96+.96\mathrm{N}+10.56\mathrm{NU}+\\.96\mathrm{J}~(\mathrm{NL}\neq0)\\54.96+.96\mathrm{N}+10.56\mathrm{NU}\\(\mathrm{NL}=0)\end{array}$	Under $16 = 9.36 + 0.96$ (N) 16  to  31 = 12.48 + 0.96 (N-16) 32  to  47 = 15.60 + 0.96 (N-32) 48  to  63 = 18.72 + 0.96 (N-48)	2.10 + 0.72 (P + Q + M) + 0.72S (N)	137					
	20.96 + .48I + .48N (N $\neq$ 0) 20.48 (N = 0)	Under $16 = 10.08 + 0.48$ (N) 16  to  31 = 13.20 + 0.48 (N-16) 32  to  47 = 16.32 + 0.48 (N-32) 48  to  63 = 19.44 + 0.48 (N-48)	2.10 + 0.36 (P + Q) + 0.36S (N)	134					
	$21.92 + .48J + .48N (N \neq 0)$ 20.48 (N = 0)	Under $16 = 8.16 + 0.48$ (N) 16  to  31 = 10.32 + 0.48 (N-16) 32  to  47 = 12.48 + 0.48 (N-32) 48  to  63 = 12.48 + 0.48 (N-48)	2.10 + 0.36 (P + Q + M) + 0.36S (N)	135					

Legend:

 $I -\!\!\!\!\!-$  equals 1 when N is odd; equals 0 when N is even.

 $J-\!\!\!\!$  equals 0 when N is odd; equals 1 when N is even.

- M number of two-bit shifts.
- N- total number of bits shifted.
- $\mathbf{P}-\!\!-\!\!$  number of four-bit shifts.
- $\mathbf{Q}$  number of one-bit shifts.
- NL lower 3 bits of N (Module 8 of N).
- NU upper 3 bits of N (Module 8 count of N).

S (N) - 1 if N = 0; S (N) = 0 if N  $\neq$  0.

### SUMMARY OF

# Fixed-Point

Instruction	Op <sub>(16)</sub>	Mnemonic	Format	Interrupt Action	Condition Code
Store Halfword	40	STH	RX	1. Address error.	Unchanged.
Store Multiple	90	STM	RS	1. Address error.	Unchanged.
Store Word	50	ST	RX	1. Address error.	Unchanged.
Subtract Halfword	4B	SH	RX	<ol> <li>Fixed-Point overflow.</li> <li>Address error.</li> </ol>	0 — Diff. is zero. 1 Diff. less than zero. 2 — Diff. greater than zero. 3 — Overflow.
	$5\mathrm{F}$	$\mathbf{SL}$	RX	1. Address error.	0 — Not used. 1 — Diff. not zero; no carry.
Subtract Logical	$1\mathrm{F}$	SLR	RR		<ul> <li>2 — Diff. zero with carry.</li> <li>3 — Diff. not zero with carry.</li> </ul>
Subtract Word	5B	S	RX	<ol> <li>Fixed-Point overflow.</li> <li>Address error.</li> </ol>	0 - Diff. is zero. 1 - Diff. less than zero.
Subtract Word	1B	SR	RR		2 — Diff. greater than zero. 3 — Overflow.

#### **Decimal** Arithmetic

Add Decimal	FA	АР	SS	<ol> <li>Address error.</li> <li>Data error.</li> <li>Decimal overflow.</li> </ol>	0 — Sum is zero. 1 — Sum is less than zero. 2 — Sum is greater than zero. 3 — Overflow.
Compare Decimal	F9	СР	SS	1. Address error. 2. Data error.	0 — Fields algeb. equal. 1 — 1st operand algeb. less than 2nd operand. 2 — 1st operand algeb. greater than 2nd operand.
Divide Decimal	FD	DP	SS	<ol> <li>Address error.</li> <li>Data error.</li> <li>Decimal divide error.</li> </ol>	Unchanged.
Move with Offset	F1	MVO	SS	1. Address error.	Unchanged.
Multiply Decimal	FC	MP	SS	1. Address error. 2. Data error.	Unchanged.

#### 'nstructions (Cont'd)

Timing ( $\mu$ sec) (Average and Includes Staticizing)					
70/35	70/45	70/55	Ref.		
11.52	5.04	4.38	132		
$7.68 + 7.2 \mathrm{R}$	$6.00 \pm 2.88\mathrm{R}$	$2.10 + 1.20\mathrm{R}$	133		
17.76	7.44	2.70	131		
20.96	7.92	2.58	122		
20.16	8.40	2.58	123		
13.92	4.80	1.92	123		
20.48	8.88	2.58	121		
14.24	5.28	1.92	121		

#### Instructions

	$ \begin{bmatrix} 39.36 + 2.76 L_1 + \\ [1.92 + 3.84 (L_2 - L_1)] \end{bmatrix} Z $	$\begin{array}{c} 15.36 + 1.8 \mathrm{L_1} + 0.42 \mathrm{L_2} \\ (\mathrm{Note}\ 1) \end{array}$	$5.40 + 1.92W_1 + 0.96W_2 + 0.48L_1$ (Note 1)	142
	$\begin{array}{c} 35.52 + 2.76 \mathrm{L_1} + \\ [1.92 + 3.84 \ (\mathrm{L_2} - \mathrm{L_1})] \ \mathrm{Z} \end{array}$	$\begin{array}{c} 16.80 + 1.08 \mathrm{L_1} + 0.42 \mathrm{L_2} \\ (\mathrm{Note}\ 1) \end{array}$	$5.40 + 0.96W_2 + 1.08W_1 + 0.48L_1$ (Note 1)	145
<u></u>	$\begin{array}{c} 13.44 + 26.4 \mathrm{L_2} \; (\mathrm{L_1} - \mathrm{L_2}) \; + \\ 71.52 \mathrm{L_1} - 75.36 \mathrm{L_2} \end{array}$	$\begin{array}{c} 26.33+36.71 \mathrm{L_1}-35.14 \mathrm{L_2}+\\ 5.40 \mathrm{L_2}~(\mathrm{L_1}-\mathrm{L_2})\end{array}$	$\begin{array}{c} 11.28 + 1.2 \mathrm{W_1} + 0.36 \mathrm{L_1} + \\ 0.72 \mathrm{S} + 0.60 \mathrm{W_2} \end{array}$	147
	$18.24 + 3.36 \mathrm{L_1} + 1.44 \mathrm{L_2}$	$11.04 + 1.92 \mathrm{L_1} + 0.96 \mathrm{L_2}$	$\begin{array}{c} 4.92 + 1.80 \mathrm{W_1} + 0.60 \mathrm{W_2} + \\ 0.72 \ (\mathrm{L_1} + \mathrm{L_2}) \end{array}$	150
	$\begin{array}{c} 42.72 + 13.30 \mathrm{L_2} \; (\mathrm{L_1} - \mathrm{L_2}) + \\ 17.28 \mathrm{L_1} - 7.2 \mathrm{L_2} \end{array}$	$\begin{array}{c} 28.49 + 16.96 \mathrm{L_1} - 14.35 \mathrm{L_2} + \\ 2.34 \mathrm{L_2} \ (\mathrm{L_1} - \mathrm{L_2}) \end{array}$	$\begin{array}{c} 8.88 \pm 1.20 \mathbb{W}_1 \pm 1.08 \mathbb{W}_2 \pm \\ 5.16 \mathbb{L}_2 \pm 8.88 \mathbb{S} \pm 3.12 \mathbb{SL}_2 \pm \\ 0.72 \ (\mathbb{L}_1 - \mathbb{L}_2) \end{array}$	146

 $\mathbf{L}_1$  — number of bytes in first operand field. Legend:

 $L_2$  — number of bytes in second operand field.

R — number of registers specified.

 $S - (L_1 - L_2) \div 4$ . If result is a mixed number, next higher integer is used.  $W_1$  - total number of words in first operand field including partial words.  $W_2$  - total number of words in second operand field including partial words.

 $\rm Z-equals~0$  when  $\rm L_2 < L_1;$  equals 1 when  $\rm L_2 > L_1.$ 

#### SUMMARY OI

#### **Decimal Arithmetic**

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Pack	F2	PACK	SS	1. Address error.	Unchanged.
Subtract Decimal	FB	SP	SS	<ol> <li>Address error.</li> <li>Data error.</li> <li>Decimal overflow.</li> </ol>	0 — Diff. is zero. 1 — Diff. is less than zero. 2 — Diff. is greater than zero. 3 — Overflow.
Unpack	F3	UNPK	SS	1. Address error.	Unchanged.
Zero and Add	F8	ZAP	SS	<ol> <li>Address error.</li> <li>Data error.</li> <li>Decimal overflow.</li> </ol>	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.

Logica

	54	N	RX	1. Address error.	0 — Result is zero.
And	D4	NC	SS		1 — Result is not zero. 2 — Not used. 3 — Not used.
	94	NI	SI		
	14	NR	RR		
	55	CL	RX	1. Address error.	0 — Operands equal.
Compare Logical	D5	CLC	SS		1 — 1st operand less than 2nd operand. 2 — 1st operand greater than
	95	CLI	SI		2nd operand. 3 — Not used.
	15	CLR	RR		
Edit	DE	ED	SS	<ol> <li>Address error.</li> <li>Data error.</li> </ol>	<ul> <li>0 — Indicates zero source field whether or not signif. is established.</li> <li>1 — Non-zero result field with signif. established to indicate less than zero.</li> <li>2 — Non-zero result field with no signif. established to indicate greater than zero.</li> <li>3 — Not used.</li> </ul>

#### Instructions (Cont'd)

 Timing (µsec) (Average and Includes Staticizing)					
70/35	70/45	70/55	Ref.		
$12.00 + 2.4 L_1 + 2.88 L_2$	$8.88 + 1.92 \mathrm{L_1} + 0.96 \mathrm{L_2}$	$\begin{array}{c} 4.56 \pm 1.80 \mathrm{W_1} \pm 0.60 \mathrm{W_2} \pm \\ 0.72 \mathrm{L_1} \pm 0.36 \mathrm{L_2} \end{array}$	148		
 $\begin{array}{c} 39.36 + 2.76 \mathrm{L_1} + \\ [1.92 + 3.84 \ (\mathrm{L_2} - \mathrm{L_1})] \ \mathrm{Z} \end{array}$	$\begin{array}{c} 15.36 + 1.80 \mathrm{L_1} + 0.42 \mathrm{L_2} \\ \text{(Note 1)} \end{array}$	$5.40 + 0.96 W_2 + 1.92 W_1 + 0.48 L_1 $ (Note 1)	143		
 $18.72 + 3.84 \mathrm{L_1} + .24 \mathrm{L_2}$	$9.90 + 0.96L_1 + 0.90L_2$	$\frac{4.80 + 1.80 W_1 + 0.60 W_2 +}{0.36 L_1 + 0.72 L_2}$	149		
 $\begin{array}{c} 39.36+3.12 \mathrm{L_1}+\\ [1.92+3.84~(\mathrm{L_2}-\mathrm{L_1})]~\mathrm{Z} \end{array}$	$15.48 + 1.08L_1 + 0.42L_2$ (Note 1)	$\begin{array}{c} 6.96 + 0.96 W_1 + 0.96 W_2 + \\ 0.48 L_1 \\ (Note 1) \end{array}$	144		

#### Instructions

20.16	8.40	2.58		
$15.48 \pm 3.94 \mathrm{L}$	$8.95 \pm 2.22$ L	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.48 \mathrm{L} \end{array}$	158	
10.08	6.96	3.18		
13.92	5.28	1.92		
 18.40	8.40	2.58		
12.96 + 3.36L	8.96 + 1.44B (Note 2)	$3.24 + 0.96W_1 + 0.96W_2 + 0.48B$ (Note 2)	157	
9.28	6.0	2.46		
12.16	4.8	1.92		
$\begin{array}{c} 14.40 + 6.72 \mathrm{L_{1}}48 \mathrm{F} + \\ 2.88 \mathrm{K} \end{array}$	$\begin{array}{l} 10.56+3{\rm L_1}+1.92{\rm L2_2}-\\ 0.12{\rm F}-0.6{\rm K}\end{array}$	$\begin{array}{l} 3.72 + 1.80 \mathrm{W_1} + 0.60 \mathrm{W_2} + \\ 0.36 \mathrm{L_1} + 0.96 \mathrm{L_2} + 0.36 \mathrm{K} \end{array}$	167	

Legend:

B — total number of bytes processed. This condition occurs if instruction terminates before the L count is exhausted.

F — total number of field separating symbols in pattern field.

K — number of control characters in pattern field.

L — total number of bytes specified by L field.

 $L_1$  — number of bytes in first operand field.

 $L_2$  — number of bytes in second operand field.

 $W_1$  — total number of words in first operand field including partial words.

 $W_2$  — total number of words in second operand field including partial words.

 $\mathbf{Z}$  — equals 0 when  $\mathbf{L}_2 < \mathbf{L}_1;$  equals 1 when  $\mathbf{L}_2 > \mathbf{L}_1.$ 

### SUMMARY O

Logicd

InstructionOpMnemonicFormatInterrupEdit and MarkDFEDMKSS1. Address 2. Data error 2. Data error 3. Data error <b< th=""><th></th></b<>	
Exclusive Or57XRX1. Address $D7$ XCSS1. Address $D7$ XCSS1. Address $97$ XISI $17$ XRRRInsert Character43ICRXInsert Character41LARXNove92MVCSS $Move$ NumericsD1MVNSSInsert CharacterInIn $MVN$ SS1. Address	or. whether or not signif. is established. 1 — Non-zero result field with signif. established to indicate less than zero. 2 — Non-zero result field with no signif. established to indicate greater than zero.
Exclusive OrD7XCSS97XISI97XISI17XRRRInsert Character43ICRXLoad Address41LARXMoveD2MVCSS92MVISIMove NumericsD1MVNSS1. Address1. Address	
Exclusive OrImage: second	
$\begin{array}{ c c c c c }\hline & & & & & & & & & \\ \hline 17 & XR & & RR \\ \hline 10 & RX & 1. \ Address & \hline 1. \ Address & \hline$	1 - Result is not zero. 2 - Not used. 3 - Not used.
Insert Character43ICRX1. AddressLoad Address41LARXNone.MoveD2MVCSS1. Address92MVISISIMove NumericsD1MVNSS1. Address	
Load Address41LARXNone.MoveD2MVCSS1. Address92MVISIMove NumericsD1MVNSS1. Address	
MoveD2MVCSS1. Address92MVISIMove NumericsD1MVNSS1. Address	error. Unchanged.
Move     92     MVI     SI       92     MVI     SI       Move Numerics     D1     MVN     SS     1. Address	Unchanged.
92     MVI     SI       Move Numerics     D1     MVN     SS     1. Address	error. Unchanged.
Move Zones D3 MVZ SS 1. Address	error. Unchanged.
	error. Unchanged.
56 O RX 1. Address of	
Or D6 OC SS	1 - Result is not zero. 2 - Not used. 3 - Not used.
96 OI SI	
16 OR RR	
Shift Left Single 89 SLL RS None. Logical	Unchanged.

## Instructions (Cont'd)

	Timing (µsec) (Average and Includes Staticizing)		Page Ref.	
 70/35	70/45	70/55	Kel.	
$\frac{18.76 + 6.72 L_148 F +}{2.88 K}$	$\begin{array}{c} 13.44 + 3 \mathrm{L_1} + 1.92 \mathrm{L_2} - \\ 0.12 \mathrm{F} - 0.6 \mathrm{K} \end{array}$	$\begin{array}{l} 6.00 + 1.80 \mathrm{W_1} + 0.60 \mathrm{W_2} + \\ 0.36 \mathrm{L_1} + 0.96 \mathrm{L_2} + 0.36 \mathrm{K} \end{array}$	170	
 20.64	8.40	2.58		
$15.48 + 3.94 \mathrm{L}$	$8.95 \pm 2.22 \mathrm{L}$	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.48 \mathrm{L} \end{array}$	160	
10.57	6.96	3.18		
14.40	5.28	1.92		
12.00	5.52	2.70	162	
19.20	7.92	2.10	164	
$13.92 \pm 1.92 \mathrm{L}$	$8.94 + 1.44 \mathrm{L}$	${\begin{array}{*{20}c} 5.76 + 6.84 {\rm W_1} + 0.96 {\rm W_2} + \\ 0.36 {\rm L} \end{array}}$	154	
8.64	5.04	3.18		
$10.56 \pm 4.8 \mathrm{L}$	9.90+2.22L	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.36 \mathrm{L} \end{array}$	155	
 $10.56 + 4.32 \mathrm{L}$	9.90 + 2.22L	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.36 \mathrm{L} \end{array}$	156	
20.16	8.40	2.58		
$15.48+3.94\mathrm{L}$	$8.95 \pm 2.22 L$	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.48 \mathrm{L} \end{array}$	159	
10.08	6.96	3.18		
13.92	5.28	1.92		
$18.24 + .48J + .48N (N \neq 0)$ 20.48 (N = 0)	Under $16 = 7.92 + 0.48$ (N) 16  to  31 = 11.04 + 0.48 (N-16) 32  to  47 = 14.16 + 0.48 (N-32) 48  to  63 = 17.28 + 0.48 (N-48)	2.10 + 0.36 (P + Q) + 0.36S (N)	172	

F — total number of fields separating symbols in pattern field.

K — number of control characters in pattern field.

L — total number of bytes specified by L field.

 $L_1$  — number of bytes in first operand field.  $L_2$  — number of bytes in second operand field.

 $\tilde{N}$  — number of bits shifted.

P-number of four-bit shifts.

Q — number of one-bit shifts.

 $W_1$  — total number of words in first operand field including partial words.

 $W_2$  — total number of words in second operand field including partial words.

S (N) - 1 if N = 0; S (N) = 0 if  $N \neq 0$ .

### SUMMARY OI

#### Logica

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Shift Right Single Logical	88	SRL	RS	None.	Unchanged.
Shift Left Double Logical	8D	SLDL	RS	1. Address Error.	Unchanged.
Shift Right Double Logical	8C	SRDL	RS	1. Address Error.	Unchanged.
Store Character	42	STC	RX	1. Address Error.	Unchanged.
Test Under Mask	91	ТМ	SI	1. Address Error.	<ul> <li>0 — Selected bits all zero, or mask all zero.</li> <li>1 — Selected bits mixed zero and one.</li> <li>2 — Not used.</li> <li>3 — Selected bits all one.</li> </ul>
Translate	DC	TR	SS	1. Address Error.	Unchanged.
Translate and Test	DD	TRT	SS	1. Address Error.	<ul> <li>0 — All accessed function bytes all zeros.</li> <li>1 — Non-zero function byte encountered.</li> <li>2 — Last function byte non-zero.</li> <li>3 — Not used.</li> </ul>

#### Branchin

	45	BAL	RX	None.	TT 1 1
Branch and Link	05	BALR	RR		Unchanged.

#### Instructions (Cont'd)

		Page Ref.		
70/35	70/45	70/55		
$18.72 + .48J + .48N (N \neq 0)$ 17.28 (N = 0)	Under $16 = 8.88 + 0.48$ (N) 16  to  31 = 11.04 + 0.48 (N-16) 32  to  47 = 13.20 + 0.48 (N-32) 48  to  63 = 13.20 + 0.48 (N-48)	2.10 + 0.36 (P + Q + M) + 0.36S (N)	173	
 $\begin{array}{c} 49.44+.96\mathrm{N}+8.64\mathrm{NU}+\\.48\mathrm{J}~(\mathrm{NL}\neq0)\\ 48.48+.96\mathrm{N}+8.64\mathrm{NU}\\ (\mathrm{NL}=0)\end{array}$	$\begin{array}{l} \text{Under 16} = 7.68 + 0.96 \ \text{(N)} \\ 16 \ \text{to} \ 31 = 11.76 + 0.96 \ \text{(N-16)} \\ 32 \ \text{to} \ 47 = 15.84 + 0.96 \ \text{(N-32)} \\ 48 \ \text{to} \ 63 = 19.92 + 0.96 \ \text{(N-48)} \end{array}$	2.10 + 0.72 (P + Q) + 0.72S (N)	174	
$\begin{array}{l} 53.76+.96\mathrm{N}+10.56\mathrm{NU}+\\.96\mathrm{J}~(\mathrm{NL}\neq0)\\51.36+.96\mathrm{N}+10.56\mathrm{NU}\\(\mathrm{NL}=0)\end{array}$	$\begin{array}{l} \text{Under 16} = 7.44 + 0.96 \ \text{(N)} \\ 16 \ \text{to} \ 31 = 10.56 + 0.96 \ \text{(N-16)} \\ 32 \ \text{to} \ 47 = 13.68 + 0.96 \ \text{(N-32)} \\ 48 \ \text{to} \ 63 = 16.80 + 0.96 \ \text{(N-48)} \end{array}$	2.10 + 0.72 (P + Q + M) + 0.72S (N)	175	
 11.52	5.04	3.18	163	
9.28	6.48	2.82	161	
 11.04 + 4.8L	$6.24 + 5.04 \mathrm{L}$	$3.24 + 1.20 \mathrm{W_1} + 2.88 \mathrm{L_1}$	165	
1.92 + 4.8B (CC = 0) 19.30 + 4.8B (CC = 1  or  2)	$11.04 \pm 4.08B$	$4.68 \pm 2.52\mathrm{B}$	166	

#### Instructions

 17.28	5.52	2.70	
Branch = 12.48 No Branch = 11.52	Branch = 4.80 No Branch = 3.84	Branch = 2.52 No $Branch = 2.04$	179

Legend:

B — total number of bytes processed. This condition occurs if instruction terminates before L count is exhausted.

- L total number of bytes specified by L field.
- $L_1$  number of bytes in first operand field.
- ${\rm M}$  number of two-bit shifts.
- N number of bits shifted.
- P --- number of four-bit shifts.
- $\mathbf{Q}$  number of one-bit shifts.
- $\mathbf{W}_{1}$  total number of words in first operand field including partial words.
- CC condition code.
- NL --- lower 3 bits of N (Module 8 of N).
- NU- upper 3 bits of N (Module 8 count of N).

S (N) - 1 if N = 0; S (N) = 0 if N  $\neq$  0.

### SUMMARY OF

### Branching

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Branch on	47	BC	RX	None.	
Condition	07	BCR	RR		Unchanged.
	46	BCT	RX	None.	
Branch on Count	06	BCTR	RR		Unchanged.
Branch on Index High	86	ВХН	RS	None.	Unchanged.
Branch on Index Low or Equal	87	BXLE	RS	None.	Unchanged.
Execute	44	EX	RX	1. Address error.	May be set by instruction being modified and executed.

#### **Floating-Point**

		I	r		
Add Normalized	6A	AD	RX	<ol> <li>Address error.</li> <li>Significance error.</li> </ol>	0 — Result mantissa zero. 1 — Result mantissa less than
(Long)	2A	ADR	RR	3. Exponent overflow.	zero.
Add Normalized (Short)	7A	AE	RX	4. Exponent underflow.	2 — Result mantissa greater than zero.
	3A	AER	RR		3 — Result exponent overflow.
Add Unnormalized	6E	AW	RX	1. Address error.	0 — Result mantissa zero.
(Long)	$2\mathrm{E}$	AWR	RR	<ol> <li>Significance error.</li> <li>Exponent overflow.</li> </ol>	1 — Result mantissa less than zero.
Add Unnormalized (Short)	7E	AU	RX		2 — Result mantissa greater than zero.
	3E	AUR	RR		3 — Result exponent overflow.
	69	CD	RX	1. Address error.	0 — Operands equal.
Compare (Long)	29	CDR	RR		1 — Operand specified by 1st address low.
	79	CE	RX		2 — Operand specified by 1st address high.
Compare (Short)	39	CER	RR		3 — Not used.
	6D	DD	RX	1. Address error.	
Divide (Long)	2D	DDR	RR	<ol> <li>2. Exponent overflow.</li> <li>3. Exponent underflow.</li> </ol>	
	7D	DE	RX	4. Divide error.	Unchanged.
Divide (Short)	3D	DER	RR		

#### Instructions (Cont'd)

	Timing (μsec) (Average and Includes Staticizing)		Page	
70/35	70/45	70/55	Ref.	
Branch = 10.56 No Branch = 9.60	Branch = 4.56 No $Branch = 4.56$	Branch = 2.10 No Branch = 1.74	178	
Branch = 6.72 No Branch = 4.80	Branch = 3.84 No Branch = 3.36	Branch = 1.98 No $Branch = 1.62$	1/8	
 Branch = 17.76 No Branch = 16.32	Branch = 7.92 No Branch = 6.96	Branch = 2.58 No $Branch = 2.22$	180	
Branch = 12.96 No Branch = 11.52 C = 12.00	Branch = 5.76 No Branch = 5.28	${ m Branch}=2.40$ No ${ m Branch}=1.92$		
 Eranch = 24.48 No Branch = 23.04	Branch = 11.60 No Branch = 11.12	Branch = 3.72 No Branch = 3.36	181	
 Branch = 24.00 No Branch = 23.52	Branch = 11.60 No Branch = 11.60	Branch = 3.72 No Branch = 3.36	182	
18.24 + EX	$6.96 + \mathrm{EX}$	$3.90 + \mathrm{EX}$	183	

#### Arithmetic Instructions

73.62	27.69	9.95	
68.34	22.63	8.57	100
46.33	19.20	7.46	193
42.01	16.08	6.32	
71.19	26.81	9.82	
65.91	21.77	8.44	
44.95	18.96	6.59	195
40.63	15.84	6.25	
61.66	23.52	7.20	
56.38	18.48	5.82	198
38.62	15.36	6.57	198
34.32	12.24	5.43	
1239.86	280.27	75.29	
1234.58	275.68	73.91	202
410.89	83.00	22.68	202
406.57	79.88	21.54	
	68.34         46.33         42.01         71.19         65.91         44.95         40.63         61.66         56.38         38.62         34.32         1239.86         1234.58         410.89	68.34 $22.63$ $46.33$ $19.20$ $42.01$ $16.08$ $71.19$ $26.81$ $65.91$ $21.77$ $44.95$ $18.96$ $40.63$ $15.84$ $61.66$ $23.52$ $56.38$ $18.48$ $38.62$ $15.36$ $34.32$ $12.24$ $1239.86$ $280.27$ $1234.58$ $275.68$ $410.89$ $83.00$	68.34         22.63         8.57           46.33         19.20         7.46           42.01         16.08         6.32           71.19         26.81         9.82           65.91         21.77         8.44           44.95         18.96         6.59           40.63         15.84         6.25           61.66         23.52         7.20           56.38         18.48         5.82           38.62         15.36         6.57           34.32         12.24         5.43           1239.86         280.27         75.29           1234.58         275.68         73.91           410.89         83.00         22.68

Legend:

C — counting only is performed.

 $\mathrm{EX}$  — object instruction execution time.

### SUMMARY OF

#### **Floating-Point**

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code			
Halve (Long)	24	HDR	RR	1. Address error.				
Halve (Short)	34	HER	RR		Unchanged.			
Load Complement (Long)	23	LCDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than zero.			
Load Complement (Short)	33	LCER	RR		2 — Result mantissa greater than zero. 3 — Not used.			
	68	LD	RX	1. Address error.				
Load (Long)	28	LDR	RR					
	78	LE	RX		Unchanged.			
Load (Short)	38	LER	RR					
Load Negative (Long)	21	LNDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than			
Load Negative (Short)	31	LNER	RR		zero. 2 — Not used. 3 — Not used.			
Load Positive (Long)	20	LPDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Not used.			
Load Positive (Short)	30	LPER	RR		<ul> <li>2 — Result mantissa greater than zero.</li> <li>3 — Not used.</li> </ul>			
Load and Test (Long)	22	LTDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than zero.			
Load and Test (Short)	32	LTER	RR		2 — Result mantissa greater than zero. 3 — Not used.			
	6C	MD	RX	1. Address error.				
Multiply (Long)	2C	MDR	RR	<ol> <li>Exponent overflow.</li> <li>Exponent underflow.</li> </ol>				
	7C	ME	RX		Unchanged.			
Multiply (Short)	3C	MER	RR					
Store (Long)	60	STD	RX	1. Address error.				
Store (Short)	70	STE	RX		Unchanged.			
Subtract Normalized			RX	<ol> <li>Address error.</li> <li>Significance error.</li> <li>Evenent eventor.</li> </ol>	0 — Result mantissa zero. 1 — Result mantissa less than			
(Long)	2B	SDR	RR	<ol> <li>Exponent overflow.</li> <li>Exponent underflow.</li> </ol>	zero. 2 — Result mantissa greater			
Subtract Normalized (Short)	7B	SE	RX		than zero. 3 — Result exponent overflow.			
	3B	SER	RR					

### Arithmetic Instructions (Cont'd)

	Timing (µsec) (Average and Includes Staticizing)		Page
 70/35	70/45	70/55	Ref.
20.16	8.16	2.40	100
 14.40	6.00	1.80	199
23.76	8.16	2.58	190
16.56	6.00	1.98	190
17.28	13.68	4.02	
17.76	8.64	2.58	100
16.32	9.84	2.46	188
12.00	6.72	1.98	
22.80	7,68	2.56	192
15.60	5.52	1.98	192
23.28	7.68	2.56	101
16.08	5.52	1.98	191
 22.32	8.16	2.58	100
15.12	6.00	1.98	189
 494.11	186.55	41.45	
488.83	181.51	40.06	001
168.06	49.42	17.24	201
 163.74	46.40	16.10	
 24.96	11.28	4.50	200
18.24	8.40	3.30	200
 73.62	27.69	9.95	
69.30	69.30 22.63		196
47.29	19.20	7.46	
42.97	16.08	6.32	

#### SUMMARY OF

#### **Floating-Point**

Instruction	Op(16)	Mnemonic	Format	Interrupt Action	Condition Code
Subtract Unnormalized	<b>6</b> F	sw	RX	<ol> <li>Address error.</li> <li>Significance error.</li> <li>Exponent overflow.</li> </ol>	0 — Result mantissa zero. 1 — Result mantissa less than
(Long)	$2\mathrm{F}$	SWR	RR		zero. 2 — Result mantissa greater
Subtract Unnormalized	7F	SU	RX		than zero. 3 — Result exponent overflow.
(Short)	3F	SUR	RR		

#### Arithmetic Instructions (Cont'd)

Timing (µsec) (Average and Includes Staticizing)						
 70/35	70/45	70/55	Ref.			
72.15	26.81	9.82				
66.87	21.77	8.44	197			
41.76	18.96	6.59	197			
 41.59	15.84	6.25	1			

otes: 1. Time for  $L_1 > L_2$  and no End Around Carry. Additional time must be added if  $L_2 > L_1$  or End Around Carry.

2. If the two fields are equal B = L since all bytes must be examined. If the fields are unequal the instruction is terminated upon examining the first pair of unequal bytes. In this case, B is less than L.

3. Each 127 words stored or loaded requires an extra 0.96 microseconds to effect wrap around.

4. If Debug Mode, 19.20 + EX.

5. Indexing after base addressing (RX format only) requires an additional 1.44 microseconds on the 70/35, no additional time on the 70/45 and .36 microseconds on the 70/55.

#### APPENDIX B

#### LIST OF PROGRAM INTERRUPTS

<b>D</b> 1	Condition	State	Explanation	Timi	ng (If Interrupt Taken	)
Priority	Condition	Initiated	Explanation	70/35	70/45	70/55
1	Power Failure	4	Power failure in pro- cessor or memory.	50.88	11.64	7.32
2	Machine Check	4	Parity error or equip- ment malfunction.	52.80	11.64	7.32
3	External Signal 1	3		54.72 (Note 1)	11.64	7.32
4	External Signal 2	3	Signal received on	56.64 (Note 1)	11.64	7.32
5	External Signal 3	3	one of the six ex-	58.56 (Note 1)	11.64	7.32
6	External Signal 4	3	ternal lines asso- ciated with the di-	60.48 (Note 1)	11.64	7.32
7	External Signal 5	3	rect-control feature.	62.40 (Note 1)	11.64	7.32
8	External Signal 6	3		64.32 (Note 1)	11.64	7.32
9	Not Specified					
10	Selector 1 Terminate	3		68.16 (Note 2)	18.86 + CRT	18.36 + CRT
11	Selector 2 Terminate	3		70.08 (Note 2)	18.86 + CRT	18.36 + CRT
12	Selector 3 70/45 Terminate 70/55	3	A device on the asso-		18.86 + CRT	18.36 + CRT
13	Selector 4 Terminate <b>70/55</b>	3	ciated selector or multiplexor channel			18.36 + CRT
14	Selector 5 Terminate <b>70/55</b>	3	has terminated.			18.36 + CRT
15	Selector 6 Terminate <b>70/55</b>	3				18.36 + CRT
16	Multiplexor Terminate	3		79.68 (Note 2)	25.90 + CRT	19.80 + CRT
17	Elapsed Time Clock	3	Elapsed time count has expired.	54.72 (Notes 1 & 3)	13.08	6.60
18	Console Request	3	Manual request for interrupt by the oper- ator.	56.64 (Note 1)	13.08	6.60
19	Not Specified					
20	Not Specified					
21	Supervisor Call	3	Result of execution of Supervisor Call in- struction to utilize pro- grammed routines.	67.40 (Note 1)	13.08	6.60
22	Privileged Operation	3	Privileged instruction attempted in non- privileged mode.	69.32 (Note 1)	13.08	6.60
23	Op-Code Trap	3	Op Code attempted which is invalid for this model.	71.24 (Note 1)	13.08	6.60
24	Address Error	3	Invalid address, speci- fication, or memory protect violation.	73.16 (Note 1)	13.08	6.60

#### APPENDIX B

#### LIST OF PROGRAM INTERRUPTS (Cont'd)

		State		Timin	g (If Interrupt Taken)	)
Priority	Condition	Initiated	Explanation -	70/35	70/45	70/55
25	Data Error	3	Sign of operand incor- rect in decimal arithmetic and editing, or incorrect field over- lap.	75.08 (Note 1)	13.08	6.24
26	Exponent Overflow	3	Result characteristic of floating-point oper- ation is greater than 127.	77.00 (Note 1)	13.08	6.24
27	Divide Error	3	Rules pertaining to Divide instruction have been violated.	78.92 (Note 1)	13.08	6.24
28	Significance Error	3	Result of floating-point or subtract has zero fraction.	80.84 (Note 1)	13.08	6.24
29	Exponent Underflow	3	Result characteristic of floating-point oper- ation is less than zero.	82.76 (Note 1)	13.08	6.24
30	Decimal Overflow	3	Result field is too small to contain the result of a decimal operation.	84.68 (Note 1)	13.08	6.24
31	Fixed-Point Overflow	3	High-order carry or high-order significant bits lost in fixed-point operation.	86.60 (Note 1)	13.08	6.24
32	Test Mode	3	Allows program con- trol over processor during program test- ing.	94.24 (Note 1)	13.08	6.24
P	riorities 1 thru 16			14.40	5.76	2.04
P	riorities 17 thru 32			18.72	5.76	2.04

Note 1. Entry to Interrupt processing is delayed until the end of the instruction currently being executed.

Note 2. Entry to Interrupt processing is delayed 29.76 microseconds plus the time required to reach the end of the instruction currently being executed.

Note 3. When a timer update request exists, add 6.72 microseconds. When a timer update request exists and Timer overflow occurs as a result of the update, add 7.68 microseconds.

### APPENDIX C

#### INPUT/ OUTPUT SERVICE REQUEST

	Tim	ing Per Byte (mid	roseconds)
Operation	70/35	70/45	70/55
Selector Channel			
a. Normal Service Scratch-Pad Read and Write Main Memory Read or Write (normal) Less than 4 byte data move Read or Write (normal)	Note 3	2.40	$1.20 \\ 1.56 \\ 1.68$
b. Data chaining with no Transfer In Channel	Note 3	9.60	1.92 (Note 1)
c. Data chaining with Transfer In Channel	Note 3	13.92	2.04 (Note 1)
d. End Service	Note 3	Note 3	
Normal Data Chaining, Command Chaining (1) For Status Modifier, add (2) For each Transfer In Channel, add (3) For Incomplete Read (Note 2), add			2.40 4.32 .96 2.04 .96
Multiplexor Channel			
a. Normal Service	Note 3	14.40	4.80
b. Data Chaining with no Transfer In Channel	Note 3	27.36	
c. Data Chaining with Transfer In Channel	Note 3	31.68	
d. Burst/Catch-up (per byte, after first byte)	Note 3		1.68
e. End Service	Note 3	Note 3	
No chaining, no burst mode			4.68
Data chaining, burst mode			7.68
Data chaining, no burst mode			9.24
Command chaining, burst mode	1		7.80
Command chaining, no burst mode			8.76
(1) For Status Modifier, add			.48
(2) For each Transfer In Channel, add			1.80

Note 1. Plus any one of the times listed in item a.

Note 2. If a Read terminates while characters are still contained in the Scratch-Pad Assembly Word, a special path must be taken to move these characters to Main Memory when END is received.

Note 3. To be supplied.

#### **APPENDIX D**

#### EXTENDED BINARY-CODED-DECIMAL INTERCHANGE CODE (EBCDIC)

	◄							4567				<u> </u>				
0123	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	NUL				$\mathbf{PF}$	HT	LC	DEL								
0001					RES	NL	BS	$\mathbf{IL}$								
0010					BYP	$\mathbf{LF}$	EOB	PRE			SM					
0011					PN	RS	UC	EOT								
0100	Space	1									¢	•	<	(	+	
0101	&										!	\$	*	)	;	_
0110	-	1									^	,	%		>	?
0111											:	#	@	,		"
1000		a	b	с	d	е	f	g	h	i						
1001		j	k	1	m	n	0	р	q	r						
1010			s	t	u	v	w	x	У	z						
1011																
1100		A	В	C	D	Е	F	G	н	I						
1101		J	K	L	М	N	0	Р	Q	R						
1110	Blank		S	Т	U	V	W	X	Y	Z						
1111	0	1	2	3	4	5	6	7	8	9						д

Bit Positions: 0 1 2 3 4 5 6 7

 $2^7$   $2^6$   $2^5$   $2^4$   $2^3$   $2^2$   $2^1$   $2^0$ Significance:

#### Control Characters:

- NUL All Zero-Bits
- $\mathbf{PF}$ -Punch Off
- HT— Horizontal Tab — Lower Case
- $\mathbf{LC}$
- DEL Delete RES Restore
- $\mathbf{NL}$ - New Line --- Backspace BS
- $\mathbf{IL}$ 
  - --- Idle

- BYP Bypass
- Line Feed  $\mathbf{LF}$
- EOB End of Block
- PRE Prefix
- $\mathbf{SM}$ --- Set Mode
- $\mathbf{PN}$ -Punch On
- $\mathbf{RS}$ - Reader Stop
- UC - Upper Case
- EOT End of Transmission

#### APPENDIX E

#### AMERICAN STANDARD CODE FOR INFORMATION INTERCHANGE (ASCII) (Extended to 8 Bits)

	۹		<u></u>				4	321 —								>
76X5	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	NUL	SOH	STX	ETX	EOT	ENQ	ACK	BEL	BS	$\mathbf{HT}$	LF	VT	FF	CR	SO	SI
0001	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	$\mathbf{E}\mathbf{M}$	SS	ESC	$\mathbf{FS}$	GS	RS	US
0010																
0011																
0100	SP	!	"	#	\$	%	&	,	(	)	*	+	,	_		/
0101	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
0110																
0111																
1000																
1001																
1010	`	A	В	С	D	Е	F	G	н	I	J	K	L	М	N	0
1011	Р	Q	R	S	Т	U	v	W	X	Y	Z	]	~	]	^	
1100																
1101																
1110	@	a	b	c	d	е	f	g	h	i	j	k	1	m	n	0
1111	p	q	r	s	t	u	v	w	x	У	z	{		}		DEL

Bit Positions: 7 6 X 5 4 3 2 1 27 26 25 24 23 22 21 20 Significance:

Control Characters:

- NUL Null
- SOH Start of Heading (CC)
- STX Start of Text (CC)
- ETX End of Text (CC)
- EOT End of Transmission (CC)
- ENQ Enquiry (CC)
- ACK Acknowledge (CC)
- BEL Bell (audible or attention signal)
- -Backspace (FE) BS
- Horizontal Tabulation HT(punch card skip) (FE)
- $\mathbf{LF}$ -Line Feed (FE) VT
- Vertical Tabulation (FE)
- FF --- Form Feed (FE)
- CR Carriage Return (FE)
- SO Shift Out
- Shift In  $\mathbf{SI}$
- DLE Data Link Escape (CC)
- DC1 Device Control 1
- DC2 Device Control 2
- DC3 Device Control 3

- DC4 Device Control 4 (stop)
- NAK Negative Acknowledge (CC)
- SYN Synchronous Idle (CC)
- ETB End of Transmission Block (CC)
- CAN Cancel
- EM --- End of Medium
- SS- Start of Special Sequence
- ESC Escape
- FS File Separator (IS)
- -Group Separator (IS) GS
- $\mathbf{RS}$ - Record Separator (IS)
- US Unit Separator (IS)
- DEL Delete
- SP Space (normally non-printing)

(CC) — Communication Control

- (FE) Format Effector
- (IS) Information Separator

#### APPENDIX F

#### CHARACTER CODES

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
0	00	0000 0000	12,0,9,8,1	
1	01	0000 0001	12,9,1	
2	02	0000 0010	12,9,2	
3	03	0000 0011	12,9,3	
4	04	0000 0100	12,9,4	
5	05	0000 0101	12,9,5	
6	06	0000 0110	12,9,6	
7	07	0000 0111	12,9,7	
8	08	0000 1000	12,9,8	
9	09	0000 1001	12,9,8,1	
10	0A	0000 1010	12,9,8,2	
11	0B	0000 1011	12,9,8,3	
12	0C	0000 1100	12,9,8,4	
13	$0\mathbf{D}$	0000 1101	12,9,8,5	
14	0E	0000 1110	12,9,8,6	
15	$0\mathbf{F}$	0000 1111	12,9,8,7	
16	10	0001 0000	12,11,9,8,1	
17	11	0001 0001	11,9,1	
18	12	0001 0010	11,9,2	
19	13	0001 0011	11,9,3	
20	14	0001 0100	11,9,4	
21	15	0001 0101	11,9,5	
22	16	0001 0110	11,9,6	
23	17	0001 0111	11,9,7	
24	18	0001 1000	11,9,8	
25	19	0001 1001	11,9,8,1	
26	1A	0001 1010	11,9,8,2	
27	1B	$0001 \ 1011$	11,9,8,3	
28	1C	$0001 \ 1100$	11,9,8,4	
29	1D	0001 1101	11,9,8,5	
30	$1\mathrm{E}$	0001 1110	11,9,8,6	
31	$1\mathrm{F}$	$0001 \ 1111$	11,9,8,7	
32	20	0010 0000	11,0,9,8,1	
33	21	0010 0001	0,9,1	
34	22	0010 0010	0,9,2	
35	23	0010 0011	0,9,3	
36	24	0010 0100	0,9,4	
37	25	0010 0101	0,9,5	
38	26	0010 0110	0,9,6	
39	27	0010 0111	0,9,7	
40	28	$0010 \ 1000$	0,9,8	
41	29	$0010\ 1001$	0,9,8,1	
42	2A	0010 1010	0,9,8,2	
43	2B	0010 1011	0,9,8,3	
44	$2\mathrm{C}$	$0010 \ 1100$	0,9,8,4	
45	2D	0010 1101	0,9,8,5	
46	$2\mathrm{E}$	0010 1110	0,9,8,6	
47	2F	0010 1111	0,9,8,7	
48	30	0011 0000	12,11,0,9,8,1	
49	31	0011 0001	9,1	
50	32	0011 0010	9,2	
51	33	0011 0011	9,3	
52	34	0011 0100	9,4	
53	35	0011 0101	9,5	
54	36	0011 0110	9,6	

CHARACTER CO	DES (Cont.)	cont.)
--------------	-------------	--------

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
55	37	0011 0111	9,7	
56	38	0011 1000	9,8	1
50 57	39	0011 1000	9,8,1	
		0011 1010	9,8,2	
58 50	3A 2D			
59 60	3B	0011 1011	9,8,3	
60	3C	0011 1100	9,8,4	
61	3D	0011 1101	9,8,5	
62	3E	0011 1110	9,8,6	
63	3F	0011 1111	9,8,7	
64	40	0100 0000		Space
65	41	0100 0001	12,0,9,1	
66	42	0100 0010	12,0,9,2	
67	43	0100 0011	12,0,9,3	
68	44	0100 0100	12,0,9,4	
69	45	0100 0101	12,0,9,5	
70	46	0100 0110	12,0,9,6	
71	47	0100 0111	12,0,9,7	
72	48	0100 1000	12,0,9,8	
73	49	0100 1001	12,8,1	
74	4A	0100 1010	12,8,2	¢ (cents)
75	4B	0100 1011	12,8,3	. (period)
76	4C	0100 1100	12,8,4	< (less than)
77	4D	0100 1101	12,8,5	( (open parenthesi
78	4D 4E	0100 1101	12,8,6	+ (plus)
78 79	4E 4F	0100 1110	12,8,7	(vertical)
80	50	0101 0000	12,0,1	& (ampersand)
	50 51	0101 0000	12,11,9,1	(ampersand)
81				
82	52	0101 0010	12,11,9,2	
83	53	0101 0011	12,11,9,3	
84	54	0101 0100	12,11,9,4	
85	55	0101 0101	12,11,9,5	
86	56	0101 0110	12,11,9,6	
87	57	0101 0111	12,11,9,7	
88	58	0101 1000	12,11,9,8	
89	59	0101 1001	11,8,1	
90	5A	0101 1010	11,8,2	! (exclamation)
91	5B	0101 1011	11,8,3	\$ (dollar sign)
92	5C	0101 1100	11,8,4	* (asterisk)
93	5D	0101 1101	11,8,5	) (close parenthesi
94	$5\mathrm{E}$	0101 1110	11,8,6	; (semicolon)
95	5F	0101 1111	11,8,7	$\neg$ (logical NOT)
96	60	0110 0000	11	- (minus)
97	61	0110 0001	0,1	/ (virgule)
98	62	0110 0010	11,0,9,2	, , ,,
99	63	0110 0010	11,0,9,3	
100	64	0110 0100	11,0,9,4	
100	65	0110 0100	11,0,9,5	
		0110 0101		
102	66 67		11,0,9,6	
103	67	0110 0111	11,0,9,7	
104	68	0110 1000	11,0,9,8	
105	69	0110 1001	0,8,1	
106	6A	0110 1010	12,11	$\wedge$ (logical AND)
107	6B	0110 1011	0,8,3	, (comma)
108	6C	0110 1100	0,8,4	% (percent)
109	6D	0110 1101	0,8,5	(underline)

Decimal	Hexadecimal	EBCDIC	Printer Graphics	
			Combination	
110	6E	0110 1110	0,8,6	> (greater than)
111	6F	0110 1111	0,8,7	? (question mark)
112	70	0111 0000	12,11,0	
113	71	0111 0001	12,11,0,9,1	
114	72	0111 0010	12,11,0,9,2	
115	73	0111 0011	12,11,0,9,3	
116	74	0111 0100	12,11,0,9,4	
117	75	0111 0101	12,11,0,9,5	
118	76	0111 0110	12,11,0,9,6	
119	77	0111 0111	12,11,0,9,7	
120	78	0111 1000	12,11,0,9,8	
121	79	0111 1001	8,1	
122	7A	0111 1010	8,2	: (colon)
123	$7\mathrm{B}$	0111 1011	8,3	# (number sign)
124	7C	0111 1100	8,4	@ (at the rate of)
125	7D	0111 1101	8,5	' (apostrophe)
126	$7\mathrm{E}$	$0111 \ 1110$	8,6	= (equals)
127	$7\mathrm{F}$	0111 1111	8,7	" (quote)
128	80	1000 0000	12,0,8,1	
129	81	1000 0001	12,0,1	
130	82	1000 0010	12,0,2	
131	83	1000 0011	12,0,3	
132	84	1000 0100	12,0,4	
133	85	1000 0101	12,0,5	
134	86	1000 0110	12,0,6	
135	87	1000 0111	12,0,7	
136	88	1000 1000	12,0,8	
137	89	1000 1001	12,0,9	
138	8A	1000 1010	12,0,8,2	
139	8B	1000 1011	12,0,8,3	
140	8C	1000 1100	12,0,8,4	
141	8D	1000 1101	12,0,8,5	
142	8E	1000 1110	12,0,8,6	
143	8F	1000 1111	12,0,8,7	
144	90	1001 0000	12,11,8,1	
145	91 92	1001 0001	12,11,1	
146	92 92	1001 0010	12,11,2	
147	93	1001 0011	12,11,3	
148	94	1001 0100	12,11,4	
149	95 96	1001 0101	12,11,5	
150	96 07	1001 0110	12,11,6	
151	97 08	1001 0111	12,11,7	
152	98 90	1001 1000	12,11,8	
153	99 0.4	$1001 \ 1001$ $1001 \ 1010$	12,11,9	
154	9A 9B	1001 1010 1001 1011	12,11,8,2	
155	9C 9B	$1001 \ 1011 \ 1001 \ 1001$	12,11,8,3	
156	9C 9D		12,11,8,4	
157	9D 9E	$1001 \ 1101$ $1001 \ 1110$	12,11,8,5	
158		$1001 \ 1110$ $1001 \ 1111$	12,11,8,6	
159	9F	1001 1111	12,11,8,7	
160	A0	1010 0000	11,0,8,1	
161	A1	1010 0001	11,0,1	
162	A2	1010 0010	11,0,2	
163	A3	1010 0011 1010 0100	11,0,3	
164	A4	1010 0100	11,0,4	

### CHARACTER CODES (Cont.)

\_

CHARACTER	CODES	(Cont.)
CHANACIEN	COPLU	

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
165	A5	1010 0101	11,0,5	
166	A6	1010 0110	11,0,6	
167	A7	1010 0110	11,0,7	
168	A	1010 1000	11,0,8	
169	A8 A9	1010 1000	11,0,9	
109	AA	1010 1001	11,0,8,2	
1	AB	1010 1010	11,0,8,3	
171 172	AC	1010 1011	11,0,8,4	
172	AD	1010 1100	11,0,8,5	
173	AD AE	1010 1101	11,0,8,6	
174	AF	1010 1110	11,0,8,7	
175	B0	1010 1111	12,11,0,8,1	
176	B1	1011 0000	12,11,0,1	
	B1 B2	1011 0001	12,11,0,1	
178	B2 B3	1011 0010	12,11,0,2	
179	B3 B4	1011 0100	12,11,0,3	
180	B4 B5	1011 0100	12,11,0,4 12,11,0,5	
181	B5 B6	$1011 \ 0101 \ 10110$	12,11,0,5	
182	B6 B7	$1011 \ 0110$ $1011 \ 0111$		
183	B8	1011 1000	12,11,0,7	
184 185	B9	1011 1000 1011 1001	12,11,0,8 12,11,0,9	
185	B9 BA	1011 1001	12,11,0,3 12,11,0,8,2	
180	BB	1011 1010	12,11,0,8,3	
187	BC	1011 1011	12,11,0,8,4	
189	BD	1011 1100	12,11,0,8,5 12,11,0,8,5	
185	BD BE	1011 1101	12,11,0,8,6	
190	BF	1011 1110	12,11,0,8,7	
191	CO	1100 0000	12,0	
(193)	Õ	1100 0001	12,0	А
194	C2	1100 0010	12,2	В
195	C3	1100 0011	12,3	Č
196	C4	1100 0100	12,4	D
197	C5	1100 0101	12,5	Ē
198	C6	1100 0110	12,6	F
199	C7	1100 0111	12,7	G
200	C8	1100 1000	12,8	Н
201	C9	1100 1001	12,9	I
202	CA	1100 1010	12,0,9,8,2	
203	CB	1100 1011	12,0,9,8,3	
204	CC	1100 1100	12,0,9,8,4	
205	CD	1100 1101	12,0,9,8,5	
206	CE	1100 1110	12,0,9,8,6	
207	CF	1100 1111	12,0,9,8,7	
208	D0	1101 0000	11,0	
209	D1	1101 0001	11,1	J
210	D2	1101 0010	11,2	К
211	D3	1101 0011	11,3	$\mathbf{L}$
212	D4	1101 0100	11,4	М
213	D5	1101 0101	11,5	N
214	D6	1101 0110	11,6	0
215	D7	1101 0111	11,7	Р
216	D8	1101 1000	11,8	Q
217	D9	1101 1001	11,9	R
218	DA	1101 1010	12,11,9,8,2	
219	DB	1101 1011	12,11,9,8,3	

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
220	DC	1101 1100	12,11,9,8,4	
221	DD	1101 1101	12,11,9,8,5	
222	DE	1101 1110	12,11,9,8,6	
223	$\mathbf{DF}$	1101 1111	12,11,9,8,7	
224	E0	1110 0000	0,8,2	Blank
225	E1	1110 0001	11,0,9,1	
226	E2	$1110 \ 0010$	0,2	S
227	$\mathbf{E3}$	$1110 \ 0011$	0,3	Т
228	$\mathbf{E4}$	1110 0100	0,4	U
229	$\mathbf{E5}$	$1110 \ 0101$	0,5	V
230	$\mathbf{E6}$	$1110 \ 0110$	0,6	W
231	$\mathbf{E7}$	1110 0111	0,7	X
232	E8	$1110 \ 1000$	0,8	Y
233	E9	$1110 \ 1001$	0,9	Z
234	$\mathbf{E}\mathbf{A}$	1110 1010	11,0,9,8,2	
235	$\mathbf{EB}$	1110 1011	11,0,9,8,3	
236	EC	1110 1100	11,0,9,8,4	
237	ED	$1110 \ 1101$	11,0,9,8,5	
238	$\mathbf{EE}$	$1110\ 1110$	11,0,9,8,6	
239	$\mathbf{EF}$	$1110\ 1111$	11,0,9,8,7	
240	F0	1111 0000	0	0
241	F1	1111 0001	1	1
242	F2	$1111 \ 0010$	2	2
243	F3	1111 0011	3	3
244	F4	1111 0100	4	4
245	F5	1111 0101	5	5
246	F6	1111 0110	6	6
247	$\mathbf{F7}$	1111 0111	7	7
248	$\mathbf{F8}$	1111 1000	8	8
249	F9	$1111 \ 1001$	9	9
250	$\mathbf{FA}$	1111 1010	12,11,0,9,8,2	
251	$\mathbf{FB}$	$1111 \ 1011$	12,11,0,9,8,3	
252	$\mathbf{FC}$	1111 1100	12,11,0,9,8,4	
253	$\mathbf{FD}$	1111 1101	12,11,0,9,8,5	
254	$\mathbf{FE}$	1111 1110	12,11,0,9,8,6	
255	FF	1111 1111	12,11,0,9,8,7	¤ (lożenge)

#### CHARACTER CODES (Cont.)

### APPENDIX G

## POWERS OF TWO TABLE

2 <sup>n</sup> n	2 <sup>-n</sup>											
1 0	1.0											
2 1	0.5											
4 2 8 3	0.25 0.125											
0 5	0.125											
16 4	0.062 5											
32 5 64 6	0.031 2.											
128 7	0.007 8											
256 8	0.003 9	06 25										
256 8 512 9	0.001 9											
1 024 10	0.000 9		5									
2 048 11	0.000 4	88 281	25									
4 096 12	0.000 2	44 140	625									
8 192 13	0.000 1											
16 384 14	0.000 0											
32 768 15	0.000 0	30 517	578 125									
65 536 16	0.000.0	15 258	789 062	5								
131 072 17	0.000 0											
262 144 18	0.000 0				c							
524 288 19	0.000 0	01 907	340 032	012	J							
1 048 576 20	0.000 0											
2 097 152 21	0.000 0					-						
4 194 304 22 8 388 608 23	0.000 0											
0 500 000 25	0.000 0	00 119	207 207	550	701	23						
16 777 216 24	0.000 0											
33 554 432 25	0.000 0											
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	0.000 0											
134 217 720 27	0.000 0	00 007	490 900	570	123	020	122					
268 435 456 28	0.000 0											
536 870 912 29	0.000 0											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0.000 0								5			
2 147 403 040 31	0.000 0	00 000	405 001	207	307	, , ,	231	012	5			
4 294 967 296 32	0.000 0											
8 589 934 592 33 17 179 869 184 34	0.000 0 0.000 0									5		
34 359 738 368 35	0.000 0											
68 719 476 736 36	0.000 0										-	
137 438 953 472 37 274 877 906 944 38	0.000 0	00 000	007 275	978	014 807	103 101	425	903 951	320	312 156	5 25	
549 755 813 888 39	0.000 0	00 000	001 818	989	403	545	856	475	830	078	125	
1 099 511 627 776 40	0.000 00	000 000	000 909	494	701	772	928	237	915	039	062	5

#### **APPENDIX H**

#### HEXADECIMAL-DECIMAL NUMBER CONVERSION

**General** This Appendix contains the necessary reference information for the conversion of decimal numbers to hexadecimal numbers and the conversion of binary numbers to decimal or hexadecimal.

Example #1	$(0011 \ 1010)_2 = (3A)_{16} = (58)_{10}$
Example #2	$(FC)_{16} = (1111 \ 1100)_2 = (252)_{10}$

In the conversion of a hexadecimal number to its decimal value the marks (0-F) represent a multiplier and their position (reading right to left) within the hexadecimal number represent the exponent of the base. Each mark is multiplied by the base raised to the appropriate power and the summation of their product is the decimal value of the number.

Example #3 
$$(36F)_{16} = 3 (16^2) + 6 (16^1) + 15 (16^0)$$

 $(36F)_{16} = 3 (256) + 6 (16) + 15 (1) = (879)_{10}$ 

To convert hexadecimal to binary substitute the binary equivalent of the hexadecimal mark into its appropriate position as follows:

$$\begin{array}{c} & & & \\ & & & \\ (3 & 6 & F)_{16} = (0011 & 0110 & 1111)_2 \\ & & & \\ & & & \\ & & & \\ & & & \\ \end{array}$$

◆ The table in this Appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:

Hexadecimal Decimal Number Conversion Table

Hexa decimal	Decimal
00000 to 01FFF	000000 to 008191

For numbers outside the range of the table, add the following values to the table figures:

Hexadecimal	Decimal
3000	12288
4000	<b>16</b> 384
5000	20480
6000	24576
7000	28672
8000	32768
9000	36864
A000	40960
B000	45056
C000	49152
D000	53248
$\mathbf{E000}$	57344
F000	61440

0	1	2	3	4	5	6	7	8	9	A	8	c	D	E	F
0000 00000 0001 00016 0002 000032 0003 000048 0004 000064 0005 00006 0007 00012 0008 000144 0008 000144 0009 000144 0008 000140 0008 000176 0000 000172 0000 000124	000001 000033 000049 000065 000081 000097 000113 000129 000145 000161 000177 000193 000193 000225	000002 000018 000034 000050 000066 000082 00018 000114 000130 000146 000162 000178 000178 000194 000210 000226	000003 000019 000051 000067 000083 000099 000115 000131 000147 000163 000179 000195 000211 000211	000004 000020 000052 000068 000084 000100 000116 000132 000148 000164 000180 000196 000196	000005 000021 000037 000053 000069 000085 000101 000117 000133 000149 000165 000181 000197 000213 000229	000006 000022 000034 000054 000070 000086 000102 000134 000134 000150 000166 000182 000198 000214	$\begin{array}{c} 000007\\ 000023\\ 000055\\ 000071\\ 000087\\ 000103\\ 000119\\ 000135\\ 000151\\ 000167\\ 000167\\ 000167\\ 000163\\ 000199\\ 000215\\ 00001215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 000215\\ 0000000000000000000$	000008 00024 00040 00056 00072 00088 00104 00120 000136 000152 000168 000184 000216 000216	000009 000025 000041 000057 000173 000105 000121 000137 000153 000169 000149 000145 000201 000217 000233	000010 000026 000042 000058 000074 000106 000122 000138 000154 000154 000170 000186 000202 000218 000218	000011 000027 000043 000059 000091 000107 000123 000123 000155 000171 000187 000187 000219 000219 000235	000012 000028 000044 000060 000076 0001092 000108 000124 000140 000156 000172 000188 000204 000220 000220	000013 000029 000045 000045 000077 000093 000125 000141 000157 000177 000173 000189 000221 000221	000014 000030 000046 000078 000074 000110 000126 000142 000158 000174 000174 000174 000174 000174	000015 000031 000047 000063 000079 000111 000127 000143 000159 000175 000175 000191 000223 000223
000F 000240	000241	000242	000243	000244	000245	000246	000247	000248	000249	000250	000251	000252	000253	000254	000255
0	1	2	3	4	5	6	7	8	9	۵	в	с	D	E	F
$\begin{array}{cccccc} 0010 & 000256\\ 0011 & 000278\\ 0012 & 000286\\ 0013 & 000286\\ 0013 & 000320\\ 0015 & 000352\\ 0016 & 000352\\ 0017 & 000352\\ 0017 & 000364\\ 0018 & 000384\\ 0018 & 000384\\ 0018 & 000384\\ 0018 & 000384\\ 0018 & 000384\\ 0018 & 000384\\ 0010 & 000384\\ 0010 & 000384\\ 0010 & 000384\\ 0010 & 000384\\ 0010 & 000486\\ 00000 & 00000\\ 00000 & 00000\\ 00000 & 00000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 00000 & 0000\\ 000000 & 0000\\ 000000 & 0000\\ 000000 & 0000\\ 000000 & 0000\\ 000000 & 0000\\ 0000000 & 0000\\ 0000000 & 0000\\ 00000000$	000257 000289 000305 000321 000337 000353 000353 000369 000385 000417 000417 000447 000447 000447 000447 000449 000461 000497	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	000259 000275 000291 000307 000323 000339 000355 000371 000403 000403 000403 000403 000403 000451 000467 000483 000469	$\begin{array}{c} 0 & 0 & 0 & 260 \\ 0 & 0 & 292 \\ 0 & 0 & 308 \\ 0 & 0 & 324 \\ 0 & 0 & 340 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 356 \\ 0 & 0 & 404 \\ 0 & 0 & 420 \\ 0 & 0 & 436 \\ 0 & 0 & 452 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 456 \\ 0 & 0 & 500 \\ \end{array}$	$\begin{array}{c} 0 \ 0 \ 0 \ 2 \ 0 \ 0 \ 2 \ 7 \ 0 \ 0 \ 2 \ 9 \ 0 \ 0 \ 0 \ 2 \ 5 \ 0 \ 0 \ 3 \ 0 \ 0 \ 3 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 5 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 0 \ 0 \ 3 \ 0 \ 0 \ 3 \ 0 \ 0$	$\begin{array}{c} 0 \ 0 \ 0 \ 2 \ 6 \ 2 \ 0 \ 0 \ 2 \ 7 \ 8 \ 0 \ 0 \ 2 \ 7 \ 8 \ 0 \ 0 \ 2 \ 7 \ 8 \ 0 \ 0 \ 2 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 3 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0$	$\begin{array}{c} 0 & 0 & 0 & 263 \\ 0 & 0 & 279 \\ 0 & 0 & 0 & 295 \\ 0 & 0 & 311 \\ 0 & 0 & 327 \\ 0 & 0 & 343 \\ 0 & 0 & 359 \\ 0 & 0 & 359 \\ 0 & 0 & 359 \\ 0 & 0 & 359 \\ 0 & 0 & 359 \\ 0 & 0 & 359 \\ 0 & 0 & 439 \\ 0 & 0 & 439 \\ 0 & 0 & 439 \\ 0 & 0 & 439 \\ 0 & 0 & 455 \\ 0 & 0 & 457 \\ 0 & 0 & 467 \\ 0 & 0 & 50 & 3 \end{array}$	$\begin{array}{c} 0 \ 0 \ 0 \ 2 \ 0 \ 0 \ 0 \ 2 \ 0 \ 0 \$	000265 000281 000297 000313 000345 000345 000341 000377 000393 000409 000425 000441 000457 000473 000489 0004655	000266 000282 000298 000314 000330 000346 000346 000362 000378 000394 000410 000426 000426 000458 000458 000458 000458	000247 000293 000315 000315 000347 000343 000395 000395 000497 000443 000497 0004459 000495 000491 000475	000268 000284 000316 000316 000332 000348 000364 000396 000412 000428 000444 000444 000460 000476 000476 000492 000508	000269 000285 000301 000317 000333 000349 000365 000381 000397 000413 000429 000445 000445 000477 000493 000509	000270 000286 000318 000318 000334 000350 000366 000398 000414 000430 000446 000446 000462 000478 000494 000510	000271 000287 000303 000319 000335 000351 000367 000383 000399 000415 000447 000447 000463 000479 000495
0	1	2	3	4	5	$\int$	7	8	9	۵	B	с	D	E	F
0020 000512 0021 000528 0022 000544 0023 000544 0023 000576 0025 000592 0026 000698 0027 000624 0028 000640 0029 000656 0024 000672 0028 000686 0022 000704 0028 000704 0022 000704	000513 000529 000545 000561 000577 000597 000597 000625 000641 000657 000673 000689 000689 000705 000721 000721	000514 000546 000562 000578 000594 000610 000642 000642 000674 000670 000670 000722 000754	000515 000531 000547 000563 000595 000611 000627 000643 000675 000675 000691 000707 000723 000755	000516 000532 000544 000596 000596 000596 000512 000528 000544 000560 000576 000572 000708 000724 000756	$\begin{array}{c} 0 \ 0 \ 0 \ 5 \ 1 \ 7 \\ 0 \ 0 \ 5 \ 5 \ 3 \ 0 \\ 0 \ 0 \ 5 \ 5 \ 5 \ 5 \ 5 \ 0 \ 0 \ 5 \ 5$	000518 000534 000534 000566 000582 000598 000614 000646 000662 000678 000646 000662 000678 000694 000710 000726 000758	$\begin{array}{c} 0 \ 0 \ 0 \ 5 \ 19 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 6 \ 5 \\ 0 \ 0 \ 5 \ 9 \\ 0 \ 0 \ 5 \ 9 \\ 0 \ 0 \ 5 \ 9 \\ 0 \ 0 \ 5 \ 9 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 5 \ 5 \\ 0 \ 0 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \$	000520 000536 000552 000568 000584 000584 000616 000616 000648 000664 000664 000696 000712 000728 000744 000760	000521 000537 000549 000589 000585 000601 000617 000649 000649 000649 000645 000647 000671 00067 000713 000745 000761	000522 00053A 000554 000586 000602 00061A 000650 000665 000665 000665 000665 000689 000689 000714 000736 000746	000523 000571 000571 000571 000577 000619 000619 000651 000651 000647 000647 000647 000643 000647 000747 000743	000524 000540 000556 000572 000588 000604 000632 000632 000684 000652 000684 000752 000684 000716 000716 000748 000764	000525 000541 000573 000573 000589 000637 000637 000657 000657 000685 000701 000717 000765	0n0526 0n0542 0n0574 0n0574 0n0590 0n0606 0n0622 0n0638 0n0654 0n0654 0n0702 0n0718 0n0734 0n0750 0n0766	000527 000543 000575 000575 000591 000623 000623 000635 000671 000687 000703 000719 000735 000751 000767
0	1	2	3	4	5	6	7	8	9	۵	в	c	D	E	F
0030 000768 0031 000764 0032 000800 0033 000810 0034 00082 0035 000840 0036 000840 0038 000840 0038 00092 0038 000944 0038 000944 0038 000944 0038 000942 0038 000940 0038 00094	000769 000785 000801 000817 000833 000849 000865 000881 000897 000913 000929 000945 000945 000961 000977 000993 001009	000770 000402 000402 000434 000450 000466 000482 000492 00092 000492 000920 00092 00000000	000771 000787 000803 000819 000851 000851 000867 000883 000899 000915 000947 000947 000963 000979 000979 000975 001011	$\begin{array}{c} 0 \ 0 \ 0 \ 7 \ 7 \ 2 \\ 0 \ 0 \ 7 \ 8 \ 0 \\ 0 \ 0 \ 9 \ 2 \ 0 \\ 0 \ 0 \ 9 \ 2 \ 0 \\ 0 \ 0 \ 9 \ 2 \ 0 \\ 0 \ 0 \ 9 \ 2 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 9 \ 1 \ 0 \\ 0 \ 0 \ 1 \ 1 \ 2 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0$	$\begin{array}{c} 001773\\ 001789\\ 000805\\ 001821\\ 0008537\\ 000853\\ 000869\\ 000885\\ 000885\\ 000901\\ 009917\\ 001933\\ 000949\\ 000965\\ 000981\\ 000997\\ 001913 \end{array}$	$\begin{array}{c} 0 \ 0 \ 0 \ 7 \ 7 \ 4 \\ 0 \ 0 \ 7 \ 9 \ 0 \\ 0 \ 0 \ 8 \ 2 \ 2 \\ 0 \ 0 \ 8 \ 3 \ 8 \\ 0 \ 0 \ 8 \ 5 \ 0 \\ 0 \ 0 \ 8 \ 5 \ 0 \\ 0 \ 0 \ 7 \ 0 \ 0 \\ 0 \ 0 \ 7 \ 0 \ 0 \\ 0 \ 0 \ 7 \ 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 0 \ 0 \ 0 \ 0$	000775 000791 000807 000823 000839 000851 000871 000887 000913 000919 000935 000919 000951 000951 000953 000951 000951 000951 000951 000951 000951 000951	000776 000792 000808 000824 000852 000852 000852 000852 000852 000936 000936 000952 000968 000968 000984 001016	000777 000793 000809 000825 000841 000873 000873 000893 000971 000937 000937 000953 000969 000969 000985 001011 001017	000778 000794 000816 000826 000842 000858 000858 000850 000906 000922 000936 000954 000954 000958 000958 000958 000958 000958 000958	000779 000795 000811 000877 000843 000875 000875 000875 000907 000923 000923 000923 000923 000923 000923 000927 000971 000971 000971	000780 000796 000828 000844 000860 000876 000876 000908 000908 000924 000908 000924 000928 000928 000928 000928 000928 000928 000928 000956	000781 000797 000813 000829 000845 000845 000893 000903 000909 000925 000941 000957 000973 000973 000973 000973 000973	000782 000798 000814 000846 000846 000878 000878 000949 000910 000926 000942 000974 000974 000974 000974	$\begin{array}{c} 0 & 0 & 783 \\ 0 & 0 & 799 \\ 0 & 0 & 815 \\ 0 & 0 & 831 \\ 0 & 0 & 863 \\ 0 & 0 & 863 \\ 0 & 0 & 879 \\ 0 & 0 & 895 \\ 0 & 0 & 995 \\ 0 & 0 & 995 \\ 0 & 0 & 995 \\ 0 & 0 & 9975 \\ 0 & 0 & 9975 \\ 0 & 0 & 1 & 0 & 75 \\ 0 & 0 & 1 & 0 & 7 \\ 0 & 1 & 0 & 0 & 7 \\ 0 & 1 & 0 & 23 \\ \end{array}$
0	1	2	3	4	5	6	7	8	9	A	B	10	D	E	F
0040 001024 0041 001040 0042 001056 0043 001072 0044 001088 0045 001107 0047 001132 0049 001152 0049 001164 0044 001184 0049 001200 0044 001232 0045 001232 0045 001232	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	001026 001042 001059 001074 001070 001107 001122 001138 001154 001120 001186 001202 001218 001234 001234 001234	001027 001043 001059 001075 001071 001123 001123 001155 001171 0011273 001203 0012219 001235 001225 001225	001028 001044 001060 001076 001092 001108 001124 001156 001172 001158 001204 001220 001236 001252 001268	001029 001045 001061 001073 0011093 001125 001141 001157 001173 001173 001205 001221 0012237 001253 001269	001030 001046 001062 001078 001078 001126 001126 001126 001158 001174 001174 001174 001228 001238 001254 001270	$\begin{array}{c} 0.010.31\\ 0.010.47\\ 0.01063\\ 0.01079\\ 0.01127\\ 0.01127\\ 0.01143\\ 0.01159\\ 0.01175\\ 0.01175\\ 0.01175\\ 0.01223\\ 0.01223\\ 0.01225\\ 0.01255\\ 0.01271 \end{array}$	001032 001048 001064 001080 001128 001128 001144 001160 001176 001192 001284 001240 001272	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	A 001034 001050 001066 001082 001098 001114 001130 001146 001162 001178 001194 00126 001242 001253 001274	8 001035 001051 001047 001043 001049 001147 001147 001147 001143 001147 001145 001147 001145 001243 001243 001243 001243 001243	001036 001052 001068 001106 001116 001116 001132 001148 001164 001196 001228 001228 001244 001260 001276	011037 001053 001069 001085 0011085 001101 001137 001133 001149 001165 001181 001197 001213 001245 001245 001261 001277	E 0n1038 0n1054 0n1070 0n1102 0n1114 0n1134 0n1134 0n1182 0n1182 0n1188 0n1214 0n1230 0n1246 0n1262 0n1278	+ 001039 001055 001071 001087 001103 001119 001135 001167 001167 001215 001231 001247 001263 001279

0	1	2	3	4	5	6	7	8	9	A	в	C	D	E	F
0050 001280 0051 001296 0052 001312 0053 001340 0055 001340 0056 001376 0056 001376 0058 001496 0059 001424 0054 001496 0055 001472 0055 001472 0055 001504	001281 001297 001313 001329 001345 001361 001377 001393 001409 001425 001441 001457 001447 001473 001489 001505 001521	001282 001314 001314 001330 001362 001362 001378 001410 001426 001442 001458 001474 001474 001474 001506 001506	$\begin{array}{c} 0.01283\\ 0.01299\\ 0.01315\\ 0.01331\\ 0.01347\\ 0.01363\\ 0.01379\\ 0.01395\\ 0.01491\\ 0.01427\\ 0.01423\\ 0.01459\\ 0.01475\\ 0.01491\\ 0.01523\\ \end{array}$	$\begin{array}{c} 001284\\ 001300\\ 001316\\ 001332\\ 001364\\ 001364\\ 001364\\ 001380\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001428\\ 001524\\ \end{array}$	$\begin{array}{c} 0.01235\\ 0.01301\\ 0.01317\\ 0.01333\\ 0.01349\\ 0.01365\\ 0.01381\\ 0.01397\\ 0.01413\\ 0.01493\\ 0.01445\\ 0.01493\\ 0.01493\\ 0.01525\\ 0.01525\\ \end{array}$	$\begin{array}{c} 001286\\ 001302\\ 001318\\ 001334\\ 001350\\ 001366\\ 001382\\ 001382\\ 001414\\ 001430\\ 001446\\ 001446\\ 001446\\ 001478\\ 001478\\ 001478\\ 001478\\ 001510\\ 001526 \end{array}$	$\begin{array}{c} 0.01287\\ 0.01303\\ 0.01319\\ 0.01351\\ 0.01351\\ 0.01367\\ 0.01383\\ 0.01399\\ 0.01415\\ 0.01431\\ 0.01431\\ 0.01431\\ 0.01447\\ 0.01463\\ 0.01479\\ 0.01495\\ 0.01527\\ \end{array}$	$\begin{array}{c} 0.01289\\ 0.01304\\ 0.01320\\ 0.01322\\ 0.01352\\ 0.01368\\ 0.01368\\ 0.01368\\ 0.01460\\ 0.01416\\ 0.01432\\ 0.01446\\ 0.01432\\ 0.01464\\ 0.01480\\ 0.01496\\ 0.01512\\ 0.01528\\ 0.01528\\ \end{array}$	001289 001305 001321 001337 001369 001369 001401 001417 001433 001449 001465 001481 001497 001513 001529	001290 001306 001322 001334 001354 001370 001386 001402 001418 001434 001434 001434 001438 001438 001438 001438 001498 001514	001291 001307 001303 001339 001355 001371 001403 001403 001455 001451 001403 001531	$\begin{array}{c} 0 & 0 & 1 & 2 & 9 & 2 \\ 0 & 0 & 1 & 3 & 0 & 8 \\ 0 & 0 & 1 & 3 & 2 & 4 \\ 0 & 0 & 1 & 3 & 5 & 0 \\ 0 & 0 & 1 & 3 & 7 & 2 \\ 0 & 0 & 1 & 3 & 6 & 8 \\ 0 & 0 & 1 & 4 & 0 & 1 & 4 & 2 \\ 0 & 0 & 1 & 4 & 5 & 0 \\ 0 & 0 & 1 & 4 & 5 & 0 \\ 0 & 0 & 1 & 4 & 5 & 0 \\ 0 & 0 & 1 & 4 & 6 & 8 \\ 0 & 0 & 1 & 4 & 5 & 0 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ 0 & 0 & 1 & 5 & 1 & 6 \\ \end{array}$	001293 001325 001341 001357 001373 001373 001405 001405 001451 0014517 001533	0n1294 001310 0n1342 0n1358 0n1374 011390 001406 001422 0n1454 001454 001458 001458 001518 0n1534	$\begin{array}{c} 001295\\ 001311\\ 001327\\ 001373\\ 001375\\ 001375\\ 001391\\ 001407\\ 001473\\ 001455\\ 001487\\ 001487\\ 0014519\\ 001535\\ \end{array}$
0	1	2	3	4	5	6	7	8	9	۵	B	с	D	E	F
0060 001536 0061 001558 0062 001568 0063 001568 0065 001616 0066 001632 0067 001648 0068 001648 0068 001648 0068 001648 0068 001744 0066 001744 0066 001744 0066 00174	001537 001553 001569 001585 001601 001617 001633 001649 001665 001681 001697 001713 001713 001729 001745 001761 001777	001538 001554 001570 001586 001602 001618 001630 001650 001666 001682 001698 001714 001746 001762 001778	001555 001555 001571 001587 001603 001619 001655 001651 001667 001683 001699 001715 001731 001747 001763 001779	001540 001552 001588 001588 001520 001532 001552 001568 001552 001568 001780 001716 001732 001748 001764 001780	$001541 \\ 001557 \\ 001573 \\ 001589 \\ 001605 \\ 001621 \\ 001637 \\ 001653 \\ 001669 \\ 001701 \\ 001717 \\ 001770 \\ 001749 \\ 001765 \\ 001781 \\ 0$	001542 001558 001574 001590 001606 001622 001638 001654 001654 001656 001702 001718 001730 001766 001782	$001543 \\ 001575 \\ 001575 \\ 001575 \\ 001621 \\ 001623 \\ 001639 \\ 001655 \\ 001671 \\ 001687 \\ 001703 \\ 001719 \\ 001735 \\ 001751 \\ 001767 \\ 001783 \\ 0$	001544 001560 001592 01608 001624 001650 001650 001672 001688 001704 001720 001736 001752 001768 001784	001545 001561 001577 001609 001625 001641 001657 001673 001775 001721 001737 001753 001769 001785	001546 001562 001574 001594 001626 001626 001642 001658 001674 001706 001722 001738 001754 001754	001547 001543 001543 001643 001697 001643 001697 001697 001697 001697 001793 001793 001793 001795 001755 001771 001787	001548 001564 001580 001596 001628 001644 001644 001640 001728 001724 001726 001756 001778 001778	001549 001565 001561 001597 001613 001629 001645 001661 001677 001693 001709 001725 001741 001757 001773 001773	001550 001566 001582 001598 001614 001630 001646 001678 001678 001678 001710 001726 001774 001774 001774	001551 001567 001583 001599 001615 001631 001647 0016679 001695 001711 001727 001743 001759 001759 001775
0	1	2	3	4	5	6	7	8	9	۵	B	с	D	E	F
0070 001792 0071 001808 0072 001824 0073 001824 0073 001856 0075 001856 0075 001872 0076 001888 0077 001904 0078 001920 0079 001936 0074 001952 0076 001968 007C 001968 007C 001968 007C 001968 007F 002016	$\begin{array}{c} 001793\\ 001809\\ 001825\\ 001841\\ 001857\\ 001873\\ 001889\\ 001905\\ 001905\\ 001921\\ 001937\\ 001953\\ 001969\\ 001985\\ 001985\\ 002011\\ 002017\\ 002033\\ \end{array}$	001794 001810 001826 001826 001842 001874 001906 001906 001922 001954 001954 001970 001970 001986 002002	001795 001811 001827 001843 001859 001875 001891 001907 001923 001955 001971 001925 001971 001987 002019 002019	001796 001912 001928 001944 001960 001976 001908 001924 001940 001976 001972 001978 001972 001988 002004 002020 002036	$\begin{array}{c} 001797\\ 001813\\ 001829\\ 001845\\ 001845\\ 001861\\ 001877\\ 001893\\ 001909\\ 001925\\ 001941\\ 001957\\ 001973\\ 001973\\ 001973\\ 001973\\ 002005\\ 002021\\ 002037\\ \end{array}$	001798 001814 001830 001846 001862 001978 0019394 001942 001942 001958 001974 001958 001974 001972 002026 002022 002038	001799 001815 001831 001847 001863 001879 001895 001911 001927 001943 001959 001959 001959 001959 001959 001959 001953 002023 002023	001800 001816 001932 001848 001864 001860 001912 001928 001944 001960 001976 001976 001976 002024 002024	001801 001817 001833 001849 001865 001881 001897 001913 001929 001945 001961 001961 001993 002025 002041	001802 00181A 001834 001850 001862 001882 001894 001914 001930 001946 001962 001994 001962 001978 001994 002010 002026 002042	001803 001819 001855 001851 001857 001867 001867 001915 001915 001947 001947 001947 001947 001947 001947 001995 002011	001804 001836 001836 001852 001868 001884 001916 001916 001932 001948 001964 001964 001968 002012 002012 002044	001805 001821 001853 001853 001865 001901 001917 001933 001949 001965 001981 001997 002013 002013 002045	011806 011822 011838 011854 001854 001854 001902 011918 001934 001950 001966 001982 001998 002014 002014 002046	$\begin{array}{c} 0.01807\\ 0.01823\\ 0.01839\\ 0.01855\\ 0.01871\\ 0.01887\\ 0.01903\\ 0.01903\\ 0.01919\\ 0.01955\\ 0.01951\\ 0.01967\\ 0.01983\\ 0.019983\\ 0.01999\\ 0.02015\\ 0.02015\\ 0.02047\\ 0.02047\\ \end{array}$
0	1	2	3	4	5	6	7	8	9	A	8	с	D	£	F
0080 002048 0081 002060 0082 002080 0083 002096 0084 002112 0085 002140 0086 002140 0088 002160 0088 002160 0088 002192 0084 002208 0080 002224 0080 002224 008C 002240 008E 002224	002049 002065 002081 002129 002129 002145 002145 002145 002161 002177 002193 002293 0022957 002257 002273 002289	002050 002062 002082 002198 002114 002130 002146 002162 002178 002194 002210 002274 002258 002258 002274 002258	002051 002063 002083 002199 002115 002131 002147 002163 002179 002295 002211 002243 002259 002259 002291	002052 002068 002068 002100 002132 002148 002164 002164 002164 002216 002212 002248 002228 002244 002260 002276 002276	002053 002069 002085 002101 002113 002149 002165 002165 002181 002197 002213 002245 002265 002265 002265 002293	$\begin{array}{c} 0 & 2 & 0 & 5 & 4 \\ 0 & 2 & 0 & 7 & 0 \\ 0 & 2 & 2 & 0 & 6 \\ 0 & 2 & 1 & 0 & 2 \\ 0 & 2 & 1 & 1 & 3 & 4 \\ 0 & 0 & 2 & 1 & 3 & 4 \\ 0 & 0 & 2 & 1 & 5 & 0 \\ 0 & 0 & 2 & 1 & 6 & 0 \\ 0 & 0 & 2 & 1 & 6 & 0 \\ 0 & 0 & 2 & 2 & 3 & 0 \\ 0 & 0 & 2 & 2 & 4 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 0 & 2 & 2 & 5 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0$	002055 002071 002103 002113 002135 002151 002167 002183 002199 002215 002247 002247 002247 002247 0022279 002295	002056 002072 002088 002104 002136 002136 002136 002168 002168 0022168 0022168 002260 002216 002260 002248 002264 002264	002057 002073 002079 002105 002137 002153 002169 002185 0022169 002285 002201 002233 002249 002285 002281 002297	002058 002074 002090 002106 002122 002138 002154 002154 002170 002186 002202 0022186 002202 002218 002202 002226 002282 002282	002059 002075 002091 002107 002123 002170 002171 002171 002203 002235 002235 002251 002283 002283 002299	002060 002076 002092 002108 002140 002156 002172 002188 002204 002220 002286 002256 002256 002256 002258 002284 002300	002061 002077 002093 002125 002141 002157 002173 002189 002205 002205 002237 002253 002285 002285 002301	002062 0n2078 0n2078 002140 002140 002142 002159 002174 002190 0n2206 0n2228 002254 002254 002254 002266 002206	002063 002079 002095 002111 002127 002143 002159 002175 002191 002207 002223 002255 002255 002255 002267 002287
0	1	2	3	4	5	5	7	8	9	A	B	c	D	E	F
0090 0r2304 0091 0r2320 0092 0r2335 0093 0r2352 0094 0r2352 0095 0r2352 0096 0r2400 0097 0r2400 0097 0r2416 0099 0r2448 0094 0r2448 0094 0r2448 0094 0r2480 0090 0r2548 0090 0r2512	02305 02321 02337 02353 02353 02369 02401 02417 02443 002443 002445 0024481 0024481 0024481 002497 002513 002529 002545	02306 02332 02334 02354 02354 02354 022402 02414 02450 024450 024450 024450 024450 02450 02450 02450 02450 02450 02254 02254 02254 02254 022450 02254 02254 022450 022450 022450 022450 022450 02254 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022450 022546 022546 022546 022554 022554 022554 022554 022554 022554 022554 022554	$\begin{array}{c} 0 & 2 & 3 & 0 & 7 \\ 0 & 0 & 2 & 3 & 2 & 3 \\ 0 & 0 & 2 & 3 & 5 & 5 \\ 0 & 2 & 3 & 5 & 7 & 1 \\ 0 & 0 & 2 & 3 & 7 & 1 \\ 0 & 0 & 2 & 4 & 7 & 3 \\ 0 & 0 & 2 & 4 & 3 & 5 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 4 & 5 & 1 \\ 0 & 0 & 2 & 5 & 4 & 5 \\ 0 & 0 & 2 & 5 & 3 & 1 \\ 0 & 0 & 2 & 5 & 4 & 7 \\ 0 & 0 & 2 & 5 & 4 & 7 \\ 0 & 0 & 2 & 5 & 4 & 7 \\ \end{array}$	$\begin{array}{c} 0 & 2 & 3 & 0 & 8 \\ 0 & 0 & 2 & 3 & 2 & 4 \\ 0 & 0 & 2 & 3 & 5 & 6 \\ 0 & 0 & 2 & 3 & 5 & 6 \\ 0 & 0 & 2 & 3 & 5 & 6 \\ 0 & 0 & 2 & 3 & 8 & 6 \\ 0 & 0 & 2 & 4 & 0 & 4 \\ 0 & 0 & 2 & 4 & 0 & 4 \\ 0 & 0 & 2 & 4 & 6 & 4 \\ 0 & 0 & 2 & 4 & 6 & 4 \\ 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 0 & 2 & 5 & 1 & 6 \\ 0 & 0 & 0 & 0 & 0 & 2 & 5 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0$	$\begin{array}{c} 0 & 2 & 3 & 0 & 9 \\ 0 & 2 & 3 & 2 & 5 \\ 0 & 0 & 2 & 3 & 4 & 1 \\ 0 & 0 & 2 & 3 & 5 & 7 & 3 \\ 0 & 0 & 2 & 3 & 5 & 7 & 3 \\ 0 & 0 & 2 & 3 & 4 & 7 & 5 \\ 0 & 0 & 2 & 4 & 2 & 4 & 5 & 3 \\ 0 & 0 & 2 & 4 & 5 & 3 & 5 & 0 \\ 0 & 0 & 2 & 4 & 5 & 3 & 5 & 0 \\ 0 & 0 & 2 & 4 & 5 & 3 & 5 & 0 \\ 0 & 0 & 2 & 5 & 0 & 1 & 0 \\ 0 & 0 & 2 & 5 & 0 & 1 & 0 \\ 0 & 0 & 2 & 5 & 0 & 1 & 0 \\ 0 & 0 & 2 & 5 & 0 & 1 & 0 \\ 0 & 0 & 2 & 5 & 0 & 1 & 0 \\ 0 & 0 & 0 & 2 & 5 & 3 & 3 \\ 0 & 0 & 0 & 2 & 5 & 4 & 9 \end{array}$	002310 002326 002358 002358 002374 002406 002428 002438 002438 002454 002454 002454 002502 002518 002534	$\begin{array}{c} 0 & 0 & 2 & 3 & 1 & 1 \\ 0 & 0 & 2 & 3 & 2 & 7 & 5 \\ 0 & 0 & 2 & 3 & 5 & 9 & 0 & 0 & 2 & 3 & 7 & 5 \\ 0 & 0 & 2 & 3 & 7 & 5 & 0 & 0 & 2 & 3 & 9 & 0 & 0 & 2 & 4 & 3 & 0 & 0 & 2 & 4 & 3 & 0 & 0 & 2 & 4 & 5 & 5 & 0 & 0 & 2 & 4 & 5 & 5 & 0 & 0 & 2 & 4 & 5 & 1 & 0 & 0 & 2 & 4 & 5 & 1 & 0 & 0 & 2 & 4 & 5 & 0 & 0 & 2 & 4 & 5 & 0 & 0 & 2 & 4 & 5 & 0 & 0 & 2 & 4 & 5 & 0 & 0 & 2 & 5 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$	002312 002328 002344 002392 002392 002424 002424 002424 002456 002456 002456 0024520 0025204 002552	002313 002329 002345 002345 002377 002393 002409 002425 0024419 0024457 0024457 0024457 0024457 0024459 0024531 0025237 002553	$\begin{array}{c} & & \\$	02315 022341 022347 022347 022347 022379 02241 02242 02242 022459 022459 022459 022459 022459 02255 025539 025539	002332 002348 002348 002364 002396 002428 002428 002428 002444 002460 002476 002476 00249 002460 002556	0 2317 0 2333 0 2349 0 2365 0 2381 0 2397 0 2429 0 24451 0 24451 0 24451 0 24451 0 24451 0 24451 0 245509 0 2555 0 25557	C 0 2 318 0 2 334 0 2 2 350 0 1 2 3 66 0 2 2 3 82 0 2 3 98 0 2 4 14 0 2 4 4 30 0 2 4 4 42 0 1 2 4 4 42 0 1 2 4 4 42 0 1 2 4 4 62 0 1 2 4 4 62 0 1 2 4 7 8 0 1 2 4 52 0 1 2 5 2 1 0 0 1 2 5 5 8	$\begin{array}{c} 0 & 2 & 3 & 1 \\ 0 & 0 & 2 & 3 & 5 \\ 0 & 0 & 2 & 3 & 5 \\ 0 & 0 & 2 & 3 & 6 \\ 0 & 0 & 2 & 3 & 9 \\ 0 & 0 & 2 & 4 & 3 \\ 0 & 0 & 2 & 4 & 3 \\ 0 & 0 & 2 & 4 & 3 \\ 0 & 0 & 2 & 4 & 3 \\ 0 & 0 & 2 & 4 & 6 \\ 0 & 0 & 2 & 4 & 5 \\ 0 & 0 & 2 & 4 & 9 \\ 0 & 0 & 2 & 5 & 1 \\ 0 & 0 & 2 & 5 & 4 \\ 0 & 0 & 2 & 5 & 5 \\ 0 & 0 & 2 & 5 & 5 \\ \end{array}$

0	1	2	3	4	5	6	7	8	9	A	в	c	D	E	F
00A0 002560 00A1 002572 00A3 002692 00A3 002692 00A4 002692 00A4 002624 00A5 002672 00A8 002672 00A8 002704 00A8 002704 00A8 002704 00A8 002706 00A8 002706 00A8 002768	002561 002577 002593 002609 002625 002641 002657 002673 002673 002705 002721 002737 002737 002753 002769	002562 002578 002594 002610 002626 002642 002658 002674 002690 002706 002722 002738 002754 002754	002563 002579 002595 002611 002627 002643 002659 002675 002691 002707 002723 ~ 002753 002755 002751 002751	002564 002580 002596 002612 002628 002644 00260 002676 002592 002708 002708 002724 002740 002750 002752	002565 002581 002597 002613 002645 002665 002665 002693 002709 002709 002725 002741 002757 002773 002773	002566 002582 002614 002630 002646 002662 002578 002694 002710 002726 002742 002758 002758 002758	002567 002583 002615 002647 002663 002679 002663 002679 002695 002711 002727 002743 002759 002759 002759 002759	002568 002584 002616 002616 002648 002664 002680 002696 002712 002728 002744 002740 002740 0027760	002569 002585 002601 002617 002643 002665 002681 002697 002713 002729 002745 002741 002774 002777 00279	002570 002586 002602 002618 002634 002650 002666 002682 002714 002730 002746 002762 002774 002774 002774	002571 002587 002613 002619 002635 002651 002667 002687 002715 002715 002715 002747 002747 002743 002745 002755 002811	002572 002588 002604 002636 002652 002668 002668 002684 002710 002732 002748 002748 002764 002780 002796	002573 002589 002605 002621 002637 002653 002663 002665 002701 002717 002733 002749 002745 002781 002797 002813	012574 012590 012606 012622 012638 012654 012654 012656 012702 012718 012718 012718 012750 012766 012782 0127982 01279814	002575 002591 002607 002623 002655 002655 002671 002703 002719 002735 002751 002767 002783 002799 002815
UUAF 002800	002801	002802	002803	002904	002805	002000	002007	002300	002007	002.10	102011	007012	002010	000011	000010
0	1	2	3	4	5	6	7	8	9	۵	8	с	D	E	F
0080 002816 0081 002832 0082 002848 0083 002848 0083 002856 0086 002912 0086 002912 0086 002912 0086 002928 0086 002928 0088 002928 0088 002926 0088 002926 0088 002926 0080 00205 0080 003024 0080 00305	002817 002833 002849 002865 002861 002913 002945 002945 002945 002977 002977 002970 002975 003025 003025 003057	002818 002834 002830 002866 002882 002898 002914 002946 002946 002946 002946 002946 002978 002978 002958 002958 002958 002958 003010 003026 003028 003058	002819 002835 002851 002867 002883 002899 002915 002947 002947 002947 002947 002947 00295 003011 003027 003023 003059	$\begin{array}{c} 002920\\ 002936\\ 002952\\ 002963\\ 00290\\ 002900\\ 002916\\ 002932\\ 002948\\ 002948\\ 002948\\ 002948\\ 002980\\ 003012\\ 003012\\ 003028\\ 003044\\ 003960 \end{array}$	002821 002837 002853 002869 002901 002901 002901 002949 002965 002965 002965 002981 002997 003013 003029 003045 003061	002822 002838 002836 002954 002902 002918 002934 002950 002966 002962 002968 002968 002968 003014 003010 003046 003062	002823 002839 002855 002871 002903 002903 002919 002935 002951 002967 002963 002983 002983 002999 003015 003031 003047 003063	002824 002856 002856 002872 002904 002904 002920 002936 002952 002968 002984 002984 002984 003016 003016 003016 003048 003064	002825 002841 002857 002873 002879 002905 002905 002953 002969 002985 002975 00301 00305 005 00305 005 005 005 005 005 005	002826 002858 002858 002874 002906 002906 002928 002928 002954 002954 002954 002956 002986 003018 0030318 003050 003066	02827 02843 02859 02859 02859 02891 02907 0293 02939 02955 02955 02955 02971 02987 02985 02955 02955 02955 02955 02955 02955 02955 002951 003019 003051 003051	002828 002844 002876 002876 002908 002908 002924 002924 002926 002956 002972 002988 003004 003020 003036 003052 003068	002829 002845 002861 002877 002909 002925 002941 002957 002973 002973 002973 002989 003005 003021 003037 003053 003069	002830 002846 002878 002878 002878 002910 002926 002958 002958 002958 002958 002958 002958 003006 003022 003006 003022 003054 003054	$02831 \\ 002847 \\ 002863 \\ 002879 \\ 002895 \\ 002911 \\ 002927 \\ 002959 \\ 002959 \\ 002975 \\ 002975 \\ 002975 \\ 002975 \\ 002975 \\ 002075 \\ 002075 \\ 002075 \\ 002075 \\ 002075 \\ 002075 \\ 002075 \\ 002075 \\ 0000771 \\ 0000071 \\ 00007000000 \\ 000070 \\ 000070 \\ 000070 \\ 000070 \\ 000070 \\ 000070 \\ 0000$
0	1	2	3	4	5	6	7	8	9	۵	в	c	D	E	F
00C0 003072 00C1 003083 00C2 003104 00C3 003104 00C5 003152 00C6 003152 00C6 003152 00C6 003164 00C7 003164 00C7 003716 00C7 003716 00C2 003716 00CC 00326 00CC 00326 00CC 00326	$\begin{array}{c} 0 \ 0 \ 3 \ 0 \ 7 \ 3 \ 0 \ 3 \ 0 \ 3 \ 0 \ 3 \ 1 \ 0 \ 3 \ 1 \ 2 \ 0 \ 3 \ 1 \ 2 \ 1 \ 2 \ 0 \ 3 \ 1 \ 2 \ 1 \ 1$	003074 003090 003106 003122 00313P 003154 003170 003186 003202 003218 003234 003250 003266 003282 003298 003298	$\begin{array}{c} 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 $	$\begin{array}{c} 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 $	$\begin{array}{c} 0 & 3 & 0 & 7 \\ 0 & 0 & 3 & 0 & 9 \\ 0 & 3 & 1 & 0 \\ 0 & 3 & 1 & 2 \\ 0 & 3 & 1 & 2 \\ 0 & 3 & 1 & 7 \\ 0 & 3 & 1 & 7 \\ 0 & 3 & 1 & 7 \\ 0 & 3 & 2 & 7 \\ 0 & 3 & 2 & 7 \\ 0 & 3 & 2 & 5 \\ 0 & 3 & 2 & 6 \\ 0 & 3 & 3 & 1 \\ 0 & 3 & 1 & 7 \\ \end{array}$	$\begin{array}{c} 0 \ 0 \ 3 \ 0 \ 7 \ 8 \\ 0 \ 0 \ 3 \ 0 \ 9 \ 4 \\ 0 \ 3 \ 1 \ 0 \\ 0 \ 3 \ 1 \ 2 \ 6 \\ 0 \ 3 \ 1 \ 2 \ 6 \\ 0 \ 3 \ 1 \ 2 \ 6 \\ 0 \ 3 \ 1 \ 2 \ 6 \\ 0 \ 3 \ 1 \ 2 \ 2 \\ 0 \ 3 \ 1 \ 2 \ 2 \\ 0 \ 3 \ 1 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 2 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \\ 0 \ 3 \ 3 \ 1 \ 2 \ 3 \ 3 \ 3 \ 1 \ 2 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3 \ 3$	$\begin{array}{c} 0 \ 0 \ 3 \ 0 \ 7 \ 9 \\ 0 \ 0 \ 3 \ 0 \ 7 \ 9 \\ 0 \ 3 \ 0 \ 3 \ 1 \ 1 \\ 0 \ 3 \ 1 \ 2 \ 7 \\ 0 \ 3 \ 1 \ 2 \ 7 \\ 0 \ 3 \ 1 \ 7 \ 5 \\ 0 \ 3 \ 1 \ 7 \ 5 \\ 0 \ 3 \ 2 \ 3 \ 7 \\ 0 \ 3 \ 2 \ 3 \ 7 \\ 0 \ 3 \ 2 \ 3 \ 7 \\ 0 \ 3 \ 2 \ 7 \\ 0 \ 3 \ 2 \ 3 \ 1 \\ 0 \ 3 \ 3 \ 1 \ 9 \\ 0 \ 3 \ 1 \ 9 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$	003096 003122 003128 003144 003160 003176 003192 003206 003224 003240 003240 003272 003288 003208	$\begin{array}{c} 0 \ 3 \ 0 \ 4 \ 1 \ 0 \ 3 \ 0 \ 3 \ 1 \ 4 \ 5 \ 0 \ 3 \ 1 \ 2 \ 9 \ 0 \ 3 \ 1 \ 4 \ 5 \ 0 \ 3 \ 1 \ 4 \ 5 \ 0 \ 3 \ 1 \ 4 \ 5 \ 0 \ 3 \ 1 \ 4 \ 5 \ 1 \ 1 \ 2 \ 1 \ 5 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$	003082 00309A 003114 003130 003144 003162 003174 003194 003210 003224 003224 003257 003257 003290 003306 003322	03000 003115 003137 003147 003147 003147 003147 003147 003297 003297 003297 003297 003297 003297 003297 003297 003297 003397 003397	$\begin{array}{c} 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 $	$\begin{array}{c} 0 & 3 & 0 & 8 \\ 0 & 0 & 3 & 1 & 0 \\ 0 & 0 & 3 & 1 & 1 \\ 0 & 0 & 3 & 1 & 0 \\ 0 & 0 & 3 & 1 & 4 & 9 \\ 0 & 0 & 3 & 1 & 6 & 9 \\ 0 & 0 & 3 & 1 & 6 & 1 \\ 0 & 0 & 3 & 1 & 0 & 1 \\ 0 & 0 & 3 & 2 & 0 & 1 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 2 & 7 & 7 \\ 0 & 0 & 3 & 3 & 2 & 7 \\ 0 & 0 & 3 & 3 & 2 & 7 \\ 0 & 0 & 3 & 3 & 2 & 7 \\ 0 & 0 & 3 & 3 & 2 & 7 \\ 0 & 0 & 3 & 3 & 2 & 7 \end{array}$	003086 003102 003118 003134 003150 003160 003160 003198 003298 003298 003278 003278 003278 003278 003278 003278 003278	$\begin{array}{c} 003087\\ 003103\\ 003119\\ 003135\\ 003151\\ 003151\\ 003167\\ 003183\\ 003183\\ 003215\\ 003247\\ 003243\\ 003243\\ 0032279\\ 0032295\\ 003327\\ \end{array}$
		2	3	4	5	2	7	8	9	A	в	~	D	E	F
0 00D0 0n3328 00D1 0n3344 00D2 0n3364 00D3 0n3376 00D4 0n3376 00D5 0n3468 00D9 0n3428 00D9 0n3426 00D9 0n3456 00D9 0n3456 00D0 003556 00DE 0n3568	$1 \\ 0.3329 \\ 0.3345 \\ 0.3345 \\ 0.3373 \\ 0.3373 \\ 0.3409 \\ 0.3425 \\ 0.3441 \\ 0.3457 \\ 0.3473 \\ 0.3489 \\ 0.03505 \\ 0.03505 \\ 0.03557 \\ 0.03569 \\ 0$	2 003330 003346 003362 003394 003410 003426 003458 003458 003458 003506 003506 003527 003570	5 003331 003347 003363 003379 003395 003411 003427 003443 003447 003443 003445 003445 003457 003571	4 0033348 003348 003360 003412 003428 003428 003444 003460 003460 003460 003460 003460 003524 003524 003556 003572	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 3 \\ 3 \\ 3 \\ 0 \\ 0 \\ 3 \\ 3 \\$	6 003334 003350 003366 003382 003414 003430 003446 003462 003478 003494 003526 003526 003558 003574	$^{\prime}$	2 003336 003352 003364 003400 003416 003446 003464 003464 003464 003464 003512 003512 003546 003546	003337 003353 003385 003401 003417 003433 003449 003465 003465 003465 003465 003465 003513 003529 003545 003561 003577	A 003334 003354 003370 003386 003414 003434 003456 003466 003469 003469 003469 003514 003514 0035546 003578	03339 03371 03371 03371 03403 03419 03455 03451 03451 03547 03515 03557 03579	C 003350 003356 003372 003388 003404 003420 003436 003452 003464 003516 003516 0035464 003580	0 0 3 3 4 1 0 0 3 3 57 1 0 3 3 73 0 0 3 3 79 1 0 3 4 95 1 0 3 4 95 1 0 3 4 95 1 0 3 4 95 1 0 3 4 53 1 0 3 4 69 1 0 3 5 1 7 1 0 3 5 1 7 1 0 3 5 1 7 1 0 3 5 4 5 0 0 3 5 4 5 0 0 3 5 4 1 0 0 3 5 4 5 0 0 3 5 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	C 0 n 3 3 4 2 0 n 3 3 5 8 0 n 3 3 7 4 0 n 3 4 0 6 0 n 3 4 0 6 0 n 3 4 9 6 0 n 3 4 9 6 0 n 3 4 5 0 0 n 3 4 5 4 0 n 3 5 1 8 0 n 3 5 1 8 0 n 3 5 1 8 0 n 3 5 5 6 0 n 3 5 8 2	$\begin{array}{c} & & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \\ & 0 \\ & 3 \\ & 3 \\ & 0 \\ & 3 \\ & 3 \\ & 0 \\ & 3 \\ & 3 \\ & 0 \\ & 3 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 0 \\ & 3 \\ & 5 \\ & 5 \\ & 0 \\ & 3 \\ & 5 \\ & 5 \\ & 0 \\ & 5 \\ & 5 \\ & 5 \\ & 0 \\ & 5$
0	1	2	3	4	5	6	7	8	9	A	8	с	D	E	F
00F0 0.3584 00F1 0.3600 00E2 0.3632 00F4 0.3642 00E5 0.3642 00E5 0.3644 00E5 0.3644 00E7 0.3646 00E7 0.3646 00E7 0.3646 00E7 0.3726 00F9 0.3744 00EB 0.3744 00F0 0.3776 00FD 0.3792 00FE 0.13808 00FF 0.3824	003585 003601 003633 003649 003665 003681 003697 003745 003745 003761 003761 003777 003761 003761 003793 003809 003825	003586 003602 003618 003634 003550 003666 003682 003598 003714 003730 003744 003779 003779 003794 00379	003587 003613 003635 003651 003651 003667 003683 003699 003715 003747 003763 00379 00379 00379 00379	003588 003504 003504 003552 003552 003564 003716 003748 003748 0037480 0037480 0037980 0037980 003792	003589 003605 003621 003653 003653 003655 003701 003717 003749 003749 003745 003797 003791 003797 003813 003829	003590 003606 003622 003654 003654 003654 003702 003718 003734 003750 003766 003782 003782 003782 0037834 003814	$\begin{array}{c} 0 \ 0 \ 3 \ 5 \ 9 \ 1 \\ 0 \ 0 \ 3 \ 6 \ 0 \ 7 \\ 0 \ 3 \ 6 \ 3 \ 9 \\ 0 \ 3 \ 6 \ 5 \ 5 \\ 0 \ 3 \ 6 \ 5 \ 5 \\ 0 \ 3 \ 6 \ 5 \ 5 \\ 0 \ 3 \ 6 \ 5 \ 5 \\ 0 \ 3 \ 6 \ 5 \ 5 \\ 0 \ 3 \ 7 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5 \ 5$	003592 003608 003640 003656 003656 003672 003688 003704 003720 003736 003756 0037568 003768 003768 003784	$\begin{array}{c} 0 \ 0 \ 3593 \\ 0 \ 0 \ 3609 \\ 0 \ 36657 \\ 0 \ 36657 \\ 0 \ 36657 \\ 0 \ 3675 \\ 0 \ 36757 \\ 0 \ 3775 \\ 0 \ 3775 \\ 0 \ 3775 \\ 0 \ 3775 \\ 0 \ 3785 \\ 0 \ 3785 \\ 0 \ 3785 \\ 0 \ 3817 \\ 0 \ 3833 \\ \end{array}$	003594 003610 003626 003658 003658 003674 003658 003706 003706 003706 003722 003738 003754 003754 003786 003818 003818	003595 03595 03691 036673 003673 003679 003797 003797 003797 003797 003797 003797 003819 003819 003819	003596 003612 00364 003664 003660 003676 003724 003724 003740 003756 003772 003788 003788 003804 003804	003597 003613 003645 003645 003661 003677 003709 003725 003757 003757 003757 003757 003789 003805 003805 003821 003837	003598 003614 003630 003646 003646 003678 003710 003710 003726 003742 003758 003774 003758 003774 003758 003758 003758 003808	$\begin{array}{c} 0 & 3 \\ 0 & 3 \\ 0 & 3 \\ 0 & 3 \\ 6 \\ 0 & 3 \\ 6 \\ 7 \\ 0 \\ 0 \\ 3 \\ 6 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 7 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 8 \\ 9 \\ 0 \\ 0 \\ 3 \\ 9 \\ 0 \\ 0 \\ 3 \\ 9 \\ 0 \\ 0 \\ 3 \\ 9 \\ 0 \\ 0 \\ 3 \\ 9 \\ 0 \\ 0 \\ 3 \\ 9 \\ 0 \\ 0 \\ 3 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0$

D	1	2	3	4	5	6	7	*	9	A	8	С	D	E	F
00F0 003876 00F1 003856 00F2 003872 00F3 003878 00F4 073904 00F5 00392 00F6 00392 00F6 00392 00F6 00392 00F8 003968 00F9 003968 00F9 004040 00FC 004032 00FD 004048 00FE 004080	$\begin{array}{c} 0.3841\\ 0.3857\\ 0.3857\\ 0.3869\\ 0.3905\\ 0.3905\\ 0.3921\\ 0.3957\\ 0.3957\\ 0.3957\\ 0.3969\\ 0.3985\\ 0.4001\\ 0.4001\\ 0.4017\\ 0.04033\\ 0.04049\\ 0.04081\\ 0.4081\\ 0.4081\\ \end{array}$	003542 013454 013474 003490 003490 003490 003422 003454 003454 003454 003454 003454 003450 003454 004402 004405 0044050 004082	003843 003859 003875 003891 003907 003923 003955 003955 003955 003967 003987 003987 004003 004003 004051 004067 004083	003944 003960 003976 003992 003908 003924 003940 003956 003972 003956 003972 003988 004004 004020 004036 004052 004058 004058	$\begin{array}{c} 003845\\ 003861\\ 003877\\ 003893\\ 003909\\ 003925\\ 003941\\ 003957\\ 003957\\ 003973\\ 003973\\ 003973\\ 003973\\ 004005\\ 04005\\ 04065\\ 004065\\ 004065\\ \end{array}$	003346 003462 003478 003910 003926 003926 003928 003958 003974 003958 003974 003990 004006 00402 004038 004054 004054	$\begin{array}{c} 0 \ 0 \ 3 \ 8 \ 4 \ 7 \\ 0 \ 0 \ 3 \ 8 \ 6 \ 3 \ 8 \ 5 \\ 0 \ 3 \ 8 \ 5 \ 7 \ 9 \\ 0 \ 3 \ 8 \ 7 \ 9 \\ 0 \ 3 \ 8 \ 7 \ 9 \\ 0 \ 3 \ 8 \ 7 \ 9 \\ 0 \ 3 \ 9 \ 5 \\ 0 \ 3 \ 9 \ 5 \\ 0 \ 3 \ 9 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 3 \ 9 \ 7 \ 5 \\ 0 \ 4 \ 0 \ 7 \ 7 \\ 0 \ 4 \ 0 \ 7 \ 7 \\ 0 \ 4 \ 0 \ 7 \ 7 \\ 0 \ 4 \ 0 \ 8 \ 7 \ 8 \ 8 \ 8 \ 8 \ 8 \ 8 \ 8 \ 8$	003848 003864 003860 003896 003912 003928 003944 003960 003976 003976 003992 004008 004024 004024 004040 004056 004072 004088	003849 003845 003897 003913 003929 003945 003945 003945 003961 003977 003993 004009 004025 004041 004057 004073 004089	003850 003866 003867 003891 003894 00394 003940 003962 003978 003962 003978 003994 004010 004026 004026 004058 004074 004074	03851 03847 03843 03895 03995 03941 03947 03947 003947 003979 003995 004041 04459 00405 00405 004091	003852 003868 003906 003916 003916 003932 003948 003964 003964 003960 003966 004012 004028 0040428 004044 004046 004076 004076	003853 003869 003885 003901 003917 003933 003949 003965 003981 003997 004013 004029 004045 004061 004077 004093	013854 013870 013886 013902 013918 013934 013956 013982 013966 013982 013988 014014 014014 014014 014014 014040 014062 014078 014094	003855 00387 00387 003903 003919 00395 00395 003967 003967 003967 003967 003967 003967 003967 003967 003967 004040 004015 004065
0	1	2	3	4	5	6	7	9	9	٨	B	с	D	E	F
$\begin{array}{c} 0100 & 004096 \\ 0101 & 004112 \\ 0102 & 004128 \\ 0103 & 004144 \\ 0104 & 004160 \\ 0105 & 004176 \\ 0106 & 004192 \\ 0107 & 004208 \\ 0108 & 004224 \\ 0109 & 004224 \\ 0109 & 004226 \\ 0108 & 014224 \\ 0108 & 014224 \\ 0109 & 004256 \\ 0108 & 014272 \\ 0100 & 004256 \\ 0100 & 004304 \\ 0100 & 004304 \\ 0100 & 004320 \\ 0100 & 004336 \\ 0100 & 004336 \\ 0100 & 004336 \\ 0100 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 000400 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 0004300 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004336 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 000400 & 004300 \\ 00000 & 00000 \\ 000000 & 000000 \\ 000000 & 000000 \\ 000000 & 000000 \\ 0000000 & 000000 \\ 0000000 & 000000 \\ 00000000$	$\begin{array}{c} 004097\\ 004113\\ 004129\\ 004129\\ 004161\\ 004177\\ 004193\\ 004209\\ 004225\\ 004225\\ 004225\\ 004225\\ 004225\\ 004225\\ 004225\\ 004225\\ 004337\\ 004337\\ 004337\\ \end{array}$	004098 004114 004114 004130 004146 004162 004194 004210 004224 004258 004258 004274 004274 004306 004308	$\begin{array}{c} 004099\\ 004115\\ 004131\\ 004147\\ 004163\\ 004195\\ 004211\\ 004227\\ 004227\\ 004225\\ 0042275\\ 004291\\ 004275\\ 004291\\ 004307\\ 004323\\ 004339\\ \end{array}$	$\begin{array}{c} 0.04100\\ 0.041.15\\ 0.041.25\\ 0.041.25\\ 0.041.80\\ 0.041.96\\ 0.042.12\\ 0.042.24\\ 0.042.24\\ 0.042.60\\ 0.042.92\\ 0.042.92\\ 0.042.92\\ 0.043.04\\ 0.043.24\\ 0.043.40\\$	$\begin{array}{c} 0.04101\\ 0.04117\\ 0.04153\\ 0.04149\\ 0.04165\\ 0.04181\\ 0.04197\\ 0.04213\\ 0.04229\\ 0.04245\\ 0.04261\\ 0.04261\\ 0.04261\\ 0.04261\\ 0.04309\\ 0.04325\\ 0.04341\\ 0.04311\\ 0.041111\\ 0.04111111111111111111$	004102 004118 004134 004150 004166 004162 004214 004214 004230 004246 004262 004278 004294 004294 004310 004326 004342	$\begin{array}{c} 004103\\ 004139\\ 004135\\ 004151\\ 004151\\ 004151\\ 004153\\ 004199\\ 004215\\ 004231\\ 004247\\ 004263\\ 004279\\ 004263\\ 004279\\ 004263\\ 004343\\ 004343\\ 004343\\ \end{array}$	$\begin{array}{c} 004104\\ 004120\\ 004136\\ 004152\\ 004164\\ 004210\\ 004216\\ 004232\\ 004246\\ 004264\\ 004264\\ 004266\\ 004266\\ 004266\\ 004266\\ 004312\\ 00434444444444444444$	004105 004121 004137 004153 004169 004185 004201 004217 004221 004233 004249 004265 004265 004261 004297 004313 004329 004345	004106 004122 004134 004170 004170 004170 004202 004214 004234 004234 004250 00426 004282 004298 004314 004314 00434	004107 004123 004155 004155 004171 004187 004203 004203 004203 004225 004225 004225 004225 004225 004230 004305 00431 004347	$\begin{array}{c} 004108\\ 004124\\ 004156\\ 004156\\ 004156\\ 004156\\ 004252\\ 004236\\ 004236\\ 004236\\ 004252\\ 004268\\ 004236\\ 004316\\ 004332\\ 0043432\\ 0043432\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 004343\\ 0043432\\ 0043432\\ 0043432\\ 0043432222222222222222$	$\begin{array}{c} 0.04109\\ 0.04125\\ 0.04141\\ 0.04157\\ 0.04173\\ 0.04173\\ 0.04205\\ 0.04205\\ 0.04205\\ 0.04205\\ 0.04253\\ 0.04253\\ 0.04253\\ 0.04253\\ 0.04269\\ 0.04269\\ 0.04317\\ 0.04317\\ 0.04313\\ 0.04349\\ 0.0444141\\ 0.0414141\\ 0.04141$	004110 004126 004142 004158 004174 004174 004206 004222 004238 004254 004254 004254 004250 004318 004334 004350	$\begin{array}{c} 004111\\ 004127\\ 00417\\ 004197\\ 004191\\ 004203\\ 004223\\ 004225\\ 004251\\ 004251\\ 004287\\ 004353\\ 004351\\ 004351\\ \end{array}$
0	1	2	3	4	5	. 6	7	4	9	۵	в	C	D	E	F
0110 0n4352 0111 0n4358 0112 014384 0113 004400 0114 0n4416 0115 0n4432 0116 0n4448 0117 004464 0118 0n4480 0119 0n4480 0119 0n4496 0118 004528 0118 004528 0110 0n4576 011F 0n4576	004353 004365 004365 004417 004417 004433 004443 004449 004465 004465 004465 004465 004513 004529 004545 004561 004593	004354 004370 004386 0044386 004418 004434 004450 004450 004460 004460 004460 004460 0044514 004530 004546 004578 004594	004355 004371 004367 004403 004419 004435 004451 004467 004467 004467 004515 004515 004515 0045479 004595	$\begin{array}{c} 0.04356\\ 0.04372\\ 0.04383\\ 0.04404\\ 0.04420\\ 0.04436\\ 0.04452\\ 0.04452\\ 0.04452\\ 0.04452\\ 0.04550\\ 0.04532\\ 0.04548\\ 0.04584\\ 0.04584\\ 0.04584\\ 0.04584\\ 0.04584\\ 0.04596\\ 0.0459\\ 0.0$	$\begin{array}{c} 0 \ 4 \ 3 \ 5 \ 7 \\ 0 \ 4 \ 3 \ 7 \ 3 \\ 0 \ 4 \ 3 \ 4 \ 9 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 4 \ 5 \\ 0 \ 4 \ 5 \ 5 \\ 0 \ 4 \ 5 \ 5 \\ 0 \ 4 \ 5 \ 5 \\ 0 \ 4 \ 5 \ 5 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 6 \\ 0 \ 4 \ 5 \ 7 \\ 0 \ 4 \ 5 \ 5 \\ 0 \ 4 \ 5 \ 7 \ 7 \\ 0 \ 4 \ 5 \ 7 \ 7 \ 7 \ 7 \ 7 \ 7 \ 7 \ 7 \ 7$	0.4358 0.4374 0.4390 0.4406 0.4422 0.4438 0.4454 0.4454 0.4450 0.04518 0.4550 0.45566 0.04598 0.4598	$\begin{array}{c} 0 0 4359\\ 0 0 4375\\ 0 0 4391\\ 0 0 44391\\ 0 0 4423\\ 0 0 4423\\ 0 0 4455\\ 0 0 4455\\ 0 0 4455\\ 0 0 45519\\ 0 0 45519\\ 0 0 45519\\ 0 0 45519\\ 0 0 45567\\ 0 0 4583\\ 0 0 4599\\ \end{array}$	$\begin{array}{c} 0.4360\\ 0.4376\\ 0.04376\\ 0.04392\\ 0.04424\\ 0.04424\\ 0.04456\\ 0.04456\\ 0.04452\\ 0.04520\\ 0.04552\\ 0.04552\\ 0.04552\\ 0.04558\\ 0.0458\\ 0$	004361 004377 004303 004409 004425 004441 004457 004457 0044521 0045537 0045537 0045537 0045539 00455539 00455539 00455539 00455539 00455539 0045559 004559 0045539 0045539 0045539 0045539 00455539	004362 004378 004394 004410 004426 004426 004458 004458 004522 004522 004538 004554 004554 0045586 004586 004502	004343 004395 004395 0044341 004427 004443 004459 004455 004451 004557 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555 004555	$\begin{array}{c} 0.04364\\ 0.04396\\ 0.04396\\ 0.04396\\ 0.04412\\ 0.04428\\ 0.04428\\ 0.04444\\ 0.04460\\ 0.04476\\ 0.04476\\ 0.04472\\ 0.04524\\ 0.04524\\ 0.04556\\ 0.04572\\ 0.04588\\ 0.04604\\ \end{array}$	004365 004381 004397 004413 004429 004465 004461 004473 004493 004525 004525 0045573 004589 004505	0n4366 0n4382 004398 0n4414 0n4430 0n4462 0n4462 0n4468 0n4478 0n4526 0n4526 0n4558 0n4558 0n45574 0n4558 0n4579 0n4606	$\begin{array}{c} 0.4367\\ 0.04363\\ 0.04399\\ 0.04415\\ 0.04431\\ 0.04431\\ 0.04447\\ 0.04447\\ 0.04495\\ 0.04511\\ 0.04551\\ 0.04552\\ 0.04553\\ 0.04559\\ 0.0558\\ 0.055$
0	1	2	3	4	5	6	7	8	9	۵	8	c	D	E	F
0120 004408 0121 074424 0122 004440 0123 004450 0124 004472 0125 074688 0126 004702 0125 074720 0128 074720 0128 074720 0128 074720 0128 074784 0129 074784 0120 07480 0120 07484 0120 07484	$\begin{array}{c} 0 & 0 & 4 & 6 & 0 \\ 0 & 0 & 4 & 6 & 2 \\ 0 & 0 & 4 & 6 & 2 \\ 0 & 0 & 4 & 6 & 3 \\ 0 & 0 & 4 & 6 & 8 \\ 0 & 0 & 4 & 6 & 8 \\ 0 & 0 & 4 & 6 & 8 \\ 0 & 0 & 4 & 7 & 2 \\ 0 & 0 & 4 & 7 & 2 \\ 0 & 0 & 4 & 7 & 3 \\ 0 & 0 & 4 & 7 & 3 \\ 0 & 0 & 4 & 7 & 3 \\ 0 & 0 & 4 & 7 & 3 \\ 0 & 0 & 4 & 8 & 1 \\ 0 & 0 & 4 & 8 & 1 \\ 0 & 0 & 4 & 8 & 3 \\ 0 & 0 & 4 & 8 & 4 \\ 0 & 0 & 4 & 8 & 4 \\ 0 & 0 & 4 & 8 & 4 \\ 0 & 0 & 0 & 4 & 4 \\ 0 & 0 & 0 & 0 & 4 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0$	004619 004628 004658 004658 004658 004659 004706 004706 004729 004738 004754 004754 004754 00476 00476 004518 004518 004518	004611 004627 004643 004659 004676 004670 004723 004723 004723 004775 004775 004775 004873 004819 004851	$\begin{array}{c} 0.04512\\ 0.04523\\ 0.04544\\ 0.04546\\ 0.04576\\ 0.04572\\ 0.04705\\ 0.04724\\ 0.04776\\ 0.04776\\ 0.04778\\ 0.04778\\ 0.04788\\ 0.04904\\ 0.04924\\ 0.04923\\ 0.04952\\ 0.0495\\ 0.04952\\ 0.0495\\ 0.$	004613 004645 004645 004645 0046710 004725 004725 004725 0047257 004757 004757 004759 004805 004853 004853	$\begin{array}{c} 0.04614\\ 0.04630\\ 0.04646\\ 0.04662\\ 0.04678\\ 0.04674\\ 0.04726\\ 0.04726\\ 0.04726\\ 0.04774\\ 0.04774\\ 0.04774\\ 0.04774\\ 0.04790\\ 0.04326\\ 0.04326\\ 0.04354\\ 0.04354\\ \end{array}$	004615 004631 004647 004673 0046795 004695 004727 004727 004727 004729 004729 004729 004729 004823 004825	004616 004632 004648 004664 004696 004712 004728 004728 004728 004728 004728 004728 004782 004824 004824 004856	004617 004633 004649 004665 004697 004713 004729 004745 0047745 0047745 0047793 0048793 004809 004857	004618 004634 004650 004666 004689 004698 004714 004730 004746 004769 004778 004794 004794 004794 004858 004858	004619 004635 004651 004651 004693 004745 004745 004747 004747 004747 004747 004747 004747 004747 004747 004747 004859	004620 004652 004668 00468 00468 004700 004716 004732 004748 004764 004764 004764 004764 004780 004780 004812 004844 004860	004621 004637 004653 004669 004701 004701 004717 004733 004749 004765 004765 004765 004781 004797 004813 004899 004845 004861	014622 014638 014654 014671 014686 014702 014718 014730 014750 014750 014756 014788 014814 014830 014846 014862	004623 004659 004657 004671 004703 004703 004703 004735 004751 004735 004751 004767 004767 004767 004767 004815 004815 004863
0	1	2	3	4	5	6	7	8	9	۵	в	c	D	E	F
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	004865 004897 004913 004929 004929 0049451 004929 0049451 004977 004977 004993 005025 005025 005073 005089 005089 005089 00508105	004366 004382 004394 004314 00430 00430 004362 004362 004378 005010 005024 005012 005024 0050158 005074 0050974	004867 004869 004915 004931 004947 004947 004947 004975 005011 005027 005043 005059 005059 005091 005107	004364 004904 004906 004916 004932 004943 0049464 0049464 005912 005928 005912 005928 005944 005960 005940 005940	004869 004845 004901 004917 004933 004949 004945 004945 004945 004945 004945 005013 005045 005045 005045 005077 0050109	004270 004302 004302 004318 004934 004934 004934 004986 004982 004982 004982 005014 005030 005046 005062 005078 005094 005110	004871 004903 004903 004939 004939 004951 004951 004967 004967 005015 005031 005047 005063 005079 005079	004872 004888 004904 004920 004936 004952 004952 004952 004952 004952 004952 004952 005016 005016 005016 005064 005080 005096	004873 004899 004905 004921 004937 004953 004969 004969 0050017 005017 005017 005033 005049 005065 005081 005097 005113	004874 004890 004906 004922 004938 004954 004970 004956 005002 005018 005018 005034 005018 005018 005018 005018 00501814	004875 004801 004907 004907 004903 004905 004907 005003 005003 0050047 0050047 0050047 0050047 0050043 0050093	004876 004992 004908 004924 004940 004956 004956 004972 004988 005004 005020 005036 005052 005068 005068 005084 005100 005116	004877 004893 004909 004925 004941 004957 004973 005005 005005 005005 005005 005005 005069 005085 005101	004878 004894 004910 004926 004942 004942 004942 004990 005002 005002 005054 005054 005054 005054 005054 005054 005054 005102 005118	004879 004895 004911 004927 004929 004959 004979 005023 005039 005035 005055 005055 005055 00505119

Page Missing From Original Document

0	1	5	3	4	5	6	7	8	9	A	B	с	D	E	F
0190 006400 0191 006432 0192 006432 0193 006484 0194 006484 0195 006480 0196 006496 0197 006512 0198 006528 0199 006544 0198 006560 0198 006572 0190 006644 0196 006624 019F 006640	0 0 6 4 0 1 0 0 6 4 1 7 0 0 6 4 3 3 0 0 6 4 4 9 0 0 6 4 4 9 0 0 6 4 8 1 0 0 6 4 8 1 0 0 6 5 2 9 0 0 6 5 2 9 0 0 6 5 5 7 7 0 0 6 5 9 3 0 0 6 6 4 1	006402 006418 006434 006450 006466 006482 006498 006514 006530 006546 006562 006594 006594 006594 006610 006642	$\begin{array}{c} 006403\\ 006415\\ 006435\\ 006451\\ 006467\\ 006483\\ 006489\\ 006511\\ 006511\\ 0065631\\ 00656579\\ 00656579\\ 00656579\\ 00656579\\ 0066611\\ 006643\\ 0066643\\ 0066643\\ 00666611\\ 0066661\\ 0066611\\ 0066661\\ 0066611\\ 0066611\\ 0066611\\ 0066611\\ 0066611\\ 0066611\\ 0066611\\ 00611100101000000000$	006404 006420 006436 006452 006452 006484 006500 006516 006532 006548 006564 006568 006568 006658 006642 006642 006544	$\begin{array}{c} 006405\\ 006421\\ 006437\\ 006453\\ 006465\\ 006465\\ 006501\\ 006501\\ 006513\\ 006565\\ 006561\\ 006561\\ 006567\\ 006645\\ 006645\\ \end{array}$	006406 006422 006438 006454 006450 006450 006502 006518 006534 006566 006582 006582 006598 006614 006646	$\begin{array}{c} 006407\\ 006423\\ 006439\\ 006455\\ 006455\\ 006457\\ 006503\\ 006551\\ 006555\\ 006555\\ 006556\\ 0065631\\ 006647\\ 006647\\ \end{array}$	006408 006424 006440 006456 006472 006488 006504 006520 006536 006568 006584 006584 006568 006668 006648	005409 006425 006441 006457 006473 006473 006505 006505 006537 006553 006585 006585 006601 006617 006633 006649	006410 006426 006459 006458 006474 006474 006506 006520 006538 006554 006554 006554 006612 006618 006650	006411 006427 006423 006459 006459 006451 006507 006539 006539 006535 006571 006613 006635	006412 006428 006460 006476 006476 006508 006520 006520 006572 006588 0066588 006620 006620 006652	005413 005429 005445 006461 006477 005493 005525 005525 005541 005577 005577 005579 005577 005573 005589 005621 006637 006653	006414 006430 006466 006478 006478 006510 006510 006542 006542 006574 006574 006574 006578 006622 006638 006624	006415 006431 006467 006467 006495 006495 006511 006543 006575 006575 006575 006677 006607 006623 006655
0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
0140 006656 0141 006672 0142 006680 0143 00678 0145 006786 0145 006736 0145 006736 0145 006786 0149 006786 0148 006786 0148 006786 0148 006816 0148 006848 0140 006848 0145 006848 014F 006896	$\begin{array}{c} 1\\ 0\ 0\ 6\ 6\ 5\ 7\\ 0\ 0\ 6\ 6\ 5\ 7\\ 0\ 0\ 6\ 6\ 7\ 3\\ 0\ 0\ 6\ 7\ 2\ 1\\ 0\ 0\ 6\ 7\ 3\ 5\\ 0\ 0\ 6\ 7\ 5\ 3\\ 0\ 0\ 6\ 7\ 5\ 3\\ 0\ 0\ 6\ 7\ 5\ 3\\ 0\ 0\ 6\ 7\ 5\ 3\\ 0\ 0\ 6\ 8\ 5\ 5\\ 0\ 0\ 6\ 8\ 5\ 5\ 6\ 8\ 5\ 6\ 8\ 5\ 6\ 8\ 5\ 8\ 5\ 8\ 5\ 8\ 8\ 5\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\ 8\$	006658 006674 006690 006726 006728 006754 006754 006786 006786 006518 006518 006384 006354 006384 006354 006382 006398	006659 006675 006671 006723 006723 006755 006771 006787 006813 006819 006851 006851 006883 006883 006899	006660 006576 006793 006724 006724 006756 006772 006788 006904 006320 006320 006320 006356 006358 006958 006958 006958 006958 006958 006958 006958 006958	006661 006677 006693 006709 006725 006725 006757 006773 006773 006773 006789 006805 006837 006853 006853 006853 006853 006853 006853	006662 006678 006694 006710 006742 006758 006774 006790 006806 006822 006838 006854 006870 006871 006886 006902	$\begin{array}{c} 006663\\ 00679\\ 00695\\ 00711\\ 006727\\ 006743\\ 006759\\ 006775\\ 006775\\ 006791\\ 006807\\ 006807\\ 00682\\ 006839\\ \hline 006839\\ \hline 006851\\ 006867\\ 006867\\ 006903\\ \hline 006903\\ \hline \end{array}$	006664 006696 006712 006728 006744 006760 006776 006772 006808 006824 006840 006828 006872 006888 006872 006888 006904	006665 006697 006713 006729 006745 006745 006773 006793 006879 006825 006841 <del>00687</del> 3 006873 006873 006873 006873	006666 006682 006714 006730 006746 006746 006746 006794 006794 006826 006842 006842 006858 006874 006874 006874 006874	006647 006693 006715 006715 006743 006743 006743 006779 006795 006811 006875 006843 006855 006875 006879	006668 006684 006700 006716 006732 006748 006764 006780 006812 006828 006828 006844 006892 006892 006892 006908	006669 006685 006701 006717 005733 005749 005765 006781 006813 006813 006845 006861 006867 006893 006999	006670 006686 006702 006718 006750 006750 006750 006782 006798 006814 006853 006846 006862 006878 006878 006878	006671 006687 006703 006735 006751 006751 006767 006783 006799 006815 006847 006847 006863 006879 0068679
0	1	2	3	4	5	6	7	8	9	۵	8	c	D	E	F
01R0 006912 01B1 006928 01R2 006944 01R3 006960 01R4 006976 01R5 006992 01R6 007008 01R7 007024 01R8 007024 01R8 007072 01R8 007072 01R8 007072 01R8 007184 01RC 007136 01RF 007152	006913 006929 006945 006945 006977 006977 007025 007025 007073 007073 007073 007073 007121 007153	$\begin{array}{c} 0 & 6 & 9 & 1 \\ 0 & 0 & 6 & 9 & 3 \\ 0 & 6 & 6 & 9 & 4 \\ 0 & 6 & 9 & 9 & 4 \\ 0 & 6 & 9 & 9 & 4 \\ 0 & 7 & 0 & 1 & 0 \\ 0 & 7 & 7 & 1 & 4 \\ 0 & 7 & 1 & 0 & 7 & 1 & 4 \\ 0 & 7 & 1 & 0 & 7 & 1 & 5 \\ 0 & 7 & 1 & 0 & 7 & 1 & 5 \\ 0 & 7 & 1 & 0 & 7 & 1 & 5 \\ 0 & 7 & 1 & 1 & 2 \\ 0 & 7 & 1 & 1 & 2 \\ 0 & 7 & 1 & 1 & 2 \\ 0 & 7 & 1 & 1 & 2 \\ 0 & 7 & 1 & 1 & 2 \\ 0 & 7 & 1 & 1 & 5 \\ 0 & 7 & 1 & 5 & 4 \\ \end{array}$	006915 006947 006963 006979 006995 007011 007027 007043 007059 007075 007091 007107 007107 007123 007155	006916 006932 006948 006964 006996 007012 007028 007044 00707070707070707070707070707070707070	006917 006933 006949 006965 006997 007013 007029 007045 007061 007077 007013 007075 007125 007157	$\begin{array}{c} 0 \ 0 \ 0 \ 9 \ 1 \ 8 \\ 0 \ 0 \ 6 \ 9 \ 3 \ 4 \\ 0 \ 6 \ 9 \ 3 \ 4 \\ 0 \ 6 \ 9 \ 5 \ 1 \ 0 \ 6 \ 9 \ 8 \\ 0 \ 6 \ 9 \ 9 \ 8 \\ 0 \ 7 \ 0 \ 1 \ 4 \\ 0 \ 7 \ 0 \ 1 \ 4 \\ 0 \ 7 \ 0 \ 5 \ 1 \ 6 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$	$\begin{array}{c} 0 & 0 & 6 & 9 & 1 \\ 0 & 0 & 6 & 9 & 3 \\ 0 & 0 & 6 & 9 & 5 \\ 0 & 0 & 6 & 9 & 6 \\ 0 & 0 & 6 & 9 & 9 \\ 0 & 7 & 0 & 1 & 5 \\ 0 & 7 & 7 & 0 & 3 \\ 0 & 7 & 0 & 7 & 0 & 7 \\ 0 & 7 & 0 & 6 & 3 \\ 0 & 7 & 7 & 9 & 5 \\ 0 & 7 & 1 & 0 & 7 & 1 \\ 0 & 7 & 1 & 2 & 7 \\ 0 & 7 & 1 & 5 & 7 \\ 0 & 7 & 1 & 5 & 7 \\ 0 & 7 & 1 & 5 & 7 \\ 0 & 7 & 1 & 5 & 7 \\ \end{array}$	006920 006936 006952 006968 006984 007000 007016 007032 007048 007064 007064 007128 007128 007128 007128	006921 006937 006953 006969 006985 007001 007017 007033 007049 007065 007049 007065 007081 007077 007113 007129 007145 007161	006922 006938 006954 006970 006986 007002 007018 007034 007050 007066 007082 007098 007114 007130 007146	006923 006959 006959 006951 006987 007003 007019 007035 007019 007051 007047 007047 007047 007047 0071415 007147 007143	006924 006950 006950 006972 006988 007020 007036 007052 007084 007184 007132 007148 007148 007164	005925 006941 006957 005973 005989 007005 007005 007021 007053 007065 007065 007161 007117 007133 007165	0n6926 0n6958 0n69574 0n69974 0n69900 0n7006 0n7022 0n7038 0n7054 0n7070 0n7186 0n7134 0n7150 0n7166	006927 006943 006959 006975 006975 007007 007023 007039 007055 007071 007087 007135 007135 007135 007167
0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
01C0 007168 01C1 007184 01C2 007200 01C3 007216 01C3 007216 01C5 007248 01C6 007248 01C6 007248 01C7 017248 01C7 017248 01C9 007312 01C4 007340 01C0 007340 01CC 007360 01CF 007408	$\begin{array}{c} 0 & 7169 \\ 0 & 7185 \\ 0 & 7201 \\ 0 & 7201 \\ 0 & 7249 \\ 0 & 7249 \\ 0 & 7249 \\ 0 & 7249 \\ 0 & 7249 \\ 0 & 7281 \\ 0 & 7281 \\ 0 & 7291 \\ 0 & 7313 \\ 0 & 7329 \\ 0 & 7345 \\ 0 & 7361 \\ 0 & 7377 \\ 0 & 7393 \\ 0 & 7409 \\ \end{array}$	007170 007186 007202 007231R 007250 007250 007266 007282 007282 007314 007314 007314 007346 0073780 0073746 0073780 007374 007374	007171 007187 007219 007235 007251 007267 007267 007267 007315 007315 007347 007363 007363 007395 007411	007172 007184 007204 007220 007252 007265 007265 007264 007316 007316 007316 007364 007364 007364 007380 007364	007173 0071789 007205 007221 007253 007253 007269 007301 007317 007317 007349 007365 007341 007341 007341 007341 007341	007174 007190 007206 007202 007238 007254 007254 007318 007318 007318 007318 007350 007350 007362 007362 007398 007414	007175 007191 007207 007223 007239 007255 007255 007271 007303 007351 007351 007367 007367 0073899 007415	007176 007192 007208 007224 007256 007256 007272 007304 007320 007320 007320 007364 007384 007416	007177 007193 007209 007225 007241 007257 007273 007273 007305 007305 007353 007353 007353 007353 007353 007353 007369 007369	007178 007194 007210 007226 007259 007259 007259 007274 007306 007306 007329 007334 007354 007374 007374 007374 007374	n07179 n07211 n07227 007243 n07259 n07259 n07275 n07391 n07397 n07397 n07395 n07355 n07351 n07387 n07387 n07387 n07403 n07419	007180 007196 007212 007228 007244 007260 007276 007292 007308 007324 007356 007356 007372 007356 007378 007378 00738	007181 007197 07213 07229 007245 007261 007277 007293 007309 007325 007357 007405 007421	0n7182 0n7198 0n7214 0n7230 0n7246 0n7262 0n7278 0n7326 0n7326 0n7326 0n7326 0n7358 0n7358 0n7374 007390 0n7406 0n7422	007183 007199 007215 007231 007247 007263 007279 007325 007311 007327 007359 007359 007359 007375 007391 007407 007423
0	1	2	3	4	5	6	7	8	9	۵	в	с	D	E	F
01n0 0n7424 01n1 0a7440 01n2 0a7456 01n3 0a7472 01n4 0a7488 01n5 0a7488 01n5 0a7580 01n6 0a7580 01n8 0a7582 01n8 0a7582 01n8 0a7582 01n8 0a7582 01n8 0a7582 01n8 0a7868 01n8 0a7868 01n8 0a7868 01n8 0a7868	$\begin{array}{c} 0 0 7 425 \\ 0 0 7 441 \\ 0 0 7 457 \\ 0 0 7 473 \\ 0 0 7 505 \\ 0 0 7 505 \\ 0 0 7 505 \\ 0 0 7 553 \\ 0 0 7 553 \\ 0 0 7 569 \\ 0 0 7 569 \\ 0 0 7 569 \\ 0 0 7 563 \\ 0 0 7 601 \\ 0 0 7 601 \\ 0 0 7 643 \\ 0 0 7 649 \\ 0 0 7 665 \end{array}$	007426 007442 007458 007474 007490 007506 007520 007538 007538 007586 0075618 007650 007650 007655	007427 007443 007459 007475 007475 007523 007523 007559 0075571 007557 007619 007635 007651 007651	007428 007444 007440 007476 007476 007503 007524 007552 007552 007588 007588 007588 007588 007588 007560	007429 007445 007441 007477 007493 007525 007541 007557 007573 007573 007589 00761 007637 007633 007659	007430 007446 007462 007478 007494 007510 007526 007542 007558 007574 007590 007622 007638 007654	007431 007447 007463 007479 007511 007517 007543 007543 007543 007591 007591 007607 007623 007639 007671	007432 007448 007464 007480 007496 007512 007528 007544 007560 007576 007692 007605 007624 007656 007672	007433 007449 007445 007497 007513 007529 007545 007545 007545 007577 007593 007593 007619 007625 007641 007657	007434 007450 007462 007482 007492 007514 007530 007546 007546 007578 007594 007678 007626 007625 007645 007658	007435 007451 007453 007453 007515 007531 007547 007547 007547 007549 007549 007549 007595 007595 007595 007695 007643 007659	007436 007452 007468 007500 007510 007532 007548 007580 007548 007580 007548 007580 007548 007548 007540 007644 007660 007676	007437 007453 007485 007501 007501 007507 07533 007549 007581 007581 007587 007581 007597 007613 007629 007661 007677	0n7438 0n7454 0n7470 0n7486 0n7502 0n7518 0n7550 0n7558 0n7558 0n7558 0n7588 0n7598 0n7598 0n7614 0n7630 0n76430 0n7662 0n7662	007439 007455 007471 007487 007503 007535 007555 007551 007583 007599 007615 007631 007647 007663 007679

0	1	2	3	4	5	6	7	8	9	A	8	с	D	E	F
01E0 007680 01E1 007696 01E2 007712 01E3 007728 01E4 007724 01E5 007760 01E6 007776 01E7 007782 01E8 007824 01E9 007824 01E8 007824 01E8 007825 01E8 007825	007681 007697 007713 007729 007745 007761 007793 007825 007825 007857 00787841 007857 00787841	007682 007698 007714 007730 007746 007762 007778 007794 007810 007826 007842 007858 007874 007858	007683 007699 007715 007731 007747 007763 007795 007811 007827 007843 007859 007875	007684 007700 007716 007732 007748 007764 007780 007790 007790 007912 007912 007928 007944 007800 007876 007876 007876	007635 007701 007717 007733 007749 007765 007781 007813 007813 007845 007845 007845 007845 007845	007686 007702 007718 007734 007750 007766 007782 007781 007814 007818 007818 007818 007846 007878 007878	007687 007719 007719 007751 007751 007767 007783 007783 007813 007847 007847 007863 007879 007879 007879	007688 007704 007720 007736 007752 007768 007784 007816 007816 007848 007848 007848 007848 007864 007864	007689 007721 007721 007753 007753 007769 007785 007801 007817 007833 007849 007849 007845 007845	007690 007722 017738 007754 007754 007802 017819 017834 007850 007864 007850 007862 007882 007888	007691 007793 007793 007793 007795 007797 007803 007803 007803 007819 007851 007851 007851 007851 007853	007692 007708 007724 007756 007756 007756 0077804 007804 007804 007820 007852 007868 007868 007884	007693 007709 007725 007741 007757 007757 007780 007805 007805 007821 007837 007853 007853 007869 007885	0n7694 0n7710 0n7726 0n7742 0n7758 0n7758 0n77806 0n7806 0n7808 0n7838 0n7854 0n7854 0n7856	007695 007711 007727 007743 007759 007775 007775 007807 007823 007839 007855 007855 007851 007887 007887
01EF 007904 01EF 007920	007905 007921 1	007906 007922 2	007907 007923 3	007908 007908 007924	007909 007909 007925	0079 <u>1</u> 0 0079 <u>1</u> 0 007926	007993 0079 <u>11</u> 007927	007996 007912 007928	0079 <u>1</u> 3 007929	007898 007914 007930	no7899 no7915 oo7931 B	007900 0079 <u>1</u> 6 007932	007901 0079 <u>1</u> 7 007933 D	007902 007918 007934 007934	007903 007919 007935 F
01F0 0.7936 01F1 0.7952 01F2 0.7964 01F3 0.7964 01F4 0.8000 01F5 0.8032 01F7 0.8044 01F9 0.8084 01F8 0.8096 01F4 0.8128 01F0 0.8124 01FD 0.8144 01FD 0.8175	07937 07953 07969 07985 08001 080017 108033 08049 008045 008045 008045 008045 0080413 108129 008145 008145 008145 008145 0081477	007938 007954 007970 007986 006002 008034 008034 008050 008056 008082 008098 008014 006130 008146 00814 008130	007939 007955 007971 007987 008003 008019 008035 008051 008067 008083 008099 008115 008131 008147 008147 008163 008179	007940 007956 007972 007988 008004 008020 008052 008068 008052 008068 008084 008084 008164 008132 008164 008164 008164	007941 007957 007989 008005 008021 008037 008053 008069 008059 008101 008133 008149 008149 008145 008149	007942 007958 007974 007990 008006 008022 008038 008054 008054 008050 008086 008102 008134 008134 008136 008166 008182	007943 007959 007975 007991 008007 008023 008053 008053 008051 008081 008103 008135 008151 008167 008183	007944 007960 007976 008008 008024 008056 008056 008052 008088 008104 008152 008152 008158 008168 008158	007945 007961 007977 007993 008009 008025 008041 008057 008073 008073 00808105 008181 008137 008153 008169 008185	007946 007978 007978 007994 008010 008026 008042 008058 008074 008059 008106 008122 008138 008134 008154 008150	007947 n07943 n07995 008011 n08043 n08043 n08049 008075 008075 008075 008075 008071 008171 n08157 n08151 n08151 n08157	007948 007964 007960 008012 008028 008044 008060 008076 008092 008198 008124 008140 008156 008156	007949 007965 007981 007997 008013 008029 008045 008061 008077 008093 008169 008125 008141 008157 008173 008173 008189	007950 007962 007982 007998 008014 008030 008046 008062 008078 008078 008078 008078 008126 008126 008142 008174 008174 008174	007951 007967 007983 007999 008015 008031 008047 008063 008079 008095 008111 008127 008143 008159 008175 008191





\* Word Address is in Hexadecimal; e.g., 2A - Program Counter P3.

247

t=-3