Later-			-	
	MISSILE SYSTEMS Crosby Drive		Contract No.	
Department :	Data Processing	Systems	Distribution :	aa
το :	S. Wallach	D-B54	File No.	
From :	S. Nissen	D-B54	Memo No. :	7675-97-74
Subject :	ROM Field Specif	Eication	Date :	Feb. 12, 1974
Ref :	7675-14-74		Revised :	2/8/74 ·

The following memo defines the ROM fields which have been specified in detail for the PMU MINI. Each field controls a specific area of data flow. Names of units are taken from the PMU Master Block Diagram available by contacting M. Hereth at Ext. 2257. This memo supersedes any previously released, including the reference.

1. <u>P REGISTER CONTROL</u> (3 BITS)

0000

n na 1

D D Q Q

RAYTHEOL

<u>RPCO</u>	<u>RPC1</u>	RPC2	FUNCTION
0	0	0	Load AUBUS
0	0	1	*Load P Shifted Right
Ò	1	0	Load TMBUS
0	1	1	Increment P
1	0	0	Load AUBUS
1	0	1	*Load P Shifted Right
1	1	0	Load TMBUS
1	1	1	Ľoad P (idle)

*End bits are derived from unswitched ADBUS

2. <u>IA REGISTER CONTROL</u> (3 BITS)

RIAO	<u>RIA1</u>	RIA2	FUNCTION
. 0	0	0	Load AUBUS
. 0	0	1	*Load AUBUS Shifted Right
0	· 1	Ò	Increment IA8-15
0	1	1	Increment IA
1	5 O	0	Load AUBUS
) 1	- 0	1	*Load AUBUS Shifted Right
1	· 1	0	Load TMBUS
1	· 1	1	Load IA (idle)

*End bits are specified in another memo.

3. IB REGISTER CONTROL (4 BITS)

The IB register control is divided into two levels, IB Select Control and IB Shift Control. The shifter shifts the selector output.

7675-97-74 Page 2

.

UNCLASSIFIED

. 3. IB REGISTER CONTROL (cont.)

		IB SELECT
<u>RIBO</u>	<u>RIB1</u>	SELECTION
0 0 1 1	0 1 0 1	IB TMBUS O AUBUS

IB SHIFT

,

RIB2	<u>RIB3</u>	SHIFT
0	0	UN US ED
0	1.	LEFT
1	0	RIGHT
1	1	NO SHIFT (TRANSFER)

For example, to idle IB, the code 0011 would be used.

4. AD BUS SELECT CONTROL (2 BITS)

The ADBUS Selector which feeds the switch is controlled by this field.

RADO	RADI	SELECTION
0	0	IB
0	1	SP
1	0	Р
1	1	IA

5. DT BUS SELECT CONTROL (2 BITS)

RDT0	<u>RDT1</u>	SELECTION
0	0	IB
0	1	SP
].	0	Р
1	1	IA

6. AD SWITCH CONTROL (1 BIT)

•

RADS		SELECTION
0		ADBUS
1	-	ADBUS Switched

.

7. AUBUS CONTROL (2 BITS)

RABL	RABH	AUBUSO-7	AUBUS8-15
0.	0	DTBUSO-7	DTBUS8-15
0	1	AUFO-7	DTBUS8-15
1	0	DTBUS0-7	AUF8-15
1	1	AUFO-7	AUF8-15
		-	

7675-97-74 Page 3

- . Note: AUF is the data output of the AU, but does not exist separately from AUBUS. It is named here for descriptive purposes only.
- 8. <u>SP WRITE</u> (1 BIT)

This line, when a l causes a SP write cycle to take place from the AUBUS. When a O, SP is read.

9. TM CONTROL (2 BITS)

Four possible TM cycles are defined. One is a TM Read Cycle. A second is a TM Write Cycle. A third is a TM Buffer Load Cycle. Finally, there is a TM Idle Cycle.

9A. TM Read Cycle (Code 01)

The address for the read must already have been loaded into the address register on a previous clock. The read cycle, once initiated will be carried to completion. ROM flow will continue on the clock pulse following a data available signal from TM. At this point, the data will be in the data register. Any ROM step which subsequently attempts a TM read or write cycle will cause the clock to halt at that point, awaiting a TM not busy indication, unless TM is not busy. Buffer load cycles will be allowed to carry to completion, however, when the memory is busy once data available has been received. The address register will be loaded with new value on the clock pulse following data available

9B. TM Write Cycle (Code 11)

The address and data for the write must already have been placed into the address and data registers on a previous clock. The write cycle, once initiated will be carried to completion. ROM flow will continue immediately. Any ROM step which subsequently attempts a TM read or write cycle will cause the clock to halt at that point, awaiting a TM not busy indication, unless TM is not busy. Buffer load cycles will be allowed to carry to completion, however, when the memory is busy once a data accepted signal has been received from TM. The data and address registers will be loaded with a new value as in 9C on the clock pulse following data 9C. Buffer Load Cycle (Code 10) _______ accepted.

The data and address buffers will be loaded from external ports on the next clock pulse.

9D. TM Idle (Code 00)

Actions initiated are continued. No new action is initiated. Buffers are maintained, except a read cycle will load the data register when data becomes available.

10.	SP ADDRE	ESS CONTROL (6	BITS)	
	When RSF When RSF made: F on the D	PO is 1, the SP PO is 0, one of RSPO = 0 and RS DTBUS based on	e address i the follo P5 is used ØPSE.	ily controlled by RSPO. s set to be RSP1-5. wing selections will be to enable sign extraction
RSP0=O	<u>RSPl</u> F		<u>SP4</u> 0 - 10	<u>SP ADDRESS</u> TMR23-27
	1	0 0	1 - 12	C PO-4
	1 1		0 - 14 1 - 16	0, SPRO-3 SPARE
	1	1 0	0 - 18	SPDO, SPD1-4
	1 1	•	$1 - 1A \\ 0 - 1C$	SPD0-4 1, SPR0-3
	1	1 1	1 - 1E	00, TMR29-31
	0	Ω Ω	0 - 00	SEE NOTE 2
	NOTE 1:	bits 8 -	data regi panel ister for ll.	ster PMU instruction field tion SP field bits 27-31.
	NOTE 2:		TMR13-15	TMR13-15 = 000 if TMR13-15 \neq 000. 3-15 \neq 000.
11.	M BUS CC	ONTROL (1 BIT)	فيو	
	RMBS		SELECTION	-
	0		TMBU5	
12.			ADBUS SWI	TCHED
12.		<u>FOR CONTROLS</u> (5		TMBUS Selector and
	Memory Se The TMBUS selected inputs to the TMBUS	elector in tand 5 is one input to appear at t 5 this selector 5 is considered	em. Contr to the mem he memory is chosen as undefi	ol of these is merged. ory selector. It is unless one of the other . For these three selections, ned for the present. A only in conjunction with
	bits 0-2 Its effec	being OlO. Th ct when O is un	is bit sho defined at	uld be 1 for all other cases. present. When used as 0 controls the function selected.
		-		

.

Functions are shown as the outputs found on TMSL0-15, TMSL16-31, TMSL32-35.

7675-97-74 Page 5

.

<u>RTLO</u>	<u>RTL1</u>	RTL2	RTIL3	RTL4	<u>HWSL</u>	FUNCTION	
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0 1 1	0 1 1 0 0 0 1 1 0 0 1 1 0 0 1	0 · 1 0 1 0 1 Ø 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0		ØØØØØØI ØØØØØØØØ	AUBUS, TMR _L , DTAG AP1, DTAG AP2, DTAG 0, TMR _L , DTAG TMR _H , TMR _L , TMR _D TMR _H , TMR _H , TMR _D TMR _H , TMR _H , TMR _D TMR _H , TMR _L , TMR _D TMR _H , CBTS, DTAG Z, TMR _L , DTAG Z, Z, DTAG Z, Z, DTAG Z, Z, DTAG TMR _H , TMR _L , AUBUS12-15 0, 0, DTAG CP	
1	1	1	1	1	ø	CHANNEL	
<pre>Ø is don't care AUBUS is 16 bits wide TMRH is TMRO-15 TMRL is TMR16-31 TMRD is TMR32-35 DTAG is generated by control (4 bits wide). It is equal to TMRD if RAU4-5 = 01. It is equal to RAU5-7 if RAU 4 = 1 It is an AP tag in the DPE configuration when RAU4-5 = 00. These will be defined later RAU is AU control field. AP1, AP2 are 32 bits wide TMRLL is TMR17-31, 0 (TMRL LEFT SHIFTED) CBTS is 12 0's, TMRD Z is HIGH IMPEDANCE 0 is 16 0's CP is Control Panel CHANNEL is 36 bits wide</pre>							
AU COI	AU CONTROLS (8 BITS)						

AU Control lines are divided to control different parts of the AU separately. If RAU3 = 1 and RAU4 = 0, the logical functions are selected according to the following table. Bits 1 and 2 are ignored.

4

<u>RA UO</u>	<u>RA U5</u>	RA UG	RA U7	FUNCTION
0	0	0	0	0
0 .	0	0	1	R1.R2
0	0	1	0	R1.R2
0	0	1	1	Rl
0	1	0	0	Rl.R2
0	1	0	1	R2

7675-97-74 Page 6

	RA UO	RAU5	RAUG	<u>RA U7</u>	FUNCTION			
	0	1	1	0	$\overline{R1} \oplus R2$			
	0	1	ŀ	1	$\overline{R1}+R2$			
	1	0	0	0.	$Rl.R2 - DT \ge M$			
	1	0	0	1	$\frac{R1}{MR2}$			
	1 1	0 0	1 1	0 1	$\frac{R2}{R1+R2}$			
	1	1	0	0	R1+R2 R1			
	ĩ	ī	Õ	ĩ	Rl+R2			
	1	1	1	0	R1+R2 - DT>M			
	1	1	1	1	1			
				elected to	DTBUS ADBUS Switched, then MBUS.			
				ed to MBUS Sunction.	, substitute $\overline{\text{TM}}$ for R2 to			
		16 1' 16 0'						
	If $RAU3 = 0$, and $RAU1$ or $RAU2 = 1$ and $RAU4 = 0$, then OPR register bits 2, 3, 6, 7 will select a logical function using the same table as above. RAU0,5,6,7 are ignored.							
		TT 2	0 and		U2 = 0 and RAU4 = 0, an undefined			
		03 =tion w	ill re	Surc.				
	opera When RAUl,	tion w RAU4 = $2, 3$	l, an is not	arithmet				
	opera When RAUl,	tion w RAU4 = $2, 3$	l, an is not	arithmet 000, the	n an arithmetic function is selec			
	opera When RAUl, accor <u>RAU5</u>	tion w RAU4 = 2, 3 ding to <u>RAU6</u>	l, an is not o the <u>RAU7</u>	arithmet 000, the	n an arithmetic function is selec table. <u>FUNCTION</u>			
	opera When RAUl, accor	tion w RAU4 = $2, 3$ ding to	l, an is not o the	arithmet 000, the	n an arithmetic function is selec table.			
-	opera When RAUl, accor <u>RAU5</u> 0	tion w RAU4 = 2, 3 ding to <u>RAU6</u> 0 1	l, an is not o the <u>RAU7</u> 0 1 0	arithmet 000, the	n an arithmetic function is selec table. <u>FUNCTION</u> <u>R2</u> PLUS 1 R2 PLUS R1 1 PLUS 0			
	opera When RAUl, accor <u>RAU5</u> 0 0 0 0	tion w RAU4 = 2, 3 ding to <u>RAU6</u> 0 1 1	l, an is not o the <u>RAU7</u> 0 1 0 1	arithmet 000, the	n an arithmetic function is selec table. <u>FUNCTION</u> <u>R2</u> PLUS 1 R2 PLUS R1 1 PLUS 0 R1 PLUS 0			
	opera When RAUl, accor <u>RAU5</u> 0 0 0 0 1	tion w RAU4 = 2, 3 ding to <u>RAU6</u> 0 1 1 0	1, an is not o the <u>RAU7</u> 0 1 0 1 0 1 0	arithmet 000, the	n an arithmetic function is selec table. $\frac{FUNCTION}{\frac{R2}{R2}}$ PLUS 1 R2 PLUS R1 1 PLUS 0 R1 PLUS 0 1 PLUS 1			
	opera When RAUl, accor <u>RAU5</u> 0 0 0 0 1 1 1	tion w RAU4 = 2, 3 ding to <u>RAU6</u> 0 0 1 1 0 0	l, an is not o the <u>RAU7</u> 0 1 0 1 0 1 0	arithmet 000, the	n an arithmetic function is selec table. $\frac{FUNCTION}{R2}$ PLUS 1 R2 PLUS R1 1 PLUS 0 R1 PLUS 0 1 PLUS 1 R1 PLUS 1			
	opera When RAUl, accor <u>RAU5</u> 0 0 0 0 1	tion w RAU4 = 2, 3 ding to <u>RAU6</u> 0 1 1 0	1, an is not o the <u>RAU7</u> 0 1 0 1 0 1 0	arithmet 000, the	n an arithmetic function is selec table. $\frac{FUNCTION}{\overline{R2} PLUS 1}$ $\overline{R2} PLUS R1$ $1 PLUS 0$ $R1 PLUS 0$ $1 PLUS 1$			

•

RAUL	RA U2	RAU3	CARRY IN	CARRY TO BIT 7
0	0	1	CHFF	ΛC
0	1	0	0	ΛC
0	1	1	1	ΛC
1	0	0	0	0
1	0	1	1	0.
1	1	0	0	1
1	1	1	1	1

AC implies a carry ACcross from bit 8 to bit 7. CHFF is a flip flop which retains the carry out of bit 0 from the previous AU function.

Bit 0 controls polarity of output. When bit 0 is 1, the functions are as listed in the table above. When bit 0 is 0, the output is inverted. Carry occurs before inversion.

When RAUL, 2, 3, 4 = 0001, an add - subtract step is indicated. An add or subtract function is selected ((R2 PLUS R1) or (R2 PLUS R1) respectively since TM is the input) according to the sign bits of the two operands as indicated by SGSP and TMRO or TMR16. Selection of the appropriate TMR sign bit is automatic based on opcode bit 5 and the HWSL flip-flop. Also controlling add - subtract selection is opcode bit 7, which differentiates an add from a subtract operation code.

The polarity selection is set to be dependent on the carry out of the AU when subtract is selected. A true polarity results when there is a carry out. When an add is selected, a true polarity is also selected.

Carry is set to carry accross from bit 8 to bit 7. Carry in is set to end around (carry in = carry out) when a subtract is selected. Carry in is set to 0 otherwise.

14. TM, SP SIGN SELECTORS (3 BITS)

This sign selected by the SP sign selector and TM sign selector is as follows:

<u>RSSO</u>	<u>RSS1</u>	RSS2	SP SIGN	TM SIGN
0	0	0	0	0
0	0	1	1	Ő
0	1	0	NOTE 1	0
0	1	1	SGSP	0
1.	0	0	SGSP@TB16	0
1	0	1	TB16	0
1	1	0	SGSP	0
1	1	1	A U 0 0	TB16

NOTE 1: AUAD.SGSP + \overline{AUAD} . (SGSP $\oplus \overline{ACOH}$)

7675-97-74 Page 8

15. ADDRESS SELECT CONTROL (4 BITS)

The memory address register is fed through a selector to a shifting and swapping selector. The first stage selector is controlled directly as follows:

<u>rtao</u>	RTA1	Selection
0	0	ADBUS SWITCHED
0	1	AUBUS
1	0	TM OUTPUT
1	1	SP

The shifter and swapper are controlled by a second two bit field as follows:

RASO	RÁSL	Function
0 0 1 1	0 1 0 1	ADSEL 0-15 PGS, ADSEL 0-7 PGS, EB, ADSEL 0-6 NOTE 1

ADSEL is selector output

PGS is virtual address page selector. This input is hardwired in the MINI to ADSEL8-15. EB is an end-bit which is hardwired to 0 in the MINI.
NOTE 1: Combinational determination of function is as

follows:

EXTS	NEXT	MIDS	RRPS	Shift Control
1	0	0	0	TØ05
ō	Ő	Ó	· 0	
0	0	1	0	$\emptyset PR5 + T\emptyset 12$
0.	1	0	0	$T\emptyset05 + T\emptyset12$
0	0	0	1	ØPR5+ TM28

EXTS, RRPS, NEXT & MIDS are macro control lines (see later sections) Shifting occurs if the selected shift control is 0. Swapping occurs if the data addressing mode is virtual. (This second condition is hardwired to 1 (absolute) in the mini).

16. ITERATION COUNTER (1 BIT)

Loads of the iteration counter are accomplished through macrocontrol. Decrementing of the counter is controlled by this 1 bit field. A "O" will disable the decrement function. A load caused by other control will override this field.

17. MACRO CONTROL - MODIFIER FIELD (7BITS)

Many registers exist which are loaded in one ROM step out of all or are loaded based on a condition. Other control

lines are unique to one instruction. Thus, a field is provided which enables one of 32 control lines to be selected in a particular ROM Step. Not all are defined at this time, but those for the MINI are described.

A two bit modifier field provides second level control for some of the macros. The following macros have been defined thus far.

- 1) ITST Interval Timer Step.Control of the interval timer is modified during execution of an Interval Timer Control Instruction.
- 2) TSEN A special register is selected to appear on the TMBUS according to the modifier field.

RMD0	RMD1	Selection
. 0	0	Interval Timer (for store interval timer)
. 0	1	Mask Constant (for bit test instructions)
1	ø	Escape Address (for excape codes)

- 3) PROS The Halt flop is reset for a proceed instruction.
- 4) RRPS Register Replacement Step. The INDR and MREF flops are set according to TB28 and 17. SPD is loaded. HWSL is reset if no shift is defined for the address selector.
- 5) MSPS Increment SPR. This is used in load and store multiple SP instructions.
- 6) FSTP Main fetch step. The OPR, INDR, MREF, PMAP registers are loaded from TMO-7, 12, 32, 33. SPR is loaded from TM8-11.

HWSL is set to 1 if this is a literal. Memory read, if specified, is inhibited for literals. The instruction trace trap is set if EXTI is 0 and TM34 is 1.

- 7) TRPS Trap Step. The trap being honored is placed on the TMBUS. Its value is stored into the Pending Trap register PTR. The flop representing the trap being honored is reset. The TRPE flop is set.
- 8) TRSP TRS steps. These perform the TRS and TRSK instructions. RMD selects one of two operations. When a 0, the present trap register is placed on the TMBUS along with the Halt and Kernel registers. These registers are

modified if RMD0=1. The present trap number is set to the pending trap number if TRPE is set. When RMD1=1, the P source register is placed on the bus. It is loaded from I-source if RMD0=1 and EXTI = 1.

- 9) RSPP These return the Stack RMD1=0 returns the TMBUS to the P-source register. RMD1=1 loads the trap and Kernel registers from the TMBUS. According to the opcode, the halt flop is reset or loaded from the TMBUS.
- 10) ØVFS An overflow equation selected by RMD0 1 is allowed to trap.

RMD0	RMD1	Overflow Equation
· 0	0	AUOO . AUAD
0	1	AUOO
1	0	$\overline{\text{ADBZ}}$ + A UOO
1	1	NOT USED

÷

- 11) EXTS An external interrupt is being processed. EXTI is set. I-source is loaded from the channel.
- 12) MIDS Memory Indirect Step reloads INDR and MREF from TM bits 12 and 32. HWSL is set to 1 if a literal is indicated.
- 13) SHFT The ITC is loaded from TB26-31 for shifts.
- 14) ØBFS One of four actions are selected according to the modifier field.
 - RMD0-1 = 00 The output logic sends a data word to the active source with transmission type 011.
 - RMDO1=01 The acknowledge line is raised on the input bus.
 - 3) RMD0=1. A command is sent. The destination is set to active source if the destination specified is FE. The transmission number is set to 100 or 101 depending on RMD1= 0,1 respectively.
- 15) SHWS The HWSL flop is set.

16) TTRS - Transfer if true. One of 16 conditions is selected according to the sequence control field RSQ0-3. The conditions.are:

0)	ITC Z	
1)	AD15	
2)	ADOO	
3)	ADZF	
4)	CHFF	
5)	EQFL	
6)	ØBSY	
7)	DATA	
8)	TM16	
9)	TMSG	
10)	MREF	
11)	EXTI	
12)	· PAMF	
13)	· IBEL	(<u>IBOO</u>)
14)	0	
15)	AUAD	

If the condition is true (1), the address field, RNAO-9, is used as the transfer address (note that bits RNAO-1 are set to 00 in the MINI ROM). Otherwise, one of four alternate actions is taken according to RMD.

	RMD)-1	Alternate Transfer
	0	0	Present Address + 1
	0	1	RNAO-8, RNA9
	1	0	STCO-9 (RØM Stack Register)
	1	1	spare "
	17)		ransfer if false. This acts as does TTRS, but s if the selected condition is false (0).
	18)	ILIT - An	n illegal instruction trap is generated.
	0΄	NØØP - 1 operation	This is a macro which is reserved for no
	19)	SSPS - T	ne parity mask flop is loaded. '
1	Seque	ence Contro	ol (4 bits) - Next address (10 bits)

This field acts with macros TTRS and TFLS above as described. When neither of these macros is selected, a special sequence condition is defined. The equations for these specials will not be detailed, but they have been assigned to specific codes.

0) 'UNCONDITIONAL TRANSFER TO RNA

1) UNUSED

.

.

18.

.

2) RRDMEM (RMEM) - This is one of a number of fetchcycle

sequencings not delineated here. The name references a function used in the APL simulations.

3) ROPCD (RPCD) - Trnasfer to one of many locations based on the operation code.

4) DMFT - Transfer to 0, DAMF, RNA2-9. This selects a location in the MINI ROM or channel ROM depending on the data addressing mode.

5) PMFT - Transfer to 0, PAMF, RNA2-9. This selects a location in the MINI ROM or channel ROM depending on the configuration.

6) $RC\emptyset MP - (C\emptyset MP) - A$ transfer to one of two rocations is performed according to a complex condition. RMD is used to further define this, as is the opcode.

7) RTRAN (TRFR) - This is similar to RCOMP, but uses opcode control only. It is used for conditional transfers.

8) ' RREGIN (RGIN)

- 9) RINIM (RNIM)
- 10) RCOMP4 (RCMP) Transfers to 00, RNA2-7, ADZF, EQFL
- 11) / R REGAD
- 12) i R RDOP
- 13) RMIND
- 14) RC3MU Used for multiply to perform a conditional three way branch when RMDO-=0 and for shifts when RMDO=1.
- 15) NEXT This causes, in addition to a conditional multiway transfer, the setting and/or resetting of some control flip-flops. The output of the NEXT circuitry is Tristated to allow the MINI ROM to execute NEXT which selects virtual fetchcycle when PAMF=1 in the channel configuration.

The ROM thus far defined is 70 bits. The PMU MINI may set RAU1 to 0 and RNAO-1 to 00 to reduce this to 67 bits. also,

Additional macros, fields, etc will be defined as time

goes by.

sequencings not delineated here. The name references a function used in the APL simulations.

3) ROPCD (RPCD) - Trnasfer to one of many locations based on the operation code.

4) DMFT - Transfer to 0, DAMF, RNA2-9. This selects a location in the MINI ROM or channel ROM depending on the data addressing mode.

5) PMFT - Transfer to 0, PAMF, RNA2-9. This selects a location in the MINI ROM or channel ROM depending on the configuration.

6) RCØMP - (CØMP) - A transfer to one of two locations is performed according to a complex condition. RMD is used to further define this, as is the opcode.

7) RTRAN (TRFR) - This is similar to R^COMP, but uses opcode control only. It is used for conditional transfers.

8) ' RREGIN (RGIN)

- 9) RINIM (RNIM)
- 10) RCOMP4 (RCMP) Transfers to 00, RNA2-7, ADZF, EQFL
- 11) / R REGAD
- 12) i R RDOP
- 13) RMIND
- 14) RC3MU Used for multiply to perform a conditional three way branch when RMDO-=0 and for shifts when RMDO=1.
- 15) NEXT This causes, in addition to a conditional multiWay transfer, the setting and/or resetting of some control flip-flops. The output of the NEXT circuitry is Tristated to allow the MINI ROM to execute NEXT which selects virtual fetchcycle when PAMF=1 in the channel configuration.

The ROM thus far defined is 70 bits. The PMU MINI may set RAUL to 0 and RNAO-1 to 00 to reduce this to 67 bits. also,

Additional macros, fields, etc will be defined as time goes by.

.

..

.

ROM Format

.

.

Presently identified fields can be pictured as follows:

0	2	3	5	6	9	10	11	12	13	14		15 16	•	17
Р	REG	IA RE	EG	ΙB	REG	DA	BUS	DTI	BUS	ADSWITC	сн	A UB US	SP	WRITE
L	3	3		4		2	2		2	1		2	-4	1

18	19	20	25	26	27	. 31	32	39	40	43	44
тм	CYCLE	SP	ADDRESS	•M BUS	тм	SELECT		AU	TM SEL	ADDRESS ECT	ITC
<u>.</u>	2		6	1		5	L	8		4	1

.

45	47	48	52	53	54	55		 65	68	69
тм, SIG		MACRO CONTROL		MACRO. MOD.		NEXT	ADDRESS	2	SEQUENCE CONTROL	RS
3		5		2			10 .		4	T

20 ~

.

S. Nissen Dept. 7675/Ext. 2261

SN:mam

~

Driving	••	
dc	E. Aaronson	D-B54
	M. Hereth	D-B54
	J. Hanlon	D-B54
	S. Nissen	D-B54 (3 copies)
	S. Wallach	D-B54 (2 copies)
he .	Dept. File	D-B54
	_	

ROM Format

Presently identified fields can be pictured as follows:

.

0	2	3		5 (5 9	10	1	1	12	13		14	····	15	16	17		
PR	EG	IV	REC	3	IB REC		D BU	S	DT	BUS	7	ADSW	плсн	AUB	US	SP W	RITI	E
3	3 3 4			2		2		1	1		2		1		_1			
18	1	.9	20		25	26		2	7		81	32	39	40		43	44	_1
тм	CYCL	ĿΕ	SP	ADI	ORESS	M	BUS	т	M S	ELEC	ст		AU	TM . SEL		RESS	IT	
	2			(5		1		5				8		4		1	
45	47	4	88	52	2 5	3	54		55					65	-	6	58	69
TM, SIG			MACI CONI			MACRO. MOD.		NEXT ADDRESS			SEQUENCE CONTRO			RS				
3			5			2]	.0					4		T

se ~

S. Nissen Dept. 7675/Ext. 2261

.

SN:mam

SIV. mai							
dc	Ε.	Aaronson	D-B54				
	Μ.	Hereth	D-B54				
	J.	Hanlon	D-B54	`			
	s.	Nissen	D-B54	(3	copies)		
	s.	Wallach	D-B54	(2	copies)	•	
	Dej	pt. File	D-B54				