POLY 88 MICROCOMPUTER SYSTEM

.

C 1976 IPC

TABLE OF CONTENTS

		page	
A :	Int	roduction to the POLY 881	
	1.	Symbol system2	
		a. Number system2	
		i) Decimal and binary2	
		ii) Octal and hexadecimal9	
		b. ASCII	
	2.	Computer languages12	
		a. Machine language12	
		b. Assembly language12	
		c. High level languages14	
	3.	Computer theory14	
		a. Address and memory14	
		b. Central processor architecture	
		c. Instruction set. (Actual. Fastingtions. Pg. 35)	
		d. Monitor	
		i) ASCII mode	
		ii) Front panel mode53	
B:	0pe	rating the System	

POLY 88 Microcomputer System Manual Vol. II: Operation and Software

A: Introduction to the POLY 88.

The POLY 88 system is designed to be, not only a powerful problem-solver, but also a source of satisfaction and enjoyment. Sophisticated computer users know that computers are interesting as well as useful. To derive the greatest possible value, both practical and aesthetic, from the system, it is important to have both a ready ability to interact with the computer at the level of keyboard and screen and a good sense of what is going on inside the computer at the level of actual electronic events. This volume is intended to show the user how to operate the system, and to convey some measure of awareness of what is going on inside the computer as the user operates it.

You may be quite advanced in your familiarity with computers, or you may just be getting started. Our discussion should be understandable and helpful to the beginner, yet interesting and worthwhile to the expert. We will be moving quickly through the fundamental concepts of symbol systems -- binary and hexadecimal math and ASCII code -- used by computer users, and some useful "languages," especially assembly language, with which we communicate with computers. Then we will consider how a computer accepts, stores, and manipulates data to produce results. Then we will be operating the POLY 88 to see how it works.

If you already have some experience with computers, you will be mainly interested here in reading about those things that are unique to the POLY 88 -- its architecture and its monitor. You will probably just want to skim through Section A.

Section B will give you some hands-on experience with the POLY 88, while Section C and the appendix present in tabular form the information you will want to refer to often.

If your experience with computers is more limited, you will want to go through Section A with care. It discusses binary math, etc., in a way intended to provide some insight into what actually goes on inside the computer. Computer users should be able to picture in their minds what the computer is going through in response to their commands. Indeed, the computer usually performs its operations so fast and replies to its operator so promptly that the operator may have no sense of <u>anything</u> going on between his pushing a key and the appearance of the response on the screen. This "lack of sympathy" is undesireable, because it causes operators to miss much of the aesthetic value of the computer, and in fact prevents them from making full use of the computer (especially a micro-computer like the POLY 88).

The relatively inexperienced computer user may find that our discussion is occasionally hard to follow. He or she will want to re-read and interpret, refer to other texts, and discuss the subject with other people. The authors of this text, however, are determined to make it understandable to the beginner, yet interesting to those who are more advanced.

- 1. Symbol Systems
- a. Number Systems
- i) Decimal and Binary

Binary math is the symbol system that most closely approximates the actual operations of an electronic digital computer. A <u>mechanical</u> computer might use devices having ten different "states," like a disc with the digits 0 through 9 around its edge:



(or discs with ten notches, gears with ten teeth, etc.). The ten "states" of such a disc would be the ten different digits that the disc presents to the view of the human user. In fact, there are such devices, and they might be thought of as being purely "decimal" in operation -- decimal meaning ten.

We could put several such discs together and have them count things. Each disc would be geared to the one next to it, so that when the disc on the right went all the way around once, through all ten digits from 0 through 9, the gear on the left would move one "notch" to its next state.

> this gear would move ... to the next digit. <

So when the counter had counted nine things, it would read

Every time this disc goes all the way around

once, from 0 through 9...

and when it counted one more, it would read:

moved one notch

An alternative would be to have just one large disc with many numbers on it -- the numbers 0 to 100, say. But our "decimal discs," each geared to move one number when the gear to its right went all the way around once, would be smaller and handier, and would be able to count very large numbers. In fact, we increase its capacity to count by a factor of ten every time we add another disc. A two-disc counter could count from 0 to 99, while a three-disc counter could count from 0 to 999, and so on.

Actually, this hypothetical counter using decimal discs is a

mechanical analog of the decimal number system itself. Each disc corresponds to a "place" in a decimal number, and the fact that we would want each disc to move by one number when the disc to its right had gone all the way through its ten digits shows that each "place" in a decimal number represents a power of ten, with each place being one power higher than the place to its right.



In the decimal system, this number:

324

means "three hundred and twenty-four" because each digit in the number represents a power of ten, thus:

The right-hand place (called the "least significant") in the number is the 10° or "ten to the zeroeth" place; the digit occupying that space tells you how many 10° s the number contains. Since 10° = 1, this position is called the ones place or ones column. (The zeroeth power of any number is one.) The 4 occupying this column means "four ones." Moving to the left, the next place shows 10^{1} or ten. The 2 occupying this place means "two tens." The next place (in this case, the "most significant") indicates 10^{2} , or one hundred. Three hundreds, two tens, and four ones -- 324. To express numbers involving

thousands, tens of thousands, etc., we just keep adding places to the left. The left-most place is always the most significant -it indicates the highest power of the base. Decimal has ten different digits -- 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 -- and so can indicate from 0 to 9 ones in the ones column, from 0 to 9 tens in the tens column, and so forth. Humans, having ten fingers, find decimal or ten-based counting very natural, and many people just cannot believe that other bases are better for some purposes.

Nevertheless, the fact is that <u>any</u> value can be used as a base in a number system. Consider <u>thirty</u>: We say "thirty" and write 30 to represent this quantity. But just as we could use some other word than "thirty" to represent the quantity, so we could apply some other number system. For instance, the base of the number system could itself be thirty. That system would work like this:

X times
$$30^3$$
 = twenty-seven
thousands
X times 30^2 = nine-
hundreds
X times 30^1 = thirties

Thirty includes "no ones" and "one thirty," with no ninehundreds, etc. So in a thirty-based system, the value thirty would be expressed:

one thirty — 1 0 — no ones

In a number system based on three, thirty would be expressed:

1 0 1 0

(Why?)

Just what number is selected to be the base of a number system is a matter of convenience. Creatures having ten fingers find

ten a convenient base. But when you start making devices to help you in computation, it becomes convenient to use other bases as well.

Computers use solid-state electronic devices to perform computations. The simplest, smallest, cheapest solid-state device can take on just two electronic "states." (Recall that the decimal disc had ten states -- the ten different positions it would be in to show each of its ten digits to a viewer.) Such a device is often thought of as a switch. The switch might offer two electricity out this way possible pathways:

electricity in flip the switch:

electricity out this way

The two stable states of the switch might simply be OPEN and CLOSED -- OFF and ON. The two states can be called YES and NO, or TRUE and FALSE -- or they can be called 1 and 0. This immediately suggests a number system based on just two digits. And in fact, since a computer actually performs its operations by means of many tiny solid-state devices that have two possible stable states, computers are said to "use binary" in their operation. In binary each position or column in a number represents a power of two, rather than a power of ten. This binary number

 $\int_{-0}^{1} \frac{1}{x^2} = 0 \quad x^2 = 0$

says "1 one, 0 twos, and 1 four, " or five. In decimal -- 5. In binary -- 101. (We will continue to use written words like "one, two, three" to discuss these other systems.) We will also slash all Øs to distinguish them from O's, as does the POLY 88.)

Obviously, binary numbers are usually longer than decimal numbers. So why use them? Because solid-state electronic devices find them convenient. To be more exact, the binary system is the simplest number system that can convey any and all data. The only simpler system would be to the base <u>one</u>, and that would not be a "system" at all, but just a tally -- ten marks to indicate the number ten. The simplicity of binary allows computer design to be as simple as possible, since the simplest physical system with more than one stable state has two.

Any quantity can be represented in binary. Just keep adding powers of two to the left. Binary digits, or "bits," are frequently grouped in groups of eight:



Eight bits is a "byte." The largest number expressible in a byte, obviously, is llllllll, which is (starting from the right) one one, one two, one four, one eight, and so forth. In decimal it would be 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128, or 255. Larger numbers, of course, are built up from several bytes.

Many computers, the POLY 88 among them, always treat values in eight-bit bytes. For instance, the POLY 88 stores data in its memory in the form of eight-bit bytes. Recall that a binary digit or bit, which is always either 0 or 1, corresponds to a tiny solid-state device which is in one or the other of its two stable states. When you store a data quantity in the POLY 88, you are actually manipulating the states of many such devices. Let us call these two states the "zero state" and the "not zero state." When you store the quantity five in the POLY 88's memory,

you affect the state of eight (microscopically small) devices. Five in binary is 101B, or, as an eight-bit byte, 00000101B. The eight affected devices will be in this overall state:

					Not		Not
Zero							
State							

Another way to show the state of the eight affected devices is:



This is a very convenient way, because here we have our binary number 00000101B over-laid onto the representation of the eight affected devices. We will be using this representation often, because to get the greatest use and the greatest aesthetic satisfaction out of your computer, it is important to "think binary" (at least at first) and visualize the actual events going on down at the level of the bi-stable devices. The "memory" of the computer consists of many, many groups of eight such devices, and can be thought of as many such rows (bytes) as this:

a ď ď ď 1 a 1

turned on edge and grouped together like this:

Memory

each location in memory contains one byte -- eight bits

Binary expresses the actual state of the bi-stable devices or "flip-flops" that make up the computer's memory. As we will be discussing later, binary also expresses the "vectors" or the pathways that lead to the bytes that make up the memory.

ii) Octal and Hexadecimal

Though electronic devices find binary convenient, it is cumbersome for humans. So computer operators use other number systems that are more like decimal in their compactness, namely "octal," based on eight, and "hexadecimal," based on sixteen. Since eight and sixteen are themselves powers of two, numbers in these systems are fairly easy to compare with or convert to binary numbers. Decimal could be used, but it would not convey any sense of the actual state of operations down at the level of the solid-state devices, where the abstraction of numbers has its reality in the form of the electrical state of each device.

Octal uses the digits Ø through 7, with each position indicating up to seven times a power of eight. Hexadecimal is more important for our purposes, since operating the POLY 88 involves its use. Hexadecimal uses all ten of the familiar digits, plus the first six letter of the alphabet: Ø123456789ABCDEF. Each position in a hexadecimal number indicates a power of sixteen, thus:



Clearly, very large numbers can be compactly expressed in hexadecimal. This number, for instance:

FQQ

Says "no ones, no sixteens, and fifteen two-hundred-fifty-sixes." In decimal -- 3,840. (The hex number above would ordinarily be written FØØH and said "F zero zero hex." We will always put an H after a hex number and a B after a binary number; a number with no letter after it is always decimal.)

In binary, by the way, the above hex number is 111100000000B. There is no sense in which the decimal number 3,840 is the "real" expression of this value. Any binary number up to four bits can be expressed as one hexadecimal number, thus: PolyMorphic Systems POLY 88, Vol. II

Rev. 0.0 P. 10

Binary	He	exadecimal	Decimal
ØØØØ B		ØН	¢
ØØØ1 B		1 H	1
ØØIØB		2 H	2
ØØ11B		ЗН	3
Ø100B		4 H	4
Ø1Ø1B		5 H	5
Ø11ØB		6 H	6
Ø111B	м	7 H	7
1000B		8H	8
1ØØ1B		9 H	9
1Ø1ØB		AH	1ø
1Ø11B		ВН	11
11ØØB		СН	12
110 1B		DH	13
111ØB	•	EH	14
1111B		FH	15

Recall that in the POLY 88, each memory location consits of eight bi-stable devices, so the contents of any memory location can be expressed in eight binary digits or bits. This eight-bit value can in turn be expressed in two hexadecimal characters. For instance, if you think of the number 11110000B as two groups: 1111 ØØØØ, you see that it equals FØ in hex (FØH).

b. ASCII. Binary numbers can be used (like any numbers) in a code to express things other than quantities. One code for us to consider is the American Standard Code for Information Interchange, or ASCII. ASCII provides a means for putting information into a computer and getting it out again in a form that makes sense to the human. In ASCII, the characters the human writes or reads -upper and lower case letters and the ten digits, plus punctuation marks -- are all assigned numberical values. Every character on a typewriter keyboard, for instance, is assigned a binary equivalent. When the human strikes a key on the computer's input keyboard, the keyboard in turn sends to the computer one byte -- an 8-bit binary number -- corresponding to that key. This is necessary because the computer itself "understands" nothing but binary; it conducts all its operations in terms of the bistable state of electronic connectors.

ASCII also enables the computer to put out characters that make sense to the human. If the computer and the human are communicating strictly by means of a typewriter, the process described above simply reverses. The human puts in his/her information by striking the appropriate keys. The keyboard electronics interpret this according to ASCII code into binary bytes, which are then sent on to the computer. When the computer completes its operation, it sends a series of bytes back to the teletype, which interprets them according to the ASCII code and causes the appropriate keys to strike. Some bytes correspond to functions other than key strikes -- carriage shift, carriage return, etc.

The POLY 88 uses a keyboard input and video output. (There is also a tape input/output. The tape can be recorded according to the

ASCII code -- actually in a dual-tone code corresponding to the binary representations of the ASCII characters.) The human types into the keyboard his/her input. The keyboard sends this input on to the computer in the form of the bytes assigned to each key by ASCII. When the computer finishes its operations, it sends the information in ASCII to its own video electronics, where the information is converted into the form that will cause the appropriate characters to appear on the screen. You will find a chart showing the ASCII-to-binary code in the appendix.

- 2. Computer Languages
- a. Machine language

As said earlier, the data a computer deals with exist in the form of states of sets of bi-stable devices. Actually, not only data items but also every operation the computer can perform corresponds to a binary number. At the most fundamental level of the computer hardware, events take place in the form of changes in the state of individual devices having two stable states. Therefore, binary "statements" can exactly "express" what is actually happening inside the computer.

The heart of a computer is its central processor, usually consisting of one or more integrated circuits or "chips." Built into the physical structure of these chips are microscopic pathways and electronic devices that enable the computer to perform its basic operations. The POLY 88 has one such chip, the Intel 8080A microprocessor, designed to allow the computer to perform 72 fundamental types of functions. These functions are called "machine instructions," and together are called the instruction set. Each instruction corresponds to a binary number, and the set of all such numbers is called the machine language.

b. Assembly language

Binary exists for the convenience of the computer -- it allows computer design to be as simple as possible. Hexadecimal and ASCII are ways that statements which make sense to the human can

be related to "statements" that "make sense" to the computer. Assembly language is a convenience to the human -- it expresses computer operations in a form that makes sense to him.

Assembly language assigns a word to each instruction. When the human writes a program, he/she uses assembly language to express what the computer is supposed to do. For instance, the human may write down something like this:

INR A

This instruction, which means "INcrement Register A," causes the value stored in a certain location to increase by 1. This instruction can now be converted into a form the computer can use. Each word in assembly language can also be expressed as a two-digit hex number (called the "opcode") which represents the binary instruction actually executed by the machine. (For a list of all assembly language words -- the instruction set -- and their hex equivalents, see the appendix.) The human can now rewrite his program in hex. The instruction above, for instance, would be:

HEX	ASSEMBLY	LANGUAGE
30	INR	А

This conversion process is called assembling. Now we can type our hex directly into the keyboard. From there on, the POLY 88 converts the input into the binary form it requires.

Assembling by hand, by the way, can be avoided. You can program the computer so that it will convert assembly language to the form it needs. Such a program is called an assembler. When using an assembler, you begin by putting the assembler program into the computer. Then you type assembly language directly into the keyboard, and the computer interprets that input appropriately.

c. High level languages

There is an even more "human" way to write a program. Operations which seem to the human to be single steps (like "multiply") may actually require the computer to obey many instructions. The human may find it convenient to be able to use symbols that do not correspond directly to machine instructions. In assembly language there is a word or symbol corresponding to every instruction that the computer will obey in performing its operations. In a high level language, on the other hand, one word or symbol may imply many instructions.

When you write your commands for the computer in assembly language (and then convert them to hex, or enter them directly into the computer by using an assembler), you are thinking in terms of the actual instructions built into the computer's central processor, and so you will probably be making the best use of the abilities of that particular computer. Nevertheless, it can sometimes be a great convenience to be able to write a program in a highlevel language, using terms like "multiply" that imply many different instructions and would have to be expressed in several assembly language terms. The high-level language most appropriate for small computers like the POLY 88 is called BASIC. To communicate with your computer in BASIC, you would first program it to convert your statements in BASIC into the appropriate sequence of machine instructions.

3. Computer Theory

a. Address and Memory

Any computer works by performing a series of manipulations (or "program") on data stored in the computer's memory. Computer memory consists of the state of the thousands or millions of small, solid-state "flip-flops" or bi-stable devices within it. The POLY 88 has from 10,000 to half a million such individual devices in its memory, depending on options.

To perform its functions, the computer must be able to locate any one of the data items stored in its memory whenever it is needed. So the computer must keep track of where it puts each item. To do so, it assigns an "address" to each item in memory. In the POLY 88, the memory "bits" (each one corresponding to the state of a single flip-flop) are divided up into bytes of eight bits each, each byte having its own address. To get to a given address, the computer searches along a wiring pathway that has sixteen decision points -- sixteen places where the path can fork to the left or right. A schematic of this pathway would look, in part, like this:



We can assign the binary digits Ø and 1 to left and right turns at each decision point. Consider the pathway represented by the unbroken line:



To follow this pathway, you turn first right, then left, then right. Defining left as Q and right as 1, we can give this pathway the unique name |Q|, which means "right-left-right." Three right turns would be 111; the pathway involving three left turns would be QQQ. All the other pathways would have the designations shown. These binary numbers can be thought of as the "addresses" to which these pathways lead. Since we have

either a left or a right turn at each of these decision points, we have a total of 2^3 or eight unique pathways in all. You might have noticed something else interesting. The addresses also turn out to number the pathways in sequence in binary notation. The top one, $\mathcal{O}\mathcal{O}\mathcal{O}$, equals zero. The next one down equals one, the next one is two, the next one is three, and so forth. The last one, 111, is seven. So all eight pathways are neatly numbered, from zero through seven. That is what we mean when we say that each memory address is a unique pathway that can be expressed by a binary number. Each digit, $\vec{0}$ or 1, in the binary number corresponds to the state of a bi-stable device that is serving as a "switch" that turns the pathway to the left or right.

As you can see from the figure above, the total number of different pathways doubles at every decision point. Since there are 16 such points in all in the POLY 88, it can store items in 2^{16} or 65,536 different possible memory locations. Each "location" is actually a unique pathway, determined by the states of sixteen bi-stable devices, leading to a unique set of eight binary devices. The states of these eight devices constitute an item, or part of an item, stored in memory (one byte of memory). So -- 2^{16} or 65,000 possible pathways leading to 65,000 locations, each of which can contain any one of 2^8 or 256 different binary values.

All addressed locations taken together make up the "memory space" of a computer. Any one address is sometimes called a "vector" in this space because it "points" to a single byte in memory. The memory space and address pointer can be depicted like this:

byte 65,000 memory locations "vector" or Each pathway is pathway leading to expressed as one location (address) 16 bits--two bytes

Each memory location contains 8 bits -- one

with the bar representing the bytes of 8-bit groups within the memory, and the large arrow indicating the 16-bit address that specifies the pathway leading to each memory location.

The items stored in memory can be used in any one of several ways. An item can represent a program instruction to the machine. Bytes in memory can represent ASCII characters, and thus can enable the machine to communicate with its human operator. An item can be a numerical value, to be manipulated in a program--like your bank balance. In the same way, a pathway leading to these items can be defined in two ways: as a program pointer (called "program counter") when it leads to memory items defined to be instructions; or as a data pointer when it leads to quantities to be manipulated by the program. Whether a certain stored item is to be considered an instruction or a quantity to be manipulated by a program is up to the operator. The computer does not care either way. In fact, if the operator accidentally tells the computer to treat a data quantity as though it were an instruction, the computer will gladly do so. To it, anything the program counter points to is an instruction--whether the operator meant it to be an instruction or not. And anything the data pointer points to is an item of data to be manipulated. Trouble sometimes occurs when the operator accidentally causes the program counter to point to a memory location that does not contain program. The computer executes the item as an instruction, and from that point begins to produce nonsense or "garbage."

b. Central Processor Architecture

A computer consists of memory space, containing stored program instructions and data to be manipulated in programs, and a central processing unit, which manipulates data in response to program instructions. The CPU opens pathways to memory items, takes items from memory and temporarily stores them, transforms data by means of mathematical and logical operations, and sends results out to memory or to an output device.

The organization of a processor is called its "architecture; an extremely simple computer could work like this:



Here we have a bar representing a large amount of memory, with a data pointer pointing to a quantity stored at one address, and a program counter pointing to a program instruction which tells the CPU what to do. (Don't lose sight of the fact that these "arrows" that are "pointing" at bytes of memory are actually pathways leading to groups of eight bi-stable devices.) Also, there are some "registers." The data pointer register contains the two-byte number that corresponds to the memory address the data pointer is pointing to. The program counter register states the memory address of the instruction that the CPU is currently executing. This hypothetical computer performs the operation pointed to by the program counter, using the data pointed to by the data pointer. The result of the operation gets stored in the accumulator. Note that, because the data pointer and program counter registers hold addresses, they contain two bytes. When the computer finishes the operation indicated by the program counter, the program counter automatically moves to the next instruction in the program. The program counter may "jump" on command to a new address at a considerable distance from the previous location, but for one moment let's visualize it as just moving one slot to the right at each step. The

PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P. 19 computer then does whatever that instruction tells it to do. Each time an instruction is completed, the program counter moves to its next instruction.

The operation of this simple computer can be visualized as follows. The program counter points to an instruction that tells the CPU, "Move data pointer to *<*address*>*." The CPU opens a line to the slot bearing that address. It also move the program counter to the next instruction. The next instruction says, "Take the quantity located in the slot indicated by the data pointer, and move it to the accumulator." The CPU does so. Next instruction: "Move the data pointer to *<*new address*>*." CPU obeys. "Add the quantity in that slot to the quantity in the accumulator." CPU does this. "Move the data pointer to

< new address > ." Obeys. "Take the quantity from the accumulator and put it in the memory slot that the data pointer is now pointing to."

Note that this series of operations involves three quantities in memory: two quantities that were already in memory, and a third quantity, the sum of the first two, which is now also stored in memory.

Now, about those other two CPU registers. Every time the computer obeyed an instruction, the program counter register changed to reflect the address of the next instruction. Since we are visualizing this simple computer as performing a series of instructions in sequence, let us say for the moment that after each instruction is performed, the value in the program counter register goes up by 1, to move the program counter one slot up. (Actual instructions can consist of several bytes and therefore occupy several consecutive addresses.) We could put an instruction into the program that says "Jump the program counter all the way to another part of the program." The value stored

in the program counter register would change to reflect the address of the new instruction. The same thing is true of the data pointer register -- the value in the data pointer register goes up or down as the data pointer moves to correspond to the memory address of each accessed memory item.

Why the accumulator? Because a computer performs its operations by taking one very small step at a time. To take a quantity out of memory, then take another one from memory and add it to the first, then put the sum into a new location, takes the computer three steps. It needs the accumulator to store the results of intermediate steps.

This simple computer can do anything that any real computer can do. But because it has just the three basic registers, it does everything slowly. To increase the speed of the computer, we add registers.

The POLY 88 has several additional "working registers." The working registers are like the accumulator in that they temporarily store values being used in computations.

We will add the working registers to our conceptual depiction of what is called the <u>architecture</u> of the POLY 88:



So far, we have the memory space; a data pointer register; a program counter register; working registers (two pairs, each one holding one byte); and an accumulator. Let us consider the working registers.

The working registers, like the accumulator, temporarily store values the computer is using in the course of its operations. Thus the computer can move a value from memory to any register, including the accumulator, from any register to any other register, and from any register to memory. It can perform some operations on the contents of the accumulator. It can also perform operations involving the contents of the accumulator and other registers (add them, for instance).

You have probably noticed that, because we used the letter A to designate the accumulator, we designate the working registers B, C, D and E. Each register holds one byte; the registers can also be used in pairs, B with C and D with E, to hold 16 bit quantities. The register pairs are called "pair B" and "pair D."

You might also note that we are using the letters H and L to designate the two bytes of the datapointer register pair. This simply means that the left register contains digits of relatively high significance, the right register digits of lower significance. In any number, the significance of digits increases as you move to the left -- in decimal, tens are more significant than ones, hundreds are more significant than tens, and so forth. The letters H and L could apply to any of the register pairs; by convention, however, only this register pair is described in that way.

There remains just one basic feature of computer architecture to add: the stack pointer. In order to talk about the stack pointer, we will have to go a bit deeper into the subject of programming.

A program is a pre-determined series of instructions for the

PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P. 22 computer to follow in solving a specific problem. Recall that the heart of the computer is its central processing unit, consisting of one or more chips into which are built the electronics providing for all the logical operations of the computer. This central processor lets the computer deal with all the various kinds of problems it is built to deal with. But the central processor does not tell the computer <u>when</u> to perform any given operation, or on <u>what</u>, and so it does not enable the computer to deal with any specific problem. That requires a program.

The fundamental instructions built into the central processor are called collectively the "instruction set." A program also consists of instructions, which the user stores in memory. The computer uses the electronics of the central processor as required to obey the program instructions it encounters in memory.

A very simple program starts out with instruction #1 and moves along in a straight line through a series of instructions to the end. But almost no program is that simple. Most programs incorporate strings of instructions that the computer performs repeatedly, returning to the beginning of the string and performing it again until some condition is satisfied. These repeating strings are called "loops."

Another possibility is a separate part of a program that performs some specific task that may be called for at several different times in the execution of the program. The computer moves to that part of the program whenever it is instructed to, and performs the instructions it contains; then it returns to the main-stream program. These repeatable sub-portions of the program are called "sub-routines."

Obviously, the terms "loop" and "sub-routine" are not really mutually exclusive. A sub-routine could be a loop. The point is that both terms indicate a departure from the straight-ahead, left-foot-right-foot progress of the program. PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P. 23 We can depict a sub-routine in this way:



Sub-routines "A" and "B" consist of instructions for operations that are needed several times in the execution of the program. Every time sub-routine "A" is needed, the computer comes upon the instruction "Call sub-routine (first address in A>." And off it goes. When it needs "B," the computer comes upon the instruction "Call sub-routine (first address in "B">> ."

This is where the stack pointer comes in. Say the program counter departs from the main-stream program and goes to sub-routine "A." The computer performs the sub-routine as required. Now it has to get back to the right place in the main program. The stack pointer records the address to which the program counter must return in order to resume the main-stream program. In the example we are discussing, this will be the address in the main-stream from which the program counter originally departed -- plus three.

Why plus three? Because if the program counter returned from sub-routine "A" to exactly the same point in the program from which it departed, it would once again come upon the instruction "Call first address in "A" ." So back it would go to the beginning of sub-routine "A". Finished, it would return to the same instruction -- and go back to "A" again -- and again -till some merciful human pulled the plug. So when it return from the subroutine, it must begin at the instruction following the "CALL" (one-byte) and the two-byte address of the sub-routine.

Now, our example is still very simple. So far it just involves jumping to either "A" or "B" from the main-stream program, then

back. But often a program will involve calling a sub-routine, then calling from the midst of the sub-routine to another, and so forth. So the program counter may move from the main-stream program to "A," then before finishing "A" it may move to "B," then "C," etc. To return, it may have to go from "C" to "B," then to "A," then back to the main-stream program. The actual path a computer follows to go from question to answer can be very, very complicated.

That is why the stack pointer has a <u>stack</u>. The stack pointer keeps inserting into a portion of memory the addresses that the program counter has to return to asit finishes with sub-routines. The first address that goes into this "stack" is the address from which the program counter departed when it jumped to sub-routine "A," plus three. If it goes to "B" before it finishes with "A," then the next entry in the stack is the address in "A" to which the program counter must eventually return. The stack pointer keeps putting these addresses in, in the required order, till it is necessary to start returning.

To summarize, the computer stores into its memory both data items and program instructions, in the form of bytes. It takes data items from memory and puts them into the working registers, where they can be manipulated. Addresses, or pathways leading to data bytes and program bytes, are represented in the program counter, data pointer, and stack pointer registers. These addresses can themselves be stored into memory and recalled as required.

c. Instruction Set

At the heart of the POLY 88 is a small "chip," about the size of the nail of your little finger, called a central processing unit or CPU. This integrated circuit, the Intel 8080 A, incorporates many microscopically small solid-state electronic devices that enable the computer to perform its various operations. Basically, in fact, all processing is the job of the CPU, while the rest of the computer components provide input, output, storage, and access.

We will now take a look at all 72 kinds of operations or "instructions" the Intel 8080 CPU can perform. First we will consider some general concepts.

Some of the operations the CPU performs are familiar -- addition and subtraction, for instance. Others equally important, and in fact more fundamental, are "logical operations," in particular those called complementation, AND, OR, and XOR (exclusive OR).

COMPLEMENTATION

Addition and subtraction treat binary quantities as quantities -as numbers built up of one or more digits, to be treated as wholes. Logical operations, on the other hand, treat the bits of binary values one at a time. One of them, complementation, simply changes every \emptyset to a 1 and every 1 to a \emptyset . These two numbers are complementary:

10101000 01010111

One of the CPU's operations is "complement"--that is, the CPU can be told to complement any number, and will respond by changing every \emptyset to a 1 and every 1 to a \emptyset .

TWOS COMPLEMENT

For simplicity of design, the central processor uses addition to subtract. It does this by converting a number to be subtracted into its "twos complement," which in effect reverses its sign, then adding it to the number to be subtracted from.

Let's say that the subtraction problem is:

11Ø11ØØ1 - Ø1ØØ1ØØ1

The number to be subtracted is ØlØØlØØl. To do this, we will instead add the twos complement of this number, which is in effect its negative counterpart (in a number of fixed length--here, eight bits). We begin by constructing its twos complement.

First we complement this number -- invert every bit. It becomes $|\emptyset| |0| |0|$. That is the "ones complement," or just the complement of $\emptyset| 0| 0| 0|$. Then we add I to give the twos complement.

1Ø110110 + <u>ØØØØØØ1</u> 1011011-1

We can test to see if this is really, in effect, the negative equivalent of the original number by adding it to the original number and seeing if the result is zero. In so doing, we will also see the point of considering only numbers of fixed length.



The fact that we are considering numbers of fixed length means that the carry out of the most significant place is not considered part of the sum, so zero can result from the addition of two nonzero bytes.

Adding 10110111 to 11011001 yields: 11011001 10110111 Carry not part of sum 1 10010000

result

Among binary number of a fixed length of eight bits, there are 256 different possible combinations. These 256 combinations can be considered to be the positive numbers from Q through 255. Equally well, they can be considred the 256 values from -128 to + 127. In this latter case, the binary expressions for the values from Q to +127 would all be exactly the same as when only

positive numbers are being represented. Then converting all of these values to their twos complements yields the remaining binary values which can be considered their negative counterparts. Note that, in this case, all the positive numbers would begin with a Ø in the most significant place, and all the negative numbers would begin with a 1.

> ØØØØØØØ1B = 1 Ø1111111B = 127 (decimal)

Note that \emptyset ($\emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset B$) and -128 (1 $\emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset B$) are their own twos complements. All other values have their own unique but dissimilar twos complement.

The existence of these two sets of values, positive values starting in every case with a \emptyset and negative values starting in every case with a 1, means that the most significant bit can be considered not only part of the value but also the sign of the value. This is called "signed twos complement notation." The following discussion of computer operations or "instructions" must be understood in light of twos complement representation.

LOGICAL OPERATIONS

One logical operation, complementation, treats the bits of a single binary value. The other logical operations of the CPU compare the bits of one binary number with the bits of another. Let's take two binary numbers having just one bit each:

Compare these bits.

PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P.²⁸

The comparison checks to see if the two bits conform to some "rule," and leaves a record to indicate whether or not they do conform. A rule might be: "The two bits are the same." If they are the same, we can leave a 1 as a record; if they are not the same, we can leave a \emptyset . Note that, in a comparison of two bits, the first bit can be either a \emptyset or a one, and the second bit can also be a \emptyset or a 1, so there are 2^2 or four possible cases:

(Since the rule says nothing about the order of the bits, we can consider the last two cases identical.)

A different rule will produce different results for the same cases. Supposing the rule is "One or the other of the two digits is a l." Now the four cases produce:

Another way of saying that two bits compare in conformance with a rule is that the comparison is <u>true</u>. Using <u>false</u> and <u>true</u> instead of \emptyset and 1 is very interesting, because it shows how fundamental these comparisons are to logic, and therefore why these comparisons are called logical functions.

In the second example above, the rule was that one or the other

of the two bits (or both) had to be 1. If at least one bit was 1, the result of the comparison was also 1. If neither was 1, the result of the comparison was \emptyset . Defining \emptyset as false and 1 as true, we can restate that rule thus: If one bit or the other is true, then the result is also true. For brevity:

> If A is true OR B is true, then C is true.

This rule provides a model for a certain kind of logical syllogism -the kind in which a certain conclusion always follows if either one of two conditions is met. For instance:

If the batteries are dead, OR the bulb is burned out, the flashlight will not work.

Here, either one of the conditions if true is sufficient to make the conclusion true. There is, of course, another kind of relationship, in which both one condition AND the second must be true for the result to be true.

If you have enough money, AND if the store is open, you can buy what you want.

This AND relationship provides the model for the most famous syllogism of all: "All men are mortal; Socrates is a man; therefore Socrates is mortal." Stated like the previous example: "If all men are mortal, AND if Socrates is a man, then Socrates is mortal." Note that syllogisms need not assert the truth of any particular fact, but only offer a model to predict the "truth relationships" of possibilities. Another way of making the same syllogism would be: All men mortal? True. AND Socrates a man? True: Socrates mortal?

True.

PolyMorphic Systems POLY 88 Vol. II REV. 0.0 P. 30 To summarize the AND relationship: false AND false: false false AND true : false true AND false: false true AND true : true

Defining Ø as false and 1 as true, we can summarize the AND relationship in this "truth table":

	Ø.1	
ø	ØØ	
1	Ø.1	AND

We have already seen the rule that if one OR the other (or both) of the two conditions being compared is true, then the result is true. Here is the OR truth table:

One other rule concerns us here: The XOR or "exclusive OR" rule, in which one or the other (but <u>not</u> both) conditions must be true for the result to be true.

For instance, suppose that Mr. Smith employs an equal number of female and male people:

If Smith hires one female, XOR if Smith hires one male, he will have an unequal number of female and male employees.

Here is the XOR truth table:



As we said before, the POLY 88 CPU compares the bits of two numbers by means of one of these rules in performing its logical operations. Here's how two numbers are compared in these ways:

	10110010	
	11011111	AND
result	10010010	

The top number is compared bit by bit with the number below it, to see if the upper bit AND the lower bit are 1.

10110010	
<u>11011111</u>	OR
11111111	

The top number is compared bit by bit with the number below it, to see if the upper bit OR the lower bit is 1.

10110010 11011111	XOR
Ø11Ø11Ø1	

The top number is compared bit by bit with the number below it, to see if the upper bit XOR the lower bit is 1.

BRANCHING

Computers are valuable primarily because they can do repetitive tasks very rapidly. To be able to repeat the same task a required number of times, the computer must be able to decide whether it is to repeat a task or move on. The computer repeats a task

until some condition is satisfied, then moves on to something else. If it could not make such a decision, the computer would have to be told whether to repeat or move on -- the operator would have to make that decision, and the computer would be far less useful than it is.

This decision can be -- and is -- divided into two parts: a test and a branch. The test determines which of two conditions exists. The test may be of whether two values are equal, or of whether one value is at least as large as another; it may be of whether a particular single bit is \emptyset or l, etc. These tests always involve at least one of the values currently stored in a CPU register.

The branch is the point at which the computer moves in one of two directions. Which way the computer goes depends on the result of a previous test. We need a way to record the results of the test for use in the branch. This the computer does by setting the value of a particular bit to 1 or resetting it to \emptyset to indicate which of two conditions was found to exist. These bits are called "flags."

These decisions, called conditional branches, always involve two instructions:

- TEST. Which of two conditions exists? Set a particular flag to 1 or reset it to Ø depending on which condition exists.
- BRANCH. Is a particular flag \emptyset or 1? Go on to one or another of two different instructions depending on the status of the flag.

Following a branch instruction, the computer always moves on <u>either</u> to the next instruction in sequence, <u>or</u> to an address stated in the branch instruction itself, where it will encounter another instruction.

In the POLY 88 there are five flags.

CARRY FLAG

When a number is added to the value in the accumulator, the result may include a carry out of the left-hand bit, the bit of highest significance. This carry "sets" the carry flag to 1.

accumulator

When an addition does not result in a carry out of the most significant accumulator bit, the carry flag is \emptyset .

The carry flag can be set to \emptyset or 1 by other operations. For instance, the instructions RAR (rotate accumulator right) and RAL (rotate accumulator left) affect the carry flag. In RAR, the least significant bit in the accumulator moves into carry, the bit that was in carry goes into the most significant place in the accumulator, and all other accumulator bits move one place to the right.

RAR		
	1	

RAL is the opposite of RAR.

The carry flag can be affected by logical operations as well as addition, subtraction, and rotation.

AUXILIARY CARRY FLAG

A carry out of the "third bit" (fourth place -- 2³) sets the auxiliary carry flag:



The auxiliary carry flag cannot be tested directly, and exists only to enable the DAA instruction for decimal conversion.

SIGN FLAG

The sign flag is set by certain instructions to duplicate the most significant bit of the value in the affected register.



Recall from our discussion of twos complement that the most significant bit in a register can be interpreted as the sign of the data quantity when the quantity is considered to be twos complement.

ZERO FLAG

The zero flag is set to 1 at the end of certain operations if the byte resulting from the operations is all zeroes; the zero bit is reset to \emptyset if the result is not zero.

A result that consists of eight zeroes plus a carry out of the seventh bit sets the zero flag to 1, and also sets the carry flag to 1.

PARITY FLAG

"Parity" refers to whether the number of 1s in a byte is even or odd. Byte parity is checked after certain operations. If the
PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P.³⁵

number is even, parity is "even" and the parity flag is set to 1; if there is an odd number of 1s, parity is "odd" and the parity flag is reset to Ø.

INSTRUCTIONS

Following is a complete list with discussion of all the operations built into the central processor of the POLY 88. The discussion divides the operations into groups of related instructions. Each operation is identified by a "mnemonic" which corresponds to an instruction in machine language ("opcode"). For a chart showing all assembly mnemonics and the associated opcodes, see appendix.

<u>CARRY</u> FLAG INSTRUCTIONS. Two instructions affect the carry flag alone:

CMC (complement carry). Complement the carry flag --Set it to \emptyset if it is 1 or to 1 if it is \emptyset . STC (set carry). Set the carry bit to 1.

<u>SINGLE REGISTER INSTRUCTIONS</u>. These instructions affect the contents of one memory address or any one of the CPU registers -- one byte. If memory, the instruction affects the byte addressed by pair H.

INR (increment register or memory). Increment the affected register or memory byte by 1 -- add 1 to it.

DCR (decrement register or memory). Decrement register or memory byte by 1. This instruction is the opposite of INR -- it is identical to it except that it reduces the affected byte by 1. All flags may be affected.

CMA (complement accumulator). Complement the byte in the accumulator -- change every 1 to \emptyset and \emptyset to 1. No flags are affected.

DAA (decimal adjust accumulator). Adjust the byte in the accumulator to form two groups of four bits, each representing one decimal digit. This instruction is rather complicated, treating as it does the awkward relationship between binary and decimal. It is used -- infrequently -- when a decimal output is desired. DAA adjusts the first four bits and second four bits of the accumulator byte separately. First, the less significant four bits of the accumulator byte are compared to 1001 to see if they are greater than nine. If they are (or if the auxiliary carry flag is set to 1), then the accumulator is incremented by six -- which reduces the value of the four bits to nine or less. Next, if the four more significant bits of the accumulator byte now represent a number greater than nine (or if the carry flag is set to 1), then these four bits are incremented by six, so that they will represent a value of nine or less. Note that either of these two adjustments may have produced a carry. A carry out of the four less significant bits sets the auxiliary carry flag to 1; otherwise, it is reset. A carry out of the accumulator byte sets the carry flag to 1; otherwise, it retains its previous value. All other flags may be affected.

NO-OPERATION INSTRUCTION:

One instruction results in no operation.

NOP (no operation). Move on to the next instruction in sequence. No flags are affected.

DATA TRANSFER INSTRUCTIONS:

These instructions transfer data between registers or between memory and registers.

MOV (move). Move one byte of data from an indicated register or memory to another individual register or memory. The data also remains in its original location.

Format example: MOV B,A. "Move the byte in A (accumulator) into register B." Note that the format states the affected register first. Data cannot be moved from one memory address to another in a single operation. Data moved out of memory is always taken from the location addressed by H & L. No flags are affected.

STAX (store accumulator). Store the contents of the accumulator into the memory location addressed by register pair B or pair D. No flags are affected.

LDAX (load accumulator). Store the contents of the memory location addressed by the indicated register pair (pair B or pair D) into the accumulator. No flags are affected.

REGISTER OR MEMORY TO ACCUMULATOR INSTRUCTIONS.

These instructions operate on the accumulator using a byte taken from a register or from memory. Memory is taken from the memory location addressed by the data pointer (H & L). Results are left in the accumulator.

ADD (add register or memory to accumulator). Add the byte in one register or in memory to the value in the accumulator. ADD A doubles the accumulator. All flags may be affected.

ADC (add register or memory and carry flag bit to accumulator). Add the byte from a specified location, plus the value of the carry flag, to the value in the accumulator. All flags may be affected.

SUB (subtract register or memory from accumulator). Subtract the byte in a specified register or memory location from the value in the accumulator. SUB A subtracts the accumulator from itself, leaving it (and the carry flag) at zero. All flags may be affected.

SBB (subtract register or memory and carry flag bit -- "borrow"-from accumulator). Subtract the byte taken from a specified location, plus the value of the carry flag, from the accumulator. All flags may be affected.

ANA (AND register or memory with accumulator). AND the specified byte with the accumulator. ANA is often used to zero part of the accumulator. Carry, zero, sign, and parity flags may be affected.

XRA (XOR register or memory with accumulator). XOR the specified byte with the value in the accumulator. XRA A zeroes the accumulator. Then a MOV from A to a register zeroes that register. All flags may be affected.

ORA (OR register or memory with accumulator). OR the specified byte with the value in the accumulator. This instruction is often used to set part of the accumulator to ls. Flags affected: carry flag is zeroed; zero, sign, and parity flags may be affected.

CMP (compare register or memory with accumulator). Compare the specified byte to the contents of the accumulator. In effect, this determines if the specified byte is smaller than, equal to, or larger than the accumulator byte. Flags: the zero flag is 1 if the quantities are equal, and \emptyset if they are unequal. The carry flag is 1 if the register or memory byte is larger than the accumulator byte, and \emptyset otherwise (but when the two compared values differ in sign, the sense of the carry flag is reversed). All other flags may also be affected.

ROTATE ACCUMULATOR INSTRUCTIONS.

These instructions rotate the contents of the accumulator -move a bit from one end, and shift the other bits one place. Rotation can be to the left or to the right, and involves the carry flag bit (but no other).

RLC (rotate accumulator left and into carry). Move the most significant bit in the accumulator (left-hand bit) into the carry flag <u>and</u> into the least significant place in the accumulator. All other bits shift one place to the left.



RRC (rotate accumulator right and into carry). Here, move the <u>least</u> significant bit from the accumulator into carry and into the most significant place; the opposite of the instruction above.

RAL (rotate accumulator left, through carry). Move the most significant accumulator bit into carry, and the carry flag bit into the least significant place; shift all other accumulator bits left.



RAR (rotate accumulator right, through carry).

Move the least significant bit to carry, and move carry into the most significant place; the opposite of the instruction above.

REGISTER PAIR INSTRUCTIONS.

These instructions operate on the register pairs.

PUSH (push data onto stack). Store the value in the specified register pair into the two bytes of memory addressed by the stack pointer. Such data is said to be "pushed" onto "the stack." The more significant byte goes into address SP-1, the less significant into address SP-2. Indicating PSW (processor staus word) stores the current accumulator value at SP-1 and a byte incorporating all the flags in SP-2:



The stack pointer is left pointing to the address where the second byte has been stored Flags are not affected.

POP (pop data off stack). Store data from the stack into the indicated register pair. The byte of data at SP is stored into the less significant register; the byte at SP+1 goes into the more significant register. If register pair PSW is indicated, the byte at SP goes into the accumulator, and the byte at SP+1 provides the bits of the flags. This instruction is the opposite of the one above.

DAD (double add). Add the two-byte value in the indicated register pair (B, D, or H) to the two-byte value in pair H, and leave the result in pair H. Flag affected: carry.

INX (increment extended register pair). Increment the value in a register pair by 1 -- add 1 to it. No flags are affected. DCX (decrement extended register pair). The opposite of the above.

XCHG (exchange registers). Move the value in pair H to pair D and vice versa. No flags are affected.

XTHL (exchange H & L with stack). Exchange the value in L with the value in the memory location addressed by the stack pointer and exchange the value in H with the value in that memory address plus one (SP + 1). No flags are affected.

SPHL (load SP from H & L). Load the value in register pair H into the stack pointer register. That value is now the stack address pointed to by the stack pointer. No flags are affected.

IMMEDIATE INSTRUCTIONS.

These instructions operate on one or two bytes of data, included in the instruction itself. The data immediately follows the opcode (hence "immediate").

LXI (load extended immediate). Load the indicated register pair with the two bytes immediately following. The first byte goes into the lower-order register, the second into the higher-order register. No flags are affected.

MVI (move immediate). Move the following byte into the specified register or into the memory location addressed by the data pointer. This instruction resembles LXI except that it enters only one byte of data (and therefore can be used to load a memory location).

No flags are affected.

ADI (add immediate to accumulator). Add the folowing byte to the value in the accumulator, and leave the result in the accumulator. All flags may be affected.

ACI (add immediate, plus the carry bit, to accumulator). Add the following byte, plus the value of the carry flag bit, to the value in the accumulator, and leave the result in the

accumulator. All flags may be affected.

SUI (subtract immediate from accumulator). Subtract the following byte from the value in the accumulator, and leave the result in the accumulator. All flags may be affected. This instruction is the subtraction equivalent of ADI above.

SBI (subtract immediate, and "borrow," from accumulator). Subtract the byte immediately following, <u>and</u> the value of the carry flag bit, from the value in the accumulator, and leave the result in the accumulator. This is the subtraction equivalent of ACI above. All flags may be affected.

ANI (AND immediate with accumulator.) AND the byte immediately following with the value in the accumulator, and leave the result in the accumulator. Carry, zero, sign, and parity flags may be affected.

XRI (XOR immediate with accumulator). XOR the byte immediately following with the value in the accumulator, and leave the result in the accumulator. The carry flag is set to \emptyset . Zero, sign, and parity flags may also be affected.

ORI (OR immediate with accumulator). OR the byte immediately following with the value in the accumulator, and leave the result in the accumulator. The carry flag is set to \emptyset . Zero, sign, and parity flags may also be affected.

CPI (compare immediate data with accumulators). Compare the following byte to the value in the accumulator. The zero flag is set to 1 if the two values are equal and \emptyset if they are unqual and \emptyset if they are unequal. The carry flag is set to 1 if the immediate data value is larger than the accumulator value, and set to \emptyset otherwise. (But if the two values differ in sign, the

sense of the carry flag is reversed.) All other flags may be affected.

DIRECT ADDRESSING INSTRUCTIONS.

These instructions involve the contents of memory addresses; the addresses are included as part of the instruction. The instruction states the address "backwards" -- first the less significant address byte, then the more significant. These instructions do not affect flags.

STA (store accumulator direct). Store the value in the accumulator into the memory location addressed in the instruction.

LDA (load accumulator direct). Load the contents of the memory location addressed in the instruction into the accumulator. No flags are affected. This instruction is the opposite of STA above.

SHLD (store H and L direct). Store the contents of register pair H into the memory location addressed in the instruction. No flags are affected.

LHLD (load accumulator direct). Load the contents of the memory location addressed by the instruction into the L register, and the contents of the next higher address into the H register. This is the opposite of SHLD above.

JUMP INSTRUCTIONS

These instructions cause the computer to "jump" to another part of a program rather than continue to perform instructions in sequence. None of these instructions affects flags.

PCHL (load program counter with H & L). Load the contents of register H into the more significant byte of the program counter, and the contents of register L into the less significant byte. The next instruction executed will be the one now addressed by the program counter. Note that this instruction does not itself contain an address. All other jump instructions do.

JMP (jump). Execute the instruction located at the address given in the instruction, and continue sequentially. This is called an "unconditional jump." All the following jump instructions are "conditional."

JC (jump if carry). Jump to the instruction addressed by this instruction if the carry flag is set to 1. If the carry flag is \emptyset , move on to the next instruction in sequence.

JNC (jump if no carry). Jump to the instruction addressed by this instruction if the carry flag is set to \emptyset . If the carry flag is 1, move on to the next instruction in sequence. This instruction is the opposite of the above.

JZ (jump if zero). Jump to the instruction addressed by this instruction if the zero flag is set to 1. If the zero flag is set to \emptyset , move on to the next instruction in sequence. Compare to JC. Note that "if zero " means that the register in question is all zeroes, so that the zero flag is set to 1.

JNZ (jump if not zero). Jump to the instruction addressed by this instruction if the zero flag is set to \emptyset . If the zero flag is set to 1, move on to the next instruction in sequence. This instruction is the opposite of JZ above. Compare to JNC.

JM (jump if minus). Jump to the instruction addressed by this instruction if the sign flag is set to 1 ("minus"). If the sign flag is set to \emptyset , move on to the next instruction in sequence. Compare to JC and JZ above.

JP (jump if plus). Jump to the instruction addressed by this instruction if the sign flag is set to \emptyset ("plus.") If the sign

flag is set to 1, move on to the next instruction in sequence. This instruction is the opposite of JM above. Compare to JNC and JNZ.

JPE (jump if parity even). Jump to the instruction addressed by this instruction if the parity flag is set to 1 ("even parity"). If it is set to \emptyset , move on to the next instruction in sequence. Compare to JC, JZ, and JM above.

JPO (jump if parity odd). Jump to the instruction addressed by this instruction if the parity flag is set to \emptyset ("parity odd"). If the parity flag is 1, move on to the next instruction in sequence. This instruction is the opposite of JPE above. Compare to JNC, JNZ, and JP above.

CALL SUBROUTINE INSTRUCTIONS

Like jump instructions, call instructions cause the computer to depart from sequential execution of instructions. Also like jump instructions, they usually are "conditional" -- they usually operate only if some condition is met. And as with jump instructions, execution of instructions continues in sequence starting with the instruction at the address called (stated in the call instruction). The two types of instructions also resemble one another in that the address included is stated "backwards" -- first the less significant address byte, then the more significant. Also, these instructions do not affect flags.

The two kinds of instructions differ in that a call instruction "pushes" an address onto "the stack" -- namely, the address of the instruction to which the computer will "return" when it has finished the subroutine. See Section A.3. for a discussion of the stack.

CALL. Go to the instruction addressed by this instruction, and begin sequential execution there. This is an "unconditional call,"

and corresponds to an unconditional jump. All other call instructions are conditional, and correspond to the conditional jump instructions, each triggered by the state of one of the flags.

CC (call if carry). Go to the instruction addressed by this instruction if the carry flag is set to 1. If the carry flag is \emptyset , move on to the next instruction in sequence.

CNC (call if no carry). Go to the instruction addressed in this instruction if the carry flag is set to \emptyset . If the carry flag is 1, move on to the next instruction in sequence. This instruction is the opposite of CC above.

CZ (call if zero). Go to the instruction addressed by this instruction if the zero flag is set to 1. If the zero flag is \emptyset , move on to the next instruction in sequence. Compare to CC.

CNZ (call if not zero). Go to the instruction addressed by this instruction if the zero flag is set to \emptyset . If the zero flag is 1, move on to the next instruction in sequence. This instruction is the opposite of CZ above. Compare to CNC.

CM (call if minus). Go to the instruction addressed by this instruction if the sign flag is set to 1 ("minus"). If the sign flag is β , move on to the next instruction in sequence. Compare to CC and CZ above.

CP (call if plus). Go to the instruction addressed by this instruction if the sign flag is set to \emptyset ("plus"). If the sign flag is 1, move on to the next instruction. This instruction is the opposite of CM above. Compare to CNC and CNZ above.

CPE (call if parity even). Go to the instruction addressed by this instruction if the parity flag is set to 1 ("even parity"). If the parity flag is \emptyset , move on to the next instruction in

PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P. 47 sequence. Compare to CC, CZ, and CM above.

CPO (call if parity odd). Go to the instruction addressed in this instruction if the parity flag is set to \emptyset . If the parity flag is 1, move on to the next instruction. This instruction is the reverse of CPE above. Compare to CNC, CNZ, and CP above.

RETURN FROM SUBROUTINE INSTRUCTIONS.

These instructions get the computer back from subroutines to the instruction following the call instruction that caused it to depart. Specifically, they "pop" an address previously "pushed" onto "the stack" off of the stack and into the program counter, causing the computer to next execute the instruction located at that address. Execution then continues sequentially from there. Each return instruction is associated with a previous call instruction, i.e. the program counter always returns eventually to the point in a program that it previously departed from (to an instruction following a call instruction). Therefore the number of returns executed is always equal to the number of calls executed. (unless the machine halts).

Since these instructions always "pop" addresses in the order opposite that in which they were "pushed," they can be said always to operate on the "next available address" in the stack, so that the address need not be stated in the instruction.

Like "jump" and call instructions, all but one of the return instructions are conditional upon the state of one of the flags. Flags are not affected by return instructions.

RET (return). Return to the most recently pushed address. This is an "unconditional return."

RC (return if carry). Return to the next address on the stack if the carry flag is \emptyset . If the carry flag is 1, move on to the

next instruction in sequence.

RNC (return if no carry). Return to the next address on the stack if the carry flag is \emptyset . If the carry flag is 1, move on to the next instruction in sequence. This instruction is the opposite of RC above.

RZ (return if zero). Return to the next address on the stack if the zero flag is 1. If the zero flag is \emptyset , move on to the next instruction in sequence. Compare to RC above.

RNZ (return if not zero). Return to the next address on the stack if the zero flag is \emptyset . If the zero flag is 1, move on to the next instruction in sequence. This instruction is the opposite of RZ above. Compare to RNC above.

RM (return if minus). Return to the next address on the stack if the sign flag is l ("minus"). If the sign flag is \emptyset , move on to the next instruction in sequence. Compare to RC, RZ above.

RP (return if plus). Return to the next address on the stack if the sign flag is \emptyset ("plus"). If the sign flag is \emptyset , move on to the next instruction in sequence. This instruction is the opposite of the instruction above. Compare to RNC, RNZ above.

RPE (return if parity even). Return to the next address on the stack if the parity flag is 1 ("even parity"). If the parity flag is \emptyset , move on to the next instruction in sequence. Compare to RC, RZ, RM above.

RPO (return if parity odd). Return to the next address on the stack if the parity flag is \emptyset ("odd parity"). If the parity flag is 1, move on to the next instruction in sequence. This instruction is the opposite of RPE above. Compare to RNC, RNZ, RP above.

RESTART INSTRUCTION.

One special instruction, RST, resembles the call instructions in that it pushes a return address onto the stack and sends the computer off to another location. The address of the instruction <u>following</u> the RST instruction sequentially is pushed onto the stack, so that the computer will eventually return to its point of departure. Note that the RST instruction pushes the address of the instruction <u>following</u> RST -- otherwise the computer would return to the RST instruction itself and be trapped in an endless loop.

RST sends the computer (i.e. the program counter) off to one of eight pre-determined memory locations, each the first of a sequence of eight bytes, making up the first sixty-four bytes of memory.



through RST 7, at memory address 38H.

Actually, the eight bytes associated with each RST can be reached by means of other kinds of instructions -- jump and call instructions -- and need not comprise individual routines. In the POLY 88, all sixty-four of these bytes are used in the monitor (discussed later).

The CPU executes an RST at one of two times. An RST instruction may be written into a program, in which case the instruction is in effect a "call" instruction in shorter form -- one byte instead of three. More usually, the CPU executes an RST when the running of a program is interrupted "from the outside". For instance, loading onto tape is a very slow process for the POLY 88, which

can output data much faster than the tape recorder can properly record it. So the computer outputs data to the tape on an interrupt basis -- it occupies itself with other tasks until the output port electronics indicate that it is time to output another data item to the tape. This forces a restart, which puts a book marker into the program so the computer will be able to get back to its point of departure, and sends the program counter off to a predetermined location to begin execution of a brief routine that causes the computer to output a data item to the tape.

INTERRUPT FLIP-FLOP INSTRUCTIONS.

Sometimes it is important not to permit interruptions of a program. For that reason, interrupts can be disabled--input or output electronics can be prevented from forcing a restart. Whether or not interrupts are disabled depends upon the state of a single flip-flop, called the interrupt flip-flop. When the flip-flop is set to 1, input or output electronics can force a restart until the interrupt flip=flop is reset to \emptyset , from which time interrupts are disabled till the flip-flop is once again set to 1. No flags are affected.

EI (enable interrupt). Set the interrupt flip-flop to 1.

DI (disable interrupt). Reset the interrupt flip-flop to \emptyset .

INPUT/OUTPUT INSTRUCTIONS.

These instructions cause the computer to input data from or output data to a device external to the computer -- like a keyboard. To be precise, the instruction causes the CPU to open an input or output port, which is assumed to provide a connection with some device. No flags are affected.

IN (input). Load one byte from the designated input port into the accumulator.

PolyMorphic Systems POLY 88, Vol. II Rev. 0.0 P.⁵¹

OUT (output). Send the byte in the accumulator out to the designated output port.

HALT INSTRUCTION.

This instruction brings computer operations to a stop. It first increments the program counter -- adds 1 to it -- so that the computer will resume with the next instruction. No flags are affected.

HLT (halt). Increment the program counter, then stop.

SYSTEM PHILOSOPHY

The POLY-88 system represents a departure from the usual microcomputer system organization in that it contains, in its minimal configuration, several sophisticated I/O devices. These devices - a keyboard, a memory mapped video display, and a universal serial port - are at fixed addresses and are accessed and controlled in identical ways on every POLY-88. The result of this standardization is that the power of the elementary machine can be increased manyfold by the use of dedicated read only memories (ROMs) resident in the CPU as hardware. The ROM can assume that the special dedicated devices exist and can use them. Other systems have no way to know where the devices are located or even if they exist. The ROM in the POLY-88 CPU is called the monitor ROM, and is supplied with every POLY-88 system sold. It contains bootstrapping functions, front panel simulator functions, I/O device drivers for the self-contained devices, utility programs, and initialization routines that configure the system when power is supplied or the system is reset externally.

The ROM also provides another extremely important function: it sets up conventions for the logical expansion of compatible software systems that are well engineered from the ground-up. Unlike the owners of large computers, many microcomputer owners intend to develop their own software systems. The monitor ROM allows these systems to share resources such as I/O handlers, supervisors or special purpose subsystems, but most importantly, it allows users to share their programs. The standardization of I/O handling means Polymorphic Systems can publish software which will run on any POLY-88 immediately, without modification of sections of the binary program to cope with the various I/O methods used on each system.

The standardization does not, however, limit the use of the POLY-88 with other types of I/O devices such as TTY's, serial CRT's, paper tape reader/punches etc., because the ROM allows the standard devices to be re-allocated once the system is up and running. Any type of I/O device can be substituted for the standard devices by loading a simple driver routine for that device and installing its address in one of the monitor's "wormholes".* The wormholes are used to communicate between any user program and a standard I/O device of any type. Thus, once the driver program is written for the special device to be used, it will work for any program that communicates through the wormholes, and it will work on any POLY-88. The wormholes and system standardization are dealt with in a later section.

Another advantage of the dedicated I/O devices on the POLY-88 system is reliability. Specifically, the dedicated memory mapped video display allows the ROM to generate a simulated front panel which replaces the usual array of switches and light emitting diodes. The hardware front panel used on most minicomputers and many microcomputers is a rather expensive and complex device. It was intended, in minicomputer systems, to be used only in emergencies or when "bring-up" (bootstrapping) the system. Microcomputers, however, since they are frequently used for program debugging and are bootstrapped very frequently, have a tendency to wear out front panel hardware quickly. Furthermore, the hardware switches and lights have no access to the all-important CPU registers in microcomputers as they do in minicomputers. The front panel switches on most microcomputers

* The term "wormhole" has been used to describe a hypothetical astronomical situation where a black hole connects to the "other side" of the universe. When this happens, information can pass through the wormhole, in only one direction, much as "assumptions" pass down the monitor's wormholes. PolyMorphic Systems

Vol. 2

P. 55

can be used for little else than examining and loading memory contents in binary and starting program execution at a certain address. Some microcomputers use serial output devices with ROM based monitors for program debugging. These systems have extremely limited I/O speed, and therefore result in a tedious interaction between man and machine that the POLY-88 eliminates by putting all important information on the screen at all times.

The front panel display of the POLY-88 shows all of the CPU registers, the "workspace" of the CPU, and a memory "window". The "workspace" is the areas of memory pointed to by the double registers, including the program counter and stack pointer. The workspace display shows, therefore, the program area, stack area, and data areas pointed to by HL, DE and BC. The memory "window" is an 8 X 8 block of memory that is displayed, with addresses, on the bottom of the screen. It can be used to view a selected area of memory or to point to data areas being modified. The philosophy behind the front panel display is that it is best to use the computer's high output capability to effectively answer all the programmer/debugger's questions about the machine rather than require him to ask.

Another application of the "anser-the-question-before-it-isasked" philosophy is in the POLY-88 bootstrap tape loader. The resident ROM contains a complete audio cassette tape loader which reads absolute binary programs in a sophisticated format called POLYFORMAT. The files in this format are broken into short blocks, each with a name and number recorded with it. These names and numbers are displayed on the dedicated video display whenever tape is being read. They give the operator an indication of what file he is reading, where along the length of the file he is, and whether or not the tape is even being read properly. The names and record nubmers effectively make the data on the cassette visible, so that files can be separated from each other and located.

The POLYFORMAT has other advantages also. Its block structure allows the tape to be stopped in the event of an error and restarted before the erroneous block. Some recording formats require a file be read entirely without errors, or the whole loading must be restarted. The names on the records allow the computer to identify needed data on the tape such as relatively complex constructs like subroutines in a library that must be linked in a relocatable linking loader. The names also allow files to be packed closely together, without time-wasting leaders. POLYFORMAT includes definitions of several types of blocks (or records) such as: absolute binary (for programs), data (for text etc.), end (stops load), auto-execute (jumps into given address), and comment (displays a message for operator). The comment record is another example of the visibility philosophy. By placing comment records at the beginning and end of a file, the tape is made even more visible.

USING THE ABSOLUTE TAPE LOADER

The tape loader mode of the monitor may be entered at any time by resetting the CPU (either by depressing the front panel reset button or by applying power to the system). When tape mode is entered, the system video display is cleared and a small block appears in the upper left corner of the display. The small block is the cursor symbol used by the display driver program "DSPLY" which is resident in the monitor ROM with the loader. In order to load a POLY FORMAT absolute binary tape, the loader needs to know which encoding scheme to use and the name on the desired file. The encoding scheme can be indicated by typing either a "B" or a "P" on the system console keyboard. These stand for BYTE standard, the encoding scheme used in PolyMorphic published software, and POLY-PHASE, PolyMorphic's special very high speed encoding scheme. The loader transmits all necessary configuration information to the 8251 USART and the 5307 programmable baud rate generator on the CPU card \neg

GOTO Pg. 67

P. 67

Go To Pg. 57

according to the encoding specification. It selects the zero designated mini-card, which should be the audio cassette interface mini-card being used for the load.

When this is done, the cursor moves down to the next line and the loader expects a 1 to 8 character file name to be entered followed by a carriage return. The cassette motor control line is turned on, and the tape is read, comparing the record names found with the name of the desired file. As records are discovered with the correct name, they are accpeted. Reading continues until an END or AUTO-EXECUTE type record is encountered. (See section on tape format). If an END record is found, the cassette motor control line is turned off and the loader waits for another encoding specification (B or P followed by file name) or a "continue" command (just a "C" is typed-the old* EXECUTE type record is found, the cassette motor is turned off and the loaded program is executed by jumping to the address indicated in the AUTO-EXECUTE record.

Each record encountered, whether it is accepted or not, is acknowledged by having its name listed, followed by its record number, on the system console display. Thus if it is desired to simply examine the contents of a certain cassette tape, the tape loader can be told to search for an impossible name, such as no name at all. It will continue indefinitely, searching for the nonexistent name on a record, each time showing the name and hexadecimal record number of each record it finds. The record number is recorded in the RCD# field of the record.

Occasionally, while a file is being loaded, a COMMENT type record will be encountered and the message it contains will be displayed on the system display. All files should have a COMMENT record at the beginning for documentary purposes, and it is the appearance of this COMMENT message on the system video display that indicates the loader has recognized the desired file and will load it. COMMENT records are very useful, 7

*name is used).

as they can indicate such things as the portion of a large program that has loaded (the message serves as a flag some distance down the tape), or that a program has finished loading and is executing (an AUTO-EXECUTE followed the COMMENT).

P. 57

All mass storage systems must cope with errors in some way, and magnetic tape is far from an exception. A very long program has a relatively high probability of loading incorrectly simply due to noise and other factors which create "soft" or read-only errors. If the lost data can be re-read, the soft error is unlikely to occur again, and the loading can continue. The POLY-FORMAT allows an erroneous record to be re-read without starting at the beginning of the file. The record structure of the POLY-FORMAT is such that each record is completely selfconsistent. This means that if the cassette tape is rewound beyond the erroneous record and the loader and recorder are restarted, the loader will find the first complete record (if it is restarted in the middle of a record) and will reload records up through the record that was lost. This process may be repeated until a difficult record loads properly - a very time consuming proposition if considered with a file structure which requires restarting of the load at the beginning of the file. An error is indicated to the operator by a question mark on the video screen and stopping of the cassette motor. If the motor control is not being used (some recorders have motor voltages and polarities inconsistent with the audio cassette motor control drivers) then the tape will continue to play after the loader has stopped at the error. In this case, it may be necessary to rewind the tape some distance, and it will be helpful to check the record numbers to find the original spot. A depression of a C key on the keyboard will resume reading of the tape. If the motor control is being used, it will be impossible to rewind the tape until the motor control is again

P. 58

turned on, and again, this can be done by simply depressing the C key on the keyboard. The name and format of the file being loaded is retained and need not be re-entered.

FRONT PANEL MODE

Instead of a hardware front panel, the POLY-88 uses a program which drives a simulated front panel display onto the system video terminal. The display, shown in appendix \mathbf{G} , is present whenever the monitor is in the front panel mode, and is updated each time a command is executed, or the registers are modified in any way. The display is thus always a reflection of the contents of the registers and memory at any instant, just as if it were harwired into the CPU and the memory address and data busses. Visible in the display are:

*contents of CPU registers: program counter (PC), stack
pointer (SP); accumulator (A) and general purpose registers.

*contents of memory areas pointed to by general purpose registers: program area, stack area, and the areas pointed to by BC, DE, and HL.

*a moveable memory window which shows 64 contiguous locations and their addresses.

*the status of the carry, sign and zero flags decoded into an easy to read form.

The front panel display driver program is complemented by a command interpreter program. In most cases, a single keystrike on the system console keyboard will allow the operator to:

*interrupt a running user program to bring up the front panel.
*single-step, run with breakpoints, or return to full speed
execution of the user program.

*move the memory window to a given location.

*enter single bytes or long strings of bytes in hexadecimal into memory with instant verification of entered data and easy backup for error correction.

*trace byte-reversed address pointers in memory by moving the memory window to the given address.

*move the memory window to point at the program, stack or data areas currently being used by the user program.

The commands in Appendix B are primitives and should be used in combination to provide a powerful interactive system for manipulating memory data and debugging machine language programs. There is, for example, no command for setting the contents of any given general register. Instead, there is a command for pointing the memory modify window at the save area on the system stack where a given register was stored. This allows the contents of the register to be modified using the rest of the commands, such as the Jumbo (J) command, which allows entry of a full address in its normal byte order instead of the byte-reversed order of 8080 addresses. Another example might be using the I (indirect) command after pointing the window at the register save area on the stack. This will point the window at the memory area that the register points at.

In other words, if the register was the program counter, a sequence of "SPI" would leave the window displaying the program area. The program area could then be modified using the full power of the front panel commands.

In order to fully introduce each command and its possible combinations with others, the following text will take the reader step-by-step through the procedure of loading a simple program, correcting entry mistakes, checking its logic using the I command and the X (single-step) command, and finally, running it.

USING THE FRONT PANEL MODE

Suppose we wish to construct a simple program in an available location in RAM. The demonstration we will use is a video display test which loads each location of VTI memory with the low-order address byte of each location. This has the effect of

P. 60

displaying all possible characters and graphics patterns on the screen in a cyclic group of 256 characters. The display is thus repeated four times vertically.

STARTS AT The program looks like this in symbolic assembly language: $\downarrow CSOH$

21.00 F8 LX1	H,UF800H	;start at top of system screen
75 LOOP: MOV	M,L	;put out each location's low addr byte
23 INX	H	;next location
7C MOV	A,H	;get high addr byte for comparison
FE FC CPI	OFCH	; is it off the screen yet?
C2 83 0 C JNZ	LOOP	;no – keep going
76 HLTAGN: HLT		;yes - OK, were done, stop.
C3880C JMP	HLTAGN	;sometimes interrupts break a HLT, so
		;go back to the HLT when they do.

In hexadecimal machine code: <u>21 00 F8 75 23 7C FE FC C2 83 0C 76 C3 8B 0C</u> assuming that we want to load it at C80H, which is a free space in the system RAM. The problem now is to correctly load this hex into the RAM at that address and then send the CPU off executing it.

Turn on the POLY-88, and push the front panel reset button. The machine should have a CPU card with 4.0 monitor installed as per appendix A, and a video terminal interface card with its address switches at OF800H, also as per appendix A. The screen should show only the small cursor block in the upper left corner. This is the prompt character (actually no prompt char. per se')*for the tape loader system. Since we want to use the front panel mode, push the control Z (hold down CTL before and while pushing Z). Instantly, the front panel display should appear on the screen. Appendix C shows an example of the front panel display with an explanation of the various data areas in it. For now, the part that interests us is the memory modify window at the bottom. The window is a 64 byte section of memory which shows, in hex, the locations before and after the "current" window position. The byte actually at the current window position is indicated by a right-arrow at the left * but only a cursor symbol.

center of the block. The address of this byte and the leftmost byte in each row is displayed at the far left of the screen, also in hex.

P. 61

Now, to enter the test program into the RAM, we first point the window at the desired address:

LC80(ret) Look AT OC80H (CR) [Address 3200D] where "(ret)" means carriage return (CR on some keyboards, RET on others). The display should now show OC80 in the address next to the arrow. To enter the bytes of our program, we can simply type the hex for each instruction followed by a space. When hex is being entered, the termination character for each byte is interpreted as a valid command. In this case, the space indicates that the window pointer is to be incremented, hence each byte goes into a succeeding location. The program entry looks like this:

21(space)00(space)F8(space)....76(space)C3(space)8B(space) OC(space) where the "(space)" means, of course, a blank space from the space bar.

Suppose an error had been made while entering data into memory. The window may be moved back one location with the backspace command, control H. The erroneous byte may be reentered, and after the usual space, the rest of the program bytes may be entered. If the error is detected before a termination character is typed, it is only necessary to continue typing in the hex for the correct code until the last two hex characters shown at the bottom of the screen are correct. The hex input routine used by the command interpreter shifts hex nybbles into a two byte register from the bottom, so when it returns to the calling program on receipt of the termination character, it leaves only the last four nybbles in the

double register. In the case of hex input to the window location, only the bottom two nybbles are actually used by the program. Any previous hex digits are ignored. The use of the last hex characters typed in is built into all the other commands which expect a hexadecimal input of some kind.

One of the commands which expects a hex input is the J command. J stands for Jumbo, a mnemonic which indicates a double word is to be entered at the current window location. The J command is followed by up to four hex nybbles or characters and a carriage return, thus:

JF8ØØ(RET)

The contents of the two locations at and following the window are modified to contain the "byte-reversed" double word that was entered. Actually, as mentioned above, only the four last characters typed in for hex are used, so if an error is made on entry, just keep typing until all four of the last characters are perfect. Since the register that the bytes are shifted into is started out with all zero contents, a small hex number need not be typed in with leading zeroes (unless, of course, it is being re-typed after an error). The way to enter an address of $\emptyset C8 \emptyset$, then, is to type the J followed by $C8 \emptyset$ followed by a carriage return; $JC8 \emptyset$ (ret). One important fact about the J command is that it does not move the window pointer. The reason for this is to allow the use of the I command immediately after a J. Sometimes this combination can be useful.

The I command is the "indirect" operator. It takes the two bytes at and following the window location and puts them into the window pointer. It "jumps" to the address currently shown in the memory at the window pointer. This is a very useful function for tracing programs that do JMP's or CALL's by placing the window pointer over the address of the JMP or CALL and then typing I. It is also immediately after a "J" as a check

of the address entered. If the address is correct, the window will show the data that are supposed to be pointed to.

It should be pointed out that the I and J commands work with double words in memory that are stored in what is known as "byte-reversed" format. The 8080 puts the high order byte of an address stored in memory into the high order register of a pair when POP or LHLD type instructions are executed. PUSH and SHLD instructions operate similarly. Addresses in JMP and CALL instructions also follow this rule. Although it seems logical to arrange addresses this way, it is normal to enter data into memory incrementing addresses between bytes entered. This, unfortunately, means that addresses are typed in low order byte first. Addresses are also displayed backwards in the normal representation of data in memory: addresses increasing to the right. The seemingly backwards storage of addresses has come to be called "byte-reversed".

Now that the program has been entered correctly, we would like to run the program. The first thing to do is to set up the program counter to point at the first instruction of the program. To do this we will use one of the S commands: SP, which will point the window at the area on the system stack where the program counter is stored. Now, of course, the actual program counter could not be stored on the stack, because the program which we are running that displays the front panel and interprets our commands is moving the PC up and down in the monitor. The program counter we will modify is the one that will be restored into the "real" program counter when we want to execute the program. In other words, as far as we are concerned, the actual program counter is stored right there in memory, along with the values of all the other registers. Since the stack may have any value in it when we preseed control Z, the locations actually used to store the register values are unknown. The monitor however, keeps track of these locations

P. 64

and will point us at any one we want if we use the S type of command.

So, to set up the program counter, we point the window at the proper place on the stack with an SP command, and then do a J:

SPJC80(ret)

The front panel display at the top of the screen should now show the OC80 we just entered in the PC register. The area to the right of the PC double word shows the memory pointed to by the PC, which is the program area. It should show part of the program we have loaded. The arrow at the bottom of the front panel display points upwards at the actual locations that all the register pairs point to. The 21 hex that was the first opcode of our program should be visible above this arrow in the field next to the PC.

The memory window should also show the new PC value, except it will be backwards because of the "byte-reversed" address format. The window should show 80 followed by an OC. Now, to check this value, let's see if the PC actually points at the program. Press I and the window should show the first instruction again: the 21H. For one last check before we run the program, type a (ret) and the window will scroll up one row (8 bytes). We could move backwards one row by typing line feed (LF). This gets us closer to the address in the JNZ instruction that we want to test. Space down to the locations following the JNZ (following the C2) and press I. The window should point at the address we called "LOOP" in the symbolic assembly program. The instruction at this address was a MOV M,L, which has hex opcode 7. The 7 should be in the memory window after the I command is typed.

If this last test works, we are ready to step the program

through one cycle of its loop to see what happens. The program counter is still set up to OC80, so press the single-step command key, X. The program counter will advance to OC83 and the HL register pair will be loaded with F800, the data from the second two bytes in the LXI H instruction. On the next single-step, the first byte will be transmitted to the video screen, but since the front panel display is replaced on the screen after the byte the instruction transfers, we do not see anything happen. The next instruction increments HL to F801. Next, A gets the contents of H, then it is compared with FC hex in the CPI OFCH instruction (FE FC). Finally, since F8 does not equal FC, and the zero flag is not set, the JNZ instruction goes back to OC83 to continue the loop.

The program seems to work when single stepping, so the final test is to execute it at full machine speed. This can be done by pressing G. The entire screen should fill with the test pattern of consecutive ASCII characters and graphics patterns, in a cyclic replication four times down the screen. The singlestepping lost the first character in the upper left corner of the screen, though.

When the test pattern is verified, the front panel mode may be re-entered as it may be at any time by typing the control-Z. The front panel will appear, showing the program counter just as it was, halted at the end of the program on the 76 (HLT) instruction. The HL pair should have the last screen address used: FC00H.

PolyMorphic Systems

60 TO K 19.68

4.0 UTILITY PROGRAMS

In addition to the directly operator-apparent features of the 4.0 monitor, there are also some software-apparent features which make I/O handling and other difficult or routine operations easy in machine language. Program patching is easy on the 4.0 monitor becasue the most common patching area for programs being moved from system to system is in the I/O section, and the 4.0 monitor contains patch routines for direct substitution into most programs. These include routines for transmitting characters from the accumulator to the console display from the keyboard to the accumulator, and from the USART port to the accumulator. Several hexadecimal conversion routines are included which will handle nybble, byte and doubleword conversions from the keyboard. Other utility functions include lower to upper case folding of characters input from the keyboard (lower case characters are converted to upper case before passing on to user), screen manipulations such as clear, tab, space and carriage return, and USART setup programs for Polyphase, Byte Standard or user defined USART mode.

The following discussion will be found useful to beginning programmers who wish to use the utility routines to simplify their programming. Advanced users will want to study the section on software conventions and methodology in order to make their complex programs more general, flexible and compatible with both PolyMorphics published software and other user's software. The utility programs in the 4.0 monitor, although designed to be universally available to all users of POLY-88 systems, may occupy different address areas in later versions of the 4.0 (4.1 etc.). This would make programs written using the utility programs obsolete, and would require adjustment of the addresses in all programs that were to be transferred from one verson to the next. To avoid this mass adjustment of addresses in user code, PolyMorphics will not publish any version of the 4.0 monitor with the utility routines relocated unless it is absolutely-necessary to do so. However, the possibility does

exist, so it is wise for programmers who intend to use the utility programs to be aware that this may happen. In any case, the utility routines are intended only to allow users to construct small software systems without the need to generate all the standard utility functions themselves.

The vital utility functions - the I/O functions - are made available to <u>all</u> levels of programming without reservation. The standard character transmission operations are made available through an ingenious device known as the "wormhole vector", which puts the I/O routines at absolutely stnadard positions in the CPU resident system RAM memory. Thus, no matter what version of monitor is being used, or even whether the monitor has been replaced by a disk operating system or time-sharing system, the wormholes in the vector will remain fixed and programs using them for I/O need not be changed. It is possible, then, for anyone to write programs which will last through many cycles of monitor or supervisor redesign by simply using the wormholes for. I/O rather than any fixed-address I/O subroutines.

The concept of standardizing the addresses of various important pieces of information has been extended in 4.0 to include many things besider the addresses of the character I/O handlers. The storage areas for such widely accessible variables as the present video screen starting, ending and cursor addresses are defined by the 4.0 in an absolute, fixed manner, so that any program can modify or examine them with confidence in their locations. The definition of all the standard locations and mthods of use of the variables in the system RAM are what give the POLY-88 its software flexibility (an interesting apparent contradiction: the absolute rigidity results in increased flexibility). The techniques for using the wormholes and other "system variables" (see glossary for definition of "system variables" and other terminology used here) are described in detail in later sections. It is the intention of this section,

however, to describe the use of the utility functions by programmers who would rather see their systems work than to generate a masterpiece of programming generality and portability.

First, let us look at the basic I/O functions. Almost all programs need some sort of communication with the keyboard and system video display. The first two wormholes are defined for this purpose. Wormhole zero (WHO, pronouned whoo) is the console input wormhole, while wormhole one (WH1, pronounced whee) is the console output wormhole. Notice that these wormholes are defined by their logical rather than their physical function. Either of them may be changed to operate with any actual physical console input or output device desired, but as far as the programmer is concerned, all they do is communicate with the computer operator through some sort of character-oriented device. The total effort that must be expended to tailk to the operator is thus, to do a CALL to the appropriate wormhole. The character will be taken from the accumulator or placed in the accumulator by the subroutine that the wormhole "contains" (checkout how the wormholes actually work if you want to, but for now, pretend each one contains a complete subroutine in its four bytes). All the wormholes work the same way, by transferring one character at a time from the accumulator the addresses of all the wormholes are shown below.

<u>Wormhole</u>	Address	Logical device accessed (example)
WНО	0C20	console input (generally a VTI keyboard)
WH1	0C24	console output (generally a VTI screen)
WH2	0C28	system input (binary from a mag.tape)

POIYMO	rphic system	MIS VOI. 2 P. 70
WH3	0C2C	system output (binary to a mag tape)
WH4	0C30	auxsyst. input (secondary mag or paper tape)
WH5	0C34	aux. syst. output (secondary tape)
WH6	0C38	text input ("saved" pgm listing from tape)
WH7	0C3C	text output (printer or tape for listings)
WH8	0C40	undefined input
WH9	0C44	undefined output

11 - 7

DaluManahda Cuata

The first three wormholes are loaded by the monitor with the proper data to make them act as subroutines when the system is powered up or when the front panel reset button is pushed. The subroutines in the monitor are "installed" automatically in WHO, WH1 and WH2, but the other wormholes, since they require very complex I/O handlers, must be installed later, with I/O routines in RAM. The actual routines that the monitor installs are: the DSPLY program - for driving a PolyMorphics VTI-64 or 32 video display, KI - for getting characters from the keyboard port of the VTI board, and USRTI - for getting characters from the 8251 USART on the CPU. As described later, these default allocations may be changed easily. Let us illustrate the use of the wormholes with a program which echoes the characters typed on the VTI keyboard port onto the VTI display:

NEXTCH:	CALL	WHO	;get a character from console device
	CALL	WH1	;put on console display
	JMP	NEXTCH	;go, back for more

Notice that even this simple loop allows complete control of the video display through the DSPLY routine which recognizes many of the standard control codes.
DSPLY, KI and USRTI

More specifically, the codes that DSPLY recognizes are:

ASCII	<u>code (hex</u>)	keypress	function
DEL	7 F	rubout	moves cursor back, deleting char.
CR	0 D	return	skips a line and puts cursor at left side of screen. "car. ret."
FF	00	CTL/L	clears screen, leaving cursor at "home" - upper left. "form feed".
VT	ОВ	CTL/K	moves cursor to "home" position, in upper left corner."vertical tab"
ΗT	09	CTL/I	skips cursor to next horizontal position evenly divisible by eight. "tab" function.

DSPLY also does a little rearranging of the character set given to it. If the character is a control code, as are several of the above, it is not printed on the screen. However, if it is a control code but has a high bit 7 (the top bit) then it will print as a greek character, but will not work as a control character. It is thus impossible to use the graphics capability of the VTI card by transmitting characters to the screen through Any graphics character comes out as a regular ASCII DSPLY. character, as if bit 7 were low. Note that DSPLY corrects for the backwards polarity of bit 7 as the VTI card expects it. Normally, a high bit 7 will display graphics, and a low bit 7, ASCII, when bytes are transferred directly to the VTI as if it were memory. The DSPLY program will take either polarity in bit 7, and will always generate characters rather than blocks. The map of the DSPLY input expectations looks like this:

P. 71



The other two default wormhole subroutines operate in a more elementary manner. Neither the KI nor USRTI wormhole subroutines map their character codes in any way. KI gets 8 bit characters from the VTI keyboard without zeroing bit 7. It is possible using KI to load binary data or special function codes from an auxiliary keyboard from the VTI keyboard port. Normal ASCII characters are expected to have zeroes in bit 7, so, if bit 7 of the keyboard is not grounded, then it should be zeroed by the software. Bit 7 here means, as usual, the highest bit, not the next to highest. USRTI operates exactly as KI except that it fetches bytes from the USART.

To test the USART and a cassette tape system, the following direct echo loop can be loaded into a free spot in RAM:

P. 72

P. 73

LOOP: CALL WH2 ;get a byte from USART CALL WH1 ;display its ASCII representation on scrn JMP LOOP ;go back for more

Before this program will work, the USART must be configured to read from the tape. To do this, reset the system with the front panel button, and proceed as if a tape were being loaded. Put in a dummy name and a carriage return. Then bring up the front panel with a CTL/Z, and run the loop. When the cassette is played into the USART through an audio-cassette interface, the characters on the tape will appear on the screen. Many of the characters will be control codes and will clear the screen or return the cursor, but some of the patterns on the tape will be discernible, such as the string of lower casef's that represent the leader of hexadecimal E6's on a POLYFORMAT record.

APPENDIX A. INSTALLING 4.0

1.

A number of hardware changes are necessary to convert the P-88 to 4.0 monitor compatibility. After installing the 4.0 monitor ROM (read only memory) in the right-most ROM socket on the CPU card, the following points of possible incompatibility should be checked and corrected as needed:

The system video screen, although it may be moved once the system is running, is initialized to run at F800 hex. In order to change the address on the video card, configure the address selection switch as shown below. The movement of the video address allows greater expansion of contiguous program memory.

NEW SWITCHES



OLD SWITCHES

2. A short trace labelled "K" on the back of the CPU card is normally cut for the earlier monitors since they do not use interrupts from the USART, and this trace connects the USART interrupt to VI3 (vector interrupt three). This trace should be reinstalled if it h as been cut by soldering a short piece of bare wire into the two pads on either end of the trace as shown in Fig. A.2.

Figure A.2. "K" TRACE REINSTALLATION



"K" trace

Bottom edge of back of CPU card shown.

3. The 4.0 monitor uses the 60 Hz real time clock interrupt which is normally not connected for the earlier monitors. To connect the clock, run an insulated 2" jumper wire on the back of the CPU card from the "A" pad to interrupt pad 1. The "A" pad is on the right center of the CPU card

Figure A3. RTC JUMPER



(looking at the back), however, the "A" is on the front of the card, next to a 74LS109. Again on the back of the card, vector interrupt 1 can be found in a group of eight pads arranged in a horizontal line at the bottom right. Interrupt 1 is second from the right in the upper series of eight.

P. 75

Earlier monitors had keyboard driver routines which zeroed 5. the high order (bit 7) bit of the data coming from the keyboard. The 4.0 monitor leaves this bit unchanged when data is obtained from the keyboard via the keyboard driver routine. This is so the high order bit may be used for inputting binary directly through the keyboard or for increasing the number of valid key codes on the keyboard to include special functions. An example of this might be the use of the keyboard driver routine in a text editing system where a special cursor control keypad transmits a high bit 7, and the normal keyboard transmits the normal zero bit 7.

The net effect of this change is that all keyboards must transmit a zero bit 7. To do this, make sure that this bit is grounded on the keyboard itself, or ground the "B" pad on the VTI board. This pad connects to bit 7 of the input to the 8212 keyboard data latch. It is near the strobe-polarity jumper pads in the upper right corner (looking frontwise at board). Version 1.0 and later video cards will all omit the "B" pad, because their keyboards are expected to supply a zero bit 7.

APPENDIX B. MONITOR COMMANDS

The following list comprises the set of primitive operators or commands available in the 4.0 monitor in the front panel mode. Front panel mode may be entered at any time by striking the control Z key on the system console keyboard. Further commands on the system console keyboard have effects which are immediately reflected in the front panel display. When front panel mode is to be exited, the interrupted program may be restarted transparently, since the entire status of the CPU is saved on the current system stack upon entry to the monitor.

PolyMorphic Systems	Vol. 2	P. 78
Key or key sequence	Effect	
control Z	Interrupt currently Front panel mode is of CPU (PC,SP,regs. on the system stack	executing program. entered. Status ,flags) is saved
X	Execute the next in interrupted program front panel mode to	struction of the and return to display results.
G	Go to the next inst interrupted program	ruction of the and do not return.
Lxxxx(CR)	Look at address xx. modify display. The address (up to four accepted) is placed modify display point	xx with the memory e variable-length last hex digits into the memory ter.
space	Move the memory mod forward one and red	ify display pointer splay everything.
BX (control H)	Move the memory modi back one and redisp	fy display pointer ay everything.
CR (carriage ret.)	Move the pointer for This has the effect display up one line.	ward 8 positions. of scrolling the

PolyMorphic Systems

Vol. 2

executed.

Key or key sequence

LF (line feed)

xx xx(any command)

Jxx xx(CR)

Jumbo data word (double-word) is entered in byte-reversed format at and following the memory modify pointer. The last four hex characters before the carriage return are used.

Indirect display. The two bytes at and following the memory modify pointer are placed into it in reverse order, so that if they represent the address in a JMP instruction, the pointer will be moved to that address.

Stack modify. The memory modify pointer is moved to that address on the stack where the indicated register pair was stored on program interrupt. If the location at the memory modify pointer is modified, the register display will show the contents of the appropriate register as having changed, and when the G command is executed, program execution will continue with the new value. To enter a double-word, the J command may be used. A single byte may be inserted in one register of a pair by simply entering it for the lower register and by spacing once over the lower register to enter it into the upper register. Data at the address pointed to by a register pair may be modified by using the I command to move the memory modify pointer to the appropriate area of memory.

SP (Program Counter)
SH (HL)
SD (DE)
SB (BC)
SA (Accumulator/flags)

Ι

Effect

display down one line.

Move the pointer back 8 positions. This has the effect of scrolling the

The last two hex characters before the command are entered into the location pointed to by the memory modify pointer. The command is then

.

Key or key sequence

Т

Effect

U (or other illegal command) Update the display. This can be used to watch dynamically changing events such as the real time clock counter being incremented in system memory, or an I/O buffer filling.

> Tape system is entered. This is the same tape system entered on power up or reset from the front panel reset button, except that the system constants that are initialized by either of these latter entry methods are left intact. These include the video screen address, console wormholes and interrupt service routine addresses for the USART, keyboard and RTC.

APPENDIX C. FRONT PANEL DISPLAY

 Shown on system video screen

 PC
 008C
 0C
 0C
 7E
 B7
 C2
 8B
 FE
 8C

 SP
 0FFA
 FF
 8C
 00
 FB
 7C
 2F
 31
 A0

 HL
 0C0C
 49
 48
 D5
 10
 08
 56
 C6
 DA

 DE
 0C51
 21
 00
 88
 A7
 BA
 DC
 0F
 1F

 BC
 0000
 A0
 19
 70
 31
 00
 10
 06
 FF

 AF
 FF86
 CNZ
 †

1FE3 FF 1FEB FF FF FF FF FF FF FF FF 1FF3 1FFB FF FF FF FF FF OI CA CD 00 AA FE 3A 40 21 CE 8F 2003 -76 C2 3C 03 2A 27 0C 3A 200B 26 4F 3A 29 2A 44 0C C9 2013 B9 83 B2 16 F0 C8 33 BA 201B

Explanation of display

PC=008C hex	(PC)=B7 he>
SP=OFFA	(SP)=FB
H=0C L=0C	(HL) = 10
D=0C E=51	(DE)=A7
B=00 C=00	(BC)=31
A=FF	
flag byte=86	

Carry, sign and zero flags are shown as all high ("CNZ") for explanatory purposes only, as this is an impossible condition and does not correspond to the flag-byte shown. A low flag is displayed as a blank, eg. " means C=S=Z=0.

Memory window is displaying data around 2003 hex. If data is entered it will replace the 00 to the right of the arrow. Addresses increase from top to bottom and left to right. Location 2003 contains 00, 2004 contains AA etc.

The display shown above appears on the POLY-88 system console whenever the monitor is in the front panel mode. It is updated each time any command is executed, so it always reflects the contents of the memory and registers accurately.

The top of the screen shows the simulated front panel itself, and the bottom shows the memory window. To the right of each register pair is a display of the locations on either side of the address in the register pair. The up-arrow near the middle of the screen points to the actual location that the register pair points to. This is the location that would be modified or read if the associated register pair is used as a pointer (LDAX B, LDAX D, or MOV A,M type of instructions). Since the A register and the F (flag) byte are never used as concatenated bytes in an address, they do not have a memory

b

r

APPENDIX D. POLYFORMAT DEFINITION

The next page shows five examples of POLYFORMAT records, one of each of the currently defined types. Each record has the same basic structure as shown below: / SYNC /SH/ NAME /RECD#/LN/ADDR /TP/C

a

а

a

а

Data

E6 E6 E6/

DATA /CS/

E6 E6 O1 a

Each record consists of a HEADER followed by a possible DATA field. The fields in the header above have the following meanings:

а

a

a

field designator	purpose/description of field	<u>field name</u>
a	eight character record name	NAME
r	record number (O to 65536)	RECD#
	length of data 1 to 256 bytes	LN
b	bias address or absolute addr.	ADDR
t	one of five record types	TP
C	checksum modulo 256 neg.sum	CS
d	data bytes binary 8 bits	DATA
E 6	hexadecimal E6 sync chars.	SYNC
01	ASCII "start of header", SOH	SH

All records begin with the SYNC characters (exactly 16 of them) followed by an ASCII SOH character. NAME and RECD# are on all types of record, but record types without data have undefined LN fields. The ADDR field is defined for absolute binary types and autoexecute, in which cases it indicates loading or branching

DATA (text,relocatable	object etc	.)	
/ LEADER	SOH,	NAME	RCD #,LN, ???, TP,CS, DATA ,CS,
E6 E6 E6 E6 E6 E6 E6	01 48 49 2	20 20 20 20	20 20 57 01 05 00 00 04 8E 54 45 58 54 0D AE
synch. characters	"H I	N N N N	øø"#157H5bytes data "TEXT√" long type recd.
COMMENI (message to op	erator duri	ng load)	
LEADER	/ SOH/	NAME	/RCD #/LN/ ??? /TP/CS/ DATA /CS/
E6 E6 E6 E6 E6 E6 E6	5 01 48 49	20 20 20 20	0 20 20 00 00 05 00 00 01 E9 48 49 20 20 20 0F
synch. characters	"H I	16 16 16 16 16 16 16 16	øø"#OOH 5bytes comm. "H I øøøø" long type recd.
ABSOLUTE BINARY (core-	image for b	inary objec	ct code)
/ LEADER	/SOH/ 6 01 48 49	NAME 20 20 20 20	RCD #/LN/ADDR /TP/CS/ DATA /CS/
synch. characters	"H I	19 19 19 19 19 19 19 19	<pre></pre>
AUTO-EXECUTE (jump to	address giv	/en in ADDR	field)
LEADER	/SOHy 6 01 48 49	NAME 20 20 20 20	/RCD #/??/ADDR /TP/CS/ 20 20 20 02 00 00 D7 E5 03 2E
synch. characters	"H I	R R R R	ø ø #2H no exec. auto-
			len. addr. exec.
END (stop tape loading	g - indicat	es no more d	data) recd.
LEADER	/SOH/ E6 01 48 49	NAME 20 20 20 20	/RCD #/??/ ??? /TP/CS/ 20 20 03 00 00 00 00 02 EA
synch. characters	"H I	k k k k	6 16 16" #3H

ъ

8 3

address respectively. Both RECD# and ADDR are in the standard 8080 byte-reversed format, so that they work with LHLD and SHLD instructions. In other words, the upper byte in memory contains the most significant byte of the double word. The type field has the following meanings:

TP (type) field	Record type indicated
OOH	ABSOLUTE BINARY. Used for program storage where data must be reloaded into the same place it was copied from originally. The address of the area is contained in the ADDR field. Data is copied starting at this address for the number of bytes given in the LN field.
01H -	COMMENT. The data in the data field is echoed to the system video display as a message to the operator. The checksum on the data may be ignored.
02H	END. This terminates a file. Any physical device capable of being turned off is stopped, if it is the device supplying the data. LN,ADDR fields are undefined. No data follows the header.
03H	AUTO-EXECUTE. The address in the ADDR field is jumped to. LN is undefined and no data follows the header.
04H	DATA. Information in the DATA field is loaded into a buffer somewhere and used by a program. Data in this record has no address associated with it as object code programs do, hence the ADDR field is undefined. Data is 8 bits/no parity as is the ABS. format and might be ASCII text (bit 7=0) or relocatable object code etcLength of data part of record is given in LN.
$(x_1, y_2) = \frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{$	

P. 85

The length field specifies from 1 to 256 bytes in the data field, but it is given the following meanings:

LN (length) field	Actual data block length (bytes)
l to 255	1 to 255
0	256

This is so that the value of the length field corresponds with the actual number of bytes transferred, but also so that the records may be an even $\frac{1}{4}$ K block maximum. The seemingly special case of zero length (O LN) field for a 256 byte data block is actually natural, since it represents the overflow condition (100H with the 1 dropped). It is easy to write program loops which work with this definition with no special logic to detect the 256 byte case.

Checksums are applied to both the header and the data block separately. The checksum is the negative sum of the bytes preceding it. When it is added to the preceding bytes by a loader, the result should be zero. A valid header must have a correct checksum, or it will be ignored. If a data block following a valid header has a bad checksum, a checksum error is generated and loading of the file stops until the erroneous record can be re-read correctly. Record types without data blocks do not need a second checksum following the header checksum. Header checksums do not include the SYNC characters or the SOH character.

Records on a magnetic tape are separated by an interrecord-gap or IRG of sufficient length that the tape may be stopped between records and restarted without loss of the next record. This is to allow controlled loading and storing of data to match the processing speed of a program. Records may be stored in immediately successive positions on a tape for the ABSOLUTE type record if it is not desired to read the data back slowly under program control. In this case, data can, and must be loaded back into RAM directly, at full speed.



Vol. 2 PolyMorphic Systems

P. 86

APPENDIX G. GLOSSARY OF TERMS

awareness

the condition of knowing in a given program that a certain system variable can and should be changed to a certain value without dangerous effects. An assembler, for example, should change no system variables - it is completely "unaware". This way, an "aware" program, called a supervisor, can run the assembler with the system RAM configured any way desired. The assembler could be used to communicate with any physical device that the supervisor desires, merely by letting the supervisor put the address of the physical device's driver routine into the appropriate wormhole.

filter program

ISR or Interrupt Service Routine

A program which can be installed in a wormhole by putting its address in that wormhole, and which performs some intermediate processing on I/O information before passing it on to its intended destination. An example is a pager for the listing generated by an assembler. The pager would be installed in a wormhole by a supervisor, and then the assembler would The assembler would proceed unaware be called. that the pager was counting lines and leaving spaces on each page for a page number that it generates also. The pager would pass the paged text listing on down to the physical device driver routine that was originally in the wormhole. Filter programs are also " unaware", as are user programs, since they do not know what physical device they are filtering. They depend on a supervisor to install them.

A program which executes each time a specific interrupt of the 7 possible interrupts occurs. It usually communicates with a physical device and moves data between the device and a buffer area in RAM which is shared by the ISR and the wormhole program which will transfer the data on to the user. The ISR also zeroes a flag byte, also in a shared (thus standardized) location. The wormhole program simply waits for this flag to be zeroed, and when it is, it knows that the data has been placed in the associated

CASSETTE TAPE FORMAT CRITERIA

Characteristics of the medium

- 1. fixed speed of character transfer
- 2. operator cannot visually identify position of tape to find leaders or identify files
- 3. cassettes are long enough for many files
- 4. no position control is available other than start/stop without operator intervention. The operator, however does not know what is coming from tape, and cannot perform positioning functions accurately, so he is of limited value.

Format criteria

- 1. Transfer speed regulatable over long term for program controlled acceptance of data input or output.
- Read error recovery--operator assistance acceptable on error detection, but it must be possible to skip already read data. This makes direct loading into memory for binary object code tapes faster since an error does not mean the entire tape must be reread. Also makes buffered transfers recoverable because previous data may not be available.
- 3. Files identifiable by the machine so that tape libraries are possible and files may be packed closely together.
- 4. Contents of tape should be made visible to operator so he can scan a tape and find a file or a blank space or so he will know what portion of a file has loaded etc...
- 5. Multiple file types should be avilable for special kinds of data such as absolute binary object code, which should be loaded directly into memory, documentation or "comment" files, which should be displayed for the operator, ASCII or binary data which is to be operated on by a program of some kind and therefore should be transferred through a buffer.
- 6. Synchronous or asynchronous byte format should be usable with no change in the file format
- 7. Any transmission speed should be usable
- 8. Format should work on a teletype or floppy disk as well as cassette tape.
- 9. High efficiency in information packing for fast data rate,

PolyMorphic Systems Vol. 2 APPENDIX E. MEMORY MAP

Total address space allocation.



P. 88

CPU resident system RAM.



P. 89



System variables in System RAM.

buffer. When the wormhole program is done, it de-activates the flag by putting a nonzero value in it. Interrupts occur at random times, so they must save the contents of all CPU registers and restore them when done.

link program

logical device

A part of a supervisor program which connects a filter program to the physical devices that the filter program replaced. It is installed in the appropriate wormhole by the supervisor program before the user program is executed. When the user program calls the filtered wormhole, the link program is executed. The link program restores the wormhole to its original contents and calls the filter program. The filter program executes, transferring filtered data to and from the original source/sink. When it returns, the link program restores its own address into the wormhole and returns into the user program. When the user program is finished, it returns back into the supervisor program which restores the original contents of the wormhole which had the link program address. It is evident (with thought) that a supervisor program may act as a link program for a supervisor above it, and that a link program is a simple-minded supervisor program.

An imaginary I/O device which behaves in a known way for a program which communicates with it. For example, the unknown device which communicates with the computer operator is called the logical console device. It can be used by an program without regard to what physical device is actually being used for communications with the operator (video display, TTY, graphics CRT, etc....). This means that the logical devices must be standardized: methods of access must be uniform, and the conceptual function of each device must be uniform. Standardization is achieved in the POLY-88 by such means as the use of wormholes and the declaration of conventions for allocation of system variables in the CPU resident RAM memory.

physical device

An actual piece of hardware capable of performing input or output or both, via some standard method or format. It is used to describe the difference between the data sources/sinks that an executing program is "aware" of (see glossary definition of "awareness") and the data sources/sinks that are actually being used. Programs are normally concerned with "logical devices" (e.g. "logical tape reader" or "logical console key board"), whereas the system and the computer operator are concerned with the actual physical device that data is flowing to (e.g. audio cassette or paper tape reader).

Any program which changes the contents of any wormhole or other system variable in the CPU resident RAM is acting as a supervisor to all programs which use the system in the new context (see dictionary definition of context). The supervisor is responsible for saving the old contents of the system RAM that it changes, and for restoring it when its job is done. It executes a CALL to the "user" program it is supposed to run. When the user program is finished, it will return and the supervisor can restore the system RAM. Supervisor generally discover how to change the system RAM by talking to the operator through the system console.

Any of the shared storage areas in the CPU resident RAM memory from COOH to C80H. System variables are used to "configure" the system because they control the connections of physical to logical devices through the wormholes, the address of current system video display and system keyboard, the addresses of auxiliary video displays, the addresses of the interrupt service routines for each interrupt, and the status of the real time clock.

A completely unaware program. It is designed to perform some processing function and so should be maximally flexible in its I/O. For this reason, it does not change any system variable, but assumes that any system variables that it references have been set up properly by a supervisor before hand. When it is done, it returns with a RET instruction and the supervisor that called it restores the system variables it changed or runs another user program.

supervisor program

system variables

user program

wormholes

One of 10 areas in the CPU resident RAM memory that contain CALL followed by RET instructions. The address of the CALL is the address of a routine which can fetch or transmit a single byte from/to a physical device. Each wormhole is defined to be the access port for a given logical device such as the console input, console output or binary input or output etc.. The wormholes start at OC2OH and go up, each taking 4 bytes. Each can be called and will transmit/fetch the character in A. See Appendix H for details.

A program called by a wormhole which is supposed to communicate with a logical device such as the logical console input device. In an interrupt driven system, it usually wastes time waiting for a flag in a known RAM location to indicate that data is available or can be transmitted to the physical device currently connected. When the flag is activated, the transfer takes place and the wormhole program returns to the user via the wormhole. The wormhole program thus guarantees that exactly one byte will be transmitted before it returns to the user. No registers other than the accumulator may be affected.

?____>

wormhole programs

APPENDIX I

ASCII CONTROL CHARACTER USAGE

	and and a second se	CTL	
HEX	ASCII	KEY	USE
ØØ	NUL	0	USED TO DETECT BREAK CONDITION
Øl	SOH	Α	
Ø2	STX	В	
ØЗ	ETX	С	
Ø4	EOT	D	
Ø5	ENQ	E	
Ø6	ACK	F	
Ø7	BEL	G	
Ø8	BS	Н	BACKSPACE
Ø9	HT	I	HORIZONTAL TAB
ØA	LF	J	LINE FEED (NOT RECOGNIZED BY CRT DRIV.)
ØB	VT	K	VERTICAL TAB - MOVES CURSOR TO HOME POS.
ØC	FF	L I	FORM FEED - CLEAR SCREEN ON CRT
ØD	CR	М	CARRIAGE RETURN - NEWLINE ON CRT
ØE	S O	N	
ØF	SI	0	
1Ø	DLE	P	
11	DC1	Q	
12	DC2	R	
13	DC3	S	
14	DC4	T	
15	NAK	U	
16	SYN	V	SYNC CHARACTER - IGNORE EXCEPT AS BCC
17	ETB	W	
18	CAN	Х	CANCEL LINE
19	EM	Y	KEYBOARD INTERRUPT
1 A	SUB	Z	SAVE CPU STATE & GO TO MONITOR
1 B	ESC	Ľ	HALT EXECUTION & RETURN TO INTERPRETER
IC	FS		
ID	GS	ן	
ΙE	RS	1(^)	
IF	US -	->(_)	
>F	DEL	RB	RUBOUT - DELETE LAST CHARACTER AND BACKSPACE

APPENDIX J. VECTOR INTERRUPT SYSTEM

Interrupts on 4.0 vector through the locations from zero through 38 hex as they do in any 8080 system, however these locations in the monitor ROM contain instructions which push all general registers and jump to an address stored in the corresponding element in the SRA table (Service Routine Address table). The SRA table is in System RAM, so can be changed by a user supervisor program which wants to install its own Interrupt Service Routine (ISR) into any of the vectors. The chart below shows the history of the vectoring for each of the monitor versions. 4.0 fixes permanently the address of the SRA table at ClO. Note that there is no SRA6, but instead an address known as the "wakeup" address, which is the jump address for RTC timeout. The RTC acts like a piece of hardware wich increments the negative count in TIMER (four bytes at COO) until it reaches zero, when the routine at the WAKEUP address is jumped to.

VECTORED INTERRUPT		EQUIVALENT RESTART INSIRUCTION	INTERRU ADDRESS MONIIOR	PT VECTOR ASSIGNED VERSION	ВҮ
			2.0	2.2	4.0
VIØ	sing.step.	RST 7	N.A.	N.A.	C1C(SRA7)
VI1	RTC	RST 6	1030	ØFFC	C1A (wakeup)
VI2	KBD	RST 5	N.A.	N.A.	C18(SRA5)
V I 3	USART	RST 4	1020	ØFF9	C16(SRA4)
V I 4		RST 3	1018	ØFF6	C14(SRA3)
VI5		RST 2	1010	ØFF3	C12(SRA2)
VI6		RST 1	1008	ØFFØ	C10(SRA1)
VI7	(same as RESET)	RST Ø	Used to the	initializ system	2e
		and the second			

The service routine should use the original flag byte and single byte buffer that KSR (Keyboard Service Routine) used for the VTI keyboard port. If it does not, the address in the console input wormhole should be changed to point to a routine which <u>can</u> communicate with the proper flag and buffer. The flag and buffer used by KSR is called KBUFF and is located at COC, with the flag byte at that address, followed by the buffer. The flag indicates data is valid in the buffer when it is zero.

If it were desired to connect multiple keyboards to the system, this could be done either by using more interrupt vectors, assigning a separate service routine to each, or it could be done by doing "polled" I/O to determine which keyboard interrupted through a shared interrupt. Polling requires an interrupt service routine which can talk separately to each keyboard port to find the one that interrupted, and then service only that one. It puts the data obtained into a buffer corresponding to the interrupting keyboard and activates (zeroes) the corresponding flag. In a time sharing system, the operating system would swap addresses into and out of the console input wormhole (WHO) each time a user's program was restarted. Each user's wormhole would effectively contain a special routine which would communicate only with the buffer corresponding to his keyboard.

The monitor provides a routine which reads from the USART, and which uses another buffer of the same configuration as the keyboard buffer. It is called RBUFF and is located at COA in system RAM. When a higher-level program installs routines which can both read and write through the USART, they should use the buffers and flags defined in system RAM, just as the keyboard service routine did with the keyboard buffer. This way, all wormhole programs which wait for the flags to go to

PolyMorphic Systems Vol, 2 P, 97

zero will work no matter what interrupt service routine actually changed the flag. The ISR may be handling more than one device on the particular interrupt that it is installed in, and may be placing the characters it obtains into a long buffer (longer than the single byte buffer used to talk to the wormhole programs), but in any case, if the same flag and byte-buffer are used, no incompatibilities between ISR and wormhole program will result.

The key board flag is particularly important, since many large applications programs may test it to determine whether a key has been pressed. If different ISR's use different flags, then these applications programs will not work.

On the subject of standards, the interrupts service routines all use a standardized register save sequence, which consists of pushing PSW (accum and flags), then B, D, and H. All interrupts are forced to use the sequence because it is done automatically in the ROM before the ISR is jumped to. For the convenience of the ISRs, a section of code in the monitor called IORET can be used to restore all the registers in the same sequence, and to enable interrupts before returning to the interrupting program. A simple jump into the start of IORET will do the rest. In the monitor, the USART ISR, called USRTSR falls through into IORET to avoid the need to jump.

There are only seven vector interrupts because the location that V17 would interrupt through is the same address as RESET uses, specifically, address 0000. V17 would have the same effect as resetting the CPU, which of course initializes the system and brings up the tape loader mode.

Several of the other VI's have been dedicated also. They are allocated by 4.0 for the single step interrupt, the system keyboard and the 8251 USART (in addition to the RTC interrupt mentioned above).

The single step interrupt is generated by a few flip-flops on the CPU which count two instructions after they are activated and then interrupt. This allows the single stepping feature on the POLY-88 which is so useful in program debugging. The monitor pops the values of the registers from their save area on the system stack, leaving the address to be stepped, activates the single-step hardware, and does a return. The RET instruction is counted by the hardware as one instruction, then the single instruction in the user program that gets executed is counted as another before the interrupt is generated. The interrupt is vectored to SAVE - an address in the monitor - by SRA7, which is initialized to contain this address. SAVE then pushes all the registers back down the stack and returns to the front panel mode for further operator commands. 4.0 leaves the vector address of VIO changeable through SRA7 in order to use the single-stepping feature in more advanced program debugging systems.

The sytem keyboard interrupt is initially set up for a VTI keyboard port, but by changing the address in SRA5, any other interrupt serviced physical device service routine may be installed.

> ;FINAL VERSION 4.0 MONITOR NOV 22,1976 : ;COPYRIGHT 1976 BY ; POLYMORPHIC SYSTEMS ;A DIVISION OF :INTERACTIVE PRODUCTS CORPORATION ;737 S. KELLOGG AVE. ;GOLETA, CA 93017 ;******** 4.0 MONITOR ********* ;WRITTEN BY D.L.FAIMAN D.W.SALLUME ; R.L.DERAN ; ;POLY-88 RESIDENT MONITOR ROM VERSION 4.0. RUNS FROM 00 :TO 3FFH IN FIRST CPU ROM SOCKET. FRONT PANEL RESET OR ;THRU ZERO GETS A "POLY-FORMAT" ABSOLUTE TAPE LOADER ;WHICH WILL RUN THE CPU RESIDENT USART TO READ BYTE-STAN ; ('B') OR "POLY-PHASE" ('P') AUDIO CASSETTE TAPES. ;CONTROL-Z AT ANY TIME ON SYSTEM KBD BRINGS UP FRONT PAN ; DISPLAY WITH MEMORY MODIFY WINDOW IN HEX. COMMANDS THE ;ALLOW MEMORY, REGISTER MODIFICATION AND SINGLE-STEP/EXEC :OF INTERRUPTED PGM. ;UTILITY PGMS AVAILABLE FOR USER ARE: DSPLY PUTS CHAR ON SYSTEM VIDEO SCRN. RECOGNIZES ALL STANDARD CTL CHARS AND SCROLLS TEXT UP. ; ACCESSIBLE BY CALL TO WORMHOLE 1 (WH1) AT 0C24H. ; GETS CHAR FROM SYSTEM CONSOLE KBD. ;KI ACCESSIBLE BY CALL TO WORMHOLE ZERO (WHØ) AT ØC2 ; ;USRTI GETS CHAR FROM USART BACKGROUND LOAD TYPE ROUTINE. ; PUTS OUT LOW NIBBLE OF A IN HEX THRU WH1 ;HEXO PUTS OUT A IN HEX THRU WHI. ; BYTE ; DEOUT PUTS OUT D,E IN HEX THRU WH1. :HEXC GETS A HEX NUMBER UP TO 2 BYTES LONG IN H,L FROM WHØ, ECHOING ON WH1. NON-HEX CHARACTER TERMINATES INPUT. THE TERM. CHAR IS LEFT IN A. TRANSFERS #BYTES IN BC FROM ADDR IN HL TO ADDR I ; MOVE TERMINATES WITH HL=HL+BC, DE=DE+BC, BC=0. ; ; IORET A SECTION OF CODE THAT TERMINATES AN INTERRUPT SERVICE ROUTINE BY RESTORING : ALL REGS IN STANDARD ORDER, EI, RET. ;TIME EXECUTES 60 TIMES A SECOND AUTOMATICALLY, INCREM ING FOUR BYTE LOCATION CALLED TIMER. IF TIMER=0 : ALL REGS SAVED AND ROUTINE AT ADDR IN LOCATION ; WAKEUP IS JUMPED TO. THIS ROUTINE MAY TERMINATE ;

POL	Y 88	RESIDE	NT MON	ITOR	VERSION	4.0	11/2	2/76
COF	YRIGE	IT 1976	INTER	ACTIVE	PRODUC	TS COP	PORA	TION
4.0	S PAG	E Ø2						

	;	BY USIN	G IORET.		
	;;******	SYSTEM R	AM ALLOCA	ATION*****	
	;		TONC		
	;DEDICA.	IED LOCA	11005.		
0000	MINED.	ORG	ØСØØН	BEGIN OF ONBD RAM	
שכשש	TIMER:	05	4	LOW BYTE=LEAST SIGNIFICANT.	
0C04	TANI:	DS	4	;TIME AT NEXT INT. USED BY	
0008	TBUFF:	DS	2	USART TRANSMIT BUFFER	
				;USED BY EXTERNAL DUMPERS.	
ØCØA	RBUFF:	DS	2	;USART RECEIVE BUFFER FLAG	
•				AND ONE BYTE BUFFER.	
ØCØC	KBUFF:	DS	2	;KBD BUFF-FULL FLAG AND BUFFER	
ØCØE	POS:	DS	2	;CURSOR POSITION FOR DSPLY	
9C19	;INTERRU SRAl·	JPT SERV	ICE ROUT	INE ADDRESS TABLE.	
ØC12	SRA2:	DS	2	;VI6	
0C14	SRA3:	DS	2	;VI5	
ØC16	SRA4:	DS	2	;VI4: USART INT.,FIRST INITED SR	l i
ØCIA	WAKEUP:	DS	2	ADDRESS JUMPED TO WHEN CLOCK TI	ME
		20	-	;OUT IS IN THIS LOC. IT FUNCTION	
				;EXACTLY LIKE AN SRA, BUT IS ACT	1 · ·
				;JUMPED TO BY THE CLOCK SOFTWARE •EFFECTIVELY SIMILATES A HARDWAR	i e
ØC1C	SRA7:	DS	2	;SINGLE-STEP INTERRUPT. NORMALLY	•
			•	;AT ITS INITED ADDR WHICH BRINGS	,
				;UP FRONT PANEL DISPLAY. IT CAN •CHANGED FOR EXTRNAL PGMS TO USE	} !
				; DEBUGGING OR FANCY PGMING.	,
	;VIDEO S	SCREEN A	DDRESS P	ARAMETERS USED IN DSPLY.	
	; INITED	TO F800	H,FCH, BU D	JT MAY BE CHANGED AFTER	
ØCIE	SCEND:	DS	1	;SCREEN END FOR DSPLY.	
ØClF	SCRHM:	DS	1	SCREEN HOME FOR DISPLAY	
	;WORMHOI	LE VECTO	R. THIS T	TABLE IS FULL OF CALL-RETURN PAIR	•
	; INITIA	LIZATION	TO CALL	ANY PHYSICAL DEVICE DRIVER IT IS	
	;DESIRE	TO INS	TALL. TH	HIS IS NORMALLY DONE WITH LINK PR	2
	;AS DES	CRIBED I	N MANUALS	5. THE FIRST TWO WORMHOLES ARE I	
	ALL US	ER I/O SI	HOULD BE	DONE THRU THE WH'S TO INSURE	
	;COMPAT	IBILITY	WITH ANY	SUPERVISOR SYSTEM AND TO ALLOW	
ac 2a	; DYNAMI(C REASSI	GNMENT OI	F I/O FOR A FIXED USER OBJECT PGM	i
ØC24	WHU:	DS	4	CONSOLE IN: INITED TO CALL SYS.	,
ØC28	WH2:	DS	4	;SYSIN: USED EXTRNLY BY TAPE OR	
DDDA	T			; INPUT DRIVERS. A CALL GETS BYTE	; ;
OC2C	WH3:	EQU DS	SRA4-5 4	SYSOT USED BY TARE OF DISK OUT	•
	1111 .		-	, SIGOL CODE SI TRFE OR DISK OUT	

				;DRIVERS. A CALL OUTPUTS BYTE IN
ØC3Ø	WH4:	DS	4	;SYSIN2: SECONDARY SYSTEM INPUT.
ØC34	WH5:	DS	4	;SYSOT2: SECONDARY SYSTEM OUTPUT
ØC38	WH6:	DS	4	READ: TEXT TYPE INPUT USED
				BY EXTRNL TAPE.DISK.KBD DRIVERS
ØC 3C	WH7:	DS	4	LIST: TEXT TYPE OUTPUT TO LINE
			-	PRINTERS OR TEXT FILES ETC.
ØC40	WH8.	DS	Δ	·AILY WH · TN
ØC 44	WHQ.	DS	4	
2011	VCB BL	CKS TO I	RE TEMPOR	RARILY SWAPPED FOR SCRHM.SCEND AN
	TN OPDI		F DSDLV (N OTHER THAN SYSTEM VIDEO DISDLA
	· A LINK	DCM DOF	S SWADDIN	NC AND IS CALLED FROM WHI IN-
	·STEAD (TGH DUL	יש המצבונ לה המצבונ	A CALLS DEDLY AND DESTODES
	+CONTEN	TE OF SCI	DHM SCENI	AND DOS BEFORE PET
	VCB2.	IS OF SC	and Joe Lai	SECONDARY VDO SCRN CONTEYT
AC 18	SCND2.	DC	1	JECONDARI VEO SCRA COMIERI
	SCND2:	D5 D6	1	
0049	SCRN2:	05	1 2	
ØC4A	PUSZ:	DS	2	
6040	VCB3:			TERTIARY VOO SCRN CTX.
0C4C	SCND3:	DS	1	
0C4D	SCRH3:	DS	1	
ØC4E	POS3:	DS	2	
	;			
	; TEMPOR	ARY LOCA	TIONS US	ED BY FRONT PANEL MODE.
	;		-	
ØC5Ø	WINDOW:	DS	2	;MEM. MODIFY WINDOW POINTER.
ØC52	SAVPC:	DS	2	;USED BY S.S.WHEN STACK UNAVAILA
	;			
	; TEMPOR	ARY LOCA	TIONS US	ED BY TAPE LOADER.
	;			
ØC54	FNAME:	DS	8	;"FIND" NAME FOR TAPE LOADER.
ØC5C	RNAME:	DS	8	;READ RECD NAME -FOUND ON TAPE.
ØC64	RRN:	DS	2	;READ RECD NUMBER.
ØC66	RLEN:	DS	1	; READ RECD LENGTH.
ØC67	RADR:	DS	2	;READ RECD ADDR (BIAS).
ØC69	RTYPE:	DS	1	READ RECD TYPE.
	FREE O	NBOARD R	AM ONWAR	DS.
	;			
	MON	ITOR PRO	GRAM	
	;			
	VECTOR	INTERRU	PT LOCAT	IONS
0000		ORG	Ø	
0000 310010	RESET:	LXI	SP.STAC	K :FRNT PANEL RST OR POWER UP GET
0003 C30002		JMP	RST1	RST1 INITS SYST RAM, ENDS IN TAP
	;			
	THESE	TWÓ INST	RUCTIONS	CAN BE CALLED TO GET THE
	ADDDRE	SS OF TH	E CALLIN	G PROGRAM INTO H.L. THIS
	IS NEC	ESSARY T	N WRITTN	G SELF RELOCATING CODE.
	,			
0006 E1		POP	н	
0007 F9		PCHT.	1	
0008 F5	VT6.	PIICH	PSW	STANDARD REGISTER DUSH SPOUENCE
aaag c5	7 L U .	DIISU	R	JOINDING NEGICIER TOON OBQUERCE
0005 CJ		DUCU	ט	
		FUGA		

 \mathbf{i}

000B	E5		PUSH	H	
000C	2A100C		LHLD	SRA1	GET SERVICE ROUTINE ADDRESS
000F	E9		PCHL		GO EXECUTE IT. IT WILL RTRN THR
0010	F5	VI5:	PUSH	PSW	SAME AS ABOVE
0011	C5		PUSH	B	
0012	D5		PUSH	D	
0013	E5		PUSH	H	
0014	2A12ØC		LHLD	SRA2	
0017	E9		PCHL		
0018	F5	VI4:	PUSH	PSW	
0019	C5	· _ · ·	PUSH	B	
0012	D5		DUCH	n	
aala	F5		דפטוו	8	
0010 0010	221400		TUTD	4 6 D A 2	
aale	FQ		DCAL	JAAJ	
0011	55	WT 2 .		DCW	
0020	62	VIJ:	PUSH	POWS	
0021	25		PUSH	B	
0022	D5		PUSH	D	
0023	ED		PUSH		
0024	ZAIOUC		LHLD	SRA4	
0021	E9		PCHL	Davi	
9928	F5	V12:	PUSH	PSW	
0029	C5		PUSH	В	
002A	D5		PUSH	D	
002B	E5		PUSH	Н	
ØØ2C	2A18ØC		LHLD	SRA5	
002F	EQ		DCHT.		\/#* I
			FCHH		and the second
0030	F5	CLOCK:	PUSH	PSW 🧹	THE CLOCK INT ALWAYS GOES TO TH
ØØ3Ø ØØ31	F5 C5	CLOCK:	PUSH PUSH	PSW 🥌 B	THE CLOCK INT ALWAYS GOES TO TH
0030 0031 0032	F5 C5 D5	CLOCK:	PUSH PUSH PUSH	PSW - B D	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
0030 0031 0032 0033	F5 C5 D5 E5	CLOCK:	PUSH PUSH PUSH PUSH	PSW B D H	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
0030 0031 0032 0033 0034	F5 C5 D5 E5 C34000	CLOCK:	PUSH PUSH PUSH PUSH JMP	PSW B D H TIME	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
0030 0031 0032 0033 0034 0037	F5 C5 D5 E5 C34000 00	CLOCK:	PUSH PUSH PUSH PUSH JMP DB	PSW B D H TIME Ø	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
0030 0031 0032 0033 0034 0037 0038	F5 C5 D5 E5 C34000 00 F5	CLOCK: SS:	PUSH PUSH PUSH JMP DB PUSH	PSW B D H TIME Ø PSW <	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE.
0030 0031 0032 0033 0034 0034 0037 0038 0039	F5 C5 D5 E5 C34000 00 F5 C5	CLOCK: SS:	PUSH PUSH PUSH JMP DB PUSH PUSH	PSW B D H TIME Ø PSW < B	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single STEP)
9030 0031 9032 0033 0034 0037 0038 0039 0038	F5 C5 D5 E5 C34000 Ø0 F5 C5 D5	CLOCK: SS:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH	PSW B D H TIME Ø PSW « B D	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
9030 0031 9032 9033 9034 9037 9038 9038 9038 9038	F5 C5 D5 E5 C34000 Ø0 F5 C5 D5 E5	CLOCK:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH PUSH	PSW B D H TIME Ø PSW B D H	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
9030 0031 9032 0033 0034 0037 0038 0038 0039 003A 003B 003C	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C	CLOCK: SS:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH PUSH LHLD	PSW B D H TIME Ø PSW B D H SRA7	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
9030 0031 9032 0033 0034 0037 0038 0039 0038 0038 0038 0038 0038	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9	CLOCK:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH PUSH LHLD PCHL	PSW B D H TIME Ø PSW B D H SRA7	THE CLOCK INT ALWAYS GOES TO TH TIMER COUNTER ROUTINE.
9030 0031 9032 0033 0034 0038 0039 0038 0039 0038 0038 003C 003F 0040	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308	CLOCK: SS: TIME:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH PUSH LHLD PCHL OUT	PSW B D H TIME Ø PSW < B D H SRA7 8	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single STEP) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE
9030 0031 9032 0033 0034 0037 0038 0039 0038 0039 0038 0038 0035 0035 0040 0042	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C	CLOCK: SS: TIME:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH PUSH LHLD PCHL OUT LXI	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single STEP) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE ; COUNTER LOCATION
9030 0031 9032 0033 0034 0037 0038 0037 0038 0038 0038 0038 0035 0040 0042 0045	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04	CLOCK: SS: TIME:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single STEP) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR
9030 9031 9032 0033 0034 0037 0038 0037 0038 0038 0038 0038 0038	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single STEP) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE ; COUNTER LOCATION ; 4 BYTES TO INCR ; INC ONE LOC.
9030 9031 9032 0033 0034 0037 0038 0037 0038 0038 0038 0038 0038	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single STEP) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE ; COUNTER LOCATION ; 4 BYTES TO INCR ; INC ONE LOC. ; DONE, STANDARD RETURN
9030 9031 9032 0033 0034 0037 0038 0037 0038 0038 0038 0038 0035 0040 0045 0045 0045 0045	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ INX	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single Step) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE ; COUNTER LOCATION ; 4 BYTES TO INCR ; INC ONE LOC. ; DONE, STANDARD RETURN
9030 9031 9032 0033 0034 0037 0038 0037 0038 0038 0038 0038 0038	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ INX DCR	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A	; THE CLOCK INT ALWAYS GOES TO TH ; TIMER COUNTER ROUTINE. (Single Step) (VIO) ; ENABLE INT FOR NEXT 60HZ CYCLE ; COUNTER LOCATION ; 4 BYTES TO INCR ; INC ONE LOC. ; DONE, STANDARD RETURN
9030 9031 9032 9033 0034 0037 0034 0037 0038 0037 0038 0035 0040 0042 0045 0045 0045 0044 0045 0045	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ INX DCR JNZ	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single Step) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN
9030 9031 9032 9033 0034 0037 0034 0037 0038 0033 0033 0033 0035 0040 0042 0045 0042 0045 0045	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ INX DCR JNZ LHLD	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single Step) (VIO) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN :CNTR IS ZERO.SO INITIATE WAKEU
9030 9031 9032 9033 9034 9033 9034 9033 9033 9033 9033	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C F9	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL OUT LXI MVI INR JNZ INX DCR JNZ LHLD PCHL	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single Step) (VIO) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN ;CNTR IS ZERO, SO INITIATE WAKEU ;GO TO THE WAKEUP TASK
9030 0031 9032 0033 0034 0037 0038 0037 0038 0039 0038 0038 0037 0038 0037 0048 0045 0045 0045 0050 0053	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C E9	CLOCK: SS: TIME: TIME2:	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL UNT INR JNZ INX DCR JNZ LHLD PCHL	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP SERVICE	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single Step) (VIO) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN ;CNTR IS ZERO, SO INITIATE WAKEU ;GO TO THE WAKEUP TASK ROUTINE FOR INPUT
9030 9031 9032 9033 9034 9034 9037 9038 9037 9038 9039 9038 9037 9049 9042 9044 9044 9044 9044 9044 9045 9045 9053	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C E9	CLOCK: SS: TIME: TIME2: ;USART	PUSH PUSH PUSH PUSH JMP DB PUSH PUSH PUSH LHLD PCHL UNT LXI MVI INR JNZ INX DCR JNZ LHLD PCHL INTERUPT	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP SERVICE INITED	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single Step) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN ;CNTR IS ZERO, SO INITIATE WAKEU ;GO TO THE WAKEUP TASK ROUTINE FOR INPUT INTO SRA4.
9030 9031 9032 0033 0034 0037 0038 0037 0038 0037 0038 0037 0040 0042 0045 0042 0045 0042 0045 0045	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C E9	CLOCK: SS: TIME: TIME2: ;USART ;ITS AD USETSE:	PUSH PUSH PUSH PUSH PUSH PUSH PUSH PUSH	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP SERVICE INITED	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single STEP) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN ;CNTR IS ZERO, SO INITIATE WAKEU ;GO TO THE WAKEUP TASK ROUTINE FOR INPUT INTO SRA4.
9030 9031 9032 0033 0034 0037 0038 0037 0038 0037 0038 0037 0038 0037 0049 0042 0045 0042 0042 0042 0045 0045 0053 0053 0055	F5 C5 D5 E5 C34000 00 F5 C5 D5 E5 2A1C0C E9 D308 21000C 3E04 34 C26400 23 3D C24700 2A1A0C E9 DB01 E602	CLOCK: SS: TIME: TIME2: ;USART ;ITS AD USRTSR:	PUSH PUSH PUSH PUSH PUSH PUSH PUSH PUSH	PSW B D H TIME Ø PSW B D H SRA7 8 H,TIMER A,4 M IORET H A TIME2 WAKEUP SERVICE INITED 1 2	;THE CLOCK INT ALWAYS GOES TO TH ;TIMER COUNTER ROUTINE. (Single STEP) (VIO) ;ENABLE INT FOR NEXT 60HZ CYCLE ;COUNTER LOCATION ;4 BYTES TO INCR ;INC ONE LOC. ;DONE, STANDARD RETURN ;CNTR IS ZERO, SO INITIATE WAKEU ;GO TO THE WAKEUP TASK ROUTINE FOR INPUT INTO SRA4.

005B 005D	DB00 210A0C		IN LXI	Ø H,RBUFF		
		; ;THIS CC ;WHICH N ;BUFFER ;ONLY US	DDE IS SH HAS FOUNI ADDRESS SED BY II	HARED BY D A CHARF , FLAG F1 NPUT ISR'	ANY SERVICE ROUTINE CTER. HL SHOULD HAVE THE RST-THEN ONE BYTE BUFF. S.	
0060 0062 0063	3600 23 77	IOPUT:	MVI INX MOV	M,Ø H M A	;ZERO THE FLAG: WE GOT THE CH. ;MOVE UP TO DATA BUFFER •PUT CHAR IN DATA BUFF	AR
ØØ64	El	IORET:	POP	H	;FALL THRU TO IORET ;THIS CODE SECTION CAN BE JUM ;FOR STANDARD SEQ.REG.POPS AN	PED D E
0065	וח		DOD	n	AS FOR ANI INTERROPT SERVICE	* K1
0005			POP	8		- ² .
0067	FI			DSW	· · · · · · · · · · · · · · · · · · ·	
0068	FR		ET	104		1.
0069	<u>C9</u>		RET			4
	••	:WORMHOI	LE END OF	KBD CHA	R FETCH RTNS.	
		WHEN CA	ALLED BY	WHØ,WAIT	S FOR VALID DATA FLG IN KBUFF	
		THEN RI	ETURNS CH	HAR FROM	KBUFF+1 IN A.	
ØØ6A	E5	KI:	PUSH	H	WE CAN ONLY WRECK A, SO SAVE	H
ØØ6B	210C0C		LXI	H,KBUFF	이 아이는 것이 아이는 것이 아이는 것이 같아. 것이 아이는 것이 아이는 것이 같아. 것이 같아. 것이 같아. 것이 같아. 것이 아이는 것이	
006E	7E	KI1:	MOV	A,M	;GET FLAG	
006F	B7		ORA	Α	;IS IT ZERO?	
0070	C26E00		JNZ	KIl	;NO,TRY AGAIN	
0073	35		DCR	M		
0074	23		INX	H		
0075	7E		MOV	A,M		
0076	EI		POP	Н		
0011 aa70	09	NCDMT -	RET	**		
0100	50 21 0 0 0 C	USRTI:	PUSH			(
0013	210A0C			N, KDUFF		
0070	C30599	•	OME	NTT		
		, ;***** :	VIDEO DI	ISPLAY DF	IVER *****	
		; DSPLY ; DRIVES ; THE SCI ; CHARAC ; IN SYS ; AT 0F8 ; THE SAN ; DEFAUL	IS THE FA A POLYMO RN FILLS FERS AND FEM RAM V ØØH TO ØH ME TIME, F SYSTEM	AMOUS "TE DRPHICS V IT REC USES THE WHICH ARE TBFFH ON ITS OWN CONSOLE	LETYPE SIMULATOR" WHICH TI AND SCROLLS TEXT WHEN COGNIZES ALL IMPORTANT CONTROL SCRHM,SCEND, AND POS LOCATIO INITIALIZED TO GIVE A SCREEN POWER-UP OR FPRST. AT ADDRESS IS PUT IN WHI FOR THE DISPLAY DRIVER.	NS
007F	F5	DSPLY:	PUSH	PSW	; A WH PGM MUST SAVE ALL REGS	
0080	C5		PUSH	В		
0081	UD DE		PUSH	U U		
0002	ED Dageac		FUSH	л ЛОС		
0003	ZAUEUC	CTT.X	FOII	189	ASCIT "CAN" CLEARS CHR LINE	ha fhead Tarriga

ØØ86	FE18		CPI	CTLX	
0088	CADØØØ		.77	CLINE	
008P	110000		TYT	DSCDI	ALL DEDLY CHADACTED
0000	110900		LAI	D,SCRD	
DOSE	D2		PUSH	D	;HANDLING SUBROUTINES EXCEPT
					CLINE RETURN TO SCRL TO CHECK
					SCRN OVERFLOW AND SCROLL
					TE NECESSARY
009P	2675		MT7T	M (1794	DIANE THE CHECOP CO WE
DDOL	2015		HV I	el, ore n	BLANK THE CURSOR SO WE
					WON'T HAVE TO LATER.
					;USE A GRAPHICS BLANK
					;INSTEAD OF A SPACE.
007F		RB	EOU	7FH	ASCTT "DEL" OR RUBOUT
			240		DACKEDACE AND DELEME CHAD
					BACKSPACE AND DELETE CHAR.
0091	FE/F		CPI	RB	
0093	CAE400		JZ	RBR	
0096	FE2Ø		CPI	2ØH	:IF CHAR IS ABOVE 20H, PRINT IT
0098	D28400		INC	NOPM	FISE TT'S NOT A NORMAL CHAP
0000	DEDITOD		UNC	NORM	CO MECH IN DOD WILLD CHARY
					SU TEST IT FOR VALID CTL CODE
000D		CR	EQU	ØDH	;CARRIAGE RETURN. MOVES DOWN
					;A LINE, LEFT-ZEROES CURSOR.
009B	D6ØD		SUT	CR	
aaan	CARGOO		77	CDD	
00 JD	CALUDD		0.0		
0000		F'F'	RÕn	ØCH	FURM FEED. CLEARS SCRN, HUMES
					;CURSOR.
00A0	3C		INR	Α	
ØØA1	CAEFØØ		JZ	FFR	
AAAB		177	FOIL	ØBH	VERTCAL TAR THET HOMES CHOSOR
0000	20	V I		20011	, VENTICAL TAD. 0001 HOMED CONDOR
VØA4	30		INR	A	
00A5	CAF900		JZ	VTR	
0009		TAB	EQU	Ø9H	;TAB. MOVES CURSOR RIGHT TO
					NEXT EVEN /8 POSTTION.
aa 2 8	30		TND	٨	
aa o	30		INA	A	
UUA9	30		INR	A	
00AA	CØ		RNZ		; IF NOT A TAB, RETURN
ØØAB	7D		MOV	A,L	;BACK UP CURSOR TO EVEN/8
ØØAC	E6F8		ANI	ØF8H	
ADAF	6F		MOV	Τ. Δ	
8810	01000A		TVT		MOU UD & DOCTATONO
DUME	010000		DAT	5,0	HUV UP 6 PUBLITUND
0082	99		DAD	В	
ØØB3	C9		RET		
ØØB4	F68Ø	NORM:	ORI	8ØH	;WE HAVE A PRINTING CHAR, SO MAP
					IT INTO CHAR AREA OF VTI SPACE.
AADE	77		MOV	MA	DIT IT IN DEEDECH MEM
0000	11			r1, r1	FUL II IN REFREDE MEM.
0081	23		INX	н	MOVE UP A POSITION.
ØØB8	C9		RET		;GO TO SCRL.
		;			
		SCRL S	CROLLS T	EXT IIP TI	HE SCRN IF NECESSARY.
		. TUEN D	ATTC TNM		WUTCH DECHODES THE CUDCOD
		JINEN P		U CURF, I	WHICH REDIURED INE CURDUR
		; AND RE	TURNS TO	USER TH	KU IORET.
		;			
ØØB9	JALEØC	SCRL:	LDA	SCEND	
ØØBC	BC		CMP	H	
MARD	C2DC00		TN7	CIIDD	
0000				CURE	
0000	ZAIENC		LHLD	SCEND	

ØØC3.	7C		MOV	А,Н	
00C4	95		SUB	L	
ØØC5	54		MOV	D,H	
ØØC6	2E40		MVI	L,40H	
ØØC8	1EØØ		MVI	Ε,0	
ØØCA	4D		MOV	C.L	
ØØCB	47		MOV	B.A	
aacc	CDAAAI		CALL	MOVE	
AACF	28		DCX	н	
DUCI	20	•	DCA	11	
		CT THE	CT EX DC		IN TTHE
		CHINE (CLEARS II	HE CORREP	
aana	2222		14177	3 2011	
0000	3E3F	CLINE:	MVI	A, JFH	
00D2	5/		MOV	D,A	
00D3	B5		ORA	L	
ØØD4	6F		MOV	L,A	
00D5	367F	WIPE:	MVI	M,7FH	
ØØD7	2B		DCX	H	
ØØD8	15		DCR	D	
ØØD9	C2D500		JNZ	WIPE	
ØØDC	36FF	CURP:	MVI	M.ØFFH	
ØØDE	220E0C		SHLD	POS	
SOFI	C36400		TMP	TORET	
aara	200400	DDD.	DCY	U	DIIDOUT DOUTTNE
0054	25	KDR:	DEM	п	KOBOOI KOOIIME
0000	03 4000	000.	KGI TVT	D 64	CADDIACE DESCLOSI DENI
DOFO	014000	CRR:	LAI	B,04	CARRIAGE RETURN RTN.
0069	7D		MOV	A,L	
ØØEA	ECO		ANI	ОСОН	
ØØEC	6F		MOV	L,A	
ØØED	Ø9		DAD	В	
ØØEE	C9		RET		
ØØEF	CDF900	FFR:	CALL	VTR	;FORM FEED ROUTINE
00F2	367F	FF1:	MVI	M,7FH	
ØØF4	23		INX	Н	
00F5	BC		CMP	H	
ØØF6	C2F200		JNZ	FFl	
00F9	2AIEØC	VTR.	LHLD	SCEND	VERTICAL TAB RTN.
aarc	7n	• • • •	MOV	Δ.Τ.	
aarn	2500		MUT	п, ц т ()	
0000	2500		DEW NVI		
OOFF	69		RET		
		;			
		; MOVE M	OVES -BC	BYTES FI	ROM THE AREA STARTING AT
		;(HL) T	O THE AR	EA STARTI	ING AT (DE)
		;			
0100	7E	MOVE:	MOV	Α,Μ	
0101	12		STAX	D	
0102	13		INX	D	
0103	23		INX	H	
0104	ØC		INR	C	
0105	C20001		JNZ	MOVE	
0108	04		INR	B	
0109	C20091		JNZ	MOVE	
alac	<u> </u>		RET		
	- - -				

a a a a a a a a

;
		;KEYBOA ;KEYBOA ;IT WAT ;THRU I ;KBD AD ;SINCE ;AS FOR	RD INTER RD AT ØF CHES FOR NTO SAVE DR IS FI A POLYMO VIDEO R	UPT SERVI 8H. ITS CTL/Z. , THUS EN XED BY SC RPHIC VTI EFRESH MH	ICE ROUTINE FOR SYSTEM CONSLE ADDRESS IS INITED INTO SRA5. IF IT FINDS ONE, IT FALLS NTERING FRONT PANEL MODE. CREEN ADDR, WHICH IS ØF800H USES SAME DECODER FOR KBD EMORY.			
010D	DBF8	KSR:	IN	ØF8H				
001A	210000	CTLZ	EQU	Ø1AH				
Ø112 Ø114	FE1A C26000		CPI JNZ	CTLZ IOPUT				
		; ; *****	FRONT P	ANEL MODE	· *****			
		;	C (111) CM	NOV DOTN				
		;SAVE 1 ;MODE 1 ;STANDA ;ON TOP	F REGIST RD SEQUE OF REGI	ERS HAVE NCE. IT STERS FOR	BEEN ALREADY PUSHED IN PUSHES PC AND SP DISP TO USE.			
4117	010000	;						
0117 011A	210A00 39	SAVE:	DAD	H,10 SP				
Ø11B	E5		PUSH	H				
011C 011D	2B 56		DCX	H M. M				
Ølle	2B		DCX	H				
Ø11F Ø12Ø	5E 🕔		MOV PUSH	E,M D				
		; ;WARM I ;IF PC ;ON TOP	S THE EN AND SP H OF REGI	TRY POINT AVE ALREA STERS IN	T TO FRONT PANEL MODE ADY BEEN PUSHED DOWN STANDARD SEQUENCE			
0121	CD9203	WARM:	CALL	CLEAR				
Ø124 Ø125	CDF900		CALL	VTR	SET HL TO BEGINNING OF SCREEN			
0128	015101		LXI	B,337	;OFFSET FROM SCRHM FOR UPARROW			
012B 012C	369C		MVI	B M,9CH	VTI CODE FOR UPARROW			
Ø12E	017501		LXI	B,175H	;OFFSET FROM UPARROW FOR ;RIGHT ARROW			
0131	Ø9 2602		DAD	B	UNI CODE DOD DICUM ADDOM			
0725	209A	;	MVI	м, уан	;VTI CODE FOR RIGHT ARROW			
		DISP IS THE ENTRY POINT TO FRONT PANEL MODE IF THE SCREEN ALREADY SHOWS A FRONT PANEL DISPLAY. IT DOES NOT CLEAR THE SCREEN, SO WILL NOT BLINK WHEN SCREEN IS UPDATED.						
Ø134	3E18	DISP:	MVI	A,CTLX	;ERASE LAST COMMAND ON SCRN			
Ø136 Ø130	CD7F00		CALL	DSPLY				
013B	CD7FØØ		CALL	DSPLY				

Ø13E	3EØ6		MVI	А,б			
0140	210000		LXI	н,0			
Ø143	39		DAD	SP			
0144	Ø16DØ1		LXI	B,MSG			
Ø147	F5		PUSH	PSW			
0148	37	DISP1:	STC				
0149	CD7CØ1		CALL	FLDSY			
Ø14C	CD7CØ1		CALL	FLDSY			
014C	CD9793		CALL	BLK			
Ø152	5E		MOV	E.M			
0152	22		TNV	u u			
0133	2J 66		TNV				
0104	50		MUV	D,M			
0122	23		INA	H			
0120	CDDI03		CALL	DEOUT			
0123	FI		POP	PSW			
Ø15A	3D		DCR	A			
Ø15B	CA87Ø1		JZ	FLAGS			
Ø15E	F5		PUSH	PSW			
015F	C5		PUSH	В			
0160	EB		XCHG				
Ø161	Ølfdff		LXI	B,-3			
0164	Ø9		DAD	B			
Ø165	EB		XCHG				
0166	CD7FØ3		CALL	HEXO8			
0169	C1		POP	B			
Ø16A	C348Ø1		TMP	DISPI			
Ø16D	50435350	MSG	DB	IDCS DHL	FBCAFCMZ		
Ø171	48404445	moo.	00	LCDINE	ABCAT CAL		
Ø175	42424146						
Ø175	42434140						
01/3	434D3A						
			STODIAN			700 0	v
		FIELD I	DISPLAI I	PUTS OUT	CHAR IN ADDR IN B	IFF C	I SET.
		; IFF CY	ZERO, PO	UT BLANK	TO VDO DISPLAY.		
		;IN EITH	HER CASE	, B IS IN	CREMENTED.		
		;					8. S.
017C	F5	FLDSY:	PUSH	PSW			·. · ·
017D	D49703		CNC	BLK			
Ø18Ø	ØA		LDAX	В			
0181	DC7FØØ		CC	DSPLY			
0184	Fl		POP	PSW			
Ø185	03		INX	В			
0186	C9		RET				* ²¹
0187	CD9C03	FLAGS :	CALL	TABBER			e e des
018A	7B		MOV	A.E			
019R	ØF		PPC				
018C	CD7CØ1		CALL	FLDSY			
Ø195	07			1 0001			
0100	07 07		RLC				
0190	CD7CA1		RLC	DIDOV			
010A				LD2I			
0194	CD7C41		RLC	DI DOV			•
CETA	CD/COT		САГГ	L TD2 I			
		I MMOD DI			WODIEW DIGELAW		÷
		; MMOD PI	LACES THI	E MEMORY	MODIFY DISPLAY		

;TO BE MODIFIED ; MMOD: Ø198 CD8DØ3 CROUT CALL Ø19B CD8DØ3 CALL CROUT Ø19E 2A500C LHLD WINDOW ØIAL ØLEØFF LXI B_{-32} Ø1A4 Ø9 DAD В Ø1A5 ØEØ8 MVI C,8 Ø1A7 EB XCHG Ø1A8 CDD1Ø3 MMOD1: CALL DEOUT Ø1AB CD9CØ3 CALL TABBER ØIAE 3E7F MVI A,7FH Ø1BØ CD7FØØ CALL DSPLY Ø1B3 CD7FØ3 CALL HEXO8 Ø1B6 ØD С DCR Ø1B7 C2A801 JNZ MMOD1 ; ;COMD CALLS HEXC TO GET HEX NUMBERS TO BE ENTERED INTO M THEN EVALUATES THE NON-HEX TERMINATING CHARACTER TO SEE ;IT IS A COMMAND Ø1BA CDAAØ3 COMD: CALL HEXC Ø1BD 79 MOV A,C Ø1BE B7 ORA Α Ø1BF C45302 CNZ STORE Ø1C2 78 Ø1C3 213401 MOV A.B LXI H,DISP 01C6 E5 PUSH H Ø1C7 21E8Ø1 LXI H,MTBL Ø1CA CDDBØ1 LOOKUP CALL MVI 01CD 1600 D,Ø Ø1CF D23EØ2 JNC ADDIT Ø1D2 CDDBØ1 CALL LOOKUP Ø1D5 D8 RC Ø1D6 210002 LXI H, RTN Ø1D9 19 D DAD Ø1DA E9 PCHL ; :LOOKUP COMPARES THE ACCUMULATOR ;AGAINST THE ENTRY IN A TABLE ; POINTED TO BY HL AND RETURNS WITH ;THE BYTE FOLLOWING IT IN E. ;CARRY FLAG SET IF NO MATCH ;TABLE MUST END IN ØFFH, EACH ENTRY IS 2 BYTES Ø1DB BE LOOKUP: CMP М Ø1DC 23 INX Н Ø1DD 5E MOV E,M Ø1DE C8 RZ Ø1DF 23 INX H Ø1EØ 5E E,M MOV Ølel 1C Ε INR Ø1E2 C2DBØ1 JNZ LOOKUP 01E5 23 INX H

01E6 01E7	37 C9		STC RET		
		; ;MTBL IS ;MEMORY	5 THE TAE MODIFY	BLE OF CO	MMANDS FOR
Ø1E8	20	; MTBL:	DB	1 1 1 7	;SPACE MOVE POINTER FORWARD
Ø1E9 Ø1EA Ø1EB	11 08 0F		DB DB DB	17 8 15	;BACKSPACE MOVES BACKWARDS ONE
Ølec	ØD		DB	13	;RETURN MOVES FWD 8 BYTES
Ø1ED Ø1EE	18 ØA		DB DB	24 10	;LINE FEED MOVES BACK 8 BYTES
Ø1EF Ø1FØ	Ø8 FF		DB DB	8 -1	;END OF 1ST HALF TABLE
ØlFl	47		DB	'G'	;GO
01F2	6C		DB	G-RTN	
0153	55 7C		DB	SETR-RTN	SET REGISTER
01F5	58		DB		EXECUTE (SINGLE STEP)
Ølf6	59		DB	X-RTN	,
Ø1F7	49		DB	'I'	; INDIRECT
Ø1F8	49		DB	IND-RTN	
Ø1F9	54 1 A		DB	TADE-DTN	TAPE LOADER
ØIFB	4C		DB	IL'	LOAD MEMORY POINTER
ØlfC	37		DB	LOD-RTN	
Ølfd	4A		DB	'J'	;JUMBO - LOAD 2 BYTES
Ølfe	2C		DB	DOUBLE-R	TN
ØIFF	F.E.		DB	-1	
		; :RST1 IS	S THE INI	TIALIZAT	ION ROUTINE
		; IT SETS	S UP THE	WORMHOLE	S USED IN THE
		; MONITO	R, THEN C	CHECKS FC	OR A SECOND ROM
		; AND CAI	LLS IT I	F IT IS 1	HERE
สวสส		; DTN	FOIL	¢	ALL DOUTINES DEFEDENCE TO HERE
0200	11160C	RST1:	LXI	D.SRA4	AND ROOTINDS REPERENCE TO MERE
0203	21EAØ3		LXI	H, INITER	
Ø2Ø6	Øleaff		LXI	B, INITLE	IN
0209	CD0001		CALL	MOVE	; INIT WORMHOLES
020C	3AØØØ4		LDA	400H	;GET 1ST BYTE OF 2ND ROM
020F	30		INR	A	; IF IT WAS NOT 0FFH
0210	C40004		CN2 FT	4008	TURN ON INTERRUPTS
0410		;			
		;TAPE IS	S THE BOO	DTSTRAP L	OADER ROUTINE
		;IT EXPL	ECTS TO (GET A B, F	P, OR C OR IT WILL
		;WAIT FO	DR ONE		
9214	CD9293	TAPE	CALL	CLEAR	
0217	CDA103	START:	CALL	LCFLD	GET A CASE-FOLDED B OR P
Ø21A	4F		MOV	C,A	;SAVE THE B OR P FOR ECHOING.
Ø21B	FE5Ø		CPI	'P'	; POLYPHASE

.

021D CABA02 0220 D642 0222 CAC702 0225 3D		JZ SUI JZ DCR	POLY 'B' BITE A	;BYTE STAN	NDARD	
0226 CAF302 0229 C31702		JZ JMP	HEAD START	;CONTINUE ;NOT A B (OR C OR P	: TRY AGAIN
	; ; ;DOUBLE ;AND LOA ; (OR A F	GETS A I ADS IT II REGISTER	HEX NUMBI NTO THE N LOW OBI	ER FROM THI NEXT 2 BYTI DER BYTE F	E CONSOLE ES IN MEMO IRST	RY
	;J <hex< td=""><td>>(CR)</td><td>, 2011 0112</td><td></td><td></td><td></td></hex<>	>(CR)	, 2011 0112			
022C CDAA03 022F EB 0230 2A500C 0233 73 0234 23 0235 72 0236 C9	DOUBLE:	CALL XCHG LHLD MOV INX MOV RET	HEXC WINDOW M,E H M,D			
	; ;LOD LOA ;FOLLOWI ;L <hex n<="" td=""><td>ADS WIND ING THE NUMBER>()</td><td>OW WITH 1 L COMMANI CR)</td><td>THE NUMBER</td><td></td><td></td></hex>	ADS WIND ING THE NUMBER>()	OW WITH 1 L COMMANI CR)	THE NUMBER		
0237 CDAA03 023A 22500C 023D C9	LOD: SVW:	CALL SHLD RET	HEXC WINDOW			
	ADDIT N BY FORV THE VAI E IS OF	NOVES TH VARD OR LUE IN E FFSET BY	E MEMORY BACKWARDS (D=0) 16	POINTER (1 5 BY	WNDOW)	
023E 2A500C 0241 01F0FF 0244 09 0245 19 0246 C33A02	ADDIT:	LHLD LXI DAD JAD JMP	WINDOW B,-16 B D SVW			
	; IND LOF ; INTO WI	ADS THE I	NEXT 2 B	TES IN ME	MORY	
0249 2A500C 024C 5E 024D 23 024E 56 024F EB 0250 C33A02	IND:	LHLD MOV INX MOV XCHG JMP	WINDOW E,M H D,M SVW			
	;STORE S ;FROM CO	STORES T ONSOLE)	HE BYTE INTO MEMO	IN L (ENTE DRY	RED	

POLY 88 RESIDENT COPYRIGHT 1976 1 4.0S PAGE 13	MONITOR INTERACTI	R VERSIO IVE PRODU	ON 4.0] JCTS CORE	1/22/76 PORATION		
0253 7D 0254 2A500C 0257 77 0258 C9	STORE:	MOV LHLD MOV RET	A,L WINDOW M,A			
	;X EXECC ;BY SAVE	CUTES ONI	E INSTRUC ETURNS TO	TION PO RST7	INTED TO	
Ø259 E1 Ø25A E1 Ø25B 2252ØC Ø25E E1 Ø25F E1 Ø26Ø D1	x:	POP POP SHLD POP POP POP	H H SAVPC H H D	;2 DUMM ;GET PC ;SAVE I ;GET RE	Y POPS T GISTERS	
0261 C1 0262 F1 0263 E3 0264 2A520C 0267 E3 0268 FB		POP POP XTHL LHLD XTHL EI	B PSW ;RESTORE SAVPC	E PC		
0269 D30C 026B C9		OUT RET	12	;ENABLE ;GO TO	SINGLE STEP USER PGM.	• LOGIC
	;G ACTS ;ENABLE ;THEREFO ;TYPING ;PROGRAN ;ALL REO ;IF A RS ;ALSO HA	THE SAMI SINGLE S DRE DOES CTL-Z WI 4 BEING D GISTERS ST7 IS EN APPEN	E AS X BU STEP LOGI NOT RETU ILL RETUF EXECUTED NCOUNTERF	JT DOES IC, AND JRN RN FROM AND SAV ED THIS	NOT THE E WILL	
026C E1 026D E1 026E 22520C 0271 E1 0272 E1 0273 D1 0274 C1 0275 F1 0276 E3 0277 2A520C 027A E3 027B C9	Ġ:	POP POP SHLD POP POP POP POP XTHL LHLD XTHL RET	H H SAVPC H H D B M SAVPC			
	;SETR PO ;AS SAVI ;MAY BE ;SET A ;COMMANI ;S <p h="" i<="" td=""><td>DINTS TO ED IN ME USED WI REGISTER DS TO SE D/B/A></td><td>ONE OF 2 MORY TH JUMBO PAIR, OF INDIVIE</td><td>THE 8080 COMMAND R WITH O DUAL REG</td><td>REGISTERS TO THER ISTERS</td><td></td></p>	DINTS TO ED IN ME USED WI REGISTER DS TO SE D/B/A>	ONE OF 2 MORY TH JUMBO PAIR, OF INDIVIE	THE 8080 COMMAND R WITH O DUAL REG	REGISTERS TO THER ISTERS	
027C CDA103 027F 218F02	SETR:	CALL LXI	LCFLD H,RTAB	;GET RE ;AND LO	GISTER DESIG OK UP POSITI	NATION ION

0282 0285 0286 0289 028A 028B 028B 028C	CDDBØ1 D8 210200 54 39 19 C33A02		CALL RC LXI MOV DAD DAD JMP	LOOKUP H,2 D,H SP D SVW	;RETURN IF ;SET D-Ø ;ADD 2 TO ;ADD REG. ;PUT IN WI	NOT VALID RE STACK POINTER POSITION NDOW	GISTER (FOR CAL
		; RTAB I ; AND THI ; STORED	S A TABL EIR RELA ON THE	E OF THE TIVE POSI STACK	8080 REGIS ITIONS AS	TERS	•
028F 0290 0291 0292 0293 0294 0295 0295 0296 0297 0298 0299	50 00 48 04 44 44 42 06 42 08 41 98 41 9A FF	RTAB:	DB DB DB DB DB DB DB DB DB DB DB DB	'P' Ø'H' 4 'D' 6 'B' 8 'A' 10 -1			
029A 029B 029C 029F 02A0 02A1 02A2	AF 47 CDA502 77 23 0D C29C02	; ;GET IS ;C BYTE: ; GET: GET1:	USED BY S AND ST XRA MOV CALL MOV INX DCR JNZ	THE LOAD ORE THEM A B,A TI M,A H C GET1	DER TO GET AT HL TO a ;PUT BYTE ;INCREMENT	IL+C-1 IN MEMORY POINTER	
		; ;TI GET ;AND KE ;D IS U	S A CHAR EPS A CH SED AS A	ACTER FRO ECKSUM II TEMPORA	DM WH2 N B RY		
02A5 02A8 02A9 02AA 02AB 02AC	CD280C 57 80 47 7A C9	ΎΤΙ:	CALL MOV ADD MOV MOV RET	WH2 D,A B B,A A,D			
		;SETUP ;AND TH ;WHICH ;WHEN D ;IMMED	PUTS IMM EN USART IS ALSO ONE, JUM BYTES.	EDIATE B CTL POR XMTED TO PS TO LO	YTES INTO E I. THE TEH USART, LEA C. AFTER	BAUD RATE GEN. RM CHAR IS ØØH AVING IT IDLIN	, G.
02AD 02AE	E1 7E	SETUP:	POP MOV	H A,M	;GET ADDR ;GET DATA	FOLLOWING CAL	L TO SETU

02AF D304 02B1 23 02B2 7E 02B3 D301 02B5 B7 02B6 C2B102 02B9 E9	SET1:	OUT INX MOV OUT ORA JNZ PCHL	4 H A,M I A SET1	; PUT IN BRG ; NEXT BYTE ; USART PORT ; WAS THAT ØØH? ; NO, NEXT BYTE ; JUMP TO THE ØØH, EXEC. IT AS A ; CONTINUE
	; POLY A ; INFORM ; OPERAT	ND BITE ATION FO ION OF T	CONTAIN R POLYPH HE USART	SETUP ASE OR BYTE
02BA CDAD02 02BD 05 02BE AA 02BF 40 02C0 0C	POLY:	CALL DB DB DB DB	SETUP ØØ5H ØAAH Ø40H ØØCH	;THE NEXT BYTES GOTO BRG AND USA ;TO BRG: SELECT DEV Ø, 2400 BAUD ;FAKE SYNCH CHAR IF USART EXPECT ;INTERN. RESET. GETS USART TO MO ;MODE CODE FOR SYNCHRONOUS, 8 BI ;NO PARITY, INTERN. SYNC, 2 SYNC
02C1 E6 02C2 E6 02C3 00 02C4 C3CF02 02C7 CDAD02 02CA 06 02CB AA	BITE:	DB DB DB JMP CALL DB	ØE6H ØE6H ØØ0H NAMER Setup Ø06H Ø22H	;FIRST SYNC CHAR. TO SRCH FOR ;2ND SYNC CHAR. ;LEAVE COMMAND AT ØØH (IDLE), RT ;TO BRG: SEL. DEV. Ø, 300 BAUD
Ø2CC 4Ø Ø2CD CE		DB DB	Ø40H ØCEH	; INT. RST. GETS US TO MODE LEVEL ; MODE: ASYNCH., 8 BITS, NO PARIT ;2 STOP BITS, 16X CLOCK SCALING
02CE 00 02CF 21540C 02D2 79 02D3 CD240C 02D6 CD8D03 02D9 0E09	NAMER:	DB LXI MOV CALL CALL MVI	000H H,FNAME A,C WH1 CROUT C,9	FOR NOW COMMAND IS IDLE ECHO THE B OR P OUTPUT CR
	; ;NAMØ G ;TO BE	ETS THE LOADED F	NAME OF ROM THE	THE FILE CONSOLE
02DB CD200C 02DE CD240C 02E1 FE0D 02E3 CAEC02 02E6 77 02E7 23 02E8 0D	, NAMØ:	CALL CALL CPI JZ MOV INX DCR	WHØ WH1 13 NAM M,A H C	;ECHO CHAR. ;DONE IF CR ;STORE IN MEMORY
Ø2E7 23 Ø2E8 ØD Ø2E9 C2DBØ2 Ø2EC 3620 Ø2EE 23 Ø2EF ØD	NAM:	INX DCR JNZ MVI INX DCR	H C NAMØ M,20H H C	;DONE IF 9 CHARACTERS ;FILL OUT WITH BLANKS
02F0 F2EC02	;	JF	NAM	

;HEAD SEARCHES FOR A RECORD HEADER ;AND STORES IT AT RNAME

;

;COMP THEN COMPARES THE NAME AGAINST ;THE NAME IT IS SEARCHING FOR ;GETS NEXT HEADER IF NOT MATCH ;AFTER DISPLAYING NAME AND RECORD NUMBER ;IF CHECKSUM ERROR GOES TO ERROR

Ø2F3	214203	HEAD:	LXI	H, DNAME	
Ø2F6	E5		PUSH	Н	;ANYTHING RETURNING AFTER HERE
					WILL DISPLAY THE RECD NAME AND
Ø2F7	3E96	HEAD6:	MVI	A,096H	;START USART READING, ENTER SEAR
				•	; IF SYNCHRONOUS, AND START MOTOR
Ø2F9	D3Ø1		OUT	1	TO USART CTL PORT
02FB	CD280C		CALL	WH2	
02FE	FEE6	HEAD7.	CPT	ØE6H	SYNC CHAR.
0300	C2F702		JNZ	HEAD6	RESYNC USART
0303	CD280C		CALL.	WH2	
0306	FE01		CDT	ØØ1H	SOH CHAR
0300	C2FE02		TNZ	HEAD7	, bon char.
0300	215000		TVT	U DNAME	
0305	arar		MUT	C 14	
030 <u>0</u>	CD9202		CALL	CFT	CET HEADED
0310	C27003		TN7	EDEVE	JOLI HEADER
0315	215005		TVT	U DNAME	CONDADE NAMES
0310	115400		T A L	D ENAME	COMPARE NAMES
0210	113400		MUT	C P	
0310	17	COMP	TDAY	C,0	
0315	IA	COMP:	LUAA	D M	
0315	DE Ca		CMP	M	
0220			RN4	5	,NOT MATCH
0321	13		INA	D	
0322	23		INA	H	
0323	9D		DCR	C	
9324	CZIEØ3		JNZ	COMP	;FALL THRU IF MATCH
0321	2A670C		LHLD	RADR	;GET LOAD ADDRESS AND
032A	3A660C		LDA	RLEN	;LENGTH IN PREPARATION FOR LOADI
032D	4F		MOV	C,A	
032E	3A690C		LDA	RTYPE	;CHECK RECORD TYPE
0331	B7		ORA	A	
0332	CA6CØ3		JZ	GETD	;DATA, LOAD INTO RAM
0335	3D		DCR	A	
0336	CA5F03		JZ	COMNT	;COMMENT, DISPLAY IT
0339	3D		DCR	A	
033A	CA/503		JZ	STOP	;END OF FILE, STOP TAPE
033D	3D		DCR	Α	
033E	CØ		RNZ	_	;NOT TYPES 0-3, TRY AGAIN
033F	D301		OUT	1	;STOP TAPE
0341	E9		PCHL	;AUTO-E)	KECUTE, GO TO PGM.
		;			
		;WERE D	ONE LOOK	ING AT OF	R READING A RECD, SO DISPLAY
		;NAME A	ND RECD#	OF LAST	SEEN RECD.
		;		1	
0342	015C0C	DNAME:	LXI	B, RNAME	
0345	1608		MVI	D,8	
0347	37	DNAM2:	STC	an an the Algarian Mar. A <u>an an an</u> Algarian	
0348	CD7CØ1		CALL	FLDSY	

034B 034C 034F 0352 0355 0356 0356 0359 035C	15 C24703 CD9703 2A640C EB CDD103 CD8D03 C3F302	DCR JNZ CALL LHLD XCHG CALL CALL JMP	D DNAM2 BLK RRN DEOUT CROUT HEAD	;DISPLAY R/N	
		; ;COMNT DISPLAYS	COMMENT	S ON THE SCREEN	
Ø35F Ø362 Ø365 Ø366 Ø369	CD280C CD7F00 0D C25F03 C3F702	COMNT: CALL CALL DCR JNZ JMP	WH2 DSPLY C COMNT HEAD6	;ECHO TAPE ON CRT FOR A CO	OMMENT
		GETD GETS DATA OTHERWISE IT S AND PRINTS A	AND RET TOPS THE ?"	URNS IF CS2 IS GOOD TAPE	
Ø36C	CD9AØ2	; GETD: CALL	GET		
036F 0370 0372 0375 0375	C8 3E3F CD7FØØ CD8DØ3 AF	RZ ERROR: MVI CALL STOP: CALL YPA	A,'?' DSPLY CROUT		2+ .
Ø379 Ø37B Ø37C	D301 E1 C31702	OUT POP JMP	1 H START	;OUTPUT NUL TO STOP USART ;CLEAN UP STACK	1
		***** UTILITY	SUBROUTI	NES ****	
		THESE SUBROUTI THEM IN KNOWN	NES MAY LOCATION	BE USED EXTERNALLY, SO WE V S.	NANT
		HEXO8 OUTPUTS TO BY D.E LEAV LOCATION IN ME IN HEX WITH A CARRAGE RETURN	8 BYTES VING D,E MORY. I SPACE BE AT THE	FROM THE ADDRESS POINTED PONITING TO THE NEXT T PUTS THE BYTES OUT TWEEN THEM AND A END OF THE LINE.	
		D2 IS THE ACTU IT PUTS OUT TH INCRAMENTS D A CARRAGE RETURN	AL LOOP E NUMBER ND THEN	WHICH HEXO8 USES OF BYTES IN B PUTS OUT A	
Ø37F Ø381 Ø384 Ø385 Ø388 Ø389 Ø384	0608 CD9703 1A CDD603 13 05 C28103	HEXO8: MVI D2: CALL LDAX CALL INX DCR	B,8 BLK D BYTE D B D2		
~ ~ ~ ~					

		;			
	•	· CROUT	CLEAR, F	ALK. AND	TABBER
		·OUTDUT	A CADDTI		N FOR FFFD BLANK
		, OUTFOI			IE COM DETUED, DEANNY
		JOR HOR.	L'ONTAL	TAD IU I	TE CRI DRIVER, RESPECTIVELI
a	2040	;		1 07	DUT CAR DETEN ON CONCLE DEDLY
0380	3600	CROUT:	MVI	A,CR	PUT CAR RETRN ON CONSLE DSPLI
038F	C3/F00		JMP	DSPLY	
0392	3EØC	CLEAR:	MVI	A,12	;CTL-L (FORM FEED)
0394	C37FØØ		JMP	DSPLY	
Ø397	3E2Ø	BLK:	MVI	A,''	;SPACE
0399	C37F00		JMP	DSPLY	
Ø39C	3EØ9	TABBER:	MVI	A.9	CTL-I TAB
039E	C37F00		TMP	DSPLY	
0070	00/100	•	0111	00101	
		, CELD	ITOWED CI		CETS & CHAD FROM WHA
					$\begin{array}{c} \mathbf{G} \mathbf{G} \mathbf{G} \mathbf{G} \mathbf{G} \mathbf{G} \mathbf{G} G$
		JIP AN	LC CHAR V	VAS FULDE	LD, CI=0,ELSE CI=1.
		;WATCH	RUBOUTS!	THEY'RE	FOLDED TO 5FH FROM NORMAL /FH.
		;			
Ø3A1	CD2ØØC	LCFLD:	CALL	WHØ	;GET CHAR
Ø3A4	FE60		CPI	060H	; IF UPPER CASE, FORGET IT
Ø3A6	D8		RC		UC LETTERS ARE LESS THAN 60H
Ø3A7	D620		SUI	020H	FOLD THIS LOWER CASE LETTER ON
03A9	C9		RET		
00.10		•			
		HEYC TI			NOTH HEY FROM WHA FOUNTIO ON DS
		JIEAC II	NEUIS VAL	W NON U	SNGIN HEA FROM WHO, ECHOING ON DS
		TERM C	TAR 15 AP	NI NUN-HI	LA CHAR, AND IT IS RETURNED IN B.
		;DIGIT (JOUNT RET	LORNED IN	N.C.
		;			
Ø3AA	210000	HEXC:	LXI	н,0	ZERO CONVERSION BUFFER
Ø3AD	4D		MOV	C,L	
Ø3AE	CDA103	NXNYB:	CALL	LCFLD	;GET A CASE-FOLDED CHAR FROM WHØ
Ø3B1	47		MOV	B.A	SAVE THIS CHAR SO IT CAN BE USE
				-	TT WAS THE TERM CHAR.
0382	FF30		CDT	101	• RETURN IF LESS THAN ASCIT Ø
030Z	1030		DC 1	U	, ALIONA II LEDO IMAN ADCII D
0305	CD244C		CALL	1.717 T	FCHO FACH CHAR VALTD OR NOT
0303	CDZ4UC		CALL	WEL .	ECHO EACH CHAR. VALID OR NOT
0388	D030		501	.0.	;CHANGE ASCII INTO BINARY 0-15
03BA	FEØA		CPI	10	
Ø3BC	DAC 703		JC	NXNB1	
Ø3BF	D607		SUI	7	
Ø3C1	FEØA		CPI	10	
Ø3C3	D8		RC		;RETURN IF NOT HEX
03C4	FElØ		CPI	16	
Ø3C6	DØ		RNC		RETURN IF NOT HEX
0307	AC.	NXNB1:	TNR	С	COUNT # OF HEX CHARACTERS
9308	29		DAD	н	SHIFT HI.
Ø3C0	29		מגח	н Н	OVER
0303	20			11	
NJCA	27		DAD		JEUK NEAL
03CB	29		DAD	Н	;DIGIT
0300	85		ORA	L	;OR IN NEW DIGIT
Ø3CD	6F		MOV	L,A	
Ø3CE	C3AEØ3		JMP	NXNYB	
		;			

;DEOUT OUTPUTS DE TO THE SCREEN

			;AS 4 H	EX DIGITS	5	
Q	03D1	7A	DEOUT:	MOV	A,D	
Q	03D2	CDD603		CALL	BYTE	
Q	03D5	7B		MOV	A,E	
			;			
			;BYTE O	UTPUTS TI	HE ACCUMU	JLATOR
			;AS 2 HI	EX DIGITS	S TO THE	SCREEN
		_	;			
Q	03D6	F5	BYTE:	PUSH	PSW	
2	03D7	ØF		RRC		
۲ د	8020	9F 37		RRC		
2 C	1309	9F 07		RRC		
e c	AUCE	0r CDDE02		CALL	HEVO	
0		CDDF03		CALL	DCW	
4		6 -	•	FOF	£ 0 W	
			HEXO O	JTPUTS 1	HEX DIGI	IT TO
			;THE SCI	REEN - TI	HE UPPER	HALF
			;OF A IS	5 MASKED	WITH ZEF	ROS
			;			
e	J3DF	E6ØF	HEXO:	ANI	15	
0	03E1	C69Ø		ADI	90H	
Q	03E3	27		DAA		
4	03E4	CE40		ACI	40H	
k c	13E6	27		DAA	DODIN	
Y	1361	C3/200	•	JMP	DSPLI	JUTPUT HEX DIGIT AND USE RETURN
			; •******	TNTTTAL		DADAMETEDS *****
			THE FO	LOWING	INFORMATI	O IS USED ON FPRST OR POC
			TO SET	JP THE ST	TARTING S	SYSTEM CONTEXT.
			;			
]	1000		STACK	EQU	01000H	; USED IN AN LXI,SP
			;			
			;THE FOI	LLOWING I	BLOCK IS	COPIED DIRECTLY OVER
			;SYSTEM	RAM STAI	RTING AT	SRA4.
G	1351	5199	INTTED.	DW	TIC DALC D	WIS USADE THEFTIDE
0	13FC	ואחא	INIIEK.		KCD	•VID USARI INTEROFI
ģ	13EE	6400		DW	TORET	WAKEUP: NOTHING FOR NOW
à	13F0	1701		DW W	SAVE	VIA: SINGLE STEP INT GOES BACK
é	03F2	FC		DB	ØFCH	VIDEO SCRN ENDS AT FC00H-1
2	03F3	F8		DB	ØF8H	VIDEO SCRN HOME AT F800H
- 2	03F4	CD6AØØ		CALL	KI	WORMHOLE 0: INIT TO KBD AT F8H
Q	03F7	C9		RET		STANDARD PART OF ANY WORMHOLE
Q	33F8	CD7F00		CALL	DSPLY	;WORMHOLE 1: INIT TO VIDEO DSPL
Q	J3FB	C9		RET		
2	03FC	CD7800		CALL	USRTI	;WORMHOLE 2: INIT TO USART AT Ø
2	J3FF	C9		RET		
6	1000			END		

SYMBOLS SORTED BY NAME

ADDIT CLINE CR CURP DNAM2 FF FNAME HEAD HEXO8 IORET LCFLD MOVE NAMER POS RBR RRN SAVE	023E 00D0 00DC 0347 000C 02F3 037F 0064 03A1 0100 02CF 020E 02CF 000E4 00C64 0117	BITE CLOCK CROUT D2 DNAME FF1 G HEAD6 IND KBUFF LOD MSG NORM POS2 RBUFF RST1 SAVPC	02C7 0030 0381 0342 00F2 026C 02F7 0249 0C0C 0237 016D 00B4 0C0A 0200 0C52	BLK COMD CRR DEOUT DOUBL FFR GET HEAD7 INITE KI LOOKU MTBL NXNB1 POS3 RESET RTAB SCEND	0397 01BA 00E6 03D1 022C 00EF 029A 02FE 03EA 02FE 03EA 01DB 01E8 03C7 0C4E 0000 028F 0C1E	BYTE COMNT CTLX DISP DSPLY FLAGS GET1 HEXC INITL KI1 MMOD NAM NXNYB RADR RLEN RTN SCND2	03D6 035F 0018 0134 007F 0187 029C 03AA FFEA 006E 0198 02EC 03AE 0267 0C66 0200 0C48 0C48	CLEAR COMP CTLZ DISP1 ERROR FLDSY GETD HEXO IOPUT KSR MMOD1 NAMØ POLY RB RNAME RTYPE SCND3	0392 031E 001A 0148 0370 017C 036C 03DF 0260 010D 01A8 02DB 02BA 007F 0C5C 0C6C
SCRH2 SETR SRA4 START TABBE TIME	0C49 027C 0C16 0217 039C 0040	SCRH3 SETUP SRA5 STOP TANI TIME2	0C4D 02AD 0C18 0375 0C04 0047	SCRHM SRA1 SRA7 STORE TAPE TIMER	0C1F 0C10 0C1C 0253 0214 0C00	SCRL SRA2 SS SVW TBUFF USRTI	0089 0C12 0038 023A 0C08 0078	SETI SRA3 STACK TAB TI USRTS	02B1 0C14 1000 0009 02A5 0054
VCB2 VI5 WARM WH4 WH9	0C48 0010 0121 0C30 9C44	VCB3 VI6 WHØ WH5 WINDO	0C4C 0008 0C20 0C34 0C50	VI2 VT WH1 WH6 WIPE	0028 000B 0C24 0C38 00D5	VI3 VTR WH2 WH7 X	0020 00F9 0C28 0C3C 0259	VI4 WAKEU WH3 WH8	0018 0C1A 0C2C 0C40
SYMBOL	S SORTH	ED BY V	ALUE						
RESET CR VI3 TIME2 KI1 SCRL CRR KSR MSG COMD TAPE ADDIT SETR SETUP NAM4	0000 0000 0020 0047 006E 0089 0026 0100 0160 018A 0214 0214 023E 027C 02AD 02DB	VI6 VI5 VI2 USRTS USRTI CLINE FFR SAVE FLDSY LOOKU START IND RTAB SET1 NAM	0008 0010 0028 0054 0078 00D0 00EF 0117 017C 0117 017C 01DB 0217 0249 028F 028F 0281 02EC	TAB CTLX CLOCK IOPUT DSPLY WIPE FF1 WARM FLAGS MTBL DOUBL STORE GET POLY HEAD	0009 0018 0030 0060 007F 00D5 00F2 0121 0187 0128 022C 0253 029A 02BA 02F3	VT VI4 SS IORET RB CURP VTR DISP MMOD RST1 LOD X GET1 BITE HEAD6	000B 0018 0038 0064 007F 00DC 00F9 0134 0198 0200 0237 0259 0259 029C 02C7 02F7	FF CTLZ TIME KI NORM RBR MOVE DISP1 MMOD1 RTN SVW G TI NAMER HEAD7	000C 001A 0040 006A 00E4 0100 0148 0148 0148 0200 023A 026C 02A5 02CF 02FF

			-	- Nor		,			
COMP	Ø31E	DNAME	0342	DNAM2	0347	COMNT	Ø35F	GETD	Ø36C
ERROR	0370	STOP	0375	HEXO8	Ø37F	D2	0381	CROUT	Ø38D
CLEAR	0392	BLK	0397	TABBE	039C	LCFLD	Ø3A1	HEXC	Ø3AA
NXNYB	Ø3AE	NXNB1	Ø3C7	DEOUT	Ø3D1	BYTE	Ø3D6	HEXO	Ø3DF
INITE	Ø3EA	TIMER	ØCØØ	TANI	ØCØ4	TBUFF	ØCØ8	RBUFF	ØCØA
KBUFF	ØCØC	POS	ØCØE	SRA1	ØC1Ø	SRA2	ØC12	SRA3 .	ØC14
SRA4	ØC16	SRA5	ØC18	WAKEU	ØClA	SRA7	ØC1C	SCEND	ØC1E
SCRHM	ØClF	WHØ	ØC20	WH1	ØC24	WH2	ØC28	WH3	ØC2C
WH4	ØC3Ø	WH5	ØC34	WH6	ØC38	WH7	ØC3C	WH8	ØC40
WH9	ØC44	SCND2	ØC48	VCB2	ØC48	SCRH2	ØC49	POS2	ØC4A
SCND3	ØC 4C	VCB3	ØC4C	SCRH3	ØC4D	POS 3	ØC4E	WINDO	ØC50
SAVPC	ØC52	FNAME	ØC54	RNAME	ØC5C	RRN	ØC64	RLEN	ØC66
RADR	ØC67	RTYPE	ØC69	STACK	1000	INITL	FFEA		ě,

THATS ALL, FOLKS!

PAGE 1

****** SMALL DUMPER FOR 4.0 ONBOARD RAM ******

SMD IS A SIMPLE ABSOLUTE DUMPER WHICH RUNS ENTIRELY WITHIN THE ONBOARD MONITOR RAM FROM C6AH TO D9CH. ITS STARTING ADDRESS IS C6A HEX. WHEN RUN, IT CLEARS THE SCREEN AND EXPECTS AN ENCODING SPECIFICATION AND FILENAME JUST AS THE 4.0 RESIDENT LOADER. AFTER THESE ARE INPUT, THE STARTING AND ENDING HEX ADDRESSES ARE INPUT AS SHOWN IN THE FOLLOWING EXAMPLE WHERE THE SMD IS USED TO COPY ITSELF:

(SCREEN CLEARED, CURSOR IN UPPER LEFT)

B SMD

•				
(THIS	LAST	IS	AN	ENDRECORD)
	(THIS	(THIS LAST	(THIS LAST IS	(THIS LAST IS AN

(SCREEN CLEARS AGAIN, READY FOR ANOTHER DUMP)

BEFORE DATA IS DUMPED, THE CASSETTE RECORDER SHOULD BE SETUP WITH THE PROPER PLUG IN THE MICROPHONE JACK. THE BYTE/BIPHASE CASSETTE CARD HAS TWO PLUGS FOR WRITING - ONE FOR BYTE AND ONE FOR BIPHASE. THE READ PLUG (LABELLED USUALLY "EAR" OR "SPKR") SHOULD NOT BE PLUGGED IN. SOME CASSETTES DO ODD THINGS WHEN BOTH THE MIC AND EXTERNAL SPKR JACKS ARE PLUGGED IN. ALSO MAKE SURE THAT ENOUGH TAPE RUNS BEFORE TYPING THE FINAL CARRIAGE RETURN ON THE END ADDRESS SPECIFICATION SO THAT NON-RECORDABLE LEADER GETS A CHANCE TO PASS BY BEFORE DUMPING STARTS.

THE ONBOARD DUMPER WAS HAND OPTIMIZED TO FIT INSIDE THE FREE SPACE ON SYSTEM RAM, BUT THE SYSTEM STACK ALSO RESIDES THERE. THIS MEANS THAT THE STACK MAY OVERRUN THE DUMPER, ERASING PART OF IT. IF THE DUMPER HAS BEEN IN RAM WHILE BASIC HAS BEEN RUN , FOR EXAMPLE, THE STACK HAS PROBABLY SQUASHED IT AT SOME TIME. IF THERE IS DOUBT, CHECK THE BYTE AT D99H. IT SHOULD BE A C9 (RETURN INSTRUCTION). IF IT IS NOT, OR YOU JUST WANT TO MAKE SURE, RELOAD THE DUMPER JUST BEFORE USING IT.

WHEN THE DUMPER IS DUMPING, EACH RECORD WILL BE DISPLAYED AS A HEX NUMBER ON THE SCREEN. THE HEX NUMBER REPRESENTS 12/30/76 SMALL DUMPER DOCUMENTATION PAGE 2

THE ADDRESS OF THE DATA BEING DUMPED ON EACH RECORD. THAT ADDRESS IS PUT ON THE HEADER OF THE RECORD SO THE 4.0 RESIDENT LOADER WILL KNOW WHERE TO PUT IT WHEN IT IS READ BACK IN.

THE LAST RECORD IS AN "END" TYPE RECORD. IT IS PUT ON AUTOMATICALLY. IT WILL DISPLAY AS A RECORD WITH DUMP ADDRESS EQUAL TO THE ADDRESS OF THE RECORD BEFORE IT. OPTIMIZATION OF THE DUMPER'S CODE REQUIRES SOME STRANGENESSES SUCH AS THIS, BUT IN ANY CASE, THE LAST RECORD (DUMP FINISHED) WILL BE SIGNALLED BY THE SCREEN CLEARING. THIS PUTS THE DUMPER BACK IN ITS INITIAL MODE, JUST AS IF IT HAD BEEN RESTARTED AT C6AH. MORE DATA MAY BE DUMPED IF DESIRED. 12/29/76 8-:00 PM SMALL DUMPER FOR 4.0 - ONBOARD RAM SMD4.0 PAGE 1

ï

;

: ******* ONBOARD DUMPER FOR 4.0 *******

; THIS IS A POLYFORMAT DUMPER FOR ABSOLUTE ;DATA WHICH RUNS FROM C6A TO D9F (OR SO), START ADDRESS ;C6AH. WHEN RUN, IT ACTS LIKE 4.0 MONITOR TAPE LOAD IN ;THE WAY IT ACCEPTS ENCODING SPECIFICATION (B OR P) AND ;FILE NAME. THEN IT EXPECTS TWO HEX NUMBERS FOR ;START AND END DUMP ADDRESSES. EACH RECORD DUMPED SHOWS ;ADDRESS USED IN HEX ON SCREEN. WHEN DONE, IT PUTS OUT ;AN "END" TYPE RECORD AND CLEARS SCREEN, READY. ;FOR ANOTHER DUMP.

;ORIGINAL 2.2 DUMPER SYSTEM WRITTEN BY DAVID FAIMAN ;REWRITTEN,DOCUMENTED AND CONVERTED TO ONBOARD FOR 4.0 ;BY R.L.DERAN

		;			
ØC 2 Ø		WHØ	EQU	ØC2ØH	
ØC24		WH1	EQU	ØC24H	
ØC16		SRA4	EQU	ØC16H	
Ø2AD		SETUP	EQU	Ø2ADH	•
ØЗАА		HEXC	EQU	ØJAAH	
Ø3D1		DEOUT	EQU	Ø3D1H	
ØC 5A			ORG	ØC5CH-2	
ØC 5A		LENGTH:	DS	2	
ØC5C		WNAME:	DS	8	
ØC64		WRN:	DS	2	
ØC66		WLEN:	DS	1	
ØC67		WADR:	DS	2	
ØC 6 9		WTYPE:	DS	1	
ØC6A	2145ØD	START:	LXI	H,TISR	
ØC6D	2216ØC		SHLD	SRA4	
ØC7Ø	3EØC	STAR2:	MVI	A,ØCH	;FORM FEED
ØC72	CD240C		CALL	WH1	;CLEAR SCREEN
ØC75	CD200C		CALL	WHØ	
ØC78	CD240C		CALL	WH1	
ØC7B	FE42		CPI	'B'	
UC7D	CA920C		JZ	BITE	•
0080	FE50		CPI	'P'	
0082	C2700C		JNZ	STAR2	
0085	CDAD02	POLY:	CALL	SETUP	
0088	20		DB	005H	
0009	AA		DB	ØAAH	
ACOR	40		DB	040H	
0C0B	DC FC		DB	ØØCH	
acen	LO		DB	ØEOH	
AC 8E	20		פט	0 2 0 0	
0COL	C3930C		סע	NAMED	
acas	CDADQ2	BITE.	CALL	NAMER	
ac 95	Q6		DB	006H	
0096	22		DB BB	ОРОН	
5070	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			UGGH	

12/29/76 8-:00 PM SMALL DUMPER FOR 4.0 - ONBOARD RAM SMD4.0 PAGE 2

	ØC 97	40	DE	3 Ø	40H	
	ØC98	CE	: -	DB	ØCEH	
	ØC 99	00		DB	000H	
	· · · · .		;			
			• ; • • • • • • • • • • • •	NAMEING	ROUTINE	
			7		the spectrum of the spectrum o	
	ØC9A	210000	NAMER:	LXI	Η,0	
	ØC9D	2264ØC		SHLD	WRN	n an
	ØCAØ	ØEØ8	•	MVI	C,8 ;B	LANK NAME FIELD
	ØCA2	21630C		LXI	H,WNAME+7	and the second
	ØCA5	3620	NAM:	MVI	M,020H	na Secondaria da Caracteria de Caracteria de Caracteria de Caracteria de Caracteria de Caracteria de Caracteria Como de Caracteria de Caracteria Como de Caracteria de Cara
	ØCA7	2B		DCX	H ;B	ACKUP H TO WNAME
	ØCA8	8D		DCR	c	
	ØCA9	C2A50C		JN2	NAM	(1) Marca Marca Marca San Cara and Anna Anna Anna Anna Anna Anna Anna
	ACAC	23		TNX	H	
	acan	afas		MVT	Č.8	
	OCAP	CD180D		CALL	CRLF	- Martin - -
	aca2	CD200C	NAMØ .	CALL	WHØ	
	ACDE	CD240C	11/1/1/ •	CALL	WH1	
	DCDJ DCDJ			CPI	аа лн •С	2 2
	UCD0	r GUU		77		
	OC BA	CACSEC		NOV	M A	
	0CBD	11		TNY	u	
	AC BE	23		INA		
	OCBF	00		DCR	NAMA	
	NCCN	C2B20C	D.11100-	JNZ	NAMO	
	0003	AF	DOMPC:	ARA	A	
	VCC4	326900		STA	WTIPE	
	ØCC7	CD180D		CALL	CRLF	
	ØCCA	CDAA03	SIZE:	CALL	HEXC	
	ØCCD	2267ØC		SHLD	WADR	$X_{\mathbf{x}} \sim 1$
	ØCDØ	78		MOV	А,В	
	ØCD1	CD24ØC		CALL	WHI	
	ØCD4	EB		XCHG	· · · · · · · · · · · · · · · · · · ·	
	ØCD5	CDAAØ3		CALL	HEXC	and Andreas - Carlos
	ØCD8	CD180D		CALL	CRLF	Nak wet en
	ØCDB	70		MOV	A,L	
	ØCDC	93		SUB	E	le de la constance de la const La constance de la constance de
	ØCDD	6 F		MOV	L,A	
	ØCDE	7C		MOV	A, H	
	ØCDF	9A		SBB	D	
	9CEØ	67		MOV	H,A	
	ØCE1	225AØC		SHLD	LENGTH	
	ØCE4	CDF6ØC		CALL	DUMPR	
	ØCE7	3EØ2	ENDC:	MVI	A,2	n an
	ØCE9	3269ØC		STA	WTYPE	
	ØCEC	3D		DCR	Α	
	ØCED	3266ØC		STA	WLEN	
	ØCFØ	CD540D		CALL	DUMP	
	ØCF3	C36AØC		JMP	START	n an
			;			
			;	DUMP DA	TA RECORDS	
÷.	ØCF6	215BØC	DUMPR:	LXI	Ĥ, LENGTH+1	
- 4- 	ØCF9	7E		MOV	A,M	
	ØCFA	B7		ORA	Α	
	ØCEB	CALOOD	1. 1.	JZ	OVER	
2	ØCFF	35		DCR	M	na an an Anna an Anna Anna Anna Anna Ann

i de S 12/29/76 8-:00 PM SMALL DUMPER FOR 4.0 - ONBOARD RAM

SMD4.Ø PAGE 3

	0CFF 0D00 0D03 0D06 0D09 0D00 0D00 0D10 0D11 0D12 0D12	AF 32660C CD540D 2A670C 24 22670C C3F60C 2B 7E 32660C C3540D	OVER:	XRA A STA CALL LHLD INR SHLD JMP DCX MOV STA JMP	WLEN DUMP WADR H WADR DUMPR H A,M WLEN DUMP			
	ØD18 ØD1A ØD1D	3EØD CD24ØC C9	; CRLF:	MVI Call Ret	A,ØDH WH1			
	•		;	ROUTINE	TO OUTPO	JT A RECORD	• • •	
	ØD1E ØD2Ø ØD21 ØD22 ØD23	0600 4F 7E 23 F5	PUT: PUT0:	MVI MOV MOV INX PUSH	B,Ø C,A A,M H PSW	;CLEAR CHEC ; PUT LENGTI	CKSUM H OF RECORD	INC
	0D24 0D25 0D26 0D27 0D2A 0D2A	80 47 F1 CD340D 0D C2210D		ADD MOV POP CALL DCR JNZ	В В,А PSW TO C PUTØ			
	ØD2E ØD2F ØD3Ø ØD31	78 2F 3C C3340D	;	MCV CMA INR JMP	A,B A TO	* 		
			;;	TAPE OU	TPUT ROUI	TIME		
 	0C08 0D34 0D35 0D38 0D38 0D38 0D38 0D38 0D38 0D38 0D38	E5 21080C F5 7E B7 C2390D 23 F1 77 2B 34 E1 C9	TBUFF TO: TO1:	EQU PUSH LXI PUSH MOV ORA JNZ INX POP MOV DCX INR POP RET	ØCØ8H H H,TBUFF PSW A,M A TO1 H PSW M,A H M			
			; ; ; ; ; ;	TISR IS RE-TRANS BEEN REI DOES NOT THAT THI THAN THI	A SIMPLE SMIT THE PLACED BY CHECK T PROGRAM USART A	USART READ CHARACTER I THE WORMHO HE FLAG, BE CALLING TH ND SO IT AL	ER WHICH W N TBUFF IF DLE ROUTINE CAUSE IT AS E WORMHOLE WAYS HAS A	ILL IT HAS NOT IT SSUMES IS FASTER VALID

12/29/76 8-:00 PM SMALL DUMPER FOR 4.0 - ONBOARD RAM SMD4.0 PAGE 4

ØD45	AF	C	HARACTER	FOR US	TO TAKE.
ØD45	AF	<i>i</i> .	and the stand of the	and the second	
0040	AC		YDA	λ.	
ADAG	22000C	TIPK:	ARA CMA	A	
0040	320000		JIA TDX	TOUEF	
ADAC	JAUJUC		OUT	A	
GD4C	5300 F1	TOPET.	POP	и Ц	
ADAF		IONEI.	POP	D.	
0041 0050	C1		POP	R'	
an51	FI		POP	DCW	
9D52	FR		ET	101	
0D52	69		RET		
	이 가족하는 것	antina (nordanita). Antina (nordanita)	DUMP PU	TS OUT ON	NE COMPLETE RECORD.
		:	IT TURNS	S ON USAR	AND MOTORS, WAITS A WHILE
		:	FOR AN	IRG. PUTS	OUT 64 SYNCH CHARACTERS.
		:	DUMPS A	RECORD	CCORDING TO THE WRITE CONTROL
		;	BLOCK	AT WNAME	(IT ALSO PUTS THE WCB
		;	ON THE	RECORD AS	HEADER). INCREMENTS THE RECORD
		:	NUMBER.	STOPS US	ART AND MOTORS. AND RETURNS.
	•	;	•		n na haran an a
ØD54	3E21	DUMP:	MVI	A.021H	
ØD56	D3Ø1		OUT	1	
ØD58	2A67ØC	-	LHLD	WADR	
ØD5B	EB		XCHG		
ØD5C	CDD1Ø3	•	CALL	DEOUT	; DISPLAY THE ADDRESS WE'RE DUMPI
ØD5F	CD18ØD		CALL	CRLF	
ØD62	21FF8F		LXI	H,Ø8FFFE	
ØD65	2B	DELAY:	DCX	H	
ØD66	7C		MOV	A,H	
ØD67	B7		ORA	A	
ØD68	C2650D		JNZ	DELAY	
ØD6B	ØE4Ø		MVI	C,64	
ØD6D	3EE6		MVI	A,0E6H	;SYNC CHARACTER
ØD6F	CD340D	DUMPØ:	CALL	TO	
ØD72	ØD		DCR	C	
ØD73	C26FØD		JNZ	DUMPØ	
ØD76	3EØ1		MVI	A,001H	;START OF HEADER
81Q8	CD340D		CALL	ТО	
					DIEL DECODEC
		•	DUMP HEA	ADER AND	DATA RECORDS
פרחמ	2545		MITT		LENCHU OF HENDER DECORD
	215000		MVI TVT	H WNAME	;LENGTH OF HEADER RECORD
anga			CALL	H,WNAME	
2000	3A660C			PUI WIEN	
1005	226700			WIEN	
3D00	CDIFØD		CALL	DUT	
808C			TYT	PUL U WDN	
AD8F	34		TNR	M	
8098	AF	OFF	XRA	Δ	
190	CD340D		CALL	то	THESE PUSH OUT LAST BYTES FROM
2D94	CD340D		CALL	TO	THE USART AND WH BUFFER PIPELIN
2D97	CD340D		CALL	TO	TURN OFF MOTOR AND TRANSMITTER
D9A	D3Ø1		OUT	$\mathbf{I}^{\mathbf{I}}$	
D9C	C9		RET	고환성 관계	
0000			END		
	ØD558BCF256678 ØD555256678 ØDD666678 ØDD778 ØDD778 ØDD88369 ØDD88369 ØDD914 ØDD914 ØD914 ØD9914 ØD9914 ØD9914 ØD990 ØD990	ØD54 3E21 ØD56 D301 ØD58 2A67ØC ØD58 EB ØD5C CDD1Ø3 ØD5F CD18ØD ØD62 21FF8F ØD65 2B ØD66 7C ØD65 2B ØD66 7C ØD67 B7 ØD68 C265ØD ØD69 3E26 ØD72 ØD ØD73 C26FØD ØD76 3EØ1 ØD78 CD34ØD ØD78 SEØE ØD78 SEØE ØD78 SEØE ØD78 SEØE ØD70 215CØC ØD86 2A67ØC ØD86 2A67ØC ØD86 2A67ØC ØD86 <	ØD54 3E21 DUMP: ØD56 D3Ø1 ØD58 2A67ØC ØD58 EB ØD5C CDD1Ø3 ØD5F CD18ØD ØD62 21FF8F ØD65 2B DELAY: ØD66 7C ØD67 B7 ØD68 C265ØD ØD6B ØE4Ø ØD6D 3EE6 ØD6F CD34ØD DUMPØ: ØD72 ØD ØD73 C26FØD ØD76 3EØ1 ØD78 CD34ØD ; ; ØD78 3A66ØC ØD80 CD1EØD ØD83 3A66ØC ØD86 2A67ØC ØD89 CD1EØD ØD85 2164ØC ØD8F 34 ØD90 AF OFF: ØD91 CD34ØD ØD94 CD340D 3D94 CJ340D 3D94 CJ340D	; DUMP PU' ; IT TURN: ; FOR AN ; DUMPS A ; DUMPS A ; DUMPS A ; ON THE I ; NUMBER, ; ØD54 3E21 DUMP: MVI ØD56 D301 OUT ØD58 2A670C LHLD ØD58 EB XCHG ØD55 CDD103 CALL ØD55 CD180D CALL ØD65 2B DELAY: DCX ØD65 2B DELAY: DCX ØD66 7C MOV ØD67 B7 ORA ØD68 C2650D JNZ ØD68 62650D JNZ ØD68 62650D JNZ ØD68 C2650D DUMP0: CALL ØD67 B7 ORA ØD67 B7 ORA ØD67 3E01 MVI ØD73 C26F0D JNZ ØD76 3E01 MVI ØD78 SE0E MVI ØD78 3A660C LALL ; DUMP HEA ; ØD78 3E0E MVI ØD78 3A660C LALL ØD89 CD1E0D CALL ØD86 2A670C LHLD ØD87 34 NVI ØD86 CALL ØD87 34 ØD90 AF OFF: XRA ØD90 AF OFF: XRA ØD91 CD340D CALL ØD94 CD340D CALL OUT	; DUMP PUTS OUT ON ; IT TURNS ON USAN ; FOR AN IRG, PUTS ; DUMPS A RECORD A ; BLOCK AT WNAME ; ON THE RECORD AS ; NUMBER, STOPS US ; ØD54 3E21 DUMP: MVI A, Ø21H ØD56 D3Ø1 OUT 1 ØD58 2A670C LHLD WADR ØD58 EB XCHG ØD5C CDD18ØD CALL DEOUT ØD5F CD18ØD CALL CRLF ØD65 2B DELAY: DCX H ØD66 7C MOV A, H ØD66 7C MOV A, H ØD66 7C MOV A, H ØD66 8C2650D JNZ DELAY ØD68 ØE40 MVI C, 64 ØD67 B7 ORA A ØD68 ØE40 MVI A, ØE6H ØD67 20D DCR C ØD73 C26FØD JNZ DUMPØ ØD76 3E01 MVI A, ØØ1H ØD78 CD34ØD CALL TO ; ØD78 3E0E MVI A, Ø02H ØD79 3E0E MVI A, Ø02H ØD79 3E0E MVI A, Ø02H ØD79 3E0E MVI A, Ø02H ØD79 3E0E MVI A, Ø02H ØD70 215CØC LXI H, WNAME ØD88 2A670C LHLD WADR ØD88 3A660C LDA WLEN ØD88 3A660C LDA WLEN ØD88 3460C LDA WLEN ØD88 34 ØD86 21640C XXI H, WRN ØD86 34 ØD90 AF OFF: XRA A ØD94 CD340D CALL TO 3D91 CD340D CALL TO 3D94 CD340D CALL TO 3D95 C9 RET

POLY 88, Vol. II and 4.0 MONITOR listing, Errata December 28, 1976 Page E-1

V. Page 67 of Volume II is out of order -- it should follow page 56 to make the text follow in a logical manner.

THE FOLLOWING MODIFICATION IS REQUIRED TO THE CPU BOARD FOR REVISIONS UP TO 0.3.

- 1. Cut trace from Port #1 pin 6 to Port #2 pin 6
- 2. Jumper Port #2 pin 6 to IC30 pin 5.

Note: Port #1 for printer cable only

Port #2 for cassette cable only

	NUM	BER:		
	105	252	•	
Pž	GE 2	OF		



•					
	9 P 000				
2					
			0		
	o 1) 1 1 1 1 1 0	.			
	6::::::::::::::::::::::::::::::::::::::				
	(· · · · · · · · · · · · · · · ·				
				•	
	aa e c		a a a a a a a a a a a a a a a a a a a		
	L <u></u>				
			en 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19		
				NUMBER: 105252	
			FA	.GE 4 OF	