# PHASE ENCODED FORMATTER MODEL F6X9 

 DIVISION
## FOREWORD

This manual provides operating and service instructions for Model F6X9 Phase Encoded Formatters manufactured by PERTEC Peripheral Equipment Division, Chatsworth, California.

The content includes a detailed description, specifications, and installation instructions. Also included is the definition of interface functions with regard to timing, levels, and interrelationships. Section VII contains photo parts lists and schematics.

PHASE ENCODED FORMATTER MODEL F6X9

# $\square \square \square \square \square$ PERIPHERAL EQUIPMENT 

9600 IRONDALE AVE., CHATSWORTH, CALIF. 91311 PHONE (213) 882-0030 TWX (910) 494-2093

## FOREWORD

This manual provides operating and service instructions for Model F6X9 Phase Encoded Formatters manufactured by PERTEC Peripheral Equipment Division, Chatsworth, California.

The content includes a detailed description, specifications, and installation instructions. Also included is the definition of interface functions with regard to timing, levels, and interrelationships. Section VII contains photo parts lists and schematics.

## SERVICE AND WARRANTY

This PERTEC product has been rigorously checked out by capable quality control personnel. The design has been engineered with a precise simplicity which should assure a new level of reliability. Ease of maintenance has been taken into consideration during the design phase with the result that all components (other than mechanical components) have been selected wherever possible from manufacturer's off-the-shelf stock. Should a component fail, it may be readily replaced from PERTEC or your local supplier. The unit has been designed for plug-in replacement of circuit boards or major components which will ensure a minimum of equipment down time.

PERTEC warrants products of its manufacture to be free from defect in design, workmanship, and material under normal use and service for a period twelve (12) months, or in the case of flexible disk products 120 days, after the date of shipment. PERTEC agrees to repair or replace at its authorized repair center, without charge, all defective parts in systems which are returned for inspection to said center within the applicable warranty period; provided such inspection discloses that the defects are as specified above, and provided further the equipment has not been altered or repaired other than with authorization from PERTEC and by its approved procedures, not been subjected to misuse, improper maintenance, negligence or accident, damaged by excessive current or otherwise had its serial number or any part thereof altered, defaced or removed. All defective items released hereunder shall become the property of seller. THIS WARRANTY IS IN LIEU OF, AND BUYER WAIVES, ALL OTHER WARRANTIES, EXPRESSED OR IMIPLIED, INCLUUDING THOSE OF MERCHANTABILITY OR FITNESS FOR PURPOSE.

Please read the instruction manual thoroughly as to installation, operation, maintenance, and component reference list. Should you require additional assistance in servicing this equipment, please contact the following conveniently located regional service centers our trained service staff will be pleased to assist you.

## WESTERN REGION

PERTEC Service Center 17835 Ventura Blvd, Encino, California 91316
Phone (213) 996-1333
TWX (910) 493-2075
CENTRAL REGION
PERTEC Service Center
6300 North River Road
O'Hare International Transportation Center
Rosemont, Illinois 60018
Phone (312) 696-2460
TWX (910) 253-5918

## EASTERN REGION

PERTEC Service Center
235 Bear Hill Road
Waltham, Massachusetts 02154
Phone (617) 890-6230
TWX (710) 324-1154
EUROPEAN REGION
PERTEC Service Center
PERTEC International
10 Portman Road
Reading, Berkshire RG3 1DU, England
Phone Reading (734) 582-115
TWX (851) 847-101

## AUTHCRIZED REPAIR CENTER

PERTEC Repair Center
9600 Irondale Avenue
Chatsworth, California 91311
Phone (213) 882-0030
TWX (910) 494-2093

## PROPRIETARY NOTICE

Information contained in this manual is disclosed in confidence and may not be duplicated in full or in part by any person without prior written approval of PERTEC Corporation. Its sole purpose is to provide the user with adequately detailed documentation so as to efficiently install, operate, maintain and order spare parts for the equipment supplied. The use of this document for all other purposes is specifically prohibited.
Section Page
I GENERAL DESCRIPTION AND SPECIFICATIONS
1.1 Introduction ..... 1-1
1.2 Purpose of Equipment ..... 1-1
1.3 Physical Description of Equipment ..... 1-2
1.4 Functional Description of Equipment ..... 1-2
1.5 Model Differences ..... 1-4
1.6 Mechanical and Electrical Specifications ..... 1-6
1.7 Interface Specifications ..... 1-6
II INSTALLATION
2.1 Introduction ..... 2-1
2.2 Uncrating the Formatter ..... 2-1
2.3 Power Connections ..... 2-3
2.4 Rack Mounting the Formatter ..... 2-3
2.5 Interface Connections ..... 2-5
III OPERATION
3.1 Introduction ..... 3-1
3.2 Controls and Indicators ..... 3-1
3.2.1 Power ..... 3-1
3.3 Basic Operation ..... 3-2
3.3.1 Preamble ..... 3-3
3.3.2 Data ..... 3-3
3.3.3 Postamble ..... 3-4
3.3.4 Identification Burst ..... 3-4
3.3.5 File Mark ..... 3-5
3.3.6 Gaps ..... 3-5
3.3.7 Parity ..... 3-6
3.3.8 Dropout and Error Correction ..... 3-6
3.3.9 Options ..... 3-6
3.4 Formatter Interfacing ..... 3-7
3.5 Interface Inputs (Controller to Formatter) ..... 3-7
3.5.1 Formatter Address (FAD) ..... 3-7
3.5.2 Transport Address (TAD0, TADI) ..... 3-8
3.5.3 Initiate Command (GO) ..... 3-8
3.5.4 Command Lines ..... 3-8
3.5.4.1 Rev/Fwd ..... 3-9
3.5.4.2 Wrt/Read ..... 3-9
3.5.4.3 WFM ..... 3-9
3.5.4.4 Edit ..... 3-9
3.5.4.5 Erase ..... 3-9
3.5.4.6 THR 1 ..... 3-10

## TABLE OF CONTENTS (continued)

Section
Page

III (continued)
3.5.4.7 THR2 ..... 3-10
3.5.4.8 REW ..... 3-10
3.5.4.9 OFL ..... 3-10
3.5.4.10 LWD ..... 3-11
3.5.4.11 FEN ..... 3-11
3.5.4.12 W0 - W7, WP ..... 3-11
3.6 Interface Outputs (Formatter to Controller) ..... 3-12
3.6.1 FBY (Formatter Busy). ..... 3-12
3.6.2 DBY (Data Busy) ..... 3-12
3.6.3 IDENT (Identification) ..... 3-12
3.6.4 HER (Hard Error) ..... 3-13
3.6.5 CER (Corrected Error) ..... 3-13
3.6.6 FMK (File Mark) ..... 3-13
3.6.7 Transport Status and Configuration ..... 3-14
3.6.8 WSTR (Write Strobe) ..... 3-14
3.6.9 RSTR (Read Strobe) ..... 3-14
3.6.10 RP, R0 - R 7 (Read Data Lines) ..... 3-14
3.7 Interface Outputs (Formatter to Transport) ..... 3-15
3.7.1 SLT0-SLT3 (Transport Select Lines). ..... 3-15
3.7.2 SFC (Synchronous Forward Command). ..... 3-15
3.7.3 SRC (Synchronous Reverse Command) ..... 3-15
3.7.4 RWC (Rewind Command) ..... 3-16
3.7.5 OFC (Off-Line Command) ..... 3-16
3.7.6 SWS (Set Write Status). ..... 3-16
3.7.7 OVW (Overwrite) ..... 3-16
3.7.8 RTH1 (Read Threshold 1). ..... 3-17
3.7.9 RTH2 (Read Threshold 2). ..... 3-17
3.7.10 WARS (Write Amplifier Reset) ..... 3-17
3.7.11 WDS (Write Data Strobe) ..... 3-17
3.7.12 WDP, WD0 - WD7 (Write Data) ..... 3-18
3. 8 Interface Inputs (Transport to Formatter). ..... 3-18
3.8.1 RDY (Ready) ..... 3-18
3.8.2 ONL (On-Line) ..... 3-18
3.8.3 RWD (Rewinding) ..... 3-19
3.8.4 FPT (File Protect) ..... 3-19
3.8.5 LDP (Load Point) ..... 3-19
3.8.6 EOT (End of Tape) ..... 3-19
3.8.7 NRZ/PE (Transport Format) ..... 3-19
3.8.8 SINGLE (Head Configuration) ..... 3-19
3.8.9 SPEED (Tape Speed) ..... 3-20
3.8.10 RDP, RD0 - RD7 (Read Data Lines) ..... 3-20

TABLE OF CONTENTS (continued)
Section Page
IV THEORY OF OPERATION
4.1 Introduction ..... 4-1
4.2 Organization of the Formatter ..... 4-1
4.3 Functional Discussion ..... 4-3
4.3.1 Power Supply ..... 4-3
4.3.2 PE Formatter PCBAs ..... 4-5
4.3.3 Write/Control PCBA ..... 4-8
4.3.3.1 Control Logic ..... 4-8
4.3.3.2 Command Separation ..... 4-10
4.3.3.3 Write Data and Control Logic ..... 4-11
4.3.3.4 Write (Norm), Write (Edit) ..... 4-11
4.3.3.5 Writing from BOT ..... 4-14
4.3.3.6 Write File Mark ..... 4-14
4.3.3.7 Erase (Variable Length) ..... 4-15
4.3.3.8 Erase (Fixed Length) ..... 4-15
4.3.4 Read Recovery PCBA ..... 4-15
4.3.4. 4.3.4.1 Tracking Oscillator ..... 4-17
4.3.4.2 Read Data Channel Logic ..... 4-17
4.3.4.3 Read Logic Control ..... 4-19
4.3.4.4 Sequence and Timing ..... 4-20
4.3.4.5 Error Detection ..... 4-20
4.3.4.6 File Mark Detection ..... 4-21
4.3.4.7 Ident Detection. ..... 4-21
4.3.4.8 Read Waveforms ..... 4-21
V DETAILED ELECTRICAL AND LOGIC DESCRIPTION
5.l Introduction ..... 5-1
5.l.1 Internal Formatter Signals ..... 5-1
5.1.2 Interface Signals ..... 5-2
5.1.3 Logic Elements and Symbols ..... 5-2
5.2 Power Supply Assembly ..... 5-4
5.2.1 Power Supply PCBA ..... 5-5
5.2.1.1 +5v Regulator ..... 5-5
5.2.1.2 Overcurrent Protection ..... 5-5
5.2.1.3 Overvoltage Protection ..... 5-6
5.2.1.4 Logic Enable (PSEN) ..... 5-7
5.3 Fixed Oscillator ..... 5-7
5.4 Tracking Oscillator ..... 5-10
5.5 PE Write/Control PCBA ..... 5-14
5.5.1 Formatter and Transport Address Selection, Circuit Description ..... 5-17

## TABLE OF CONTENTS (continued)

Section Page
V (continued)
5.5.2 Transport Status and Configuration Lines, Circuit Description. ..... 5-18
5.5.3 Reset (RST). ..... 5-18
5.5.4 Clock Logic ..... 5-19
5.5.5 Formatter Commands ..... 5-21
5.5.5.1 Delay Logic ..... 5-22
5.5.6 Command Execution, Circuit Description. ..... 5-25
5.5.6.1 Control Waveforms ..... 5-27
5.5.6.2 On-the-Fly Operation ..... 5-28
5.5.6.3 Identification Timing. ..... 5-29
5.5.7 Write Control Logic, Circuit Description. ..... 5-32
5.5.8 Write Data Logic, Circuit Description ..... 5-38
5.6 PE Read Recovery PCBA ..... 5-40
5.6.1 Read Data Input ..... 5-43
5.6.2 Data Channel Logic, Circuit Description ..... 5-45
5.6.2.1 Data Decoding ..... 5-45
5.6.2.2 Envelope and Dropout Detection ..... 5-49
5.6.2.3 False Preamble/Postamble Check ..... 5-49
5.6.2.4 Synchronization Detection ..... 5-51
5.6.2.5 Data Buffering ..... 5-51
5.6.2.6 Character Detection ..... 5-54
5.6.2.7 Buffer Overflow ..... 5-54
5.6.2.8 Postamble Detection ..... 5-54
5.6.2.9 Buffer Operation ..... 5-55
5.6.2.10 Data Output ..... 5-56
5.6.2.11 Error Correction ..... 5-56
5.6.3 Single/Multiple Track Dropout Detection ..... 5-58
5.6.4 Control Logic ..... 5-59
5.6.4.1 Tracking Control Logic ..... 5-59
5.6.4.2 Clock Distribution ..... 5-61
5.6.4.3 Read Enable ..... 5-61
5.6.4.4 Sequence Control ..... 5-63
5.6.4.5 Data Control ..... 5-66
5.6.5 File Mark ..... 5-66
5.6.6 Identification Burst. ..... 5-68
5.6.7 Error Detection ..... 5-68
5.6.8 Error Correction ..... 5-70

## TABLE OF CONTENTS (continued)

Section Page
VI MAINTENANCE ADJUSTMENTS
6.1 Introduction ..... 6-1
6.2 Fuse Replacement ..... 6-1
6.3 Scheduled Maintenance ..... 6-1
6.4 Cleaning the Formatter ..... 6-1
6.5 Parts Replacement Adjustments ..... 6-2
6.6 Electrical Adjustments ..... 6-2
6.6.1 Adjustment Philosophy ..... 6-2
6.6.2 Power Supply PCBA ..... 6-3
6.6.2.1 Test Configuration ..... 6-3
6.6.2.2 Test Procedure ..... 6-3
6.6.2.3 Adjustment Procedure ..... 6-4
6.6.2.4 Related Adjustments ..... 6-4
6.6.3 Fixed Oscillator (Single Speed Formatter) ..... 6-4
6.6.3.1 Test Configuration ..... 6-5
6.6.3.2 Test Procedure ..... 6-5
6.6.3.3 Adjustment Procedure ..... 6-5
6.6.3.4 Related Adjustments ..... 6-6
6.6.4 Fixed Oscillator (Dual Speed Formatter) ..... 6-6
6.6.4.1 Test Configuration ..... 6-6
6.6.4.2 Test Procedure ..... 6-6
6.6.4.3 Adjustment Procedure ..... 6-7
6.6.4.4 Related Adjustments ..... 6-7
6.6.5 Tracking Oscillator (Single Speed Formatter) ..... 6-8
6.6.5.1 Test Configuration ..... 6-8
6.6.5.2 Test Procedure ..... 6-8
6.6.5.3 Adjustment Procedure ..... 6-9
6.6.5.4 Related Adjustments ..... 6-9
6.6.6 Tracking Oscillator (Dual Speed Formatter) ..... 6-9
6.6.6.1 Test Configuration ..... 6-9
6.6.6.2 Test Procedure ..... 6-10
6.6.6.3 Adjustment Procedure ..... 6-10
6.6.6.4 Related Adjustments ..... 6-11
VII SCHEMATICS AND PARTS LISTS
7.1 Introduction. ..... 7-1
7.2 Illustrated Parts Breakdown (IPB) ..... 7-1
7.3 Spare Parts ..... 7-1
7.4 Part Number Cross Reference ..... 7-1

## LIST OF ILLUSTRATIONS

Figure Page
1-1 Phase Encoded Formatter ..... 1-3
1-2 PE Formatter System Configuration ..... 1-5
1-3 Interface Configuration ..... 1-8
2-1 Transformer Primary Connections ..... 2-2
2-2 Rack Mounting the Transport ..... 2-4
3-1 9-Channel PE Tape Format ..... 3-3
4-1 Physical Relationship Between the Motherboard Connectors, Three Card Slots and Interface Cables ..... 4-2
4-2 Block Diagram of Power Supply Subassembly ..... 4-4
4-3 Organization of PE Formatter ..... 4-7
4-4 Write/Control Logic, Simplified Block Diagram ..... 4-9
4-5 Phase Encoded Write Operation ..... 4-12
4-6 Read Recovery PCBA, Simplified Block Diagram ..... 4-16
4-7 Read Data Channel Logic ..... 4-18
4-8 PE Read Operation Illustrating Error Correction for Last Two Data Bytes ..... 4-22
5-1 Logic Symbols 7400 and 7402 ..... 5-3
5-2 Logic Symbols 844, 7440, and 7416 ..... 5-3
5-3 Chassis Mounted Power Supply Components ..... 5-4
5-4 Switching Regulator Waveforms ..... 5-6
5-5 Fixed Oscillator Waveforms ..... 5-9
5-6 Tracking Oscillator Control Waveforms ..... 5-12
5-7 Operation of Tracking Oscillator ..... 5-13
5-8 PE Write/Control PCBA, Test Point and Connector Placement ..... 5-15
5-9 Clock Waveforms ..... 5-20
5-10 Command Initiation Waveforms ..... 5-22
5-11 Command Timing ..... 5-26
5-12 On-the-Fly Operation ..... 5-29
5-13 Identification Timing, Read and Write ..... 5-30
Figure Page
5-14 Write Sequence ..... 5-33
5-15 Write Data Encoding ..... 5-36
5-16 PE Read Recovery PCBA, Test Point and Connector Placement ..... 5-41
5-17 Read Input Signals ..... 5-44
5-18 Data Decoding Waveforms ..... 5-47
5-19 Envelope and Drop Waveforms ..... 5-50
5-20 Data Buffering ..... 5-53
5-21 Tracking Control Waveforms ..... 5-60
5-22 Control Signals to Data Channels ..... 5-62
5-23 Sequence Control ..... 5-65
5-24 Data Control ..... 5-67
5-25 File Mark Waveforms ..... 5-67
7-I Phase Encoded Formatter Photo Parts Index. ..... 7-2
7-2 Formatter Power Supply Photo Parts Index ..... 7-5
Table Page
1-1 Mechanical and Electrical Specifications ..... 1-7
2-1 Interface Connections, Formatter/Transport ..... 2-6
2-2 Interface Connections, Formatter/Controller ..... 2-7
3-1 Command Coding ..... 3-2
5-1 Formatter Delays ..... 5-23
7-1 Phase Encoded Formatter Photo Parts Index ..... 7-3
7-2 Formatter Power Supply Photo Parts Index ..... 7-5
7-3 Spare Parts List ..... 7-6
7-4 Part Number Cross Reference ..... 7-7

## SECTION I

GENERAL DESCRIPTION AND SPECIFICATIONS

### 1.1 INTRODUCTION

This section provides a physical description, functional description, and specifications for the F609, F619, F629, and F649 Phase Encoded Formatters manufactured by PERTEC Peripheral Equipment Division, Chatsworth, California.

### 1.2 PURPOSE OF EQUIPMENT

The Phase Encoded (PE) Formatter enables the generation and reading of PE ANSI and IBM compatible magnetic tapes when used in conjunction with PERTEC PE Tape Transports, Model Series 5000, 6000, 7000, and 8000. Data encoding, decoding, deskewing, error correction, and tape motion control are provided by the formatter.

Individual selection and operation with up to four "daisy-chained" PERTEC transports is provided. Normally, all transports attached to a formatter must be of the same speed but can be a mixture of read/write (single stack head) or read-after-write (dual stack head).

A dual speed option is also available which allows the formatter to operate with transports having two different tape speeds; this option should be specified at the time of order.

The formatter is capable of handling tape speeds in the range of 6.25 75.0 inches per second (ips).

The formatter is provided with a selection capability which facilitates connection of 2 formatters to a single controller. In this configuration
one PE and one NRZI formatter may be employed; this provides the capability of mixing PE and NRZI transports. Refer to Dual Formatter Specification PERTEC 102090 for operation in this mode.

The formatter operates directly from $100-250 \mathrm{v}$ ac, single phase, $48-400 \mathrm{~Hz}$ power. A tapper power transformer facilitates selection of the proper voltage.

### 1.3 PHYSICAL DESCRIPTION OF EQUIPMENT

Two views of the PE Formatter are shown in Figure l-l. The complete assembly is designed to be slide-mounted in a standard 19-inch EIA rack.

The formatter can be withdrawn from the rack to within three-quarters of its depth to facilitate servicing. The power supply and printed circuit boards are protected by a perforated panel which can be removed while the unit is extended. This provides access to the printed circuit boards from the top. A swing-down front panel (with cutouts to clear the power switch) provides access from the front.

A single operational control, the power switch, is located at the front of the power supply. Power is supplied through a 4 -foot strain-relieved cord with a standard 3-pin plug. Interface signals are routed through printed circuit connectors that plug directly into the printed circuit boards.
1.4 FUNC TIONAL DESCRIPTION

The formatter contains all logic and functions associated with the reading and writing of IBM and ANSI compatible 1600 cpi magnetic tapes.

All logic for the generation of preamble, postamble, phase encoded data, and file mark patterns for recording onto magnetic tape is included in the formatter. Also, logic for the complete recovery of read data, including


Figure 1-1. PE Formatter
data decoding, buffering, error and file mark detection, and error correction logic is included.

The formatter includes the following additional features.
(1) All timing necessary for the generation of IBM compatible IBGs and for correct head positioning between records.
(2) Compatibility with transports having either single or dual stack heads.
(3) Automatic recording of a phase mode identification burst prior to recording the first record on a tape.
(4) Automatic testing for the phase mode identification burst when reading the first record on a tape.
(5) Provision for fixed and variable length erase commands.
(6) Facility for generation of special commands for the editing of previously recorded tapes.

Two interfaces are provided, one to a controller and one to a tape transport. Two formatters (PE and NRZI in any combination) may be daisychained on the controller interface and up to four transports on the transport interface. This provides the capability to employ up to 8 transports (NRZI and/or PE) on a single controller. Figure 1-2 illustrates a typical system configuration.

### 1.5 MODELDIFFERENCES

This manual covers the description of Models F609, F619, F629, and F649. The basic differences between the models are as follows.
(1) Model F649 (Read-After-Write)

Model F629 (Read/Write)
These models are similar; the difference is that Model F649 is designed to operate with dual stack head transports,


Figure 1-2. PE Formatter System Configuration
and Model F629 is designed to operate with single stack head transports. Both models consist of three basic sections: control logic, write logic, and read logic.
(2) Model F619 (Read Only)

This model is used in Read Only applications and consists of two basic sections: control logic, and read logic.
(3) Model F609 (Write Only)

This model is used in Write Only applications and consists of two basic sections: control logic, and write logic.

The descriptions contained in this manual refer specifically to Models F649 and F629 and should be suitably interpreted when considering the other models.

### 1.6 MECHANICAL AND ELECTRICAL SPECIFICATIONS

The mechanical and electrical specifications for the formatter are shown in Table l-1.
1.7 INTERFACE SPECIFICATIONS

Levels: True $=$ Low $=0 v$ (approximately)
False $=$ High $=+3 \mathrm{v}$
Pulses: Levels as above. Minimum pulsewidth is 1 usec. Edge transmission delay over 20 feet of cable is not greater than 200 nsec .

The interface circuits are designed so that a disconnected wire results in a false signal.

Figure 1-3 illustrates the configuration for which the transmitters and receivers have been designed.

Table l-1
Mechanical and Electrical Specifications

| Recording Mode (ANSI, IBM compatible) | PE |
| :---: | :---: |
| Packing Density (cpi) | 1600 |
| Number of Channels | 9 (8 Data, 1 Parity) |
| Transport Tape Speed (ips) | 6.25 to 75 |
| Data Rate Variation (Tracking Oscillator) | $\pm 10 \%$ |
| Deskewing Buffer | Bits per Channel |
| Preamble | 41 Characters |
| Postamble | 41 Characters |
| ID Burst (1600 frpi) | Channel P |
| Tape Mark (3200 frpi) | Chamels P, 0, 2, 5, 6 and 7 |
| Interblock Gap (IBG) | 0.6 Inch (nominal) |
| Parity | Odd |
| Dimensions (inches) |  |
| Height | 3.5 |
| Width | 19.0 |
| Depth | 20.0 |
| Weight (pounds) | 25 (maximum) |
| Mounting - Standard 19-inch EIA Rack | - |
| Power |  |
| Volts (ac) | 100-250 |
| Watts (maximum) | 100 |
| Frequency ( Hz ) | 48-400 |
| Electronics | All Silicon |
| Operating Temperature ( ${ }^{\circ} \mathrm{C}$ ) | 2 to 50 |
| Non-operating Temperature ( ${ }^{\circ} \mathrm{C}$ ) | -45 to +71 |
| Altitude (feet) | 0 to 20,000 |
| Humidity (\%) | 10 to 95 |



Figure 1-3. Interface Configuration

# SECTION II <br> INSTALLATION 

## 2.1 <br> INTRODUCTION

This section contains a summary of interface lines, information for uncrating, as well as the procedure for electrically connecting the formatter.
2.2 UNCRATING THE FORMATTER

The formatter is shipped in a protective container built to minimize the possibility of damage during shipping. The shipping container conforms to the National Safe Transit Committee Pre-Shipment Test Procedure.

The following procedure is used to uncrate the formatter unit.
(1) Place the shipping container in the position indicated on the container.
(2) Open the container by cutting the tape along top joints of the container.
(3) Remove four 4- $\times 4-\times 4$-inch polyurethane corner blocks.
(4) Remove the entire plywood shipping brace by lifting vertically.
(5) Place the formatter (contained within the shipping brace) on a flat surface and remove four $1 / 4$-inch steel bolts.
(6) Remove top plywood brace.
(7) Lift the formatter from remaining plywood brace and place on a flat surface.
(8) Remove the formatter from plastic shipping bag.
(9) Remove cable and manual from shipping carton.

Check the contents of the shipping container against the packing slip and investigate for possible damage. Notify the carrier immediately if any damage is noted.

Access to the printed circuit boards is obtained by depressing the springloaded release button located on the right side of the formatter unit. The front panel, hinged at the bottom, will swing down to allow removal of the polyurethane foam pad placed inside the unit to prevent damage of the printed circuit boards during shipment.

Check the printed circuit boards and connectors for correct seating and installation.

Check that the identification label, located on the inside of the front panel, bears the correct model number and voltage requirement. If the actual line voltage at the installation site differs from that on the identification label, the power transformer taps should be changed as illustrated in Figure 2-1.


Figure 2-1. Transformer Primary Connections

### 2.3 POWER CONNECTIONS

A fixed, strain-relieved power cord is supplied for plugging into a polarized 115 v ac outlet. For other power sockets, the supplied plug must be removed and the correct plug installed.

## 2. 4 RACK MOUNTING THE FORMATTER

The physical dimensions of the formatter, as illustrated in Figure 2-2, are such that it may be mounted in a standard 19-inch EIA rack; 3.5 inches of panel space is required; a depth of 20 inches behind the mounting surface is required.

To rack mount the formatter, proceed as follows.
(1) Install the two side rails on the formatter using ten No. 8 screws (five per side). Refer to Figure 2-2 for correct positioning.
(2) Install the two side rails in the EIA rack using eight No. 10 screws (four per rail). Refer to Figure 2-2 for correct positioning.
(3) Taking care to align the side guides with the side rails, slide the formatter unit into the rack.

CAUTION
CARE SHOULD BE TAKEN TO ENSURE THAT THE POWER CORD AND INTERFACE WIRING BUNDLES ARE NOT DAMAGED DURING THE RACK MOUNTING OPERATION.
(4) Tighten the two captive retaining screws on the front of the formatter.


Figure 2-2. Rack Mounting the Formatter

### 2.5 INTER FACE CONNECTIONS

It is assumed that interconnection of PERTEC Peripheral Equipment and customer equipment uses a harness of individual twisted pairs, each with the following characteristics.
(1) Maximum length of 20 feet.
(2) Not less than one twist per inch.
(3) 22- or 24-gauge conductor with minimum insulation thickness of 0.01 inch.

Ensure that the ground side of each twisted pair is grounded within a few inches of the signal connection.

Included with the formatter is a single input/output cable, 5 feet in length, which will connect to a transport. This cable is terminated with a strainrelieved edge connector.

The signal connector is a 100-pin 0.1 -inch center edge connector, Viking 2VH50-1JV-5 with a cable terminating board attached. Tables 2-1 and 2-2 list the input/output pin connections.

Table 2-1
Formatter/Transport Interface Connections

| Formatter Connector <br> Mating Connector |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connector (Reference Figure 2-2) | Live Pin | $\begin{aligned} & \text { Ground } \\ & \text { Pin } \end{aligned}$ | Signal* | Connector <br> (Reference <br> Figure 2-2) | Live Pin | Ground Pin | Signal* |
| $\begin{gathered} \mathrm{J} 102 \\ \text { Transport } \\ \text { to } \\ \text { Formatter } \end{gathered}$ | BI <br> B3 <br> A3 <br> A6 <br> B7 <br> A7 <br> A9 <br> B10 <br> A10 <br> B12 <br> Bl 3 <br> A13 <br> B36 <br> A 36 <br> B37 <br> A37 <br> A 39 <br> B40 | $\begin{aligned} & \text { B2 } \\ & \text { B2 } \\ & \text { A2 } \\ & \text { A5 } \\ & \text { B8 } \\ & \text { A8 } \\ & \text { A8 } \\ & \text { B } 11 \\ & \text { A11 } \\ & \text { B11 } \\ & \text { B14 } \\ & \text { A14 } \\ & \text { B35 } \\ & \text { A35 } \\ & \text { B38 } \\ & \text { A38 } \\ & \text { A38 } \\ & \text { B4 } \end{aligned}$ | READ DATA PARITY (RDP) READ DATA 0 (RDO) <br> READ DATA 1 (RDI) <br> READ DATA 2 (RD2) <br> READ DATA 3 (RD3) <br> NRZI (NR Z) <br> SINGLE (SGL) <br> SPEED (SPEED) <br> READ DATA 4 (RD4) <br> READ DATA 5 (RD5) <br> READ DATA 6 (RD6) <br> READ DATA 7 (RD7) <br> ON LINE (ONL) <br> REWIND (RWD) <br> FILE PROTECT (FPT) <br> LOAD POINT (LDP) <br> READY (RDY) <br> END OF TAPE (EOT) | ```J102 Formatter to Transport``` | B15 <br> B16 <br> B18 <br> A 18 <br> A2 1 <br> B22 <br> A22 <br> B24 <br> A24 <br> B25 <br> A. 25 <br> B27 <br> A27 <br> A28 <br> B30 <br> B31 <br> B33 <br> B34 <br> A34 <br> B42 <br> A42 <br> B43 <br> A43 | B 14 B 17 B 17 Al 7 A20 B23 A23 B23 A23 B26 A26 B26 A26 A29 B29 B32 B32 B35 A 35 B41 A4 1 B44 A44 | WRITE DATA STROBE (WDS) <br> WRITE AMPLIFIER RESET (WARS) <br> READ THRESHOLD Level 1 (RTH1) <br> READ THRESHOLD Level 2 (RTH2) <br> WRITE DATA PARITY (WDP) <br> WRITE DATA 0 (WDO) <br> WRITE DATA 1 (WD1) <br> WRITE DATA 2 (WD2) <br> WRITE DATA 3 (WD3) <br> WRITE DATA 4 (WD4) <br> WRITE DATA 5 (WD5) <br> WRITE DATA 6 (WD6) <br> WRITE DATA 7 (WD7) <br> OVERWRITE (OVW) <br> SYNCHR ONOUS FORWARD Command (SFC) <br> SYNCHR ONOUS REVERSE Command (SRC) <br> REWIND Command (RWC) <br> SET WRITE STATUS (SWS) <br> OFF-LINE Command (OFC) <br> SELECT 0 (SLTO) <br> SELECT 1 (SLT1) <br> SELECT 2 (SLTZ) <br> SELECT 3 (SLT3) |

See Section III for definitions of interface functions.

Table 2-2
Formatter/Controller Interface Connections

|  |  |  | Formatter Connector Mating Connector | $\begin{aligned} & 101368-01 \mathrm{~A} \\ & 2 \mathrm{VH} 50-1 \mathrm{JV}-5 \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connector <br> (Reference <br> Figure 2-2) | $\begin{aligned} & \text { Live } \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & \text { Ground } \\ & \text { Pin } \end{aligned}$ | Signa1* | Corinector (Reference Figure 2-2) | Live Pin | Ground Pin | Signal* |
| J101 | B 1 | B2 | FORMATTER ADDRESS (FAD) | J 101 | B22 | B23 | FORMATTER BUSY (FBY) |
| Controller | Al | A2 | TRANSPORT ADDRESS (TADO) | Formatter | A22 | A23 | DATA BUSY (DBY) |
| to | B3 | B2 | TRANSPORT ADDRESS (TAD1) | to | B24 | B23 | IDENTIFICATION (IDENT) |
| Formatter | A 3 | A2 | INITIATE Command (GO) | Controller | A24 | A23 | HARD ERR OR (HER) |
|  | B4 | B5 | REVERSE/FORWARD (REV) |  | B2 5 | B26 | CORRECTED ERROR (CER) |
|  | A4 | A 5 | WRITE/READ (WRT) |  | A25 | A26 | FILE MARK (FMK) |
|  | B6 | B 5 | WRITE FILE MARK (WFM) |  | B27 | B26 | READY (RDY) |
|  | A6 | A 5 | EDIT (EDIT) |  | A27 | A26 | ON LINE (ONL) |
|  | B7 | B8 | ERASE (ERASE) |  | B28 | B29 | REWINDING (RWD) |
|  | A7 | A8 | READ THRESHOLD LEVEL 1 (THR1) |  | A28 | A29 | FILE PROTECT (FPT) |
|  | B9 | B8 | READ THRESHOLD LEVEL 2 (THR2) |  | B30 | B29 | LOAD POINT (LDP) |
|  | B12 | Bl1 | REWIND (REW) |  | A30 | A29 | END OF TAPE (EOT) |
|  | A12 | Alr | OFF-LINE (OFL) |  | A31 | A 32 | NRZI (NRZ) |
|  | B13 | Bl4 | LAST WORD (LWD) |  | A33 | A32 | SINGLE (SGL) |
|  | Al3 | Al4 | FORMATTER ENABLE (FEN) |  | B34 | B35 | SPEED (SPEED) |
|  | Al5 | A 14 | WRITE DATA PARITY (WP) |  | A34 | A35 | WRITE STROBE (WSTR) |
|  | B16 | B17 | WRITE DATA O (W0) |  | B36 | B35 | READ STR OBE (RSTR) |
|  | A16 | Al7 | WRITE DATA 1 (Wl) |  | A36 | A35 | READ DATA PARITY (RP) |
|  | B 18 | B17 | WRITE DATA 2 (W2) |  | B37 | B38 | READ DATA 0 (R0) |
|  | Al 8 | Al7 | WRITE DATA 3 (W3) |  | A37 | A38 | READ DATA 1 (R1) |
|  | B19 | B20 | WRITE DATA 4 (W4) |  | B39 | B38 | READ DATA 2 (R2) |
|  | A19 | A20 | WRITE DATA 5 (W5) |  | A39 | A 38 | READ DATA 3 (R3) |
|  | B21 | B20 | WRITE DATA 6 (W6) |  | B40 | B41 | READ DATA 4 (R4) |
|  | A2 1 | A20 | WRITE DATA 7 (W7) |  | A40 | A41 | READ DATA 5 (R5) |
|  |  |  |  |  | B42 | B41 | READ DATA 6 (R6) |
|  |  |  |  |  | A42 | A4 1 | READ DATA 7 (R7) |

*See Section III for definitions of interface functions.

## SECTION III

OPERATION

### 3.1 INTRODUCTION

This section contains the functional specifications of the PE Formatter, a brief outline of the PE tape format, basic formatter operation, and a detailed definition of the various formatter interface lines.

### 3.2 CONTROLS AND INDICATORS

The formatter utilizes a single operational control located on the front panel.

### 3.2.1 POWER

The ON/OFF switch is a rocker-type switch/indicator which connects line voltage to the power transformer and provides visual indication of the on/off status of the formatter.

When power is turned ON a reset signal is applied to all relevant flipflops until the power supply voltages have been established.

When power is turned OFF or line voltage is lost, the formatter will reset all relevant flip-flops before the regulated power supplies decay, thus ensuring that no spurious signals are sent to the transport.

Two twist lock fuses are provided adjacent to the power switch. A 5-amp fast-blow fuse protects the dc circuits; a l-amp slow-blow fuse protects the ac circuits. Access to the fuses is obtained by opening the hinged front panel of the formatter.

The formatter is capable of executing the commands listed in Table 3-1. When a command is received from the customer's controller the formatter goes 'busy" and performs all control and timing functions necessary to execute the command. Any errors occurring during the command are reported to the controller. On completion of the command the formatter signals the controller and the controller is free to issue a further command.

Two other command lines are provided which cause the transport to rewind or to be switched off-line. These commands are routed directly to the selected transport and do not cause the formatter to go busy.

Note that for transports having a dual stack head an automatic read-afterwrite data check is performed during each write command. Read-afterwrite data is transmitted to the controller in the same manner as during read commands.

Figure 3-1 illustrates the 9 -track PE tape format.

Table 3-1
Command Coding

| Command | REV | WRT | WFM | EDIT | ERS | THR1 | THR2 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ FWD |  |  |  |  |  | As Req'd | As Req'd |
| READ REV (Norm) | x |  |  |  |  | As Req'd | As Req'd |
| READ REV (Edit) | x |  |  |  |  | x |  |
| WRITE (Norm) |  | x |  |  |  | As Req'd | As Req'd |
| WRITE (Edit) |  | x |  | x |  |  |  |
| WRITE FILE MARK |  | x | x |  |  |  |  |
| ERASE (Variable Length) |  | x |  |  | x |  |  |
| ERASE (Fixed Length) |  | x | x |  | x |  |  |



Figure 3-1. 9-track PE Tape Format

### 3.3.1 PREAMBLE

When writing, the formatter generates a preamble which precedes the data block. The preamble consists of 41 characters: the first 40 characters contain a zero (0) bit in each of the 9 tracks and the subsequent single character contains a one (i) bit in each of the 9 tracks.

When performing a read operation, the formatter detects the preamble and separates it from the data block.

## 3.3 .2 <br> DATA

When writing, the formatter accepts data character by character and converts it into a PE signal in which:
(1) A zero (0) bit is characterized by a transition in the middle of the bit cell away from the erase direction of magnetization.
(2) A one (1) bit is characterized by a transition in the middle of the bit cell toward the erase direction of magnetization.

When reading, the formatter accepts 9 channels of digital phase encoded data from the transport and provides 4 bits of buffer per channel for the purpose of deskewing. The read logic assembles these data into parallel
form, performs various error checks, and transmits the data to the controller on 9 read data lines together with the strobe waveform.

A tracking oscillator is provided in the formatter which can follow data rate variations of up to $\pm 10$ percent over 35 character periods. Data rate variation results from the Instantaneous Speed Variation (ISV) in the transport reading the tape, plus the ISV in the transport on which the tape was written.
3.3.3 POSTAMBLE

When writing, the formatter generates a postamble which follows the data and consists of 41 characters. The first character contains a one (1) bit in each of the 9 tracks; the subsequent 40 characters contain a zero (0) bit in each of the 9 tracks.

When performing a read operation, the formatter detects the postamble and separates it from the data block.

### 3.3.4 IDENTIFIC ATION BURST

When performing any write operation from BOT, the formatter automatically writes an IBM and ANSI compatible identification mark onto tape. This consists of a sequence of flux reversals at 1600 flux reversals per inch (frpi) in Channel $P$ with all other channels erased.

A length of tape approximately 3 inches long is then erased before the first data record is written.

In the Read mode, the formatter samples the output of the Parity channel as the BOT tab traverses the read head. If an identification burst is detected, the IDENT interface line is pulsed.

### 3.3.5 FILE MARK

When writing, the formatter generates a phase encoded tape mark consisting of 80 flux reversals at 3200 frpi in Channels P, $0,2,5,6$, and 7. Channels l, 3, and 4 are erased in the same direction as the IBG.

When reading, the formatter will recognize a file mark if it contains at least 64 flux reversals in Channels $P, 0$, and 5 , or Channels 2, 6 , and 7 with Channels 1,3 , and 4 dc-erased.
3.3.6 GAPS

The formatter provides the timing required to generate the following gaps.
(1) Inter-Block Gap (IBG)

Nominal 0.6 inch
Minimum $\quad 0.5$ inch
Maximum 25 feet (depends upon number of consecutive
erasures; no restrictions placed by the formatter to limit this distance).
(2) Initial Gap. When writing the first record from BOT, an identification (ID) burst is written followed by a gap of approximately 3 inches before the first data block.

When reading, the formatter can detect records written with an initial gap of 0.5 -inch minimum between the end of the ID burst and the beginning of the first data block.
(3) File Mark Gap. A file mark is preceded by approximately 3.75 inches of tape with all tracks erased in the same direction as the IBG.

### 3.3.7 PARITY

During a write operation, the formatter generates odd parity derived from the data present on the 8 data channels. An option is provided (jumper selectable) whereby the parity bit can be supplied externally.

When reading, the formatter checks that the parity of the 9 channels is odd. An error is signalled when the parity check fails.

### 3.3.8 DROPOUT AND ERROR CORRECTION

The formatter provides single and multiple track dropout detection. When a single track dropout occurs, the formatter performs error correction by use of the parity circuits and the data on the other 8 channels. A status line to the controller indicates when error correction is taking place.

After a track has experienced a dropout, the output of that track will be ignored for the remainder of that record, and no attempt is made to resynchronize the data discriminators on that track.

### 3.3.9 OPTIONS

The following features are available as options and must be specified at the time of order.
(1) Formatter address - "0" or "1"
(2) Internal or external Write Parity generation
(3) Dual speed option
(4) Customer controller mounted in the formatter

There are two interfaces provided by the formatter, one from the controller to the formatter, and the other from the formatter to the transport. These interfaces are detailed in Tables 2-1 and 2-2.

The formatter is designed so that any two PERTEC formatters of any type (PE or NRZ) may be daisy-chained on the controller/formatter interface, and up to four transports can be daisy-chained on each formatter/transport interface.

### 3.5 INTERFACE INPUTS (CONTROLLER TO FORMATTER)

All waveform names are chosen to correspond to the logical true condition. All interface lines are low-true at the interface with the true level 0 v and the false level +3 v . All pulse widths at the interface must be a minimum of $1 \mu \mathrm{sec}$ wide.

A disconnected interface line is interpreted as a logical false signal by the formatter logic.

### 3.5.1 FORMATTER ADDRESS (FAD)

This is a level which selects one of two possible formatters. A true level on the FAD line selects formatter address 1; a false level on the FAD line selects formatter address 0 .

When selected, a formatter is connected to the controller and all controller/ formatter interface lines are activated. The individual formatter address is determined by an address switch on the formatter PCBA.

NOTE
The following descriptions of controller/formatter interface lines assume that the formatter is selected, unless otherwise noted.
3.5.2 TRANSPORT ADDRESS (TAD0, TAD1)

The levels on these two lines determine which of the four possible transports is connected to the formatter.

These lines are decoded by the formatter into four individual transport select lines which are then transmitted to the formatter/transport interface as follows.

| TAD0 |  | TAD1 |  |
| :---: | :---: | :---: | :---: |
|  |  |  | ADDR |
| 0 |  |  | SLT0 |
| 0 |  |  | SLT1 |
| 1 |  | 0 |  |
| 1 |  | 1 | SLT2 |
| 1 |  |  |  |

### 3.5.3 INITIATE COMMAND (GO)

This is a pulse which initiates the command specified by the command lines (Paragraphs 3.5.4.1 through 3.5.4.7). The information on the command lines is copied into the corresponding formatter flip-flops on the trailing edge of the GO pulse. If the formatter and the selected transport are ready, the command is accepted by the formatter and the FBY signal (Paragraph 3.6.1) is set true.

### 3.5.4 COMMAND LINES

The levels on these lines specify a command to the formatter. The levels on the command lines are transferred to the formatter on the trailing edge of the GO pulse. The levels must be held steady from $0.5 \mu \mathrm{sec}$ before to $0.5 \mu \mathrm{sec}$ after the trailing edge of GO.

Table 3-1 defines the command coding for various tape operations. The command lines are identified and functionally described in Paragraphs 3.5.4.1 through 3.5.4.7.

### 3.5.4.1 REV/FWD (Reverse/Forward)

This is a level which, when true, specifies reverse tape motion and which, when false, specifies forward tape motion.

### 3.5.4.2 WRT/READ (Write/Read)

This is a level which, when true, specifies the Write mode of operation and which, when false, specifies the Read mode of operation.

### 3.5.4.3 W FM (Write File Mark)

This is a level which, when true and WRT/READ is also true, causes a file mark to be written on the tape.

### 3.5.4.4 EDIT (Edit)

This is a level which, when true during a Read Reverse operation, modifies the read reverse stop delay to optimize head positioning for a subse= quent edit operation. When this level is true and WRT/READ is true the OVW line is activated and the selected transport operates in the Edit mode.

### 3.5.4.5 ERASE (Erase)

This is a level which, when true in conjunction with a true level on the WRT/READ line, causes the formatter to execute a dummy write command.

The formatter will be conditioned to execute a normal write command but no data will be recorded. A length of tape, as defined by LWD (Paragraph 3.5.4.10), will be erased.

Alternately, if ERASE, WRT/READ, and WFM command lines are true, the formatter is conditioned to execute a dummy write file mark command. A fixed length of tape of approximately 3.75 inches will be erased.

### 3.5.4.6 THR1 (Read Threshold Level 1)

The levels on this line are utilized in transports having a single stack head; it specifies the operating level of the read threshold circuits.

A true level specifies selection of the high read threshold level; a false level specifies the normal read threshold. The true level should be used only when it is required to perform a read-after-write data check.

### 3.5.4.7 THR2 (Read Threshold Level 2)

The levels on this line are utilized in those transports having an extra low read threshold capability.

When true, the extra low threshold is specified; when false, the normal threshold is specified. The true level should be used only when it is required to recover data of very low amplitude.

### 3.5.4.8 REW (Rewind)

This is a pulse which causes the selected transport to rewind to the load point. This pulse is routed directly to the transport and does not cause the formatter to go busy.

### 3.5.4.9 OFL (Off-Line Command)

This is a pulse which, when true, causes the selected transport to revert to the Off-line mode. This pulse is routed directly to the transport and does not cause the formatter to go busy.

### 3.5.4.10 LWD (Last Word)

This is a level which, when true during a Write or Erase (variable length) command, indicates that the next character to be strobed into the formatter is the last character of the record. It is set true by the controller at the time the last data character of the record is placed on the interface line.

### 3.5.4.11 FEN (Formatter Enable)

This is a level which, when false, causes the formatter to reset to the quiescent state. This signal is not gated by FAD (Paragraph 3.5.1); hence, if two formatters are connected to the interface, both will reset simultaneously upon receipt of FEN going false.

This line may be used to disable the formatter if controller power is lost, or used to clear the formatter logic in the case of illegal commands or unusual conditions.

### 3.5.4.12 W0 - W7, WP (Write Data Lines, Write Parity)

The eight Write Data lines (nine in the case of external Parity option) are utilized to transmit write data from the controller to the formatter. W0 corresponds to the most significant bit; W7 corresponds to the least significant bit of each character.

The first character of a record should be available on these lines less than 40 character periods after DBY (Paragraph 3.6.2) goes true and remain until the trailing edge of the first WSTR (Paragraph 3.6.8) is issued by the formatter. The next character of information must then be placed on these lines within one-half of a character period.

Subsequent characters of a record are processed in this manner until LWD is set true by the controller when the last character is transmitted.

All waveform names are chosen to correspond to the logical true condition. All interface lines are low-true at the interface with the true level 0 v and the false level +3 v .

All pulse widths at the interface must be a minimum of $1 \mu \mathrm{sec}$ wide.

### 3.6.1 FBY (FORMATTER BUSY)

This level is normally utilized by the controller to inhibit further commands to the formatter. The level goes true on the trailing edge of GO when a command is issued by the controller and will remain true until tape motion ceases after the execution of the command.
3.6.2 DBY (DATA BUSY)

This is a level which goes true when tape on the selected transport has reached operating speed, traversed the IBG, and the formatter is about to write a preamble on the tape or look for a read signal from the tape.

DBY remains true until the data transfer is completed and the appropriate post-record delay is completed. DBY goes false as the capstan starts to decelerate the tape.

### 3.6.3 IDENT (IDENTIFICATION)

This is a level which goes true to identify Phase Encoded (PE) tapes. When reading forward off the BOT, the formatter inspects the Parity channel for the presence or absence of the identification burst which distinguishes PE tapes.

If an identification burst is detected this line is set true for a short period as the BOT tab passes over the read head.

### 3.6.4 HER (HARD ERROR)

This is a pulse or level which, when true, indicates that an uncorrectable read error has been detected by the formatter. This line will be set true for one or more of the following.
(1) False preamble detection.
(2) False postamble detection.
(3) Buffer overflow.
(4) Multi-channel dropout.
(5) Parity error without associated channel dropouts.

In all cases except parity error the formatter will cease transmission of further read data and search for the IBG.

When parity error is detected the erroneous character will be transmitted and labeled by a pulse on the HER line at RSTR (Paragraph 3.6.9) time.

### 3.6.5 CER (CORRECTED ERROR)

This is a pulse which indicates that a single track dropout has been detected and that the formatter is performing error correction.

NOTE
When performing a read-after-write operation, the record should be rewritten if either a HER or CER error is detected.
3.6.6 FMK (FILE MARK)

This is a pulse which indicates that the formatter read logic has detected a file mark. This may be during any read forward or read reverse command or during a write file mark command for a read-after-write transport.

### 3.6.7 TRANSPORT STATUS AND CONFIGURATION

These lines indicate the status and configuration of the selected transport and are defined exactly the same as in the Transport to Formatter Interface Inputs description (Paragraphs 3.8.1 through 3.8.9) except that they are gated with the formatter address line FAD.

Status: RDY, ONL, RWD, FPT, LDP, EOT
Configuration: NRZ/PE, SINGLE, SPEED

### 3.6.8 WSTR (WRITE STROBE)

This is a pulse for each data character to be written on tape. The Write Data lines (WP, W0 - W7) are sampled by WSTR and are copied character-by-character into the formatter Write logic.

The first character must be available before the first WSTR is generated and subsequent characters must be set up on the lines within one-half of a character period after the trailing edge of each WSTR pulse.

This line will be active during erase (variable length) commands but data copied into the formatter will have no meaning.

### 3.6.9 RSTR (READ STROBE)

This is a pulse for each data character read from tape. The controller logic should sample the Read Data lines ( $R P$, R0-R7) at RSTR time.

Individual RSTR pulses will generally be equally spaced although some variation may be present due to skew and bitcrowding effects.
3.6.10 RP, R 0 - R 7 (READ DATA LINES)

The nine read data lines transmit read data from the formatter to the controller.

Each character read from tape is available by sampling these lines in parallel by RSTR. Data remains on RP, R0-R7 for a full character period. The corresponding RSTR pulse is one third of a character period wide and is timed to occur during the center of each character period.

### 3.7 INTERFACE OUTPUTS (FORMATTER TO TRANSPORT)

All waveform names are chosen to correspond to the logical true condition. All interface lines are low true at the interface with the true level 0 v and the false level +3 v .

All pulse widths at the interface must be a minimum of $1 \mu \mathrm{sec}$ wide.
3.7.1 SLT0 - SLT3 (TRANSPORT SELECT LINES)

The levels on these 4 lines are utilized to select one of the possible four transports. The levels are generated in the formatter by decoding address lines TADO and TADI (Paragraph 3.5.2). Only one line can be true at a time.

When a transport is selected all interface lines to and from the transport are activated and the transport is connected to the formatter.

### 3.7.2 SFC (SYNCHRONOUS FORWARD COMMAND)

This is a level which, when true and the selected transport is ready and on-line, causes the tape to move in the forward direction at the specified speed. When the level goes false, tape motion ceases.

### 3.7.3 SRC (SYNCHRONOUS REVERSE COMMAND)

This is a level which, when true and the selected transport is ready and on-line, causes the tape to move in the reverse direction at the specified speed. When the level goes false, tape motion ceases.

### 3.7.4 RWC (REWIND COMMAND)

This is a pulse which, if the selected transport is ready and on-line, causes the transport to rewind to BOT. The RWC pulse is generated within the formatter by gating REW (Paragraph 3.5.4.8) with FAD (Paragraph 3.5.1).
3.7.5 OFC (OFF-LINE COMMAND)

This is a pulse which places the selected transport under local control. The OFC pulse is generated by gating OFL (Paragraph 3.5.4.9) with FAD (Paragraph 3.5.1). An OFF-LINE command can be giver while a rewind is in progress provided OFC is separated by at least l $\mu \mathrm{sec}$ from RWC.

### 3.7.6 SWS (SET WRITE STATUS)

The level on this line is the output of a flip-flop within the formatter which identifies the read/write status specified in the last command. The level on this line controls the selected transport's read/write electronics. Setting this level true causes the selected transport to enter the write mode of operation. When this level is false the transport will enter the read mode of operation.

Regardless of the state of the SWS line the transport will be forced into the read mode of operation under any one of the following conditions.
(1) An RWC or OFC is received.
(2) Interlock is lost.
(3) Transport is switched to the off-line mode.

### 3.7.7 OVW (OVERWRITE)

This is a level which, when true, causes special action in the write electronics of the selected transport to facilitate the editing of tapes.

The level is the output of a flip-flop in the formatter logic which stores the condition EDIT as specified in the last command.

### 3.7.8 RTH1 (READ THRESHOLD 1)

The level on this line is the output of a flip-flop within the formatter which stores the condition of THR1 specified in the last command.

When this level is true and the selected transport has a single stack head the read electronics of the transport are conditioned to operate in the high read threshold mode. When false, the transport reverts to the normal read threshold.

### 3.7.9 RTH2 (READ THRESHOLD 2)

The level on this line is the output of a flip-flop within the formatter which stores the condition of THR2 specified in the last command.

The output on this line is used only by those transports which have an extra low read threshold capability. When this level is true, the read electronics of the selected transport are conditioned to operate in the extra low read threshold mode. When false, the transport reverts to the normal read threshold.

### 3.7.10 WARS (WRITE AMPLIFIER RESET)

A pulse immediately following the last character of the postamble is generated during all write operations. When in the edit mode this pulse is utilized to control the early turnoff of write current in the selected transport.

### 3.7.11 WDS (WRITE DATA STROBE)

This is a pulse with a frequency twice that of the data transfer rate. The trailing edge of WDS is utilized to copy the PE data appearing on WDP, WD0 - WD7 into the selected transport write logic.

The formatter logic holds the WDP, WD0 - WD7 lines steady for the duration of WDS.
3.7.12 WDP, WD0 - WD7 (WRITE DATA)

These 9 lines are utilized to transfer PE data from the formatter to the selected transport. The information is copied on the trailing edge of each WDS pulse into the selected transport write logic and written directly onto tape.
3. 8 INTERFACE INPUTS (TRANSPORT TO FORMATTER)

Waveform names correspond to the logical true condition. All interface lines are low true at the interface with the true level 0 v and the false level +3 v .

All pulse widths at the interface must be a minimum of $1 \mu s e c$ wide.

A disconnected interface line is interpreted as a logical false signal by the formatter logic.

### 3.8.1 RDY (READY)

This is a level which is true only when the transport is ready to receive external commands; the following conditions must exist.
(1) All interlocks are made.
(2) Initial load or rewind sequence is complete.
(3) Transport is on-line.
(4) Transport is not rewinding.

### 3.8.2 ONL (ON-LINE)

This is a level which, when true, indicates that the selected transport is under remote control. This level is false when the transport is off-line and cannot be operated remotely.

### 3.8.3 RWD (REWINDING)

This is a level which is true when the selected transport is engaged in a rewind operation.

### 3.8.4 FPT (FILE PROTECT)

This is a level which is true when the transport power is on and a reel of tape (without a write enable ring) is mounted on the transport.

### 3.8.5 LDP (LOAD POINT)

This is a level which is true when the BOT tab is located under the phototab sensor. The LDP level goes false when the tab leaves the photo-tab sensor.

### 3.8.6 EOT (END OF TAPE)

This is a level which, when true, indicates that the EOT reflective tab is positioned under the photo-tab sensor. This level is unstaticised and transitions to and from the true state are not clean.

### 3.8.7 NRZ/PE (TRANSPORT FORMAT)

This is an optional line which is employed in systems utilizing a mixture of PE and NRZI transports. When true, the level indicates that the selected transport is utilizing the NRZI format; when false, this level indicates that the selected transport is utilizing the PE format. (When the level on this line is true, the command lines of a PE formatter are disabled; when the level is false, the command lines of an NRZI for matter are disabled.)

### 3.8.8 SINGLE (HEAD CONFIGURATION)

This is an optional line employed in systems utilizing mixed transports. When true, the level indicates that the selected transport has a single
stack read/write head; when false, the level indicates that the selected transport has a dual stack read-after-write head.

The levels on this line condition the PE formatter to generate appropriate delays for the generation of the IBG and for head positioning.

### 3.8.9 SPEED (TAPE SPEED)

This is an optional line utilized in systems having mixed transports to indicate at which of two possible tape speeds the selected transport is operating.

When false, this line indicates that the selected transport is operating in the high speed mode; when true, this line indicates that the selected transport is operating in the low speed mode.

### 3.8.10 RDP, RD0 - RD7 (READ DATA LINES)

The nine read data lines are employed to transmit read data from the selected transport to the formatter. They are the outputs of nine peak detectors, individually gated with the output of a threshold detector associated with each channel. The read signals are replicas of the PE waveforms used to drive the write amplifiers.

SECTION IV
THEORY OF OPERATION

### 4.1 INTR ODUCTION

This section provides a description of the basic organization and operation of the PE Formatter.

The formatter consists of the following major components.
(1) Basic hardware
(2) Interconnect ' $A$ ' or Interconnect ' $B$ ' motherboard
(3) Power supply subassembly
(4) PE Write/Control PCBA
(5) PE Read Recovery PCBA

### 4.2 ORGANIZÁTION OF THE FORMÁTTER

A highly modular construction has been adopted with all major subassemblies and logic components interconnected by means of a connector rather than the conventional wiring techniques.

Although the basic formatter hardware can accommodate up to three printed circuit board assemblies only two positions are used in the PE formatter; the top slot is utilized for the Read Recovery PCBA while the bottom slot holds the Write/Control PCBA.

Figure 4-1 illustrates the physical relationship between the motherboard connectors, three card slots, and the interface cables in the normal configuration.

The PCBAs contain all of the logic required to perform the various for matter functions. Each of the $14-\times 16$-inch PCBAs mate to the


Figure 4-1. Physical Relationship between the Motherboard Connectors, Three Card Slots, and Interface Cables

Interconnect 'A' motherboard via two 100-pin edge connectors (J1, J2 for the Read Recovery PCBA; J5, J6 for the Write/Control PCBA). Jl and J5 carry the controller interface signals; J2 and J6 carry the transport interface signals.

## NOTE

Pins on the 100 - pin connectors are numbered Al - A50, Bl - B50 (where pin Al is opposite B1, etc.) Due to the topology of the motherboard, pin connections on the four external interface connectors are reversed at the PCBA connectors (e.g., the waveform GO appears on pin A3 for interface connectors J101 and J103, and on pin B3 for PCBA connectors J1, J3, and J5).

The interconnect motherboard provides for the electrical connection between the three PCBA card slots and to the two external interfaces. The edge connector sockets associated with the controller interface (i.e., J1, J3, and J5) are daisy-chained together and then routed to edge connectors J10l and J103. External connection to the controller is usually made via Jlol.

Similarly, the motherboard sockets associated with the transport interface ( $\mathrm{J} 2, \mathrm{~J} 4$, and J 6 ) are daisy-chained together and routed to edge connectors J102 and J104. Connection between the formatter and transport is made by use of the Cable 'A' assembly which is shipped with the formatter. This cable mates to the formatter via Jl02.

When making external connections, refer to Table 2-1 (Transport Interface) and Table 2-2 (Controller Interface). Definitions of the interface signals are contained in Section III.

The Interface 'B' motherboard is employed only when it is required to mount the customer's controller in the formatter assembly. For this configuration the Write/Control PCBA is moved to the middle card slot and the controller is mounted in the bottom slot. Surplus formatter power of 5 v dc at 2 amps is available to drive the controller logic.

The Interface ' $\mathrm{B}^{\prime}$ motherboard is similar to the Interface ' A ' motherboard; the etched interconnections between J4 and J6 are not present on the Interface 'B'. The controller will interface with formatter PCBAs via J5 and with external equipment via J6 and J104.

DC power is delivered from the power supply subassembly to the motherboard via J201. The motherboard distributes power to each of the PCBA slots through connectors Jl through J6.

## 4. 3 FUNCTIONAL DESCRIPTION

4.3.1 POWER SUPPLY

Figure 4-2 is a block diagram of the power supply which is located along the left side of the main assembly. The transformer, fuses, rectifiers, and power cord are fastened directly to the power supply subassembly. The switching regulator, over-current detector, over-voltage detector,


Figure 4-2. Block Diagram, Power Supply Subassembly
and the logic enable circuitry are located on a PCBA which is mounted on the power supply subassembly.

The power supply subassembly supplies +5 v dc and a logic enable signal, PSEN, to the formatter logic. A switching regulator converts unregulated +20 v to $\mathrm{a}+5 \mathrm{v}$ supply which is rated at 8 amps. The supply is protected from overloads by a current limiter.

NOTE
In the case of an overload condition the $+5 v$ supply will be removed from its load by the overcurrent detector. To reset the detector, ac power must be shut off for approximately $60 \mathrm{sec}-$ onds.

The formatter logic is also protected from excessive voltage by an overvoltage detector which blows the dc fuse if the supply voltage exceeds +7.5 v .

A reset signal, PSEN, is generated in the power supply and is used to clamp all formatter logic to the quiescent state while dc power is being established after switch-on. Similarly, when ac power is lost, PSEN clamps the formatter logic before there is a significant decay in the $+5 v$ supply and prevents the writing or reading of spurious signals.
4.3.2 PE FORMATTER PCBAS

All logic necessary to perform the various formatter functions is contained on two IC logic assemblies, the Write/Control PCBA and the Read Recovery PCBA.

The timing of all waveforms are controlled by an oscillator on each PCBA; on the Write/Control PCBA it is a fixed frequency oscillator, on the Read Recovery PCBA it is a tracking oscillator.

The oscillator frequencies are initially adjusted according to tape speed. A simple change in oscillator frequency can therefore easily accommodate different tape speeds. Dual speed oscillators are available which allow transports of two different speeds to be attached to the same formatter.

The formatter logic must be conditioned according to the type of transport in use; this is accomplished by use of three configuration lines on the transport interface, as follows.
(1) NRZ/PE. Distinguishes between NRZ and PE transports. This line must be held false when using the PE formatter.
(2) SINGLE. A true level indicates a single stack (read/write) transport; a false level indicates a dual stack (read-afterwrite) transport.
(3) SPEED. For PE formatters with a dual speed capability; this line selects one of two possible tape speeds.

When the formatter is dedicated to one type of transport the configuration lines are usually hardwired to the appropriate condition by jumper wires on the formatter PCBAs.

Alternately, the configuration lines may be controlled by the output from the selected transport. This permits transports of different configurations to be daisy-chained onto the same formatter.

Formatter interface connections are illustrated in Figure 4-3.


Figure 4-3. Phase Encoded Formatter Organization

### 4.3.3 WRITE/CONTROL PCBA

The Write/Control PCBA contains all logic necessary to perform all formatter functions except read recovery. A simplified block diagram of the Write/Control logic is shown in Figure 4-4 and should be referred to for the following discussion.

### 4.3.3.1 Control Logic

Performance of any formatter operation is dependent upon the formatter being selected by the controller. The formatter address is specified by the Formatter Address (FAD) and a logic comparison is made against the position of an address switch on the PCBA. When a true comparison is made the formatter is connected to the controller interface.

When selected, the formatter will subsequently respond to controller commands provided no other reset condition exists. Transport address lines TAD0 - TAD1 are decoded and the selected transport is enabled. Status and configuration information from the selected transport will be routed to the controller via the formatter.

Note that REWIND and OFF-LINE commands (REW and OFL) are routed directly to the selected transport and are active any time the formatter is selected.

All other commands require that all inputs to the reset logic be true, i.e., the formatter is selected, power is established, no external reset from the controller is present, and the selected transport is compatible with the formatter.

To initiate a command, the seven command lines are set according to Table 3-1 and the GO line is pulsed. If no reset condition exists, the formatter is not busy, and the selected transport is ready, the command is accepted by the formatter.


* INDICATES LINE IS GATED BY FAD

Figure 4-4. Write/Control Logic, Simplified Block Diagram

Information on the command lines will be copied and stored in a command register on the trailing edge of the GO pulse. FORMATTER BUSY (FBY) will be set true and the formatter will begin the timing and sequencing required to execute the command.

At the end of a pre-record delay which allows the transport to ramp up to speed and traverse the $I B G$, DATA BUSY (DBY) is set true and the read and/or write logic is activated. Data transfer will now occur between Controller/Formatter/Transport as specified by the command.

At the conclusion of the data transfer a post-record delay is initiated which either assists in the generation of IBM-compatible gaps or optimizes head positioning within the gap. DBY goes false at the end of the delay period and a stop command is given to the transport. FBY will remain true while the transport is ramping down and will reset when the tape velocity reaches zero.

### 4.3.3.2 Command Separation

In most formatter applications it will be sufficient for the controller to inhibit execution of a new command until after the trailing edge of FBY. This means that the transport will always ramp down to a halt between commands.

However, if maximum performance is required the formatter can be operated in the "on-the-fly" mode. In this mode the controller is allowed to issue a new command any time after DBY goes false, provided the following conditions are met.
(1) The new command is in the same forward/reverse direction as the previous command. This ensures the integrity of the transport stop/start times and distance.
(2) The new command is in the same read/write mode as the previous one. This prevents the possibility of unerased areas of tape being left in ine IBG.

The controller must furnish the logic necessary to detect the preceeding conditions. "On-the-fly" operation results in a maximum time saving of one start/stop time per command (e.g., 30 msec per command at 12.5 ips ).

### 4.3.3.3 Write Data and Control Logic

The write data and control logic on the Write/Control PCBA controls the execution of all commands which involve the writing of data or erasing of data from tape, i.e., Write (normal), Write (edit), Write File Mark (WFM), Erase (variable length), and Erase (fixed length).

Figure 4-5 illustrates the sequence of events in the execution of a typical write command. Note that the write logic is activated after tape has ramped up to speed and the correct IBG has been written.

### 4.3.3.4 Write (Norm), Write (Edit)

The Write (Norm) and Write (Edit) commands are executed in an identical manner by the write logic. In the case of a Write (Edit) operation the EDIT command line is held true causing the OVW flip-flop to set. Setting OVW causes the write electronics in the selected transport to operate in the edit mode.

When DBY goes true (refer to Figure 4-5) the formatter write logic begins to generate a preamble data pattern consisting of four " 0 " bits followed by a "I" bit. This pattern is phase encoded, then written simultaneously onto the nine data channels on tape.

During the time period in which the last preamble bit (1) is being recorded, a WSTR pulse is issued to the controller.

On the trailing edge of WSTR the data appearing on WP, W0 - W7 is copied into the formatter, encoded, and then written onto tape immediately following the preamble "l" bit.


ARE SHOWN HIGH TRUE.

Figure 4-5. Phase Encoded Write Operation

The controller should use the trailing edge of the WSTR pulse to set the next byte of data on WP, W0 - W7. The formatter requires that the first bit be set up on the data lines before the first WSTR is issued and that the subsequent bits are set up within one-half of a character period after the trailing edge of WSTR.

The controller will set LWD true when the last data byte is set on WP, W0-W7. When the following WSTR pulse occurs the formatter samples LWD and will then enter a postamble sequence immediately following the writing of the last data byte.

The postamble pattern is a mirror image of the preamble and consists of a "one" bit followed by 40 "zero" bits. The postamble is phase encoded and written simultaneously on the nine tape tracks.

Shortly after the last postamble bit is recorded a Write Amplifier Reset (WARS) pulse is issued by the formatter. The WARS pulse is employed in some tape transport models to control write current turn-off at the end of an edit operation.

When operating with a transport utilizing a single stack head the postrecord delay is initiated immediately after the last postamble bit is recorded.

The write sequence is terminated in a different manner when operating with a dual stack transport. The post-record delay is not initiated immediately after the last postamble bit is recorded. The delay is initiated after the transport's read electronics has completed read-after-write check on the data just recorded. An internal waveform, REND, is utilized to indicate the end of a read-after-write operation.

Following the post-record delay, DBY goes false and a stop command is given to the transport. Finally, FBY is reset shortly after tape comes to rest.

### 4.3.3.5 Writing from BOT

The 1600 cpi PE format requires that tapes which are recorded in the PE mode be identified by a burst of alternate ones and zeros at the BOT marker. It is also required that the first record be written approximately 3 inches after the marker.

When writing from BOT the formatter generates an extra long prerecord delay. In a suitable time interval during the delay the PE identification burst is written consisting of a pattern of alternate ones and zeros (10101010) in the Parity channel. All other channels are erased.

Upon completion of the pre-record delay the tape is positioned approximately 3 inches past the BOT marker and the first record is now written in the normal manner.

### 4.3.3.6 Write File Mark

A file mark record consists of at least 80 flux reversals at 3200 frpi in Channels $P, 0,2,5,6$, and 7. Channels 1,3 , and 4 are dc-erased. The file mark is separated from the preceding record by approximately 3.75 inches and from the following record by a nominal IBG ( 0.6 inch).

The formatter generates a long pre-record delay equivalent to a 3.75inch IBG. The write logic then generates and encodes 40 preamble "zero" bits and records this onto Channels $P, 0,2,5,6$, and 7. This pattern is equivalent to 80 flux reversals at 3200 frpi. The postamble "one" bit is not recorded.

At the completion of the write file mark operation the command is terminated in the same manner as other write operations.

### 4.3.3.7 Erase (Variable Length)

The Erase (Variabie Length) is a dummy write command and is used to erase any desired length of tape. This operation is useful in applications which require the ability to erase individual records on a previously recorded tape.

In executing the Erase (Variable Length) command the formatter performs all operations of a normal write command except that the dummy data being transmitted from the controller to the formatter is not recorded. Therefore, a length of tape equivalent to the dummy record is erased. The LWD signal determines record length in the manner previously described.

### 4.3.3.8 Erase (Fixed Length)

The Erase (Fixed Length) command is a dummy write file mark command. When executed, a fixed length of tape (approximately 3.75 inches) is erased.

### 4.3.4 READ RECOVERY PCBA

The Read Recovery PCBA, illustrated in Figure 4-6, contains the logic necessary to perform the formatter function of read recovery, including Read Forward, Read Reverse (Normal), and Read Reverse (Edit). It also performs simultaneous read-after-write data checks when transports having dual stack heads are utilized.

The read recovery logic is activated by the control waveform RGATE from the Write/Control PCBA. RGATE goes true at the end of the prerecord delay. Upon reading a complete record, a REND pulse is transmitted back to the Write/Control PCBA which resets RGATE. The resetting of RGATE deactivates the Read Recovery PCBA.


Figure 4-6. Read Recovery PCBA, Simplified Block Diagram

### 4.3.4.1 Tracking Oscillator

The tracking oscillator is located on the Read Recovery PCBA. It compensates the read logic timing for instantaneous or average tape speed variations of both the transport which writes tape and the transport that performs the read function.

The tracking oscillator servos on one data channel such that its frequency is always a fixed multiple of the data rate. If a dropout occurs on the data channel the tracking function is automatically switched to another track.

### 4.3.4.2 Read Data Channel Logic

There are nine identical channels of read logic which operate independently of each other. Figure 4-7 illustrates a typical read data channel. Incoming data is routed to a circuit which either inverts the data or not, dependent on whether the transport is reading tape in the forward or reverse direction. The purpose of this is to ensure that any given flux transition on tape appears as the same change in signal polarity.

The remainder of the read recovery logic operates independently of tape direction.

The output of the inverter circuit is fed to a data decoder whose purpose is to distinguish each bit cell from the next and to decode the data contained within each cell.

Associated with the decoder is an envelope detector which continuously senses the presence (or absence) of data. A dropout detector monitors the data decoder during certain portions of each record and sets a flag if dropout occurs.


Figure 4-7. Read Data Channel Logic

The decoder is forced to lock onto the correct signal edge during the first period of the preamble by the NLO signal. During the same period the tracking oscillator will track onto the instantaneous data rate from its center frequency.

When lockon is achieved, NLO is released and the dropout detector is enabled. False preamble checks are now made and the logic then waits for the first "one" bit. When received, the "one" bit is interpreted as being the "one" bit written at the end of the preamble and will cause the SYNC flip-flop to set. All following bits until postamble detection will be interpreted as data bits.

The first data bit is copied into a 4-bit skew buffer. The control register simultaneously shifts left one place to record the occurrence. If this bit is still present when the second bit arrives, the second bit will be copied into the second position of the buffer. The a mount of skew buffering actually used during a data transfer depends upon the combined write and read misalignments between the 9 channels and is typically less than half of the 4 bits provided for by the formatter. In the case of excessive skew a buffer overflow detection circuit will operate if the capacity of the skew buffer is exceeded.

A COPY pulse is issued when the read control logic detects that all 9 channels have a bit ready. This causes the first byte of data (now in parallel) to be copied into the first stage of the buffer and the contents of the first stage to be copied into the second stage, etc. Simultaneously, each of the skew buffers and control registers are shifted right one place to make room for new data.

### 4.3.4.3 Read Logic Control

The Read Logic Control circuits exercise overall control over the Read Recovery PCBA. Refer to Figure 4-6 for the following discussion.

### 4.3.4.4 Sequencing and Timing

This portion of the Read Logic Control circuits detect the presence of data from tape and supervises the sequence of events necessary to read a record. Functions include lock-on, timing for preamble and postamble tests, detection of data available in the skew buffers, postamble detection, and end of record detection (REND).

### 4.3.4.5 Error Detection

During a read operation a comprehensive set of tests are made to ensure that each record meets 1600 cpi format requirements and that the data is error free. These tests are as follows.
(1) Single channel dropout
(2) Multi-channel dropout
(3) False preamble detection
(4) False postamble detection
(5) Buffer overflow
(6) Parity error without associated channel dropout

In the case of a single channel dropout, error correction is performed automatically. Data from the channel suffering a dropout is discarded and replaced by regenerated data which has been computed on the basis of data on the other 8 channels together with the Parity circuits. Interface waveform CER indicates to the controller that error correction is taking place.

All other error conditions are not correctable and will result in a hard error indication (HER) to the controller. Note that for cases (2) through (5) transmission of data to the controller ceases immediately upon detection of the error. For case (6), data transmission will continue and each byte in error will be labelled by a pulse on HER at the time the corresponding RSTR is issued.

### 4.3.4.6 File Mark Detection

A test for file mark is made at the time lock-on is removed - approximately midway through the preamble. If the record contains data in Channels P, 0 , and 5, or Channels 2, 6, and 7 with Channels 1, 3, and 4 erased, the record will be recognized as being a file mark. Interface line FMK indicates to the controller that a file mark has been detected.

### 4.3.4.7 Ident Detection

When reading off BOT a test is automatically made to verify the presence or absence of a 1600 cpi identification burst at the BOT marker. As the BOT tab moves over the read head a control signal (IDG) generated in the Write/Control PCBA goes true and activates the envelope detector portion of the read data channels.

Shortly afterwards the TEST ID line is pulsed and samples the state of the envelope detectors. If Channei $P$ contains data and ail other channeis are dc-erased, the IDENT interface line is pulsed.

For transports having a dual stack head, IDENT detection is also operative when writing from BOT.

### 4.3.4.8 Read Waveforms

Waveforms for a typical read operation are shown in Figure 4-8.


NOTE: FOR CONVENIENCE ALL
WAVEFORMS ARE SHOWN
HIGH TRUE.
Figure 4-8. Phase Encoded Read Operation Illustrating Error Correction for Last Two Data Bytes

### 5.1 INTRODUCTION

This section consists of a detailed description of the operation of the formatter logic PCBAs, oscillator, and power supply assemblies. Relevant schematic and assembly drawings are contained at the end of Section VII. Reference should also be made to the Theory of Operation, Section IV, for a discussion at the block diagram level.

Before proceeding, it will be useful to list some of the conventions that have been adopted concerning waveform names, logic levels, and logic symbols.
5.1.1 INTERNAL FORMATTER SIGNALS

The formatter logic levels are 0 v and +4 v (approximately).

The basic waveform names within the formatter have been chosen to correspond to the high-true condition (e.g., the waveform WRT is at +4 v when writing, and at $0 v$ when not writing).

The inverse waveform (low-true equivalent) usually retains the same basic name, but is prefixed by the letter ' N ', e. g.,

| WRT | NWRT |  |
| ---: | :---: | :--- |
| +4 v | 0 v | when writing |
| 0 v | +4 v | when reading |

Logic signals which perform gating functions are identified at the gate in the form which will satisfy the gate logic.

### 5.1.2 INTERFACE SIGNALS

All signals on the Controller/Formatter and Formatter/Transport interfaces are low-true with signal levels of $+3 v$ false, and $0 v$ true. The false level of +3 v is determined by a $220 / 330$-ohm resistor chain which terminates each line at the receiver end.

Interface waveform names are always prefixed by the letter ''I', e.g., IWRT.

### 5.1.3 LOGIC ELEMENTS AND SYMBOLS

The formatter logic is designed around the TTL 7400 series, and DTL 800 series of integrated circuit (IC) elements. The ICs on each PCBA are arranged in a grid array with each location identified by row (letter) and column (number). The symbol for each logic element includes the appropriate grid reference and identifies each input and output pin.

Two different types of gating elements are employed; the high-true NAND, and the high-true NOR. Both types consist of a gating function followed by an inversion.

The high-true NAND (e.g., 7400, 7420, 7440, 844) can be used as a NAND gate for high-true inputs, or as a NOR gate for low-true inputs. Similarly, the high-true NOR (e.g., 7402) can be used as a NOR gate for high-true inputs, or as a NAND gate for low-true inputs.

The logic symbols shown on the schematic correspond to the logic function that each gate provides in the circuit. Figure 5-1 illustrates the logic symbols for the 7400 and 7402.

Further descriptions in this manual will refer to gates simply as NOR or NAND, without regard to signal polarity. The presence of absence of circles (state indicators) at the gate inputs indicate the element type.

Also, when it is necessary to refer to a particular element or to a signal having no waveform name, it will be identified by the appropriate output pin number (e.g., C3/3).

Other conventions, illustrated in Figure 5-2, are a double line on the symbol to indicate heavy drive capability. A cross at the output is added to indicate an open collect output.


Figure 5-1. Logic Symbols, 7400 and 7402


Figure 5-2. Logic Symbols, 844, 7440, and 7416

The power supply assembly is mounted on the left side of the formatter and generates a dc supply of +5 v at 8 amps to drive the formatter logic PCBAs. The assembly is completely self-contained, and can be separated from the rest of the formatter by removal of 4 screws on the center card support.

Major components such as the transformer, bridge rectifier, power switch, etc., are mounted directly to the side support. These components are wired together and connect to a printed circuit board through two molex connectors, Pl and P2. Transformer taps are provided for line voltages in the range $100 \mathrm{v}-250 \mathrm{vac}$. Figure 5-3 illustrates the circuitry and transformer tap connections.

| TERMINAL CONNECTORS FOR LINE VOLTAGE VARIATIONS |  |  |
| :---: | :---: | :---: |
| LINE VOLTS | LINE INPUT | CONNECT |
| 100 | 2 And 3 | 2 T0 6 AND 3 TO 7 |
| 115 | 2 AND 4 | 2 T0 6 AND 4 TO 8 |
| 125 | 1 AND 4 | 1 TO 5 AND 4 TO 8 |
| 200 | 2 AND 7 | 3 T 06 |
| 210 | 1 AND 7 | $3 T 06$ |
| 220 | 1 AND 7 | 3105 |
| 230 | 2 AND 8 | 4 T 6 |
| 240 | 1 AND 8 | 4106 |
| 250 | 1 AND 8 | 4 T0 5 |



Figure 5-3. Chassis Mounted Power Supply Components

### 5.2.1 POWER SUPPLY PCBA

The power supply printed circuit board is mounted on the formatter power supply assembly. Schematic No. 101335 and Assembly No. 101336 should be referred to for the discussions which detail the functions of the formatter PCBA in the following order.
(1) $+5 v$ Regulator
(2) Overcurrent Protection
(3) Overvoltage Protection
(4) Logic Enable

### 5.2.1.1 +5 v Regulator

The +5 v regulator is a switching regulator which converts unregulated +20 v to regulated +5 v . The switching is performed by $Q 8$ and its drivers Q5, Q6, and Q7. The +SENSE and -SENSE are tied to the +5 v and ground lines respectively at the load for remote sensing. The voltage across the load is compared with a reference voltage generated by the zener diode CR3 and divided by potentiometer R4. When the voltage on the base of Q4 is less than the voltage on the base of Q 2 the voltage comparator (composed of Q2, Q3, and Q4) will turn on the switching transistor Q8. The LC filter action of choke Ll and comparator C7 smoothes the pulse waveform (see Figure 5-4). The voltage capacitor has a small amount of hysteresis (about 80 mv ) so that the output voltage must increase to 5.04 v before Q8 will be turned off, and must decrease to 4.96 v before $Q 8$ will be turned on again.

### 5.2.1.2 Overcurrent Protection

Current to the load is sensed across R22 by Q9. The values of R20 and R23 are selected such that Q9 will turn on when the current to the load exceeds 9 amps. The conduction of $Q 9$ causes SCR1 to fire, which removes the base drive from Q6, turning Q8 off.


Figure 5-4. Switching Regulator Waveforms

It is important to note that the supply will not restart automatically when the overload condition is removed. It is necessary to turn off ac power for approximately 1 minute before turning power on again. This is the time required for C2 and C3 to discharge and remove the holding current from SCR1.

### 5.2.1.3 Overvoltage Protection

If the output voltage to the load exceeds 7.5 v the supply fuse F 2 will open removing the unregulated +20 v supply from the regulator. A zener diode, CR13, generates a voltage 6.8 v lower than the output voltage at the gate of SCR2. If the output voltage exceeds 7.5 v SCR2 is turned on, causing fuse F2 to open. When the reason for the overvoltage has been corrected the fuse must be replaced.

### 5.2.1.4 Logic Enable (PSEN)

The logic enable signal, PSEN, is used to reset all formatter logic to the quiescent state. This is done while the $+5 v$ supply is being established after power is applied, and while the supply is decaying after power turns off. This ensures that the logic is in a defined state after power on, and that no spurious signals are sent to the transport logic.

When ac power is applied, the regulated output builds up to +5 v causing Cll to charge through R24 and R27. When the voltage on Cll reaches 2. 5 v the voltage on the base of $Q 10$ will be greater than the +3 v on the base of Q1l. Q10 and Q12 will then turn on causing the output PSEN to go to +4 v approximately 0.12 second after power is applied.

A loss of ac power is detected by Q10 when the voltage on C8 and C9 drops below +13 v . This occurs after the absence of one-half cycle of ac power and causes Q12 to turn off and the PSEN output to go to 0 v , resetting the formatter logic.

### 5.3 FIXED OSCILLATOR

A fixed frequency oscillator subassembly is used on the NRZI PCBA and the PE Write/Control PCBA. This oscillator consists of an etched board approximately 2.5 inches square which is attached to the PCBA by four nylon standoffs. Interconnections between the oscillator and PCBA are made by a flat cable and a 14 -pin IC connector which mates with J4 on the PCBA. The subassembly can be easily removed for repair or replacement.

The oscillator generates a fixed frequency clock that controls all basic timing within the formatter. The frequency of the oscillator is controlled by a 10 -turn potentiometer and is adjusted according to tape speed. For the NRZI PCBA, the oscillator is set to 18 times the data rate at 800 cpi ;
for the PE Write/Control PCBA it is set to 6 times the data rate at 1600 cpi, e.g.,

NRZI

$$
\begin{aligned}
f & =18 \times 800 \times \mathrm{S} \times 10^{-3} \\
& =14.4 \mathrm{~S}
\end{aligned}
$$

where

$$
\begin{aligned}
& \mathrm{f}=\text { frequency in } \mathrm{kHz} \\
& \mathrm{~S}=\text { tape speed in } \mathrm{ips}
\end{aligned}
$$

For a tape speed of 37.5 ips

```
    f = 14.4 人 37.5 = 540 kHz, for NRZI PCBA
    f = 9.6 < 37.5 = 360 kHz, for PE Write/Control PCBA
```

There are two different fixed oscillator assemblies. Schematic and assembly drawings relevant to the companion formatter are included in Section VII of this manual. Reference should be made to the schematic and assembly drawings for the following discussions.

The Single Speed Fixed Oscillator (Schematic 102095 and Assembly 102096) is used when all transports attached to the formatter are of the same speed.

The Dual Speed Fixed Oscillator (Schematic 101994 and Assembly 101995) is used when transports of two different tape speeds are attached to the formatter. The condition of the transport configuration line, ISPEED, selects one oscillator circuit or the other.

Each oscillator assembly is versioned to cover tape speeds in the range of 6.25 to 75 ips .

The basic oscillator circuit is similar for both assemblies. It consists of an emitter-coupled multivibrator circuit composed of transistors Ql and Q2. Operating frequency of the circuit is determined by components C2, R5, and potentiometer R4. Typical waveforms for this circuit are shown in Figure 5-5. The waveform appearing at the emitter of $Q 2$ is amplified and inverted by Q3 to form the output clock waveform.

The dual speed oscillator (Assembly 101995) contains a second oscillator circuit composed of Q5, Q6, and adjustment potentiometer R17. The outputs of the two oscillators are ORed together at the base of Q3.

The incoming control waveform, SPEED, disables one oscillator or the other by opening the emitter return of Q2 or Q6. The SPEED line is high-true at this point; hence oscillator $Q 1, Q 2$ corresponds to the higher tape speed (and frequency), and oscillator Q6, Q7 corresponds to the lower tape speed (and frequency).


Figure 5-5. Fixed Oscillator Waveforms

## TRACKING OSCILLATOR

A tracking oscillator subassembly is used on the PE Read Recovery PCBA. This oscillator consists of an etched board approximately 2.5 inches square which is attached to the PCBA by four nylon standoffs. Interconnections between the oscillator and PCBA are made by a flat cable and a 14 -pin IC connector which mates with J4 on the PCBA. The subassembly can be easily removed for repair or replacement.

The tracking oscillator controls all timing on the Read Recovery PCBA. It operates in conjunction with control logic on the Read Recovery PCBA, and generates a clock waveform whose frequency is always $24-1 / 2$ times the instantaneous data rate of the phase mode read signals. In effect, the oscillator tracks tape speed and allows the read logic to compensate for average and instantaneous speed variations of the transport reading the tape.

When read signals are absent, the oscillator reverts to its center frequency at approximately the center of the tracking range. The center frequency, fc, is controlled by a l0-turn potentiometer, and is initially adjusted according to the nominal tape speed, as follows.

$$
\begin{aligned}
\mathrm{fc} & =24-1 / 2 \times 1600 \times \mathrm{S} \times 10^{-3} \\
& =39.2 \mathrm{~S}
\end{aligned}
$$

where

$$
\begin{aligned}
& \mathrm{fc}=\text { center frequency in } \mathrm{kHz} \\
& \mathrm{~S}=\text { tape speed in ips. }
\end{aligned}
$$

For example, at a tape speed of 37.5 ips

$$
\begin{aligned}
\mathrm{fc} & =39.2 \times 37.5 \\
& =1470 \mathrm{kHz}
\end{aligned}
$$

There are two different tracking oscillator assemblies. Schematic and assembly drawings relevant to the companion formatter are included in Section VII of this manual; reference should be made to these drawings for the following discussions.

The Single Speed Tracking Oscillator (Schematic No. 102093 and Assembly No. 102094) is used when all transports attached to the formatter are of the same speed.

The Dual Speed Tracking Oscillator (Schematic No. 101989 and Assembly No. 101990 ) consists of two independent tracking oscillator circuits and is used when transports of two different tape speeds are attached to the formatter. The condition of the transport configuration line, ISPEED, selects one oscillator circuit or the other.

Each oscillator assembly is versioned to cover tape speeds in the range of 6.25 to 75 ips.

The circuit used is essentially the same for both assemblies; the following discussion applies to both assemblies.

The basic oscillator is an emitter-coupled multivibrator circuit consisting of transistors Q1 and Q2. Frequency is determined by components C2, R4, and potentiometer R5, and also by the dc tracking voltage applied to the base of Q1. The waveform appearing at the emitter of Q2 is amplified and inverted by Q3 to form the output clock waveform. Typical multivibrator waveforms are shown in Figure 5-6.

The tracking voltage, $\mathrm{V}_{\mathrm{T}}$, is varied by charging or discharging capacitors Cl and C5 under the control of two external waveforms, NER1 and NER2. The control waveforms are generated on the Read Recovery PCBA, and are used to servo the oscillator frequency in such a manner that there are


TRACKING VOLTAGE $V_{T}$ AND OUTPUT FREQUENCY


Figure 5-6. Tracking Oscillator Control Waveforms
more than 24 and less than 25 output clock pulses for each phase mode data cell. The oscillator frequency will therefore average 24.5 times the instantaneous data rate.

When NER 1 is at 0 v , capacitors C1, C5, and C6 begin to discharge through R12 causing the oscillator frequency to decrease. When NER2 is at 0 v , C 2 , C5, and C6 begin to charge through R11 causing the oscillator frequency to increase.

The tracking range is defined by a voltage divider consisting of R1 and R2, and clamp diodes CR1 and CR2. RI and R2 define a voltage of 1.6 v , and the diodes limit excursions of $V_{T}$ to within one diode drop of this figure. Hence,

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{T}}(\max )=1.6+0.7=2.3 \mathrm{v} \\
& \mathrm{~V}_{\mathrm{T}}(\min )=1.6-0.7=0.9 \mathrm{v}
\end{aligned}
$$

This results in a tracking range of approximately $\pm 25$ percent above the center frequency.

When no data are being read, the formatter control logic holds both NERI and NER2 to 0 v . R11 and R12 now act as a voltage divider and define a voltage, $\mathrm{V}_{\mathrm{T}}$ (center), that determines the oscillator center frequency. The ratio of Rll to R12 is chosen so that this is at approximately the center of the tracking range ( $\sim 1.6 \mathrm{v}$ ).

The maximum tracking rate is determined by components Rll, Cl, C5, when tracking upwards in frequency, and by R12, C1, C5, when tracking downwards in frequency. These rates are made equal and are chosen to provide the best overall system tolerance for ISV amplitude, ISV frequency, and for differences in average tape speed. A tracking rate of approximately 10 percent in 35 character periods is used on all tracking oscillators. Typical operation of the tracking oscillator is shown in Figure 5-7.


Figure 5-7. Operation of Tracking Oscillator

## 5.5

## PE WRITE/CONTROL PCBA

The Write/Control PCBA is one of two logic board assemblies employed in the PE Formatter. For discussion of this PCBA refer to Schematic No. 101385 and Assembly No. 101386; Figure 5-8 illustrates the placement of each connector and test point on the PCBA.

The Write/Control PCBA contains the logic used to write PE data onto tape and provides the various control and timing functions required by the formatter. Another logic assembly, the Read Recovery PCBA, contains all logic associated with reading PE data.

Both the Write/Control PCBA and the Read Recovery PCBA are employed in formatters having full read/write capability. For a Read Only formatter, both PCBAs are used but the write logic is omitted from the Write/Control PCBA. For a Write Only formatter, only the Write/ Control PCBA is required.

The Write/Control PCBA performs the following major logic functions.
(1) Formatter and transport address selection.
(2) Status and configuration reporting of the selected transport to the controller.
(3) Interpretation and storage of various formatter commands.
(4) Provides the basic control and timing required for the execution of commands including the interchange of control signals with the Read Recovery PCBA.
(5) Write control logic.
(6) Encodes write data, preamble, and postamble patterns into phase encoded form for transmission to the transport.

Schematic 101385 (sheet l of 6) illustrates the physical layout of the PE Write Control PCBA. Interconnections to the controller and transport


Figure 5-8. PE Write/Control PCBA, Test Point and Connector Placement
interfaces are made through two 100-pin edge connectors, Jl and J2, respectively. Jl also carries local control signals between the Write/Control PCBA and the Read Recovery PCBA. It is important to note that pin connections at Jl and J2 are reversed at the external formatter interface connectors. For example, a signal on J1-A3 appears on J101-B3 or J103-B3 at the external connectors. Sheet 2 of 6 of Schematic 101385 provides identification of the signals present at Jl and J2 as referenced in the text.

Ground and +5 v power connections are made through J 1 and J 2 in parallel. Pins B48, B49, and B50 supply the +5 v ; pins A48, A49, and A50 are used for ground. The PCBA draws approximately 2-1/4 amps from the +5 v supply.

A removable fixed oscillator assembly is mounted at the front left of the PCBA and mates with a 14 -pin IC connector, J4. The oscillator generates a clock waveform which controls the timing of all PCBA waveforms.

Selection of the internal/external Write Parity option is made on a jumper platform assembly which mates with the IC connector, J6. Other jumpers on this platform are used to ground the transport configuration lines as required when the formatter is dedicated to a particular transport type.

Four different versions of the Write/Control PCBA, Assembly No. 101386, are required to cover the various formatter applications.
(1) Assembly 101386-01 - Standard version. This version consists of a PCBA with a full complement of ICs and is used in single, read/write, and write only formatters.
(2) Assembly 101386-02 - Controller interface terminators omitted. This version is used in dual PE/NRZI formatters which have separate transport interface ports.
(3) Assembly 101386-03 - Controller and transport interface terminators omitted. This version is used in dual PE/ NRZI formatters having a common transport interface port.
(4) Assembly 101386-04-Write logic omitted. This version is used for single read-only formatters. In this version two other jumpers, $W 1$ and W 2 , are added to the PCBA. These jumpers provide grounds for signal lines that would otherwise be floating.

### 5.5.1 FORMATTER AND TRANSPORT ADDRESS SELECTION, CIRCUIT DESCRIPTION

The formatter address is pre-selected by a 3-position switch, S1 (sheet 3 of 6 , zone H7) on the Write/Control PCBA. The first switch position is an "off" position in which the formatter will not recognize any address. The second and third positions correspond to an address of " 0 " and " 1 ", and are wired to the appropriate polarity of the formatter address line, IFAD.

When the address specified by the controller agrees with the switch setting, the switch output FSLT (formatter selected) goes high and the formatter is connected to the controller. FSLT, and its inverse NFSLT, are routed to various parts of the logic to perform the required gating.

When selected, the formatter routes the transport address lines ITAD0 and ITADI (sheet 3 of 6, zone G8) to four gated driver elements. These drivers decode the individual transport select lines, ISLT0-3, as follows.
ITAD0 ITADI Select Line

| 0 | 0 | ISLT0 |
| :--- | :--- | :--- |
| 0 | 1 | ISLT1 |
| 1 | 0 | ISLT2 |
| 1 | 1 | ISLT3 |

By virtue of the coding, only one of the four select lines can be true at a time. When the formatter is not selected, transport 0 (ISLT0) is always selected.

Another input to the drivers, PSEN (power supply enable) (sheet 3 of 6 , zone G8) causes all select lines to be disabled when power is applied or removed from the formatter. This prevents the transports from responding to spurious signals which might occur on other interface lines during this period. Resistor R74 provides a load for the transistor that generates PSEN. Additionally, it serves as a ground to disable the formatter in the case of a broken cable.

### 5.5.2 TRANSPORT STATUS AND CONFIGURATION LINES, CIRCUIT DESCRIPTION

Status and configuration information from the selected transport is reported to the formatter on the following lines.
(1) Status: IRDY, IONL, IRWD, IFPT, ILDP, IEOT.
(2) Configuration: INRZ, ISGL, ISPEED

The three configuration lines (sheet 3 of 6 , zone $C 6$ ) are provided with ground jumpers at J6 which allow the formatter to be dedicated to a particular transport type.

Each of the status and configuration lines is gated with NFSLT (formatter selected) (sheet 3 of 6 , zone H6) then retransmitted through a driver element to the controller interface. When necessary, the inverse waveform is generated for internal formatter use.

### 5.5.3 RESET (RST)

A general reset waveform, RST, is formed by the 4-input gate, A8/8 (sheet 3 of 6, zone E7). When true, this signal causes all control logic in the formatter to be dc reset to the inactive state. This reset occurs if any one or more of the gate inputs is low, as follows.
(1) FSLT - when the formatter is not selected.
(2) NNRZ - the selected transport is not phase mode.
(3) PSEN - power is being applied to or removed from the formatter.
(4) FEN - the formatter is being reset by the controller.

Capacitor C26 provides filtering of high-frequency noise transients (less than 500 nanoseconds) which could be picked up at the interface on IFAD, IFEN, and INRZ when the system is operated in a heavy noise environment.

### 5.5.4 CLOCK LOGIC

Included on the Write/Control PCBA is a fixed oscillator assembly which generates a clock waveform that controls all timing on the PCBA. The frequency is set to 6 times the phase mode data rate at 1600 cpi .

$$
\begin{aligned}
\mathrm{f} & =6 \times 1600 \times 10^{-3} \times \mathrm{S} \\
& =9.6 \mathrm{~S}
\end{aligned}
$$

where

$$
\begin{aligned}
\mathrm{f} & =\text { frequency in } \mathrm{kHz} \\
\mathrm{~S} & =\text { tape speed in ips }
\end{aligned}
$$

A description of the various fixed oscillator assemblies (single and dual speed) and the relevant schematic and assembly identification number is contained in Paragraph 5.3.

The oscillator output, CLKS, is applied to a 3-stage counter that divides the input by six. The first two stages, CCTR 0 and CCTR1, divide by three, and the third stage toggles CCTR1 for a further divide by two.

Typical waveforms are illustrated in Figure 5-9. The falling edge of ODD marks the boundary between adjacent phase mode data cells. Waveform ODD is true during the odd half of each bit cell, and the inverse, NODD, is true during the even half.


Figure 5-9. Clock Waveforms

CCTR1 and ODD are gated together at B8/8 (sheet 4 of 6, zone D2) and the result is re-inverted to form CCLK (character clock). CCLK is used to clock all timing and control flip-flops on the PCBA.

Another waveform, WCLK (write clock) (sheet 4 of 6 , zone Cl) is generated in a similar manner by gating CLKS, NCCTR0, CCTR1, and WCN6. The first three inputs define a pulse at the end of each half cell period, and the fourth, WCN6, enables the output during certain parts of a write command. This waveform clocks the register which encodes write data into phase mode form.

### 5.5.5 FORMATTER COMMANDS

The Rewind (IREW) and Off-line (IOFL) commands differ from other formatter commands in that they are obeyed by the transport logic and do not cause the formatter to go busy. The IREW and IOFL lines (sheet 3 of 6 , zone F8) are gated with NFSLT and retransmitted to the transport interface on IRWC and IOFC, respectively.

The controller initiates other commands by setting a group of coded command lines to the required state and pulsing IGO. Coding for the various commands is shown in Table 3-1.

IGO (sheet 4 of 6, zone G8) is gated with DCN5 (formatter ready for new command) and RDY (selected transport ready), then inverted to form the GOP (GO pulse). GOP is a high-true pulse that is connected to the clock inputs of a 7 -stage command register (sheet 3 of 6 , zone H2). On the falling edge of GOP each command line is copied into a corresponding register stage. The command remains stored in the register until it is either overwritten by the next command, or the register is dc reset by NRST.

Outputs from the command register control the various formatter operations, and in some cases serve as control signals to the transport interface (ISWS, IREV, IOVW, IRTH1, and IRTH2).

Initial synchronization with CCLK is performed by flip-flops GO1, GO2 (sheet 4 of 6, zone H6) and DCN5. Typical waveforms are shown in Figure 5-10. GOl is clocked true by the falling edge of GOP and causes GO2 to set on the trailing edge of the next CCLK pulse. One clock time later, DCN5 sets and GO2 is reset via the K input. DCN5 now dc resets GOl and disables GOP, preventing the formatter from recognizing any further commands until the current command is completed. Thus, GO2 consists of a single pulse, one clock period wide at the beginning of each formatter command.


Figure 5-10. Command Initiation Waveforms

### 5.5.5.1 Delay Logic

All commands (except Rewind and Off-line) are executed as follows.
(1) A pre-record delay is generated during which time the tape ramps up to speed and traverses the IBG.
(2) Data transfer then takes place under the control of the read and/or write logic.
(3) On completion of the command, a post-record delay is generated which determines head positioning in the IBG after the record.
(4) Finally, a rampdown delay is generated during which the tape decelerates to rest.

Different pre- and post-record delays are required for the various formatter commands. All delays are scaled to the required tape speed by selecting the appropriate oscillator frequency. Table 5-1 lists these delays and shows specific values at a number of common tape speeds.

Table 5-1
Formatter Delays

|  | Delay | $\begin{aligned} & \text { Control } \\ & \text { Flip- } \\ & \text { Flop } \end{aligned}$ | Gate | Tape Speed (ips) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 6.25 | 12.5 | 18.75 | 25 | 37.5 | 45 | 75 |
| Pre- <br> Record Delays (msec) | Read from BOT <br> Write from BOT <br> Read Fwd or Rev <br> Write (Single Stack) <br> Write (Dual Stack) <br> Write File Mark | DCNl <br> DCN1 <br> DCN2 <br> DCN2 <br> DCN2 <br> DCN2 | C6/6 <br> C6/8 <br> D7/6 <br> D6/8 <br> D6/6 <br> D7/8 | $\begin{array}{r} 255.6 \\ 1023.6 \\ 51.0 \\ 89.4 \\ 67.2 \\ 614.4 \end{array}$ | $\begin{array}{r} 127.8 \\ 511.8 \\ 25.5 \\ 44.7 \\ 33.6 \\ 307.2 \end{array}$ | $\begin{array}{r} 85.2 \\ 341.2 \\ 17.0 \\ 29.8 \\ 22.4 \\ 204.8 \end{array}$ | $\begin{array}{r} 63.9 \\ 255.9 \\ 12.7 \\ 22.3 \\ 16.8 \\ 153.6 \end{array}$ | $\begin{array}{r} 42.6 \\ 170.6 \\ 8.5 \\ 14.9 \\ 11.2 \\ 102.4 \end{array}$ | $\begin{gathered} 35.5 \\ 142.2 \\ 7.08 \\ 12.4 \\ 9.33 \\ 85.3 \end{gathered}$ | $\begin{gathered} 21.3 \\ 85.3 \\ 4.25 \\ 7.45 \\ 5.6 \\ 51.2 \end{gathered}$ |
| PostRecord Delays (msec) | Read Fwd <br> Read Rev <br> Read Rev (Edit) <br> All Write Commands | DCN3 <br> DCN3 <br> DCN3 <br> DCN3 | $\begin{aligned} & \mathrm{C} 5 / 6 \\ & \mathrm{D} 5 / 6 \\ & \mathrm{D} 5 / 8 \\ & \mathrm{C} 5 / 8 \end{aligned}$ | $\begin{array}{r} 0.3 \\ 12.6 \\ 22.2 \\ 12.6 \end{array}$ | $\begin{gathered} 0.15 \\ 6.3 \\ 11.1 \\ 6.3 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 4.2 \\ & 7.4 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 0.075 \\ & 3.15 \\ & 5.55 \\ & 3.15 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 2.1 \\ & 3.7 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 0.042 \\ & 1.75 \\ & 3.08 \\ & 1.75 \end{aligned}$ | $\begin{aligned} & 0.025 \\ & 1.05 \\ & 1.85 \\ & 1.05 \end{aligned}$ |
|  | Rampdown Delay (ms) | DCN4 | D4/6 | 76.8 | 38.4 | 25.6 | 19.2 | 12.8 | 10.67 | 6.4 |


| Phase Mode Data Rate (kHz) | 10 | 20 | 30 | 40 | 60 | 72 | 120 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| Fixed Oscillator Frequency (kHz) | 60 | 120 | 180 | 240 | 360 | 432 | 720 |
| Transport Start/Stop Ramp (msec) | 60 | 30 | 20 | 15 | 10 | 8.3 | 5 |

The delays are generated by a counter circuit consisting of four control flip-flops (DCN1-4) (sheet 4 of 6, zone F3-6), a 16-bit ripple counter (DCTR1-16 (sheet 4 of 6, zone A3-7), a number of decoding gates, and associated logic. DCN1 is used for generation of the long pre-record delays associated with reading or writing from BOT, and DCN2 for the normal pre-record delays. DCN3 and DCN4 control the post-record and rampdown delays, respectively.

The gates decode counts equivalent to the various delays and are selected by suitable inputs from the control flip-flops and command register. Only one gate can be enabled at a time. The gate outputs are ORed together then connected to the $J$ input of flip-flop DP (sheet 4 of 6 , zone C4).

The ripple counter is initially clamped to the reset state by a false signal on DCNT (sheet 4 of 6, zone B3). When one of the control flip-flops is set, the 4 -input gate C8/6 (sheet 4 of 6 , zone B3) goes true and sets DCNT. The counter is now enabled and proceeds to count CCLK pulses (one every PE data cell) until the required delay has been accomplished.

When the required count is reached, the selected gate operates and a pulse is generated on DP during the following clock time. The counter is immediately reset by NDP on C3/1 (sheet 4 of 6, zone A8) and the control flip-flop is reset at the end of the same clock time. DCNT now goes false, re-applying the clamp to the counter, and the delay cycle is completed.

The counter circuit is also used to generate the 40 -bit preamble and postamble patterns required during write operations. Control waveform (WCNl+5) (sheet 4 of 5, zone C4) and decoding gate D4/8 are used in this case.

### 5.5.6 COMMAND EXECUTION, CIRCUIT DESCRIPTION

Refer to Figure 5-11 in conjunction with Schematic 101385 for the following description. Upon receipt of a command, NGO2 causes either DCN1 or DCN2 to set, depending on whether or not the tape is at Load Point. The pre-record delay is then generated as described in Paragraph 5.5.5.1. The DP pulse for this delay is gated through B5/8 (sheet 4 of 6, zone F4), E8/4, and B6/4, to form the waveforms SP and SWP. SP consists of a pulse at DP time which marks the end of the pre-record delay for all commands. SWP is a similar waveform for write commands only.

At this time either the Read Recovery PCBA is enabled by IRGATE, or the write logic is enabled by SWP, and the required data transfer takes place. When operating with a transport utilizing a dual stack head, both the read and write logic are enabled simultaneously, and a read-afterwrite data check takes place.

The end of data transfer is signalled by a pulse on REND (read end) or WEND (write end) from the read or write control logic. The combination AND/OR GATE B5/6 (sheet 4 of 6 , zone G4) selects one or the other of these signals to initiate the post-record delay, as follows.
(1) WEND
(a) Single Stack. All write commands.
(b) Dual Stack. Erase commands only.
(2) REND
(a) Single Stack. All read commands.
(b) Dual Stack. All read and write commands, except erase.

During a read-after-write operation, the waveform NWCN7 at B5/3 (sheet 4 of 6 , zone G4) inhibits any spurious REND pulse that could occur (because of tape dropouts, etc.) until the complete record has been written.


Figure 5-11. Command Timing

B5/6 now sets DCN3 via the present input, and the appropriate postrecord delay is generated. At the end of this delay DCN3 and the counter are reset, and DCN4 is set by B6/13 (sheet 4 of 6, zone F3). The rampdown delay is now generated during which the tape decelerates to rest. At the end of this period, execution of the current command has been completed, and the logic reverts to the idle state until the next command is received.

### 5.5.6.1 Control Waveforms

Flip-flops DCN5 (sheet 4 of 6, zone G4) and DCN6 assist in the generation of other formatter waveforms. DCN5 is set by GO2 at the beginning of a command, and reset at the end of the post-record delay. It represets the times during which tape motion is required. DCN6 is set at the end of the pre-record delay, and reset at the end of the rampdown delay.

The following waveforms are derived from DCN5 and DCN6.
(1) FBY (Formatter Busy) (sheet 4 of 6, zone Gl). Formed by ORing GOl, DCN5, and DCN6 at B7/8. FBY goes true coincident with the trailing edge of GO and remains true until the command has been fully executed. The controller will normally make use of this waveform to inhibit further commands. It can also be used to verify that a command has been accepted by the formatter logic.
(2) DBY (Data Busy) (sheet 4 of 6, zone Gl). DCN5 and DCN6 are gated at C7/13 to form this waveform. DBY goes true when the read or write data transfer begins, and resets when a stop command is given to the transport. The trailing edge of this waveform informs the controller that the transfer is complete, and that all errors have been reported.
(3) RGATE (Read Gate) (sheet 5 of 6 , zone Cl). This is the enable signal to the Read Recovery PCBA. RGATE is formed at E2/6 and D2/6 by gating DBY, NDCN3, and the output of C3/6. It is true from the end of the prerecord delay to the beginning of the post-record delay for all read commands (single or dual stack), and for write commands on a dual stack head (read-after-write).
(4) SFC and SRC (Tape Motion Commands) (sheet 3 of 6, zone Hl$)$. SFC and SRC are formed by gating DCN5 with the appropriate polarity of the Forward/Reverse command flip-flop at C7/10 and C7/4, respectively. SFC causes forward tape motion, and SRC causes reverse tape motion.

### 5.5.6.2 On-the-Fly Operation

The controller may issue a new command to the formatter during the rampdown delay (after DBY has gone false) provided that the new command is in the same read/write and forward/reverse status as the previous one. The controller must furnish the logic necessary to detect these conditions. This results in a time saving of up to one ramp time (the rampdown delay) per command. Figure 5-12 illustrates the waveforms encountered during an on-the-fly operation.

In this mode DCN4 (sheet 4 of 6, zone F3) and DCN6 are still set when the new command is issued. GOl resets these flip-flops via OR gate B6/l (sheet 4 of 6 , zone $E 5$ ) and the remainder of the rampdown delay is cancelled. At the same time DCNT goes false and the delay counter is reset. DCNI now sets, and the pre-record delay for the new command is generated in the normal manner.

FBY is held true continuously during on-the-fly operation and resets only when the rampdown delay times out.


Figure 5-12. On-the-Fly Operation

### 5.5.6.3 Identification Timing

When writing from BOT, a PE identification burst is recorded on tape in the vicinity of the BOT tab. When reading from BOT, the read logic tests for the presence or absence of this burst and reports the result to the controller. These operations take place automatically during the pre-record delay and are closely associated with the delay counter timing.

Flip-flops ID (E3/15) (sheet 5 of 6, zone E3) and IDT (E3/11) are used to generate the identification waveforms. Figure 5-13 is a detailed timing diagram of the identification waveforms.


Figure 5-13. Identification Timing, Read and Write

ID is initially clamped to the reset state by gates D3/13, C3/11, and E8/6. It is enabled when DCNl is true, provided that DCTR13 and DCTRl4 are both reset. A false signal on ID causes IDT to reset.

When a read or write command is issued at BOT, DCN1 goes true, ID is enabled, and the appropriate pre-record delay begins. ID is set true by the first falling edge on DCTR7 after DCTR10 goes true. This occurs shortly after the tape has reached operating speed. IDT is now enabled, and is set by the first falling edge on DCTR8 after DCTR12 goes true.

ID and IDT remain set until cleared at the following times.
(1) Read commands. When DCNl resets at the end of the read pre-record delay.
(2) Write commands. When DCTR13 sets. During the remainder of the delay DCTR13 and DCTR14 inhibit further operation of the circuit.

A control signal, WIDENT, is formed by gating ID and WRT at D3/10 (sheet 5 of 6, zone D3). This signal goes true during write commands when the tape reaches operating speed, and remains true until the BOT tab moves past the read/write head stack. The PE identification burst is written onto tape during this time.

The Read Recovery PCBA requires two signals, IDG and TESTID, for the identification test. IDG (E2/8 and D2/8) (sheet 5 of 6 , zone B 2 ) is generated by gating ID, NIDT, and DCTR12, and goes true for a short time as the BOT tab moves over the read head. TESTID (D3/4, sheet 5 of 6 , zone C2) is a gate of IDG and DCTR8 and is true during the latter half of IDG. IDG and TESTID are both disabled by C3/6 when writing on a dual stack transport.

IDG partially enables the read logic so that the presence or absence of identification data can be detected. TESTID performs the required test.
5.5.7 WRITE CONTROL LOGIC, CIRCUIT DESCRIPTION

The control and timing functions required during execution of write commands are performed by this logic.

Basic timing is achieved by two sets of flip-flops, WCN1-5 and WCN6-7 (sheet 5 of 6, zone G2-7). WCN1-5 set in turn and define the times during which the preamble, data, and postamble patterns are written. WCN6-7 form suitable gating waveforms for the generation of clock, strobe, and control patterns. The flip-flops have a common clock input, CCLK (one pulse each data cell), and are clamped to the reset state by DCN5 when not in use.

Figure 5-14 details the timing waveform of the write control logic. At the end of the pre-record delay, WCN1 is set true by SWP. (WCN1+5) goes high and the delay counter logic is enabled. The counter now counts 40 data cells which is the equivalent to the preamble zero bits. During the fortieth cell DP goes true causing WCN1 to reset, and WCN2 to set.

WCN2 remains true for one cell-time (preamble one bit), then WCN3 sets. During the following cell times write data from the controller is copied character-by-character into the write data logic. WSTR (sheet 5 of 6 , zone B6) signals the controller when each character has been transferred.

When the last data character is transmitted the controller sets LWD (sheet 5 of 6 , zone G7) true. At the end of this cell time WCN3 resets and WCN4 sets. WCN4 and WCN5 now time out the postamble one bit, and the 40 postamble zero bits, respectively.
 WARS

Figure 5-14. Write Sequence

During a WRITE FILE MARK command, WCN2-5 are clamped reset by the connection of WFM to $\mathrm{HlO/3}$ (sheet 5 of 6 , zone F7). In this case only the 40 -bit preamble pattern will be generated.

Note that WCN1-5 correspond to the times during which data is presented to the encoding logic. Each bit is encoded and recorded onto tape during the following cell time.

The input to WCN6 is formed by ORing together the times at which data patterns are recorded on tape. WCN1-5 are ORed at G8/8 (sheet 5 of 6, zone F 4 ), then this is ORed with WIDENT, the time when the PE identification burst is to be written. The resulting waveform is delayed one cell time each by WCN6 and WCN7, to form the required gating waveforms.

In addition to the signals and waveforms previously discussed, the following interface waveforms are generated by the Write control logic.
(1) WSTR (sheet 5 of 6, zone B6). This signal controls the transfer of write data from the controller to the formatter. It is formed by gating CCLK and WCN3 at El3/1. The controller should set up the next character on, or within, a half-cell time after the trailing edge of each WSTR pulse.
(2) WDS (sheet 5 of 6, zone D6). This pulse is formed by H9/11, H11/4, and G12/1. It consists of a pulse at the center of each half cell period when either WCN6 or WCN7 is set. It is used to copy the 9 channels of phase encoded data into the tape transport logic. The connection of NERASE to H9/12 inhibits this waveform during erase commands.
(3) WARS (and WEND) ( sheet 5 of 6 , zone C6). This signal is formed by gating CCLK, WCN7, NWCN6, and NDCN1 at $\mathrm{C} 8 / 8$ and G12/4. It consists of a pulse at the end of
the write sequence just after the last postamble bit has been recorded. WEND is used to initiate the post-record delay. WARS is employed to turn off write current in the selected transport when a WRITE (Edit) command is performed.

NOTE
Presence of DCN1 on C8/12 prevents generation of a pulse when the identification burst is written.

The following are control waveforms which are generated by the Write control logic for the Write data logic of the formatter.
(1) WCLK (sheet 4 of 6, zone Cl). This waveform is described in Paragraph 5.5.4.
(2) NWTOG (sheet 5 of 6 , zone Gl). This is formed by gating WCN6 and NODD at Ell/6. It is low during the even (first) half of each bit cell when WCN6 is set.
(3) NWONES (sheet 5 of 6, zone F1). This is formed by H9/3, G8/6, and H8/2. WIDENT and DCTR1 are first gated at $\mathrm{H} 9 / 3$ to form the identification data pattern (0101). The output of H9/3 is then ORed with NWCN2, NWCN4, and NWTOG at G8/6. The result is inverted to form NWONES. This waveform is low during the even half cell if a zero bit (preamble, postamble, or identification) is to be recorded, or is low for the complete cell time if a one bit is to be recorded. Waveforms for NWTOG and NWONES are shown in Figure 5-15.
(4) NWRESl (sheet 5 of 6, zone G1). This is the reset line for Channels $0,2,5,6$, and 7 of the encoding register. It is formed by gating WCN6 and NDCN1 at H9/6. These channels are enabled when WCN6 is set (data is being recorded onto tape), except during the pre-record delay.


Figure 5-15. Write Data Encoding
(5) NWRES2 (sheet 5 of 6, zone F1). This is the reset line to Channels 1,3 , and 4 of the encoding register, and is formed by gating NWRESl and WFM at H10/10. These channels are enabled when WCN6 is set, except during the pre-record delay or a WRITE FILE MARK command.

The sequence of events which occur during the execution of different write commands can be summarized as follows.
(1) WRITE (Normal) / WRITE (Edit). At the end of the prerecord delay, the preamble, data, and postamble patterns are generated and recorded onto tape. WEND (or REND for a dual-stack head) initiates the post-record delay, then a stop command is given to the transport. The head comes to rest further into the IBG for a write command than for a read command.
(2) WRITE From BOT. At the beginning of the pre-record delay WIDENT causes the PE identification burst to be written (see Figure 5-13). This consists of a 0101 pattern written only on Channel $P$, with the other channels erased. A read-after-write test for identification is also performed on transports utilizing a dual stack head. Approximately 3-1/2 inches of tape is then erased before the pre-record delay times out. The first data record is then written in the normal manner.
(3) WRITE FILE MARK. A long pre-record delay is generated (equivalent to a 3-1/2 inch gap), then a file mark pattern is recorded. This consists of 40 zero bits on Channels P, $0,2,5,6$, and 7 , with the other channels erased.
(4) ERASE (Variable) / ERASE (Fixed). These commands are executed in the same manner as a WRITE or a WRITE FILE MARK command, respectively. In this case, WDS is inhibited and no data is copied into the transport electronics. The equivalent length of tape is erased.

### 5.5.8 WRITE DATA LOGIC, CIRCUIT DESCRIPTION

The incoming write data lines from the controller (IWP, IW0-7) (sheet 6 of 6, zone G8-B8) are terminated, then inverted to form WP, W0-7. W0-7 are fed to a parity generator which forms the odd parity bit, WPAR, for the eight data bits. Either WPAR, or the parity bit specified by the controller, WP, can be selected for writing on tape by suitable jumper connections on J6.

W0-7 and the selected parity are then fed to nine encoding circuits which add preamble, postamble, and identification information as required, and encode the result into phase mode form. The circuit for Channel 0 will be used as an example in the following description. Refer to Figure 5-15 for the appropriate waveforms.

Controller data (W0) is first gated with WCN4 at Cll/8 (sheet 6 of 6 , zone G5). The output of this gate goes low when a one bit is being transmitted. During the preamble, postamble, and identification times this gate is disabled (WCN3 false) and zero bits will normally be recorded onto tape.

Encoding is performed by two gates (D11/8 and D10/6) (sheet 6 of 6 , zone F4), and a flip-flop (F10/15) which is clocked each half-cell time by WCLK when encoding is required. The encoding method is as follows.
(1) At the end of each cell the condition of the data bit to be recorded (0 or 1 ) is copied into the encoding flip-flop.
(2) A half-cell time later (center of the following cell) the flip-flop is toggled to the opposite state.
(3) At the end of this cell the next bit is copied, and the process is repeated.

The copy/toggle action is controlled by two waveforms, NWONES and NWTOG, from the write control logic (refer to Paragraph 5.5.5). During the odd half-cell these waveforms are normally high and the value of the data bit, and its inverse, are routed to the $J$ and $K$ inputs, respectively. One bits (for the preamble, postamble, and identification) are introduced by holding NWONES low during this time. This information is copied into the flip-flop by WCLK at the end of the half-cell period (at the cell boundary).

During the even half-cell of the next cell time, NWONES and NWTOG force the $J$ and $K$ inputs high and the toggle action takes place.

When not in use, the nine encoding flip-flops are clamped to the reset state by WCN6, NWRES1, and NWRES2. When a data record is to be written, these signals go true and encoding takes place on all channels. For a WRITE FILE MARK command, NWRES2 remains low causing Channels l, 3, and 4 to be erased. A file mark pattern ( 40 zeros) is encoded on the other channels. When writing identification, NWRESl and NWRES2 are both low, and the identification pattern (0101) is encoded for Channel P only. The remaining channels are erased.

Encoded data for the 9 channels is routed through driver elements to the transport interface lines, IWDP, IWD0-7. This information is copied into a write register in the selected transport by WDS, then recorded onto tape.

The Read Recovery PCBA is one of the two logic board assemblies employed in the PE Formatter. For discussion of this PCBA, refer to Schematic No. 101380 and Assembly No. 101381 ; Figure 5-16 illustrates the placement of each connector and test point on the PCBA.

The Read Recovery PCBA accepts phase encoded signals from tape in IBM format, converts this information into NRZI form, and transmits the result to the controller interface. Basic operations include the removal of preamble and postamble patterns, data decoding, deskewing, error detection, and error correction. The PCBA is designed for use with PERTEC Phase Encoded tape transports at tape speeds from 6.25 to 75 ips.

In most formatter applications this PCBA is used in conjunction with the PE Write PCBA (Assembly No. 101386). A number of internal control signals are interchanged between the two boards. In the case of a Dual Read-Only PE/NRZ Formatter the Write PCBA is not used and control is provided by the NRZ PCBA.

Schematic 101380 (sheet 1 of 6) illustrates the physical layout of the Read Recovery PCBA. Interconnections to the Controller and Transport interfaces are made through two 100 -pin connectors, Jl and J2, respectively. Jl also carries the internal control connections between the Write/Control (or NRZI) PCBAs. Note that pin connections at Jl and J2 are reversed at the external formatter interface connectors. For example, a signal on J1-A37 appears on J101-B37 or J103-B37 at the external interface.

Sheet 2 of 6 of Schematic 101380 provides identification of the signals present at Jl and J2 as referenced in the text.


Figure 5-16. PE Read Recovery PCBA, Test Point and Connector Placement

Ground and +5 v power connections are made through Jl and J2 in parallel. Pins B48, B49, B50 supply the +5 v , and pins A48, A49, A50 are used for ground. The PCBA draws approximately 3.25 amps from the +5 v supply.

A removable tracking oscillator assembly is mounted at the rear left of the PCBA and mates with a 14 -pin IC connector, J4. The oscillator tracks variations in tape speed and compensates the read logic timing accordingly.

A monitor socket, J5 (sheet 3 of 6 zone G5), is provided for maintenance purposes. The various error conditions are wired to this socket and can be individually displayed by use of an oscilloscope.

Three different versions of the Read Recovery PCBA (Assembly 101381 ) are required to cover the various formatter applications.
(1) Assembly 101380-01 - Standard version. This version consists of a PCBA with a full complement of ICs and is used for single PE formatters, and for dual PE/NRZI formatters which have separate transport interface ports.
(2) Assembly 101380-02 - Transport Terminators Omitted. This version is used on dual PE/NRZI formatters having a common transport interface port.
(3) Assembly 101380-03 - Internal Control Terminators Omitted. Special applications only.

The read logic consists of 9 channels of data logic, and a group of control logic which supervises the reading of each data record.

The design is entirely digital and is based on a tracking oscillator which compensates the read logic timing for average and instantaneous variations in tape speed. The oscillator servos on incoming data such that its
frequency is 24-1/2 times the instantaneous data rate (there are nominally 24-1/2 clock pulses (RCLK) in each phase mode data cell). The oscillator frequency is high in relation to the data rate to achieve the required decoding resolution. Descriptions of the oscillator and tracking control logic are contained in Paragraphs 5.3 and 5.4.

### 5.6.1 READ DATA INPUT

The transport electronics contains threshold and envelope circuits which require that read signals exceed a minimum amplitude, and persist for four consecutive cell times before being recognized as genuine data. The first four bits of preamble are therefore not transmitted to the formatter logic.

The transport read data lines, IRDP, IRD0-7 (sheet 3 of 6 , zone B/E7, G8) are terminated and then fed to one input of a set of nine exclusive OR elements. The second input is controlled by IREV (from the Write PCBA), and causes the data to be either inverted or not, depending on whether the tape is moving in the forward or reverse direction. As a result, any given flux transition on tape appears at the output (RDP, RD0-7) as the same change in signal polarity, regardless of tape direction. This is illustrated in Figure 5-17.

In particular, the data transition for a zero bit appears as a change from low to high, and the data transition for a one-bit appears as a change from high to low.

Operation of the remainder of the read logic is independent of tape direction. Note that the roles of the preamble and postamble are interchanged when reading reverse.


Figure 5-17. Read Input Signals

### 5.6.2 DATA CHANNEL LOGIC, CIRCUIT DESCRIPTION

RDP, RD0-7 feed 9 sets of data logic which process the information from each track separately. Operation of the data channel logic is discussed with reference to circuit 100 shown on sheet 4 of 6 .

The logic is divided into two parts:
(1) Decoding and Deskewing. This includes data decoding, envelope and dropout detection, a 4-bit skew register (Sl-4) (sheet 4 of 6, zone E4), and a control register. It accounts for most of the channel logic. . The timing of this logic is closely associated with incoming data, and operates independently of the other channels.
(2) Parallel Buffer and Error Correction. This consists of a 2-bit buffer (D1-2) (sheet 4 of 6 , zone E3), and gating logic for the insertion of error corrected data. Considering the 9 channels, this provides 2 characters of parallel storage for the assembly and transmission of read data to the controller interface. Data transfers take place simultaneously on all channels.

### 5.6.2.1 Data Decoding

The decoding method makes use of the self-clocking property of the PE format, i.e., there is a guaranteed data transition at the center of each cell. There may, or may not, be a phase transition depending on the data pattern.

Two steps are required.
(1) A data clock is generated by means of a three-quarter cell timer circuit. When triggered by the data transition the timer remains set until after the phase transition (if
any) has occurred. It is then re-triggered by the following data transition, and this process is repeated each cell-time for the duration of the record. Initial synchronization is performed during the preamble pattern.
(2) The data content ( 0 or l) of each cell is decoded by inspecting the polarity of the incoming data shortly after the data transition occurs.

Decoding is accomplished by flip-flops RDI (A4/15) (sheet 4 of 6 , zone E7), RD2 (A4/11) (sheet 4 of 6 , zone E6), $\operatorname{DSTR}$ (A6/15) (sheet 4 of 6, zone E6), DGATE (A6/11) (sheet 4 of 6 , zone C7), a 4-bit ripple counter (A1) (sheet 4 of 6 , zone D6), and the associated gates. Decoding waveforms are shown in Figure 5-18. The logic is enabled by a true signal on RGATE when reading is required.

Incoming data on RDP, RD0-7 is synchronized with RCLK (24-1/2 pulses each data cell) at RD1, and then delayed one clock-time by RD2. Appropriate outputs from these flip-flops are gated together to form pulses which mark the positive and negative-going transitions on the input data.

Assume that the first transition is the data transition for a zero bit, as shown in Figure 5-18. The corresponding pulse is gated through A5/6, A7/6 (sheet 4 of 6 , zone F6), and causes a pulse to be generated on DSTR (data strobe) during the following clock time. This initiates a delay circuit consisting of DGATE and the 4 -bit ripple counter. The DSTR pulse resets the counter, and causes DGATE to set.

The counter proceeds to count 16 RCLK pulses equivalent to a threequarter cell delay. A count of 16 (rather than 18) is required since a delay of 2 clock-times has already been introduced by DSTR and DGATE.


Figure 5-18. Data Decoding Waveforms

During the delay period NDGATE goes low and inhibits A5/6 and A5/8 (sheet 4 of 6 , zone E6). This prevents another DSTR pulse being generated as a result of the phase transition.

On the sixteenth clock, a count of 15 (the capacity of the counter) is detected by the ripple counter (Al) and DP goes true. DGATE is now reset, A5/6 and A5/8 are re-enabled, and the delay cycle is complete.

The counter overcarries and continues counting until the data transition for the following cell arrives. Approximately 6 clock pulses are counted (depending on bit crowding and other effects) before the DSTR pulse occurs. A dropout is detected if a count of 15 is reached.

The above sequence is repeated each cell time for the duration of the record. A data clock is formed on DSTR, consisting of one pulse each cell time just after the data transition.

Initial synchronization is performed by the control signal NLO (sheet 4 of 6 , zone E8). During the first part of the preamble this waveform disables A5/8, thus preventing the recognition of phase transitions for the preamble zero bits. The logic is therefore forced to synchronize on the data transition.

Data is detected by gating DSTR and NRD2 at A2/8 (sheet 4 of 6 , zone E5). This gate goes low at DSTR time when a one-bit is detected. The output is inhibited by NDROP if a dropout has occurred.

### 5.6.2.2 Envelope and Dropout Detection

Two flip-flops, ENV and DROP (sheet 4 of 6, zone B6, B7) are associated with the decoding logic. The appropriate waveforms are shown in Figure 5-19.

ENV monitors the presence or absence of incoming data throughout each record. It is set by DSTR when data is detected, and reset by A8/4 (sheet 4 of 6 , zone C7) when a dropout is detected, i.e., when a count of 15 is reached with DGATE reset. A loss of signal is sensed approximately one-half cell time after a missing data transition was due. In the complete absence of data a reset pulse is generated on A8/4 each time the counter re-cycles.

DROP is enabled by RENl (sheet 4 of 6, zone A8) from the time of lockon until mid-way through the postamble. If a dropout is detected during this time the flip-flop is set and the following data from this channel is discarded. Error correction is performed provided that no other channel has experienced a dropout.

### 5.6.2.3 False Preamble/ Postamble Check

Decoded data from A2/8 (sheet 4 of 6, zone F5) is routed through A9/4 (sheet 4 of 6, zone E5) to an open collector inverter Al4/2 (sheet 4 of 6, zone D3). The output of this element is collector ORed over the 9 channels to form NONEDET. This goes low when a one bit is decoded on any one of the data channels.

Shortly after lock-on, the error logic inspects this waveform to verify that all channels are successfully decoding the preamble zero bits. A similar check is performed during the first part of the postamble period.



Figure 5-19. Envelope and Drop Waveforms

### 5.6.2.4 Synchronization Detection

At the end of the preamble test, REN2 (sheet 4 of 6 , zone C8) goes true and the synchronous flip-flop (SYNC) is enabled. The first one-bit to be decoded after this time is interpreted as the one-bit at the end of preamble, and causes SYNC to set. (See Figure 5-20).

The bits following the one-bit detected at the end of the preamble are interpreted as data bits until the postamble is detected. A data clock, DSTR SYNC is formed by gating DSTR and SYNC.

### 5.6.2.5 Data Buffering

The skew register and parallel buffer consist of a 5-bit shift register Al3 (sheet 4 of 6 , zone E3), and the flip-flop Al0/ll (sheet 4 of 6 , zone E2). The skew register (Sl-4) provides temporary storage for incoming data on each channel until all bits of a character have been assembled. A maximum of 2.9 characters of skew can be tolerated between the 9 channels. When all bits have arrived the character is shifted, in parallel form, to the data buffer (Dl-2).

Decoded data is gated with NECLK (sheet 4 of 6, zone F5) then applied to the common input of the skew buffer preset gates. The timing of NECLK is approximately 50 nanoseconds earlier than NRCLK, and makes it possible to enter and shift data in the skew register in the same clock time.

The second input to these gates is controlled by the corresponding stage of a 4 -bit shift-left/shift-right register, Al2 (sheet 4 of 6 , zone G3), which is initially loaded with a one-bit in the right-most (Cl) stage. This bit is shifted left or right as required as data is entered or copied from the skew register, so that it "points" to the stage where the next data bit is to be entered.

Shifting is controlled by the following three waveforms.
(1) Mode Control, SHL (A9/12) (sheet 4 of 6, zone D4). This waveform controls the mode select input to the control register. When true, the shift-left mode is selected; when false, the shift-right mode is selected. SHL is set true for one clock time by DSTR SYNC each time a data bit is entered into the skew register. It is also held true by low signals on REN2 and NDROP when it is necessary to clear the control register.
(2) Shift-Left Clock, SLCLK (All/10) (sheet 4 of 6 , zone G5). This waveform consists of a pulse each clock time when SHL is true, except when NCOPY-A is low (when a shift-right operation is required). Each shift pulse causes the contents of the control register to shift left one place. As the shift takes place, the condition (0 or 1) of the control waveform PRESET (sheet 4 of 6 , zone H3) is copied into the Cl stage.
(3) Shift-Right Clock, SRCLK (All/4) (sheet 4 of 6, zone G5). When all bits of a character have been assembled in the skew register, the read control logic generates a low-true pulse on NCOPY-A. This generates a shiftright clock pulse at All/4 which causes the control register, skew register, and data buffer to shift right one place. This shift takes place simultaneously on all channels. The bits entered into C4 and S4 via Al2/l and A13/9, respectively, are zeros.


Figure 5-20. Data Buffering

### 5.6.2.6 Character Detection

The presence of a fully assembled character is detected as follows. The Cl stage of the control register is connected to an open collector inverter whose output is collector ORed for the 9 channels to form the waveform CHDET (character detect) (sheet 4 of 6, zone F2). This waveform goes high only when the control bit in each channel has moved away from the Cl position, i.e., after a data bit has been entered into $S l$ on all channels. The read control logic detects this condition and generates a pulse on NCOPY-A which causes a shift-right to occur as previously described. The assembled character is copied into D1, and the contents of D1 are transferred to D2. The following character is then assembled in S1.

### 5.6.2.7 Buffer Overflow

A buffer overflow error is detected by Al6/10 (sheet 4 of 6, zone D4) if a data bit is decoded when the control bit is in the C4 position. This occurs if there are three or more characters of skew between this and the latest occurring channel. The DSTR SYNC pulse for this bit causes the control bit to shift out of the control register, resulting in the loss of subsequent data. The output of A14/6 (sheet 4 of 6 , zone D4) is collector ORed with a similar signal from the other channels to form a common error signal, NBODET.

### 5.6.2.8 Postamble Detection

The postamble is detected by decoding the first two postamble characters (a character of all-ones followed by a character of all-zeros). This is performed by All/13, All/l, and Al4/12 (sheet 4 of 6, zone E2).

All/l3 tests for the required pattern (10) at the output of Dl and Sl. If a dropout has occurred, the preamble test for this channel is forced true by the connection of DROP to All. The result is collector ORed for all channels at Al4/12 to form POSTDET.

The read control logic tests POSTDET as each shift-right transfer takes place (when all bits have been assembled in Sl). If true, postamble is detected.

### 5.6.2.9 Buffer Operation

The following buffer sequence takes place when reading each record. Refer to Figure 5-20 for the appropriate waveforms.

The skew register and data buffer are initially dc reset by a low signal on SYNC and REN2. At the same time the control register is cleared by a continuous shift-left operation. Zero bits from the PRESET input cause the register to be cleared.

Midway through the preamble, PRESET goes true for one clock time just before REN2 is set. This causes the control bit to be loaded into the Cl stage of the control register. The input gate of S 1 is now enabled.

At the end of the preamble, SYNC goes true and the skew buffer is enabled. One cell time later the first data bit is decoded and is entered into Sl. At the same time DSTR SYNC causes the control bit to shift left one place to C2. If this bit is still present when the second bit arrives, the second bit is copied into $S 2$ and the control bit moves to C3, etc.

When all bits of the first character have arrived, a NCOPY-A pulse is issued. The assembled character is shifted from Sl to Dl , and the skew and control registers are shifted right one place to make room for new data.

This process is repeated for each data character until postamble is detected. This occurs just before the postamble all-ones character is
entered into the output (D2) register. REN2 now goes low causing the entire buffer logic to be reset to the initial state.

The decoding logic continues processing postamble information until the end of record is reached.

### 5.6.2.10 Data Output

Data is taken from both the $Q$ and $\bar{Q}$ outputs of the $D 2$ register.

The $Q$ outputs, DAP, DA0-7, are fed to a parity generator circuit, E17 (sheet 3 of 6, zone C5). If no dropouts have occurred this circuit checks that the parity of each output character is odd. If a single track dropout has occurred the circuit re-generates corrected data for the affected channel, using the data from the other 8 channels.

The $\bar{Q}$ outputs are ORed with corrected data at Al5/3 (sheet 4 of 6 , zone E2) to form DATA P, DATA 0-7; and then transmitted to the Controller interface read lines, IRP, IR0-7, by driver elements.

A strobe waveform, RSTR, is generated by the read control logic. This consists of a pulse for each data character, and is used to strobe IRP, IR0-7 into the controller logic.

### 5.6.2.11 Error Correction

Error correction takes place when there has been a single track dropout, and no other error conditions. The following actions take place when the DROP flip-flop is set.
(1) Decoding gate A2/8 (sheet 4 of 6, zone F5) is disabled. This prevents preamble/postamble check errors from being caused by this channel.
(2) SYNC is cleared. This causes Sl-S4 and Dl to be cleared. D2 is not affected.
(3) The control register is cleared by a continuous shift left. This channel no longer takes part in character detection (CHDET).
(4) The postamble test is forced true. This channel no longer takes part in postamble detection (POSTDET).
(5) Error correction gate, A15/6 (sheet 4 of 6, zone E2) is enabled.

Error correction does not begin until the next character is transferred to the output buffer. In the meantime, the transmission of the current character (still in D2) to the controller is completed.

When the next character is transferred to D2, a zero bit is copied for the channel in error. At the same time the presence of the dropout is detected by the read control logic. An error correction bit, PARC, is now formed by the parity logic on the basis of the information in the other channels. This is routed through A15/6 and A15/3 on the channel in error to perform the required correction. Correction is performed on each of the following characters until postamble is detected.

The interface line, ICER, indicates to the controller when error correction is taking place.

### 5.6.3 SINGLE/MULTIPLE TRACK DROPOUT DETECTION

Associated with the data channel logic is a circuit which detects the presence of single or multiple track dropouts.

This takes the output of the nine DROP flip-flops (sheet 3 of 6 , zone D3) and forms the following signals.
(1) DROPDET1. This goes high if any one or more of the channels have dropped.
(2) NDROPDET2. This goes low if any two or more of the channels have dropped.

The logic consists of a number of identical circuits, one for each channel. It is broken into two parts, one for Channels $\mathrm{P}, 0-3$, and the other for Channels 4-7. The two halves are then combined by F16/1, F14/4, and F15/8 (sheet 3 of 6, zone D3).

Operation of the Channel 1 stage is as follows. The input from the stage above is an OR of DROP signals from the previous channels in the chain ( P and 0 ). This is ORed with DROP/l inverted, and then passed on to the following stage. The two signals are also gated at C16/l (sheet 3 of 6 , zone F3) and the result is collector ORed onto the NDROPDET2 line by Cl4/4 (sheet 3 of 6, zone F3). NDROPDET2 therefore goes low if Channel $P$ has dropped, and either one of Channel $P$ or 0 has dropped.

By repeating this process stage-by-stage the required signals are formed.

### 5.6.4 CONTROL LOGIC

### 5.6.4.1 Tracking Control Logic

The tracking control logic generates the control waveforms which servo the tracking oscillator frequency to 24-1/2 times the instantaneous data rate. The decoding waveform DGATE (sheet 5 of 6 , zone F8) from Channel 2 is normally used as the tracking input. This waveform goes true for 16 clock times each data cell, and should therefore be false for an average of 8-1/2 clock times before the next data transition occurs. The control logic counts the number of RCLK pulses during this time and generates the appropriate error signal. If Channel 2 drops out, control is automatically switched to Channel 0. Figure 5-2l illustrates the tracking control waveforms.

AND/OR gate E21/8 (sheet 5 of 6, zone E7) selects either DGATE/2 or DGATE/0 as the tracking input depending on whether or not there is input data on Channel 2. The output, TRACKSIG, is then delayed one clock time by Bl8/15 (sheet 5 of 6 , zone E7). When this flip-flop is set, a 3-bit ripple counter (Al7/15, A17/11, Bl7/15) (sheet 5 of 6, zone F6, F7) is enabled, and counts off the number of RCLK pulses which occur during this time. If a count of eight or more is reached the counter overcarries and sets the next flip-flop in line. If the count is less than eight, the flip-flop remains reset. Gates Al5/8 and A16/4 (sheet 5 of 6, zone E5, E6) generate a clock pulse which copies the contents of the overflow-flip-flop to Bl8/ll (sheet 5 of 6 , zone F5) during the last clock time before B18/l5 goes false.

B18/11 is therefore set or reset each data cell depending on whether the oscillator frequency is too high or too low. The two outputs are inverted to form the oscillator control waveforms NER1 and NER2. When NER1 is low the frequency is decreased; when NER2 is low the frequency is increased.

DATA CELLS $\qquad$ 1 $\qquad$ 2
 $-3$
$\longrightarrow-$ scik لШلШلШШلШلШШلШلШلШШلШШلШШلШШلШШلШ


Figure 5-21. Tracking Control Waveforms

In the absence of input data, DATA2 (sheet 5 of 6, zone F5) clamps Bl8/11 off at the dc set and reset inputs. This causes NER1 and NER2 to go low at the same time, and the tracking oscillator reverts to its center frequency.

### 5.6.4.2 Clock Distribution

The output from the tracking oscillator is fed to a delay chain of six inverter elements, and then inverted at H17/8 (sheet 5 of 6 , zone H5) to form NRCLK. Six power gates, RCLKl-6, distribute the waveform to various parts of the read logic. The relevant area is indicated beneath each waveform name.

The first inverter in the chain, NECLK, is timed approximately 50 ms earlier than NRCLK. This is used to gate decoded data to the skew buffer in the data channel logic. (See Figure 5-22.)

### 5.6.4.3 Read Enable

IRGATE (sheet 5 of 6 , zone E8) is set true by the PE Write PCBA when the reading of a data record is required. This signal is fed to three power gates, RGATEl-3, which drive the 9 channels of data logic. When reading is required, RGATEI-3 go high, and allow the decoding logic in each channel to recognize input data from tape.

For control purposes, the presence of data on either Channel 2 or Channel 0 is used to indicate that data (data record or file mark) are being read from tape. The same two channels are used for tracking control. Envelope waveforms NENV/2 and NENV/0 are ORed at F17/8 (sheet 5 of 6, zone D7) for this purpose. The waveforms NDATA, DATA1, and DATA2 are then formed.


DATA RECORD



Figure 5-22. Control Signals to Data Channels

When a data pattern begins, DATA2 goes high, and the oscillator begins tracking from its center frequency to the instantaneous data $\dot{r} a t e$. At the same time, NDATA and DATAl enable the read control logic and allows the initial timing sequence to begin.

### 5.6.4.4 Sequence Control

Basic timing is provided by a sequence register consisting of 7 flip-flops, RCN1-7 (sheet 6 of 6, zone G3-7), and a counter register RCTR0-11 (sheet 5 of 6 , zone D2-5). RCN1-7 set up in turn and mark off the various stages in reading a record. Appropriate control and timing waveforms are derived from the RCN flip-flop counter logic.

The counter logic times out the various delays required during the preamble, postamble, and gap periods, and is also used for data transfer.

The count logic consists of a 12-bit ripple counter (RCTR0-11), a set of decoding gates (F21/8, F20/8, and F20/6) (sheet 5 of 6, zone F2), the flip-flop RP, and the counter reset gates. The counter input (G20/14) (sheet 5 of 6 , zone $D 5$ ) is tied to RCLK so that the counter is always counting except when it is reset by the NOR gate E22/6.

The length of the delay is determined by one of the three decode gates which are ORed into F2l/6 (sheet 5 of 6 , zone $F 2$ ). F21/8 is a 22character delay time and is always enabled. F20/8 is enabled when RCN2 is true and RCN4 is false and has a delay of four character times. F20/6 has a delay of 0.7 character times and is enabled by CCN2 during a read data transfer. When the counter reaches the count of one of the enabled decode gates, RP is set true for one clock time. RP is one of the reset terms of the counter so that the counter is reset to all-zeros at every RP.

The read control sequence (see Figure 5-23) is initiated when the data signal goes true. This removes the reset level from the counter by disabling E21/6 (sheet 5 of 6, zone C3). The counter issues an RP after 22 character times which sets RCN1 and RCN2 true. RCN1 causes NLO to go true and RCN2 causes REN1 to go true. The decode gate F20/8 is now enabled and an RP will be issued after four character times which will set RCN3 true.

During the next four character times, before RCN4 is set true, a test for one bits in the preamble will be made by the AND/NOR gate $\mathrm{H} 22 / 8$ and the NAND gate D22/1 (sheet 6 of 6 , zone F7).

When RCN4 goes true, REN2 will be enabled and the decode gate F20/8 will be disabled. The logic is now looking for the all-ones character at the end of the preamble. If it does not occur within 22 character times from the time RCN4 was set true ( 52 character times from start of read) the NAND gate E20/6 (sheet 6 of 6, zone E7) (NERR3) goes true to indicate a format error.

When the postamble is detected RCN5 will be set true which disables REN2 and enables AND/NOR H22/8 for a ones test of the postamble. After 22 character times RCN6 is set true by RP and REN1 is disabled. At the end of another 22 character times when RCN7 is set true a test is performed by the NAND gate E20/8 (NERR4) to check for the end of data and the start of the gap. RCN7 will be set true for 22 character times during which no data can occur, and RCN7 also resets RCN2-6. At the end of 22 character times the read end pulse (REND) is set true for one clock time; RCN1 is also reset at this time. REND signals the end of the read sequence.


Figure 5-23. Sequence Control

### 5.6.4.5 Data Control

The data control consists of three flip-flops (COPY, CCN1, and CCN2) (sheet 5 of 6 , zone $B 5,6,7$ ) which are enabled when RCN4 goes true. When the first character has been deskewed (see Figure 5-24) Character Detect (CHDET) goes true which sets the COPY flip-flop true for one clock time and shifts the first character into the data buffer. CCN1 is set true on the next clock pulse. The next CHDET will set COPY true for one clock which will shift the first character of the record to the output flip-flop of the data register and set CCN2 true. CCN2 enables the decode gate F20/6 and the NOR gate H19/1 (sheet 5 of 6 , zone B2) so that a read strobe (RSTR) will be issued in the center of the data cell. RP will go true 17 clock pulses from the time CCN2 was set true and reset CCN2. When CCN2 is true the NOR gate H19/3 is disabled so that the transfer of the next character will not start until the first character has been transmitted out of the interface.

This sequence of data transfer continues until the all-ones bit of the postamble is shifted into the first stage of the data buffer. The postamble detect signal (POSTDET) will go true and after the last character of the record has been strobed the first character of the postamble will cause COPYCLK to set RCN5 true. RCN5 true will reset all the data control flip-flops.

### 5.6.5 FILE MARK

A file mark is identified by 40 zeros in Channels $P, 0$, and 5 , with Channels 1, 3, and 4 dc erased. Channels 2, 6, and 7 can be dc erased or have 40 zeros. NAND gates D17/6 and D17/8 (sheet 6 of 6 , zone D7) look for data in Channels P, 0 , and 5, or 2,6 , and 7. NAND gate F17/6 looks for the absence of data in Channels 1, 3, and 4. At the end of 22 character times from the start of data (see Figure 5-25), RP will set


Figure 5-24. Data Control


Figure 5-25. File Mark Waveforms

RCN1, RCN2, and FM true. FM going true enables H22/6 (sheet 6 of 6, zone E4) so that RCN7 is set true on the next clock pulse which in turn resets RCN2. The read sequence logic then waits for the end of data at which time the read counter counts for 22 character times and sets RENI true for one clock time. The REND pulse resets RCN1, RCN7 and the FM flip-flop.

### 5.6.6 IDENTIFICATION BURST

When the controlled transport is at the beginning of tape (LDP) a test is made for the identification burst. To enable the test IDG (sheet 5 of 6, zone D8) goes true which causes RGATE to go true so that the front half of all the channels are enabled, NLO is held false because the identification burst is alolol pattern and DATA is held false so that the control logic is disabled. Half way through the IDG waveform ITESTID is set true and the NOR gate D16/13 (sheet 6 of 6, zone A7) looks for data on Channel P and no data on Channels 1, 3, and 4. If these conditions are met the interface signal IDENT is set true. After the identification test is completed IDG and ITESTID are reset and IRGATE is set true so that the control logic will read the first record.

### 5.6.7 ERROR DETECTION

Hard errors (i.e., uncorrectable errors) are of two types; parity errors and format errors. Parity errors are checked with the parity generator IC, E17/6 (sheet 3 of 6 , zone C5), which generates odd parity of Channels DA/0 through DA/7 and compares it with the data from the parity Channel (DA/P). If the compare fails, the PE line goes true and the NAND gate D21/8 (sheet 6 of 6 , zone B4) will be enabled during the read strobe for the character in error. Therefore, the IHER interface line will be pulsed at the same time the IRSTR pulse strobes the character into the controller if the character had a parity error. The strobed parity error
line is available on pin 3 of the test connector J5 (NER1) for maintenance and test purposes.

Format errors are indicated by the flip-flop F22/11 (FE) (sheet 6 of 6, zone E6) going true which sets the IHER interface line true and forces the logic to look for the end of the record by setting RCN7 true. With RCN7 true a REND pulse will be issued when the DATA signal is false for 22 continuous character times.

The FE flip-flop is set true by one of the four inputs to the NAND gate E22/8 (sheet 6 of 6, zone E6). NDROPDET2 goes low when two or more channels have lost synchronization. This can occur any time after the lock-on signal (NLO) has gone false. The NERR2 input is the combination of a buffer overflow error and the test for ones in the preamble and postamble. The buffer overflow error (NBODET) indicates that one of the channels has more bits of data than it can store. A test is made for ones in the preamble during the four character times DCN3 is true and DCN4 is false and the same is performed during the first 22 character times of the postamble when RCN5 is true and RCN6 is false. If, during these test periods, a one bit appears in any of the channels the NONEDET signal will go low and enable D22/1 (sheet 6 of 6 , zone F7).

NERR3 going low indicates that the first data character of the record was not transmitted within 22 character times from the time RCN4 was set true. This error occurs when one or more of the channels fails to detect the one bit at the end of the preamble.

NERR4 is a test to verify that gap at the end of the postamble is within 44 character times from the start of the postamble. This test checks that a false postamble was not detected in the center of a record.

### 5.6.8 ERROR CORRECTION

If one of the channels looses synchronization during the record, DROPDET 1 will set the flip-flop (D23/15) (sheet 6 of 6 , zone B6) CORRECT true. The CORRECT flip-flop true enables D2l/6 (sheet 6 of 6 , zone B4) which causes the reconstructed data from the parity generator to feed to all the channels via the PARC line. At the same time the parity error NAND gate D21/8 (sheet 6 of 6 , zone $B 4$ ) is disabled by the correct flip-flop and IHER interface line is set true.

## SECTION VI <br> MAINTENANCE ADJUSTMENTS

### 6.1 INTRODUCTION

This section provides information necessary to perform maintenance adjustments and parts replacement. Sections IV and V contain the theory of operation of components and circuits for reference.

### 6.2 FUSE REPLACEMENT

Fuses are located on the power supply assembly at the front of the formatter.
Line Fuse: 1 amp , S.B.
DC Fuse: 5 amp, F.B.
6.3 SCHEDULED MAINTENANCE

The formatter is designed to operate with a minimum of maintenance and adjustments. Replacement of parts is designed to be as simple as possible. Repair equipment is kept to a minimum and only simple tools (e.g., Phillips-head screwdriver, standard screwdriver) are required in most cases.
6.4 CLEANING THE FORMATTER

The formatter PCBAs may require periodic cleaning to remove accumulated dust. It is recommended that a low-pressure dry filtered air source be employed for this purpose.

To clean the front panel, use a lint-free cloth moistened in isopropyl alcohol or Du Pont Freon TF.
6.5 PARTS REPLACEMENT ADJUSTMENTS

When it is necessary to repair or replace a major formatter assembly (e.g., Power Supply, Read PCBA, Write PCBA, Read/Write PCBA) the basic adjustments described in Paragraphs 6.6 through 6.6.6.4 should be performed.

### 6.6 ELECTRICAL ADJUSTMENTS

The following paragraphs describe the test configurations, test procedures, and related adjustments within the formatter.

The following test equipment (or equivalent) is required.
(1) Oscilloscope, Tektronix 561 (or equivalent), vertical and horizontal sensitivity specified to $\pm 3$ percent accuracy.
(2) Digital Volt Meter, Fairchild $7050, \pm 0.1$ percent specified accuracy.
(3) Monsanto Counter Timer Model 100-B.

### 6.6.1 ADJUSTMENT PHILOSOPHY

Acceptable limits are defined in each adjustment procedure, taking into consideration the assumed accuracy of the test equipment specified in Paragraph 6.6.

When the measured value of any parameter is within the acceptable limits NO ADJUSTMENT should be made. Should the measured value fall outside the specified acceptable limits, adjustments should be made in accordance with the relevant procedure. When adjustments are made, the value set should be the exact value specified (to the best of the operator's ability).

### 6.6.2 POWER SUPPLY PCBA

Potentiometer R4 is employed to adjust the $+5 v$ power supply. Refer to Schematic No. 101335 and Assembly No. 101336.

NOTE

The $+5 v$ supply must be checked and adjusted, if necessary, prior to adjusting the Fixed Frequency Oscillator or the Tracking Oscillator.

### 6.6.2.1 Test Configuration

(1) Loosen the two captive screws located on the front panel and extend the formatter unit.
(2) Depress and release the spring-loaded button located on the right side of the unit. This permits the front panel to swing down.
(3) Remove the four Phillips-head screws securing the perforated cover to the formatter assembly. The cover can now be removed.
(4) Ensure that all relevant PCBAs are installed and properly seated.

### 6.6.2.2 Test Procedure

NOTE
The ground (GND) and the $+5 v$ test points are
located at the rear of the PCBA adjacent to J 2 .
(1) Using a Fairchild 7050 Digital Volt Meter (or equivalent) measure the voltage between the GND (0v) and the $+5 v$ test points on the topmost installed PCBA as follows.

- PE Write/Control, Assembly No. 101386
- PE Read, Assembly No. 101381
- NRZI Read/Write, Assembly No. 101623
(2) Acceptable limits.
- +5.1 v maximum
- +4.9 v minimum


### 6.6.2.3 Adjustment Procedure

When the acceptable limits are exceeded, adjust potentiometer R4, located on the Power Supply PCBA as follows.
(1) Monitor the voltage between the GND ( 0 v ) and the +5 v test point on the topmost installed PCBA.
(2) Adjust R4 to +5 v .

### 6.6.2.4 Related Adjustments

The fixed Oscillator and Tracking Oscillator must be checked and adjusted when adjustments are made to the +5 v power supply.
6.6.3 FIXED OSCILLATOR (SINGLE SPEED FORMATTER)

A fixed frequency oscillator is employed on the NRZI Read/Write PCBA and the PE Write/Control PCBA. Refer to the relevant schematic and assembly drawing.

## NOTE

The +5 v power supply should be checked and adjusted prior to checking the Fixed Oscillator.

### 6.6.3.1 Test Configuration

Establish test configuration outlined in Paragraph 6.6.2.1.

### 6.6.3.2 Test Procedure

(1) Calculate the appropriate frequency for the Fixed Oscillator as follows.
(a) NRZI

- Frequency $(\mathrm{KHz})=14.4 \times$ Speed (ips)
(b) PE
- Frequency $(\mathrm{KHz})=9.6 \times$ Speed (ips)
(2) Record the operating frequency of the oscillator as measured between TP4 and TPl (0v) on the Single Fixed Oscillator using a Monsanto Counter Timer Model 100=B (or equivalent).
(3) Acceptable limits.
- $\pm 0.5$ percent of value calculated in Step (1).


### 6.6.3.3 Adjustment Procedure

When the measured frequency exceeds the acceptable limits proceed as follows.
(1) Connєct a Monsanto Counter Timer Model 100-B (or equivalent) between TP4 and TP1 (0v) on the Single Fixed Oscillator.
(2) Adjust potentiometer R5, located on the Fixed Oscillator assembly, until the measured frequency equals the calculated oscillator frequency (refer to Paragraph 6.6.3.2).

### 6.6.3.4 Related Adjustments

- None


### 6.6.4 FIXED OSCILLATOR (DUAL SPEED FORMATTER)

Formatters designed to operate with transports of different speeds are equipped with a dual fixed oscillator. Refer to the relevant schematic and assembly drawing.

## NOTE

The +5 v power supply should be checked and adjusted prior to checking the Fixed Oscillator.

### 6.6.4.1 Test Configuration

Establish test configuration outlined in Paragraph 6.6.2.1.

### 6.6.4.2 Test Procedure

(1) Set the ISPEED interface line false. This enables the oscillator circuitry designed to operate at the higher of the two specified frequencies.
(2) Calculate the appropriate frequency for the Fixed Oscillator as follows.
(a) NRZI

- Frequency $(\mathrm{KHz})=14.4 \times$ Speed (ips)
(b) PE
- Frequency $(\mathrm{KHz})=9.6 \times$ Speed (ips)
(3) Record the operating frequency of the oscillator as measured between TP4 and TPl (0v) on the Single Fixed

Oscillator using a Monsanto Counter Timer Model 100-B (or equivalent).
(4) Acceptable limits.

- $\pm 0.5$ percent of value calculated in Step (2).
(5) Set the ISPEED interface line true. This enables the oscillator circuitry designed to operate at the lower of the two specified frequencies.
(6) Repeat Steps (2) through (4) above.


### 6.6.4.3 Adjustment Procedure

When the measured frequency exceeds the acceptable limits proceed as follows.
(1) Set the ISPEED interface line false.
(2) Connect a Monsanto Counter Timer Model 100-B (or equivalent) between TP4 and TPl (0v) on the Fixed Oscillator assembly.
(3) Adjust potentiometer R5, located on the Fixed Oscillator assembly until the measured frequency equals the higher of the calculated oscillator frequencies (refer to Paragraph 6.6.3.2).
(4) Set the ISPEED interface line true.
(5) Adjust potentiometer R17, located on the Fixed Oscillator assembly until the measured frequency equals the lower of the calculated oscillator frequencies (refer to Paragraph 6.6.3.2).

### 6.6.4.4 Related Adjustments

- None
6.6.5 TRACKING OSCILLATOR (SINGLE SPEED FORMATTER)

A tracking oscillator is employed on the PE Read Recovery PCBA. Refer to the relevant schematic and assembly drawing.

NOTE
The +5 v power supply should be checked and adjusted prior to checking the Fixed Oscillator.

### 6.6.5.1 Test Configuration

(1) Establish test configuration outlined in Paragraph 6.6.2.1.
(2) Ensure that the formatter is in an inactive state, i.e., controlled transports not performing aread or write function.

### 6.6.5.2 Test Procedure

(1) Calculate the appropriate center frequency for the tracking oscillator as follows.
(a) PE PCBA Version

- Frequency $(\mathrm{KHz})=39.2 \times$ Speed (ips)
(b) PE Wire Wrap Version
- Frequency $(\mathrm{KHz})=37.6 \times$ Speed (ips)
(2) Record the center frequency of the oscillator measured between TP4 and TPl on the Tracking Oscillator assembly using a Monsanto Counter Timer Model 100-B (or equivalent).
(3) Acceptable limits.
- $\quad \pm 1$ percent of value calculated in Step (1).


### 6.6.5.3 Adjustment Procedure

When the measured frequency exceeds the acceptable limits proceed as follows.
(1) Connect a Monsanto Counter Timer Model 100-B (or equivalent) between TP4 and TPl (0v) on the Tracking Oscillator assembly.
(2) Adjust potentiometer R5, located on the Tracking Oscillator assembly until the measured frequency equals the calculated oscillator frequency (Paragraph 6.6.5.2).

### 6.6.5.4 Related Adjustments

- None
6.6.6 TRACKING OSCILLATOR (DUAL SPEED FORMATTER)

Formatters designed to operate with transports of different speeds are equipped with a dual speed tracking oscillator. Refer to the relevant schematic and assembly drawing.

## NOTE

The +5 v power supply should be checked and adjusted prior to checking the Tracking Oscillator.

### 6.6.6.1 Test Configuration

(1) Establish test configuration outlined in Paragraph 6.6.2.1.
(2) Ensure that the formatter is in an inactive state, i.e., controlled transports not performing a read or write function.

### 6.6.6.2 Test Procedure

(1) Set the ISPEED interface line false. This enables the oscillator circuitry designed to operate at the higher of the two specified frequencies.
(2) Calculate the appropriate center frequency for the PE Tracking Oscillator as follows.

- Frequency $(\mathrm{KHz})=39.2 \times$ Speed (ips)
(3) Record the center frequency of the oscillator measured between TP4 and TPl on the Tracking Oscillator assembly using a Monsanto Counter Timer Model 100-B (or equivalent).
(4) Set the ISPEED interface line true. This enables the oscillator circuitry designed to operate at the lower of the two specified frequencies.
(5) Record the center frequency of the oscillator measured between TP4 and TPl on the Tracking Oscillator assembly using a Monsanto Counter Timer Model 100-B (or equivalent).
(6) Acceptable limits.
- $\quad \pm 1$ percent of value calculated in Step (1).


### 6.6.6.3 Adjustment Procedure

When the measured frequency exceeds the acceptable limits proceed as follows.
(1) Set the ISPEED interface line false.
(2) Connect a Monsanto Counter Timer Model 100-B (or equivalent) between TP4 and TP1 (0v) on the Tracking Oscillator assembly.
(3) Adjust potentiometer R5 located on the Tracking Oscillator assembly until the measured frequency equals the higher of the calculated oscillator frequency (Paragraph 6.6.6.2).
(4) Set the ISPEED interface line true.
(5) Adjust potentiometer R17 located on the Tracking Oscillator assembly until the measured frequency equals the lower of the calculated oscillator frequency (Paragraph 6.6.6.2).
6.6.6.4 Related Adjustments

- None


## SECTION VII <br> SCHEMATICS AND PARTS LISTS

### 7.1 INTRODUCTION

This section includes the schematics, assembly drawings and parts lists.

### 7.2 ILLUSTRATED PARTS BREAKDOWN

Figures 7-1 and 7-2, used in conjunction with Tables 7-1 and 7-2, provide identification by PERTEC part number of the mechanical and electrical components of the Phase Encoded Formatter.

### 7.3 SPARE PARTS

Table 7-3 provides a description of suggested spare parts. The Customer should always furnish model number and serial number of the formatter when ordering parts.

### 7.4 PART NUMBER CROSS REFERENCE

Table 7-4 provides a cross reference to the manufacturer part number and typical PERTEC part number.


Figure 7-1. Phase Encoded Formatter Photo Parts Index

Table 7-1
Phase Encoded Formatter Photo Parts Index

| Photo <br> Index <br> Number | Description | Part <br> Number |
| :---: | :---: | :---: |
| 1 | Tracking Oscillator | 102094-* |
| 2 | Catch Assembly Push Release | 615-0033 |
| 3 | No. 10 Captive Fastener Floating Screw (2 req'd) | 615-7500 |
| 4 | Mylar Washer (4 req'd, 2 ea Fastener) | 612-5622 |
| 5 | Front Panel | 101315-01 |
| 6 | Perforated Screen, Bottom Cover Perforated Screen, Top Cover (Not Shown) | 101328-02 |
| 7 | Write Control PCBA | 101386-* |
| 8 | Fixed Oscillator | 102096-* |
| 9 | Bezel Switch | 102222-01 |
| 10 | Fuse, 5A, 3AG, Fast Blow | 663-3050 |
| 11 | Fuse, 1A, 3AG, Slow Blow | 663-3510 |
| 12 | Read Recovery PCBA | 101381-* |
| *See version table for applications and tape speeds. |  |  |



Figure 7-2. Formatter Power Supply Photo Parts Index

Table 7-2
Formatter Power Supply Photo Parts Index

| Photo <br> Index <br> Number | Description | Part <br> Number |
| :---: | :--- | :---: |
| 1 | Power Transformer | $511-1600$ |
| 2 | ON/OFF Rocker Switch | $506-0808$ |
| 3 | Fuse Holder (2 req'd) | $658-9160$ |
| 4 | Fuse Holder Shrink Boot (2 req'd) | $669-0083$ |
| 5 | Power Supply PCBA | $101336-01$ |
| 6 | Receptical J1 | Identification Only |
| 7 | Variable Resistor R4 | Identification Only |
| 8 | Receptical J3 | Identification Only |
| 9 | Receptical J2 | Identification Only |
| 10 | Power Cable (3-Conductor) | $692-0001$ |
| 11 | Strain Relief Bushing | $660-0011$ |
| 12 | Rectifier Bridge | $320-9622$ |
| 13 | Choke | $515-1600$ |

## Table 7-3 <br> Spare Parts List

| Description | Part No. |
| :---: | :---: |
| 1. PE Read PCBA | 101381 ** |
| 2. PE Write PCBA | 101386 - * |
| 3. NRZI $7 / 9$ Read/Write PCBA | 101623-* |
| 4. Interconnect A PCBA | 101367-* |
| 5. Fixed Oscillator PCBA |  |
| PE 12.5 ips | 102096-03 |
| PE 18.75, 22.5, 25 ips | 102096-05 |
| PE 37.5 ips | 102096-07 |
| PE 45 ips | 102096-08 |
| PE 75 ips | 102096-09 |
| NR ZI 12.5 ips | 102096-04 |
| NR ZI 18.75, 22.5, 25 ips | 102096-06 |
| NRZI 37.5 ips | 102096-08 |
| NRZI 45 ips | 102096-09 |
| NRZI 75 ips | 102096-10 |
| 6. Tracking Oscillator PCBA, PE 12.5 ips | 102094-04 |
| 18.75 ips | 102094-03 |
| 22.5 ips | 102094-09 |
| 25 ips | 102094-02 |
| 37.5 ips | 102094-01 |
| 45 ips | 102094-07 |
| 75 ips | 102094-08 |
| 7. Dual Speed Fixed Oscillator PCBA $6.25 / 12.5 \mathrm{ips}$ | 101995-01 |
| 18.75-25/12.5 ips | 101995-02 |
| $18.75-25 / 37.5$ ips | 101995-03 |
| 22.5-25/45 ips | 101995-04 |
| $37.5 / 75 \mathrm{ips}$ | 101995-05 |
| 8. Dual Speed Tracking Oscillator PCBA $6.25 / 12.5 \mathrm{ips}$ | 101990-01 |
| 12.5/25 ips | 101990-02 |
| $18.75 / 37.5 \mathrm{ips}$ | 101990-03 |
| $22.5 / 45 \mathrm{ips}$ | 101990-04 |
| $37.5 / 75 \mathrm{ips}$ | 101990-05 |
| 9. Power Supply Assembly | 101314-01 |
| 10. Power Supply PCBA | 101336-01 |
| 11. ON/OFF Rocker Switch | 506-0808 |
| 12. Fuse, 1 Amp, 3AG, SB | 663-3510 |
| 13. Fuse, $5 \mathrm{Amp}, 3 \mathrm{AG}, \mathrm{FB}$ | 663-3050 |
| 14. Extender Board | 101595-01 |
| * See version table for applications and tape speeds. |  |

Table 7-4
Part Number Cross Reference

| PERTEC <br> Part No. | Manufacturer | Manufacturer Part No. and Description |
| :---: | :---: | :---: |
| Capacitors |  |  |
| 130-2215 | QPL | DM-15-100J (220 pf, 550v dc, 5\%) |
| 130-4715 | QPL | DM-15-471J (470 pf, 500v dc, $5 \%$ ) |
| 131-1020 | Callins Ind. | $424 \mathrm{Bl} 102 \mathrm{~K}(0.001 \mu \mathrm{f}, 100 \mathrm{v} \mathrm{dc}, 10 \%)$ |
| 131-1030 | Callins Ind. | 424B103K (0.01 $\mu \mathrm{f}, 100 \mathrm{v}$ dc, $10 \%$ ) |
| 131-1040 | Callins Ind. | $424 \mathrm{Bl} 104 \mathrm{~K}(0.01 \mu \mathrm{f}, 100 \mathrm{v} \mathrm{dc}, 10 \%)$ |
| 131-2230 | Callins Ind. | $424 \mathrm{~B} 222 \mathrm{~K}(0.022 \mu \mathrm{f}, 100 \mathrm{vdc}, 10 \%)$ |
| 131-3320 | Callins Ind. | 424B332K ( $0.0033 \mu \mathrm{f}, 100 \mathrm{v}$ dc, $10 \%$ ) |
| 131-4720 | Callins Ind. | $424 \mathrm{~B} 472 \mathrm{~K}(0.0047 \mu \mathrm{f}, 100 \mathrm{v} \mathrm{dc}, 10 \%)$ |
| 132-2752 | Components, Inc. | EG35-275-10 (2.7 $\mu \mathrm{f}, 35 \mathrm{v} \mathrm{dc}, 20 \%$ ) |
| 133-7060 | Mallory | MTA 70 E 20 ( $70 \mu \mathrm{f}, 20 \mathrm{v} \mathrm{dc},-10+100 \%$ ) |
| 134-3000 | STM | 60C 15BAS33 ( $3000 \mu \mathrm{f}, 15 \mathrm{v} \mathrm{dc}$ ) |
| 134-8000 | STM | 91 C 25 HC 822 ( $8000 \mu \mathrm{f}, 25 \mathrm{v} \mathrm{dc}$ ) |
| Diodes |  |  |
| 300-4446 | Components, Inc. | 1N4446 |
| Diodes, Matrix $700-2680$ | Texas Instr. | TIDM 268J $(6 \times 8$ diode matrix, fusible) |
| Diodes, Zener $330-0685$ | Motorola | lN4736A |
| Integrated Circuits |  |  |
| 700-3114 | Mostek | MK1002P (Dual 128-bit Shift Register) |
| 700-4153 | Texas Instr. | SN74153N (Dual 4 to 1 MPX) |
| 700-4157 | Texas Instr. | SN74157N (Quad 2 to 1 MPX, Inverting) |
| 700-4158 | Texas Instr. | SN74158N (Quad 2 to 1 MPX, Noninverting) |
| * or equivalent |  |  |

Table 7-4
Part Number Cross Reference (continued)

| PERTEC <br> Part No. | Manufacturer | Manufacturer Part No.* and Description |
| :---: | :---: | :---: |
| ICs (cont'd) |  |  |
| 700-4170 | Texas Instr. | SN74170N ( $4 \times 4$ Bit Register) |
| 700-4180 | Texas Instr. | SN74180N (8-bit odd/even parity generator) |
| 700-5835 | Texas Instr. | DTLSN15835N (Hex inverter, diodeless) |
| 700-7400 | Texas Instr. | SN7400N (Quad 2 input, NAND) |
| 700-7402 | Texas Instr. | SN7402N (Quad 2 input, NOR) |
| 700-7404 | Texas Instr. | SN7404N (Hex Inverter) |
| 700-7410 | Texas Instr. | SN7410N (Triple 3 input, NAND) |
| 700-7416 | Texas Instr. | SN7416N (Hex Buffer Inverter) |
| 700-7419 | Texas Instr. | SN74193N (4-bit Sync Up/Down Counter) |
| 700-7420 | Texas Instr. | SN7420N (Dual 4 Input, NAND) |
| 700-7430 | Texas Instr. | SN7430N (8 Input, NAND) |
| 700-7438 | Texas Instr. | SN7438N (Quad 4 Input, NAND Buffer) |
| 700-7440 | Texas Instr. | SN7440N (Dual 4 Input, NAND Buffer) |
| 700-7450 | Texas Instr. | SN7450N (Expandable Dual 2 Wide 2 Inputs and/or Inverter Gates) |
| 700-7474 | Texas Instr. | SN7474N (Dual D type Flip-Flop) |
| 700-7476 | Texas Instr. | SN7476N (Dual J-K Flip-Flop) |
| 700-7485 | Texas Instr. | SN7485N (4-bit Comparator) |
| 700-7486 | Texas Instr. | SN7486N (Quad 2 Input Exclusive OR Gate) |
| 700-7493 | Texas Instr. | SN7493N (4-Bit Binary Counters) |
| 700-7495 | Texas Instr. | SN7495N (4-Bit Right Shift, Left Shift Registers) |
| 700-7496 | Texas Instr. | SN7496N (5-Bit Shift Registers) |
| 700-8360 | Texas Instr. | SN15836N (Hex Inverter) |
| 700-8440 | Texas Instr. | SN15844N (DTL IC) |

Table 7-4
Part Number Cross Reference (continued)

| PERTEC <br> Part No. | Manufacturer | Manufacturer Part No. <br> and Description |
| :---: | :---: | :---: |
| Rectifiers |  |  |
| 201-3228 | RCA | 2N3228 (TO-66) |
| 201-4654 | RCA | 40654 (TO-5) |
| Resistors, Carbon Comp |  |  |
| 100-1015 | QPL | RC07GFl01J (l/4W, 5\%, 100 ohms) |
| 100-1025 | QPL | RC07GF102J (l/4W, 5\%, 1000 ohms) |
| 100-1035 | QPL | RC07GF103J (1/4W, 5\%, 10K) |
| 100-1515 | QPL | RC07GF151J (1/4W, 5\%, 150 ohms) |
| 100-2205 | QPL | RC07GF220J (l/4W, 5\%, 22 ohms) |
| 100-2215 | QPL | RC07GF221J (1/4W, 5\%, 220 ohms) |
| 100-2225 | QPL | RC07GF222J (1/4W, 5\%, 2.2K) |
| 100-2235 | QPL | RC07GF223J (1/4W, 5\%, 22K) |
| 100-3305 | QPL | RC07GF330J (1/4W, 5\%, 33 ohms) |
| 100-3315 | QPL | RC07GF3315 (1/4W, 5\%, 330 ohms) |
| 100-3325 | QPL | RC07GF332J (1/4W, 5\%, 3.3K) |
| 100-4715 | QPL | RC07GF471J (1/4W, 5\%, 470 ohms) |
| 100-5625 | QPL | RC07GF562J (l/4W, 5\%, 5.6K) |
| 100-5635 | QPL | RC07GF563J (1/4W, 5\%, 56K) |
| 100-6815 | QPL | RC07GF681J (1/4W, 5\%, 680 ohms) |
| 100-6825 | QPL | RC07GF682J (1/4W, 5\%, 6800 ohms) |
| 101-1005 | QPL | RC20GF100J (1/2W, 5\%, 10 ohms) |
| 101-1025 | QPL | RC20GFl02J (1/2W, 5\%, 1.0K) |
| 101-1825 | QPL | RC20GF182J (1/2W, 5\%, 1.8K) |
| 101-2705 | QPL | RC20GF270J (1/2W, 5\%, 27 ohms) |
| 101-8205 | QPL | RC20GF820J (1/2W, 5\%, 82 ohms) |
| 102-6815 | QPL | RC32GF681J (1W, 5\%, 680 ohms) |
| 110-0011 | Dale Electr. | RS-10 (10W, 3\%, 0.1 ohm) |

Table 7-4
Part Number Cross Reference (continued)

| PERTEC <br> Part No. | Manufacturer | Manufacturer Part No. <br> and Description |
| :---: | :---: | :---: |
| Resistors, Variable |  |  |
| 121-1020 | Helipot Div., Beckman Instr. | 79PR 1K ( $1 \mathrm{~K}, 3 / 4 \mathrm{~W}, 10 \%$ ) |
| Sockets |  |  |
| 503-7541 | AMP, Inc. | 583529-1 (16-pin, IC, solder terminal) |
| 503-7544 | AMP, Inc. | 583527-1 (14-pin, IC, solder terminal) |
| 503-7613 | AMP, Inc. | 1-380852-0 (16-pin, IC, wire wrap) |
| 503-8358 | AMP, Inc. | 1-380845-0 (14-pin, IC, wire wrap) |
| Transistors |  |  |
| 200-3053 | Motorola | 2N3053 (NPN) |
| 200-3055 | Motorola | 2N3055 (NPN) |
| 200-3771 | Motorola | 2N3771 (NPN) |
| 200-4037 | RCA | 2N4037 (NPN) |
| 200-4123 | Motorola | 2N4123 (NPN, Switching) |
| 200-4125 | Motorola | 2N4125 (PNP, Switching) |


8. all flip flops used functionaly as follows:

(73 SEE version table for usage.
5. INTERNAL LABEL C2 OENOTES COORDINATE LOCATION ON ASSY.
(4.) all integrated circuits are pec part no. prefil $700-$
3. all CaAcions ARE 2.7UF, $100 \mathrm{~V}, 10 \%$,

ALL RESISTORS ARE $1 / 4 \mathrm{w}$, $5 \%$, VALUES ARE IN OHMS.
REFERENCE DRAWINGS: ASSEMBLY-101386
notes:unless otherwise specified:




















5. FOR ADDITIONAL VERSIONS SEE DWG NOS. 102100, 102102 AND 102103.
(4) SOLDER USING SN63 TYPE RMA SOLDER PER QQ-S-571
(3) THERE EXISTS A BINARY TO OCTAL SIGNIFICANCE TO THE

LAST THREE INTEGERS IN THE ABOVE PART NO'S. THE
BINARY POSITION OF JUMPERS IN VERSION TABLE IS
REFLECTED IN THE OCTAL CONVERSION OF THE LAST THREE
INTEGERS OF THE PART NO. $(10210 X-X X)$.
(2) RUBBER STAMP PART NO. 102 IOI INCLUDING VERSION NO.,USING WHITE INK.
(1) INSTALL JUMPER 100373-03 PER VERSION TABLE
$0=$ OMIT JUMPER, $I=$ INSERT JUMPER.
NOTES: UNLESS OTHERWISE SPECIFIED.



$\perp$


1
4
1
3

5 FOR ADDITIONAL VERSIONS SEE DWG NOS. 102100, 102101 AND 102102.
SOLDER, USING SN63 TYPE RMA SOLDER PER QQ-S-57I.
(3) THERE EXISTS A BINARY TO OCTAL SIGNIFICANCE TO THE LAST THREE INTEGERS IN THE ABOVE PART NO'S. THE binary position of uumpers in version table is REFLECTED IN THE OCTAL CONVERSION OF THE LAST THREE INTEGERS OF THE PART NO. ( $10210 x-x x$ ).
(2) RUBBER STAMP PART NO. 102103 INCLUDING VERSION NO., USING WHITE INK.
(1) INSTALL JUMPER $100373-03$ PER VERSION TABLE. $0=0$ MIT JUMPER, $1=$ INSERT JUMPER

503-8362 REF, COVER BROKEN AWAY FOR CLARITY


| (1) VERSION TABLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (3) DASH NO. | $\omega_{1}$ | W2 | w3 | w4 | w5 | w6 | w7 | พ8 |
| 102103-00 | 1 | 1 | 0 | 9 | 0 | 0 | 0 | 0 |
| 102103 -01 | 1 | 1 |  | + | 1 | 0 | $\bigcirc$ | 1 |
| 102103-02 | 1 |  |  |  |  | 0 | 1 | 0 |
| 102103-03 | 1 | 1 |  |  |  | 0 | 1 |  |
| 102103-04 | 1 | 1 |  |  |  | 1 | 0 | 0 |
| 102103-05 | 1 | 1 |  |  |  | I | 0 | 1 |
| 102103-06 | 1 | 1 |  |  | 1 | 1 |  | 0 |
| 102103-07 | 1 | 1 |  |  | $\bigcirc$ | 1 | 1 | 1 |
| 102103-10 | I | 1 |  |  | 1 | 0 | 0 | 0 |
| 102103-11 | 1 | 1 |  |  | 1 | 0 | 0 | 1 |
| 102103-12 | 1 | 1 |  |  | 1 | 0 | 1 | 0 |
| 10203-13 | 1 | 1 |  |  | 1 | 0 | 1 | 1 |
| 102103-14 | 1 |  |  |  | 1 | 1 | 0 | 0 |
| 102103-15 | 1 | 1 |  |  | 1 | 1 | 0 | 1 |
| 102103-16 | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 |
| 102103-17 | 1 | 1 |  | 0 | 1 | 1 | 1 | 1 |
| 102103-20 | 1 | 1 |  | 1 | 0 | 0 | 0 | 0 |
| 10203-21 | 1 | , |  | 1 | 1 | 0 | 0 | 1 |
| 102103-22 | 1 | 1 |  | 1 |  | 0 | 1 | 0 |
| 10203-23 | 1 | 1 |  | 1 |  | 0 | 1 | 1 |
| 102103-24 | 1 | 1 |  | 1 |  | 1 | 0 | 0 |
| 102103-25 | 1 | 1 |  | 1 |  | 1 | 0 | 1 |
| 102103-26 | 1 | 1 |  | 1 | 1 | - | 1 | 0 |
| 102103-27 | 1 | 1 |  | 1 | 0 | 1 | I | 1 |
| $102103-38$ | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 |
| 10203-31 | 1 | 1 |  | 1 | 1 | 0 | 0 | 1 |
| 10203-32 | 1 | 1 |  | 1 | 1 | 0 | 1 | 0 |
| 102103-33 | 1 | 1 |  | 1 | 1 | 0 | 1 | - |
| 102103-34 | 1 | 1 |  | 1 | 1 | 1 | 0 | 0 |
| $102103-35$ | 1 | 1 |  | 1 | I | 1 | - | 1 |
| 10203-36 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $10203-37$ $102103-40$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 102103-41 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 102103-42 | 1 | 1 | 1 |  |  | 0 | 1 | 0 |
| 102103-43 | 1 | 1 | 1 |  |  | 0 | 1 | 1 |
| 102103-44 | 1 | 1 | 1 |  |  | 1 | 0 | 0 |
| 102103-45 | 1 | 1 | 1 |  |  | 1 | 0 | 1 |
| 102103-46 | 1 | $!$ | 1 |  | 1 | , | 1 | 0 |
| 102103-47 | 1 | 1 | 1 |  | $\bigcirc$ | - | 1 | 1 |
| 102103-50 | 1 | 1 | 1 |  | I | 0 | 0 | 0 |
| 102103-51 | 1 | 1 | I |  | I | 0 | 0 | 1 |
| 102103-52 | 1 | 1 | 1 |  | 1 | 0 | 1 | 0 |
| 102103-53 | 1 | 1 | 1 |  | 1 | 0 | 1 |  |
| 102103-54 | 1 | 1 | 1 |  | 1 | 1 | 0 | 0 |
| 102103-55 | 1 | 1 | 1 |  |  | 1 | 0 | 1 |
| 102103-56 | 1 | 1 | 1 |  | 1 | 1 | 1 | 0 |
| 102103-57 | 1 | 1 | 1 | 0 |  | 1 | 1 | 1 |
| 102103-60 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 102103-61 | 1 | 1 | 1 | 1 |  | 0 | 0 | - |
| 102103-62 | 1 | 1 | 1 | 1 |  | 0 | 1 | 0 |
| 102103-63 | 1 | 1 | 1 | 1 |  | 0 | 1 | 1 |
| 102103-64 | 1 | 1 | 1 | 1 |  | 1 | 0 | 0 |
| 102103-65 | 1 | 1 | 1 | 1 |  | 1 | 0 | 1 |
| $102103-66$ | 1 |  | 1 | 1 |  | 1 | 1 | 0 |
| 102103-67 | I | 1 | 1 | 1 | $\bigcirc$ | 1 | 1 | 1 |
| -102103-70 | I | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 102103-71 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 102103-72 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 102103-73 | 1 | 1 | 1 |  | 1 | 0 | 1 | 1 |
| 10203-74 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 102103-75 | 1 | I | , | 1 | 1 | 1 | 0 | 1 |
| 102103-76 | 1 | 1 | 1 | 1 | 1 | I | 1 | 0 |
| 102103-77 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |





## PERTEC

