The NEBULA Computer

(A General Manual)

Part 1:

Hardware Systems

Department of Computer Science

Oregon State University Corvallis, Oregon 97331

August 1976

GENERAL INFORMATION	1
Memory	1-1
Мар	2 – 2
Peripheral Units	1-3
PROCESSOR	2
Registers	2-1
Processor States	2-4
Data Formats	2-6
Instruction Formats	2-7
Effective Address Calculation	2-8
Shift Instructions	2-11
I/O Instructions	2-12
Partial & Double-Word Addressing	2-14
INPUT/OUTPUT	3
Single Character I/O	3-1
Interrupt System	3-3
INSTRUCTIONS	4
Explanation of Notations	4-1
Register Specifying	4-2
Floating Point	4-6
Miscellaneous Arithmetic	4-10
Shifts	4-12
Partial & Multi-Word	4-16
Conditional Jumps & Skips (except I/O)	4-18
Machine Status	4-20
I/O Instructions	4-23
CONSOLE	5
Power	5-1
Bootstrap	5-3
- F-States	5-3
Control Switches	5-4
LIST OF INSTRUCTIONS	6-1
I/O Instructions	6-3
Mnemonic Code Table	6-4
COMPUTER CENTER PUBLICATIONS	7-1

The NEBULA is a general purpose, serial computer, designed, constructed, and maintained by OSU students. NEBULA had its beginnings in 1963 in a graduate seminar whose purpose was to investigate the possibility of building a low-cost digital computer to serve as a modern complement to the ALWAC III-E. Some members of the seminar carried on the design and construction, which in their later stages were funded by grants from the Office of Naval Research.

The goals of the research project were to study the use of glass delay lines as a main computer memory, and to design an inexpensive machine with some of the characteristic capabilities of larger machines but which could be easily modified. These goals have for the most part been realized in the machine as it now stands.

The Memory

NEBULA was originally constructed using 100uS glass delay line memory. There were two types of memory constructed, a 4096 word random-access memory for general use and a 2048 word experimental associative, or "content-addressable" memory (CAM).

These memory systems have been supplanted with a 32K x 36 core memory in the form of an IBM 7302 core storage unit. The memory was originally part of a 7030 "STRETCH" computer, and is sometimes referred to as the Stretch Memory.

The 7302 has a cycle time of 2.18uS, with a read access of approximately luS. The memory controller has eight memory

ports, of which the NEBULA processor uses one. The memory cycles are allocated on a priority basis, with the next cycle alloted to the highest priority request pending.

Although 36 data bits are available from the memory NEBULA uses only 34. The bits of a NEBULA word are numbered right to left, 0--33. Each word consists of the spare bit (bit 0), a 32-bit data word (bits 1 through 32), and the parity bit (bit 33).

The parity bit actually has nothing to do with parity except that original plans to put parity on the memory were never completed. The parity bit remains useful as a tag bit, like the spare bit.

.Peripheral Units

NEBULA has a wide range of peripheral hardware for input and output.

one model 33 ASR, one model 33 KSR Teletypes: both with full duplex interfaces. Line Printer: Potter model 3502 350 lines per minute, 132 columns Paper Tape: Digitronics Model B5000 tape reader 300 characters per second, 5-7-8 channels. Tally model P120 paper tape punch 120 characters per second, 5-7-8 channels Drum: Vermont Research Corp. fixed head drum 32768 words (256, 128-word sectors) 36 mS per sector transfer time Memorex model 651 flexible disk 65536 words Floppy Disk: 64 tracks, 8 sectors/track, 128 words/sector maximum access time (land head, seek to track,

latency to sector) approx. 650 mS.

The Processor

The NEBULA processor contains eight flip-flop registers and eight memory locations which are used as index registers. Three of the registers act as general arithmetic registers except for certain operations; the others have specialized functions. All hardware registers are treated as part of memory, except the instruction register.

Memory	Daniation		
Address	Register		Description
00	Z	(34 bits)	Zeros Register
01	U	(34 bits)	Universal Accumulator
02	Х	(34 bits)	Extension of U Register
03			Unused
04	C	(32 bits)	
		bits 17-32	Program Counter
		bits 1-16	Flag Register
05	Ε	(8 bits)	Input/Output Buffer
06	V	(34 bits)	Operand Register
07	W	(34 bits)	Ones Register
	IR	(32 bits)	Instruction Register
		0 (bits 1-8)	Operation Code
		M (bits 9-16)	Modifier Code
		D (bits 17-32)	Address Field

The lower half of the C register forms a 16-bit flag register. Some of these bits are used to indicate hardware status conditions, such as overflow, etc. The remaining bits are available for





Memory Map

general programming use. There are instructions to store, set, reset and restore these flags for a variety of circumstances. The table following gives the hardware bit assignments.

C Register

Bit	Mask	Meaning
l	0001	COMPARE FLAGS (SET BY CMr INSTRUCTIONS)
2	00025	
3	0004	Arithmetic Overflow
<u>_</u> 4	0008	Drum Error (read parity or write protec
5	0010	
6	0020	
7	0040	Arithmetic shift (lost precision)
8	0080	Set by TSB
9	0100	
10	0200	
11	0400	
12	0800	
13	1000	
14	2000	
15	4000	
16	8000	

The Mythical Y register

This register ought to occupy location 3 in the registers. The hardware register was never built, and references to location 3 are equivalent to referencing the Z register. Opcodes that normally would deal with the Y register are undefined, but

reserved. The associated Mnemonics are also reserved, and appear on some instruction charts.

Processor States

۲_٦

F₃

Fц

 F_5

F₆

 F_7

F₈

Fg

Instruction execution is done in a variable number of phases, called F-states. The F-states are numbered $F_0 - F_9$, and each take exactly one word time. The actions for each F-state are given below:

F₀ instruction fetch

index modification

F₂ indirect addressing

most simple instructions complete execution double length operand instructions complete execution

execution phases for more complex operations (FLOATING MULTIPLY, etc)

Not all F-states need be entered, nor do they have to be executed in order. An instruction with no indirect addressing or indexing will go directly from F_0 to F_3 , for example, while a multi-level indirected and indexed instruction might oscillate between F_1 and F_2 several times. (For explanation of indirect addressing and indexing see Effective Address Calculation, p. 2-8,9)

Data Formats

A positive fixed-point number is represented in the NEBULA as a 32-bit word. The negative fixed point numbers are represented in 2's-complement form (See Fig. 2-1).

Floating-point numbers are represented in one word. Bits 1-23 are used for the fraction while bits 24-31 form the exponent. The exporent is represented in excess 128 (128+exponent). The negative for a floating-point number is represented as the 2's complement of its positive form computed as if it were a fixedpoint integer. Fixed-point and floating-point zero are the same.



"parity" bit

a. Fixed Point Format



b. Floating Point Format



Instruction Formats

33 32			17 1	16	9	8		10
P	Address	Field		Modificat Field	ion	0	pcode Field	S
						<		
		16	15	14 13 12	11	10	9	
			Index	I R	L	not used	D	

Most NEBULA instructions have the format shown above, which sacrifices compactness for simplicity, generality, and versatility. Note that full modification is available for all instructions. The parity and spare bits are ignored.

The register-specifying instructions can select any one of the eight hardware registers or, in one case, one of eight index registers. These instructions are distinguished by having bit five of their operation code a one. Bits six through eight select the register the operation is to be performed on. Bits one through four specify the operation.

The register non-specifying commands either do not operate with the registers or are assigned to operate on one specific register or set of registers.

Effective Address Calculation

NEBULA'S modifier field can specify direct, single, or multilevel indirect addressing, as well as index modification. In addition, either the contents of the final address calculated (the "effective address"), or that address itself can be specified as the operand for most instructions.

Indexing:

Three modifier field bits (14-16) select one of seven index registers in memory locations 09-0F₁₆. If the field is zero, no indexing takes place. The contents of the upper half of the index word are added to the instruction address. Indirect and Deferred:

Two bits of the modifier field (the "I" and "D" bits) determine. if indirect addressing takes place. There are three types of indirect addressing:

- 1) Normal, multilevel indirect The instruction address plus the index (if any) is used to fetch a new address, index, and indirect bit. The new index, if any, is added to the new address, and the indirect bit is checked. The process repeats until the indirect bit comes up zero. (I=1, D=0).
- 2) Deferred left Similar to multi-level indirect, but only one level of indirect is performed. The effective address is the left half of the word addressed, regardless of the indirect bit or index field in that word. (I=1, D=1).
- 3) Deferred right the same as deferred left, except the right half of the word addressed becomes the effective address. (I=0, D=1).



Immediate Modes:

The left and right immediate bits of the modifier determine the final operand for most instructions. If both the immediate bits are zero, the operand is the contents of the effective address. If the right immediate bit is one, the operand is the effective address, 16-bits, right-justified. If the left immediate bit is a one, the effective address is the left 16bits of the operand, with the right half of the word taken as zero. If both immediate bits are ones, the effective address forms both the left and right halves of the operand. With any immediate operand, the spare and parity bits are zero.

Shift Instruction Format

There are three types of shift instructions used on NEBULA: the register specifying commands for a logical shift and for a modified shift and the register non-specifying commands for double length shifts. The double length logical shift instructions and the register-specifying logical shift instructions have the same format. The modified shift instruction format differs only in the signnificance of bit 32 of the instruction word. For the modified shift, bit 32 indicates whether the shift is a circular shift (bit 32 equals 1) or an arithmetic shift (bit 32 equals zero). For: the logical shifts, bit 32 indicates the direction of shift: bit 32 equals 1 for a left shift and 0 for a right shift.

Bits 17 through 24 of the effective address contain the number of places to be shifted. Immediate mode has no effect.

33	32 2	5 24	17	16	13	12 11	10 9	8		1 0
			shift count	X	I	R - Li	TT D	;	nift -cođe	
· · · •		~~~~		f						
	effe	ctive	2							

address

Input-Output Instruction Format



Figure 2-2 I/O Instruction Format

Most of the input-output commands have the same operation code, TRE ("Transfer E Register") or $A2_{16}$. Bits 1 through 12 of the effective address each select one of 12 different inputoutput devices. Bits 13 through 16 control the event pulses for the transfer of information or the control of the inputoutput device selected. The event pulses occur sequentially: EV₁ occurs at bit time i-1.

High speed devices, such as the disk, transfer directly into memory and operate simultaneously with the processor. There are five instructions that drive these devices LIAR (AA), RIOTS (AC), IDIOT (AB), SENSE(AD), and SENSN (AE).

LIAR is used to select a device and transmit operation instructions. This includes sector and track selection, etc., and interrupt selection by condition. IDIOT transfers an address and count to the last device selected with a LIAR instruction, and initiates the transfer. Both LIAR and IDIOT skip the next instruction if the information was accepted by the device. If the device is busy, or if no device is selected or exists, the information is <u>Rejected</u> and the instruction does not skip.

Current device status may be obtained with the RIOTS, SENSE and SENSN instructions. RIOTS reads the current status from the last selected device and stores it into the effective address. SENSE compares the operand with the status and skips if their AND is non-zero. SENSN is similar to SENSE, but skips if the AND is zero.

Partial and Double Word Addressing

NEBULA also has the ability to address words as 8-bit bytes (character addressing), 16-bit bytes (half-word addressing) and as 64-bit bytes (double-word addressing) for loading and storing.

A character address is in the form 4*word address+ character position. The character positions are numbered 0-3 from right to left as shown in figure 2-.

Half-word addressing follows a similar pattern. A halfword address is in the form 2*word address+half-word position. The half-word positions are numbered 0 and 1 from right as shown in figure 2-3.

<u>32 17</u>	16 1	32	253	24 17	16 9	<u>8 1</u>
1	0		3	2	1	0
·	*	÷ 1	01			

Half-word placement

Character placement

Figure 2-3 Half-word and Character Placement Character addressing is performed only with the E register, half-word addressing is performed only with the U register, and double-word addressing is performed only with the U and X registers.



PARTIAL WORD ADDRESSING

Note: words 4000 through 7FFF are not addressable as characters.

 \mathbf{N}

.

INPUT/OUTPUT

Single Character I/O

All single-character I/O on NEBULA is done with the TRE (transfer E Register) instructions. The lower 12 bits of the effective address select the device, while the top 4 bits select 4 possible "event times" to be sent to the device interface. All I/O is done through the E register.

Teletypes

Instructions for the two teletypes are the same with the exception . of device selection. Characters may be printed on both units at the same time, but characters received from the keyboards must be received separately.

Keyboard:

TTY	l	device	5	(0 10)
TTY	2	device	1	(001)

Event times:

EV l	Skip on flag	SKKF2	100100A2		
EV 2 EV 3	Clear E register Transfer character to E register	SKKF	101000A2		
EV 4	Clear Keyboard flag	CKF2 CKF	800100A2 801000A2		
	and 4 may be combined Teletype In	TTI2 TTI	E00100A2 E01000A2		
Teletype	Printer:				
TTY 1 TTY 2	device 6 (002) device 2 (020)				
Event times:					
EVl	Skip on flag	SPRF2 SPRF	100200A2 102000A2		

EV 2	Clear flag	CPRF2	2 G0200A2
		CPRF	202000A2
EV 3 EV 4	Not used Send character to TTY		
EV's 2,3	, and 4 may be combined		

LV'S Z, S, and 4 may be combi	nea	
Teletype Out	TTO2 TTO	E00200A2 E02000A2
	-	

Paper Tape	Reader	Device	3	(004)

Event times:

ΕV		Skip on Flag	SKRF	100400A2
ΕV	2	Clear E register and clear		
ΕV	3	Or C(E) with tape reader bu then initiate forward tape motion	ffer	
ΕV	ц	Or C(E) with tape reader bu then initiate backward tape		

EV's 2 and 3, or 2 and 4 may be combined

Read Forward	RDF	600400A2
Read Backward	RDB	A00400A2

Paper Tape Punch Device 4 (008)

Event times:

EV l	Skip on Flag	SKPF	100800A2
EV 2	Clear Flag	CPF	200800A2
EV 3	Not Used		
EV 4	Punch character		

EV's 2, 3, and 4 may be combined

Punch Character	PCH	E00800A2

Line Printer Device 9 (100)

Event times:

EV 1	Skip if Buffer Ready	SKBR	110000A2
EV 2	Transfer C(E) to printer		
	buffer	LPLB	2 10000A2
E V 3	Initiate Print	LPPR	410000A2
EV'4	Clear Printer Buffer	LPCL	810000A2

Any event times may be combined.

NOTES:

DC power to line printer turned off results in a constant ready signal.

Line printer flag = buffer ready AND paper not moving. The line printer buffers 128 character lines. LPLB transfers the character to the next sequential position in the buffer. Buffer overflow automatically initiates a print cycle, buffer will become un-ready until cycle has completed.

Clearing the printer buffer (LPCL) automatically sets top-of-form condition. Line printer will go to top-of-form at the completion of the next print cycle.

The printer buffer should not be cleared until the completion of the print cycle.

Interrupt System

The processor recognizes interrupts on 16 priority levels. When an interrupt is recognized, the processor completes the execution of the current instruction, then stores the contents of the C-register in the interrupt vector corresponding to the interrupt level and at the same time loading the C-register with the former contents of that vector. This effects saving the C-register and transferring control to the interrupt handling routine. Interrupt vectors reside in memory locations 10_{16} through IF₁₆, with location 10_{16} corresponding to level zero.

Individual interrupt levels are controlled by the 16-bit Interrupt Mask Register (IMR). An interrupt may occur on a given level only if the bit for that level in the IMR is a one. The IMR may be set and reset by the SIM and RIM instructions.

Overall control of the interrupts is held by the Interrupt Enable Toggle (ENINT). This flip-flop must be set to a one before any interrupt can occur. ENINT is reset as soon as an interrupt occurs, and should be set to one just before exiting an interrupt routine. The

execution of a SIT instruction is delayed one instruction time to allow time to exit the service routine.

Interrupt service routines should always properly restore the vector location before exiting. This is most easily done by executing an EXC in the location just before the service routine entry or re-entry point.

Level	Location 16	IMR Mask	Device
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	-10 11 12 13 14 15 16 17 18 19 1A 1B IC 1D IE	0001 0002 0004 0010 0010 0020 0040 0080 0100 0200 0400 0800 1000 2000 4000	TTY 2 Keyboard TTY 2 Printer Paper Tape Reader Paper Tape Punch TTY 1 Keyboard TTY 1 Printer unassigned Line Printer unassigned unassigned unassigned Manual Interrupt Internal Interrupt Real Time Clock
15	IF	8000	Executive Interrupt

Interrupt Vector Locations

THE NEBULA INSTRUCTION SET

Each instruction is described in two ways: in pseudo algorithmic language and by a brief paragraph. The execution time in word times is given in parenthesis to the left of the instruction mnemonic. Instruction fetch, indexing, and each level of indirect addressing each take an additional word time.

The table below gives the symbols used in the pseudoalgorithmic description of the instructions.

Symbol	Description
A	effective address
Ai	value of bit i of effective address
C()	contents of
C() i-j	contents of bits i to j of
M	memory word
R	specified register
11	absolute value
Λ	and
V	or
X	exclusive or
=	equal
¥	not equal
:=	set equal to
1	divide by
*	multiplied by
+	plus
-	minus
>	greater than
<	less than
<u>c()</u>	one's complement of the contents of
I	specified index register
Е	there exists
А	for all
:=:	swap

Register-Specifying Instruction	S		
Register Zero Jumps	(0)	UZJ,EQ	030
		,NE	430
The left and right immediate bi	,GE	830	
select the condition to test for	r	,LT	C30
jumping. The conditions selecta	able	XZJ,EQ	050
are: equal (EQ), not equal(NE)	>	,NE	450
greater or equal (GE), and less	than	,GE	850
(LT). IF the register, compared	1	,LT	C50
with zero, meets the condition		EZJ,EQ	0 B0
specified by the instruction, co	ontrol	,NE	4B0
is transferred to the effective		,GE	8B0
address. Otherwise this instruction		,LT	CB0
acts as a NOP. In either case the		VZJ,EQ	0D0
execution time is zero.		,NE	4D0
		,GE	8D0
		,LT	CDO
Load Register	(1)	LDU	31
		LDX	51
C(R):=C(A)		LDC	91
Contents of the effective addres	ss are	LDE	Bl
loaded into the register specifi	led.	LDV	Dl
Store Register	(1)	STU	32
C(A):=C(R)		STX	52
		STC	92
Contents of the specified regi	ster are	STE	B2
stored into the effective address.		STV	D2

Add to Register	(1)	ADU	33
C(R):=C(R)+C(A)	,	ADX	53
		ADC	93
The contents of the effective	e address are	ADE	B3
added to the contents of the	specified	ADV	D3
register. Overflow sets C ₃ .			
Subtract from Register		Menmonic Code	Hex Code
C(R):=C(R)-C(A)	(1)	SBU SBX SBC SBE SBV	34 54 94 B4 D4
Contents of the effective add	lress		
are subtracted from the conte	ents	· · · · · · · · · · · · · · · · · · ·	τ η
of the specified register.			
Overflow will set C ₃ .			
Or to Register			
C(R):=C(R)V C(A)	(1)	ORU ORX	35 55
The logical sum of the conter	nts	ORE ORV	B5 D5
of the effective address and	the		
contents of the specified			<i>r</i>
register is placed in the sp	ecified		•
register.			
Exclusive Or to Register			
C(R):=C(R) C(A)	(1)	EOU EOX	36 56
The modulo-two sum of the co	ntents	EOC EOE	96 B6
of the effective address and	of	EOV	D6
the specified register is pl	aced in		
the specified register.	· ·		

		Mnemonic Code	Hex Cod€
And to Register			
$C(R):=C(R)\Lambda C(A)$	(1)	ANU	37
The logical product of the contents	•	ANX ANE	57 B7
contents of the specified register is placed in the specified register.		ANV	D7
Compare Register			
if $C(R)^{C(A)}$ then $C(C)_{2}:=0AC(C)_{1}:=1$	(1)	CMZ	18
if $C(R)=C(A)$ then $C(C)_2:=0AC(C)_1:=0$		CMU	38
if $C(R) < c(A)$ then $C(C)_2 := I_A C(C)_1 := 0$		CMX	58
Contents of the effective address are		CME CMV	B8 D8
compared with the contents of the specified register. C_1 and C_2 indicate the result.		CMW	F8
Test Bit in Register			
if $C(R)_{A}=1$ then $C(C)_{17-32}:=$	(1)	TSU	3B
C(C) ₁₇₋₃₂ +1		TSX	5B
If the bit in the specified register		TSC	9B
designated by the effective address is 1, the control counter is incremented by 1 causing a skip. The effective address is used mode 64. Testing		TSE TSV	BB DB
"bits" 34-63 results in no skip			
(always zero).			
Exchange Register with Memory			
C(R):=:C(A)	(1)	EXU	3C
The contents of the specified	•	EXX	5 C
register are exchanged with the		EXC	9C
contents of the effective address.		EXE EXV	BC DC

4-4

ŝ.

Absolute Value Register		Mnemonic Code	Hex Code
C(R):= C(R)	(1)	AVU AVX AVV	3D 5D DD
Contents of the specified register			

are replaced by the absolute value of the contents of the specified register. Immediate mode has no effect. The effective address is ignored. Overflow will set C_3 .

Negate Register

C(R) := -C(R)

Contents of the specified register	(1)	NGU NGX		3E 5E
are replaced by the two's complement		NGE		BE
of the specified register.		NGV	·	DE
Immediate mode has no effect. The				

effective address is ignored.

Overflow will set C3.

FLOATING POINT

Floating Point Add		Code	Hex Code	•
C(U) := C(U) + C(A)	(5)	FAD	43	
if exponent> 2^{127} then C(C) ₃ :=1				
else if exponent< 2^{-128} then C(C) ₂ :=1				

The contents of the effective address are added to the contents of the U register. The contents of the E and V registers are destroyed. The left immediate mode treats the effective address as an operand appearing in the left half of a 32-bit word with the right half set to zero. Exponent underflow or overflow sets C_3 . The E register is clobbered.

Floating Point Subtract

C(U):=C(U)-C(A)if exponent>2¹²⁷ then $C(C)_3:=1$ else if exponent<2⁻¹²⁸ then $C(C)_3:=1$

Contents of the effective address are subtracted from the contents of the U register. The contents of the E and V registers are destroyed. The left immediate mode treats the effective address as an operand appearing in the left half of a 32-bit word with the right half set to zero. Exponent overflow or underflow sets C_3 . The E register is clobbered.

(5) FSB

44

Floating Point Multip

Floating Point Multiply		Mnemonic Code	Hex Code	-
C(U):=C(U)*C(A) if exponent>2 ¹²⁷ then $C(C)_3:=1$	(37)	FMP	45	
else if exponent< 2^{-128} then C(C) ₃ :=1				

Contents of the U register are multiplied by the contents of the effective address. The contents of the E, X, and V registers are destroyed. The left immediate mode treats the effective address as an operand appearing in the left half of a 32-bit word with the right half set to zero. Exponent overflow or underflow sets C2. The E register is clobbered.

Floating Point Divide

if divisor=0 then C(C)₃:=1 C(U) := C(U) / C(A)if exponent> 2^{127} then C(C)₃:=1 else if exponent< 2^{-128} then C(C)₃:=1

Contents of the U register are divided by the contents of the effective address. The contents of the E, X, and V registers are destroyed. The left immediate mode treats the effective address as an operand appearing in the left half of a 32-bit word with the right half set to zero. Exponent overflow or underflow sets Cz. Also an attempt to divide by 0 sets C₂. The E register is clobbered.

(38-40)FDV 46

Pack

For k=1 step 1 until A $C(U)_{32}:=C(U)_{32}$ $C(U)_{i}:=C(U)_{i+i}/i=1,...,31$ if $C(x)_{32}=0$ then $C(x)_{31}:=C(U)_{1}$ else $C(x)_{32}:=\overline{C(U)}_{1}$ $C(x)_{i}:=C(x)_{i+1}/i=1,...,29$

This command packs an exponent from the U register into the X register between the sign bit X₃₂ and the rest of the fraction. If the quantity in X is negative, the one's complement of U is packed into X. The effective address A determines the number of bits in U that are used as an exponent. Immediate mode has no effect.

Unpack

For k=1 step 1 until A $C(X)_{1}:=0$ $C(X)_{i+1}:=C(X)_{i}/i=1,...,30$ if $X_{32}=0$ then $C(U)_{1}:=C(X)_{31}$ else $C(U)_{1}:=\overline{C(X)}_{31}$ $C(U)_{i+1}:=C(U)_{i}/i=1,...,31$

This command unpacks an exponent from the X register into the U register. If the quantity in the X register is negative, the one's complement of the exponent is unpacked and put in the U register.

	Mnemonic	Hex	-
•	Code	Code	
(2-3)	PCK	4080	

(2-3) UPK

CO----80

Unpack (continued)

The effective address A determines the number of bits in the U register that are used as an exponent. The immediate mode has no effect.

Normalize

if $C(U)C(X)_{1-31}=0$ then no operation (5) $C(X)_{32}:=0$ $C(U)C(X)_{1-31}:=C(U)C(X)*2^{t}$ (where t is such that $2^{62}<C(U)C(X)_{1-31}<2^{63}$) C(V):=-t

The contents of the U register and bits 1-31 of the X register are shifted left (or right for the special case of -1) until bits 32 and 31 of the U register are not equal. X_{32} does not take part in the shift. The two's complement of the number of shifts is placed in the V register. The E register is clobbered. Immediate mode has no effect.

83

NRM

MISCELLANEOUS ARITHMETIC

Fixed Point Multiply		Mnemonic Code	Hex Code
$C(U)$ and $C(X)_{1-31} := C(U) * C(A)$	(33)	MUL	25

(34 - 37)

DIV

 $C(V) := C(A); C(X)_{32} := 0$

if C(U) * C(A) = 1 then $C(C)_{2} := 1$

Contents of U register and bits 1 to 31 of the X register are set equal to the product of the contents of the U register with the contents of the effective address. Bit 32 of the X register is set to 0. Overflow sets C₂.

Fixed Point Divide

if divisor=0 then $C(C)_3$:=1 $C(X) := \left[C(U)C(X)_{1-31}\right] / C(A)$ C(U) := Remainder; C(V) := C(A)if overflow then $C(C)_3 := 1$

Contents of the U register together with bits 1 to 31 of the X register are divided by the contents of the effective address. Overflow turns on C_3 . Note: Sign bit(s) must be in U register.

Increment and Skip on Zero

 $C(A)_{17-32} := C(A)_{17-32} + 1$ (2) ISZ if $C(A)_{17-32} = 0$ then $C(C)_{17-32} := C(C)_{17-32} + 1$

The contents of the address field of the effective address are incremented by 1. If the contents of the effective address is now zero, the next instruction is skipped. 26

21

Decrement and Skip on Zero		Mnemonic Code	Hex Code
$C(A)_{17-32} := C(A)_{17-32} - 1$	(2)	DSZ	22
if C(A) ₁₇₋₃₂ =0 then C(C) ₁₇₋₃₂ :=C(C) ₁₇₋₃	32 ⁺¹		

The contents of the address field of the effective address are decremented by 1. If the contents of the effective address is now zero, the next instruction is skipped.

Increment Index Register and Skip

if $C(M)_4 = 0$ then $C(I)_{17-32} := C(I)_{17-32} + A$ (2)	IXO IX1	lf 3f
else $C(I)_{17-32} := A$	IX2	5F
2, 02	IX3 IX4	7F 9F
if $C(I)_{17-32}=0$ then $C(C)_{17-32}:=C(C)_{17-32}+1$	IX5 IX6	BF
In the non-immediate mode the effective	IXO IX7	DF FF

address is added to bits 17 through 32 of the specified index register. In the left immediate mode the effective address is loaded into bits 17-32 of the specified index register. In either case if the result in C(I) is zero, the next instruction is skipped.

Load Index Register

$C(I)_{17-32} := A$	(2)	LX0	81F
2, 52		LXl	83F
if $C(I)_{17-32}=0$, then		LX2	85F
$C(C) \rightarrow -C(C) \rightarrow 1$		LX3 LX4	87F 89F
$C(C)_{17-32} = C(C)_{17-32} + 1$		LX5	8BF
min second in a lange in landed into		LX6	· 8DF
The effective address is loaded into		LX7	8FF
bits 17 through 32 of the specified			

index register. If this causes the contents of the specified index register to be zero, the next instruction is skipped.

SHIFT INSTRUCTIONS

Shift Right	Mnemonic Code	Hex Code
For i=1 step 1 until A mod 2^8 ($C(R)_k := C(R)_{k+1} / k=1,,31$ $C(R)_{32} := 0$	2) SRU SRX SRE SRV	0039 0059 00В9 00D9

Contents of the specified register are shifted right the number of places specified by the effective address (modulo 2^8). Zeros are shifted in from the left. Immediate mode has no effect.

Shift Left

For i=1 step 1 until A mod 2 ⁸	(2)	SLU	8039
$C(R)_{k} := C(R)_{k-1} / k = 2,, 32$		SLX SLV	8059 80D9
$C(R)_{1} := 0$			

Contents of specified register are shifted left the number of places specified by the effective address (modulo 2^8). Zeros are shifted in from the right. Immediate mode has no effect.
Shift Arithmetic	Mnemonic Code	Hex Code
$C(R) := 2^{-Amod2^8} * C(R) \text{ if } C(R)_1 - (Amod2^8) \neq 0$ $C(R)_{32} = 1 \text{ then } C(C)_7 := 1$	(2) SAU SAX SAE SAV	003A 005A 00BA 00DA

Contents of the specified register are shifted right the number of bits specified by the effective address (modulo 2^8). If one bits are shifted off the right end and the contents of the specified register are less than zero, C_7 is set to one. Bit 31 copies bit 32 spreading the sign. Immediate mode has no effect.

Shift Circularly

For i=1 step 1 until A mod 2 ⁸	(2)	SCU	803A
$C(R)_{K} := C(R)_{K+1} / \text{for } K=1,,31$		SCX	805A
$C(R)_{32} := C(R)_{1}$		SCE SCV	80BA 80DA

Contents of the specified register are rotated right the number of places specified by the effective address (modulo 2^8).

Shift Right Double		Mnemonic Code	Hex Code
For k=1 step 1 until A mod 2^8 C(U) ₃₂ :=0	(2-3)	SRD	0081
32			

 $C(U)_{i=1} / i=1,...,31$ $C(X)_{32} := C(U)_{1}$ $C(X)_{i}:=C(X)_{i+1} / i=1,...,31$

The contents of the U register and the contents of the X register are shifted right, as a double length number, the number of places specified by the effective address (modulo 2⁸). Zeros are shifted in from the left. Immediate mode has no effect.

Shift Left Double

For k=1 step 1 until A mod 2⁸ $C(U)_{i+1} := C(U)_i / i = 1, ..., 31$ $C(U)_1 := C(X)_{32}$ $C(X)_{i+1} := C(X)_i / i = 1, ..., 31$ $C(X)_{1} := 0$

Contents of U register and contents of X register are shifted left, as a double length number, the number of places specified by the effective address (modulo 2°). Zeros are shifted in from the right. Immediate mode has no effect.

(2-3)SLD

80----81

Shift Right Arithmetic	M.	Inemonic Code	Hex Code
$C(U)C(X)_{1-31} := C(U)C(X)_{1-31} *_{2}^{-A \mod 2^{8}}$	(2-3)	SRA	0080
if $C(X)_1 = 1 \ AC(U) < 0 \ during$ shift then $C(C)_7 := 1$			

Contents of U register and contents of bits 1 to 31 of the X register are shifted right, as a double length number, the number of places specified by the effective address (modulo 2^8). Bit 32 of the X register is set to zero. If the sign of the U register is negative and one bits are lost, C_7 is set to one. Immediate mode has no effect.

Shift Left Arithmetic

 $C(X)_{32} := 0$

 $C(U)C(X)_{1-31}:=C(U)C(X)_{1-31}*2^{A \mod 2^{8}}$ if $C(U)_{32}\neq C(U)_{31}$ during shift then $C(C)_{3}:=1$ $C(X)_{32}:=0$

Contents of the U register and contents of bits 1 to 31 of the X register are shifted left, as a double length number, the number of places specified by the effective address (modulo 2^8). Bit 32 of the X register is set to zero. If the sign of the number changes during the shift, C₃ is set to one. The immediate mode has no effect. (2-3) SLA

80----80

PARTIAL AND MULTI-WORD INSTRUCTIONS

Load Character to E Register

C(E):=C(A) memory addressed as eight bit words

Character specified by the effective address is loaded into the E register. The immediate mode has no effect.

Store Character from E Register

C(A):=C(E) memory addressed as eight bit words

Contents of the E register are stored in the character specified by the effective address. The immediate mode has no effect. The command will not store into locations 0000₁₆ to 7₁₆.

Load Half Word to U Register

C(U)₁₋₁₆:=C(A) memory addressed as 16-bit words C(U)₁₇₋₃₂:=0

The half word specified by the effective address is loaded into the right half of the U register. The left half of the U register is set to zero. The immediate mode has no effect.



Half word placement

Store Half Word from U Register

C(A):=C(U)₁₋₁₆ memory addressed as 16-bit words.

The contents of bits 1 to 16 of the U register are stored in the half word specified by the effective address. The immediate mode has no effect. This command will not store into locations 0000₁₆ to 0007₁₆.

Load Double Length

C(U) := C(A)C(X) := C(A+1)

The U register is loaded with the contents of the effective address. The X register is loaded with the contents of the effective address plus one. Immediate mode is undefined.

Store Double Length

(2)

(2)

LDD

STD

84

C(A) := C(U)C(A+1) := C(X)

Contents of the U register are stored at the location specified by the effective address, and the contents of the X register are stored at the location specified by the effective address plus one. The immediate mode has no effect. Command will not store to locations 0000_{16} to 0007_{16} .





Half-word placement

88

Exchange Double Length

(2)

8C

C(A):=:C(U) C(X):=:C(A+1)

This instruction swaps the contents of the effective address with the contents of the U register, then swaps the contents of the effective address plus one with the contents of the X register. Operation with locations 0-7 is undefined, as is immediate mode.

(1) SKT 62

SKF

63

if $\exists i (C(C_i) \land A_i) = 1$ then $C(C)_{17-32} := C(C)_{17-32} + 1$

Skip if True

If any bits of C_{1-16} masked by the effective address are ones, the control counter is incremented by one, causing a skip. Immediate mode has no effect.

Skip if False if $\forall i (C(C)_{17i} A_i) = 0$ then $C(C)_{17-32} := C(C)_{17-32} + 1$

If all bits C_{1-16} masked by the effective address are zero, the control counter is incremented by 1, causing a skip. Immediate mode has no effect.

Skipping on results of compares:

Compare results are set by the CM instruction. See REGISTER SPECIFYING INSTRUCTIONS--Compare Memory with Register.

The following instructions are defined for convenience in testing the results of compare operations and other hardware status. They are special cases of SKT or SKF.

(1)

Skip on Equal	SKE	30063
Skip on Not Equal	SKNE	30062
Skip on Greater	SKG	10062
Skip on Less	SKL	20062
Skip on Greater or Equal	SKGE	20063
Skip on Less or Equal	SKLE	10063
Skip on Overflow	SKOV	40062
Skip on No Overflow	SKNO	40063

Conditional Jump Instructions:

The following instructions test the bottom three bits of the C register (overflow and compare flags) if the stated condition is met, control is transferred to the effective address. The left and right immediate bits specify the condition.

.0
0
0
0
0
.0
.0
) () (

Select Jumps if $SJS_i = 1$ then $C(C)_{17-32} = A$ (i=2*M_A+M₃)

If the select jump switch on the console specified by bits 3 and 4 of the modifier field (the immediate bits) is on, control is transferred to the effective address. If neither immediate bit is a one, this is a normal unconditional jump instruction. See MACHINE STATUS INSTRUCTIONS---Jump.

(1)

SJl

SJ2

SJ3

460

860

C60

MACHINE STATUS

No Operation (0) NOP 00 This command ignores the modifier field and has no effect other than its use of an instruction fetch time.

(1)

(1)

Jump

JMP

JSC

XCT

C(C)₁₇₋₃₂:=A

Control is transferred to the location specified by the effective address. If the left or right immediate bits are set, this becomes a select jump. See CONDITIONAL SKIPS AND JUMPS.

Jump and Store C C(A):=C(C) C(C)₁₇₋₃₂:=A+1

The contents of the C register are stored in the location specified by the effective address and control is transferred to the location specified by the effective address plus one.

Execute

(1-2)

61

060

66

C(IR) := C(A)

The instruction located at the effective address is executed. Immediate mode has no effect. Normal sequencing will not occur if the instruction executed modifies C_{17-32} .

Set Flags	(1)	SET	64
if A _i =l then C(C) _i :=l			
for i=1,,16 The bottom half of the C register is "or"ed with the effective address.			
Reset Flags	(1)	RST	65
if A _i =1 then C(C) _i :=0			
for i:=1,,16			
The complement of each bit in the effective address is "and"ed with the corresponding bit in the C register (bits 1 to 16). Immediate mode .has no effect.			
Set Interrupt Mask	(1)	SIM	C4
if C(A);=1 then C(MK):=1			- ·
for i=1,,16			
The effective address is OR-ed with the contents of the mask.			
Reset Interrupt Mask	(1)	RIM	C6
If C(A)i=1 then C(MK) _i :=0			
for i=1,,16	· · · · ·		
This instruction puts zeros in the mask (MK) where ones appear in a corresponding bit of the	•		

4-21

.

.

effective address

Set Interrupt Enable Toggle

(1)

El

SIT

LLC

TSB

 $C(Enint):=A_1$

The interrupt enable toggle (Enint) is loaded with the contents of the first bit of the effective address. This operation is delayed one instruction to allow exiting from a service routine before enabling the interrupts.

Load Left Half of C

(1)

C7

C(C)₁₇₋₃₂:=C(A)₁₇₋₃₂

The left half of the contents of the effective address is placed in the contents of the left half of the C register. This command acts as an indirect jump.

Test Spare Bit

(1)

E0

 $C(C)_{8} := C(C)_{8}^{\vee} C(U)$

Bit 8 of the C register is set to 1 if bit 0 of the U register is one.

I/O INSTRUCTIONS

Transfer E Register (1). TRE A2 Bits 1-12 of the effective address select one or more of a possible 12 I/O devices. Bits 13-16 select which of 4 event times (EV1-EV4) that will be sent to other selector device. Bit 13 selects EV1; Bit 14, EV2; Bit 15, EV3; and Bit 16 selects EV4. Device selection codes are given in the I/O section.

(Direct Memory Access Instructions)

Load I/O Action Register

(1-2) LIAR (AA)

The contents of the effective address are transmitted to all the devices on the memory bus. If a device recognizes its device code in bits 1-8 of the bus, that device becomes selected and if bit 9 of the bus is a one, the device latches the relevant portions of the bus into its status register. All other devices deselect.

This instruction skips if the device selected does <u>not</u> reject. <u>Initiate Data Input/Output Transfer</u> (1-2) IDIOT (AB)

The contents, of the effective address are transmitted to the device selected. The data is interpreted as a count-address pair by the device and initiates the I/O transfer. The format for the address and count is defined for each device. If the information is accepted this instruction does <u>not</u> skip.

Read I/O Transfer Status (1) RIOTS (AC) The current status of the selected device is stored in the effective address. This instruction can not reject.

Sense

(1) SENSE (AD)

If any bits of the contents of the effective address, masked by the current status of the selected device are ones, the next instruction is skipped.

Sense Negative

(1) SENSN (AE)

If all the bits of the current status of the selected device masked with the contents of the effective address are zeroes, the next instruction is skipped.

Select Sector

C(A)₁₇₋₂₄=Sector # Bits 17 to 24 of the effective address contain the number of the drum sector which is to be read from or written on. The other bits of the effective address must be zero. Thus the sector number cannot exceed 256.

Read from Magnetic Drum	(350-500)	RSD	A8
For I:=0 step 1 until 127			
Do C(A+I):=C(selected sector) _I			
A block of 128 words is read from the sector designated by the SDS command and stored sequentially in memory beginning at the effective address. The flip-flop registers can not be addressed by this command.			
<pre>Write on Drum For I:=0 step 1 until 127 Do C(selected sector)_I:=C(A+I) A block of 128 words beginning with the effective address is stored on the drum in the sector selected by the SDS command. The flip-flop register</pre>	(350-500)	WSD	A7 ·

(1)

SDS

Α9

can not be addressed by this command.

The power buttons on the console are the main power switches of EBULA. They are duplicated on the power panel on the back of the computer.

The lock next to the power buttons on the console, when locked, disables the power switches. This allows the power to be locked on or off.

The standby button (STBY) has no effect upon the computer other than to turn off the panel lights. Pressing the power ON button will turn the lights on again without affecting the power to NEBULA.

The SOUND button turns on the high-speed paper tape punch and causes it to punch 6 inches of rub-out characters as it comes up to full speed. The SILENT button turns the punch off.

The temperature button-light (TEMP) indicates a power shut-off due to temperature. This also turns on the red POWER button-light and the white -OVER TEMP light on the power panel. If a temperature fault occurs, NEBULA must be allowed time to cool. When the internal temperature has fallen sufficiently, push the POWER button on the power panel to clear the temperature fault. Then push the ON button to turn the machine on.

The interrupt (INTRPT) button causes a manual interrupt.

The F-state lights indicate which state NEBULA is in as it executes instructions. They are useful for observing the execution of an instruction and in machine debugging.

The STATE switch, when in the NORMAL position, does not interfere with the normal operation of the processor. When in the HOLD position, it causes the processor to pause indefinitely in the current F-state. The ONE-STEP position of the STATE switch causes the machine to execute one ord time of the program. This allows the user to watch the changing F-states on the F-state lights and observe in detail the execution of the instructions.



When the STATE switch is in the HOLD position, the contents of any of the registers or of a specified memory location can be loaded into the display register and displayed on the panel lights. To display the contents of any of the registers, push the corresponding register selection (The STATE switch must be in the HOLD position.) The contents of button. the display register may now be altered manually by means of the switches immediately below the display lights. The contents of the display register may be stored back in the selected register by depressing the store (ST) switch. The contents of a memory location may be loaded into the display register by putting the address of the desired memory location into the address portion of the C register and depressing the memory selection button (M). (This may be done only when the STATE switch is in the HOLD position.) The contents of the memory location selected may now be altered by making use of the switches immediately below the display lights, then using the store switch to store the contents of the display register back into the selected memory location.

Pressing the switch to the immediate left of the store switch clears the display register.

The BREAK POINT switches provide a convenient method for stopping the NEBULA at a specified address or instruction. To stop at a desired location, set the LOCATION BREAK switches in the binary representation of the desired address, and put the red LOCATION BREAK ON-OFF switch into the ON position.

When the break occurs, the computer will stop in the F-state immediately following the F_0 state of the instruction in which the break occurs. To release the break, put the STATE switch into the HOLD position. One-step using the STATE switch to the F_0 state of the next instruction, then return the STATE switch to the NORMAL position.

The OPERATION BREAK switches work the same as the LOCATION BREAK switches. Set the OPERATION BREAK switches to the binary code for the

operation on which a break is desired. Put the red OPERATION BREAK ON-OFF switch into the ON position. An operation break is released as described above.

The EXECUTE switch controls the execution of instructions. In the NORMAL position, the EXECUTE switch does not interfere with the normal operation of the processor. In the HOLD position, the execution of the present instruction is suspended at the end of its F_0 state. In the STEP position, the execution of the present instruction is completed and the computer stops, at the end of the F_0 state of the next instruction:

When in the NORMAL position, the CONTROL switch on the console does not affect the normal operation of NEBULA. In the START position, it clears U, X, & V, sets E to FF_{16} sets C to 00010000_{16} and sets the F-states to F_0 .

The three select jump switches can be set by the operator and tested by a running program. A switch set in the up position is 'off', a switch set in the down position is 'on'.

The DINT switch controls the interrupt system. The normal position is up. When the switch is down all interrupts except MANUAL, INTERNAL, and EXECUTIVE are disabled and will not occur until the switch is returned to the normal position.

When in the NORMAL position, the CONTROL switch on the console does not affect the normal operation of NEBULA. In the START position, it clears U, X, & V, sets E to FF_{16} sets C to 00010000_{16} and sets the F-states to F_0 .

The three select jump switches can be set by the operator and tested by a running program. A switch set in the up position is 'off', a switch set down position is 'on'.

The DINT switch controls the interrupt system. The normal position is up. When the switch is down all interrupts except MANUAL, INTERNAL, and EXECUTIVE are disabled and will not occur until the switch is returned to the normal position. 100

1

	NSTRUCIIONS LISTED BY MNEMONIC. #EA# STANDS FCR	
	EFFEUIIVE ADURESSZ. PAPANS AROUND SYMBOLS MEAN FOONTENTS OF	±
Philippe Library, 41	ND SYMBOL FOLLOWED BY SYMBOLS IN PARANS MEANS CONTENTS	
	F BITS WITHIN LOCATIONS.	

PAGE MNEMONIC HEX CODE

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	4-3 ADC	00000093	ADD (EA) TO (CR)
	4-3 ADE 4-3 ADU	00000083 	ADD (EA) TÔ (ÊR) ADD (ÊA) TO (UR)
	4-3 ADV	0000003	ADD (EA) TO (VR)
f	4-3 ADX 4-4 ANE	00000053	ADD (EA) TO (XR)
	4-4 ANU	00000037	LOGICALLY AND (ER) WITH (EA) LOGICALLY AND (UR) WITH (EA)
×	<u>4-4 ANV</u> 4-4 ANX	000007	LOGICALLY AND (VR) WITH (EA)
	4-4 ANX ASD	00000057 00000030	LOGOCALLY AND (XR) WITH (EA) Shift (UX) Right Together Extending Sign
******	AVE	<u> </u>	- ABSOLUTE VALUE OF (ER)
en el Se	4-5 AVU 4-5 AVV	0000003D 0000000DD	ABSOLUTE VALUE OF (UR) ABSOLUTE VALUE OF (VR)
· · · · · ·			ABSOLUTE VALUE OF (XR)
	4-4 CME	00000098 00000083	COMPARE (CR) WITH (EA) AND SET C(1-2) ACCORCINGLY COMPAPE (ER) WITH (EA) AND SET C(1-2) ACCORCINGLY
(*************************************	4-4 CMU	00000038	COMPARE (UR) WITH (EA) AND SET C(1-2) ACCORDINGLY
-	4-4 CMV 4-4 CMV	00000008 00000058	COMPARE (VR) WITH (EA) AND SET C(1-2) ACCORDINGLY COMPARE (WR) WITH (EA) AND SET C(1-2) ACCORDINGLY
. •.	4-4 CMX	00000058	COMPARE (XR) WITH (EA) AND SET C(1-2) ACCORDINGLY
•	4-4 CMZ -4-10 DIV	00000018 	COMPARE (ZR) WITH (EA) AND SET C(1-2) ACCORDINGLY DIVIDE (UX) BY (EA); RESULT IN XR, REMAINDER IN UR
	4-11 DSZ	00000022	DEGREMENT LEFT HALF OF (EA) AND SKIP IF ZERC
	<u>4-3 EOC</u> 4-3 EOE	<u> 0000096 </u>	EXCLUSIVE OF (CR) WITH (EA) EXCLUSIVE OR (ER) WITH (EA)
	4-3 EOU	00000036	EXCLUSIVE OR (UR) WITH (EA)
	<u>4-3 EOV</u> 4-3 EOX	00000006 00000055	<u>EXCLUSIVE OR (VR) WITH (EA)</u> EXCLUSIVE OR (XR) WITH (EA)
2017- 1	4-4 EXC	0000009C	EXCHANGE (CR) WITH (EA)
in one share	4-4 EXE 4-4 EXU	0000008C 0000008C	EXCHANGE (ER) WITH (EA) EXCHANGE (UR) WITH (EA)
	4-4 EXV	00000000	EXCHANGE (VR) WITH (EA)
N.,	4-4 EXX 4-2 EZJ,GE	0000005C 00000880	EXCHANGE (XR) WITH (EA) JUMP TO EA IF (ER) •GE• 7FR0
	-4-2-EZJALT		JUMP TO EA IF (ER) LT. ZERO
Ċ	4-6 FAD 4-7 FDV	00000043 0000000e	FLOATING ADD (UR) AND (EA) FLOATING DIVIDE (UR) AND (EA)
· · · ·	4-7 FMP	0000005	FLOATING MULTIPLY (UR) AND (FA)
	4-6 FSB 4-10 ISZ	00000044 00000021	FLOATING SUBTRACT UR AND (EA) INCREMENT LEFT HALF OF (EA) AND SKIP IF ZERC
	4-11 IX0	0000001F	INCREMENT (XD) BY EA AND SKIP IF ZERO
200000	4-11 · IX1 -4-11 · IX2	0000003F 0000005F	INCREMENT (X1) BY EA AND SKIP IF ZERO INCREMENT (X2) BY EA AND SKIP IF ZERO
2.000 C	4-11 IX3	0000007F	INCREMENT (X3) BY EA AND SKIP IF ZERO
12	4-11 IX4 -4-11 IX5	0000009F 0000008F	INCREMENT (X4) BY EA AND SKIP IF ZERO INCREMENT (X5) BY EA AND SKIP IF ZERO
	4-11 IX6 4-11 IX7	0000000F	INCREMENT (X6) BY EA AND SKIP IF ZERO
<u></u>	4-19 JEQ	<u> </u>	INCREMENT (X7) BY EA AND SKIP IF ZERO JUMP IQ EA IF LAST COMPARE GAVE REG .EQ. (EA)
	4-19 JGE -4-19 JGT	00000890 	JUMP TO EA IF LAST COMPARE GAVE REG .GE. (EA)
20	4-19 JLF	00000000	JUMP TO EA IF LAST COMPARE GAVE REG .GT. (FA) JUMP TO EA IF LAST COMPARE GAVE REG .LE. (EA)
`. 	4-19 JLT -4-20 JMP	000000090 	JUMP TO EA IF LAST COMPARE GAVE REG .LT. (EA)
	4-19 JNE	00000410	JUMP TO EA IF LAST COMPARE GAVE REG .NE. (EA)
· 3	<u>4-19 JND</u> 4-19 JOV	<u> </u>	JUMP IF OVERFLOW [C(3)] IS NOT SET
14.4	4-20 JSC	00000066	STORE (CR) IN EA AND JUMP TO FA+1
7 100000	4-2 LDC	<u> </u>	LOAD ER WITH CHARICTER SPECIFIED BY EA LOAD CR WITH (EA)
·	4 - 17 LÕÕ	0000088	LOAD UR WITH (EA) AND LOAD XR WITH (FA+1)
e —	4-2 LDE 4-2 LDU	<u> </u>	LOAD ER WITH (EA) LOAD UR WITH (EA)
į.	4-2 LOV	00000001	LOAD VR WITH (EA)
44. *	4-2 LOX 4-16 LHW	000000051 00000002	LOAD XR WITH (EA) PUT IN LOWER HALF OF UR HALF WORD SPECIFIED BY EA
	<u>4-11</u> LX0	<u>0000081F</u>	- LOAD XO WITH EA AND SKIP IF ZERO
•	4-11 LX2	0000083F 0000085F	LOAD X1 WITH EA AND SKIP IF ZERO Load X2 with EA and skip if zero
•*1.3	4-11 LX3 4-11 LX4	0000037F	LOAD X3 WITH EA AND SKIP IF ZERO
2	4-11 LX5	0000089F 0000088F	LOAD X4 WITH EA AND SKIP IF ZERO 6 -/
	4-11 LX6	000008DF	LOAD X5 WITH EA AND SKIP IF ZERO

	4-11	LX7	000008FF	LOAD X7 WITH EA AND SKIP IF ZERO MULTIPLY (UR) AND (EA); RESULT IN UX
	4-10	MUL NGE	00000025 00000085	NEGATE (ER)
	4-5	NGU	00000032	NEGATE (UR)
	4-5	NGV	00000000E 	NEGATE (VP.) NEGATE (XP.)
0.00000000	4-20	NOP	000000000	NO OPERATION
	4-9	NRM	00000083	NORMALIZE (UX): SHIFT RESULT IN VR TOGTCALLY OR (ER) WITH (EA)
	4-3 4-3		00000085	LOGICALLY OR (ER) WITH (EA) LOGOCALLY OR (UR) WITH (EA)
	4-3	0 RV	00000005	LOGICALLY OP (VR) WITH (EA)
	4-3	0 QX	00000055 40000080	LOGICALLY OR (XR) WITH (EA) PACK BYTE IN UR INTO UPPER XR
	4-8	PCK PST		PESET BITS IN LOWER CR ACCORDING TO EA
	4-13	SAE	000000BA	SHIFT (ER) RIGHT SHIFT (UR) RIGHT EXTENDING SIGN
	4-13	SAU SAV	0000003A 	SHIFT (UR) RIGHT EXTENDING SIGN
	4-13	SAX	0000005A	SHIFT (XR) RIGHT EXTENDING SIGN
	4-3.	SBC	00000094	SUBRIACT FROM (CR) THE (EA) SUBTRACT FROM (ER) THE (EA)
	4-3 4-3	SBE SBU	000000B4 00000034	SUBTRACT FROM (UR) THE (EA)
Course of	4-3	_ <u>\$3</u> ¥		SUBTRACT FROM (VR) THE (EA)
	4-3 4-13	SBX SCE	00000054 800300BA	SHIFT (FR) RIGHT CIRCULARLY
	-4-13	SCH	-000000C1	<u>-STORE CHARACTER IN ER IN ADDRESS SPECIFIED BY EA</u>
	4-13	SCU	8000003A 8303300A	SHIFT (UR) RIGHT GIRCULARLY Shift (VR) RIGHT CIRCULARLY
	4-14	SCV SCX	8000005A	SHIFT (XR) RIGHT CIRCULARLY
	4-21	SET	00000064	SET BITS IN LOWER CR ACCORDING TO LA
-	<u>4-17</u> 4-19	<u></u>		JUMP TO EA IF JUMP SWITCH ONE IS ON
	4-19	SJZ	00000860	JUMP TO EA IF JUMP SWITCH INC IS ON
	-4-19	<u>-5J3</u>	<u> </u>	JUMP TO EA IF JUMP SWITCH THREE IS ON SKIP IF ANY BITS IN EA ARE NOT ALSO ON IN LOWER CR
	4-18 4-18	SKF SKT	00000063	SKTP TE ANY BITS IN EA ARE ALSO ON IN LOWER CR
	4-15	SLA	30000080	SHIFT (UX) RIGHT EXTENDING SIGN
	4-14	SLD SLU	80000081 	SHIFT (UX) LEFT ZERO FILLING CN RIGHT SHIFT (UR) LEFT ZERO FILLING CN RIGHT
4.000 Miles	4-12	SLV	80000009	SHTFT (VR) LEFT ZERO FILLING CN RIGHT
	4-12	SLX	80000059 	SHIFT (XR) LEFT ZERO FILLING ON RIGHT SHIFT (UX) RIGHT EXTENDING SIGN
	4-15	SRA SRD	00000081	SHTET (UX) PTGHT ZERO FILLING ON LEFT
	4-12	SRE	00000089	SHIFT (ER) PIGHT ZERO FILLING ON LEFT SHIFT (UR) RIGHT ZERO FILLING ON LEFT
	4-12	SRU SRV	00000039	SHIFT (UR) RIGHT ZERO FILLING ON LEFT SHIFT (VR) RIGHT ZERO FILLING ON LEFT
sched Street	4-12-	SRX		SHIFT (XR) RIGHT ZERO FILLING CN LEFT
	4-2	SIC	00000092 00000084	STORE (CR) IN EA STORE (UR) IN EA AND (XR) IN EA+1
	4-17	STD STE	<u>-39063082</u>	STORE (ER) IN EA
	4-2	STU	00000032	STORE (UR) IN EA STORE (VR) IN EA
	4-2	STV STW	00000002 00000F2	STORE (WR) IN EA
	4-2	STX	00000052	STORE (XR) IN EA
Sector	4-22	TSB	00000012 000000883	STORE (ZR) IN EA SET CR(6) IF THE SPARE BIT OF UR IS SET
	4-22	TSC	0000009B	SKIP IF C(EA) IS ONE
12	4-4	- TSE	00000088	SKIP IF E(EA) IS ONE SKIP IF U(EA) IS ONE
	4-4 4-4	TSU TSV	0100003B 0000000B	SKIP IF V(EA) IS ONE
11	4-4	TSX	00000058	SKIP IF X(EA) IS ONE
	4-8	UPK	C0000080 	JUMP TO EA IF (UR) SE ZERO
10	4-2	UZJ,LT	000000030	JUMP TO EA IF (UR) .LT. ZERO
	4-2	VZJ,GE	<u> </u>	JUMP TO EA IF (VR) .GE. ZERO JUMP TO EA IF (VR) .LI. ZERO
<u> </u>	4-20	-VZJ,LT- XCT	00000061	EXECUTE INSTRUCTION AT EA
~	4-2	XZJ,SE	00600850	JUMP TO EA TF (XR) .GE. ZERO JUMP TO EA IF (XR) .LT. ZERO
3	4-2	XZJ,LT	00000050	JUBE TO FR TE TAILS FILM

6-2

.3

?

6

71 V.,

-			
PAGE M	NEMONIC	HEX CODE	
			,
+-25	TRE	000000A2	D0 I/0
3-1	SKKF2	100100A2	SKIP IF TELETYPE KEYBOARD 2 HAS CHARACTER READY CLEAR KEYBOARD FLAG OF TELETYPE 2
<u>3-1</u> 3-1	CKF2 TTI2	800100A2 E00100A2	READ. TELETYPE KEYBOARD 2 INTO ER
U I		2002002	
3-1	SPRF2	100200A2	SKIP IF TELETYPE PRINTER 2 IS READY TO PRINT
3 <u>-2</u>	CPRF2 TT02	200200A2 E 00200A2	CLEAR TTY PRINTER 2 FLAG PRINT (ER) ON TELETYPE PRINTER 2
3-2	1102	COCCORC	PAIM NEW ON TEELINGE ON THE C
3-2	SKRF	100400A2	SKIP IF PAPER TAPE READER IS READY TO READ
3-2	CRF	200400A2	CLEAR READER FLAG
3-2	ROF	600400A2	READ CHARACTER FROM PAPER TAPE INTO ER AND MOVE F READ CHARACTER FROM PAPER TAPE INTO ER AND MOVE F
3-2	RDB	A00400A2	READ CHARACTER FROM PAPER TAPE INTO EP AND MOVE F
3-2	SKPF	100300A2	SKIP IF PAPER TAPE PUNCH IS READY TO PUNCH
3-2	CPF	200800A2	CLEAR PUNCH FLAG
3-2	РСН	ECC300A2	PUNCH CHARACTER IN ER ON PUNCHED TAPE
			ONTO TE TELETYDE VENDARD 4 HAR OUADACTER READY
3-1	SKKF	101000A2	SKIP IF TELETYPE KEYBOARD 1 HAS CHARACTER READY CLEAR KEYBOARD FLAG OF TELETYPE 1
3-1 3-1	CKF TTI	801000A2 E01000A2	READ TELETYPE KEYBOARD 1 INTO ER
<u>3-</u> T	<u> </u>	<u>EATANAUC</u>	
3-1	SPRF	102000A2	SKIP IF TELETYPE PRINTER 1 IS READY TO PRINT
3-2	CPRF	202000A2	GLEAR TTY PRINTER 1 FLAG
3-2	TTO	E02000A2	PRINT (ER) ON TELETYPE PRINTER 1
3-2	SKBR	110000A2	SKIP IF LINE PRINTER BUFFER IS READY
3-2	LFLB	210000A2	PLACE CHARACTER IN ER INTO LINE PRINTER PRINT BUF
3-2	LPPR	410000A2	MAKE LINE PRINTER PRINT PRINT BUFFER
3-2	LPCL	810000A2	CLEAR LINE PRINTER PRINT BUFFER AND SET TOP OF FO
4-26	SDS	00000009	SELECT DRUM SECTOR EA
4-26	RSD	00000008	READ SECTOR FROM DRUM STARTING AT EA
4-26	WSD	00000007	WRITE SECTOR ON DRUM STARTING AT EA
4-25	LIAR	00000049	LOAD I/O ACTION REGISTER
4-25	IDIOT	000000AA	INITIATE DATA TRANSFER
4-25	RIOTS	000000AB	READ I/O TRANSFER STATUS
4-22	SIT	000000E1	SET INTERRUPT TOGGLE TO EA(1)
4-22	RIM	0000000000	RESET BITS OF INTERPUPT MASK ACCORDING TO EA
4-21	SIM	000000000	SET BITS IN INTERRUPT MASK ACCOPDING TO EA
			. 6-3

MNEMONIC CODE TABLE X___0 2 3 00 NOP FMP . FDV WSD RSD SDS CMZ JE Q STZ 10 IXO MUL DIV 20 ISZ ΩSZ *SPSW 30 UZJ LDU STU ADU SBU ORU EOU ANU CMU SLU SAU TSU -EXU AVU NGU IX1 40 FAD FSB ... 50 XZ J LDX STX ADX SBX ORX EOX ANX CMX SLX SAX TSX EXX AVX NGX IX2 60 JMP XCT SKF. SET RST JSC *BRT *BRF SKT 70 *YZJ *L0Y *ADY *SBY *ORY *EOY *ANY *CMY *SLY *SAY *TSY *EXY *AVY *NGY *STY TX3 NRM STD 80 SL 0 SAD LCD *EXD . . • EOC CMC 90 JL E LOC STC ADC SBC TSC EXC TX4 AO *HLT TRE LIAR RIOTS IDIOT *LPSW *DRUM *SIMT *RIMT ORE 80 EZ J STE ANE CME LDE ADE SBE EOE SLE SCE TSE EXE AVE NGE TX5 CO LCH SCH LHW SHW SIM RIM LLC DO VZJ LOV STV ADV SBV ORV EOV ANV CMV SLV SAV TSV EXV AVV NGV. IX6 TSB •E.0 SIT . . F 0 STW CMW IX7 The second s KEY : OPCODE = Y + X*---NOT YET IMPLEMENTED

6-4

COMPUTER CENTER PUBLICATIONS pertaining to the NEBULA Computer

CC-66-1 0.P. Progress Report on the NEBULA Computer CC-66-12 0.P. A Digital Computer Using 20 Mc NEBULA: Glass Delay Line Memory CC-67-6 0.P. Floating Point Package #1 CC-67-8 0.P. Progress Report on the NEBULA Computer CC-67-9 Evaluation of Three Content-Addressable Memory Systems Using Glass Delay Lines CC-67-11 Floating Point Package #2 CC-67-21 Obs Star CC-68-5 Design and Evaluation of a Content-Addressable Memory System CC-68-15 Obs Cam Star CC-68-23 The Logical Design of the NEBULA Computer CC-68-56 0.P. NEBULA Floating Point Hardware CC-69-13 Obs Operations Manual for the NEBULA Fortran System CC-70-1 0.P. The NEBULA Computer (A General Manual) CC-70-5 Glossary of Important Terms for the NEBULA Computer

Obs: Obsolete O.P.: Out-of-Print