DNA ICE

HARDWARE DESCRIPTION

The ICE Operating System will reside in memory space 60K - 63K. Space 63 - 64K will be operating system RAM. When power is applied or the ICE RESET pushbutton is pressed execution will go to location 60K. When the GAME RESET pushbutton is depressed execution will go to location 0.

The WP bit and RAM WRITE register control memory protection. The RAM WRITE register contains 16 bits and is at output ports FA and FB. Each bit corresponds to a 4K block of memory. Bit 0 of port FA corresponds to 0 - 4K, bit 7 of port FB corresponds to 60 - 64K. If a bit in the register is set to "1", its corresponding memory block will be write protected if the WP bit is set (bit 0 of output port FF). If WP is not set, then no memory will be write protected. Memory protection does not apply to external memory (memory in the Bally Arcade, Pinball, Add-On). The RAM WRITE register and WP bit are assumed to be in a random state when power is applied. The RESET pushbuttons have no effect on the register.

The RAM READ register controls which blocks of memory are internal to the ICE and which are external. The register is 16 bits long and each bit corresponds to a 4K block of memory. Bit 0 of output port F8 corresponds to 0 - 4K and bit 7of output port F9 correspondsto 60 - 64K. If a bit is set to "1", then the corresponding memory is considered to be external to the ICE (HVGSYS, screen memory.) The RAM READ register is assumed to be in a random state when power is applied. The RESET pushbuttons have no effect on the register.

Execution can be broken at a memory read or write at a specified address or an I/O read or write at a specified address. The break will occur after the instruction is executed. The address is specified by the BRK ADDRESS register, output ports FC and FD. The type of break, and whether or not a break is enabled is controlled by the BRL ENABLE register, output port FE.

FUNCTION OUTPUT PORT FE

brk	disable			00	
brk	on	memory	read	AO	
brk	on	memory	write	06	
brk	on	input		09	
brk	on	output		05	

1. Read from port F2.

2. Save in RAM (this is PC low).

3. Read from port F2.

4. Save in RAM (this is PC high).

Some time after reset and after breaks the operating system must jump to the upper 4K of memory and then execute an output instruction to the BRK ENABLE register. After this the system can access memory below 60K.

The system is capable of debugging user defined programs as large as 64K even though the operating system resides in memory space 60 - 64K. To do this the software must control three special control bits of output port FF. They are shown below, WP was described previously.

Bit

O WRITE PROTECT (WP)

1 EXECUTIVE WITH 60 - 64K RAM (EX)

2 READ OR WRITE TO 60 - 64K RAM (RW)

The following are the procedures to be followed by the operating system in reading or writing from user RAM and executing programs from user RAM.

POWER UP ROUTINE

1. Set WP (01 to Port FF)

WRITE TO RAM

- 1. Disable brk point
- 2. Turn off WP and turn on RW (04-Port FF)
- 3. Do the Write (LMA)
- 4. Turn on WP (01 to Port FF)

READ FROM RAM

- 1. Disable brk point
- 2. Turn on RW (05 to Port FF)
- 3. Do the read (LAM)

EXECUTE FROM RAM

- 1. Turn on WP and EX (03 to Port FF)
- 2. JMP scratch pad RAM
- 3. Restore ACC
- 4. EI or DI
- 5. JMP to location

EXECUTE USING 60 - 64K AS OPERATING SYSTEM

1. Turn on WP (01 to Port FF)

2. Go to location In this mode breaks will not work.

There is no way to disable memory writing to external RAM (Bally Arcade screen or Magic RAM). If the Bally Arcade is connected to the system and the software writes to location 0 in internal memory, then location 16K on the screen will also be written to. If this is undesirable, the software must first read from 16K, save the result, write to 0, and then restore the value that was originally at 16K.

ter.

The Floppy Disc is controlled in the following manner:

- 1. Disable Arcade Interrupts by sending 05H to port OEH.
- Enable floppy interrupts by sending 04 (for drive 0) or
- 3. An interrupt will occur when data is to be read from the floppy.
- 4. During interrupt acknowledge a NOP will be placed on the data bus.
- 5. Interrupts will occur once every 25 usec.

The ICE hardware can be placed in any of three different configurations, depending upon the application. For doing asemblies and editing the internal Z-80 should be used. This Z-80 runs at 2.5 Mhz. The INT/EXT toggle switch should be placed in the INT position. When operating in this mode it does not matter whether or not an external system (ARCADE, PINBALL, ETC.) is connected to the ICE. However, it is impossible to access memory or I/O ports in an external device when operating in this mode.

If it is necessary to access memory or I/O in an external system, as in running a program for the system, then one of the final two configurations must be used. For both of the final two configurations the INT/EXT switch must be placed in the EXT position and the system clock is the clock of the external device. In one configuration the ICE Driver Board must be connected to the external device through the 50-pin DNA bus connector. This is possible only if the external device has a 50-pin DNA bus connector (ARCADE, COMMERCIAL ARCADE, ARCADE ADD-ON, or PINBALL). If the 50-pin connector is used, then chips U6 and U12 must be removed from the ICE Driver Board. If the ICE is plugged into an ARCADE or ARCADE ADD-ON, then the 1 uf Reset capacitor must be removed from the ARCADE. If plugged into a ADD-ON, the ADD-ON switch must be in ADD-ON mode. It is desirable to use the 50-pin connector when it is not appropriate to open the case of the external device.

- If the device does not have a 50-pin connector, then the 40-pin twisted pair connector must be used. In this mode a 40-pin twisted pair cable is connected between the ICE Driver Board and Z-80 socket in the external device. If this mode is used, chips U6 and U12 must remain in the ICE Driver Board. The 40-pin connection can be used with any external device, whether or not it has or ARCADE ADD -ON if the 40-pin connector is used.

Mr. M.

ICE PORT ASSIGNMENTS

PORT NO.	INPUT	OUTPUT
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9	UART CRT DATA UART CRT STATUS UART RS232C DATA UART RS232C STATUS FLOPPY FLOPPY FLOPPY FLOPPY	UART CRT DATA UART CRT CONTROL UART RS232C DATA UART RS232C CONTROL FLOPPY FLOPPY FLOPPY FLOPPY

ASSEMBLER ENABLE FLOPPY SELECT & ENABLE

PC REGISTER

RAM READ (0-7) RAM READ (8-15) RAM WRITE (0-7) RAM WRITE (8-15) ADDRESS BRK (MSB) ADDRESS BRK (LSB) BRK ENABLE WP,EX,RW

15

EA EB EC ED EE EF FO

F1

F2

F3 F4 F5 F6

F7 F8

F9 FA FB FC

FD FE

FF

BAUD RATE CONTROL

Switches 5,6,7,8 control the band rate for the CRT UART. Switches 1,2,3,4 control the band rate for the spare UART. The two band rates are independent and should be programmed as follows:

" Biel"

Band Rate Switch

	4 8	3 7	2 6	1 5	
50	ON	ON	ON	ON	-
75	ON	ON	ON	OFF	
110	ON	ON	OFF	ON	
134.5	ON	ON	OFF	OFF	
150	ON	OFF	ON	ON	
300	ON	OFF	ON	OFF	
600	ON	OFF	OFF	ON	
1200	ON	OFF	OFF	OFF	
1800	OFF	ON	ON	ON	
2000	OFF	ON	ON	OFF	
2400	OFF	ON	OFF	ON	
3600	OFF	ON	OFF	OFF	
4800	OFF	OFF	ON	ON	
7200	OFF	OFF	ON	OFF	
9600	OFF	OFF	OFF	ON	
19200	OFF	OFF	OFF	OFF	

ON means a closed switch.

RS232-C CONNECTORS

Connector J1 must be connected to the system CRT. It's pinout shown below. The baud rate for this interface is determined by switches 5,6,7, and 8 on the I/O Board.

Connectors J2 and J3 are wired to the same Uart and the baud rate is controlled by switches. 1,2,3,and 4 on the I/O Board. Both connectors cannot be used at the same time. J2 is used when the ICE is to be treated as a terminal and the device it is talking to is to be treated as a Data Set. J3 is used when the ICE is to be treated as a Data Set and the device it is talking to is to be treated as a terminal. Pinouts are shown below.

* * · · ·

RS232-C CONNECTOR PINOUTS

CONNECTOR	PIN	SIGNAL	SOURCE
J1 J1 J1 J1	1 2 3 7	GND Transmitted Data Received Data GND	ICE CRT ICE ICE
J2 J2 J2 J2 J2 J2 J2 J2 J2 J2 J2	1 2 3 4 5 6 7 20 24	GND Transmitted Data Received Data Request to Send Clear to Send Data Set Ready GND Data Terminal Ready Transmit Clock	ICE ICE DEVICE ICE ICE ICE ICE ICE ICE
J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3	1 2 3 4 5 6 7 17 20	GND Transmitted Data Received Data Request to Send Clear to Send Data Set Ready GND Receive Clock Data Terminal Ready	ICE DEVICE DEVICE ICE ICE ICE ICE DEVICE

Kers

Centronics S1 Microprinter

The following modification must be made in the printer cable to connector wiring.

1. Remove orange wire from pin 4.

2. Remove white wire from pin 20 and wire it to pin 4.

" Heye

3. Remove grey wire from pin 11 and wire it to pin 20. The printer cable can then be connected to the ICE's DCE RS232 Connector (J3).

BACKPLANE PINOUT

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1 2 3 4	+5 +5 +5 MAO CAS MA6 MA5 MA4 MA3 MA2 MA1 O TRESET A3 A4 A2 A1 A0 TRESETL A0 TRESETL A0 TRESETL ADDST A11 A10 TWEN WS TORQ BRK	$\begin{array}{c} 312\\ 333\\ 336\\ 78\\ 90\\ 14\\ 44\\ 456\\ 78\\ 90\\ 12\\ 34\\ 556\\ 790\\ 61\\ \end{array}$	A15 A14 ~WR ~BUZOFF D7 D5 D0 D2 A9 A8 A6 TxDCRT ~CARD3 ~CARD2 ~CARD1 ~CARD0 RxDCRT ~IDRQ ~INTR -5V +5V +5V +5V +5V	62 63 64 65 66 67 68 69 71 72 74 75 67 78 79 81 82 83 84 85 88 89 91	GND GND GND GND GND FAST ~RFSH OSCS ~RAMK1L ~M1 ~GRESET ~DBEN ~ZWAIT ~NMI ~GRESETL WP ~SELO ~SEL1 ~IREN ~BUSREQ ~BUSACK IO OSEN GO ~EXT	92 93 94 95 96 97 98 90 101 102 103 104 105 106 107 108 109 110 112 113 114 115 116 117 118 120 121 122	~HALT ~INT ~BUZOFF D3 D1 D6 D4 ~RFSHCARD A12 A13 ~RD ~MREQ A5 A7 RXDSP TXDSP CTSSP RTSSP DSRSP RAMD1S DTRSP TXCSP +15V +15V +15V +15V +15V

" See.

*NOTE: ~ stands for inverted signal.