

MVME10X/D1

MVME10X
(MVME104/105/106/107)
Series of Single Board Computers
User's Manual



MVME10X/D1

JUNE 1987

**MVME10X (MVME104/105/106/107) SERIES
OF
SINGLE BOARD COMPUTERS
USER'S MANUAL**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights or the rights of others.

VMEmodule is a trademark of Motorola Inc.

WARNING

THIS EQUIPMENT GENERATES, USES, AND CAN RADIATE RADIO FREQUENCY ENERGY AND IF NOT INSTALLED AND USED IN ACCORDANCE WITH THE INSTRUCTIONS MANUAL, MAY CAUSE INTERFERENCE TO RADIO COMMUNICATIONS. IT HAS BEEN TESTED AND FOUND TO COMPLY WITH THE LIMITS FOR A CLASS A COMPUTING DEVICE PURSUANT TO SUBPART J OF PART 15 OF FCC RULES, WHICH ARE DESIGNED TO PROVIDE REASONABLE PROTECTION AGAINST SUCH INTERFERENCE WHEN OPERATED IN A COMMERCIAL ENVIRONMENT. OPERATION OF THIS EQUIPMENT IN A RESIDENTIAL AREA IS LIKELY TO CAUSE INTERFERENCE IN WHICH CASE THE USER, AT HIS OWN EXPENSE, WILL BE REQUIRED TO TAKE WHATEVER MEASURES NECESSARY TO CORRECT THE INTERFERENCE.

First Edition

Copyright 1987 by Motorola Inc.

SAFETY SUMMARY

SAFETY DEPENDS ON YOU

The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the equipment. Motorola Inc. assumes no liability for the customer's failure to comply with these requirements. The safety precautions listed below represent warnings of certain dangers of which we are aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment.

GROUND THE INSTRUMENT.

To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. The equipment is supplied with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter, with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the equipment in the presence of flammable gases or fumes. Operation of any electrical equipment in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove equipment covers. Only Factory Authorized Service Personnel or other qualified maintenance personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

USE CAUTION WHEN EXPOSING OR HANDLING THE CRT.

Breakage of the Cathode-Ray Tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent CRT implosion, avoid rough handling or jarring of the equipment. Handling of the CRT should be done only by qualified maintenance personnel using approved safety mask and gloves.

DO NOT SUBSTITUTE PARTS OR MODIFY EQUIPMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the equipment. Contact Motorola Microsystems Warranty and Repair for service and repair to ensure that safety features are maintained.

DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed. You should also employ all other safety precautions which you deem necessary for the operation of the equipment in your operating environment.

WARNING

Dangerous voltages, capable of causing death, are present in this equipment. Use extreme caution when handling, testing, and adjusting.

PREFACE

Unless otherwise specified, all address references are in hexadecimal throughout this user's manual.

An asterisk (*) following a signal name for signals which are level significant denotes that the signal is true or valid when the signal is low.

An asterisk (*) following a signal name for signals which are edge significant denotes that the actions initiated by that signal occur on a high to low transition.

TABLE OF CONTENTS

| | |
|--|------|
| 1. GENERAL INFORMATION | 1-1 |
| 1.1 INTRODUCTION | 1-1 |
| 1.2 FEATURES | 1-1 |
| 1.3 SPECIFICATIONS | 1-2 |
| 1.3.1 FCC Compliance | 1-4 |
| 1.4 GENERAL DESCRIPTION | 1-5 |
| 1.5 REFERENCE DOCUMENTATION | 1-5 |
| | |
| 2. HARDWARE PREPARATION AND INSTALLATION | 2-1 |
| 2.1 INTRODUCTION | 2-1 |
| 2.2 UNPACKING INSTRUCTIONS | 2-1 |
| 2.3 HARDWARE PREPARATION | 2-1 |
| 2.3.1 SBC Jumper Block Settings | 2-5 |
| 2.3.1.1 Bus Grant/Request Level Select (J1,J2) | 2-7 |
| 2.3.1.2 VMEbus Timeout (Enabled)(J3) | 2-9 |
| 2.3.1.3 Front Panel Enable (J4) | 2-9 |
| 2.3.1.4 ROM Size Select (J6) | 2-9 |
| 2.3.1.5 VMEbus Interrupt Requests Enable (J7) | 2-10 |
| 2.3.1.6 Auxiliary RAM/ROM Size Select (J8,J9) | 2-11 |
| 2.3.1.7 Factory Jumper (J10) | 2-14 |
| 2.3.1.8 RS-485 Serial Port (J11) | 2-14 |
| 2.3.1.9 SYSFAIL Interrupt Enable (J12) | 2-15 |
| 2.3.1.10 Local Bus Timeout (Enable)(J14) | 2-15 |
| 2.3.1.11 RS-232 Serial Port Clock (J15,J27) | 2-16 |
| 2.3.1.12 RS-232 Serial Port Data/Handshake (J16) | 2-17 |
| 2.3.1.13 Factory Jumper (J17) | 2-18 |
| 2.3.1.14 Factory Jumper (J18) | 2-19 |
| 2.3.1.15 Factory Jumper (J19) | 2-19 |
| 2.3.1.16 Factory Jumper (J20) | 2-20 |
| 2.3.1.17 Factory Jumper (J21) | 2-20 |
| 2.3.1.18 Factory Jumper (J22) | 2-21 |
| 2.3.1.19 Factory Jumper (J23) | 2-21 |
| 2.3.1.20 Factory Jumper (J24) | 2-22 |
| 2.3.1.21 Auxiliary RAM Power Select (J25) | 2-22 |
| 2.3.1.22 Optional SCSI Terminator Power (J26) | 2-23 |
| 2.3.1.23 RS-232 Serial Port Clock (J27) | 2-23 |
| 2.4 INSTALLATION INSTRUCTIONS FOR VME CHASSIS OPERATION | 2-23 |
| 2.5 INSTALLATION INSTRUCTIONS FOR STAND-ALONE OPERATION | 2-24 |
| | |
| 3. OPERATING INSTRUCTIONS | 3-1 |
| 3.1 INTRODUCTION | 3-1 |
| 3.2 CONTROLS AND INDICATORS | 3-1 |
| 3.2.1 FAIL Indicator DS1 | 3-1 |
| 3.2.2 HALT Indicator DS2 | 3-1 |

| | | |
|--------|---|------|
| 3.2.3 | RUN Indicator DS3 | 3-1 |
| 3.2.4 | ABORT Switch S1 | 3-1 |
| 3.2.5 | RESET Switch S2 | 3-1 |
| 3.2.6 | Model Byte Switch S3 | 3-2 |
| 3.2.7 | Address Mapping and Configuration Switch S4 | 3-2 |
| 3.3 | LOCAL MEMORY MAP | 3-4 |
| 4. | FUNCTIONAL DESCRIPTION | 4-1 |
| 4.1 | INTRODUCTION | 4-1 |
| 4.2 | GENERAL DESCRIPTION | 4-1 |
| 4.3 | MPU | 4-1 |
| 4.4 | RAM | 4-1 |
| 4.5 | REFRESH | 4-1 |
| 4.6 | LOCAL RAM ACCESSES | 4-1 |
| 4.7 | VMEbus RAM ACCESSES | 4-2 |
| 4.8 | EPROM SOCKETS | 4-2 |
| 4.9 | AUXILIARY SOCKETS | 4-2 |
| 4.10 | TIMERS | 4-2 |
| 4.10.1 | MC68230 Timer | 4-2 |
| 4.10.2 | Local Bus Timer | 4-3 |
| 4.10.3 | Watchdog Timer | 4-3 |
| 4.11 | ADDRESS SWITCH REGISTER (ASR) | 4-3 |
| 4.12 | CONTROL STATUS REGISTER | 4-4 |
| 4.12.1 | VME Override Bit | 4-5 |
| 4.13 | SERIAL PORTS | 4-5 |
| 4.13.1 | RS-485 Port | 4-6 |
| 4.13.2 | RS-232 Port | 4-7 |
| 4.14 | PARALLEL/PRINTER PORT | 4-7 |
| 4.15 | BUS REQUESTER | 4-9 |
| 4.16 | INTERRUPT HANDLER | 4-9 |
| 4.17 | SYSTEM CONTROLLER FUNCTIONS | 4-11 |
| 4.17.1 | Bus Arbitrator | 4-11 |
| 4.17.2 | Reset Generator | 4-11 |
| 4.17.3 | System clock | 4-11 |
| 4.17.4 | VMEbus Timeout | 4-11 |
| 4.18 | BUS ERROR | 4-11 |
| 4.19 | I/O CHANNEL INTERFACE (VME104 ONLY) | 4-11 |
| 4.20 | FLOPPY DISK CONTROLLER (VME106 ONLY) | 4-12 |
| 4.20.1 | Register Map | 4-12 |
| 4.21 | SCSI CONTROLLER (VME107 ONLY) | 4-13 |
| 4.21.1 | Interrupts | 4-13 |
| 4.21.2 | Register Map | 4-13 |
| 5. | SUPPORT INFORMATION | 5-1 |
| 5.1 | INTRODUCTION | 5-1 |
| 5.2 | INTERCONNECTION SIGNALS | 5-1 |
| 5.2.1 | Connector P1 | 5-1 |
| 5.2.2 | Connector P2 | 5-7 |
| 5.2.3 | Centronics Printer Connector J5 Interconnect Signals | 5-22 |

| | | |
|--|--|------|
| 5.2.4 | RS-232C Connector J13 Interconnect Signals | 5-24 |
| 5.3 | PARTS LIST | 5-26 |
| 5.4 | SCHEMATIC DIAGRAMS | 5-67 |
| APPENDIX A - ALLOWABLE RAM AND EPROM DEVICES | | A-1 |

LIST OF FIGURES

| | | |
|-------------|---|-------|
| FIGURE 2-1. | SBC JUMPER, CONNECTOR, AND SWITCH LOCATION DIAGRAM | 2-3 |
| FIGURE 5-1. | MVME104 PARTS LOCATION DIAGRAM | 5-35 |
| FIGURE 5-2. | MVME105 PARTS LOCATION DIAGRAM | 5-45 |
| FIGURE 5-3. | MVME106 PARTS LOCATION DIAGRAM | 5-55 |
| FIGURE 5-4. | MVME107 PARTS LOCATION DIAGRAM | 5-65 |
| FIGURE 5-5. | MVME104 SCHEMATIC DIAGRAM | 5-69 |
| FIGURE 5-6. | MVME105/106/107 SCHEMATIC DIAGRAM | 5-113 |

LIST OF TABLES

| | | |
|------------|--|------|
| TABLE 1-1. | SBC SPECIFICATIONS | 1-2 |
| TABLE 2-1. | SBC JUMPER BLOCK PLACEMENTS | 2-5 |
| TABLE 3-1. | SWITCH S4 VME ADDRESS MAPPING | 3-3 |
| TABLE 3-2. | LOCAL MEMORY MAP | 3-4 |
| TABLE 4-1. | RS-485 PORT CONFIGURATIONS | 4-7 |
| TABLE 5-1. | CONNECTOR P1 INTERCONNECT SIGNALS | 5-1 |
| TABLE 5-2. | CONNECTOR P2 INTERCONNECT SIGNALS | 5-7 |
| TABLE 5-3. | CONNECTOR J5 PRINTER CONNECTIONS | 5-22 |
| TABLE 5-4. | CONNECTOR J13 RS-232C SERIAL PORT CONNECTIONS | 5-24 |
| TABLE 5-5. | VME104 PARTS LIST | 5-26 |
| TABLE 5-6. | VME105 PARTS LIST | 5-37 |
| TABLE 5-7. | VME106 PARTS LIST | 5-47 |
| TABLE 5-8. | VME107 PARTS LIST | 5-57 |

CHAPTER 1 GENERAL INFORMATION

1.1 INTRODUCTION

This manual provides general information, preparation for use and installation instructions, operating instructions, functional description, and support information for the MVME104, MVME105, MVME106, and MVME107 series of 24-bit address and 16-bit data Single-Board Computers (SBC). Unless otherwise specified, these VMEmodules are referred to as the SBC units throughout this manual.

1.2 FEATURES

The features of the SBC include:

- MC68010 (10 MHz) Virtual Memory Microprocessor.
- Standard VMEbus interface with 24-bit address and 16-bit data.
- 512K bytes of zero wait state DRAM shared with VMEbus.
- Memory mappable on 512K-byte boundaries (from \$000000 to \$FFFFFF) on VMEbus.
- Memory mappable at either \$000000 or \$E80000 locally.
- One multi-protocol serial port with multi-drop capabilities on connector P2.
- One RS-232 synchronous/asynchronous serial port on front panel.
- Parallel Input/Output Centronics printer port.
- 24-bit programmable timer.
- Local watchdog timer.
- Local bus timer.
- System controller functions, including system clock, single level arbiter, bus timer, and reset generator.
- Two on-board EPROM sockets to support 32K x 8 or 64K x 8 EPROMs (configured for Industry Standard JEDEC 28-pin devices; user-provided).
- Two on-board RAM/EPROM sockets to support either 2K x 8, 8K x 8, 32K x 8 static RAMs, 2K x 8, 8K x 8 EEPROMs, 32K x 8 or 64K x 8 EPROMs (configured for Industry Standard JEDEC 28-pin devices; user-provided). Powered by +5V or +5V standby, jumper selectable.
- Bus requester with Release-On-Request (ROR) and early release.
- Status LEDs for HALT, RUN, and FAIL on front panel.

- RESET and ABORT switches on front panel with jumper disable.
- 8-Bit software readable switch.
- 16-bit Control/Status Register (16 bits read/writable locally, 16 bits readable from VMEbus, 8 bits writable from VMEbus).
- Stand-alone operation (without chassis or backplane) with addition of power supply and terminal.
- I/O channel interface (VME104 version only).
- Disk Controller supports four 5-1/4 inch floppy disk drives (on VME106 version only).
- Full Small Computer Systems Interface (SCSI) bus interface with pseudo Direct Memory Access (DMA) capabilities (on VME107 version only).

1.3 SPECIFICATIONS

The specifications for the SBC are given in Table 1-1.

TABLE 1-1. SBC SPECIFICATIONS

| Characteristic | Specification |
|---------------------|--|
| Microprocessor | MC68010 (refer to Motorola Publication ADI-942) |
| Clock signal | 10 MHz CPU clock frequency |
| Power requirements: | |
| VME104 | +5 Vdc, 4.20 A maximum (3.5 A typical) +12 Vdc, 5.0 mA maximum (0 mA typical) -12 Vdc, 8.0 mA maximum (0 mA typical) |
| VME105 | +5 Vdc, 3.84 A maximum (3.2 A typical) +12 Vdc, 5.0 mA maximum (0 mA typical) -12 Vdc, 8.0 mA maximum (0 mA typical) |

TABLE 1-1. SBC SPECIFICATIONS (cont.)

| Characteristic | Specification |
|--------------------|--|
| VME106 | +5 Vdc, 4.20 A maximum (3.5 A typical) +12 Vdc, 5.0 mA maximum (0 mA typical) -12 Vdc, 8.0 mA maximum (0 mA typical) |
| VME107 | +5 Vdc, 4.32 A maximum (3.6 A typical) +12 Vdc, 5.0 mA maximum (0 mA typical) -12 Vdc, 8.0 mA maximum (0 mA typical) |
| NOTE: | +12V and -12V need not be provided, unless the front panel RS-232 terminal port is used. |
| Addressing: | |
| Total on-board | 24-bit addressing (shared with VMEbus) |
| Dynamic RAM | 512K bytes, no parity, zero wait cycles, read, one wait state write. |
| RAM/EPROM/EEPROM | Two on-board EPROM sockets for 32K x 8 or 64K x 8 devices using +5 Vdc only (JEDEC standard 28-pin devices). Two on-board RAM/EPROM sockets for 2K x 8, 8K x 8, 32K x 8 RAMs; 2K x 8 or 8k x 8 EEPROMs; or 32K x 8 or 64K x 8 EPROMs (JEDEC standard 28-pin devices). Powered by +5V or +5V standby, jumper selectable. |
| I/O ports: | |
| Serial | One RS-232 port (on the SBC front panel) to support sync/async DCE or DTE operation. One RS-485 port (on connector P2) to support multi-protocol capabilities. |
| Parallel | Bidirectional I/O Centronics printer port (connection through the front panel). |
| Timers: | |
| Local bus timer | 115 microseconds |
| Watchdog timer | 15 milliseconds |
| MC68230 | 24-bit programmable timer |

TABLE 1-1. SBC SPECIFICATIONS (cont.)

| Characteristic | Specification |
|----------------------|--|
| VMEbus requester | Release-On-Request with early bus busy release. |
| Interrupt handler | Up to 9 interrupt requests from VMEbus. (IRQ1 through IRQ7, SYSFAIL, AC FAIL) |
| Temperatures: | |
| Operating | 0 to 50 degrees C |
| Storage | -40 to 85 degrees C |
| Relative humidity | 5% to 90% (non-condensing) |
| Physical size (PCB): | |
| Height x width | 6.30 inches (16.00 cm) x 9.19 inches (23.34 cm) |
| Thickness | 0.062 inch (0.157 cm) |
| Part projections: | |
| Component side | 0.50 inch (1.27 cm) maximum |
| Solder side | 0.067 inch (0.17 cm) maximum |

1.3.1 FCC Compliance

The SBC units (VME104, VME105, VME106, and VME107) were tested in an FCC-compliant chassis, and meets the requirements for Class A equipment. FCC compliance was achieved under the following conditions:

1. Shielded cables on all external I/O ports.
2. Cable shields connected to earth ground via metal shell connectors bonded to a conductive module front panel.
3. Conductive chassis rails connected to earth ground. This provides the path for connecting shields to earth ground.
4. Front panels screws properly tightened.

For minimum RF emissions, it is essential that the conditions above be implemented; failure to do so could compromise the FCC compliance of the equipment containing the modules.

1.4 GENERAL DESCRIPTION

The SBC units are 24-bit address and 16-bit data Single-Board Computers. All SBC units incorporate the MC68010 (10 MHz) 24-bit address and 16-bit data microprocessor. The units interface with the VMEbus, and includes 512K bytes of on-board DRAM memory (shared with VMEbus), two serial ports, one parallel/printer port, and four on-board sockets supporting various RAM and EPROM devices. The SBC units incorporate system controller functions, an interrupt handler, and a level 3 bus arbiter. In the VME104, the SBC supports the I/O channel interface. In the VME106, the SBC supports four 5-1/4 inch floppy disk drives. In the VME107, the SBC supports the full SCSI bus as defined by specification ANSI X3T9.2/82-2. All four SBC units are capable of stand-alone operation with the addition of a power supply and terminal.

1.5 REFERENCE DOCUMENTATION

The following publications may provide additional information. If not shipped with this product, they may be purchased from Motorola's Literature Distribution Center, 616 West 24th Street, Tempe, Arizona 85282; telephone (602) 994-6561.

| Document Title | Motorola Publication |
|---|----------------------|
| VMEbus Specification Manual | HB212/D |
| I/O Modules Input/Output Channel Specification Manual | M68RIOCS |
| MC68010 16 Bit Virtual Memory Data Sheet | ADI-942 |

The Z8030/Z8530 SCC Serial Communications Controller Technical Manual may be obtained from Zilog, Inc., Corporate Communications, Building A, 1315 Dell Ave., Campbell, California 95008.

The NCR 5380 SCSI Interface Chip Data Sheet may be obtained from NCR Microelectronic Division, 1635 Aeroplaza Drive, Colorado Springs, Colorado 80916.

The SCSI Small Computer System Interface Specification Draft X3T9.2/82-2 may be obtained from Computer and Business Equipment Manufacturers Association, 311 First Street, N. W., Suite 500, Washington, D.C. 20001.

The Centronics Specification may be obtained from Centronics Data Computer Corporation, 1 Wall Street, Hudson, New Hampshire 03052.

THIS PAGE INTENTIONALLY LEFT BLANK

CHAPTER 2 HARDWARE PREPARATION AND INSTALLATION

2.1 INTRODUCTION

This chapter provides the unpacking, hardware preparation, and installation instructions for the SBC units.

2.2 UNPACKING INSTRUCTIONS

NOTE

If shipping carton is damaged upon receipt, request that the carrier's agent be present during unpacking/inspection of equipment.

Unpack and remove the SBC unit(s) from its shipping carton. Refer to the packing list and verify that all items are present. Care should be taken during the unpacking of the module. Save the original shipping container and packing material for storing or reshipping of the equipment.

CAUTION

AVOID TOUCHING AREAS OF INTEGRATED CIRCUITS;
STATIC DISCHARGE CAN DAMAGE THESE CIRCUITS.

Inspect for any shipping damage. If no damage exists, the module can then be prepared (jumpers configured) and readied for installation.


2.3 HARDWARE PREPARATION

This section describes the hardware preparation for the SBC prior to installation. Observance of this description will ensure the user that all unit components are properly configured for operation.


Jumper blocks are used to select the various functions and options of the SBC. Before the SBC is installed, the user should verify the jumper block configurations and alter the jumpers, as required, for the user's particular system operation. The SBC has been factory tested and is shipped with factory-installed jumper configurations that are illustrated in Figure 2-1. The SBC is operational with

these factory-installed jumpers. Table 2-1 lists the jumper blocks by designation, function, and factory configuration. A more detailed description of these jumper blocks is provided in the following sections.

Two DIP-type switches (S3 and S4) are located on the SBC. For detailed information regarding the use of these two switches, refer to Chapter 3.



* NOTE: JUMPERS J10, J17, J18, J19, J20, J21, AND J26 DO NOT EXIST ON THE VME104.



NOTE: Figure above depicts a composite module and illustrates jumper locations only. Refer to adjacent chart and Table 2-1 for jumper population and configuration.

FIGURE 2-1. SBC JUMPER, CONNECTOR, AND SWITCH LOCATION DIAGRAM

2.3.1 SBC Jumper Block Settings

The following table lists and describes the SBC jumper blocks.

TABLE 2-1. SBC JUMPER BLOCK PLACEMENTS

| Jumper | Function | Factory Configuration |
|--------|--|---|
| J1 | Bus Grant Level Select | J1 (1-2)(5-6)(7-8)(9-11)(10-12) |
| J2 | Bus Request Level Select | J2 (5-6) |
| J3 | VMEbus Timeout | No jumper installed. |
| J4 | Front Panel Switch Enable (Enabled) | J4 (1-2) |
| J5 | Printer Port Connector | ----- |
| J6 | ROM Size Select (64K x 8 devices) | J6 (2-3) |
| J7 | VMEbus Interrupt Requests (Enabled) | J7 (1-2)(3-4)(5-6)(7-8)(9-10) (11-12)(13-14) |
| J8 | Auxiliary RAM/ROM Size Select | No jumper(s) installed. |
| J9 | Auxiliary RAM/ROM Size Select | No jumper(s) installed. |
| J10 | Factory Jumper (For factory use only) | Does not exist on VME104. J10 (1-2) stapled closed on VME105 and VME106. J10 (1-2) soldered closed on VME107. |
| J11 | RS-485 Serial Port | J11 (1-2)(3-4)(5-6)(7-8) |
| J12 | SYSFAIL Interrupt Enable (Enabled) | J12 (1-2) |
| J13 | RS-232 Serial Port Connector | ----- |

TABLE 2-1. SBC JUMPER BLOCK PLACEMENTS (cont.)

| Jumper | Function | Factory Configuration |
|--------|--|---|
| J14 | Local Bus Timeout (Enabled) | No jumper(s) installed. |
| J15 | RS-232 Serial Port Clocks | No jumper(s) installed. |
| J16 | RS-232 Serial Port (To Terminal) | J16 (1-2)(3-4)(5-6)(7-8)(9-10) (11-13)(12-14) |
| J17 | Factory Jumper (For factory use only) | Does not exist on VME104. No jumper installed on VME105 and VME106. J17 (1-2) stapled closed on VME107. |
| J18 | Factory Jumper (For factory use only) | Does not exist on VME104. No jumpers installed on VME105 and VME106. J18 (1-2)(3-4)(5-6)(7-8) stapled closed on VME107. |
| J19 | Factory Jumper (For factory use only) | Does not exist on VME104. No jumper installed on VME105 and VME106. J19 (1-2) stapled closed on VME107. |
| J20 | Factory Jumper (For factory use only) | Does not exist on VME104. No jumper installed on VME105 and VME107. J20 (1-2) stapled closed on VME106. |
| J21 | Factory Jumper (For factory use only) | Does not exist on VME104. No jumper installed on VME105 and VME106. J21 (1-2) stapled closed on VME107. |

TABLE 2-1. SBC JUMPER BLOCK PLACEMENTS (cont.)


| Jumper | Function | Factory Configuration |
|--------|--|---|
| J22 | Factory Jumper (For factory use only) | No jumper installed on VME104 and VME106. J22 (1-2) stapled closed on VME105 and VME107. |
| J23 | Factory Jumper (For factory use only) | No jumper installed on VME104 and VME105. J23 (1-2) stapled closed on VME106 and VME107. |
| J24 | Factory Jumper (For factory use only) | J24 (1-2) stapled closed on all versions. |
| J25 | Auxiliary RAM Power Select (+5 Vdc) | J25 (1-2) installed on all versions. |
| J26 | Optional SCSI Terminator Power | Does not exist on VME104. No jumper installed on VME105 and VME106. J26 (1-2) installed on VME107. |
| J27 | RS-232 Serial Port Clock | No jumpers installed |

2.3.1.1 Bus Grant/Request Level Select (J1,J2)


The VMEbus has four bus request levels (BG0IN*/OUT* through BG3IN*/OUT*), each having an associated bus grant daisy-chain. Level 3 has the highest priority while level 0 has the lowest. Jumper block J1, in conjunction with jumper block J2, allow the user to select the desired priority level for VMEbus accesses. When the SBC is configured as the System Controller, Bus Grant/Request Level 3 must be set. The following configurations illustrate the proper jumpering for each bus arbitration level.

NOTE: No other configurations will work properly.


Jumper Blocks J1 and J2
Bus Grant/Request Level
Bus Level 0




Jumper Blocks J1 and J2
Bus Grant/Request Level
Bus Level 1



Jumper Blocks J1 and J2
Bus Grant/Request Level
Bus Level 2



Jumper Blocks J1 and J2
Bus Grant/Request Level
Bus Level 3
(Factory Setting)




2.3.1.2 VMEbus Timeout (Enabled)(J3)

Jumper block J3 is used to disable the VMEbus timer. Installing a jumper pin at J3 will disable the timer and allow infinite VMEbus cycles when the SBC is the System Controller.


Jumper Block J3
VMEbus Timeout (Enabled)
No Jumper Installed
(Factory Setting)

=====



Jumper Block J3
VMEbus Timeout (Disabled)
Jumper Installed

=====




2.3.1.3 Front Panel Enable (J4)

Jumper block J4 is used to enable/disable the front panel switches.

Jumper Block J4
Front Panel Enable
(Factory Setting)

=====




2.3.1.4 ROM Size Select (J6)

Jumper block J6 selects the size of ROMs used at sockets U56 and U63. The SBC is factory-configured with a jumper pin between J6-2 and J6-3 for 64K x 8 devices. Should the user need to use 32K x 8 devices, then set the jumper pin between J6-1 and J6-2.


Jumper Block J6
ROM Size Select
64K x 8 Devices
(Factory Setting)

=====



Jumper Block J6
ROM Size Select
32K x 8 Devices

=====




2.3.1.5 VMEbus Interrupt Requests Enable (J7)

Jumper block J7 is used for VMEbus interrupt enable. There are seven possible jumper locations; each one enables servicing one of the seven off-board interrupt levels. The factory setting configuration enables all these levels. Thus, a jumper pin installed allows the SBC to handle that level interrupt on VMEbus.

Jumper Block J7
VMEbus Interrupt Request Enable
(Factory Setting)

=====




2.3.1.6 Auxiliary RAM/ROM Device Size Select (J8,J9)


Jumper blocks J8 and J9 are used to select the size of the different devices used for the auxiliary RAM located at sockets XU48 and XU70. Refer to Appendix A for suggested devices.

NOTE: 24-pin devices are inserted with pins 1 through 24 of the device matching pins 3 through 26 of RAM sockets XU48 and XU70.


a) 2K x 8 Static RAM:




b) 8K x 8 Static RAM:




c) 32K x 8 Static RAM:




d) 2K x 8 EEPROM:




e) 8K x 8 EEPROM:



f) 32K x 8 EPROM:



g) 64K x 8 EPROM:




2.3.1.7 Factory Jumper (J10)

Jumper J10 is a two-pin jumper for factory use only. Jumper J10 does not exist on the VME104 version of the SBC. Jumper J10 has a jumper staple installed on the VME105 and VME106, while it is soldered closed on the VME107.


Jumper Block J10
Factory Jumper
(Jumper Stapled on VME105/106)

=====



Jumper Block J10
Factory Jumper
(Soldered Closed on VME107)

=====




2.3.1.8 RS-485 Serial Port (J11)

Jumper block J11 is used to configure the SBC of master/slave operation and 8/4/2 wire operation.

Jumper Block J11
RS-485 Serial Port

=====




2.3.1.9 SYSFAIL Interrupt Enable (J12)

Jumper block J12 is used to enable the SYSFAIL interrupt.


Jumper Block J12
SYSFAIL Enabled
Jumper Installed
(Factory Setting)

=====



Jumper Block J12
SYSFAIL Disabled
No Jumper Installed


=====

**2.3.1.10 Local Bus Timeout (Enable)(J14)**

Jumper block J14 is used to disable the local bus timer. As shipped from the factory (no jumper installed), the setting is 115 microseconds. Installing a jumper pin across J14-1 and J14-2 provides an infinite time limit on the local bus cycles.

Jumper Block J14
Local Bus Timeout
(Factory Setting)


=====



2.3.1.11 RS-232 Serial Port Clock (J15,J27)

Jumper block J15 is used in conjunction with jumper block J27 to configure the SBC's RS-232 serial port synchronous clocks.

Jumper Block J15 and J27
RS-232 Serial Port Clock
No Jumpers Installed
(Factory Setting)



The following charts illustrate several configurations to configure the serial port synchronous clock.

| SBC (configured as a modem) | Jumper Blocks | |
|---|---------------|-------|
| | J15 | J27 |
| Transmit Clock (pin 26 of Z8530) to pin 17 of RS-232 cable* | (5-7) | (1-2) |
| Transmit Clock (pin 26 of Z8530) to pin 15 of RS-232 cable | (5-6) | (1-2) |
| Transmit Clock (pin 26 of Z8530) to pin 24 of RS-232 cable | (5-3) | (1-2) |

* Recommended method to connect two SBCs without a modem.

| SBC (configured as a terminal) | Jumper Blocks | |
|---|---------------|-------|
| | J15 | J27 |
| Receive Clock (pin 28 of Z8530) from pin 17 of RS-232 cable* | (1-2) | --- |
| Transmit Clock as input (pin 26 of Z8530) from pin 15 of RS-232 cable | (4-6) | (2-3) |
| Transmit Clock as input (pin 26 of Z8530) from pin 24 of RS-232 cable | (3-4) | (2-3) |



* Recommended method to connect two SBCs without a modem.

2.3.1.12 RS-232 Serial Port Data and Handshake (J16)

Jumper block J16 is used to configure the data and handshake lines on the RS-232 serial port.

Jumper Block J16
RS-232 Serial Port
Data and Handshake
Configured as a Modem
(Factory Setting)

Jumper Block J16
RS-232 Serial Port
Data and Handshake
Configured as a Terminal




2 If a different configuration is desired, the following chart can be used. If connections must be made to other than adjacent pins, it can be accomplished by wire-wrapping the pins.

| J16 Pin | Signal | Connection |
|---------|--------|--|
| 1 | DSR | RS-232, pin 6. |
| 2 | +12 V | +12V pull-up resistor to terminate any signal into RS-232. |
| 3 | DCD | Receiver into DCD input of Z8530, pin 21. |
| 4 | DTR | RS-232, pin 20. |
| 5 | DCD | RS-232, pin 8. |
| 6 | DTR | Driven from DTR output of Z8530, pin 24. |
| 7 | CTS | Receiver into CTS input of Z8530, pin 22. |
| 8 | RTS | RS-232, pin 4. |
| 9 | CTS | RS-232, pin 5. |
| 10 | RTS | Driven from RTS output of Z8530, pin 23. |
| 11 | RXD | Receiver into RXD input of Z8530, pin 27. |
| 12 | TXD | RS-232, pin 3. |
| 13 | RXD | RS-232, pin 2. |
| 14 | TXD | Driven from TXD output of Z8530, pin 25. |


2.3.1.13 Factory Jumper (J17)

Jumper J17 is a two-pin jumper for factory use only. Jumper J17 does not exist on the VME104 version of the SBC. Jumper J17 is soldered closed on the VME105 and VME106, while on the VME107, a jumper staple is installed.

Jumper Block J17
Factory Jumper
(Soldered Closed on VME105/106)



Jumper Block J17
Factory Jumper
(Jumper Stapled on VME107)




2.3.1.14 Factory Jumper (J18)

Jumper block J18 is for factory use only. Jumper block J18 does not exist on the VME104. In the VME105 and VME106 version of the SBC, jumper block J18 is soldered closed, while on the VME107, jumper staples are installed.


Jumper Blocks J18
Factory Jumper
(Soldered Closed on VME105/106)

=====



Jumper Blocks J18
Factory Jumper
(Jumper Stapled on VME107)

=====




2.3.1.15 Factory Jumper (J19)

Jumper J19 is a two-pin jumper for factory use only. Jumper J19 does not exist on the VME104 version of the SBC. Jumper J19 is soldered closed on the VME105 and VME106, while on the VME107, a jumper staple is installed.


Jumper Block J19
Factory Jumper
(Soldered Closed on VME105/106)

=====



Jumper Block J19
Factory Jumper
(Jumper Stapled on VME107)

=====




2.3.1.16 Factory Jumper (J20)

Jumper J20 is a two-pin jumper for factory use only. Jumper J20 does not exist on the VME104 version of the SBC. Jumper J20 is soldered closed on the VME105 and VME107, while on the VME106, a jumper staple is installed.


Jumper Block J20
Factory Jumper
(Soldered Closed on VME105/107)

=====



Jumper Block J20
Factory Jumper
(Jumper Stapled on VME106)

=====




2.3.1.17 Factory Jumper (J21)

Jumper J21 is a two-pin jumper for factory use only. Jumper J21 does not exist on the VME104 version of the SBC. Jumper J21 is soldered closed on the VME105 and VME106, while on the VME107, a jumper staple is installed.


Jumper Block J21
Factory Jumper
(Soldered Closed on VME105/106)

=====



Jumper Block J21
Factory Jumper
(Jumper Stapled on VME107)

=====





2.3.1.18 Factory Jumper (J22)

Jumper J22 is a two-pin jumper for factory use only. Jumper J22 is soldered closed on the VME104 and VME106, while on the VME105 and VME107, a jumper staple is installed.

Jumper Block J22
Factory Jumper
(Soldered Closed on VME104/106)

Jumper Block J22
Factory Jumper
(Jumper Stapled on VME105/107)





2.3.1.19 Factory Jumper (J23)

Jumper J23 is a two-pin jumper for factory use only. Jumper J23 is soldered closed on the VME104 and VME105, while on the VME106 and VME107, a jumper staple is installed.

Jumper Block J23
Factory Jumper
(Soldered Closed on VME104/105)

Jumper Block J23
Factory Jumper
(Jumper Stapled on VME106/107)




2.3.1.20 Factory Jumper (J24)

Jumper J24 is a two-pin jumper for factory use only. A jumper staple is installed at jumper J24 on all versions of the SBC.

Jumper Block J24
Factory Jumper
(Jumper Stapled on all versions)

=====




2.3.1.21 Auxiliary RAM Power Select (J25)

Jumper block J25 selects the power source for the auxiliary RAM sockets XU48 and XU70. A jumper pin installed across pins J25-1 and J25-2 supplies +5V power, while a jumper pin across pins J25-2 and J25-3 supplies +5V stand-by power from the VMEbus.


Jumper Block J25
Auxiliary RAM Power
Select (+5V)
(Factory Setting)

=====



Jumper Block J25
Auxiliary RAM Power
Select (+5V Stand-by)

=====




2.3.1.22 Optional SCSI Terminator Power (J26)

Jumper block J26 is used to supply +5 Vdc optional terminator power to the SCSI bus. Jumper J26 does not exist on the VME104 version of the SBC. Jumper J26 is soldered closed on the VME105 and VME106, while on the VME107, a jumper pin is installed.


Jumper Block J26
Optional SCSI Terminator Power
(Soldered Closed on VME105/106)
(Factory Setting)

=====



Jumper Block J26
Optional SCSI Terminator Power
(Jumper pin installed on VME107)

=====



2.3.1.23 RS-232 Serial Port Clock (J27)

Jumper block J27 is used in conjunction with J15 to configure the RS-232 port serial clock. Refer to section 2.3.1.11 for jumper settings and possible configurations for jumper block J27.

2.4 INSTALLATION INSTRUCTIONS FOR VME CHASSIS OPERATION

When the SBC has been prepared (configured by the user) as desired, it is ready for system use and can then be installed in a VME module chassis. The following general procedure is recommended for installation of the SBC.

- a. Turn all equipment OFF.

CAUTION

INSERTING OR REMOVING THE MODULE WHILE POWER IS APPLIED COULD RESULT IN DAMAGE TO MODULE PARTS. AVOID TOUCHING AREAS OF INTEGRATED CIRCUITS; STATIC DISCHARGE CAN DAMAGE THESE CIRCUITS.

- b. The SBC may be installed into any unused double-high slot on a VME module chassis. Using a firm grip on the module, slide the unit into the card slide until the P1 and P2 connectors of the SBC align and seat into the backplane sockets. Use a firm, steady pushing motion to install the unit snugly into the backplane.
- c. Turn chassis power ON.

2.5 INSTALLATION INSTRUCTIONS FOR STAND-ALONE OPERATION

Stand-alone operation is similar to operation in a chassis, except that the SBC must be connected to a power source and must always be the system controller (refer to section 4.17). In addition, the SBC must be placed or mounted in such a way that the pins on the module are in no danger of being shorted.

Connectors must be attached to P1 and P2 with power supplied through the following pins.

| | | |
|---------|--|----------------------------|
| +5V -- | P1 pins: A32, B32, C32 | P2 pins: B1, B13, B32 |
| GND -- | P1 pins: A9, A11, A15, A17, A19, B20, B23, C9 | P2 pins: B2, B12, B22, B31 |
| +12V -- | P1 pins: C31 | |
| -12V -- | P1 pins: A31 | |

NOTE: +12 V and -12V need not be supplied unless the front panel RS-232 port is to be used.

CHAPTER 3 OPERATING INSTRUCTIONS

3.1 INTRODUCTION

This chapter describes the switches, operating controls, and indicators found on the front panel of the SBC unit.

3.2 CONTROLS AND INDICATORS

The SBC has two control switches (RESET and ABORT) and three LED indicators (HALT, RUN, and FAIL) located on the front panel of the SBC. The SBC also has two eight-position readable switches (S3 and S4) which provide control over the Model Byte Register (MBR) and the address mapping and system configuration.

3.2.1 FAIL Indicator DS1

The red LED FAIL indicator, located on the front panel, indicates the status of the fail bit in the control register.

3.2.2 HALT Indicator DS2

The red LED HALT indicator, located on the front panel, is lit when the MC68010 microprocessor enters a halted state (usually the result of a double bus fault). The indicator is also lit whenever the MC68010 is being reset.

3.2.3 RUN Indicator DS3

The green LED RUN indicator, located on the front panel, is connected to the MC68010's address strobe signal (AS*) and indicates that the MC68010 is executing a bus cycle.

3.2.4 ABORT Switch S1

The ABORT switch is a momentary type switch located on the front panel. Pressing the ABORT switch causes a local level 7 interrupt to the MC68010. Bit 14 of the Address Status Register (ASR) is set to a "1" when this switch is pressed. It is cleared when the ASR is read.

3.2.5 RESET Switch S2


The RESET switch is a momentary type switch located on the front panel. When pressed, the RESET switch generates a local reset and (if the SBC is system controller) also generates a VMEbus system reset.

3.2.6 Model Byte Switch S3

Switch S3 is a software-accessible board status register on the VME10x. It is implemented in hardware as an eight-position DIP switch and does not perform any hardware control directly. The function of switch S3 is completely dependent on the system software. For more detailed information on the 10xBug operation for switch S3, refer to the 10xBug user's manual.

3.2.7 Address Mapping and Configuration Switch S4

Switch S4 is an eight-position DIP switch which is used to map the local memory and the CSR to the VMEbus. It selects local memory to reside at either \$000000 or \$E80000 and selects whether the SBC will be the system controller.



NOTE: When the system controller is in the ON position, the Bus Request level must be set to level 3 (refer to section 2.3.1.1).

TABLE 3-1. SWITCH S4 VME ADDRESS MAPPING

| Binary Switch Position | | | | | Local RAM appears on VMEbus at VME Hex Address | Short I/O Map Address in Hex Switch Position 8 (Closed = ON) (OPEN = OFF) |
|------------------------|---|---|---|---|--|---|
| 7 | 6 | 5 | 4 | 3 | | |
| 0 | 0 | 0 | 0 | 0 | 000000 to 07FFFF | 0000 - 007F 8000 - 807F |
| 0 | 0 | 0 | 0 | 1 | 080000 to 0FFFFF | 0080 - 00FF 8080 - 80FF |
| 0 | 0 | 0 | 1 | 0 | 100000 to 17FFFF | 0100 - 017F 8100 - 817F |
| 0 | 0 | 0 | 1 | 1 | 180000 to 1FFFFF | 0180 - 01FF 8180 - 81FF |
| 0 | 0 | 1 | 0 | 0 | 200000 to 27FFFF | 0200 - 027F 8200 - 827F |
| 0 | 0 | 1 | 0 | 1 | 280000 to 2FFFFF | 0280 - 02FF 8280 - 82FF |
| 0 | 0 | 1 | 1 | 0 | 300000 to 37FFFF | 0300 - 037F 8300 - 837F |
| 0 | 0 | 1 | 1 | 1 | 380000 to 3FFFFF | 0380 - 03FF 8380 - 83FF |
| 0 | 1 | 0 | 0 | 0 | 400000 to 47FFFF | 0400 - 047F 8400 - 847F |
| 0 | 1 | 0 | 0 | 1 | 480000 to 4FFFFF | 0480 - 04FF 8480 - 84FF |
| 0 | 1 | 0 | 1 | 0 | 500000 to 57FFFF | 0500 - 057F 8500 - 857F |
| 0 | 1 | 0 | 1 | 1 | 580000 to 5FFFFF | 0580 - 05FF 8580 - 85FF |
| 0 | 1 | 1 | 0 | 0 | 600000 to 67FFFF | 0600 - 067F 8600 - 867F |
| 0 | 1 | 1 | 0 | 1 | 680000 to 6FFFFF | 0680 - 06FF 8680 - 86FF |
| 0 | 1 | 1 | 1 | 0 | 700000 to 77FFFF | 0700 - 077F 8700 - 877F |
| 0 | 1 | 1 | 1 | 1 | 780000 to 7FFFFF | 0780 - 07FF 8780 - 87FF |
| 1 | 0 | 0 | 0 | 0 | 800000 to 87FFFF | 0800 - 087F 8800 - 887F |
| 1 | 0 | 0 | 0 | 1 | 880000 to 8FFFFF | 0880 - 08FF 8880 - 88FF |
| 1 | 0 | 0 | 1 | 0 | 900000 to 97FFFF | 0900 - 097F 8900 - 897F |
| 1 | 0 | 0 | 1 | 1 | 980000 to 9FFFFF | 0980 - 09FF 8980 - 89FF |
| 1 | 0 | 1 | 0 | 0 | A00000 to A7FFFF | 0A00 - 0A7F 8A00 - 8A7F |
| 1 | 0 | 1 | 0 | 1 | A80000 to AFFFFF | 0A80 - 0AFF 8A80 - 8AFF |
| 1 | 0 | 1 | 1 | 0 | B00000 to B7FFFF | 0B00 - 0B7F 8B00 - 8B7F |
| 1 | 0 | 1 | 1 | 1 | B80000 to BFFFFF | 0B80 - 0BFF 8B80 - 8BFF |
| 1 | 1 | 0 | 0 | 0 | C00000 to C7FFFF | 0C00 - 0C7F 8C00 - 8C7F |
| 1 | 1 | 0 | 0 | 1 | C80000 to CFFFFF | 0C80 - 0CFF 8C80 - 8CFF |
| 1 | 1 | 0 | 1 | 0 | D00000 to D7FFFF | 0D00 - 0D7F 8D00 - 8D7F |
| 1 | 1 | 0 | 1 | 1 | D80000 to DFFFFF | 0D80 - 0DFF 8D80 - 8DFF |
| 1 | 1 | 1 | 0 | 0 | E00000 to E7FFFF | 0E00 - 0E7F 8E00 - 8E7F |
| 1 | 1 | 1 | 0 | 1 | E80000 to EFFFFF | 0E80 - 0EFF 8E80 - 8EFF |

NOTE: Switch position S4-8 maps the Short I/O in the low range when ON (Closed) and in the high range when OFF (Open).

The CSR appears in the Short I/O address space on the VMEbus. It is multiple decoded in 128 locations. VMEbus accesses are not allowed by the SBC in the Short I/O space mapped for that module. Example: An SBC mapped with switch positions S4-3 to S4-7 set to 00000 could not access the short I/O addresses from \$0000 through to \$007F (S4-8 = Closed) or \$8000 through \$807F (S4-8 = Open). To do so would cause a bus error. Software can read the contents in the ASR and disallow

access to the SBC's own I/O range. Switch positions S4-2 through S4-8 can be read through the ASR.

3.3 LOCAL MEMORY MAP

Table 3-2 provides the memory mapping ranges for the various devices used on the SBC.

TABLE 3-2. LOCAL MEMORY MAP

| Devices | Address | Comments |
|---------------------------------------|--------------------|--|
| Short I/O | \$FF0000-\$FFFFFF | Causes lower 16 address bits to be presented on VMEbus with short I/O address modifiers. |
| Address Switch Register | \$FE8000 | |
| I/O Channel VME104 | \$FE6001-\$FE7FFF | |
| Disk VME106 Floppy | \$FE6001-\$FE6005 | |
| Disk VME107 SCSI | \$FE6001-\$FE601F | |
| Serial Port | \$FE4001-\$FE4007 | |
| Model Byte Register | \$FE2001 | Read only. |
| I/O Channel Interrupt Vector Register | \$FE2001-\$FE2007 | Write only (VME104 only). |
| MC68230 | \$FE0001-\$FE003F | |
| Control Status Register | \$FD0000 | |
| Auxiliary RAM/ROM | \$F20000-\$F3FFFF | |
| ROM | \$F00000-\$F1FFFF | |
| Alternate Local RAM | \$E80000-\$EFFFFFF | When S4-2 = OFF (open). |
| VMEbus | \$080000-\$EFFFFFF | If local RAM is mapped at 0, S4-2 = ON. \$000000-\$E7FFFF If local RAM is mapped at E80000, S4-2 = OFF. |
| Local RAM | \$000000-\$07FFFF | When S4-2 = ON (closed). |

TABLE 3-2. LOCAL MEMORY MAP (cont.)

| Devices | Address | Comments |
|-------------------------|----------------------|---|
| Control Status Register | \$FD0000 | |
| Auxiliary RAM/ROM | \$F20000 - \$F3FFFF | |
| ROM | \$F00000 - \$F1FFFF | |
| Alternate Local RAM | \$E80000 - \$EFFFFFF | When bit 2 of the address mapping switch is open. |
| VMEbus | \$080000 - \$EFFFFFF | If local RAM is mapped at 0, switch S4-2 = ON. |
| | \$000000 - \$E7FFFF | If local RAM is mapped at E800000, switch S4-2 = OFF. |
| Local RAM | \$000000 - \$07FFFF | When bit 2 of the address mapping switch is closed. |

THIS PAGE INTENTIONALLY LEFT BLANK

CHAPTER 4 FUNCTIONAL DESCRIPTION

4.1 INTRODUCTION

This chapter provides the overall block diagram level description for the SBC.

4.2 GENERAL DESCRIPTION

The SBC is a single board computer based on a double-high VME board. It is a medium performance, low cost CPU with 512K bytes of on-board RAM shared with the VMEbus, two serial ports, a parallel printer port, VMEbus interface, two sockets to support 32K x 8 or 64K x 8 EPROMs, and two additional sockets which can support either 2K x 8 or 8K x 8 EEPROMs; 2K x 8, 8K x 8, or 32K x 8 static RAMs; or 32K x 8 or 64K x 8 EPROMs. The SBC has system controller functions, an interrupt handler, and a level 3 bus arbitrator. In the VME104 version, the SBC supports the I/O channel interface. In the VME106 version, the SBC supports four 5-1/4 inch floppy disk drives. In the VME107 version, the SBC supports the full SCSI bus as defined by ANSI Specification X3T9.2. The SBC is capable of stand-alone operation with the addition of a power supply and a terminal.

4.3 MPU

The MC68010 microprocessor and the supporting circuitry are designed to operate at 10 MHz.

4.4 RAM

The SBC has 16 ZIP package 256K x 1 DRAM devices to provide 512K bytes of RAM. Read operations are done with zero wait cycles. Write operations are done at one wait cycle maximum.

4.5 REFRESH

CAS before RAS refresh cycles are utilized, employing the refresh address counters internal to the DRAM devices. Every 15 microseconds a refresh cycle is run, supplying a CAS pulse, followed by a RAS pulse. In this mode, all other pins on the RAM devices are ignored.

4.6 LOCAL RAM ACCESSES

Local RAM can be user selected to reside at either address \$000000 or \$E80000 by setting switch position 2 of the address mapping and configuration switch to closed or open.

4.7 VMEbus RAM ACCESSES

The RAM is also mapped to the VMEbus anywhere from \$000000 to \$FFFFFF in 512K-byte increments. It responds to address modifier codes for:

1. Standard Supervisory Program Accesses (3E).
2. Standard Supervisory Data Accesses (3D).
3. Standard Non-Privileged Program Accesses (3A).
4. Standard Non-Privileged Data Accesses (39).

It will also appear in the local map at the same address.

4.8 EPROM SOCKETS

There are two industry standard JEDEC 28-pin sockets to support either 32K x 8 or 64K x 8 EPROMs, selectable by setting one jumper. Accesses are with "0" wait cycle using 250 nanosecond or faster devices.

4.9 AUXILIARY SOCKETS

There are two industry standard JEDEC 28-pin sockets that can be jumpered to support 2K x 8, 8K x 8, or 32K x 8 static RAMs. This includes the static RAM devices available with the internal battery and real time clock. They also support 2K x 8, 8K x 8 EEPROMs and 32K x 8 or 64K x 8 EPROMs.

NOTE: When using EEPROMs, re-access times must be software controlled.

When using EEPROMs or battery back-up static RAMs, they can be write protected after the code has been loaded by removing the jumper pin between J9(7-9) or J9(8-10). With these jumpers pins removed, the RAMS cannot be changed by a software runaway. This feature is implemented in PCB Revision C VME105/106/107 and PCB Revision B VME104 modules.

4.10 TIMERS

There are three timers locally on the SBC.

4.10.1 MC68230 Timer

There is a 24-bit timer provided by the MC68230. The source for its clock is pin 40, which is 8 MHz. Refer to Motorola Publication ADI-860 for more details on this part and its operation.

4.10.2 Local Bus Timer

There is a local bus timer. It is a timer used to time local bus events. It runs freely any time the local address strobe signal is in the true (low) state. It is disabled when a local to VMEbus access is detected or when address strobe again goes false. The time duration is fixed and is approximately 115 microseconds. The timer may be disabled by installing a jumper. Refer to section 2.3.1.10 for jumper details.

4.10.3 Watchdog Timer

There is a watchdog timer which, when enabled through software, runs freely until reset by software. The timer's purpose is to restore the system when running away on a software problem, or when the VMEbus is not granted for extremely long periods of time. The watchdog timer is enabled by writing a "0" to CSR bit 0 and is reset by writing CSR bit 0 to a "1", then returning it to a "0". To disable the timer, CSR bit 0 is written to a "1" and left a "1". The default on power up is the timer disabled. The watchdog timer's timing interval is 15 milliseconds. If it should timeout, then it causes System Reset to be driven.

4.11 ADDRESS SWITCH REGISTER (ASR)

This is a 16-bit read only register which contains setup and status information. The two following charts provide the bit definitions.

| Bit | Definition |
|-----|--|
| 0 | Address Mapping and Configuration Switch Position 3. |
| 1 | Address Mapping and Configuration Switch Position 4. |
| 2 | Address Mapping and Configuration Switch Position 5. |
| 3 | Address Mapping and Configuration Switch Position 6. |
| 4 | Address Mapping and Configuration Switch Position 7. |
| 5 | Address Mapping and Configuration Switch Position 8. |
| 6 | Conflict Bit - Low True. |
| 7 | Local Timeout Bit - Low True. |
| 8 | VMEbus Error Bit (Local accesses only) - Low True. |
| 9 | Address Mapping and Configuration Switch Position 2. |
| 10 | Board ID Bit (see below). |
| 11 | Board ID Bit (see below). |
| 12 | Board ID Bit (see below). |
| 13 | SCSI Interrupt - Low True (VME107 only). |
| 14 | Abort Flag - High True. |
| 15 | Arbitration Flag - High True (VME107 only). |

| ASR Bit | Board ID Bits | | | Device (SBC) |
|---------|---------------|----|----|--------------|
| | 12 | 11 | 10 | |
| Level | 1 | 0 | 0 | VME104 |
| | 1 | 0 | 1 | VME105 |
| | 1 | 1 | 0 | VME106 |
| | 1 | 1 | 1 | VME107 |

Bits 6, 7, 8, and 14 are reset to the untrue state when the ASR is read. Bit 15 is reset by setting the Busy Interrupt Enable bit (PB2 of the MC68230) to low (VME107 only). All other bits may be read without disturbing the contents.

4.12 CONTROL STATUS REGISTER

All bits are readable and writable locally and readable from the VMEbus. The lower eight bits cannot be written from the VMEbus. The bits are all defaulted to a "1" on power up or reset. The following chart defines the bit usage.

| Bit | Usage | Comments |
|-----|------------------------|---|
| 0 | Watchdog Timer Control | "0" = Enable, "1" = Reset/Disable |
| 1 | User Defined | VME105, VME106, VME107 |
| 1 | I/O Channel Reset | VME104 "0" = Reset I/O Channel |
| 2 | Address Modifier 3 | Address modifiers 3 and 5 are driven by these two bits. |
| 3 | Address Modifier 5 | |
| 4 | User Defined | |
| 5 | System Fail | A "1" drives SYSFAIL on VMEbus. |
| 6 | Disable Interrupts | This bit, when a "1" disables all interrupts. |
| 7 | User Defined | |
| 8 | CSR IRQ 2, bit 0 | A "0" written to CSR bits 8, 9, or 10 causes a level 2 local interrupt to be generated if interrupts are enabled. |
| 9 | CSR IRQ 2, bit 1 | |
| 10 | CSR IRQ 2, bit 2 | |
| 11 | CSR IRQ 7 | A "0" written causes local level 7 IRQ. |
| 12 | VME Override | Refer to section 4.12.1. |
| 13 | User Defined | |
| 14 | User Defined | |
| 15 | User Defined | |

4.12.1 VME Override Bit

Another bus master may make fast transfers of blocks of data to the local RAM by resetting the VME override bit (bit 12 in the CSR) to a "0". At this point, the local processor is suspended and held off the local bus for an unlimited time (until bit 12 is set back to a "1"). The local processor will then resume exactly where it stopped. Interrupts will not be serviced during this time.

This option allows minimum time transfers to the local RAM by removing arbitration time and the time the local processor normally would use to finish the instruction in process. In normal operation, a first off-board access would take approximately 650 to 1200 nanoseconds and possibly longer if certain instructions were being executed at the time. Very fast occurring sequential accesses would each take 1200 nanoseconds, because the local processor will always take a cycle for itself.

With the VME override bit reset to "0", each off-board access will be approximately 650 nanoseconds. This bit must never be written to a "0" by the local processor.

4.13 SERIAL PORTS

Two serial ports are provided by the Z8530 Serial I/O device. The Z8530 has a recharge/stabilization time needed between accesses. This must be accounted for in software. Consecutive accesses to the part must be separated by 1600 nanoseconds. This can be accomplished by inserting 5 NOP instructions or calculating the time the instructions between accesses will use and assuring they will leave 1600 nanoseconds recharge time. The following chart provides the pin definitions of the Z8530.

| Pin | Mnemonic | Usage |
|-----|----------|---|
| 5 | INT | Serial Port IRQ |
| 6 | IEO | Unused, No Connection |
| 7 | IEI | Unused, Pulled High |
| 8 | INTACK | Unused, Pulled High |
| 10 | W/REQA | Unused, No Connection |
| 11 | SYNCA | Unused, Pulled High |
| 12 | RTXDA | Receive Clock, Input, Port A |
| 13 | RXDA | Receive Data Input, Port A |
| 14 | TRXCA | Transmit Clock Output, Port A |
| 15 | TXDA | Transmit Data Output, Port A |
| 16 | DTR/REQA | Output, High Three-state Master and Slave Drivers |
| 17 | RTSA | Output, High Selects Master, Low Selects Slave Drivers |
| 18 | CTSA | Unused, Pulled High |

| | | |
|----|----------|--|
| 19 | DCDA | Unused, Pulled High |
| 20 | PCLK | Clock Input, 4 MHz Clock Signal |
| 21 | DCDB | DCD Input, Port B |
| 22 | CTSB | CTS Input, Port B |
| 23 | RTSB | RTS Output, Port B (Must be Low to Output Data on Pin 25) |
| 24 | DTR/REQB | DTR Output, Port B |
| 25 | TXDB | Transmit Data Output, Port B |
| 26 | TRXCB | Transmit Clock, Port B, Input or Output |
| 27 | RXDB | Receive Data Input, Port B |
| 28 | RTXCB | Receive Clock Input, Port B |
| 29 | SYNCB | Unused, Pulled High |
| 30 | W/REQB | Unused, No Connection |

The following chart provides the memory map of the serial port registers.

| | | |
|-----------|----------|--------------------|
| Channel A | \$FE4007 | Data Register 8 |
| | \$FE4005 | Command Register 0 |
| Channel B | \$FE4003 | Data Register 8 |
| | \$FE4001 | Command Register 0 |

4.13.1 RS-485 Port

Port A of the Z8530 uses RS-485 drivers and receivers. The RS-485 signals are routed to P2. An external cable may be connected to P2 and the user must make a crossover cable to convert from the cable pinout of P2 on the SBC unit to the pinout of the user's serial network. The connector that is used to interface to the RS-485 network should take shielding into consideration.

The RS-485 port can be configured by software to be either master or slave, with the RTSA bit. Also, the DTR/REQA bit may be used to enable/disable the RS-485 drivers. Table 4-1 provides the possible configurations for the RS-485 port.

TABLE 4-1. RS-485 PORT CONFIGURATIONS

| DRT/REQA | RTSA | Signal | Usage |
|----------|------|----------------------------------|--|
| ∅ | ∅ | S1+/- S2+/- S3+/- S4+/- | TXDA drives S1+/- S2+/- drives RXDA TRXCA drives S3+/- S4+/- drives RTXCA |
| ∅ | 1 | S1+/- S2+/- S3+/- S4+/- | S1+/- drives RTXCA TXDA drives S2+/- RXDA drives S3+/- TRXCA drives S4+/- |
| 1 | ∅ | S1+/- S2+/- S3+/- S4+/- | OFF S2+/- drives RXDA OFF S4+/- drives RTXCA |
| 1 | 1 | S1+/- S2+/- S3+/- S4+/- | S1+/- drives RTXCA OFF S3+/- drives RXDA OFF |

Resistor XR1 is used for termination. It should be installed in the RS-485 units at the ends of the net. Any units in the middle of the net should have XR1 removed.

4.13.2 RS-232 Port

Port B is a synchronous/asynchronous RS-232C port accessed through a DB-25 connector on the front panel of the SBC. It supports asynchronous baud rates from 50 to 9600 baud. It supports synchronous baud rates from 50 to 64K baud. It is jumper configurable to appear as a DTE (to terminal) or DCE (to modem) device with the use of on-board jumpers.

4.14 PARALLEL/PRINTER PORT

The Parallel/Printer Port is implemented with a MC68230. It provides all the necessary signals to support the Centronics printer interface. It is accessed from the front panel through a Centronics 36-pin connector. It also has a bit to allow it to be bidirectional and used as a parallel I/O port. The clock source for the MC68230 is on pin 40, clock input, and is 8 MHz. The following charts show the bit definitions in the MC68230.

| Bit | Usage (VME104/105/106/107) |
|-----|----------------------------|
| PA0 | Printer Data Bit 1 |
| PA1 | Printer Data Bit 2 |
| PA2 | Printer Data Bit 3 |
| PA3 | Printer Data Bit 4 |
| PA4 | Printer Data Bit 5 |
| PA5 | Printer Data Bit 6 |
| PA6 | Printer Data Bit 7 |
| PA7 | Printer Data Bit 8 |

The above bits are bidirectional. They are driven to the connector by an F240, whose direction is controlled by bit PC4. Care must be taken to never have PC4 in the low state while PA0 through PA7 are configured as outputs.

When changing direction from output to input, first change the direction of PA0 through PA7 from output to input, and then change PC4 from high to low. When changing from input to output, first change PC4 from low to high, then change PA0 through PA7 from inputs to outputs.

| Bit | Usage (VME104/105/106/107) |
|-----|-------------------------------|
| H1 | Printer Acknowledge |
| H2 | Printer Data Strobe |
| H3 | Printer Fault |
| H4 | Printer Input Prime |
| PC0 | Printer Busy |
| PC1 | Printer Out |
| PC2 | Printer Select |
| PC3 | Timer Interrupt |
| PC4 | Parallel Port Direction |
| PC5 | Printer Interrupt |
| PC6 | Printer Interrupt Acknowledge |
| PC7 | Timer Interrupt Acknowledge |

| Bit | Usage VME104/105 | Usage VME106 | Usage VME107 |
|-----|------------------|----------------|-----------------------|
| PB0 | Not Used | Door Open | Not Used |
| PB1 | Not Used | double Density | Busy Interrupt Enable |
| PB2 | Not Used | SSO | SCSI Interrupt Enable |
| PB3 | Not Used | Drive Select 3 | Not Used |
| PB4 | Not Used | Drive Select 2 | Not Used |
| PB5 | Not Used | Drive Select 1 | Not Used |
| PB6 | Not Used | Drive Select 0 | Not Used |
| PB7 | Not Used | Motor On | Not Used |

4.15 BUS REQUESTER

The Bus Requester requests VMEbus mastership on any one of the four bus request levels (user configurable by jumpers), and supports the daisy-chain on bus grant. The bus requester operates in the Release-On-Request (ROR) mode with early release and request bus mastership only if the MC68010 microprocessor attempts a VMEbus access and does not already have the bus mastership. The bus mastership is released when a bus request is received on any level and (1) there is no cycle in process, or (2) if the current cycle has passed an initial threshold of its current cycle. If the SBC is also the System Controller, the Bus Requester must be set to level 3.

4.16 INTERRUPT HANDLER

The Interrupt Handler receives up to nine interrupt requests from the VMEbus on IRQ1 through IRQ7, SYSFAIL, and AC FAIL. IRQ1 through IRQ7 and SYSFAIL may be selectively disabled by removing the jumper for the interrupt not desired. AC FAIL is always monitored, however SYSFAIL is only enabled if the SBC is the System Controller.

Local interrupts are monitored for CSR, Printer Port, Floppy Disk, Serial Port, Timer, I/O Channel, SCSI, and ABORT.

The Printer Port, Timer, and VMEbus IRQ1 through IRQ7 use an IACK cycle to get the interrupt vector from the interrupting device. All other use the auto vector feature of the MC68010.

All interrupts are disabled when CSR bit 6 is a "1". The default on power up is to disable all interrupts.

The following chart provides the interrupt source, its level, vector source, and vector number.

| Interrupt Source | Level | Vector Source | Vector Number |
|------------------|-------|---------------------------|---------------|
| CSR | 7 | Auto Vector | |
| ABORT | 7 | Auto Vector | |
| AC FAIL | 7 | Auto Vector | |
| Timer | 6 | Timer Device | Programmable |
| I/O Channel | 5 | I/O Channel Vector RAM | Programmable |
| Serial Port | 5 | Auto Vector | |
| I/O Channel | 4 | I/O Channel Vector RAM | Programmable |
| Printer Port | 3 | Timer Device | Programmable |
| Floppy Disk | 2 | Auto Vector (VME106 only) | |
| SCSI | 2 | Auto Vector (VME107 only) | |
| CSR | 2 | Auto Vector | |
| SYS FAIL | 2 | Auto Vector | |
| I/O Channel | 2 | I/O Channel Vector RAM | Programmable |
| I/O Channel | 1 | I/O Channel Vector RAM | Programmable |
| VMEbus IRQ7 | 7 | VMEbus | Supplied |
| VMEbus IRQ6 | 6 | VMEbus | Supplied |
| VMEbus IRQ5 | 5 | VMEbus | Supplied |
| VMEbus IRQ4 | 4 | VMEbus | Supplied |
| VMEbus IRQ3 | 3 | VMEbus | Supplied |
| VMEbus IRQ2 | 2 | VMEbus | Supplied |
| VMEbus IRQ1 | 1 | VMEbus | Supplied |

Upon receipt of a level 7 local (auto vector) interrupt, there are three possible causes. The ASR and CSR must be read to determine what action to take.

1. Abort bit set: The ABORT pushbutton has been pressed. Handle accordingly, monitor the bit until it is cleared. When cleared, return from interrupt handler.
2. CSR bit 11 is set to "0": Interrupt caused by CSR being written to, handle according to operating system definition.
3. Neither of the above bits were set: This is an AC FAIL, process accordingly.

Upon receipt of a level 2 local (auto vector) interrupt, there are two possible causes. The CSR must be read to determine what action to take.

1. CSR bits 8, 9, or 10 are set to a "0": This is a CSR interrupt, handle according to the operating system definition.

2. CSR bits 8, 9, and 10 are all set to "1": This is a SYSFAIL interrupt.

4.17 SYSTEM CONTROLLER FUNCTIONS

4.17.1 Bus Arbitrator

A single level bus arbitrator is incorporated. Any time a level 3 bus request is present and bus busy is inactive, a bus grant will issued. If the SBC is System Controller, this arbitrator is used and all modules in the system must be on Bus Request Level 3.

4.17.2 Reset Generator

On power up or upon pressing the reset button, system reset is driven on the VMEbus.

4.17.3 System clock

A symmetrical 16 MHz system clock is provided.

4.17.4 VMEbus Timeout

The bus timeout timer asserts BERR* if a VMEbus cycle exceeds 105 microseconds. This function can be disabled by installing jumper J4.

4.18 BUS ERROR

There are three possible causes of a Bus Error. First, read the ASR and check the following.

1. Local timeout bit set: The processor was attempting to access a local resource on the SBC and DTACK was not asserted in 115 microseconds.
2. VMEbus error bit set: The processor was attempting to access a location on VMEbus and received a BERR instead of a DTACK.
3. If neither of the above bits were set, read the status register on the stack. If the TAS bit is set, a TAS instruction was attempted to a VME address at the same time another master was attempting to access a local on-board resource. A hardware rerun sequence was attempted, but on a TAS instruction, and the bus error was taken instead. Rerun the TAS instruction in software.

4.19 I/O CHANNEL INTERFACE (VME104 ONLY)

The I/O Channel Interface provides an eight-bit asynchronous data communication path between the MPU and up to 16 I/O channel modules. The I/O Channel interface signals are located on connector P2. The

user can connect a 50-pin cable from P2 to these I/O modules to provide a private I/O for the VME104. Note that power for the I/O Channel boards is not supplied by the VME104.

Twelve address lines provide 4K bytes of memory mapped I/O for address placement on the I/O Channel. This I/O is mapped at odd bytes starting at address \$FE6001. The following equation may be used to determine the VME104 address of an I/O Channel device.

$$\text{VME104 Address} = \$\text{FE6001} + 2 \times (\text{I/O Channel address})$$

A 4 MHz free running clock provides a time base for general use.

There are four interrupts provided on open-collector lines to allow I/O modules to interrupt the MPU. These are serviced as vectored interrupts by the MPU. The following chart shows the I/O Channel interrupt levels at the MPU and the address of the corresponding vector. This write only vector address register must be loaded during initialization.

| I/O Channel Interrupt Signal | I/O Channel Interrupt Level | Vector Register Address | MPU Interrupt Level |
|---------------------------------|--------------------------------|----------------------------|------------------------|
| INT1* | 1 | \$FE2003 | 1 |
| INT2* | 2 | \$FE2005 | 2 |
| INT3* | 3 | \$FE2009 | 4 |
| INT4* | 4 | \$FE200B | 5 |

Reset on the I/O Channel is driven by board reset and at any time CSR bit 1 is in the low (0) state.

For further I/O Channel information, refer to the I/O Channel Specification M68RIOCS.

4.20 FLOPPY DISK CONTROLLER (VME106 ONLY)

The Floppy Disk Controller supports FM and MFM data on four 5-1/4 inch floppy disk drives, using the Western Digital WD1770 Floppy Disk Controller Chip.

4.20.1 Register Map

All registers are byte wide and are mapped on odd bytes.

\$FE0001 - Status Register

\$FE0003 - Track Register

\$FE0005 - Sector Register

\$FE0007 - Data Register

4.21 SCSI CONTROLLER (VME107 ONLY)

The NCR5380 SCSI controller accommodates the Small Computer Systems Interface as defined by ANSI X3T9.2 committee (Revision 16 of the SCSI specification). The single ended, open-collector version of the SCSI bus is implemented. The controller supports arbitration, including reselection, and can operate in both the Initiator and Target mode. The bus device ID is software controlled.

All command/status interfacing and data transfers are performed through the NCR5380. When data is to be transferred or the SCSI bus is to be acquired, the information is sent to the protocol controller and it interrupts when processor intervention is required. When the SBC has been selected by another SCSI device (or data received) an interrupt occurs allowing the microprocessor to transfer data to RAM or act on being selected. The data is single buffered on the device.

The SBC also supports a pseudo DMA channel from the SCSI controller. In this mode the Z5380 is programmed to operate in the DMA mode and the processor then does either reads or writes to the Z5380 as fast as the SCSI bus is able to handle the transfers, or as fast as the MC68010 is able to provide or take data. Basically, the processor does the first half of a move instruction (for a write to SCSI) and waits for the SCSI to take the data to complete the move instruction. The processor then returns in it's software loop and does another move. Reads from the SCSI are similar. Interrupts or polling times are avoided.

4.21.1 Interrupts

The normal interrupts created by the NCR5380 are enabled by setting the MC68230 PB2 bit to a "1".

Additional provisions are made to allow interrupts of the processor when the SCSI bus has a bus free condition. This interrupt is enabled by setting the MC68230 PB1 bit to a "1". The MC68230 PB2 bit must also be a "1".

4.21.2 Register Map

All access to the SCSI are byte wide and on odd boundaries.

\$FE6001 - Pseudo DMA Output Data Register (Write Only).

The Pseudo DMA Output Data Register is used to transfer data to the SCSI bus from the local bus in the Pseudo DMA mode. The DMA mode bit (FE0015, bit 1) must be set (1) and the Start DMA Send Register (\$FE601B) must be written to before writing to this register.

\$FE6003 - Unused.

\$FE6005 - Unused.

\$FE6007 - Unused.

\$FE6008 - Unused.

\$FE600D - Input Data Register (Read Only).

The Input Data Register is a read only register that is used to read latched data from the SCSI bus. Data is latched either during a Pseudo DMA Target receive operation or during a Pseudo DMA Initiator receive operation. The DMA mode bit (\$FE6015, bit 1) must be set (1) before data can be latched in the Input Data Register. Parity checking is optional depending on the status of the Enable Parity Checking bit (\$FE6015, bit 5). Bit assignment in the Input Data Register is with SCSI DB0 at Data bit 0 up to SCSI DB7 at Data bit 7.

\$FE6011 - Normal Mode Output Data Register (Write Only).

The Output Data Register is a write only register that is used to send data to the SCSI bus in the normal mode (Non-Pseudo DMA). It is also used to assert the proper ID bits on the SCSI bus during the arbitration and selection phases.

\$FE6011 - Current SCSI Data Register (Read Only).

The Current SCSI Data Register is a read only register which allows the MPU to read the active SCSI data bus. This register is used for normal (Non-Pseudo DMA) reads of the SCSI bus.

Bit definition -- bit 0 = DB0* through bit 7 = DB7*.

\$FE6013 - Initiator Command Register (Read or Write).

The Initiator Command Register is a read/write register which is used to assert certain SCSI bus signals, to monitor those signals, and to monitor the progress of bus arbitration.

| Bit | Read | Write |
|-----|-------------------------|-----------------------------|
| 0 | Assert Data Bus | Same |
| 1 | Assert Attention | Same |
| 2 | Assert Select | Same |
| 3 | Assert Busy | Same |
| 4 | Assert Acknowledge | Same |
| 5 | LA | Different Enable (not used) |
| 6 | Arbitration in Progress | Test Mode |
| 7 | Assert Reset | Same |

\$FE6015 - Mode Register (Read or Write).

The Mode Register is used to control the operation of the chip. It determines whether the SCSI Controller operates as an initiator or a target, whether parity is checked, and whether interrupts are generated on various conditions. It may be read to check the value of the internal control bits.

| Bit | Usage |
|-----|---------------------------|
| 0 | Arbitrate |
| 1 | DMA Mode |
| 2 | Monitor Busy |
| 3 | Enable EOP Interrupt |
| 4 | Enable Parity Interrupt |
| 5 | Enable Parity Checking |
| 6 | Target Mode |
| 7 | Block DMA Mode (not used) |

\$FE6017 - Target Command Register (Read or Write).

When connected as a target device, the Target Command Register allows the MPU to control the SCSI bus information transfer phase and/or to assert REQ* (pin 20) simply by writing to this register. The Target Mode bit (\$FE6015, bit 6) must be set (1) for bus assertion to occur. When connected as an initiator with DMA Mode true, \$FE6015 (bit 2) is set = 1. If the phase lines (I/O, C/D, and MSG) do not match the phase bits in the Target Command Register, a phase mismatch interrupt is generated when REQ* goes active. In order to send data as an initiator, the ASSERT I/O, ASSERT C/D, and ASSERT MSG bits must match the corresponding bits in the current SCSI Bus Status Register (\$FE6019). The ASSERT REQ bit (bit 3) has no meaning when operating as an initiator.

| Bit | Usage |
|-----|------------|
| 0 | Assert I/O |
| 1 | Assert C/D |
| 2 | Assert MSG |
| 3 | Assert REQ |
| 4 | Unused |
| 5 | Unused |
| 6 | Unused |
| 7 | Unused |

\$FE6019 - Select Enable Register (Write Only).

The Select Enable Register is a write only register which is used as a mask to monitor a single ID during a selection attempt. The simultaneous occurrence of the correct ID bit, BSYU false, and SEL true will cause an interrupt. This interrupt can be disabled by resetting all bits in this register. If the ENABLE PARITY CHECKING bit (\$FE6015, bit 5) is set (1), parity will be checked during selection.

Bit definition -- Bit 0 = DB* through Bit 7 = DB7*.

\$FE6019 - Current SCSI Bus Status (Read Only).

The Current SCSI Bus Status Register is a read only register which is used to monitor seven SCSI bus control signals plus the data parity bit.

| Bit | Usage |
|-----|-------|
| 0 | DBP* |
| 1 | SEL* |
| 2 | I/O* |
| 3 | C/D* |
| 4 | MSG* |
| 5 | REQ* |
| 6 | BSY* |
| 7 | RST* |

\$FE601B - Start DMA Send (Write Only).

This register is written to initiate a DMA send, from the local bus in the Pseudo DMA mode, to the SCSI bus, for either initiator or target role operation. The DMA mode bit must be set (1) prior to writing this register.

\$FE601B - Bus and Status Register (Read Only).

The Bus and Status Register is a read only register which can be used to monitor the SCSI bus control signals not found in the Current SCSI Bus Status Register and six other status bits.

| Bit | Usage |
|-----|--------------------------|
| 0 | ACK* |
| 1 | ATN* |
| 2 | Busy Error |
| 3 | Phase Match |
| 4 | Interrupt Request Active |
| 5 | Parity Error |
| 6 | DMA Request |
| 7 | End of DMA |

\$FE601D - Start DMA Receive (Write Only).

This register is written to initiate a DMA receive, from the SCSI bus to the local bus in the Pseudo DMA mode, for target operation only. The DMA mode bit must be set (1) prior to writing this register.

\$FE601D - Unused.**\$FE601F - Start DMA Initiator Receive (Write Only).**

This register is written to initiate a DMA receive, from the SCSI bus to the local bus in the Pseudo DMA mode for initiator operation only. The DMA mode bit must be set (1) and the Target Mode bit must be clear (0) prior to writing this register.

\$FE601F - Reset Parity/Interrupt (Read Only).

Reading this register resets the Parity Error bit (bit 5), the Interrupt Request bit (bit 4), and the Busy Error bit (bit 2) in the Bus and Status Register (Read only, \$FE600B).

THIS PAGE INTENTIONALLY LEFT BLANK

CHAPTER 5 SUPPORT INFORMATION

5.1 INTRODUCTION

This chapter provides the connector pin signal descriptions, parts list with associated parts location diagram, and the schematic diagrams for the different versions of the SBC units.

5.2 INTERCONNECTION SIGNALS

The SBC interconnects with VMEbus through connector P1. Connector P2 interconnects the SBC with the RS-485 serial port interface and the floppy disk drive signals.

5.2.1 Connector P1

Connector P1 is a standard DIN triple row, 96-pin male connector. all Motorola VMEbus specifications are met by the SBC. Table 5-1 lists each pin connection, signal mnemonic, and signal characteristic for edge connector P1.

TABLE 5-1. CONNECTOR P1 INTERCONNECT SIGNALS

| Pin Number | Signal Mnemonic | Signal Name and Description |
|---------------|--------------------|--|
| A1-A8 | D00-D07 | DATA BUS (bits 0-7) - Eight of 16 three-state bidirectional data lines that provide the data path between the data transfer bus master and slave. |
| A9 | GND | GROUND |
| A10 | SYSCLOCK | SYSTEM CLOCK - A constant 16 MHz clock signal that is independent of processor speed or timing and is used as a timing reference. |
| A11 | GND | GROUND |
| A12 | DS1* | DATA STROBE 1 - A three-state driven signal that indicates during byte and word transfers that a data transfer will occur on data bus lines D08 through D15. |
| A13 | DS0* | DATA STROBE 0 - A three-state driven signal that indicates during byte and word transfers that a data transfer will occur on data bus lines D00 through D07. |

TABLE 5-1. CONNECTOR P1 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| A14 | WRITE* | WRITE ENABLE - Three-state driven signal that specifies the data transfer cycle in progress to be either read or written. A high level indicates a read operation and a low level indicates a write operation. |
| A15 | GND | GROUND |
| A16 | DTACK* | DATA TRANSFER ACKNOWLEDGE - An open-collector driven signal generated by a data transfer bus slave. The falling edge of this signal indicates that valid data is available on the data bus during a read cycle, or that data has been accepted from the data bus during a write cycle. |
| A17 | GND | GROUND |
| A18 | AS* | ADDRESS STROBE - This signal's falling edge is used to indicate that a valid address is on the address bus. AS* is an active low, TTL three-state signal. |
| A19 | GND | GROUND |
| A20 | IACK* | INTERRUPT ACKNOWLEDGE - An open-collector driven input signal that indicates a VME interrupt acknowledge cycle. The VME system controller has been interrupted on one of seven levels and is now acknowledging the interrupt. |
| A21 | IACKIN* | INTERRUPT ACKNOWLEDGE IN - IACKIN* and IACKOUT* form a daisy-chained acknowledge. IACKIN* input signal is connected directly to IACKOUT*. |
| A22 | IACKOUT* | INTERRUPT ACKNOWLEDGE OUT - IACKIN* and IACKOUT* form a daisy-chained acknowledge. IACKOUT* output signal is connected directly to IACKIN*. |
| A23 | AM4 | ADDRESS MODIFIER (bit 4) - One of four input lines that provide additional information about the address bus, such as size, cycle type, and/or data transfer bus master identification. |

TABLE 5-1: CONNECTOR P1 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A24 | A07 | ADDRESS BUS (bit 7) - One of 16 three-state input lines that specify an address in the memory map. |
| A25 | A06 | ADDRESS BUS (bit 6) - Same as A07 on pin A24. |
| A26 | A05 | ADDRESS BUS (bit 5) - Same as A07 on pin A24. |
| A27 | A04 | ADDRESS BUS (bit 4) - Same as A07 on pin A24. |
| A28 | A03 | ADDRESS BUS (bit 3) - One of 16 three-state input lines that specify an address in the memory map. During an interrupt acknowledge cycle, address bus lines A01 through A03 are used to indicate the interrupt level that is being acknowledged. |
| A29 | A02 | ADDRESS BUS (bit 2) - Same as A03 on pin A28. |
| A30 | A01 | ADDRESS BUS (bit 1) - Same as A03 on pin A28. |
| A31 | -12V | -12 Vdc POWER - Used by system logic circuits. |
| A32 | +5V | +5 Vdc POWER - Used by system logic circuits. |
| B1 | BBSY* | VMEbus BUSY - Open-collector driven signal generated by the current Data Transfer Bus (DTB) master to indicate that it is using the bus. |
| B2 | NC | NOT CONNECTED. |
| B3 | ACFAIL* | SYSTEM AC POWER FAIL - An open-collector driven signal which indicates that the AC input to the power supply is not being provided or the required input voltage level is not being met. |
| B4 | BG0IN* | BUS GRANT 0 IN - The "bus grant in" and "bus grant out" form a daisy-chained bus grant. A grant received at the jumpered level indicates the module may become the bus master. The remaining three "bus grant in" lines are connected directly to their respective "bus grant out" lines. |

TABLE 5-1. CONNECTOR P1 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|-------------|-----------------|--|
| B5 | BG0OUT* | BUS GRANT 0 OUT - The "bus grant in" and "bus grant out" form a daisy-chained bus grant. When a "bus grant in" is received at the jumpered level and the MPU is not awaiting bus mastership, the "bus grant out" signal is true on the respective level. |
| B6 | BG1IN* | BUS GRANT 1 IN - Same as BG0IN on pin B4. |
| B7 | BG1OUT* | BUS GRANT 1 OUT - Same as BG0OUT on pin B5. |
| B8 | BG2IN* | BUS GRANT 2 IN - Same as BG0IN on pin B4. |
| B9 | BG2OUT* | BUS GRANT 2 OUT - Same as BG0OUT on pin B5. |
| B10 | BG3IN* | BUS GRANT 3 IN - Same as BG0IN on pin B4. |
| B11 | BG3OUT* | BUS GRANT 3 OUT - Same as BG0OUT on pin B5. |
| B12- B15 | BR0*-BR3* | BUS REQUEST (bits 0 - 3) - These open-collector driven signals that are generated by requesters. These signals indicate that a data transfer bus master in the daisy-chain requires access to the bus. |
| B16- B19 | AM0-AM3 | ADDRESS MODIFIER (bits 0-3) - Same as AM4 on pin A23. |
| B20 | GND | GROUND |
| B21, B22 | NC | NOT CONNECTED |
| B23 | GND | GROUND |
| B24- B30 | IRQ7*-IRQ1* | INTERRUPT REQUEST (bits 7-1)- These signals are generated by an interrupter and carry the prioritized interrupt requests. Level 7 is the highest priority and level 1 the lowest. |
| B31 | +5VSTBY | +5Vdc STANDBY - This line supplies +5 Vdc to devices requiring battery backup. |
| B32 | +5V | +5 Vdc POWER - Used by system logic circuits. |

TABLE 5-1. CONNECTOR P1 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| C1-C8 | D08-D15 | DATA BUS (bits 8-15) - Eight of 16 three-state bidirectional data lines that provide the data path between the data transfer bus master and slave. |
| C9 | GND | GROUND |
| C10 | SYSFAIL* | SYSTEM FAILURE - An open-collector driven signal that indicates a failure has occurred in the system. SYSFAIL* may be generated by any module on the VMEbus. |
| C11 | BERR* | BUS ERROR - Open-collector driven signal generated by a slave. BERR* indicates that an unrecoverable error has occurred and the bus cycle must be aborted. |
| C12 | SYSRESET* | SYSTEM RESET - Open-collector driven signal which, when low, will cause the system to be reset. |
| C13 | LWORD* | LONGWORD - A three-state driven signal specifying that the cycle is a byte/word transfer (when high) or a longword transfer (when low). |
| C14 | AM5 | ADDRESS MODIFIER (bit 5) - Same as AM4 on pin A23. |
| C15 | A23 | ADDRESS BUS (bit 23) - Same as A07 on pin A24. |
| C16 | A22 | ADDRESS BUS (bit 22) - Same as A07 on pin A24. |
| C17 | A21 | ADDRESS BUS (bit 21) - Same as A07 on pin A24. |
| C18 | A20 | ADDRESS BUS (bit 20) - Same as A07 on pin A24. |
| C19 | A19 | ADDRESS BUS (bit 19) - Same as A07 on pin A24. |
| C20 | A18 | ADDRESS BUS (bit 18) - Same as A07 on pin A24. |
| C21 | A17 | ADDRESS BUS (bit 17) - Same as A07 on pin A24. |
| C22 | A16 | ADDRESS BUS (bit 16) - Same as A07 on pin A24. |

TABLE 5-1. CONNECTOR P1 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| C23 | A15 | ADDRESS BUS (bit 15) - Same as A07 on pin A24. |
| C24 | A14 | ADDRESS BUS (bit 14) - Same as A07 on pin A24. |
| C25 | A13 | ADDRESS BUS (bit 13) - Same as A07 on pin A24. |
| C26 | A12 | ADDRESS BUS (bit 12) - Same as A07 on pin A24. |
| C27 | A11 | ADDRESS BUS (bit 11) - Same as A07 on pin A24. |
| C28 | A10 | ADDRESS BUS (bit 10) - Same as A07 on pin A24. |
| C29 | A09 | ADDRESS BUS (bit 09) - Same as A07 on pin A24. |
| C30 | A08 | ADDRESS BUS (bit 08) - Same as A07 on pin A24. |
| C31 | +12V | +12 Vdc POWER - Used by system logic circuits. |
| C32 | +5V | +5 Vdc POWER - Used by system logic circuits. |

5.2.2 Connector P2

Connector P2 is a standard DIN triple row, 96-pin male connector. Table 5-2 lists the RS-485 serial port interface and floppy disk drive signals.

NOTE: Table 5-2 has multiple entries for certain pin numbers. In these cases, the appropriate version of the SBC (VME104, VME105, VME106, or VME107) is listed with the description.

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| A1 | GND | GROUND (VME104) |
| A1 | S1+ | RS-485 TRANSMIT DATA (+) - This line is half of the balanced differential pair that includes S1+ and S1-. The pair is buffered to the RXDA pin of the Z8530 when port A is configured as a slave, and it is buffered from the TXDA pin of the Z8530 when port A is configured as a master. (VME105/106/107) |
| A2 | GND | GROUND (VME104) |
| A2 | S2+ | RS-485 RECEIVE DATA (+) - This line is half of the balanced differential pair that includes S2+ and S2-. The pair is buffered from the TXDA pin of the Z8530 when port A is configured as a slave, and it is buffered to the RXDA pin of the Z8530 when port A is configured as a master. (VME105/106/107) |
| A3 | GND | GROUND (VME104) |
| A3 | S3+ | RS-485 TRANSMIT CLOCK (+) - This line is half of the balanced differential pair that includes S3+ and S3-. The pair is buffered to the RTXCA pin of the Z8530 (depends on J11) when port A is configured as a slave, and it is buffered from the TRXCA pin of the Z8530 when port A is configured as a master. (VME105/106/107) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A4 | GND | GROUND (VME104) |
| A4 | S4+ | RS-485 RECEIVE CLOCK (+) - This line is half of the balanced differential pair that includes S4+ and S4-. The pair is buffered from the TRXCA pin of the Z8530 when port A is configured as a slave, and it is buffered to the RTXCA pin of the Z8530 (depends on J11) when port A is configured as a master. (VME105/106/107) |
| A5 | GND | GROUND (VME104/105/106/107) |
| A6 | GND | GROUND (VME104/105/106/107) |
| A7 | GND | GROUND (VME104/105/106/107) |
| A8 | GND | GROUND (VME104) |
| A8 | ---- | NOT USED. (VME105/106) |
| A8 | DB0* | DATA BUS BIT 0 (SCSI) - Least significant bit (LSB) of eight bidirectional data bus signals. This bit has the lowest priority during the Arbitration phase. (VME107) |
| A9 | GND | GROUND (VME104) |
| A9 | ---- | NOT USED. (VME105/106) |
| A9 | DB1* | DATA BUS BIT 1 (SCSI) - One of eight bidirectional data bus signals. (VME107) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A10 | GND | GROUND (VME104) |
| A10 | ---- | NOT USED. (VME105/106) |
| A10 | DB2* | DATA BUS BIT 2 (SCSI) - Same as DB1* on pin A9. (VME107) |
| A11 | IOA11 | I/O CHANNEL ADDRESS (bit 11) - One of 12 address lines from the SBC to the I/O Channel bus. (VME104) |
| A11 | ---- | NOT USED. (VME105/106) |
| A11 | DB3* | DATA BUS BIT 3 (SCSI) - Same as DB1* on pin A9. (VME107) |
| A12 | IOA10 | I/O CHANNEL ADDRESS (bit 10) - Same as IOA11 on pin A11. (VME104) |
| A12 | ---- | NOT USED. (VME105/106) |
| A12 | DB4* | DATA BUS BIT 4 (SCSI) - Same as DB1* on pin A9. (VME107) |
| A13 | IOA08 | I/O CHANNEL ADDRESS (bit 08) - Same as IOA11 on pin A11. (VME104) |
| A13 | ---- | NOT USED. (VME105/106) |
| A13 | DB5* | DATA BUS BIT 5 (SCSI) - Same as DB1* on pin A9. (VME107) |
| A14 | IOA06 | I/O CHANNEL ADDRESS (bit 06) - Same as IOA11 on pin A11. (VME104) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A14 | ---- | NOT USED. (VME105/106) |
| A14 | DB6* | DATA BUS BIT 6 (SCSI) - Same as DB1* on pin A9. (VME107) |
| A15 | IOA04 | I/O CHANNEL ADDRESS (bit 04) - Same as IOA11 on pin A11. (VME104) |
| A15 | ---- | NOT USED. (VME105/106) |
| A15 | DB7* | DATA BUS BIT 7 (SCSI) - Most significant bit (MSB) of eight bidirectional data bus signals. This bit has the highest priority during the Arbitration phase. (VME107) |
| A16 | IOA02 | I/O CHANNEL ADDRESS (bit 02) - Same as IOA11 on pin A11. (VME104) |
| A16 | ---- | NOT USED. (VME105/106) |
| A16 | DBP* | DATA BUS PARITY (SCSI) - Data parity is odd. Use of parity is a system option. Parity is not valid during the Arbitration phase. (VME107) |
| A17 | GND | GROUND (VME104) |
| A17 | ---- | NOT USED. (VME105/106) |
| A17 | SCSIGND* | SCSI GROUND - This line is a specified ground pin for the SCSI bus interface. (VME107) |
| A18 | GND | GROUND (VME104/107) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A18 | ---- | NOT USED. (VME105) |
| A18 | FDCSEL3* | FLOPPY DISK DRIVE SELECT (bit 3) - One of four signals used to indicate which floppy disk has been selected. (VME106) |
| A19 | GND | GROUND (VME104/107) |
| A19 | ---- | NOT USED. (VME105) |
| A19 | INDEX* | INDEX - This signal indicates that the floppy disk has encountered an index hole on the disk. (VME106) |
| A20 | I0D7 | I/O CHANNEL DATA (bit 7) - Most signification bit (MSB) of eight bidirectional data bus signals to the I/O Channel bus. (VME104) |
| A20 | ---- | NOT USED. (VME105) |
| A20 | FDCSEL0* | FLOPPY DISK DRIVE (bit 0) - Same as FDCSEL3* on pin A18. (VME106) |
| A20 | TPWR | TERMINATOR POWER (SCSI) - +5 Vdc for external SCSI device terminators (when jumper J26 is installed). (VME107) |
| A21 | I0D6 | I/O CHANNEL DATA (bit 6) - One of eight bidirectional data bus signals to the I/O Channel bus. (VME104) |
| A21 | ---- | NOT USED. (VME105) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A21 | FDCSEL1* | FLOPPY DISK DRIVE (bit 1) - Same as FDCSEL3* on pin A18. (VME106) |
| A21 | GND | GROUND (VME107) |
| A22 | IOD4 | I/O CHANNEL DATA (bit 4) - Same as IOD6 on A21. (VME104) |
| A22 | ---- | NOT USED. (VME105) |
| A22 | FDCSEL2* | FLOPPY DISK DRIVE (bit 2) - Same as FDCSEL3* on pin A18. (VME106) |
| A22 | GND | GROUND (VME107) |
| A23 | IOD2 | I/O CHANNEL DATA (bit 2) - Same as IOD6 on A21. (VME104) |
| A23 | ---- | NOT USED. (VME105) |
| A23 | MOTORON* | MOTOR ON - This signal commands the floppy disk motors to turn. (VME106) |
| A23 | ATTN | ATTENTION (SCSI) - This signal is driven by the initiator that indicates the attention condition. (VME107) |
| A24 | GND | GROUND (VME104/107) |
| A24 | ---- | NOT USED. (VME105) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| A24 | DIR* | DIRECTION - This signal indicates the direction of the next step on the floppy disk. (VME106) |
| A25 | GND | GROUND (VME104) |
| A25 | ---- | NOT USED. (VME105) |
| A25 | FSTEP* | FLOPPY STEP - This pulse signal indicates to the selected floppy drive to advance to the next track. (VME106) |
| A25 | BSY* | BUS BUSY (SCSI) - OR-tied signal that indicates that the bus is being used. (VME107) |
| A26 | NC | NOT CONNECTED. (VME104) |
| A26 | ---- | NOT USED. (VME105) |
| A26 | WRITEDATA* | WRITE DATA - This signal indicates that write data is being written to the floppy disk drive selected. (VME106) |
| A26 | ACK* | ACKNOWLEDGE (SCSI) - This signal is driven by an initiator to indicate an acknowledgement for a REQ/ACK data transfer handshake. (VME107) |
| A27 | NC | NOT CONNECTED. (VME104) |
| A27 | ---- | NOT USED. (VME105) |
| A27 | WRITEGATE* | WRITE GATE - Signal indicates that the floppy disk drive is being written to. (VME106) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| A27 | RST* | RESET (SCSI) - OR-tied signal that indicates the reset condition. (VME107) |
| A28 | S1+ | RS-485 TRANSMIT DATA (+) - Same as S1+ on pin A1. (VME104) |
| A28 | ---- | NOT USED. (VME105) |
| A28 | TR00* | TRACK 0 - This signal indicates that the floppy disk drive selected is on track 0. (VME106) |
| A28 | MSG* | MESSAGE (SCSI) - Signal driven by the target during the Message phase. (VME107) |
| A29 | S2+ | RS-485 RECEIVE DATA (+) - Same as S2+ on pin A2. (VME104) |
| A29 | ---- | NOT USED. (VME105) |
| A29 | WPRT* | WRITE PROTECT - This signal indicates that the floppy disk has the write protect notch engaged. (VME106) |
| A29 | SEL* | SELECT (SCSI) - Signal used by an initiator to select a target or by a target to reselect an initiator. (VME107) |
| A30 | S3+ | RS-485 TRANSMIT CLOCK (+) - Same as S3+ on pin A3. (VME104) |
| A30 | ---- | NOT USED. (VME105) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| A30 | RAWDRDATA* | RAW DRIVE DATA - This signal indicates read data from the floppy disk drive in MFM or FM format. (VME106) |
| A30 | C/D* | CONTROL/DATA (SCSI) - This signal is driven by the target. It indicates whether control or data information is on the data bus. True (low) indicates CONTROL. (VME107) |
| A31 | S4+ | RS-485 RECEIVE CLOCK (+) - Same as S4+ on pin A4. (VME104) |
| A31 | ---- | NOT USED. (VME105) |
| A31 | SS0 | SIDE SELECT - This signal indicates which side of the floppy disk is selected. (VME106) |
| A31 | REQ* | REQUEST (SCSI) - Signal driven by a target to indicate a request for a REQ/ACK data transfer handshake. (VME107) |
| A32 | NC | NOT CONNECTED. (VME104) |
| A32 | ---- | NOT USED. (VME105) |
| A32 | DOPEN | DOOR OPEN - Signal indicates that the floppy disk door has been opened since last selected. (VME106) |
| A32 | I/O* | INPUT/OUTPUT (SCSI) - Signal driven by a target which controls the direction of data movement on the bus. True (low) indicates input to; false (high) indicates output from the initiator. This signal is also used to distinguish between Selection and Reselection phase. (VME107) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|-------------|-----------------|---|
| B1 | +5V | +5 Vdc POWER - Used by system logic circuits. (VME104/105/106/107) |
| B2 | GND | GROUND (VME104/105/106/107) |
| B3- B11 | NC | NOT CONNECTED. (VME104/105/106/107) |
| B12 | GND | GROUND (VME104/105/106/107) |
| B13 | +5V | +5 Vdc POWER - Used by system logic circuits. (VME104/105/106/107) |
| B14- B21 | NC | NOT CONNECTED. (VME104/105/106/107) |
| B22 | GND | GROUND (VME104/105/106/107) |
| B23- B30 | NC | NOT CONNECTED. (VME104/105/106/107) |
| B31 | GND | GROUND (VME104/105/106/107) |
| B32 | +5V | +5 Vdc POWER - Used by system logic circuits. (VME104/105/106/107) |
| C1 | INT4* | I/O CHANNEL INTERRUPT LEVEL 4 (Level 5 at MPU) - Input signal line from the I/O Channel bus. (VME104) |
| C1 | S1- | RS-485 TRANSMIT DATA (-) - Return, refer to S1+ on pin A1. (VME105/106/107) |
| C2 | INT3* | I/O CHANNEL INTERRUPT LEVEL 3 (Level 4 at MRU) - Input signal line from the I/O Channel bus. (VME104) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| C2 | S2- | RS-485 RECEIVE DATA (-) - Return, refer to S2+ on pin A2. (VME105/106/107) |
| C3 | INT2* | I/O CHANNEL INTERRUPT LEVEL 2 (Level 2 at MPU) - Input signal line from the I/O Channel bus. (VME104) |
| C3 | S3- | RS-485 TRANSMIT CLOCK (-) - Return, refer to S3+ on pin A3. (VME105/106/107) |
| C4 | INT1* | I/O CHANNEL INTERRUPT LEVEL 1 (Level 1 at MPU) - Input signal line from the I/O Channel bus. (VME104) |
| C4 | S4- | RS-485 TRANSMIT CLOCK (-) - Return, refer to S4+ on pin A4. (VME105/106/107) |
| C5 | IORES* | I/O CHANNEL RESET - Low true output signal to the I/O Channel bus. (VME104) |
| C5 | GND | GROUND (VME105/106/107) |
| C6 | XACK* | I/O CHANNEL ACKNOWLEDGE - Low true input signal from the I/O Channel bus. (VME104) |
| C6 | GND | GROUND (VME105/106/107) |
| C7 | CLK | 4MHZ FREE RUNNING CLOCK - Output signal to the I/O Channel bus. (VME104) |
| C7 | GND | GROUND (VME105/106/107) |
| C8 | NC | NOT CONNECTED. (VME104) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| C8 | GND | GROUND (VME105/106/107) |
| C9 | NC | NOT CONNECTED. (VME104) |
| C9 | GND | GROUND (VME105/106/107) |
| C10 | NC | NOT CONNECTED. (VME104) |
| C10 | GND | GROUND (VME105/106/107) |
| C11 | GND | GROUND (VME104/105/106/107) |
| C12 | IOA09 | I/O CHANNEL ADDRESS (bit 09) - Same as IOA11 on pin A11. (VME104) |
| C12 | GND | GROUND (VME105/106/107) |
| C13 | IOA07 | I/O CHANNEL ADDRESS (bit 07) - Same as IOA11 on pin A11. (VME104) |
| C13 | GND | GROUND (VME105/106/107) |
| C14 | IOA05 | I/O CHANNEL ADDRESS (bit 05) - Same as IOA11 on pin A11. (VME104) |
| C14 | GND | GROUND (VME105/106/107) |
| C15 | IOA03 | I/O CHANNEL ADDRESS (bit 03) - Same as IOA11 on pin A11. (VME104) |

5

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| C15 | GND | GROUND (VME105/106/107) |
| C16 | IOA01 | I/O CHANNEL ADDRESS (bit 01) - Same as IOA11 on pin A11. (VME104) |
| C16 | GND | GROUND (VME105/106/107) |
| C17 | IOA00 | I/O CHANNEL ADDRESS (bit 00) - Same as IOA11 on pin A11. (VME104) |
| C17 | GND | GROUND (VME105/106/107) |
| C18 | STB* | I/O CHANNEL ADDRESS STROBE - Output signal to I/O Channel bus indicating addresses IOA00 through IOA11 are valid. (VME104) |
| C18 | GND | GROUND (VME105/106/107) |
| C19 | WT* | I/O CHANNEL WRITE LINE - Output signal to the I/O Channel bus. (VME104) |
| C19 | GND | GROUND (VME105/106/107) |
| C20 | GND | GROUND (VME104) |
| C20 | NC | NOT CONNECTED. (VME105/106/107) |
| C21 | IOD5 | I/O CHANNEL DATA (bit 5) - Same as IOD6 on pin A21. (VME104) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| C21 | GND | GROUND (VME105/106/107) |
| C22 | IOD3 | I/O CHANNEL DATA (bit 3) - Same as IOD6 on pin A21. (VME104) |
| C22 | GND | GROUND (VME105/106/107) |
| C23 | IOD1 | I/O CHANNEL DATA (bit 1) - Same as IOD6 on pin A21. (VME104) |
| C23 | GND | GROUND (VME105/106/107) |
| C24 | IOD00 | I/O CHANNEL DATA (bit 00) - Least signification bit (LSB) of eight bidirectional data bus signals to the I/O Channel bus. (VME104) |
| C24 | GND | GROUND (VME105/106/107) |
| C25 | GND | GROUND (VME104/105/106/107) |
| C26 | NC | NOT CONNECTED. (VME104) |
| C26 | GND | GROUND (VME105/106/107) |
| C27 | NC | NOT CONNECTED. (VME104) |
| C27 | GND | GROUND (VME105/106/107) |
| C28 | S1- | RS-485 TRANSMIT DATA (-) - Return, refer to S1+ on pin A1. (VME104) |

TABLE 5-2. CONNECTOR P2 INTERCONNECT SIGNALS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|---|
| C28 | GND | GROUND (VME105/106/107) |
| C29 | S2- | RS-485 RECEIVE DATA (-) - Return, refer to S2+ on pin A1. (VME104) |
| C29 | GND | GROUND (VME105/106/107) |
| C30 | S3- | RS-485 TRANSMIT CLOCK (-) - Return, refer to S3+ on pin A1. (VME104) |
| C30 | GND | GROUND (VME105/106/107) |
| C31 | S4- | RS-485 RECEIVE CLOCK (-) - Return, refer to S4+ on pin A1. (VME104) |
| C31 | GND | GROUND (VME105/106/107) |
| C32 | NC | NOT CONNECTED. (VME104) |
| C32 | GND | GROUND (VME105/106/107) |

5.2.3 Centronics Printer Connector J5 Interconnect Signals

Connector J5 is a 36-pin, right-angle connector used for connecting the SBC to the Centronics printer. Table 5-3 list the pin connection, signal mnemonic, and signal description for the connector.

TABLE 5-3. CONNECTOR J5 PRINTER CONNECTIONS

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| 1 | DATSTB* | DATA STROBE - An active low output pulse used to clock data from the system to the printer. |
| 2 | PD1 | PRINTER DATA (bit 1) - Output data to the printer. |
| 3 | PD2 | PRINTER DATA (bit 2) - Output data to the printer. |
| 4 | PD3 | PRINTER DATA (bit 3) - Output data to the printer. |
| 5 | PD4 | PRINTER DATA (bit 4) - Output data to the printer. |
| 6 | PD5 | PRINTER DATA (bit 5) - Output data to the printer. |
| 7 | PD6 | PRINTER DATA (bit 6) - Output data to the printer. |
| 8 | PD7 | PRINTER DATA (bit 7) - Output data to the printer. |
| 9 | PD8 | PRINTER DATA (bit 8) - Output data to the printer. |
| 10 | ACKNLG* | (PRINTER) ACKNOWLEDGE - A low level input signal that indicates that the next character may be sent. |
| 11 | BUSY | (PRINTER) BUSY - An input signal that indicates that the printer cannot receive data. |
| 12 | PAPOUT | PAPER OUT - Signal that indicates out of paper. |
| 13 | SELECT | SELECT - An input signal that indicates that the printer is selected. |

TABLE 5-3. CONNECTOR J5 CENTRONICS PRINTER CONNECTIONS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| 14-18 | NC | NOT CONNECTED. |
| 19-30 | GND | GROUND |
| 31 | INPRIM* | INPUT PRIME - An output signal that clears the printer buffer and initializes the logic. |
| 32 | FAULT* | FAULT - An input signal that indicates a printer fault condition. |
| 33-36 | NC | NOT CONNECTED. |

5.2.4 RS-232C Connector J13 Interconnect Signals

Connector J13 is a standard RS-232C DB-25 25-pin female connector. Table 5-4 list the pin connection, signal mnemonic, and signal description for the connector.

TABLE 5-4. CONNECTOR J13 RS-232C SERIAL PORT CONNECTIONS

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| 1 | NC | NOT CONNECTED. |
| 2 | RXDB | RECEIVE DATA (channel B) - Data to be transmitted is furnished on this line to the modem from the terminal. |
| 3 | TXDB | TRANSMIT DATA (channel B) - Data that is demodulated from the receiver line is presented to the terminal by the modem. |
| 4 | RTSB | REQUEST TO SEND (channel B) - RTSB is supplied by the terminal to the modem when it is required to transmit a message. With RTSB off, the modem carrier remains off. When RTSB is turned on, the modem immediately turns on the carrier. |
| 5 | NC | NOT CONNECTED. |
| 6 | DSRB | DATA SET READY (channel B) - DSRB is a function supplied by the modem to the terminal to indicate that the modem is ready to transmit data. |
| 7 | GND | GROUND |
| 8 | DCDB | DATA CARRIER DETECT (channel B) - DCDB is sent by the modem to the terminal to indicate that a valid carrier is being received. |
| 9-14 | NC | NOT CONNECTED. |
| 15 | TXCB | TRANSMIT CLOCK (channel B) - This line clocks output data to the modem from the terminal. |
| 16 | NC | NOT CONNECTED. |
| 17 | RXCB | RECEIVE CLOCK (channel B) - This line clocks input data from a terminal to a modem. |

TABLE 5-4. CONNECTOR J13 RS-232C SERIAL PORT CONNECTIONS (cont.)

| Pin Number | Signal Mnemonic | Signal Name and Description |
|------------|-----------------|--|
| 18-19 | NC | NOT CONNECTED. |
| 20 | DTRB | DATA TERMINAL READY (channel B) - This signal from the terminal to the modem indicates that the terminal is ready to send or receive data. |
| 21-23 | NC | NOT CONNECTED. |
| 24 | SYNCLKB | RS-232 SYSTEM CLOCK - This signal is used in some systems as a clock. |
| 25 | NC | NOT CONNECTED. |

5.3 PARTS LIST

The parts location diagrams for the four versions of the SBC (VME104, VME105, VME106, and VME107) are illustrated in Figures 5-1 through 5-4, respectively. The reference designation, part number, and description for each component of the different versions of the SBC are listed in Tables 5-5 through 5-8, respectively. These lists reflect the latest issue of all SBC hardware at the time of the printing of this user's manual.

TABLE 5-5. VME104 PARTS LIST

| Reference Designation | Motorola Part Number | Description |
|--|----------------------|--|
| --- | 84-W8450B01 | Printed wiring board assembly, MVME104 |
| C1,C2, C4-13, C16,C17, C19,C21, C22,C24, C26-29, C30,C32, C34-46, C48-55, C57-61, C64-67 | 21NW9632A03 | Capacitor, ceramic, 0.1 MFD, 50 Vdc |
| C3,C23, C33 | 23NW9618A82 | Capacitor, electrolytic, 22 MFD, 25 Vdc |
| C14 | 21NW9709A08 | Capacitor, ceramic, .1 MFD, 50 Vdc |
| C15,C25, C63 | 21SW992C014 | Capacitor, ceramic, .010 FD, 50 Vdc |
| C18,C20, C56,C62 | 23NW9618A79 | Capacitor, electrolytic, 100 MFD, 25 Vdc |
| C31 | 21NW9604A58 | Capacitor, ceramic, 330 PFD, 50 Vdc |
| CR1 | 48NW9616A03 | Diode, 1N4148/1N914 |
| DL1 | 01NW9804C35 | Delay module, 250 nsec |
| DL2 | 01NW9804C33 | Delay module, 40 nsec |
| DL3 | 51NW9615T55 | IC, DS1000-100 |

TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-------------------------------|----------------------|--|
| DL5 | 01NW9615U58 | IC, DS1000-125 |
| DL6 | 01NW9804C32 | Delay module, 30 nsec |
| DS1,DS2 | 48NW9612A49 | LED, red |
| DS3 | 48NW9612A59 | LED, green |
| J5 | 28NW9802G48 | Connector, right-angle, 36-pin |
| --- | 03SW993D308 | Screw, PhFil, M3.0 x 0.5 x 8 (2 req'd)(use at J5) |
| J13 | 28NW9802G80 | Connector, right-angle, 25-pin |
| P1,P2 | 28NW9802E51 | Connector, PWB, 3-row, 96-pin |
| --- | 05NW9007A26 | Eyelet, .089 OD x .344 L (8 req'd)(used with P1 and P2) |
| R2,R5, R10,R13, R18,R30 | 51NW9626B56 | Resistor network, nine 10K ohm |
| R3,R4 | 51NW9626B01 | Resistor network, four 33 ohm |
| R6 | 51NW9626B42 | Resistor network, five 33 ohm |
| R7 | 51NW9626A40 | Resistor network, five 1K ohm |
| R8 | 51NW9626A46 | Resistor network, five 4.7K ohm |
| R9,R14 | 51NW9626B47 | Resistor network, nine 22K ohm |
| R11 | 06SW-124A89 | Resistor, film, 1/4W, 5%, 47K ohm |
| R12 | 06SW-124A81 | Resistor, film, 1/4W, 5%, 22K ohm |
| R15 | 51NW9626A76 | Resistor network, six 330/470 ohm |
| R19 | 51NW9626A41 | Resistor network, nine 4.7K ohm |
| R20-22 | 51NW9626A49 | Resistor network, seven 10K ohm |

TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| R24 | Ø6SW-124A53 | Resistor, fixed, film, 1/2W, 5%, 1.5K ohm |
| R29, R33, R34 | Ø6SW-124A37 | Resistor, film, 1/4W, 5%, 33Ø ohm |
| R31 | Ø6SW-96ØE18 | Resistor, film, 1/8W, 1%, 15ØK ohm |
| R32 | Ø6SW-962B22 | Resistor, film, 1/8W, 5%, 1.ØM ohm |
| S1, S2 | 4ØNW98Ø1B7Ø | Switch, pushbutton, SPDT |
| --- | 38NW94Ø4C11 | Cap, switch, black (1 req'd)(user at S1) |
| --- | 38NW94Ø4C12 | Cap, switch, red (1 req'd)(user at S2) |
| S3, S4 | 4ØNW98Ø1A34 | Switch, DIP, SPST, 8-position |
| U1-U8, U15-22 | 51NW9615S68 | IC, MB81256-12PZ |
| U9, U12, U67 | 51NW9615M9Ø | IC, 74F245PC |
| U1Ø, U13 | 51NW9615R38 | IC, SN74LS794N |
| U11, U14 | 51NW9615R36 | IC, 74F543SPC |
| U23, U26 | 51NW9615K61 | IC, 74F157PC |
| U24 | 51NW9615F79 | IC, SN74S24ØN |
| U25, U42 | 51NW9615F85 | IC, SN74S38N |
| U27 | 51AW5185BØ1 | IC, Programmed |
| --- | Ø9NW9811BØ1 | Socket, IC, DIL, 24-pin (1 req'd)(used at U27) |
| U28 | 51AW4697B53 | IC, Programmed |

TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U28) |
| U29,U37, U38,U65 | 51NW9615G07 | IC, SN74S244N |
| U30 | 51AW4697B54 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U30) |
| U31 | 51AW5185B03 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U31) |
| U32,U33, U92 | 51NW9615K73 | IC, 74F00PC |
| U34 | 51NW9615B59 | IC, MC7407P |
| U35,U66 | 51NW9615E93 | IC, SN74LS14N |
| U36 | 51NW9615M11 | IC, MC68010L10 |
| --- | 09-W4659B32 | Socket, IC, SIL, 32-pin (2 req'd)(used at U36) |
| U39 | 51NW9615F31 | IC, SN74S51N |
| U40,U54, U62,U95 | 51NW9615J39 | IC, 74F74PC |
| U41 | 51NW9615F38 | IC, SN74LS393N |
| U43,U64 | 51NW9615F02 | IC, SN74LS244N |
| U44,U49, U57 | 51NW9615R26 | IC, SN74ALS645-1N |
| U45 | 51AW5120B12 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U45) |

TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U46,U94, U97 | 51NW9615C25 | IC, SN74LS74AN |
| U47 | 51NW9615C24 | IC, SN74LS32N |
| U50,U52, U59 | 51NW9615H41 | IC, SN74LS682N |
| U51 | 51NW9615E95 | IC, SN74LS240N |
| U53 | 51AW5120B25 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U53) |
| U55,U61, U79,U88 | 51NW9615K70 | IC, 74F08PC |
| U58 | 51AW4591C63 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (1 req'd)(used at U58) |
| U60 | 51NW9615B65 | IC, MC1455P1 |
| U68 | 51NW9615K65 | IC, 74F64PC |
| U69,U83 | 51NW9615K66 | IC, 74F32PC |
| U71,U80, U87,U102 | 51NW9615C22 | IC, SN74LS08N |
| U72 | 51AW5185B04 | IC, Programmed PROM |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U72) |
| U73 | 51NW9615R69 | IC, MC68230P8 |
| --- | 09NW9811A26 | Socket, IC, DIL, 48-pin (1 req'd)(used at U73) |
| U74 | 51NW9615C60 | IC, MC3456P |

TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|--|
| U75 | 51NW9615H38 | IC, SN75175N |
| U81 | 51NW9615H37 | IC, SN75174N |
| U82,U91 | 51NW9615K71 | IC, 74F04PC |
| U84 | 51NW9615R68 | IC, Z8530APC |
| --- | 09-W4659B20 | Socket, IC, SIL, 20-pin (2 req'd)(used at U84) |
| U85 | 51NW9615C21 | IC, SN74LS04N |
| U86 | 51NW9615D93 | IC, SN74S30N |
| U90,U96 | 51NW9615S83 | IC, MC145406P |
| U93 | 51NW9615K69 | IC, 74F10PC |
| U98 | 51AW4591C64 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (1 req'd)(used at U98) |
| U99,U104 | 51NW9615K09 | IC, SN74ALS244AN |
| U100 | 51NW9615F35 | IC, SN74LS21N |
| U101 | 51NW9615K72 | IC, 74F02PC |
| U103 | 51NW9615N80 | IC, MCM2016HN-70 |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U103) |
| U105 | 51AW5120B24 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U105) |
| U106 | 51AW4591C65 | IC, Programmed |


TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 09NW9811A27 | Socket, IC, DIL, 20-pin (1 req'd)(used at U106) |
| U107 | 51AW4697B67 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U107) |
| U108 | 51NW9615E96 | IC, SN74LS245 |
| XR1 | 51NW9626A94 | Resistor network, four 120 ohm |
| --- | 09NW9811A90 | Socket, IC, SIL, 8-pin (1 req'd)(use at XR1) |
| Y1 | 48AW1015B07 | Crystal oscillator, 16.0 MHz |
| Y2 | 48AW1015B03 | Crystal oscillator, 20.0 MHz |
| --- | 09NW9811A46 | Socket, crystal oscillator (2 req'd)(use at Y1 and Y2) |
| --- | 47NW9405A28 | Jackpost, assembly |
| --- | 29NW9805B17 | Jumper, insulated, shorting (28 req'd)[use at J1(1-2)(5-6)(7-8) (9-11)(10-12), J2(5-6), J4(1-2), J6(2-3), J7(1-2)(3-4)(5-6)(7-8)(9-10)(11-12) (13-14), J11(1-2)(3-4)(5-6)(7-8), J12(1-2), J16(1-2)(3-4)(5-6)(7-8)(9-10) (11-13)(12-14), J25(1-2)] |
| --- | 29NW9805B44 | Jumper, 2-pin (1 req'd)[use at J24(1-2)] |
| --- | 67NW9415A17 | Kit, 6 component, ejector handle |
| --- | 64-W5111B01 | Panel, front, VME104/105/106/107 |
| --- | 29NW9805C07 | Pin, 0.025-inch square, auto-insert (92 req'd)[use at J1(1-12), J2(1-6), J3 (1-2), J4(1-2), J6(1-3), J7(1-14), J8(1-3), J9(1-10), J11(1-8), J12(1-2), J14(1-2), J15(1-8), J16(1-14), J25(1-3), J27(1-3)] |


TABLE 5-5. VME104 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 33-W5089B46 | Nameplate, MVME104 (1 req'd) |
| --- | 33-W5089B01 | Nameplate, Motorola logo (1 req'd) |
| --- | 09-W4659B14 | Socket, IC, SIL, 14-pin (8 req'd)(use at XU48, XU56, XU63, XU70) |
| --- | 42NW9401B14 | Screw, captive collar (2 req'd) |
| --- | 03NW9004B48 | Screw, captive, M2.5 (2 req'd) |


THIS PAGE INTENTIONALLY LEFT BLANK



Front Panel



MVME104 with components removed for clarity.



MVME104 with components removed for clarity.

FIGURE 5-1. MVME104 PARTS LOCATION DIAGRAM

TABLE 5-6. VME105 PARTS LIST

| Reference Designation | Motorola Part Number | Description |
|--|----------------------|---|
| --- | 84-W8438B01 | Printed wiring board assembly, MVME105/106/107 |
| C1,C2, C4-13, C16,C17, C19,C21, C24,C26, C27-30, C32,C34, C38-56, C58-61, C64 | 21NW9632A03 | Capacitor, ceramic, 0.1 MFD, 50 Vdc |
| C3,C23, C33 | 23NW9618A82 | Capacitor, electrolytic, 22 MFD, 25 Vdc |
| C14 | 21NW9709A08 | Capacitor, ceramic, .1 MFD, 50 Vdc |
| C15,C25, C63 | 21SW992C014 | Capacitor, ceramic, .010 FD, 50 Vdc |
| C18,C20, C62 | 23NW9618A79 | Capacitor, electrolytic, 100 MFD, 25 Vdc |
| C31 | 21NW9604A58 | Capacitor, ceramic, 330 PFD, 50 Vdc |
| CR1 | 48NW9616A03 | Diode, 1N4148/1N914 |
| DL1 | 51NW9615U04 | IC, DS1000-250 |
| DL2,DL6 | 01NW9804C32 | Delay module, 30 nsec |
| DL3 | 51NW9615T55 | IC, DS1000-100 |
| DS1,DS2 | 48NW9612A49 | LED, red |
| DS3 | 48NW9612A59 | LED, green |
| J5 | 28NW9802G48 | Connector, right-angle, 36-pin |
| --- | 03SW993D308 | Screw, PhFil M3.0 x 0.5 x 8 (2 req'd)(use at J5) |

TABLE 5-6. VME105 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|---|----------------------|---|
| J13 | 28NW9802G80 | Connector, right-angle, 25-pin |
| P1,P2 | 28NW9802E51 | Connector, PWB, 3-row, 96-pin |
| --- | 05NW9007A26 | Eyelet, .089 OD x .344 L (4 req'd)(use with P1 and P2) |
| R2,R5, R10,R13, R15,R18, R22,R30 | 51NW9626B56 | Resistor network, nine 10K ohm |
| R3,R4 | 51NW9626B01 | Resistor network, four 33 ohm |
| R6 | 51NW9626B42 | Resistor network, five 33 ohm |
| R7 | 51NW9626A40 | Resistor network, five 1K ohm |
| R8 | 51NW9626A46 | Resistor network, five 4.7K ohm |
| R9,R14 | 51NW9626B47 | Resistor network, nine 22K ohm |
| R11 | 06SW-124A89 | Resistor, film, 1/4W, 5%, 47K ohm |
| R12 | 06SW-124A81 | Resistor, film, 1/4W, 5%, 22K ohm |
| R19 | 51NW9626A41 | Resistor network, nine 4.7K ohm |
| R21 | 51NW9626A49 | Resistor network, seven 10K ohm |
| R24 | 06SW-125A53 | Resistor, fixed, film, 1/2W, 5%, 1.5K ohm |
| R29,R33, R34 | 06SW-123A37 | Resistor, film, 1/4W, 5%, 330 ohm |
| R31 | 06SW-960E18 | Resistor, film, 1/8W, 1%, 150K ohm |
| R32 | 06SW-962B22 | Resistor, film, 1/8W, 5%, 1.0M ohm |
| S1,S2 | 40NW9801B70 | Switch, pushbutton, SPDT |
| --- | 38NW9404C11 | Cap, switch, black (1 req'd)(user at S1) |

TABLE 5-6. VME105 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 38NW9404C12 | Cap, switch, red (1 req'd)(user at S2) |
| S3,S4 | 40NW9801A34 | Switch, DIP, SPST, 8-position |
| U1-U8, U15-22 | 51NW9615S68 | IC, MB81256-12PZ |
| U9,U12, U67 | 51NW9615M90 | IC, 74F245PC |
| U10,U13 | 51NW9615R38 | IC, SN74LS794N |
| U11,U14 | 51NW9615R36 | IC, 74F543SPC |
| U23,U26 | 51NW9615K61 | IC, 74F157PC |
| U24 | 51NW9615F79 | IC, SN74S240N |
| U25,U42 | 51NW9615F85 | IC, SN74S38N |
| U27 | 51AW5185B01 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U27) |
| U28 | 51AW4697B53 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U28) |
| U29,U37, U38,U65 | 51NW9615G07 | IC, SN74S244N |
| U30 | 51AW4697B54 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U30) |
| U31 | 51AW5185B03 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U31) |

TABLE 5-6. VME105 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U32,U33, U92 | 51NW9615K73 | IC, 74F00PC |
| U34 | 51NW9615B59 | IC, MC7407P |
| U35,U66 | 51NW9615E93 | IC, SN74LS14N |
| U36 | 51NW9615M11 | IC, MC68010L10 |
| --- | 09-W4659B32 | Socket, IC, SIL, 32-pin (2 req'd)(used at U36) |
| U39 | 51NW9615F31 | IC, SN74S51N |
| U40,U54, U62,U105 | 51NW9615J39 | IC, 74F74PC |
| U41 | 51NW9615F38 | IC, SN74LS393N |
| U43,U107 | 51NW9615F02 | IC, SN74LS244N |
| U44,U49, U57 | 51NW9615R26 | IC, SN74ALS645-1N |
| U45 | 51AW5120B12 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U45) |
| U46,U94, U97 | 51NW9615C25 | IC, SN74LS74AN |
| U47 | 51NW9615C24 | IC, SN74LS32N |
| U50,U52, U59 | 51NW9615H41 | IC, SN74LS682N |
| U51 | 51NW9615E95 | IC, SN74LS240N |
| U53 | 51AW5120B08 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U53) |

TABLE 5-6. VME105 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U55,U61, U79,U88 | 51NW9615K70 | IC, 74F08PC |
| U58 | 51AW4591C34 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (1 req'd)(used at U58) |
| U60 | 51NW9615B65 | IC, MC1455P1 |
| U64 | 51AW4591C69 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (1 req'd)(user at U64) |
| U68 | 51NW9615K65 | IC, 74F64PC |
| U69,U83 | 51NW9615K66 | IC, 74F32PC |
| U71,U80, U87,U103 | 51NW9615C22 | IC, SN74LS08N |
| U72 | 51AW5185B04 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U72) |
| U73 | 51NW9615R69 | IC, MC68230P8 |
| --- | 09NW9811A26 | Socket, IC, DIL, 48-pin (1 req'd)(used at U73) |
| U74 | 51NW9615C60 | IC, MC3456P |
| U75 | 51NW9615H38 | IC, SN75175N |
| U81 | 51NW9615H37 | IC, SN17574N |
| U82,U91 | 51NW9615K71 | IC, 74F04PC |
| U84 | 51NW9615R68 | IC, Z8530APC |
| --- | 09-W4659B20 | Socket, IC, SIL, 20-pin (2 req'd)(used at U84) |

TABLE 5-6. VME105 PARTS LIST (cont.)


| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|--|
| U85 | 51NW9615C21 | IC, SN74LS04N |
| U86 | 51NW9615D93 | IC, SN74S30N |
| U90,U96 | 51NW9615S83 | IC, MC145406P |
| U93 | 51NW9615K69 | IC, 74F10PC |
| U101 | 51NW9615F35 | IC, SN74LS21N |
| U102 | 51NW9615K72 | IC, 74F02PC |
| U104 | 51NW9615C69 | IC, SN74LS138N |
| XR1 | 51NW9626A94 | Resistor network, four 120 ohm |
| --- | 09NW9811A90 | Socket, IC, SIL, 8-pin (1 req'd)(use at XR1) |
| Y1 | 48AW1015B07 | Crystal oscillator, 16.0 MHz |
| Y2 | 48AW1015B03 | Crystal oscillator, 20.0 MHz |
| --- | 09NW9811A46 | Socket, crystal oscillator (2 req'd)(use at Y1 and Y2) |
| --- | 47NW9405A28 | Jackpost, assembly (2 req'd) |
| --- | 29NW9805B17 | Jumper, insulated, shorting (28 req'd)[use at J1(1-2)(5-6)(7-8) (9-11)(10-12), J2(5-6), J4(1-2), J6(2-3), J7(1-2)(3-4)(5-6)(7-8)(9-10)(11-12) (13-14), J11(1-2)(3-4)(5-6)(7-8), J12(1-2), J16(1-2)(3-4)(5-6)(7-8)(9-10) 11-13)(12-14), J25(1-2)] |
| --- | 29NW9805B44 | Jumper, 2-pin (3 req'd)[use at J10(1-2), J22(1-2), and J24(1-2)] |
| --- | 67NW9415A17 | Kit, 6 component, ejector handle |

TABLE 5-6. VME105 PARTS LIST (cont.)


| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|--|
| --- | 64-W5111B01 | Panel, front, VME104/105/106/107 |
| --- | 29NW9805C07 | Pin, 0.025-inch square, auto-insert (92 req'd) [use at J1(1-12), J2(1-6), J3(1-2), J4(1-2), J6(1-3), J7(1-14), J8(1-3), J9(1-10), J11(1-8), J12(1-2), J14(1-2), J15(1-8), J16(1-14), J25(1-3), and J27(1-3)] |
| --- | 33-W5089B32 | Nameplate, MVME105 (1 req'd) |
| --- | 33-W5089B01 | Nameplate, Motorola logo (1 req'd) |
| --- | 09-W4659B14 | Socket, IC, SIL, 14-pin (8 req'd) (use at XU48, XU56, XU63, XU70) |
| --- | 42NW9401B14 | Screw, captive collar (2 req'd) |
| --- | 03NW9004B48 | Screw, captive, M2.5 (2 req'd) |

5


THIS PAGE INTENTIONALLY LEFT BLANK



Front Panel



VME105 with components removed for clarity.



VME105 with components removed for clarity.

FIGURE 5-2. MVME105 PARTS LOCATION DIAGRAM

TABLE 5-7. VME106 PARTS LIST

| Reference Designation | Motorola Part Number | Description |
|---|----------------------|--|
| --- | 84-W8438B01 | Printed wiring board assembly, MVME105/106/107 |
| C1,C2, C4-13, C16,C17, C19,C21, C22,C24, C26-30, C32,C34, C38-61, C64 | 21NW9632A03 | Capacitor, ceramic, 0.1 MFD, 50 Vdc |
| C3,C23, C33 | 23NW9618A82 | Capacitor, electrolytic, 22 MFD, 25 Vdc |
| C14 | 21NW9709A08 | Capacitor, ceramic, .1 MFD, 50 Vdc |
| C15,C25, C63 | 21SW992C014 | Capacitor, ceramic, .010 FD, 50 Vdc |
| C18,C20, C62 | 23NW9618A79 | Capacitor, electrolytic, 100 MFD, 25 Vdc |
| C31 | 21NW9604A58 | Capacitor, ceramic, 330 PFD, 50 Vdc |
| CR1 | 48NW9616A03 | Diode, 1N4148/1N914 |
| DL1 | 51NW9615U04 | IC, DS1000-250 |
| DL2,DL6 | 01NW9804C32 | Delay module, 30 nsec |
| DL3 | 51NW9615T55 | IC, DS1000-100 |
| DS1,DS2 | 48NW9612A49 | LED, red |
| DS3 | 48NW9612A59 | LED, green |
| J5 | 28NW9802G48 | Connector, right-angle, 36-pin |
| --- | 03SW993D308 | Screw, PhFil, M3.0 x 0.5 x 8 (2 req'd)(use at J5) |
| J13 | 28NW9802G80 | Connector, right-angle, 25-pin |

TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|---|----------------------|---|
| P1,P2 | 28NW9802E51 | Connector, PWB, 3-row, 96-pin |
| --- | 05NW9007A26 | Eyelet, .089 OD x .344 L (4 req'd)(use with P1 and P2) |
| R2,R5, R10,R13, R15,R18, R22,R30 | 51NW9626B56 | Resistor network, nine 10K ohm |
| R3,R4 | 51NW9626B01 | Resistor network, four 33 ohm |
| R6 | 51NW9626B42 | Resistor network, five 33 ohm |
| R7 | 51NW9626A40 | Resistor network, five 1K ohm |
| R8 | 51NW9626A46 | Resistor network, five 4.7K ohm |
| R9,R14 | 51NW9626B47 | Resistor network, nine 22K ohm |
| R11 | 06SW-124A89 | Resistor, film, 1/4W, 5%, 47K ohm |
| R12 | 06SW-124A81 | Resistor, film, 1/4W, 5%, 22K ohm |
| R19 | 51NW9626A41 | Resistor network, nine 4.7K ohm |
| R21,R23 | 51NW9626A49 | Resistor network, seven 10K ohm |
| R24 | 06SW-124A53 | Resistor, fixed, film, 1/2W, 5%, 1.5K ohm |
| R28 | 51NW9626A60 | Resistor network, six 220/330 ohm |
| R29,R33, R34 | 06SW-124A37 | Resistor, film, 1/4W, 5%, 330 ohm |
| R31 | 06SW-960E18 | Resistor, film, 1/8W, 1%, 150K ohm |
| R32 | 06SW-962B22 | Resistor, film, 1/8W, 5%, 1.0M ohm |
| S1,S2 | 40NW9801B70 | Switch, pushbutton, SPDT |
| --- | 38NW9404C11 | Cap, switch, black (1 req'd)(user at S1) |

TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 38NW9404C12 | Cap, switch, red (1 req'd)(user at S2) |
| S3,S4 | 40NW9801A34 | Switch, DIP, SPST, 8-position |
| U1-U8, U15-22 | 51NW9615S68 | IC, MB81256-12PZ |
| U9,U12, U67 | 51NW9615M90 | IC, 74F245PC |
| U10,U13 | 51NW9615R38 | IC, SN74LS794N |
| U11,U14 | 51NW9615R36 | IC, 74F543SPC |
| U23,U26 | 51NW9615K61 | IC, 74F157PC |
| U24 | 51NW9615F79 | IC, SN74S240N |
| U25,U42 | 51NW9615F85 | IC, SN74S38N |
| U27 | 51AW5185B01 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U27) |
| U28 | 51AW4697B53 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U28) |
| U29,U37, U38,U65 | 51NW9615G07 | IC, SN74S244N |
| U30 | 51AW4697B54 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U30) |
| U31 | 51AW5185B03 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U31) |

TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U32,U33, U92 | 51NW9615K73 | IC, 74F00PC |
| U34,U100 | 51NW9615B59 | IC, MC7407P |
| U35,U66 | 51NW9615E93 | IC, SN74LS14N |
| U36 | 51NW9615M11 | IC, MC68010L10 |
| --- | 09-W4659B32 | Socket, IC, SIL, 32-pin (2 req'd)(used at U36) |
| U39 | 51NW9615F31 | IC, SN74S51N |
| U40,U54, U62,U105 | 51NW9615J39 | IC, 74F74PC |
| U41 | 51NW9615F38 | IC, SN74LS393N |
| U43,U107 | 51NW9615F02 | IC, SN74LS244N |
| U44,U49, U57 | 51NW9615R26 | IC, SN74ALS645-1N |
| U45 | 51AW5120B12 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U45) |
| U46,U94, U97 | 51NW9615C25 | IC, SN74LS74AN |
| U47 | 51NW9615C24 | IC, SN74LS32N |
| U50,U52, U59 | 51NW9615H41 | IC, SN74LS682N |
| U51 | 51NW9615E95 | IC, SN74LS240N |
| U53 | 51AW5120B08 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U53) |

TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U55,U61, U79,U88 | 51NW9615K70 | IC, 74F08PC |
| U58 | 51AW4591C34 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (2 req'd)(used at U58) |
| U60 | 51NW9615B65 | IC, MC1455P1 |
| U64 | 51AW4591C69 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (2 req'd)(user at U64) |
| U68 | 51NW9615K65 | IC, 74F64PC |
| U69,U83 | 51NW9615K66 | IC, 74F32PC |
| U71,U80, U87,U103 | 51NW9615C22 | IC, SN74LS08N |
| U72 | 51AW5185B04 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U72) |
| U73 | 51NW9615R69 | IC, MC68230P8 |
| --- | 09NW9811A26 | Socket, IC, DIL, 48-pin (1 req'd)(used at U73) |
| U74 | 51NW9615C60 | IC, MC3456P |
| U75 | 51NW9615H38 | IC, SN75175N |
| U81 | 51NW9615H37 | IC, SN75174N |
| U82,U91 | 51NW9615K71 | IC, 74F04PC |
| U84 | 51NW9615R68 | IC, Z8530APC |
| --- | 09-W4659B20 | Socket, IC, SIL, 20-pin (2 req'd)(used at U84) |


TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|--|
| U85 | 51NW9615C21 | IC, SN74LS04N |
| U86 | 51NW9615D93 | IC, SN74S30N |
| U89 | 51NW9615D25 | IC, SN7416N |
| U90, U96 | 51NW9615S83 | IC, MC145406P |
| U93 | 51NW9615K69 | IC, 74F10PC |
| U98 | 51NW9615P43 | IC, WD1770PH |
| --- | 09NW9811A64 | Socket, IC, DIL, 28-pin (use at U98) |
| U101 | 51NW9615F35 | IC, SN74LS21N |
| U102 | 51NW9615K72 | IC, 74F02PC |
| U104 | 51NW9615C69 | IC, SN74LS138N |
| XR1 | 51NW9626A94 | Resistor network, four 120 ohm |
| --- | 09NW9811A90 | Socket, IC, SIL, 8-pin (1 req'd)(use at XR1) |
| Y1 | 48AW1015B07 | Crystal oscillator, 16.0 MHz |
| Y2 | 48AW1015B03 | Crystal oscillator, 20.0 MHz |
| --- | 09NW9811A46 | Socket, crystal oscillator (2 req'd)(use at Y1 and Y2) |
| --- | 47NW9405A28 | Jackpost, assembly |
| --- | 29NW9805B17 | Jumper, insulated, shorting (28 req'd)[use at J1(1-2)(5-6)(7-8) (9-11)(10-12), J2(5-6), J4(1-2), J6(2-3), J7(1-2)(3-4)(5-6)(7-8)(9-10)(11-12) (13-14), J11(1-2)(3-4)(5-6)(7-8), J12(1-2), J16(1-2)(3-4)(5-6)(7-8)(9-10) 11-13)(12-14), J25(1-2)] |


TABLE 5-7. VME106 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|--|
| --- | 29NW9805B44 | Jumper, 2-pin (4 req'd)[use at J10(1-2), J20(1-2), J23(1-2), and J24(1-2)] |
| --- | 67NW9415A17 | Kit, 6 component, ejector handle |
| --- | 64-W5111B01 | Panel, front, VME104/105/106/107 |
| --- | 29NW9805C07 | Pin, 0.025-inch square, auto-insert (92 req'd)[use at J1(1-12), J2(1-6), J3(1-2), J4(1-2), J6(1-3), J7(1-14), J8(1-3), J9(1-10), J11(1-8), J12(1-2), J14(1-2), J15(1-8), J16(1-14), J25(1-3), and J27(1-3)] |
| --- | 33-W5089B33 | Nameplate, MVME106 (1 req'd) |
| --- | 33-W5089B01 | Nameplate, Motorola logo (1 req'd) |
| --- | 09-W4659B14 | Socket, IC, SIL, 14-pin (8 req'd)(use at XU48, XU56, XU63, XU70) |
| --- | 42NW9401B14 | Screw, captive collar (2 req'd) |
| --- | 03NW9004B48 | Screw, captive, M2.5 (2 req'd) |
| --- | 03SW993D308 | Screw, PhFil, M3.0 x 0.5 x 8 (2 req'd)(use at J5) |


THIS PAGE INTENTIONALLY LEFT BLANK



Front Panel



MVME106 with components removed for clarity.



MVME106 with components removed for clarity.

FIGURE 5-3. MVME106 PARTS LOCATION DIAGRAM

TABLE 5-8. VME107 PARTS LIST

| Reference Designation | Motorola Part Number | Description |
|--|----------------------|--|
| --- | 84-W8438B01 | Printed wiring board assembly, MVME105/106/107 |
| C1,C2, C4-13, C16,C17, C19,C21, C22,C24, C26-30, C32,C34, C38-56, C58-61, C64 | 21NW9632A03 | Capacitor, ceramic, 0.1 MFD, 50 Vdc |
| C3,C23, C33 | 23NW9618A82 | Capacitor, electrolytic, 22 MFD, 25 Vdc |
| C14 | 21NW9709A08 | Capacitor, ceramic, .1 MFD, 50 Vdc |
| C15,C25, C63 | 21SW992C014 | Capacitor, ceramic, .010 FD, 50 Vdc |
| C18,C20, C62 | 23NW9618A79 | Capacitor, electrolytic, 100 MFD, 25 Vdc |
| C31 | 21NW9604A58 | Capacitor, ceramic, 330 PFD, 50 Vdc |
| CR1 | 48NW9616A03 | Diode, 1N4148/1N914 |
| DL1 | 51NW9615U04 | IC, DS1000-250 |
| DL2,DL6 | 01NW9804C32 | Delay module, 30 nsec |
| DL3 | 51NW9615T55 | IC, DS1000-100 |
| DL5 | 51NW9615U65 | IC, DS1000-500 |
| DS1,DS2 | 48NW9612A49 | LED, red |
| DS3 | 48NW9612A59 | LED, green |
| J5 | 28NW9802G48 | Connector, right-angle, 36-pin |
| --- | 03SW993D308 | Screw, PhFil, M3.0 x 0.5 x 8 |

TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|---|----------------------|---|
| J13 | 28NW9802G80 | Connector, right-angle, 25-pin |
| P1,P2 | 28NW9802E51 | Connector, PWB, 3-row, 96-pin |
| --- | 05NW9007A26 | Eyelet, .089 OD x .344 L (4 req'd)(use with P1 and P2) |
| R2,R5, R10,R13, R15,R18, R22,R30 | 51NW9626B56 | Resistor network, nine 10K ohm |
| R3,R4 | 51NW9626B01 | Resistor network, four 33 ohm |
| R6 | 51NW9626B42 | Resistor network, five 33 ohm |
| R7 | 51NW9626A40 | Resistor network, five 1K ohm |
| R8 | 51NW9626A46 | Resistor network, five 4.7K ohm |
| R9,R14 | 51NW9626B47 | Resistor network, nine 22K ohm |
| R11 | 06SW-124A89 | Resistor, film, 1/4W, 5%, 47K ohm |
| R12 | 06SW-124A81 | Resistor, film, 1/4W, 5%, 22K ohm |
| R19 | 51NW9626A41 | Resistor network, nine 4.7K ohm |
| R21 | 51NW9626A49 | Resistor network, seven 10K ohm |
| R24 | 06SW-124A53 | Resistor, fixed, film, 1/2W, 5%, 1.5K ohm |
| R25-27 | 51NW9626A60 | Resistor network, six 220/330 ohm |
| --- | 09NW9811A90 | Socket, IC, SIL, 8-pin (use at R25-27) |
| R29,R33, R34 | 06SW-124A37 | Resistor, film, 1/4W, 5%, 330 ohm |
| R31 | 06SW-960E18 | Resistor, film, 1/8W, 1%, 150K ohm |
| R32 | 06SW-962B22 | Resistor, film, 1/8W, 5%, 1.0M ohm |

TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| S1,S2 | 40NW9801B70 | Switch, pushbutton, SPDT |
| --- | 38NW9404C11 | Cap, switch, black (1 req'd)(user at S1) |
| --- | 38NW9404C12 | Cap, switch, red (1 req'd)(user at S2) |
| S3,S4 | 40NW9801A34 | Switch, DIP, SPST, 8-position |
| U1-U8, U15-22 | 51NW9615S68 | IC, MB81256-12PZ |
| U9,U12, U67 | 51NW9615M90 | IC, 74F245PC |
| U10,U13 | 51NW9615R38 | IC, SN74LS794N |
| U11,U14 | 51NW9615R36 | IC, 74F543SPC |
| U23,U26 | 51NW9615K61 | IC, 74F157PC |
| U24 | 51NW9615F79 | IC, SN74S240N |
| U25,U42 | 51NW9615F85 | IC, SN74S38N |
| U27 | 51AW5185B01 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U27) |
| U28 | 51AW4697B53 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U28) |
| U29,U37, U38,U65 | 51NW9615G07 | IC, SN74S244N |
| U30 | 51AW4697B54 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U30) |

TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|------------------------|----------------------|---|
| U31 | 51AW5185B03 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U31) |
| U32, U33, U92 | 51NW9615K73 | IC, 74F00PC |
| U34 | 51NW9615B59 | IC, MC7407P |
| U35, U66 | 51NW9615E93 | IC, SN74LS14N |
| U36 | 51NW9615M11 | IC, MC68010L10 |
| --- | 09-W4659B32 | Socket, IC, SIL, 32-pin (2 req'd)(used at U36) |
| U39 | 51NW9615F31 | IC, SN74S51N |
| U40, U54, U62, U105 | 51NW9615J39 | IC, 74F74PC |
| U41 | 51NW9615F38 | IC, SN74LS393N |
| U43, U107 | 51NW9615F02 | IC, SN74LS244N |
| U44, U49, U57 | 51NW9615R26 | IC, SN74ALS645-1N |
| U45 | 51AW5120B12 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U45) |
| U46, U94, U97 | 51NW9615C25 | IC, SN74LS74AN |
| U47 | 51NW9615C24 | IC, SN74LS32N |
| U50, U52, U59 | 51NW9615H41 | IC, SN74LS682N |
| U51 | 51NW9615E95 | IC, SN74LS240N |

TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U53 | 51AW5120B08 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U53) |
| U55,U61, U79,U88 | 51NW9615K70 | IC, 74F08PC |
| U58 | 51AW4591C41 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (2 req'd)(used at U58) |
| U60 | 51NW9615B65 | IC, MC1455P1 |
| U64 | 51AW4591C67 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (2 req'd)(user at U64) |
| U68 | 51NW9615K65 | IC, 74F64PC |
| U69,U83 | 51NW9615K66 | IC, 74F32PC |
| U71,U80, U87,U103 | 51NW9615C22 | IC, SN74LS08N |
| U72 | 51AW5185B04 | IC, Programmed |
| --- | 09NW9811B01 | Socket, IC, DIL, 24-pin (1 req'd)(used at U72) |
| U73 | 51NW9615R69 | IC, MC68230P8 |
| --- | 09NW9811A26 | Socket, IC, DIL, 48-pin (1 req'd)(used at U73) |
| U74 | 51NW9615C60 | IC, MC3456P |
| U75 | 51NW9615H38 | IC, SN75175N |
| U81 | 51NW9615H37 | IC, SN75174N |


TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| U82,U91 | 51NW9615K71 | IC, 74F04PC |
| U84 | 51NW9615R68 | IC, Z8530APC |
| --- | 09-W4659B20 | Socket, IC, SIL, 20-pin (2 req'd)(used at U84) |
| U85 | 51NW9615C21 | IC, SN74LS04N |
| U86,U95 | 51NW9615D93 | IC, SN74S30N |
| U90,U96 | 51NW9615S83 | IC, MC145406P |
| U93 | 51NW9615K69 | IC, 74F10PC |
| U99 | 51NW9615R67 | IC, NCR/5380 |
| --- | 09NW9811A37 | Socket, IC, DIL, 40-pin (use at U99) |
| U101 | 51NW9615F35 | IC, SN74LS21N |
| U102 | 51NW9615K72 | IC, 74F02PC |
| U104 | 51NW9615C69 | IC, SN74LS138N |
| U106 | 51AW4699B22 | IC, Programmed |
| --- | 09NW9811A78 | Socket, IC, DIL, 20-pin (use at U106) |
| XR1 | 51NW9626A94 | Resistor network, four 120 ohm |
| --- | 09NW9811A90 | Socket, IC, SIL, 8-pin (1 req'd)(use at XR1) |
| Y1 | 48AW1015B07 | Crystal oscillator, 16.0 MHz |
| Y2 | 48AW1015B03 | Crystal oscillator, 20.0 MHz |
| --- | 09NW9811A46 | Socket, crystal oscillator (2 req'd)(use at Y1 and Y2) |
| --- | 47NW9405A28 | Jackpost, assembly |


TABLE 5-8. VME107 PARTS LIST (cont.)

| Reference Designation | Motorola Part Number | Description |
|-----------------------|----------------------|---|
| --- | 29NW9805B17 | Jumper, insulated, shorting (28 req'd)[use at J1(1-2)(5-6)(7-8) (9-11)(10-12), J2(5-6), J4(1-2), J6(2-3), J7(1-2)(3-4)(5-6)(7-8)(9-10)(11-12) (13-14), J11(1-2)(3-4)(5-6)(7-8), J12(1-2), J16(1-2)(3-4)(5-6)(7-8)(9-10) (11-13)(12-14), J25(1-2)] |
| --- | 29NW9805B44 | Jumper, 2-pin (11 req'd)[use at J17(1-2), J18(1-2) (3-4)(5-6)(7-8), J19(1-2), J21(1-2), J22(1-2), J23(1-2), and J24(1-2)] |
| --- | 67NW9415A17 | Kit, 6 component, ejector handle |
| --- | 64-W5111B01 | Panel, front, VME104/105/106/107 |
| --- | 29NW9805C07 | Pin, 0.025-inch square, auto-insert (94 req'd)[use at J1(1-12), J2(1-6), J3(1-2), J4(1-2), J6(1-3), J7(1-14), J8(1-3), J9(1-10), J11(1-8), J12(1-2), J14(1-2), J15(1-8), J16(1-14), J25(1-3), J26(1-2), and J27(1-3)] |
| --- | 33-W5089B34 | Nameplate, MVME107 (1 req'd) |
| --- | 33-W5089B01 | Nameplate, Motorola logo (1 req'd) |
| --- | 09-W4659B14 | Socket, IC, SIL, 14-pin (8 req'd)(use at XU48, XU56, XU63, XU70) |
| --- | 42NW9401B14 | Screw, captive collar (2 req'd) |
| --- | 03NW9004B48 | Screw, captive, M2.5 (2 req'd) |


THIS PAGE INTENTIONALLY LEFT BLANK



Front Panel



VME107 with components removed for clarity.



VME107 with components removed for clarity.

FIGURE 5-4. MVME107 PARTS LOCATION DIAGRAM

5.4 SCHEMATIC DIAGRAMS

Figure 5-5 (MVME104, 22 sheets) and Figure 5-6 (MVME105/106/107, 23 sheets) contain detailed schematic diagrams of the internal circuitry comprising the four versions of the SBC. These schematic diagrams represent the latest design. Occasionally, minor component changes are made at the factory. Therefore, when replacing a component, always use the same value as the defective component even though the schematic diagram may indicate a different value or type.

THIS PAGE INTENTIONALLY LEFT BLANK

7 | 6 | 5 ↓ 4 | 3

D

—

C

→

B

—

+

+

- NOTES:
- FOR REFERENCE DRAWINGS REFER TO BILL(S) OF MATERIAL 01-W3450B01.
 - UNLESS OTHERWISE SPECIFIED:
ALL RESISTORS ARE IN OHMS, ±5PCT, 1/4 WATT.
ALL CAPACITORS ARE IN UF.
ALL VOLTAGES ARE DC.
 - INTERRUPTED LINES CODED WITH THE SAME LETTER OR LETTER COMBINATIONS ARE ELECTRICALLY CONNECTED.
 - △ DEVICE TYPE NUMBER IS FOR REFERENCE ONLY. THE NUMBER VARIES WITH THE MANUFACTURER.
 - SPECIAL SYMBOL USAGE:
* DENOTES - ACTIVE LOW SIGNAL.
[] DENOTES - ON BOARD SIGNAL.
 - INTERPRET DIAGRAM IN ACCORDANCE WITH AMERICAN NATIONAL STANDARDS INSTITUTE SPECIFICATIONS, CURRENT REVISION.
 - △ PART TYPES ARE ABBREVIATED IN THE FIELD OF THE DRAWING. FOR FULL PART TYPE, REFER TO TABLE 1.
 - CODE FOR SHEET TO SHEET REFERENCES IS AS FOLLOWS.

SHEET 6 A6 ZONE

| | |
|------------------------|-----------------------------|
| Y2 | |
| XU70 | XU1-47,49-55 57-62,64-69 |
| XR1 | |
| U108 | U48,56,63,70 89 |
| S4 | |
| R34 | R1,16,17,23,25, 26,27,28 |
| P2 | |
| J27 | J10,17,18,19,20 21,26 |
| DS3 | |
| DL6 | DL4 |
| CR1 | |
| C67 | C47 |
| HIGHEST NUMBER USED | NOT USED |
| REFERENCE DESIGNATIONS | |

△ TABLE 1

| REF DES | TYPE △ | GND | +5V | SH |
|---------|----------|-----|-----|------------|
| DL1 | 250NS | 7 | 14 | 15 |
| DL2 | 40NS | 7 | 14 | 14,18,21 |
| DL3 | 100NS | 7 | 14 | 6 |
| DL5 | 125NS | 7 | 14 | 19 |
| DL6 | 30NS | 7 | 14 | 6,9,18 |
| U1 | MSK4256L | 4 | 12 | 8 |
| U2 | MSK4256L | 4 | 12 | 8 |
| U3 | MSK4256L | 4 | 12 | 8 |
| U4 | MSK4256L | 4 | 12 | 8 |
| U5 | MSK4256L | 4 | 12 | 8 |
| U6 | MSK4256L | 4 | 12 | 8 |
| U7 | MSK4256L | 4 | 12 | 8 |
| U8 | MSK4256L | 4 | 12 | 8 |
| U9 | 74F245 | 10 | 20 | 10 |
| U10 | 74LS794 | 10 | 20 | 22 |
| U11 | 74F543 | 12 | 24 | 14 |
| U12 | 74F245 | 10 | 20 | 10 |
| U13 | 74LS794 | 10 | 20 | 22 |
| U14 | 74F543 | 12 | 24 | 14 |
| U15 | MSK4256L | 4 | 12 | 8 |
| U16 | MSK4256L | 4 | 12 | 8 |
| U17 | MSK4256L | 4 | 12 | 8 |
| U18 | MSK4256L | 4 | 12 | 8 |
| U19 | MSK4256L | 4 | 12 | 8 |
| U20 | MSK4256L | 4 | 12 | 8 |
| U21 | MSK4256L | 4 | 12 | 8 |
| U22 | MSK4256L | 4 | 12 | 8 |
| U23 | 74F157 | 8 | 16 | 11 |
| U24 | 74S240 | 10 | 20 | 2,9,18 |
| U25 | 74S38 | 7 | 14 | 18 |
| U26 | 74F157 | 8 | 16 | 11 |
| U27 | PAL20R4 | 12 | 24 | 17 |
| U28 | PAL20L8A | 12 | 24 | 14 |
| U29 | 74S244 | 10 | 20 | 7 |
| U30 | PAL20L8A | 12 | 24 | 9 |
| U31 | PAL20R4 | 12 | 24 | 17 |
| U32 | 74F00 | 7 | 14 | 6 |
| U33 | 74F00 | 7 | 14 | 6,7 |
| U34 | 7407 | 7 | 14 | 17 |
| U35 | 74LS14 | 7 | 14 | 6,7,17 |
| U36 | MC68010 | 53 | 14 | 7 |
| U36 | MC68010 | 16 | 49 | 7 |
| U37 | 74S244 | 10 | 20 | 14 |
| U38 | 74S244 | 10 | 20 | 20 |
| U39 | 74S51 | 7 | 14 | 6,11 |
| U40 | 74F74 | 7 | 14 | 6,7 |
| U41 | 74LS393 | 7 | 14 | 15 |
| U42 | 74S38 | 7 | 14 | 2,15,18,22 |
| U43 | 74LS244 | 10 | 20 | 9 |
| U44 | 74ALS645 | 10 | 20 | 14 |
| U45 | PAL20L8B | 12 | 24 | 9 |
| U46 | 74LS74A | 7 | 14 | 15 |
| U47 | 74LS32 | 7 | 14 | 16,18 |
| XU48 | SOCKET | | | 16 |
| U49 | 74ALS645 | 10 | 20 | 14 |
| U50 | 74LS682 | 10 | 20 | 9 |
| U51 | 74LS240 | 10 | 20 | 20 |
| U52 | 74LS682 | 10 | 20 | 9 |
| U53 | PAL20L8B | 12 | 24 | 21 |

△ TABLE 1 CONT.

| REF DES | TYPE △ | GND | +5V | +12V | -12V | SH |
|---------|-----------|-----|-----|------|------|-----------------|
| U54 | 74F74 | 7 | 14 | | | 6,7 |
| U55 | 74F08 | 7 | 14 | | | 22 |
| XU56 | 27512 | 14 | 28 | | | 10 |
| U57 | 74ALS645 | 10 | 20 | | | 14 |
| U58 | PAL16L8A | 10 | 20 | | | 9 |
| U59 | 74LS682 | 10 | 20 | | | 9 |
| U60 | MC1455 | 1 | 8 | | | 6 |
| U61 | 74F08 | 7 | 14 | | | 6,15 |
| U62 | 74F74 | 7 | 14 | | | 7,18 |
| XU63 | 27512 | 14 | 28 | | | 10 |
| U64 | 74LS244 | 10 | 20 | | | 2,9 |
| U65 | 74S244 | 10 | 20 | | | 12 |
| U66 | 74LS14 | 7 | 14 | | | 15,18 |
| U67 | 74F245 | 10 | 20 | | | 12 |
| U68 | 74F64 | 7 | 14 | | | 6 |
| U69 | 74F32 | 7 | 14 | | | 2,6,9,17 |
| XU70 | SOCKET | | | | | 16 |
| U71 | 74LS08 | 7 | 14 | | | 13,15,22 |
| U72 | PAL20R4 | 12 | 24 | | | 18 |
| U73 | MC68230 | 38 | 12 | | | 12 |
| U74 | MC3456 | 7 | 14 | | | 15 |
| U75 | SN75175 | 8 | 16 | | | 13 |
| U76 | SPARE | | | | | 2 |
| U77 | SPARE | | | | | 2 |
| U78 | SPARE | | | | | 2 |
| U79 | 74F08 | 7 | 14 | | | 6,14,18 |
| U80 | 74LS08 | 7 | 14 | | | 6,18 |
| U81 | SN75174 | 8 | 16 | | | 13 |
| U82 | 74F04 | 7 | 14 | | | 2,6,11,12,13,20 |
| U83 | 74F32 | 7 | 14 | | | 7,14,16 |
| U84 | Z8530 | 31 | 9 | | | 13 |
| U85 | 74LS04 | 7 | 14 | | | 13,15,18,21 |
| U86 | 74S30 | 7 | 14 | | | 7 |
| U87 | 74LS08 | 7 | 14 | | | 2,9,10,21 |
| U88 | 74F08 | 7 | 14 | | | 2,10,21 |
| U90 | MC145406 | 9 | 16 | 1 | 8 | 13 |
| U91 | 74F04 | 7 | 14 | | | 2,6,7,9,15 |
| U92 | 74F00 | 7 | 14 | | | 9,18 |
| U93 | 74F10 | 7 | 14 | | | 18,20,21 |
| U94 | 74LS74A | 7 | 14 | | | 10,22 |
| U95 | 74F74 | 7 | 14 | | | 20,21 |
| U96 | MC145406 | 9 | 16 | 1 | 8 | 2,13 |
| U97 | 74LS74A | 7 | 14 | | | 2,6 |
| U98 | PAL16L8 | 10 | 20 | | | 19 |
| U99 | 74ALS244A | 10 | 20 | | | 19 |
| U100 | 74LS21 | 7 | 14 | | | 2,20 |
| U101 | 74F02 | 7 | 14 | | | 2,6,21 |
| U102 | 74LS08 | 7 | 14 | | | 2,13,21 |
| U103 | MCM2016 | 12 | 24 | | | 19 |
| U104 | 74ALS244A | 10 | 20 | | | 19 |
| U105 | PAL20L8B | 12 | 24 | | | 21 |
| U106 | PAL16L8A | 10 | 20 | | | 21 |
| U107 | PAL20L8 | 12 | 24 | | | 15 |
| U108 | 74LS245 | 10 | 20 | | | 19 |
| Y1 | K1100 | 7 | 14 | | | 7 |
| Y2 | K1100 | 7 | 14 | | | 7 |

D

—

C


←

B


—

7 | 6 | 5


63DW3450B REV B SH 1 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
(SHEET 1 OF 22)



63DW3450B REV B SH 2 OF 22
 FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 2 OF 22)




CONNECTORS
 63DW3450B REV A SH 3 OF 22
 FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 3 OF 22)



CONNECTORS


63DW3450B REV B SH 4 OF 22

FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM (SHEET 4 OF 22)




BLOCK DIAGRAM
63DW3450B REV A SH 5 OF 22


FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
(SHEET 5 OF 22)




MEMORY TIMING
 63DW3450B REV B SH 6 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 6 OF 22)




CPU
63DW3450B REV B SH 7 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
(SHEET 7 OF 22)




RAM ARRAY
 63DW3450B REV A SH 8 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 8 OF 22)




ADDRESS DECODE
63DW3450B REV B SH 9 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
(SHEET 9 OF 22)




EPROM
63DW3450B REV B SH 10 OF 22
FIGURE 5-5. MVM104 SCHEMATIC DIAGRAM
(SHEET 10 OF 22)




MEMORY ADDRESS MUX
 63DW3450B REV A SH 11 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 11 OF 22)
 5-89/5-90




TIMER
 63DW3450B REV B SH 12 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 12 OF 22)
 5-91/5-92




63DW3450B REV B SH 13 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM (SHEET 13 OF 22)




VMEBUS INTERFACE
 63DW3450B REV A SH 14 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 14 OF 22)




TIMERS AND ACK
 63DW3450B REV B SH 15 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 15 OF 22)




ROM/RAM SOCKETS
 63DW3450B REV B SH 16 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 16 OF 22)
 5-99/5-100




RESET AND ERRORS
 63DW3450B REV B SH 17 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 17 OF 22)
 5-101/5-102




63DW3450B REV B SH 18 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 18 OF 22)
 5-103/5-104




I/O CHANNEL INTERFACE
 63DW3450B REV B SH 19 OF 22
FIGURE 5-5. MVM104 SCHEMATIC DIAGRAM
 (SHEET 19 OF 22)
 5-105/5-106



MODEL BYTE AND BUS CONTROL
 63DW3450B REV B SH 20 OF 22
 FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 20 OF 22)
 5-107/5-108



INTERRUPT HANDLER
 63DW3450B REV B SH 21 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
 (SHEET 21 OF 22)



CSR
63DW3450B REV A SH 22 OF 22
FIGURE 5-5. MVME104 SCHEMATIC DIAGRAM
(SHEET 22 OF 22)

7

6

5

4

3

D

C

B

A

+

+

NOTES:

- FOR REFERENCE DRAWINGS REFER TO BILL(S) OF MATERIAL #1-W3438B01,B02 AND B03.
- UNLESS OTHERWISE SPECIFIED:
ALL RESISTORS ARE IN OHMS, ±5PCT,
1/4 WATT.
ALL CAPACITORS ARE IN UF.
ALL VOLTAGES ARE DC.
- INTERRUPTED LINES CODED WITH THE SAME LETTER OR LETTER COMBINATIONS ARE ELECTRICALLY CONNECTED.
- △ DEVICE TYPE NUMBER IS FOR REFERENCE ONLY. THE NUMBER VARIES WITH THE MANUFACTURER.
- SPECIAL SYMBOL USAGE:
* DENOTES - ACTIVE LOW SIGNAL.
□ DENOTES - ON BOARD SIGNAL.
- INTERPRET DIAGRAM IN ACCORDANCE WITH AMERICAN NATIONAL STANDARDS INSTITUTE SPECIFICATIONS, CURRENT REVISION.
- △ PART TYPES ARE ABBREVIATED IN THE FIELD OF THE DRAWING, FOR FULL PART TYPE, REFER TO TABLE 1.
- CODE FOR SHEET TO SHEET REFERENCES IS AS FOLLOWS:

SHEET 6 OF 8 ZONE

- INSTALL ON MVME107 (01-W3438B03), ONLY.
- INSTALL ON MVME106 (01-W3438B02), ONLY.
- INSTALL ON MVME105 (01-W3438B01), ONLY.
- INSTALL JUMPERS J22,J23,AND J24 PER CHART:

| REF DES | MVME105 | MVME106 | MVME107 |
|---------|-----------|-----------|-----------|
| J22 | INSTALLED | OPEN | INSTALLED |
| J23 | OPEN | INSTALLED | INSTALLED |
| J24 | INSTALLED | INSTALLED | INSTALLED |

| | |
|------------------------|-------------|
| Y2 | |
| XR1 | |
| U107 | |
| S4 | |
| R34 | R1,16,17,20 |
| P2 | |
| J27 | |
| DS3 | |
| DL6 | DL4 |
| CR1 | |
| C64 | |
| HIGHEST NUMBER USED | NOT USED |
| REFERENCE DESIGNATIONS | |

TABLE 1

| REF DES | TYPE △ | GND | +5V | SH |
|---------|----------|-----|-----|-------------|
| DL1 | 250NS | 7 | 14 | 15 |
| DL2 | 30NS | 7 | 14 | 6,14,18 |
| DL3 | 100NS | 7 | 14 | 6 |
| DL5 | 500NS | 7 | 14 | 20 |
| DL6 | 30NS | 7 | 14 | 9,18,22 |
| U1 | M5K4256L | 4 | 12 | 8 |
| U2 | M5K4256L | 4 | 12 | 8 |
| U3 | M5K4256L | 4 | 12 | 8 |
| U4 | M5K4256L | 4 | 12 | 8 |
| U5 | M5K4256L | 4 | 12 | 8 |
| U6 | M5K4256L | 4 | 12 | 8 |
| U7 | M5K4256L | 4 | 12 | 8 |
| U8 | M5K4256L | 4 | 12 | 8 |
| U9 | 74F245 | 10 | 20 | 10 |
| U10 | 74LS794 | 10 | 20 | 23 |
| U11 | 74F543 | 12 | 24 | 14 |
| U12 | 74F245 | 10 | 20 | 10 |
| U13 | 74LS794 | 10 | 20 | 23 |
| U14 | 74F543 | 12 | 24 | 14 |
| U15 | M5K4256L | 4 | 12 | 8 |
| U16 | M5K4256L | 4 | 12 | 8 |
| U17 | M5K4256L | 4 | 12 | 8 |
| U18 | M5K4256L | 4 | 12 | 8 |
| U19 | M5K4256L | 4 | 12 | 8 |
| U20 | M5K4256L | 4 | 12 | 8 |
| U21 | M5K4256L | 4 | 12 | 8 |
| U22 | M5K4256L | 4 | 12 | 8 |
| U23 | 74F157 | 8 | 16 | 11 |
| U24 | 74S240 | 10 | 20 | 2,9,18 |
| U25 | 74S30 | 7 | 14 | 18 |
| U26 | 74F157 | 8 | 16 | 11 |
| U27 | PAL16R4 | 12 | 24 | 17 |
| U28 | PAL20L8A | 12 | 24 | 14 |
| U29 | 74S244 | 10 | 20 | 7 |
| U30 | PAL20L8A | 12 | 24 | 9 |
| U31 | PAL16R4 | 12 | 24 | 17 |
| U32 | 74F00 | 7 | 14 | 6 |
| U33 | 74F00 | 7 | 14 | 6,7 |
| U34 | 7407 | 7 | 14 | 17 |
| U35 | 74LS14 | 7 | 14 | 6,7,17 |
| U36 | MC68010 | 53 | 14 | 7 |
| U36 | MC68010 | 16 | 49 | 7 |
| U37 | 74S244 | 10 | 20 | 14 |
| U38 | 74S244 | 10 | 20 | 21 |
| U39 | 74S51 | 7 | 14 | 6,11 |
| U40 | 74F74 | 7 | 14 | 6,7 |
| U41 | 74LS393 | 7 | 14 | 15 |
| U42 | 74S30 | 7 | 14 | 15,18,19,23 |
| U43 | 74LS244 | 10 | 20 | 9 |
| U44 | 74ALS645 | 10 | 20 | 14 |
| U45 | PAL20L8B | 12 | 24 | 9 |
| U46 | 74LS74A | 7 | 14 | 15 |
| U47 | 74LS32 | 7 | 14 | 16,18 |
| XU48 | SOCKET | | | 16 |
| U49 | 74ALS645 | 10 | 20 | 14 |
| U50 | 74LS682 | 10 | 20 | 9 |
| U51 | 74LS240 | 10 | 20 | 21 |
| U52 | 74LS682 | 10 | 20 | 9 |
| U53 | PAL20L8A | 12 | 24 | 22 |

TABLE 1 CONT.


| REF DES | TYPE △ | GND | +5V | +12V | -12V | SH |
|---------|----------|-----|-----|------|------|-----------------|
| U54 | 74F74 | 7 | 14 | | | 6,7 |
| U55 | 74F08 | 7 | 14 | | | 23 |
| XU56 | 27512 | 14 | 28 | | | 10 |
| U57 | 74ALS645 | 10 | 20 | | | 14 |
| U58 | PAL16L8A | 10 | 20 | | | 9 |
| U59 | 74LS682 | 10 | 20 | | | 9 |
| U60 | MC1455 | 1 | 8 | | | 6 |
| U61 | 74F08 | 7 | 14 | | | 15 |
| U62 | 74F74 | 7 | 14 | | | 18 |
| XU63 | 27512 | 14 | 28 | | | 10 |
| U64 | PAL16L8 | 10 | 20 | | | 15 |
| U65 | 74S244 | 10 | 20 | | | 12 |
| U66 | 74LS14 | 7 | 14 | | | 15,18 |
| U67 | 74F245 | 10 | 20 | | | 12 |
| U68 | 74F64 | 7 | 14 | | | 6 |
| U69 | 74F32 | 7 | 14 | | | 6,9,14,17 |
| XU70 | SOCKET | | | | | 16 |
| U71 | 74LS08 | 7 | 14 | | | 2,13,23 |
| U72 | PAL20R4 | 12 | 24 | | | 18 |
| U73 | MC68230 | 38 | 12 | | | 12 |
| U74 | MC3456 | 7 | 14 | | | 15 |
| U75 | SN75175 | 8 | 16 | | | 13 |
| U76 | SPARE | | | | | 2 |
| U77 | SPARE | | | | | 2 |
| U78 | SPARE | | | | | 2 |
| U79 | 74F08 | 7 | 14 | | | 6,18 |
| U80 | 74LS08 | 7 | 14 | | | 6,18 |
| U81 | SN75174 | 8 | 16 | | | 13 |
| U82 | 74F04 | 7 | 14 | | | 2,6,11,12,13,21 |
| U83 | 74F32 | 7 | 14 | | | 7,14,16 |
| U84 | Z8530 | 31 | 9 | | | 13 |
| U85 | 74LS04 | 7 | 14 | | | 2,13,15,18,22 |
| U86 | 74S30 | 7 | 14 | | | 7 |
| U87 | 74LS08 | 7 | 14 | | | 9,10,20,22 |
| U88 | 74F08 | 7 | 14 | | | 10,14,20 |
| U89 | 7416 | 7 | 14 | | | 2,19 |
| U90 | MC145406 | 9 | 16 | 1 | 8 | 13 |
| U91 | 74F04 | 7 | 14 | | | 6,7,9,15,20 |
| U92 | 74F00 | 7 | 14 | | | 9,18 |
| U93 | 74F10 | 7 | 14 | | | 18,21,22 |
| U94 | 74LS74A | 7 | 14 | | | 10,23 |
| U95 | 74S30 | 7 | 14 | | | 20 |
| U96 | MC145406 | 9 | 16 | 1 | 8 | 2,13 |
| U97 | 74LS74 | 7 | 14 | | | 6,20 |
| U98 | WD1770 | 14 | 15 | | | 19 |
| U99 | NCR5380 | 11 | 31 | | | 20 |
| U100 | 7407 | 7 | 14 | | | 19 |
| U101 | 74LS21 | 7 | 14 | | | 21,22 |
| U102 | 74F02 | 7 | 14 | | | 6,20,22 |
| U103 | 74LS08 | 7 | 14 | | | 2,22 |
| U104 | 74LS138 | 8 | 16 | | | 22 |
| U105 | 74F74 | 7 | 14 | | | 21,22 |
| U106 | PAL16R4 | 10 | 20 | | | 20 |
| U107 | 74LS244 | 10 | 20 | | | 9,19 |
| Y1 | K1100 | 7 | 14 | | | 7 |
| Y2 | K1100 | 7 | 14 | | | 7 |

63DW3438B REV D SH 1 OF 23,1
FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM (SHEET 1 OF 23)


7

6


5



63DW3438B REV D SH 2 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 2 OF 23)




CONNECTORS
 63DW3438B REV A SH 3 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 3 OF 23)




CONNECTORS

63DW3438B REV A SH 4 OF 23


FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM (SHEET 4 OF 23)




BLOCK DIAGRAM
 63DW3438B REV A SH 5 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 5 OF 23)




MEMORY TIMING
 63DW3438B REV C SH 6 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 6 OF 23)



63DW3438B REV D SH 7 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 7 OF 23)




RAM ARRAY
 63DW3438B REV B SH 8 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 8 OF 23)




ADDRESS DECODE
63DW3438B REV D SH 9 OF 23


FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
(SHEET 9 OF 23)




EPROM
 63DW3438B REV D SH 10 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 10 OF 23)




MEMORY ADDRESS MUX
 63DW3438B REV A SH 11 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 11 OF 23)




TIMER
 63DW3438B REV B SH 12 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 12 OF 23)




63DW3438B REV D SH 13 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 13 OF 23)




VMEBUS INTERFACE
 63DW3438B REV C SH 14 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 14 OF 23)




TIMERS AND ACK
 63DW3438B REV D SH 15 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 15 OF 23)




ROM/RAM SOCKETS
 63DW3438B REV D SH 16 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 16 OF 23)



RESET AND ERRORS
 63DW3438B REV D SH 17 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 17 OF 23)




63DW3438B REV B SH 18 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 18 OF 23)




FLOPPY INTERFACE
MVME106 ONLY

63DW3438B REV SH 19 OF 23


FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
(SHEET 19 OF 23)




SCSI INTERFACE
 MVME107 ONLY
 63DW3438B REV D SH 20 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 20 OF 23)



MODEL BYTE AND BUS CONTROL
 63DW3438B REV B SH 21 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 21 OF 23)



INTERRUPT HANDLER
 63DW3438B REV B SH 22 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 22 OF 23)



CSR
 63DW3438B REV B SH 23 OF 23
 FIGURE 5-6. MVME105/106/107 SCHEMATIC DIAGRAM
 (SHEET 23 OF 23)

APPENDIX A - ALLOWABLE RAM AND EPROM DEVICES

The following is a list of suggested RAM and EPROM devices for use with the SBC auxiliary RAM/ROM sockets U48 and U70.

2K x 8 Static RAM

| | | |
|------------------|--------------------------|-------------------------------------|
| MK48102/12(B)-25 | Mostek | 2K x 8 Static RAM w/Battery and RTC |
| MK48202(B)-25 | Mostek | 2K x 8 Static RAM w/Battery |
| DS1220 | Dallas Semi-Connector | 2K x 8 Static RAM w/Battery |

8K x 8 Static RAM

| | | |
|------------|--------------------------|-----------------------------|
| MK48A08-25 | Mostek | 8K x 8 Static RAM w/Battery |
| DS1225 | Dallas Semi-Connector | 8K x 8 Static RAM w/Battery |

32K x 8 Static RAM

| | | |
|--------|--------------------------|------------------------------|
| DS1235 | Dallas Semi-Connector | 32K x 8 Static RAM w/Battery |
|--------|--------------------------|------------------------------|

2K x 8 EPROM

| | | |
|-------------|----------------------------|--------------|
| NMC91817-25 | National Semi-Connector | 2K x 8 EPROM |
|-------------|----------------------------|--------------|

8K x 8 EPROM

| | | |
|-------------|----------------------------|--------------|
| NMC98C64-25 | National Semi-Connector | 8K x 8 EPROM |
|-------------|----------------------------|--------------|

THIS PAGE INTENTIONALLY LEFT BLANK

SUGGESTION/PROBLEM REPORT

Motorola welcomes your comments on its products and publications. Please use this form.

To: Motorola Inc.
Microcomputer Division
2900 S. Diablo Way
Tempe, Arizona 85282
Attention: Publications Manager
Maildrop DW164

Product: _____ Manual: _____

COMMENTS: _____

Please Print (For additional comments use other side)

Name _____ Title _____
Company _____ Division _____
Street _____ Mail Drop _____
City _____ Phone _____
State _____ Zip _____ Country _____

For Additional Motorola Publications
Literature Distribution Center
616 West 24th Street
Tempe, AZ 85282
(602) 994-6561

Motorola Field Service Division/Customer Support
(800) 528-1908
(602) 438-3100



MOTOROLA

COMMENTS: _____





MOTOROLA INC.

Microcomputer Division
2900 South Diablo Way
Tempe, Arizona 85282
P.O. Box 2953
Phoenix, Arizona 85062

Motorola is an Equal Employment
Opportunity/Affirmative Action Employer

Motorola and  are registered
trademarks of Motorola, Inc.

22171-4 PRINTED IN USA 3-90 IRONWOOD LITHO 9852-B 2,000
marc.retronik.fr