

01-11-61 BELVIN

PATSI — A Block Diagram Compiler for TX-2

Programming Aid To System Investigation

PATSI is a TX-2 compiler for system simulation. The simulation of a system — composed of elements like filters, adders, multipliers, gates, delays and the like — can be easily programmed from the block diagram of the system. A useful feature is the ability to connect a scope to any or all of the waveforms in the system, and observe the progress of the simulation. The user may also interact with his system through the use of various knobs and switches on the TX-2 console.

PATSI has been used in the simulation of several speech-compression devices, and has considerably lessened the burden of programming them.

A typical PATSI statement (one line of typing) describes one block or element in the block diagram. It must give the element a name, or tag; it must tell what type of element the block is; and it must specify the parameters of the block, such as the input(s), gain, frequencies, etc.

TAG → ELEMENT TYPE | PARAMETERS

For example,

Z → ADDER | X, Y, W13

describes an element called Z whose output is the sum of its inputs. These inputs are the outputs of the elements called X, Y, and W13.

The tag serves three purposes. It identifies the line in the PATSI program, it serves as the name of the element, and it is the name of the output of the element.

For a given element type, i. e., COSINE GENERATOR, ADDER, DELAY, the form of the statement, i. e., the order and meaning of the parameters, is found in the "DICTIONARY," along with the limitations and restrictions of the particular block. The dictionary form of ADDER, for example, is

ADDER | in1, in2, in3,

The last line of every program is "DONE."


The following points should be kept in mind in the specification of parameters as numbers:

1. A number typed will be treated as base 8 (instead of base 10) unless followed by a period. Thus, when we mean a number to be decimal system, as we usually

do, it is followed by a period.

2. A number typed is treated as an integer unless preceded by a period. Mixed numbers are not allowed.

3. A collection of bits in a register has no intrinsic numerical value until the position of the decimal point (binary point) is specified. The binary point position must be specified or assumed before a collection of bits can be called equal to a number. In rule 2, "treated as" an integer means that the binary point in the register is taken to be after the least significant bit. "Treated as" a fraction means the binary point is considered to be in front of the most significant bit. Thus, typing .5. results in the same collection of bits as typing 17179869184. (which is 2^{34}). The binary representation of each is



4. Once a number has been represented in a register as a collection of bits, the location of the binary point is lost. However, each element will deal with parameters as if the decimal point were where it is expected. Thus, GAIN expects an integer, whereas ATTENUATE expects a fraction. Where the DICTIONARY does not suggest a specific form for the parameter, the element probably can operate on the number in the register without needing to know where the binary point is. In this case, it will assume that the binary point in the parameter register is in the same position as the binary point in the waveform register. For example, CLIP | in, .5. > .25. is exactly equivalent to

$$\text{CLIP | in, } \int 17179869184. > 8589934592.$$


5. Register addresses are most easily specified as octal integers (as 377723).

Lights and Meanings

When the system simulated runs into trouble such as machine overflow, or when the system does something which results in an impossible situation, such as presenting the square root taker with a negative input, certain lights may be lit up to warn the user. Only the lights mentioned below are used. Other troubles may not be detected.

<u>Light Number</u>	<u>Meaning</u>
1	Output has filled core region allotted to it.
2	Modulator output has clipped.
3	Gain output has clipped.
4	Divider output has clipped.
5	Tried square root of negative quantity.
6	Not used.
7	Overflow for adder or difference.
8	Not used.
9	Not used.

Example:



Let the sampling rate be 10000/sec. The PATSI program is:

CG → COSINE GENERATOR | .01., .003.

FWR → FULL WAVE RECTIFIER | CG

FL → RLC POLE | FWR, .003., .02.

S → SCOPE | FL, 377730

DONE

ORDER OF COMPILED PROGRAM SAME AS ORDER OF
SYMBOLIC PROGRAM

PATSI Dictionary

I. Elements - the number in parenthesis is the page on which a description of the element may be found.

- (9) ADDER
- (9) ATTENUATE
- (10) BAND PASS FILTER
- (11) CLIP
- (12) CONTROLLED OSCILLATOR (square wave)
- (10) CONVOLVE
- (7) COSINE GENERATOR
- (9) DELAY
- (9) DIFFERENCE
- (11) DIVIDER
- (10) EXPOSINE ($h(t) = e^{-\alpha t} \sin \beta t$; $H(S) = \frac{\beta}{(s+\alpha)^2 + \beta^2}$)
- (11) FULL WAVE RECTIFIER
- (9) GAIN
- (11) GATE
- (11) GREATER OF
- (11) HALF WAVE RECTIFIER
- (7) INPUT (from core memory)
- (9) INVERTER
- (11) LIMITER
- (11) MODULATOR (multiplier)
- (7) NOISE GENERATOR
- (12) ONE SHOT (monostable multivibrator)
- (8) OUTPUT (to core memory)
- (11) PEAK DETECTOR
- (7) PERIODIC INPUT (from core memory)
- (10) RC POLE ($h(t) = \alpha e^{-\alpha t}$; $H(S) = \frac{\alpha}{s + \alpha}$)
- (10) RLC POLE ($h(t) = e^{-\alpha t} \cos \beta t$; $H(S) = \frac{s + \alpha}{(s+\alpha)^2 + \beta^2}$)
- (10) RLC ZERO ($H(S) = \frac{(s+\alpha)^2 + \beta^2}{\beta}$)
- (12) SAMPLE AND HOLD

- (8) SCOPE
- (9) SCOPE SYNC
- (12) **S**QUARE ROOT
- (12) SWITCH
- (7) VARIABLE RATE PULSER (hand controlled)
- (8) XYSCOPE
- (11) ZERO CROSSING PULSER

II. Control Statements - these are not elements, although they may relate to them.
The parenthesis again contain page numbers.

- (13) BRANCH UNLESS
 - (13) BREAK
 - (7) CHANGE COSINE FREQUENCY
 - (10) CHANGE EXPOSINE
 - (10) CHANGE RC POLE
 - (10) CHANGE RLC POLE
 - (10) CHANGE RLC ZERO
 - (13) MULTIPLY T BY
 - (13) RETURN
- } for moveable poles and zeros

3 3 DEFINE

3 3 DEF → ELEMENT | in1, in2, ...
X → Output Element | inj, ink, ...
Y → Other Element | in 0, in m, ...
!
3 3 END

INPUT | $\alpha \rightarrow \beta$

*use S-memory for Input/output
up to 130,000*

The output of this block at successive sampling times is the contents of successive registers of core memory.

$\alpha = \text{first}$ } Register of the area of core memory containing the desired
 $\beta = \text{last}$ } input waveform.

If the data is to be configured, the number of the configuration is superscripted after β , e. g., INPUT | 1 \rightarrow 100000¹²

When $\alpha \rightarrow \beta$ is used up (after $(\beta - \alpha)$ samples), we go to MKIV.

PERIODIC INPUT | $\alpha \rightarrow \beta$

This differs from the above only in that when $\alpha \rightarrow \beta$ is used up, we return to α . Thus the waveform in $\alpha \rightarrow \beta$ is repeated endlessly.

COSINE GENERATOR | F, M

F = cosine frequency as a fraction of the sampling frequency.

M = amplitude. It should be large, or the difference equation used will not be effective.

F should be greater than .00003.

The output of this block is a sample of $\cos 2\pi F/F_s t$. The corresponding sine wave ($\sin 2\pi F/F_s t$) is found at $X + 2$ where X is the tag of the cosine generator.

NOISE GENERATOR

No parameters. The output is a pseudorandom uniformly distributed noise sequence.

VARIABLE RATE PULSER | M

The output is normally 0. It is replaced with a one sample pulse of amplitude M periodically. The repetition rate is given by the contents of the left half of the KNOB.

$$\text{pulse frequency} = \frac{\text{KNOB}_{3,4}}{4\,000\,000} \times \text{sampling frequency.}$$

really

$$\frac{\text{KNOB}_{3,4}}{2^{19}}$$
$$= \frac{\text{KNOB}_{3,4}}{\frac{1}{2} \times 10^6} ?$$

CHANGE COSINE FREQUENCY | X, ω

X is the tag of the cosine generator affected. ω is the tag of an element whose

output is to control the frequency of X. The output of ω is taken as a fraction of the sampling frequency.

This operation is slow and should be done only once per several sampling times if possible.

OUTPUT | in, $\alpha \rightarrow \beta$

This element allows the waveform at "in" to be saved in core memory. α and β are as for INPUT. Configuration is allowed. α and β must be in S memory ($\alpha < \beta < 200000$). When $\alpha \rightarrow \beta$ is used up, new samples are ignored, and push button 1 lights up.

SCOPE | in, CT

in = tag of element whose output is fed to the scope.

CT = control toggle, used as follows:

4. 10 $\left\{ \begin{array}{l} 0 \text{ show waveform} \\ 1 \text{ do not show waveform} \end{array} \right.$

Q3 - sweep frequency. The number of samples corresponding to the scope face is given by $\frac{100000_8}{Q3}$.

Q2, Q4 are amplitude controls. Gain of scope = $.(Q2) \times 2^{(Q4)}$.

Q1 = vertical position control.

If several scopes are used, all the sweep rates are added together. Good practice is to set all but one to zero so that sweep rate control is by only one toggle register. (See scope sync.)

XYSCOPE | x, Cx, y, Cy

x = tag of horizontal input.

y = tag of vertical input.

Cx = Control toggle for horizontal input, Cy = control toggle for vertical input, as follows:

4. 10 as for SCOPE

Q2, Q4 as for SCOPE

Q1 = horizontal position control for Cx, vertical position control for Cy.

Q3 - not used.

SCOPE SYNC | $X > CT$

The output of X, and control toggle CT are used to control the scope as follows:

$$4. 10 \text{ of } CT = \begin{cases} 0 & \text{no sync} \\ 1 & \text{see below} \end{cases}$$

If the scope trace has not reached the end of the screen nothing happens. If the scope trace has reached the end of the screen, the scope is turned off until the output of X is greater than the number in CT. When this happens, the scope is turned on again, and the trace reset to the left side of the scope face.

DELAY | in, N

The output of this element is the same as the output of "in" but delayed by N sampling intervals. N is a positive integer. DELAY uses some memory from 215777 down, as necessary.

GAIN | in, M

The output is the same as the output of "in" but with a gain of M. M is an integer, positive, negative, or zero. If the product is too big, ± 377777777777 is used, and push button 3 is lit.

ATTENUATE | in, k

Like GAIN, but k is a fraction, positive, negative, or zero.

The combination of GAIN and ATTENUATE can give any fixed multiplier.

INVERTER | in

A gain of -1.

ADDER | in1, in2, in3,

The output is the sum of the input waveforms. Overflow is detected and indicated by lighting push button #7, but not corrected. The number of inputs is limited to 12.

DIFFERENCE | in1, in2

The output is (in1) - (in2). Overflow is as for ADDER.

RC POLE | in, F

Sampled data equivalent of $H(S) = \frac{\alpha}{S + \alpha}$. Here F is α divided by the sampling frequency.

RLC POLE | in, F, G

Sampled data equivalent of $H(S) = \frac{S + \alpha}{(S + \alpha)^2 + \beta^2}$. Here

F is α divided by the sampling frequency.

G is β divided by the sampling frequency.

EXPOSINE | in, F, G

Sampled data equivalent of $H(S) = \frac{\beta}{(S + \alpha)^2 + \beta^2}$ α and β related to F, G as

in RLC POLE.

RLC ZERO | in, F, G

Sampled data equivalent of $H(S) = \frac{(S + \alpha)^2 + \beta^2}{\beta}$ α, β related to F, G as in RLC POLE.

CONVOLVE | in, $\alpha \rightarrow \beta$

α is the first and β is the last register of an area of core memory containing the function to be convolved with the waveform at "in." This is brute force simulation of filters, and is very slow. Some memory is used from 215777 down as needed.

BAND PASS FILTER | in, F1, G1, F2, G2,

A cascade of up to 6 RLC Poles. In addition to the theoretical delay, there is a delay of one sampling interval for each RLC POLE used after the first.

CHANGE RLC POLE | X, α, β
CHANGE EXPOSINE | X, α, β
CHANGE RLC ZERO | X, α, β
CHANGE RC POLE | X, α

These permit moveable poles and zeros. α and β are tags of control elements, and X is the tag of the element whose poles or zeros are to be moved. The output of α corresponds to F and the output of β corresponds to G.

These are slow, and should be used in conjunction with "MULTIPLY T BY | N" when possible.

GATE | in, C in

"in" is the waveform to be gated. C in is the control waveform.

$$\text{output} = \begin{cases} 0^- & \text{Cin} \leq 0 \\ (\text{in}) & \text{Cin} > 0 \end{cases}$$

GREATER OF | in1, in2

The output is the greater of the two inputs.

HALF WAVE RECTIFIER | in
FULL WAVE RECTIFIER | in

These are self-explanatory. The HALF WAVE output is 0^- for negative input.

ZERO CROSSING PULSER | in, M

The output is 0^- except following a zero crossing when it is M. The direction of the zero crossing is not noted.

PEAK DETECTOR | in, M

The output is normally 0^+ . Following a positive peak (\wedge), the output is a pulse of height M. Following a negative peak (\vee), the output is a pulse of height -M.

LIMITER | in, M

$$\text{output} = \begin{cases} M, \text{in} \geq 0^+ \\ -M, \text{in} \leq 0^- \end{cases}$$

CLIP | in, T > B

$$\text{output} = \begin{cases} T, \text{in} \geq T \\ \text{in}, T \geq \text{in} \geq B \\ B, B \geq \text{in} \end{cases} \quad \text{T and B are fixed levels, with } T > B.$$

MODULATOR | in1 x in2
DIVIDER | in1/in2

The output of MODULATOR is the product of the inputs, scaled appropriately. The product of fractions is scaled 17. places to the left. The product of integers are scaled 19. places to the right. DIVIDER is the inverse, so a ratio of fractions is

scaled 17. places to the right, and a ratio of integers is scaled 19. places to the left. Outputs which are too large are replaced by ± 37777777777 and push button #2 for the modulator or #4 for the divider are lit.

SQUARE ROOT | in

The input is treated as a fraction. Thus $\sqrt{in} \geq in$. If (in) is negative, the square root of the magnitude is taken, and push button #5 is lit.

SWITCH | Cin, POSin, NEGin

The output is taken from $\begin{cases} POSin & Cin \geq 0^+ \\ NEGin & Cin \geq 0^- \end{cases}$

ONE SHOT | Sin, M, ONTIME

This has two states. In the off state, the output and next state are:

$\begin{cases} 0^- \text{ and off if } Sin \leq 0 \\ M \text{ and on if } Sin > 0 \end{cases}$

ONTIME ≤ 2 ?

In the on state, the output and next state are:

$\begin{cases} M \text{ and off if the ON state has lasted "ONTIME" sampling intervals.} \\ M \text{ and on if the ON state has not lasted "ONTIME" sampling intervals.} \end{cases}$

ONTIME is an integer greater than 0.

SAMPLE AND HOLD | in, Cin

Output = $\begin{cases} (in), & Cin > 0 \\ \text{last output}, & Cin \leq 0 \end{cases}$

CONTROLLED OSCILLATOR | in, M

The output is a square wave of amplitude M and frequency given by the waveform at "in," according to the formula

$$f = \frac{\cdot(in)}{2} \times \text{sampling frequency}$$

BREAK
 ⋮
 RETURN

These are used together. A conventional program placed in between will be executed once each time around the loop.

MULTIPLY T BY |N

The program or elements following this line are changed or performed only once every N times around the loop. Thus, they seem to have a sampling rate of $\frac{F_s}{N}$, or a sampling interval of NT. N is a positive integer. *Sampling rate can not be divided subsequently. See below.*

These may be nested so that program parts following two of these statements are looked at every MxN times around the loop.


BRANCH UNLESS | F = α , → X

The simulation will interrupt the normal sequence of control and proceed to line X, except if the output of F is equal to α .

For example, to show a dashed line representation of a function on the scope:

MX → COSINE GENERATOR | F, .1
 BRANCH UNLESS | X = 100, → X
 SCOPE | Y, CT
 X → LIMITER | MX, 100

PS - This assumes that "sweep rate" is given by some other scope which is looked at every time around the loop.



∴ goes thru Program 2 first time.

```

REP STARTΔ→SSΔγ
STARTΔ→1STE BACKΔ **SAVE MARK 4 RETURN ADDRESS
      RFD60ΔBEGIN
INS SKIPNSEQA
      REX47INPUTΔγ **INITIALIZE SEQ 47
      IOS4730000 **CONNECT MISC INPUTS
INS DSALΔγ
INPUTΔγ→ STE P **SEQ 47 START POINT. SAVE E.
      hTSD XXΔγ
      3STE #+1
1IOS7530000 **SET LIGHTS = INPUT BUTTON
SKZ1.9XXΔγ **BUTTON 9 MEANS QUIT
      JMP QUITΔγ
      SKZ1.8XXΔγ **BUTTON 8 MEANS PRINT, IF MACRO USED
DUMPΔγ→ JMP #+1 **RESET BY DUMPΔ MACRO IF USED
      LDE P
      JPD INPUTΔγ **RETURN TO PATSI
QUITΔγ→ IOS6020000 **DISCONNECT SCOPE AND LOWER FLAG
      IOS6040000
QUIT1Δ→ RFD70#+1
      REX47INPUTΔγ **RESET SEQ 47 COUNTER
BACKΔ→ JPQ ## **RETURN TO MARK 4
END

```

33 REP CONTINUE+4 αβγ → RETURN

Δ OREG

STARTD →

SSD →

NOSYNCD →

33 RC

↑ FULLSCOPY
 ↓ SCOPY

200024
 25
 26
 51
 52
 53
 54
 55
 56
 77
 60
 61
 117
 124
 129
 130
 141
 151
 152
 166
 202

CON 1
 1
 CON 4
 CON 5
 604 253 33 0333
 -43,
 -1,
 26848636414.

S WGEN DY
 LIMIT DY
 OVADAY

[17,
 MODULAY
 ATTENDY

[CON CON
 SAVDY | 0 → 39., X1
 SAVDY | 40. → 1039., Y1
 DD → ~~DD~~

DD →
 :
 :

```

200000|000000 200204|
200000|301260 200242|
001|301712 600335|
002|430601 600337|
003|001600 377604|
004|022400 200350|
005|007700 200024|
006|004700 200002|
007|031702 200041|
200010|001260 200012|
011|001660 600051|
012|301712 600335|
013|140500 200020|
014|002400 377610|
015|007700 600333|
016|004600 200002|
017|101600 200350|
200020|001260 200001|
021|001660 600051|
022|021702 200041|
023|430601 600337|
    
```

ΔORIG|
STARTΔ→
SSΔY→

P

```

RFD 60 ΔBEGIN
SKN 4.10 *CONΔ2
3JPX CON *CONΔ4
DPX A
2LDA SNIP
SUB { FULLSCOPEΔY}
JNA SSΔY+1
MKN 4.2 {SCOPEΔ}+13
REX 60#+2
DPX 60|CON 1
SKN 4.10 *CONΔ2
JPQ NOSYNCAΔY
LDA E
SUB *CONΔ0
JPA SSΔY+1
10DPX SNIP
REX 60 SSΔY
DPX 60|CON 1
MKZ 4.2 {SCOPEΔ}+13
3JPX CON *CONΔ4
    
```

** Reset, Laine flag + dismiss (seg 0) - go to ΔBEGIN in sequence 60.

200041
200026
12
41

NOSYNCAΔY→

FFRC

```

200024|000000 773777|
025|000000 000000|
026|002400 600333|
027|201712 600335|
200030|000500 200043|
031|117600 377610|
032|007200 377610|
033|366700 377610|
034|352400 377610|
035|306700 200025|
036|227000 200350|
037|216700 377610|
200040|213400 200350|
041|405700 377604|
042|430601 600337|
043|352400 377610|
044|306700 200025|
045|227000 200350|
046|216700 377610|
    
```

```

FULLSCOPEΔY
0
SCOPEΔ
LDA *CONΔ0
SKZ 4.10 *CONΔ2
JMP #+13
11MUL E
SAB E
36ADD E
35LDA E
30ADD { 0}
22SCA SNIP
21ADD E
21STA SNIP
ATSD A
3JPX CON *CONΔ4
35LDA E
30ADD { 0}
22SCA SNIP
21ADD E
21STA SNIP
    
```

** SCOPE (iz, TCR, gives in, {SCOPE3}, TCR

4321

** CONFID 36 → 32.14
43.21
4.3.2.1
21.43
43.21

** X coord : 4.9-3.9
Y coord : 2.9-1.9

- (left centered)
- signed 1's complement nos.

200050|430601|600337|
 051|000001|000001|
 052|000000|000001|
 053|000001|000004|
 054|000001|000005|
 055|604353|330333|
 056|734000|000000|
 057|776000|000000|
 200060|310023|327046|

3JPX CON*CONΔ4

CON 1
 1

CON 4

CON 5
 604353330333

* CONFIGURATIONS

-43,

-1,

26848636454*

SWGENDY

REX 60#+20

DPX 60|CON 1

LDA CON 3

MUL { 26848636454* }

JPQ COSAΔ

1REX 60 2

MUL A

ADD A

SUB ALLΔ

1JNX 60#-3

STA CON 3

MUL A

COM A

ADD ALLΔ

JPQ SQRTAΔ

STA CON 4

LDA CON 4

MUL CON 2

STA DΔ

LDA CON 3

MUL CON

SUB DΔ

EXA CON

MUL CON 4

STA DΔ

LDA CON 2

MUL CON 3

ADD DΔ

STA CON 2

5JPX CON*CONΔ6

LIMITΔY

LDA CON 3

SKZ 4.9*CONΔ2

COM A

STA

061|001260|200101|
 062|001660|600051|
 →063|002401|000003|
 064|007600|200060|
 065|140500|200351|
 066|011260|000002|
 067|007600|377604|
 200070|006700|377604|
 071|007700|200464|
 072|410760|200067|
 073|003401|000003|
 074|007600|377604|
 075|005600|377604|
 076|006700|200464|
 077|140500|200377|
 200100|003401|000004|
 101|002401|000004|
 102|007601|000002|
 103|003400|200202|
 104|002401|000003|
 105|007601|000000|
 106|007700|200202|
 107|005401|000000|
 200110|007601|000004|
 111|003400|200202|
 112|002401|000002|
 113|007601|000003|
 114|006700|200202|
 115|003401|000002|
 116|450601|600341|

117|002401|000003|
 200120|201711|600335|
 121|005600|377604|
 122|003401|000002|

123 | 440601 600340 |
 124 | 013000 200126 |
 125 | 031727 200471 |
 126 | 140500 000000 |
 127 | 021000 000000 |

200130 | 002400 600335 |
 131 | 007600 600336 |
 132 | 214600 200140 |
 133 | 214700 200140 |
 134 | 306700 200025 |
 135 | 007200 200127 |
 136 | 003401 000000 |
 137 | 440601 600340 |
 200140 | 031722 200471 |
 141 | 306700 200025 |
 142 | 007200 200465 |
 143 | 006500 200464 |
 144 | 140500 200136 |

145 | 002400 600335 |
 146 | 007601 000003 |
 147 | 003401 000000 |
 200150 | 440601 600340 |
 151 | 000001 000000 |

152 | 001506 600151 |
 153 | 001103 200165 |
 154 | 402000 200476 |
 155 | 003003 000047 |
 156 | 410703 200163 |
 157 | 001203 200162 |
 200160 | 001603 600051 |
 161 | 031721 200471 |
 162 | 420601 600336 |
 163 | 001603 200165 |
 164 | 420601 600336 |
 165 | 777777 777730 |

166 | 001506 600151 |
 167 | 001103 200201 |
 200170 | 402000 200525 |
 171 | 003003 002017 |
 172 | 410703 200177 |

4JPX CON*CONΔ5
 OVADΔY

1STE #+2
 MKN 1.7 CONTINUE
 JPQ

17*,
 MODULΔY

LDA *CONΔ2
 MUL *CONΔ3
 21JPA #+6
 21JNA #+5
 30ADD { 0 }
 SAB { 17*, }
 STA CON
 4JPX CON*CONΔ5
 MKN 1.2 CONTINUE
 30ADD { 0 }
 SAB 44Δ
 DSA ALLΔ
 JPQ #-6

ATTENΔY

LDA *CONΔ2
 MUL CON 3
 STA CON
 4JPX CON*CONΔ5

CON
 SAVΔY | 0 → 39*, X1

ADX 6 | CON
 RSX Δ #+12
 LDE X1
 STE Δ (39*Δ (177777))
 1JNX Δ #+5
 REX Δ #+3
 DPX Δ | CON 1
 MKN 1.1 CONTINUE
 2JPX CON*CONΔ3
 DPX Δ #+2
 2JPX CON*CONΔ3
 (0-39*) V (777777600000)

SAVΔY | 40* → 1039*, Y1

ADX 6 | CON
 RSX Δ #+12
 LDE Y1
 STE Δ (1039*Δ (177777))
 1JNX Δ #+5

173	001203	200176		REX Δ#+3
174	001603	600051		DPX Δ CON 1
175	031721	200471		MKN 1.1 CONTINUE
176	420601	600336		² JPX CON*CONΔ3
177	001603	200201		DPX Δ#+2
200200	420601	600336		² JPX CON*CONΔ3
201	777777	776030		(40*-1039*)V(777777600000)
202	000000	000000	DΔ→	0
203	000000	000000	LASQRTΔ→	0
204	000000	000000	P→	0
205	000000	000000	SQRTOFΔ→	0
206	000000	000000	TSΔY→	0
207	000000	000000	XΔY→	0
200210	000000	000000	i n 7→	0
211	000001	237054		343596•

200212	002400	200241	DSALΔY→	LDA ALΔ2
213	013400	200223		¹ STA RCLΔY
214	003401	000003		STA CON 3.
215	006701	000004		ADD CON 4
216	007700	200052		SUB { 1 }
217	003400	200241		STA ALΔ2
200220	001160	377610		RSX 60 E
221	001600	377604		DPX A
222	140500	200225		JPQ #+3
223	061260	000000	RCLΔY→	SXL 60
224	140500	200227		JPQ #+3
225	003460	000000		STA 60
226	410660	200223		¹ JPX 60 RCLΔY
227	001260	200231		REX 60#+2
200230	001660	600051		DPX 60 CON 1
231	001160	600053		RSX 60 CON 4
232	410760	200234		¹ JNX 60#+2
233	001160	600054		RSX 60 CON 5
234	001660	600053		DPX 60 CON 4
235	002400	600335		LDA *CONΔ2
236	005460	600336		EXA 60*CONΔ3
237	003401	000000		STA CON
200240	460601	600342		⁶ JPX CON*CONΔ7
241	000000	215777	ALΔ2→	DELAY BLOCK
242	000460	030200	ΔBEGIN→	IOS 60 30200
243	001206	000001		REX 6 1
244	001600	200470		DPX TIME
245	342200	200055	SCCONFΔ→	³⁴ SPG { 604 353 330 333 }
246	011202	000061		IREX

Store first usable address for Delay in R(RCLΔY) and set new address in ALΔ2.

** DELAY (min) n is defined by

0
DSAL ΔY
in
0
-n
1-n

normal entry for delay after setup

** Lo intensity, Left raster origin Main Scope

** Set TIME = 0
RSX 0MINUS 8-03