$$
336202
$$

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY <br> LINCOLN LABORATORY 

## TX-2 TECHNICAL MANUAL

## LINCOLN MANUAL NO. 44

## Volume 3

JULY 1961

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the joint support of the U.S. Army, Navy and Air Force under Air Force Contract AF 19(604)-7400.

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

TX-2 TECHNICAL MANUAL
TABLE OF CONTENTS

VOLUME I

```
CHAPTER 1 INIRODUCTORY DESCRIPTION
CHAPTER 2 FUNCTIONAL DESCRIPTION OF TX-2
CHAPTER 3 CIRCUIT LOGIC ELEMENTS
CHAPTER 4 MEMORIES
CHAPTER 5 TIMING AND CONIROL
CHAPTER 6 FUNCTIONAL ORGANIZATION OF THE CONTROL ELEMENT
CHAPTER }7\mathrm{ OPERATION CODES
```

VOLUME II

CHAPTER 8 PULSE AND LEVEL NOTATION
CHAPTER 9 COMPUTER DYNAMICS
CHAPTER 10 CONTROL ELEMENT
CHAPTER 11 MEMORY ELEMENT
CHAPTER 12 PROGRAM ELEMENT
CHAPTER 13 EXCHANGE ELEMENT
CHAPTER 14 ARITHMETIC ELEMENT
CHAPTER 15 IN-OUT ELEMENT

VOLUME III

CHAPTER 16 TIMING CHARTS

## table of CONIENIS

16-1 GENERAL INTRODUCTION
16-2 START-STOP CYCLES
16-2.1 INTRODUCTION
16-2.2 SSC (START-STOP CONTROL)
16-2.3 ADK (ALARM DELAY COUNIER)
16-3 SPECIAL CONTROL CYCLES
16-3.1 INTRODUCTION
16-3.2 CSK (CHANGE OF SEQUENCE COUNTER)
16-3.3 FK (F MEMORY COUNTER)
16-3.4 XWK (X MEMORY WRITE COUNIER)
16-4 PK-QK MEMORY CYCLES
16-4.1 INTRODUCTION
16-4.2 PK CYCLES
16-4.2.1 INTRODUCTION
16-4.2.2 PK TIME CHART
16-4.2.3 MISCELLANEOUS CONTROLS
16-4.2.4 BASIC PK CYCLES
INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)
INSTRUCTION WORD CYCLE (DEFERRED ADDRESS)
INIERMEDIATE DEFERRED ADDRESS CYCLE
ULTIMATE DEFERRED CYCLE
16-4.2.5 MEMORY CYCLES
S MEMORY CYCLE (PKM ${ }^{\text {S }}$ )
I AND U MEMORY CYCLES (PKM ${ }^{T}$ AND PKM ${ }^{\mathrm{U}}$ )
$\mathrm{V}_{\mathrm{FF}}$ MEMORY CYCLE (PKM $\mathrm{VFF}_{\mathrm{FF}}$ )
$\mathrm{V}_{\overline{\mathrm{FF}}}$ MEMORY CYCLE (PKM $\mathrm{V}_{\overline{\mathrm{FF}}}$ )
16-4.3 QK CYCLES
16-4.3.1 INIRODUCTION
16-4.3.2 BASIC QK CYCLES
16-4.3.3 MEMORY CYCLES
S MEMORY CYCLE (QKM ${ }^{\text {S }}$ )
T AND U MEMORY CYCLES (QKM ${ }^{T}$ AND QKM ${ }^{\mathrm{U}}$ )
$\mathrm{V}_{\mathrm{FF}}$ MEMORY CYCLE (PKM $\mathrm{V}_{\mathrm{FF}}$ )
$\mathrm{V}_{\overline{\mathrm{FF}}}^{\mathrm{FF}^{\prime}}$ MEMORY CYCLE (PKM ${ }^{\mathrm{V}} \overline{\overline{\mathrm{FF}}}$ )
16-5 PK-QK INSTRUCTION CYCLES
16-5.1 INTRODUCTION
OPR (04)
IOS
AOP
JMP (05)

JPX (06)
JNX (07)
AUX (10)
RSX (11)
SKX (12)
EXX (14)
ADX (15)
DPX (16)
SKM (17)
LDE (20)
SPF (21)
SPG (22)
LDA (24), LDB (25), LDC (26), LDD (27)
STE (30)
FLF (31)
FLG (32)
$\operatorname{STA}(34), \operatorname{STB}(35), \operatorname{STC}(36), \operatorname{STD}(37)$
ITE (40)
ITA (41)
UNA (42)
SED (43)
JOV (44)
JPA (46)
JNA (47)
EXA (54)
INS (55)
COM (56)
TSD (57)
16-6 PK-QK-AK INSTRUCTION CYCLES
16-6.1 INTRODUCTION
CYA (60), CYB (61), CAB (62), SCA (70), SCB (71), SAB (72)
NOA (64), NAB (66)
DSA (65)
ADD (67), SUB (77)
TLY (74)
DIV (75)
MUL (76)

This chapter is a compilation of all the computer timing charts. The pulse and level notation used on these charts is described in Chapter 8. The timing charts vary in format and content, but generally they are arranged to show the events initiated by the various counter time levels. To facilitate their use, the charts have been arranged in the following groupings:


Generally it is necessary to examine one or more charts from each of the above groups in order to see the overall activity taking place in the execution of an instruction. For example, suppose a LDA is executed. First the PK Memory Timing Chart is examined to determine the events taking place during the instruction memory cycle. Since XWK is started during the PK memory cycle, the XWK timing chart is also examined. Next the QK Memory Timing Chart is examined to determine the events taking place during the operand
memory cycle. Since FK is started during the QK Memory cycle, the FK timing chart is also investigated. The operand instruction logic (as distinct from the operand memory logic) is found on the LDA Instruction Timing Chart. This too is examined. In this way a composite picture of the activity taking place during a LDA is obtained.

A brief description of the significance of the logic found on the timing charts accompanies each timing chart. In the case of the Instruction Timing Charts, the description has been supplemented with diagrams showing the significant data transfers, logic nets, etc. Some of the Instruction Timing Charts have also been illustrated with specific numerical examples. The intent is to bring out the general and special features of each counter and $O P$ code.

## 16-2 START-STOP CYCLE

## 16-2.1 INIRODUCTION

There are two closely integrated systems that influence the starting and stopping of the computer. These are the start-stop control system and the alarm processing system.

The start-stop control system is basically a complex synchronizer for the start-stop console pushbuttons. The heart of the alarm processing system is the $A D K$ counter. ADK time levels are also used in the start-stop control system.

These two systems individually and jointly generate control levels which become inputs to the Control Element. The Control Element then directly controls the starting and stopping of the computer.

The computer can operate in any one of three push button modes:

1) Low speed repeat ( $\mathrm{LSR}^{1}$ )
2) Iow speed push button ( LSPB $^{1}$ )
3) Hi speed $\left(\mathrm{LSR}^{\mathrm{O}} \cdot\right.$ LSPB $^{\mathrm{O}}=$ hi speed $)$

The effect of depressing the START button depends on which of the three push button modes the computer is operating in and the condition of the alarm system. However, the effect of depressing the STOP button is always the same, i.e., it is independent of the push button mode.

Start. Pressing the START button sets the START ${ }_{1}$ flip-flop in the START synchronizer and the STOP $_{1}$ flip-flop in the STOP synchronizer. The next alpha ( $\alpha$ ) pulse, after these flipflops are set, sets the $\operatorname{START}_{2}$ flip-flop to ONE. $\operatorname{START}_{2}^{1}$ enters as a factor in all the interlock start conditions, i.e., in the PI ${ }^{\text {START }_{1}, ~ P I ~}{ }^{\text {START }} 2$, QI $^{\text {START }}$ and CSI ${ }^{\text {START }}$ levels. The following alpha pulse (the pulse after the one which set START ${ }_{2}$ ) clears the STOP $_{2}$ flip-flop if the computer is not in the low speed repeat mode, i.e., if LSR ${ }^{0}$. If the computer is in the low speed repeat mode $\left(L S R^{1}\right)$, then the $S T O P_{2}$ flip-flop is cleared by LSO. $\operatorname{STOP}_{2}^{0}$ clears all the stop flip-flops, i.e., PKS ${ }_{1} \mathrm{PKS}_{2}, \mathrm{QKS}$ and CSKS. These stop flip-flops enter into the interlock start conditions, i.e., $\mathrm{PKS}_{1}^{0}$ is a factor in the $P I^{S T A R T} 1$ level, etc. $P K S_{1}^{0}, \mathrm{PKS}_{2}^{0}, Q K S^{0}, \operatorname{CSKS}^{0}$ and $\operatorname{START} 1_{2}^{1}$ represent essentially all the control levels going to the Control Element from the start stop system.

Note that when $\operatorname{START}_{2}^{0}$, the STOP IO Unit level is generated. This level stops all freerunning IO Units.

Stop. Pressing the stop button clears the $\operatorname{START}_{1}$ flip-flop. (START ${ }_{1}$ is also cleared by the occurrence of a SYNC alarm or an AL level when the AUTO START switch is turned on). The $\operatorname{START}_{2}$ flip-flop is cleared by either $\operatorname{START}_{1}^{0}$ or AL. $\operatorname{START}_{2}^{0}$ immediately turns off all the interlock start levels.

If the computer is in either of the low speed modes, the $\mathrm{STOP}_{2}$ flip-flop is set 0.4 microsecond after it is cleared. When STOP $_{2}^{1}$, the stop switches on the console, i.e., STOP ON CSK, STOP ON QK, etc., are used to set the stop flip-flops, i.e., PKS, PKS ${ }_{2}$, etc. In this way, only the interlock start levels selected by the console switches are turned off. The computer now stops only when it needs one of the selected levels in order to proceed.

If the computer is in the low speed push button mode (LSPB), the START button must be depressed in order for the computer to proceed, because in this case the START button clears $\mathrm{STOP}_{2}$.

## 16-2.3 ADK (ALARM DELAY COUNTER)

ADK controls the alarm processing system. One of its major functions is to convert asynchronous inputs into synchronous alarm control levels which can be used by the central computer.
$A D K$ is a modified two stage Gray code counter. It is modified in the sense that two delay units $\left(A L D_{1}\right.$ and $\left.A L D_{2}\right)$ are an integral part of the counter's logical circuitry.

The counter starts only when an unsuppressed alarm occurs or when the SYNC SYSTEM STOP level is generated. Such an occurrence, as indicated by the presence of the AL level, triggers the $A L D_{1}$ delay unit. $A L D_{1}^{1}$ in turn places the counter in the Ol state. The counter stays in this state until $A D_{1}$ times out synchronously. During this period a level is generated for the CHIME ON UNSUPPRESSED ALARMS.

At the end of the period $\left(A L D_{1}^{0}\right)$, the counter goes into state 11 and $A L D_{2}$ is triggered. During this delay a preset level for the Control Element ( $\xrightarrow{\mid P R E S E T} C E)$ is generated if the AUTO START and PASOFA (Preset And Start Over After Alarm) switches are on. The flag in sequence 00 is also raised if the PASOFA switch is on.

After the delay is over $\left(A L D_{2}^{0}\right)$, the counter will remain in state 11 unless the AUMO START switch is turned on or until the CLEAR UNSUPPRESSED ALARMS push button is depressed ( $C A_{1}^{1}$ ). From state 11 the counter proceeds to state 10 at which time all the unsuppressed alarms are cleared.

Pressing the START button has no effect unless ADK is in state 00 . If an unsuppressed alarm has occurred and the AUTO START switch is not on, then ADK remains in state 03 until the CLEAR UNSUPPRESSED ALARM button is pushed. Note that the CALACO button first clears the unsuppressed alarms and then generates a START pulse.

$\square$
-


## 16-3.1 INTRODUCTION

The timing charts in this section cover the events initiated by three special purpose counters. These counters are CSK, FK and XWK.

The FK and XWK counters control the $F$ and $X$ Memory systems, respectively. FK controls the read-write process in the F Memory, while XWK controls the write process in the X Memory (the read process is controlled by PK and CSK time levels). By having these processes controlled by independent counters, it is possible to initiate the processes at several different $P K, Q K$ and CSK times. Normally the XWK counter is started in $P^{14 \alpha}$ and FK in $Q K^{00 \alpha}$.

The CSK counter has a double function. It controls the events that occur during a change of sequence, and is also used as a delay synchronization counter in the PK waiting states.

CSK is a modified four stage counter. It counts in states 00 through 07 , when $\mathrm{CSK}_{4}^{\mathrm{O}}$ and in states 08 through 11 , when $\operatorname{CSK}_{4}^{1}$. In the first instance, CSK is interpreted as the change of sequence counter (CSK); and in the second instance, as the delay synchronization counter (DSK).

CSK cannot start unless the CSI ${ }^{\text {START }}$ condition is generated. On the other hand, DSK cannot count (assuming $\mathrm{CSK}_{4}^{\perp}$ and PK is in one of the waiting states, i.e., $\mathrm{PK}^{\mathrm{OD}}, \mathrm{PK}^{\mathrm{O2}}$ or $\mathrm{PK}^{23}$ ) unless XWK is in its 00 resting state.

Change of Sequence. When CSK starts it transfers the address of the next program counter from the output of the $J$ Coder into $N_{j}$. Two possibilities exist:

1) If the selected register is number 00 , then a ZERO is placed in $X$ and the contents of TSP is placed in $N_{2,1}$. XAS is cleared in this case so that the $X$ Adder (XA) contains the content of $\mathrm{N}_{2,1}$, i.e., TSP.
2) If the selected register is not register number 00 , XAS is set and the content of the selected X Memory register is then read into X. Since $N_{2,1}$ was previously cleared, the sum formed in the X Adder is just the content of X .

In either case, the $X$ Adder contains the value of the new program counter. The contents of $K$ and $N_{j}$, representing the numbers of the old and new program counters, respectively, are saved in E. In CSK ${ }^{33}$, the content of $K$ and $N_{j}$ are interchanged. The flag of the Trapping Sequence is also raised at this time if the 2.9 bit of the new program counter is a ONE and the mode of the Trapping Sequence asks for this information. In $\mathrm{CSK}^{\mathrm{O}}{ }^{4} \alpha$, the value of the new program counter is copied into $P$, while simultaneously the value of the old program counter is copied into both $X$ and $E_{2,1}$.

The value of the old program counter (now in X ) is stored in the X Memory register specified by $\mathbb{N}_{j}$ ( $N_{j}$ now contains the address of the old program counter) by starting the XWK counter in $\operatorname{CSK}^{04 \alpha}$. X is also cleared at this time.
$\mathrm{PI}_{3}$ is cleared in $\mathrm{CSK}^{04 \alpha}$, and in $\mathrm{CSK}^{05 \alpha}$ the flag of sequence number 00 is cleared if the new sequence is sequence number 00 .

Finally in $\operatorname{CSK}^{07 \alpha}$ a certain amount of logic is performed which takes further into account the requirements of the Trapping Sequence. The information in $E$ is placed in $M$. If a change to the Trapping Sequence has just occurred, because of a trap on the 2.9 bit of a program counter, the content of $M$ is simultaneously placed in $E$. The content of $M$ represents information left over from the previous CSK cycle. If the CSK cycle is one in which a trap on the 2.9 bit of the new program counter occurs, then this is indicated in $\mathrm{CSK}^{7}{ }^{7 \alpha}$ by the $\mathrm{SS}{ }^{\mathrm{CH} R E Q}$ level and causes $\mathrm{PI}_{3}$ to be set. The fact that $\mathrm{PI}_{3}$ is set causes
the current CSK cycle to be followed immediately by another CSK cycle.

Delay Synchronization. $\mathrm{CSK}_{4}$ is set whenever the computer is to wait in "limbo" for some interlock condition to change. In this case DSK simply counts from 08 through 11 repetitively. Finally the interlock change will occur and DSK ${ }^{11}$ will sample the desired interlock conditions. At this time $\mathrm{CSK}_{4}$ is cleared and the counter goes into CSK ${ }^{00 \alpha}$.

Each time DSK enters state 11, an IOI clock pulse is fired off (except when either CSK $\mathcal{L}_{4}$ is being cleared or the QK cycle of a TSD is being performed).

In the $\mathrm{PK}^{\mathrm{OO}}$ waiting state, DSK cycles until the flag of a sequence (of any priority) goes up. In the $\mathrm{PK}^{\mathrm{O} 2 \alpha}$ waiting state, DSK cycles until either the Arithmetic Element prediction net (AEI) indicates that the Arithmetic Element will soon be available or, if the previous instruction did not hold, until a sequence with a higher priority wants attention ( PI AE CH SEQ ).

In the $\mathrm{PK}^{23 \alpha}$ waiting state, DSK cycles either until the $\overline{\mathrm{PI}}{ }^{\text {WAIT }}$ level indicates the current instruction can proceed or until some other sequence requests attention via the PI LEAVE SEQ level. Whether this other sequence is a sequence of any priority or one of a higher priority depends on whether the current instruction is a TSD or whether it is an instruction which does not hold, respectively.


## 16-3.3 FK (F MEMORY COUNIER)

FK is used, in conjunction with a pulse delay line, to control the load and store processes involving the thin magnetic film F Memory. In these processes FK time levels (either directly or via a delay line) are used to control the $E$ and $Q K I R_{C F}$ registers and the $F$ Memory read-write process.

FK is used in this manner for two purposes:

1) To read a configuration word into $Q K I R_{C F}$ from the $F$ Memory register. In this case FK runs from $\mathrm{FK}^{\mathrm{OO}}$ to $\mathrm{FK}^{\mathrm{O}}$. This occurs in all the operand type instructions (except the F Memory instructions themselves). In these instructions FK runs during the QK cycle. $F K$ is also used to read out a configuration word during JPA, JNA and JOV. These are non-operand type instructions and FK runs in them during the PK cycle.
2) To execute the F Memory instructions themselves. In the case of FLF and FLG, FK reads out the content of the specified F Memory register(s) into the E register. Conversely, in the case of SPF and SPG the specified F register(s) are loaded from $E$. The execution logic of these instructions require that FK permute the content of E. (See discussion of FLF, FLG, SPF and SPG Instruction Time Charts.)

STARTING CONDITIONS. During most instructions $F K$ is started at $Q K{ }^{00 \alpha}$ when $Q K$ starts. However, for the JA instructions and FLF and FLG, FK is started via the FI interlock and, in the case of SPF and SPG, FK is started in the $Q K$ cycle at $Q K^{13 \alpha}$. Note that, in the case of FLF, QK does not start until the QI START condition is generated at FK $2 \alpha$ when FI is set. Similarly, in the case of FLG, the QI START condition is not generated until $\mathrm{FK}^{07 \alpha}$.

DELAY LINE. FK initiates the F Memory read-write cycle by pulsing the F Memory delay lines in the even numbered FK states, excluding the terminal state of FK. Thus, when only one F Memory cycle is required, the delay line is pulsed only in $F K 00 \alpha$, even though FK runs through states 00,01 and 02 . Similarly, is the case of SPG and FLG, the delay line is pulsed only four times, even though FK runs through states 00, 01, 02, 03, 04, 05, 06, 07 and 08.


## 16-3.4 XWK (X MEMORY WRITE COUNIER)

This counter controls the logic used in writing the content of the $X$ register into the selected $X$ Memory register. The counter does not control the logic used in reading out the contents of a selected X Memory register into X. This is accomplished by the PK or CSK counters.

XWK sets the XW interlock to ONE in XWK ${ }^{2 \alpha}$. This turns the WRITE current on. The XB interlock is cleared to ZERO at XWK ${ }^{02 \alpha}$ indicating that the X register will in 1.6 microseconds no longer be "busy" (XB ${ }^{0}$ ).

The XW interlock is cleared to ZERO in XWK ${ }^{06 \alpha}$. This turns the WRITE current off and effectively ends the $X$ write cycle.

The conditions for starting XWK are discussed in detail in Chapter 10. The interlocking of XWK with other counters is also discussed in Chapter 9.


## 16-4.1 INIRODUCTION

This section covers the PK and QK Memory Timing Charts. All of the instruction, deferredaddress and operand read-write control is found on these charts. The charts also cover much of the interlock control, waiting state logic, In-Out control, alarm control, $X$ Memory control and a variety of miscellaneous control logic.

The PK and QK Memory Timing Charts have very similar formats. All of the memory dependent logic is columnated by memory, e.g., all the S Memory dependent logic is found under $P K M^{S}$ or $Q K M^{S}$, depending on whether an instruction or deferred address word, or an operand word, respectively, is involved. (It is worth noting the similarity of the entries in the corresponding PKM and QKM columns.) A miscellaneous column is included on each chart, and also one or more columns are included showing the basic interlock control.

The PK Memory timing chart covers $\mathrm{PK}^{00}$ through $\mathrm{PK}^{24}$. The basic PKM cycle extends from $\mathrm{PK}^{\mathrm{OO}}$ through $\mathrm{PK}^{22}$. $\mathrm{PK}^{23}$ and $\mathrm{PK}^{24}$ are special time levels used to determine what activity will follow the current PK cycle.

The QK Memory timing chart covers $Q K^{00}$ through $Q K^{31}$. The basic $Q K M$ cycle extends from QK ${ }^{00}$ through $Q K^{31}$. The actual states used depend on the specific instruction. In some cases the basic cycle is extended to accomodate the needs of the instruction logic.

Note that $V_{\overline{F F}}$ is usually referred to as a toggle switch memory, even though it also contains plugboard and other memory registers.


16-4.2.1 INTRODUCTI ON

Unlike QK, there are several basic PK cycles. When PK runs, it can be obtaining an instruction or deferred-address word from memory or it can be computing the final deferred-address. Except in the latter case, some sort of memory cycle is always performed during the running of the PK cycle. During all of these basic PK cycles, certain pulses, such as the IOI clock pulses, $X$ read pulses, etc., are always fired off.

When a new instruction is to be performed, PK first reads an instruction word out of memory. If this instruction does not call for a deferred-address, then PK immediately goes on to do whatever may be called for by the instruction. On the other hand, if a deferred address is called for, PK goes through another cycle, during which it reads out the deferred-address word from memory. If this deferred-address word calls for still another deferred-address word, the cycle is repeated. Finally a deferred-address word is obtained which does not call for another deferred-address word. PK now performs the so called ultimate deferred cycle, during which the final base address is computed. No memory cycle is involved in this step. The final base address is usually modified by two index registers rather than one.

The organization of the PK Memory timing chart reflects basic PK cycles. This is shown by the small chart abstract on the main chart. Three columns are usually examined in order to determine which events are initiated by a given PK time level. The miscellaneous control column is always examined. A decision must then be made whether or not deferred addressing is involved, and if deferred addressing is involved, which of the deferred addressing cycles is involved. After the basic PK cycle has been selected, the appropriate memory column is selected, i.e., $S, T, U, V_{F F}$, or $V_{\overline{F F}}$. The events occurring in any PK time level are then the sum of the events occurring in the selected columns.

16-4.2.2 PK TIME CHART

Initially PK waits in state $\mathrm{PK}^{00}$ until a $\mathrm{PI}^{\text {START }} 1$ level occurs. It then goes through $\mathrm{PK}^{22}$ and in so doing executes the basic PKM memory cycle. If the instruction word, obtained by the memory cycle, calls for a deferred-address, PK goes to $\mathrm{PK}^{00}$ and waits for a $\mathrm{PI}^{\text {START }} 2$ level to occur. (This wait condition also applies to the start of the ultimate deferred cycle.)

If the instruction does not call for a deferred-address, PK will proceed from $\mathrm{PK}^{22}$ to $\mathrm{PK}^{24}$ and then either go back to $\mathrm{PK}^{00}$ or go on to execute a PKEI cycle depending on the instruction. If a PKEI cycle is executed, PK will proceed through $\mathrm{PK}^{31 \alpha}$ and then go back to $\mathrm{PK}^{00 \alpha}$. The various PKEI cycles are discussed under the corresponding instruction headings later.

The specific events taking place while the PK counter is running will now be examined and explained. (The DSK logic will not be discussed since this is covered in detail in the discussion of the CSK timing chart.)

## 16-4.2.3 MISCELLANEOUS CONTROLS

The events discussed here take place in all the basic PK cycles.

The memory on-off switches are sampled in $\mathrm{PK}^{\circ \mathrm{O}}$ if QK is also in the $Q K^{\mathrm{OO}}$ state.
The IOI clock pulses to the IO units are generated in $\mathrm{PK}^{01 \alpha}$ and $\mathrm{PK}^{12 \alpha}$. These pulses are inhibited if the QK cycle of a TSD overlaps the current PK cycle. (See TSD discussion.)

The remainder of the miscellaneous control pulses involve the X Memory system. $\mathrm{PK}^{12 \alpha}$ sets the X busy (XB) interlock and initiates the X read cycle. Normally $\mathrm{PK}^{13 \alpha}$ strobes the contents of XM into X . Under certain conditions, X will be cleared instead of the strobe occurring. For example, this happens if the 00 $X$ Memory register is selected (since this register is thought of as containing ZEROS). X is also cleared by $\mathrm{PK}^{13 \alpha}$ under the following circumstances. If a change of sequence occurs, XPS is set and a program counter is read out of $X_{k}$. After the read out occurs, $X_{k}$ contains nothing of meaning. If an instruction now occurs in which the $N_{j}$ bits select the $X_{k}$ register ( $K^{\text {eq J J }}$ ), $\mathrm{PK}^{13 \alpha}$ will clear X . The $\mathrm{K}^{\mathrm{eq}} \mathrm{J}$ condition will also cause XPS to be cleared in $\mathrm{PK}^{15 \alpha}$. Note that the XWK cycle initiated in $\mathrm{PK}^{14 \alpha}$ or later during the instruction will write something into the $X_{k}$ register. Because of this the next time a $K^{\text {eq } J}$ type instruction occurs, XPS ${ }^{0}$ will be true, X will not be cleared in $\mathrm{PK}^{13 \alpha}$ and XM will be strobed into $X$.
$\mathrm{PK}^{15 \alpha}$ also generates the X parity alarm, if an X parity condition exists ( $\mathrm{XP}_{19}^{\mathrm{ev}}$ ).
16-4.2.4 INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)
As soon as the PI ${ }^{\text {START }} 11$ level is generated, PKA is set and DFA is cleared. (PKA ${ }^{1}$ • DFA ${ }^{0}$ indicate to the address decoding system that PK is executing an instruction word in which the content of P selects a memory register.)
${ }_{P K}{ }^{09 \alpha}$ causes a PSAL alarm, if an illegal memory is addressed by P.

The hold and $O P$ instruction word bits in $N$ are jammed into PKIR at PK ${ }^{12 \alpha}$. Note that $\mathrm{PK}^{11 \beta}$ is the latest time at which the memory register in which the instruction is held is strobed into $\mathbb{N}$.

FI is cleared by $\mathrm{PK}^{13 \alpha}$ for certain instructions whose execution logic makes use of the F Memory during the PK cycle. (See discussion of JOV, JNA, JPA, FLF and FLG.) FLAG $_{42}$ is raised in $\mathrm{PK}^{73 \alpha}$ as part of the meta bit sensing logic of the Trapping Sequence (see Chapter 15).

For the majority of instructions, the X write counter ( XWK ) is started in $\mathrm{PK}{ }^{14 \alpha}$. However for the PKIR ${ }^{\mathrm{XM}}$ instructions, XWK is started in $\mathrm{PK}^{31 \alpha}$ or during a DSK cycle in $\mathrm{PK}^{23 \alpha}$. The $P K I R^{I N D}$ level will be jammed into XAS at $\mathrm{PK}^{14 \alpha}$ in order to determine whether or not the base address of the instruction is to be indexed.

The execution logic of $J P X(06)$ requires that $X$ be complemented at $\mathrm{PK}^{15 \alpha}$. (See JPX discussion.) $\mathrm{PK}^{15 \alpha}$ also causes an OCSAL alarm if PK is trying to execute an instruction with an undefined operation code.

In $\mathrm{PK}^{22 \alpha}$ a number of decisions are made to determine what activity will follow the current PK cycle. If the conditions for waiting are not present (PI WAIT) PK jumps from $\mathrm{PK}^{22 \alpha}$ to $\mathrm{PK}^{24 \alpha}$. If, in addition, an operand is called for by the current instruction, $\mathrm{PI}_{1}$ is set.

If the conditions for waiting are present $(\mathrm{PI}$ WAIT $)$ in $\mathrm{PK}^{22 \alpha}$, either the conditions for leaving the current sequence are also present ( $P I^{\text {LEAVE } S E Q}$ ), in which case PK reverts to $\mathrm{PK}{ }^{00}$ and a CSK cycle occurs, or the conditions for leaving the sequence are not present (PI (PEAVE SEQ), in which case a DSK cycle is initiated and PK goes to the $\mathrm{PK}^{23 \alpha}$ waiting state. (The FLAG dismissing conditions in $\mathrm{PK}^{22 \alpha}$ are discussed in conjunction with the TSD timing chart.)
$\mathrm{PK}^{23 \alpha}$ clears PKA (indicating that the memory cycle is over). PK waits in $\mathrm{PK}^{23}$ examining the DSK logic for a decision as to how to proceed.
$\mathrm{PK}^{24 \alpha}$ jams the hold bit into $\mathrm{PI}_{4}$. If the current instruction does not go through $\mathrm{PK}^{31 \alpha} \overline{(\mathrm{PKIR}}{ }^{\mathrm{DIS})}$, then PK reverts to $\mathrm{PK}^{00 \alpha}$. If the current instruction is not an IOS, the conditions for a change of sequence ( $P I^{C H} S E Q$ ) are examined at the end of the instruction. If these change sequence conditions are present, $\mathrm{PI}_{3}$ is set as part of the CSI START logic. The PKIR ${ }^{\text {DIS }}$ type instructions examine the change sequence conditions again in $\mathrm{PK}^{31 \alpha}$ at which time IOS is included.

INSTRUCTION WORD CYCLE (DEFERRED ADDRESS). This PK cycle is identical to the previous case, except that the instruction word read out of memory calls for a deferred-address word. Hence it is always followed by an intermediate deferredaddress cycle. Once the basic memory cycle ( PKM ) is complete ( $\mathrm{PK}{ }^{00}-\mathrm{PK}^{22}$ ), PK goes back to $P K^{00}$. The memory cycle is essentially the same as the memory cycle for the no-deferred-addressing instruction word cycle. The differences show up in the setting and use of $\mathrm{PI}_{2}$ and $\mathrm{PI}_{5}$.

The latest time at which the instruction is strobed into $N$ is $P K^{11 \beta}$. The defer bit $\left(N_{2.9}\right)$ is examined in $\mathrm{PK}^{13 \alpha}$. If a deferred-address is called for $\left(\mathrm{N}_{2.9}^{1}\right)$, $\mathrm{PI}_{2}$ is set to ONE. Assuming the instruction is defined ( $\mathrm{PKIR}{ }^{\mathrm{DEF}}$ ), $\mathrm{PI}_{5}$ is in turn set to ONE in $\mathrm{PK}^{14 \alpha}$. The conditions $\left(\mathrm{PI}_{2}^{1} \cdot \mathrm{PI}_{5}^{1}\right)$ that require an intermediate deferred-address cycle to follow the current PK cycle have now been set up.

Jamming $\mathrm{PI}_{5}$ into XAS in $\mathrm{PK}^{14 \alpha}$ prevents the base address from being indexed. For this reason the $X$ read-write cycle, while it does occur, doesn't accomplish anything.

At the end of this cycle, as in the previous case, the configuration, hold, and OP code bits of the instruction word are contained in the $P K I R_{C F}$ and $P K I R_{O P}$ registers. The PKIR registers store these bits all through the succeeding intermediate and ultimate deferred cycles (after which they are decoded and used in the normal manner). The output of XA now specifies the address of the first intermediate deferred-address.

INIERMEDIAIE DEFERRED-ADDRESS CYCLE. PK waits in $\mathrm{PK}^{00}$ until the $\mathrm{PI}^{\mathrm{START}_{2}}$ conditions are satisfied. When this occurs, the output of the $X$ Adder is jammed into Q. DFA and PKA are also set in $\mathrm{PK}^{00 \alpha}$ when the $\mathrm{PI}^{\mathrm{START}_{2}}$ conditions are satisfied. PKA ${ }^{1}$. DFA ${ }^{1}$ now indicates that $Q$ contains the address of an intermediate address and that $Q$ can select a memory register.

If the deferred-address strobed into $N$ has a defer bit in the ONE state $\left(N_{2.9}^{1}\right)$, the current intermediate deferred-address cycle will be followed by another intermediate deferred-address cycle. During the first intermediate deferred cycle XAS will be in the ZERO state from PK ${ }^{00}$ through $P^{14 \alpha}$, QKIR ${ }_{C F}$ will be cleared at $\mathrm{PK}^{01 \alpha}$ and the $\mathrm{N}_{J}$ bits will be jammed into $\mathrm{QKIR}_{\mathrm{CF}_{9-4}}$ at $\mathrm{PK}{ }^{06 \alpha}$. XAS is set to ONE by jamming $\mathrm{PI}_{5}$ into XAS in $\mathrm{PK}^{14 \alpha}$. In all the succeeding intermediate deferred-address cycle the content of $Q K I R_{C F}$ will not be altered. The fact that XAS is now set to ONE causes the deferred base address, represented by the base address bits $\left(N_{2,1}\right)$, to be indexed in all the intermediate deferredaddress cycles.

Finally a deferred-address is strobed into $N$ in which the defer bit is a ZERO $\left(\mathrm{N}_{2.9}^{\mathrm{O}}\right.$ ). This causes $\mathrm{PI}_{5}$ to be cleared to $Z E R O$ at $P K^{14 \alpha}$, and the next $P K$ cycle to be an ultimate deferred-address cycle.

Note that in each intermediate address cycle $\mathrm{FLAG}_{42}$ can be raised on the $\mathrm{PK}^{13 \alpha}$ as part of the sense metabit logic of the Trapping Sequence.

ULITMATE DEFERRED-ADDRESS CYCLE. PKA is cleared in the PK ${ }^{00 \alpha}$ state of the ultimate deferred cycle indicating a memory element register will not be strobed into $N$ during this cycle.

PK waits in $\mathrm{PK}^{00}$ for the $\mathrm{PI}^{\mathrm{START}_{2}}$ condition to occur. This condition allows the console stop-start control to control the start of this cycle. When $\mathrm{PI}^{\text {START }_{2}}$ occurs DFA is set to ONE and the output of XA is jammed into $Q$, but these events do not influence the operation of the computer.

The ultimate deferred-address is now formed in $N_{2,1}$ by the following steps. The contents of $E$ is temporarily stored in $M$ and $E$ is cleared. The content of ${ }^{Q K \perp R_{C F}}{ }_{9-4}$ (the original $J$ bits) is then placed in $E_{3.6-3.1}$ and at the same time the output of the $X A$ is placed in $E_{2,1}$.
$N_{4,2,1}$ is cleared and the content of $E$ is loaded into $N$. $N_{J}$ now contains the original J bits, $\mathrm{N}_{2,1}$ contains the deferred-address formed in XA during the previous intermediate deferred cycle, and the remainder of N contains ZEROS. The original $H, C F$, and OP bits, however, are still in $P K I R_{C F}$ and $P K I R_{O P}$. Note that $N$ and $P K I R_{C F}$ and $P K I R_{O P}$ are all set up by $\mathrm{PK}^{13 \alpha}$. The balance of the PK cycle is similar to the corresponding cycle for an instruction word in which there is no deferred addressing. $\mathrm{PK}^{13 \alpha}$ clears $\mathrm{PI}_{2}$ thereby removing the last indication of the deferred addressing cycles.

## 16-4.2.5 MEMORY CYCLES

S MEMORY CYCLE (PKM ${ }^{\text {S }}$ ). Two tapped delay lines are used to set the two read flip-flops $S R_{U}$ and $S R_{V}$. The read current in the memory occurs when both flipflops have been set. The $S R_{y}$ SET delay line is pulsed at $P K^{02 \beta}$ and the $S R_{U}$ SET delay line is pulsed at $\mathrm{PK}^{03 \beta}$.

The write current is turned on by pulsing the $S R_{V}$ and $S R_{U}$ CLEAR delay lines. The $S R_{V}$ CLEAR delay line is pulsed at $P K^{11 \alpha}$ and the $S R_{U}$ CLEAR delay line is pulsed at $\mathrm{PK}^{12 \beta}$. The write current is not actually turned on until both the $S R_{V}$ and $S R_{U}$ flip-flops have been cleared. The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before $\operatorname{SR}_{U}$ is cleared. The write cycle extends from $\mathrm{PK}^{13 \alpha}$ through $\mathrm{PK}^{22 \alpha}$.

The memory word is strobed into $N$ by pulses from the strobe delay lines. This line is pulsed at $\mathrm{PK}^{10 B}$. If the memory word is read out incorrectly $\left(\mathrm{NP}_{38}^{\mathrm{ev}}\right)$, the parity circuits will cause an NPAL alarm in $\mathrm{PK}^{13 \alpha}$.

The reasons for clearing $N_{4,2,1}$ in $\mathrm{PK}^{10 \alpha}$ involve the execution logic for specific instructions rather than the requirements of the basic memory cycle and are discussed elsewhere in the chapter.
$T$ AND U MEMORY CYCLES (PKM ${ }^{T}$ AND PKM ${ }^{U}$ ). The $T$ and $U$ memory cycles are identical and are in fact very similar to the S Memory cycle. However, here the read and write currents are determined by the read and write flip-flops directly.

The $T(U)$ read delay line is pulsed at $\mathrm{PK}^{\circ 1 \alpha}$. Pulses fromthis line both set and clear the $T R(U R)$ read flip-flops. PK then jumps to $P K O q$. The memory register is strobed into N at $\mathrm{PK}^{10 \beta}$. The delay line is tapped so as to set the TINH (UINH) flip-flop before the TW (or UW) flip-flop. At the end of the write time, TW (UW) and then TINH (UINH) are cleared. The other PK Memory logic is identical to that found above under the S Memory cycle description.
$\mathrm{V}_{\mathrm{FF}}$ MEMORY CYCIE (PKM VFF ). This memory cycle has several peculiarities. In the case of the $S, T$ and $U$ memory cycles, the word selected in memory was strobed directly into $N$. In the present case, $N$ is always loaded from $E$. This is done by temporarily storing the content of $E$ in $M$, and at the same time clearing $E$. The selected $V_{F F}$ register is then loaded into $E$. The content of $E$ is then loaded into $N$ and then $E$ is restored by transferring the content of M into $E$.

Certain conditions can cause PK to wait in $\mathrm{PK}^{02}$. If E is busy ( $\mathrm{EB}^{1}$ ), if M is busy $\left(Q B^{1}\right)$ or if the $V_{F F}$ Memory register is in the Arithmetic Element and the Arithmetic Element is currently busy $\left(\mathrm{QB}^{1}+\mathrm{AEB}\right)$, PK must wait in $\mathrm{PK}{ }^{2} \alpha$. (The DSK logic which can occur in $\mathrm{PK}^{2}{ }^{2 \alpha}$ will be discussed in conjunction with the CSK timing chart.)

Note that the content of $N$ does not need to be rewritten in the selected $V_{F F}$ register.
$V_{\overline{F F}}$ MEMORY CYCLE (PKM ${ }^{V} \overline{\overline{F F}}$ ). In this case, the selected $V_{\overline{F F}}$ register is loaded
directly into $N$ without going through $E$ and there is no rewrite cycle. For these reasons, the PKM ${ }^{V} \overline{\mathrm{FF}}$ logic is very simple and consists only of the strobe pulse at $P K^{11 \beta}$.

## 16-4.3 QK CYCLES

## 16-4.3.1 INIRODUCTION

The QK counter runs only during those instructions that have an operand cycle. The counter's basic function is to control the operand word's memory read-write cycle. The QK cycle is always preceded by the associated PK cycle. Once the QK counter starts it always completes the entire operand cycle before another QK cycle can begin. If the operand is stored in the $V_{F F}$ Memory it is possible that QK may have to wait in $Q^{03 \alpha}$ until the interlock conditions for proceeding have been satisfied.

The QK timing chart requires that the contents of three columns be examined to determine what events are initiated in any given QK time level. The Interlock columns, the Alarm and Miscellaneous Controls columnsand one of the five Memory Cycle columns must be selected and examined.

16-4.3.2 BASIC QK CYCLE

QK waits in QK ${ }^{00}$ until the QI ${ }^{\text {START }}$ level occurs. At this time QK begins counting and the following events take place:

1) The content of $P K I R_{O P}$ is copied into $Q K I R_{O P}$.
2) If PK is in $\mathrm{PK}^{00}$, the memory on-off switches are sampled.
3) The address of the operand used by the current instruction is copied from XA into $Q$.
4) Several interlock conditions are set up which indicate such things as $Q K$ has started and is running $\left(Q B^{1}\right), Q$ can select a memory register (QKA ${ }^{1}$ ) and $E$ is busy $\left(E B^{1}\right)$.

The time level in the QK cycle at which $\mathrm{PI}_{1}$ is cleared ( $\mathrm{PI}_{1}^{0}$ indicates another PK or CSK cycle can begin) depends on the specific OP code being executed. Similarly the XWK and FK counters are started at the time in the QK cycle required by the execution logic of the particular OP code.
$Q B$ is cleared in $Q K^{31}$, anticipating by 0.4 microsecond the completion of the QK Memory cycle and the completion of the use of the $Q$ and $M$ registers.

When an illegal memory address is decoded (e.g., an address in a memory which is turned off), a QSAL alarm will occur at $Q K^{09 \alpha}$.

If the meta bit is a ONE and if the toggle switch indicating that the operator is trapping on operand word metabits is set ( $\mathrm{TM}^{2}$ ), then the synchronizer in the Trapping Sequence will be set to a ONE ( $L^{l} S Y N_{T R A P}$ ) at $Q K^{13 \alpha}$.

Parity logic prevents $M$ from being altered unless the $\overline{M P A}$ level is present. One of the conditions that causes the $\overline{M P A}$ to be generated is MPS ${ }^{1}$. Since it is desirable to alter $M$ during the read portion of the QK Memory cycle, independent of the parity logic, MPS is always set to ONE at $Q K^{01 \alpha}$ and cleared at $Q K^{11 \alpha}$ (if MPAL is not suppressed). After the memory is strobed into $M$ (normally $Q K^{11 \beta}$ ), the MPA level will depend on factors other than MPS ${ }^{1}$, e.g., parity conditions.

Parity is not checked in the $V$ memories. The time at which parity is checked in the $S, T$ and $U$ memories depends on the specific OP code. Those OP codes which skip over $Q K^{12 \alpha}$ will set up the parity circuits during $Q K^{13 \alpha}$ and check for a parity alarm in $\mathrm{QK}^{14 \alpha}$. Most other $O P$ codes set up the parity circuits in $Q K^{12 \alpha}$ and check for a parity alarm in $Q K^{13 \alpha}$, but some do not check the parity until $Q K^{I 8 \alpha}$. Note that the $Q K I R^{L O A D}$ instructions rewrite while checking parity, while the QKIR ${ }^{\text {STORE }}$ instructions must compute parity after checking parity before rewriting. INS is a special case and will be discussed in the INS OP Code Timing Chart.

## 16-4.3.3 MEMORY CYCLES

Tapped delay lines are used to set the two read flip-flops $S R_{U}$ and $S R_{V}$. The read current in the memory occurs when both flip-flops have been turned on. The $S R_{V}$ delay line is pulsed at $Q K^{02 B}$ and the $S R_{U}$ delay line at $Q K^{O 3 B}$.
$M$ is cleared in $Q K^{09 \alpha}$ in anticipation of the $S$ Memory strobe into $M(S M \xrightarrow{l} M)$ at $Q K^{10 \beta}$.

The write current is turned on by pulsing the $S R_{V}$ and $S R_{U}$ CLEAR delay lines. $S R_{V}$ is cleared at $Q K^{\perp 1 \alpha}$; $S R_{U}$ is cleared at $Q K-13 \beta$ for $Q K I R^{L O A D}$ instructions and at $Q K^{21 \beta}$ for $Q K I R^{S T O R E}$ instructions. The write current is not actually turned on until both the $S R_{V}$ and $S R_{U}$ flip-flops have been cleared.

The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before $S R_{U}$ is cleared.

The write cycle $\left(Q K^{13}\right.$ or 21 through $Q K^{31}$ ) begins earlier for $Q K I R^{\text {LOAD }}$ instructions than for $Q K R^{S T O R E}$ instructions, so $Q K$ jumps from $Q K^{23}$ to $Q K^{31}$ for the QKIR $R^{L O A D}$ instructions and from $Q K^{25}$ to $Q K^{31}$ for the $Q K I R^{S T O R E}$ instructions.

The same operand that is written back into memory during the WRITE portion of the memory cycle is usually copied into $E$ by an "ultimate pulse" $(M \xrightarrow{\mathrm{Cl}} \mathrm{E})$. This occurs at $Q K^{21 \alpha}$ for all the QKIR ${ }^{\text {STORE }}$ instructions that do not select E $\left(\overline{Q K I R^{E}}\right)$, and at $Q K^{23 \alpha}$ for all the $Q K I R^{L O A D}$ instructions (except $S P G$ ) that do not select $E$. Note that EB is cleared ( $\square^{0} \mathrm{~EB}$ ) at the same time the ultimate pulse is fired off.

QK can jump states in $Q K^{13}$ through $Q K^{21}$ depending on the requirements of the OP code. These jumps are independent of memory considerations.

T AND U MEMORY CYCLES (QKM ${ }^{T}$ AND QKM ${ }^{U}$ ). The $T$ and $U$ Memory cycles are identical and are in fact very similar to the S Memory cycle.

However, here the read and write currents are determined by the read and write flip-flops directly.

The $T(U)$ read delay line is pulsed at $Q K^{01 \alpha}$. QK then jumps to $Q K^{09 \alpha}$. The memory is strobed into M at $\mathrm{QK}{ }^{11 \beta}$. During this read time the $T R$ (UR) read flip-flop is turned on and then off.

In the case of the $Q K I R^{\text {LOAD }}$ instructions, the "inhibit and write" delay line is pulsed at $Q K^{13 \alpha}$. In the case of the $Q K I R^{\text {STORE }}$ instructions the delay line is pulsed at $Q K^{23 \alpha}$. The delay line is tapped so as to set the TINH (UINH) flipflop before the TW (UW) flip-flop. At the end of the write time, TW (UW) and then TINH (UINH) are cleared. The other QK logic is identical to that found above under the S Memory cycle description.
$\mathrm{V}_{\mathrm{FF}}$ MEMORY CYCLE (QKM $\mathrm{V}_{\mathrm{FF}}$ ). This memory cycle has several peculiarities. In
the case of the S, T and U Memory cycles, the word selected in memory was strobed into $M$ essentially at $Q K^{11}$. Note that up to this time $E$ is undisturbed. In the present case it is also desirable to have the word selected in the $V_{F F}$ Memory in $M$ by $Q K^{l l}$. However, the route from $V_{F F}$ to $M$ is through $E$, and the original content of $E$ must be momentarily displaced and then replaced in $E$ by QK ${ }^{11}$. This is accomplished as follows:

At $Q K^{02 \alpha}$ the content of $E$ is copied into $M$, and $E$ is cleared.

At this point the execution logic depends on which of two cases exist. In Case 1, the selected $V_{F F}$ register is not $\left.E(\overline{(V M D})^{E}\right)$; in Case 2 , the selected $V_{F F}$ register is $E$.

Consider Case 1. When the waiting state logic in $Q K^{03} \alpha$ permits, the content of the selected $V_{F F}$ Memory ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D ) is copied into E. QK now jumps to $\mathrm{QK} \mathrm{O} \alpha$ where $M$ and $E$ are interchanged. $M$ now contains the content of the selected $V_{F F}$ register and E contains its own original content.

In Case 2, $E$ is cleared and $M$ contains the original content of $E$ (i.e., the content of the selected $V_{F F}$ register) at the end of $Q K^{02 \alpha}$. Nothing happens in $Q K^{03 \alpha}$ and $Q K$ jumps from $Q K^{03 \alpha}$ to QK ${ }^{\circ} \alpha$. $M$ is now copied into $E$. Both $M$ and $E$ now contain the same thing, i.e., the content of the selected $V_{F F}$ register.
$M$ is not cleared in $Q K^{09 \alpha}$. As a result any operation on the metabit uses the metabit left there by the previous QK Memory cycle.

Note that no read or write cycles in the sense of the $S, T$ and U Memory are involved in the $V$ memories. Everything is accomplished by simple register transfers. For this reason no parity checking or parity computing is involved. $Q K$ therefore jumps from $Q K^{11}$ to $Q K^{13}$.

The write cycle, which occurs during QKIR ${ }^{\text {STORE }}$ type instructions, is complicated by the question of whether or not a STE instruction is being performed. As before, there are two cases. In Case 1, the selected register is not $E \overline{\left(\operatorname{VMD}^{E}\right)}$; in Case 2, the selected $V_{F F}$ register is $E$.

In Case 1, the content of $M$ is copied into $E$ from $M$ and, if this is a STE, $E$ is saved in M at $Q \mathrm{~K}^{2 l \alpha}$. The selected $V_{F F}$ register ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D ) is cleared at $Q K^{22 \alpha}$ and $E$ copied into the register at $Q K^{23}$. In all instructions except $S P G$ the ultimate pulse copies $M$ into $E$ at $Q K^{23}$. At this time, if this is a STE, $E$ is also reset from $M$.

In Case 2, nothing occurs at $Q K^{21}$ unless a STE is being performed. The content of $M$ and $E$ are interchanged if this is a STE. Nothing happens in $Q K^{22 \alpha}$, but in $Q K^{23}$ the content of $M$ is copied back into $E$ again only if this is a STE instruction which selects $E$.
$V_{\overline{F F}}$ MEMORY CYCLE ( $Q K M V_{\overline{F F}}$ ). In this memory cycle, $M$ is cleared in $Q K^{09 \alpha}$ as usual and the $V$ toggle switch memory register is copied into $M$ in $Q K^{11 \alpha}$.

Since no write cycle is involved and there are no parity checking requirements, $Q K$ jumps from $Q K^{11}$ to $Q K^{13}$ and from $Q K^{23}$ to $Q K^{31}$.

The ultimate pulse logic is the same as that for the $\mathrm{S}, \mathrm{T}$ and U memories.


The timing charts in this section tabulate the sequence of logic used in the execution of specific instructions. These timing charts fall into three basic classes:

Class A. Instructions which do not use an operand. The instruction timing charts cover the PKEI (PK extended instruction) cycle ( $\mathrm{PK}^{25}$ through $\mathrm{PK}^{31}$ ).

Class B. Instructions which use an operand and have an extended PK cycle, i.e., a PKEI cycle. The instruction timing charts cover the PKEI cycle ( $\mathrm{PK}^{25}$ through $\mathrm{PK}^{31}$ ) and the operand instruction cycle ( $Q K^{00}$ through $Q K^{3 I}$ ).

Class C. Instructions which use an operand and have a simple PK cycle. The instruction timing charts cover the operand instruction cycle (QK ${ }^{00}$ through $Q K^{31}$ ).

While there are some 35 OP codes discussed in this section, there are certain sequences of pulses which appear in more than one $O P$ code. For example, in all load type instructions there is a sequence of pulses that initiates the configuration-sign extension pattern. Isolated pulses also occur which serve a common purpose in the instruction in which they are fired off. For example, in Class B and C instructions an "ultimate pulse" is fired off in $Q K^{23 \alpha}$. This pulse copies the operand written into the Memory Element register also into the E register.

The basic pattern of configuration pulses is very similar for all the configurable instructions, whether of a load or store type. An inverse permutation pulse is fired off in PK ${ }^{I l \beta}$. If a LOAD type instruction is involved, the content of $M$ is transferred into $E$ under permuted activity control in $\mathrm{PK}^{13 \alpha}$. If a STORE type instruction is involved, the content of E is transferred into M under permuted activity control in $\mathrm{PK}^{13 \alpha}$. A direct permutation pulse is then fired off in $\mathrm{PK}^{13 \beta}$.

The brief discussion accompanying each timing chart in this section consists of three parts:

| OP CODE DESCRIPTION - | a simple non-rigorous description of the OP code is given. |
| ---: | :--- |
| SPECIAL FEATURES - | a list of the special features or unusual characteristics |
|  | of the instruction is given, e.g., special logical transfers, |
|  | special sampling nets, special counter activity, etc. |
| DETAILS $\quad-$ | a discussion of the significance of the timing chart pulses |
|  | is given. |

The types of figures used to illustrate the timing charts or supplement the discussion vary in format somewhat depending on the OP code. Most figures contain two types of information. A picture is given illustrating the register transfers that occur during the instruction execution. The circled numbers on these illustrations indicate the relative order in which the transfers occur, e.g., 3 occurs after 2 and before 4. The heavy arrows indicate the transfers of major significance in the logic. The lighter arrows indicate transfers that may restore registers or provide some secondary function. The tables accompanying the figures, give the content of the registers as a result of the pulses fired of'f by the indicated time level. Lower case letters have been used to indicate the content of the registers before the instruction execution phase begins. For example, $b$ represents the original content of register $B, m$ the original content of register $M, y$ the content of the selected Memory Element register, etc. The following symbology has also been used:
$\mathrm{b}_{\mathrm{p}}$ - the register contains the inverse permutation of the original content of B .
$y_{a}$ - the original operand has been transferred into the register under permuted activity control.
$y_{C F}$ - the register contains the configured operand.
$y_{C F}$ - the register contains the configured operand with its sign extended.
$b \mid y_{C F}$ - the inactive quarters of the register contain the original contents of the corresponding quarters of $B$; the active quarters contain the configured operand.

In some cases the specific contents of each quarter of the register have been spelled out to indicate more clearly what is taking place. For example,

| $y$ |
| :--- |
| $y$ |

etc.

The OP codes fall in several broad categories. Within a category the OP codes have certain common features or functional similarities. There also exists within the broad categories subcategories where the similarity of OP codes becomes even more striking. The broad categories are:

OPR (IOS and $A E$ ) - in these instructions the address bits have a special function.

X Memory Instructions (JPX and JNX; AUX; RSX; ADX; DPX; and EXX) - in these instructions either a logical decision to skip or jump is made, based on the contents of one of the $X$ Memory registers, or a load or store operation (simple or complex) occurs that involves the X Memory.

F Memory Instructions (FLF, FLG, SPF and SPG) - these are load and store instructions involving the F Memory.

Ioad and Store Type Instructions Involving the Arithmetic Element Registers several sub-groupings of these instructions can be made depending on what features are being examined, e.g.,

1) $\operatorname{LDA}, ~ L D B, ~ L D C, ~ L D D$
2) LDA, ITA, UNA, EXA
3) STA, STB, STC, STD
4) $\operatorname{STA}$, INS
5) LDA, STA, EXA, LDB, STB, LDC, STC, LDD, STD, etc.

In some of these instructions, the load or store logic is both complex and obscure, e.g., INS.

Ioad and Store Type Instructions Involving the E Register (LDE, ITE, STE)

Jump on Arithmetic Element Type Instructions (JOV, JPA, JNA) - these are logical instructions which sample registers or flip-flops and make jump decisions based on their contents.

COM, TSD and SKM are somewhat unique instructions, although the pattern of their execution logic is found in other instructions. TSD is similar to the LD- and STinstructions depending on whether an input or output unit is involved. COM has some of the characteristics of both the LDE and STE instructions.

Undefined Operation Codes The operation code values $00,01,02,03,04 \cdot N_{2.8}^{1}, 13$, $23,33,45,50,51,52,53,63,73$ are undefined. All of these operation codes will cause OCSAL to be set at PK ${ }^{15 \alpha}$ of this instruction word cycle (the initial PK cycle If no deferred address is requested or the ultimate PK cycle if a deferred address is requested). PK will then return to $\mathrm{PK}^{00 \alpha}$ from $\mathrm{PK}^{24 \alpha}$ and wait for the alarm condition to be removed if this condition stopped the computer. Note that when $\mathrm{K}^{\mathrm{eq} J}$ that the undefined operation codes have no effect on the computer other than to advance the content of P by one (if $\mathrm{K}^{\mathrm{eq}}{ }^{J}$ then XPS is cleared).

OP CODE DESCRIPTION. The function of this OP code is determined by the base address portion of the instruction word, i.e., $\mathbb{N}_{2} .8$ - 1.1. The basic differentiation in function is determined by $N_{2.8}-2.7^{\text {. }}$. Thus,

| $N_{2} .8$ | -2.7 | INSTRUCTION |
| :---: | :---: | :--- |
| 0 | 0 | IO OPERATION (IOS) |
| 0 | 1 | AE OPERATION (AOP) |
| 1 | 0 | UNDEFINED |
| 1 | 1 | UNDEFINED |

If either of the two undefined instructions are executed an OCSAL alarm will be generated at $\mathrm{PK}^{15 \alpha}$.

These instructions have an extended PK cycle (instruction execution phase), and no QK cycle, i.e., no operand is obtained from memory.

The IOS instruction is discussed in detail in Chapter 15 on the In-Out Element, while AOP instruction is discussed at length in Chapter 14 on the Arithmetic Element. Brief discussions of the execution logic of each instruction is included in the descriptions of the IOS and AOP timing chart.

$$
\text { OPERATE (IN-OUT SELECTION: } N_{2.8}^{0} \cdot N_{2.7}^{0} \text { ) }
$$

OP CODE DESCRIPTION. IOS is used to control and/or report on the state of the In-Out system, as well as to raise and lower flags in the Sequence Selector. It is one of the variations of the OPR instruction. It is also a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. IOS has an extended PK cycle ( $\mathrm{PK}^{25}$ through $P K^{31}$ ) and no QK cycle. The base address bits $N_{2} .6-1.1$ are used to determine the type of IOS executed. The significance of the instruction word bits is shown in the accompanying table. Note that only $\mathrm{CF}_{5}$ and $\mathrm{CF}_{1}$ of the configuration bits are used, and that $\mathrm{N}_{2} 000-2.7$ distinguish this as an $O P R^{I O S}$ instruction.

DETAILS. Since an IOS $3 X, \mathrm{XXX}$ or $6 \mathrm{X}, \mathrm{XXX}$ is used to change the operating mode of an IO unit, an IOSAL will occur if the selected unit is in the MAINTenance mode at $P K^{24 \alpha}$.

In a "report" type $\operatorname{IOS}\left(\mathrm{CF}_{1}^{1}\right)$, E is cleared preliminary to the transfer of information into E. This clearing occurs in $\mathrm{PK}^{25 \alpha}$ when E is not busy ( $\mathrm{EB}^{0}$ ).
$\mathrm{PK}^{25 \alpha}$ is a waiting state and depends on the following conditional logic:

$$
\mathrm{PK}^{25 \alpha}\left(\mathrm{~EB}^{1}+\mathrm{QB}^{1}\right) \supset \overline{\mathrm{PK}}+1 \longrightarrow \mathrm{PK}
$$

E must be free, since an IOS "report" into E will occur in $\mathrm{PK}^{26 \alpha}$ if $\mathrm{CF}_{1}^{1}$. It is also important that the current IOS not upset the mode of the IO unit of the current sequence, since a data transfer during the $Q K$ cycle of a TSD can still be taking place. Also, if the IOS refers to the Trapping Sequence, it must not change the set meta bit mode during a $Q K$ cycle. For these reasons $I O S$ is held up in $P K^{25 \alpha}$ until the previous $Q K$ cycle is completed $\left(Q B^{\circ}\right.$ ) or in the case of SPG, until the FK cycle is completed. (FK clears EB in this case, instead of QB.)

The information placed in bits 3.6-3.1 of E is simply the number of the specified IO unit. The information placed in the remaining bits of E report on the situation at the IO unit and in the Sequence Selector before this situation is changed by the IOS.

The new modes specified by the IOS type are established by pulses generated at $P K^{26 \alpha}$. Note that changes in the operating mode of an IO unit are prevented if the specified IO unit is in the MAINTenance state.

A complete discussion of the effect of 20000, $3 X X X X$ and $6 X X X X$ is given in Chapter 15 under each IO unit.

If $\mathrm{CF}_{5}^{1}$ the PKIR ${ }^{\text {DIS REQ }}$ level will be generated and, if the hold bit is a zero, a dismiss will occur. The flag will be lowered in $\mathrm{PK}^{25 \alpha}$, and either $\mathrm{PI}_{3}$ or $\mathrm{CSK}_{4}$ will be set in $P K^{31}$. However, the IOS will not dismiss if it also raises the flag of the current sequence ( $\mathrm{K}^{\text {eq J }} \cdot \mathrm{N}_{2.6}^{101}-2.4$ ). In this case the flag lowering in $\mathrm{PK}^{25}$ is offset by the flag raising in $\mathrm{PK}^{26}$, so that in fact the flag is left raised at the end of the instruction. PK goes through four states ( 1.6 microseconds) after $\mathrm{PK}^{26}$ before sampling the interlock nets in order to allow them to set up properly after the mode pulses.


INSTRUCTION SPECIFICATION

$E_{2.9}=F L A G$
$E_{28}=$ BUFFER STATUS
OP CLASS DECODER LINES UP:
$E_{2.7}=$ MAINTENANCE
$E_{2.6}=$ CONNECT
PKIR $_{c f_{5}^{\prime}} \cdot\left(\overline{K_{\in Q} J \cdot N_{2.6-2.4}^{101}}\right)>$ PKIR dis req $E_{2.5}=C^{\prime} \cdot E I A$ PKIR ${ }^{\text {dis }}$
$E_{2.4}=C^{\prime} \cdot$ MISIND
$\frac{\text { Select }}{N D I O C}=\frac{N_{2.6-2.4}^{110} \cdot \text { PKIR }^{\text {ios }}}{I O C}{ }_{K D} \diamond E$
(2) VALUES I THRU 37 CAUSE THE INSTRUCTION TO BE IGNORED. ONLY VALUES O AND 40 THRU

SK $_{4}^{\prime} \cdot \mathrm{PK}^{002} \cdot \mathrm{~K}_{3.6}^{1} \supset \mathrm{KD} \neq \mathrm{K}$ 77 ARE ACCEPTABLE.

NOTE: COMPUTER PRESET WILL CLEAR C. THE TRANSITION OF C TO THE "ONE" STATE WILL CLEAR MISIND \& STATUS IN AN INPUT UNIT AND CLEAR MISIND AND SET STATUS IN AN OUTPUT UNIT.

$$
\text { OPERATE (ARITHMEIIC ELEMENI: } N_{2.8}^{0} \cdot N_{2.7}^{1} \text { ) }
$$

OP CODE DESCRIPTION. AOP allows the programmer to operate on existing data in the Arithmetic Element with any one of a number of defined AK type instructions without obtaining an operand from memory. It is one of the variations of the OPR instruction. AOP is a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. AOP has an extended PK cycle ( $\mathrm{PK}^{25}$ through $\mathrm{PK}{ }^{31}$ ) and no QK cycle. The base address bits $N_{2} .6-1.1$ are used to determine the specific AK type instruction executed. The significance of the instruction word bits is shown in the accompanying table. Note that the $\mathrm{N}_{4.8}-4.4$ bits are not used, and that $\mathrm{N}_{2.8}^{01}-2.7$ distinguish this as an $O P R^{A E}$ instruction.

DETAILS. $\mathrm{PK}^{25 \alpha}$ is a waiting state conditioned by the following logic:

$$
Q B^{1}+A E B \supset \overline{P K} \mid+1 \longrightarrow P K
$$

$Q B^{1}$ and $A E B$ simply insure that the $Q K$ and $A K$ cycles of any previous instructions are finished. The $N_{2.6}-1.4$ bits are also jammed into $A K I R_{C F}$ and $A K I R_{O P}$ in $P K^{25 \alpha}$.
$\mathrm{PK}^{26 \alpha}$ initiates the AK counter which executes the instruction logic specified by the contents of $\mathrm{AKIR}_{\mathrm{CF}}$ and $\mathrm{AKIR}_{\mathrm{OP}}$.

If an undefined Arithmetic Element operation code is specified in $A K I R_{O P}$ by $A O P$, an OCSAL alarm will occur during the $A K$ cycle.

Note that the configuration used in the Arithmetic Element during an AOP is specified directly by the $N_{1} .9-1.4$ bits. No permutation is specified, since permutation has meaning only in the Exchange Element. Also, since the configuration is not transmitted through $Q^{2 K I R_{C F}}$ to $A K I R_{C F}$, no activity or sign extension will occur in partially active subwords. Hence operations specified by AOP with such configurations will yield different results than when specified in the usual manner.

OPERATE (ARITHMETIC ELEMENT: $N_{2.8}^{0} \cdot N_{2.7}^{\prime}$ )
04 OPR ${ }^{A E}$


OP Class Decoder Lines $U_{P}$ :
PKIR ${ }^{\text {def }}$
PKIR ${ }^{\text {dis }}$
PKIR ${ }^{\text {AE }}$
$A E B \cdot \quad=A K_{0}^{\circ}$
PKIR ${ }^{\text {Op AE }}=$ PKIR $^{\text {Opr }} \cdot N_{2.8}^{\circ} \cdot N_{2.7}^{1}$


OP CODE DESCRIPIION. JMP performs an "unconditional jump" to the memory address specified by the output of the $X$ Adder. After $P$ is indexed in the normal manner, the content of $P$ is replaced by the content of the $X$ Adder. Before this occurs, the content of $P$ and $Q$ may be placed in the E register. JMP is a non-indexable and non-configurable instruction.

SPECIAL FEATURES. JMP has an extended PK cycle ( $\mathrm{PK}^{25}$ through $\mathrm{PK}^{31}$ ) and no QK cycle. All of the configuration bits are used for special purposes: e.g., the PKIR ${ }^{\text {DIS REQ (dismiss }}$ request instruction), $\mathrm{PKIR}{ }^{\text {IND }}$ (indexing instruction) and $P K I R^{X M}$ (X Memory instruction) class decoder levels are dependent on PKIR $_{\text {CF }}$.

DEIAILS. After the content of the X Memory ( $\mathrm{x}_{j}$ ) is strobed into X in $\mathrm{PK}^{13 \alpha}$ (as it is in all other instructions), the following actions, conditional on the $\mathrm{PKIR}_{\mathrm{CF}}$ bits, take place:
$C F_{1}^{1}$. The output of the $X$ Adder equals the arithmetic expression ( $y+c f_{1} \cdot x_{j}$ ), i.e., the content of $N_{2,1}$ is indexed by $x_{j}$ only if $\mathrm{CF}_{1}^{1}$.
$\mathrm{CF}_{2}$. The time that the X Memory write cycle occurs, which determines the final content of X , is conditional on $\mathrm{CF}_{2} . \quad \mathrm{CF}_{2}^{0}$ starts the XWK counter in $\mathrm{PK}^{14 \alpha}$. This results in the original $x_{j}$ being rewritten in $X_{j}$. When $C F_{2}^{1}$, the content of $P$ is transferred into $X$ and the $X W K$ counter is started at $P K^{31 \alpha}$. This results in the original content of $P$ (after being indexed by one) being written in $X_{j}$.
$C F_{3}^{1}$. The content of $P$ (after being indexed by one) is placed in $E_{2,1}$.
$C F_{4}^{1}$. The content of $Q$ is placed in $E_{4,3}$. ( $Q$ contains the address of the operand or the last deferred address used in the instruction preceding the JMP.)
$C F_{5}^{1}$. The PKIR ${ }^{\text {DIS REQ }}$ level is generated. The flag of the current sequence is lowered at $\mathrm{PK}^{25}$ and either $\mathrm{PI}_{3}$ or $\mathrm{CSK}_{4}$ is set in $\mathrm{PK}^{31}$ if $\mathrm{PKIR}_{\mathrm{H}}^{0}$. Note that $\mathrm{PI}_{3}$ can also, be set redundantly, in $\mathrm{PK}^{24}$.

Note that the content of P is not changed if there is an unsuppressed alarm (AL) and the Auto Start After Alarm switch is not turned on. Also, the content of $X_{j}$ is not changed if there is an X parity alarm (XPAL ${ }^{1}$ ) and the alarm is not suppressed.


| $C F$ |  | Bit Significance in Jmp |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PK | - PPERATIONS indepENDENT OF PKIREf. | OPERATIONS DEPENDENT |  |  |  | ON PKIRCF. |  |  |  |
|  |  | $\mathrm{CF}_{4}$ |  | $\mathrm{CF}_{3}$ |  | $\mathrm{CF}_{2}$ |  | CFI |  |
|  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 13-1 | $X M \rightarrow X$ |  |  |  |  |  |  |  |  |
| $14^{2}$ |  |  |  |  |  | $\xrightarrow{\text { STAR }} \times W \mathrm{~K}$ |  | $1 \mathrm{LO}_{8}^{\text {X A }}$ | $\square \mathrm{LAS}$ |
| $25^{\circ}$ |  |  | $\xrightarrow{\circ}{ }^{\circ} E_{4,3}$ |  |  |  |  |  |  |
| 310 | $X A \underset{ }{j} P$ |  | $Q \xrightarrow{\perp} E_{4,3}$ |  | $p+$ |  | $\xrightarrow{\text { STASTXWK }}$ |  |  |



OP Class Decoder Lines $U_{p}$ :<br>\[ \begin{array}{lll} PKIRcf:_{1}^{\prime} \& \supset \& PKIR^{ind}<br>PKIRcf_{2}^{\prime} \& \supset \& PKIR^{XM}<br>PKIRcf!s^{dis req} \& \supset \& PKIR^{dis}<br>\& \& PKIR^{def}<br>\& PKIR^{dis} \end{array} \]

OP CODE DESCRIPTION. JPX performs a jump to the memory address specified by the base address, if the content of the index $\left(X_{j}\right)$ register is positive and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in $X_{j} . J P X$ is a non-configurable and non-indexable instruction.

SPECIAL FEATURES. JPX has an extended PK cycle ( $\mathrm{PK}^{25}$ through $\mathrm{PK}{ }^{31}$ ) and no QK cycle. The content of $X$ is sampled by the $X J$ net. The $X J$ level is generated only if the signed content of $X_{j}$ is positive and non-zero. The sign bit ( $\mathrm{CF}_{5}$ ) of the CF bits is extended so that an 18 bit number is formed from the 5 bit content of PKIR ${ }_{C F}$.

DETAILS. The content of X is complemented at $\mathrm{PK}^{15 \alpha}$ and then sampled by the XJ net in $P K^{25 \alpha}$. If an $X J$ level is generated, the content of $N_{2,1}$ is transferred into $P$ via the $X$ Adder. $X$ is again complemented, restoring the original content of the index register.

The content of $P K I R_{C F}$ is then transferred into $N_{2,1} . N_{2,1}$ is filled up by extending the sign of the CF bits. The X Adder forms the sum of $\mathrm{CF}_{\mathrm{SE}}$ and the index. This sum is then transferred to $X$ and written in the selected $X$ Memory register.

The PKIR ${ }^{\text {DIS REQ }}$ level is generated if the $X J$ level is generated. $X J$ has meaning only until $\mathrm{PK}^{25}$. Hence the change sequence conditions are examined at $\mathrm{PK}^{24}$, the wait conditions at $\mathrm{PK}^{25}$, and the flag of the current sequence lowered at $P K{ }^{25}$ before PK leaves $\mathrm{PK}^{25}$.

As in $J M P$, the content of $P$ and the content of $X_{j}$ are not changed if the parity alarms occur.



* the + signs on this chart indicate An ARITHMETIC SUM NOT A LOGICAL SUM

| JUMP ON POSITIVE INDEX |  |  |  | $\begin{aligned} & 06 \\ & J P X \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 24 | $\alpha$ |  |  |  |
| 25 | $\alpha$ |  |  |  |
| 26 | $\alpha$ | PKIRCf ${ }_{5}^{\prime}$. . . . . . . . . . $~>~$ | $\begin{aligned} & \xrightarrow{1} \text { PKIRCf } \text { PAS }_{4-1}^{\longrightarrow} \xrightarrow{\longrightarrow} N_{2.9-1.5} \end{aligned}$ |  |
| 27 | $\alpha$ |  |  |  |
| 28 | $\alpha$ |  | $\xrightarrow{31}$ PK |  |
| 31 | $\alpha$ |  | $\begin{aligned} & X A \longrightarrow X \\ & \xrightarrow{\text { start }} \text { XWK } \end{aligned}$ |  |



This instruction jumps if the index is positive non zero.
It then adds the signed 4 bit number represented by the PKIRef bits to the index register.

OP CODE DESCRIPTION. JNX performs a jump to the memory address specified by the base address, if the content of the index $\left(X_{j}\right)$ register is negative and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in $X_{j}$. JNX is a non-configurable and non-indexable instruction.

DETAILS. (The execution logic for JNX is identical to that for JPX, except that the complement $X$ pulses generated at $\mathrm{PK}^{15 \alpha}$ and $\mathrm{PK}^{25 \alpha}$ in JPX do not occur in JNX. In JNX, the XJ level occurs if the content of $X_{j}$ is negative and non-zero. See JPX description.)


> OP Class Decoder Lines UP:
> $X J=$ PKIR ${ }^{\text {dis req }}$
> PKIR ${ }^{\text {dis }}$
> PKIR ${ }^{\text {def }}$
> PKIR ${ }^{\text {XM }}$
> PKIR ${ }^{j \times}$
> $x_{J}=x_{2,9}^{1} \cdot\left(x_{2,8}^{0}+\cdots \cdots+x_{1,1}^{0}\right)$

This instruction jumps if the index is negative a non zero.
It then adds the signed 4 bit number represented by the PKIRcf bits to the index register.

```
AUGMENT INDEX (FROM MEMORY)
```

OP CODE DESCRIPIION. AUX "augments" the content of the specified index register ( $\mathrm{X}_{3}$ ) with part of the content of the selected Memory Element register. The sum is stored in the specified index register. AUX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The addition that occurs in the X Adder treats the contents of $\mathrm{N}_{2,1}$ and X as two 18 bit signed numbers.

DETALLS. The E register is cleared. After the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $E_{2,1}$ is algebraically added to the content of $X$. The result of this addition is then placed in X and the content of X written in the X Memory.

Note that content of $X_{j}$ is not changed if an unsuppressed $X$ parity alarm occurred.


＊The＋Signs on this Chart indicate An 18 bit Arithmetic Sum And Not A Logical Sum


OP Class Decoder Lines $U_{P}$ :

PKIR ${ }^{\text {def }}$
PKIR ${ }^{\text {QK }}$
QKIR ${ }^{1 d}$
QKIR ${ }^{\text {load }}$

OP CODE DESCRIPTION. RSX "resets" the content of the specified index register ( $X_{j}$ ) with part of the content of the selected Memory Element register. RSX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign bit of this word to the left, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit content of A would enter into the configuration process in a LDA.

DEIAILS. After E is cleared, quarter 3 and 4 of E are complemented based on the sign of the word in $X$. The content of $X$ is then jammed into $E_{2,1}$. Note that the effect is as if $X$ contained a 3 rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the sign extended content of $X$, the normal configuration and sign extension process that takes place in a load type instruction occurs.

The content of $E_{2,1}$ is then routed through $N_{2,1}$ and $X A$ into $X$. The content of $X$ is then written in the X Memory by the XWK counter.

Note that the content of $X_{j}$ is not changed if an unsuppressed $X$ parity alarm occurred.


PK $24 \mid \alpha$


OP CODE DESCRIPTION. SKX performs a conditional skip based on a comparison of the content of the specified index register $\left(X_{j}\right)$ and the base address, or it replaces or augments the content of the specified index register with the positive or negative value of the base address. SKX can also lower the flag of its own sequence and raise the flag of any other sequence. $S K X$ is a non-configurable and non-indexable instruction.

SPECIAL FEATURES. SKX has an extended PK cycle $\left(\mathrm{PK}^{25}\right.$ through $\left.\mathrm{PK}^{31}\right)$ and no QK cycle. The $\mathrm{PKIR}_{\mathrm{CF}}$ bits are used for a special purpose.

DETAILS. The instruction may be differentiated into two distinct types based on $\mathrm{PKIR}_{\mathrm{CF}_{3}}$. If $P_{K I R_{C F}}^{0}$, the instruction is a $\overline{S K I P}$ type and if $P K I R_{C F_{3}}^{1}$, the instruction is a SKIP type. There are four versions of each type, based on the state of the $P K I R_{C F}$ and $P K I R_{C F}$ bits.

Consider the $\overline{S K I P}$ example illustrated. The content of the index register is loaded into X at $\mathrm{PK}^{13 \alpha}$. The content of X is then replaced by jamming the base address via the X Adder into $X$. The content of $X$ is then written into the $X$ Memory by XWK.

The variations in the $\overline{S K I P}$ instructions involve changing the sign of the base address $\left(\mathrm{CF}_{1}^{1}\right)$ and/or adding the original content of the selected $X$ register ( $\mathrm{CF}_{2}^{1}$ ) before storing it in the $X$ Memory.

Similarly, there are four SKIP type instructions. Consider the SKIP example illustrated. The content of the index register is loaded into X at $\mathrm{PK}^{13 \alpha}$. The base address is then indexed and loaded into $X$ where the sum is complemented. Note that the content of $X$ will be negative and non-zero only when the negative value of the base address is arithmetically less than the value of the content of the index register.

The content of $X$ is now sampled by the $X J$ net. If the content of $X$ is in fact negative
and non-zero, the $X I$ level is generated and $P$ is indexed. Note that $P$ was previously register in $X$. The content of $X$ is then written in the $X$ Memory by the XWK counter.

The variations in the SKIP instructions involve the type of comparison of the base address and the index register that is used to make the SKIP decision. The comparisons involve the base address or its complement $\left(\mathrm{CF}_{1}\right)$ and either an in equality or greater-than-less than $\left(\mathrm{CF}_{2}\right)$ comparison.

The logic of all eight variations are listed separately on the timing chart.

SKX also has flag raising and lowering features. When the PKIR ${ }^{D I S}$ REQ level is generated $\left(\mathrm{CF}_{5}^{1}\right)$, the flag of the current sequence is lowered. If $P K I R_{C F_{4}}^{1}$, the flag of the sequence specified by the $J$ bits is raised. Note that if $\mathrm{CF}_{5}^{l} \cdot \mathrm{CF}_{4}^{l} \cdot K^{e q} \mathrm{~J}$, i.e., the current sequence is both dismissed and has its flag raised, then the PKIR DIS REQ level is not generated. The flag in this case is lowered in $\mathrm{PK}^{25}$ and then raised in $\mathrm{PK}^{26}$. The sequence change condition are examined in both $\mathrm{PK}^{24}$ and $\mathrm{PK}^{31}$ and hence $\mathrm{PI}_{3}$ can be set in both these states. The instruction cannot lower flags of other sequences, so that the examination in $\mathrm{PK}^{24}$ cannot erroneously set $\mathrm{PI}_{3}$. The wait conditions are examined only in $\mathrm{PK}^{31}$.


| PK | SKIP |  |  |  | $\overline{\text { SKIP }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $C f_{3}^{\prime} \cdot c f_{z}^{\prime} \cdot c f_{1}^{\prime}$ | $c f_{3}^{\prime} \cdot c f_{2}^{\prime} \cdot c f_{1}^{0}$ | $c f_{3}^{\prime} \cdot c f_{2}^{0} \cdot c f_{1}^{\prime}$ | cf $f_{3}^{\prime} \cdot \mathrm{cf}{ }_{2}^{\circ} \cdot \mathrm{cf}{ }_{1}^{\circ}$ | $c f_{3}^{\prime} \cdot c f_{2}^{\prime} \cdot c f_{1}^{\prime}$ | $c f_{j}^{\circ} \cdot \mathrm{cf}{ }_{2}^{\prime} \cdot \mathrm{ct}{ }_{1}^{\circ}$ | $c f_{3}^{0} \cdot c f_{2}^{0} \cdot c f_{i}^{\prime}$ | $\mathrm{cf}_{3}^{\circ} \cdot \mathrm{cf} f_{2}^{\circ} \cdot \mathrm{cf}{ }_{1}^{\circ}$ |
|  | $\left(-r<x_{j}>\right.$ SKIP） | $\left(r>x_{j}>\right.$ SKIP） | $\left(-r \neq x_{j}>\right.$ SKIP） | （ $r \neq x_{j}>$ SKIP） | $\left(-r+x_{j} \longrightarrow x_{j}\right)$ | $\left(r+x_{j} \longrightarrow x_{j}\right)$ | $\left(-r \longrightarrow x_{j}\right)$ | $\left(r \longrightarrow x_{j}\right)$ |
| $13 \alpha$ | $x \mathrm{M} \rightarrow+\mathrm{x}$ | $X \mathrm{M}-\mathrm{j} \rightarrow \mathrm{X}$ | $x M-j$ | XM $-\mathrm{j} \rightarrow$－ | XM $-1-x$ | $X \mathrm{M} \longrightarrow \mathrm{J} \rightarrow \mathrm{x}$ | $x M \rightarrow-\mathrm{S}$ | $X M \rightarrow$－ |
| $14 \alpha$ | $\begin{gathered} \left(\mathrm{PI}_{2}^{0} \cdot P K I R^{i n d}+P I_{5}^{\prime}\right) \rightarrow X A S \\ \longleftrightarrow X A C \end{gathered}$ | $\begin{gathered} \left(P_{2}^{0} \cdot P K I R^{i n d}+P I_{5}^{\prime}\right)-X A S \\ \xrightarrow{\longrightarrow} X A C \end{gathered}$ |  | $\begin{gathered} \left(P T_{2}^{2} \cdot P X R R^{R N}+P T_{S}^{\prime}\right) \rightarrow X A S \\ \longleftrightarrow X A C \end{gathered}$ | $\begin{gathered} \left(\mathrm{PI}_{2}^{\circ} \cdot P K I R^{-2}+P \mathrm{PI}_{5}^{\prime}\right) \rightarrow X A S \\ \longleftrightarrow X A C \end{gathered}$ | $\left(\mathrm{PI}_{2}^{*} \cdot \mathrm{PXIR}^{\text {iod }}+\mathrm{PI}_{5}^{\prime}\right) \rightarrow \times \mathrm{XS}$ | $\left(\mathrm{Pr}_{2}^{\circ} \times \mathrm{PKRR}^{\prime 2+4}+\mathrm{Fr}_{5}^{\prime}\right) \rightarrow X A S$ |  |
|  |  | $\mathrm{PI}_{2}^{\circ}=\mathrm{LC}_{\rightarrow} x$ |  | $\mathrm{PI}_{2}^{0} \xrightarrow{\text { L }} \mathrm{C}$ | $\mathrm{PI}_{2}^{0}=\mathrm{L}_{\mathrm{a}} \mathrm{X}$ | $\xrightarrow{1-X A C}$ | $\xrightarrow{\longrightarrow} X A C$ | $\xrightarrow{\square} X A C$ |
| SEE PKM TIMING |  |  |  |  |  |  |  |  |
| 25 ／ |  |  | （PKCRR－PKIR ${ }^{\text {dis req．}}$ ． $\overline{K D \delta D})=\frac{\text { digus } F \text { Fiag }}{}$ |  |  | （PMCR：$\cdot$ PKIR ${ }^{\text {dis }}$ req． $\left.\overline{K D^{00}}\right)=\left(\frac{\text { dismijs }}{K D}\right.$ | （PKIR ：PKIR dis ras． $\left.\overline{K D^{\nabla 0}}\right)>\frac{\text { \|ismiss }}{K D} F \log$ |  $\left.K D^{(1)}\right)>\frac{\text { disuiss }}{K D} \text { Flag }$ |
| $26 . \alpha$ |  |  | $\xrightarrow{\longrightarrow} X A C$ |  |  | $\xrightarrow{\longrightarrow} X A C$ |  | $\xrightarrow{\longrightarrow} X A C$ <br> XPAL $\operatorname{lsp}^{+}+X P A I I^{\circ}>X A+X$ $P K I R_{c f_{4}^{\prime}}=\frac{4}{N b} F \log ^{2}$ |
| $27 / \alpha$ | $\xrightarrow{\text { c }} \times$ | Lc．$x$ | $\begin{aligned} & \stackrel{c}{c} \mathrm{X} \\ & \mathrm{XJ}_{1} \supset \mathrm{P}^{2}+1 \rightarrow P \end{aligned}$ | $x J=\bar{P}+1 \rightarrow P$ |  |  |  |  |
| $28 \alpha$ | $X J=P+1 \rightarrow p$ | $x J=\bar{p}+1 \rightarrow p$ | $X_{J J}=\mathrm{P}_{+1} \rightarrow \mathrm{P}$ | $x J=P+1 \rightarrow P$ |  |  |  |  |
| $29 \times$ |  |  |  |  | 131 PK | $\xrightarrow{(3)}$ PK | ［3］PM | ${ }^{131}$ PM |
| $30 / \alpha$ | XPAL sup + XPPLL ${ }^{\text {a }}$ OXAj－X |  |  | XPALsen + XPML ${ }^{\circ} \sim X A+2$ |  |  |  |  |
| $31 \alpha$ |  | 1 start $\times W K$ $\mathrm{PI}^{\text {chseq }}>\mathrm{L}_{-} \mathrm{PI}_{3}$ <br> （PKCR ${ }_{6}^{\circ}$－PKCR ${ }^{\text {dis res }}$ ． <br> Ssaी開）$>\mathrm{CSK}_{4}$ |  | Lstart，XWK |  | Istart．XWK |  | start．$\times W K$ |

> OP Class Decoder Lines Up:
> $X J=x_{2,9}^{\prime} \cdot\left(x_{2,8}^{0}+\cdots \cdots+x_{1,1}^{0}\right)$
> $r=$ (last) direct address.
> Ordinarily, if no deferred address, then $r=y$

## EXCHANGE INDEX (WITH MEMORY)

OP CODE DESCRIPTION. EXX "exchanges" the content of the specified index register ( $\mathrm{X}_{j}$ ) with part of the content of the selected Memory Element register. EXX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the content of A would enter into the configuration process in an EXA.

DETAILS. E is cleared and quarters 3 and 4 of E are complemented if the sign of the word in $X$ is a ONE. The content of $X$ is then jammed into $E_{2,1}$. The effect is as if $X$ contained a 3 rd and 4 th quarter and the sign of $X$ were extended into these quarters.

After $E$ is loaded with the content of $X$, the content of $M$ and $E$ are exchanged under configuration and sign extension control. The content of $M$ is then stored in the selected Memory Element register and the content of $E_{2,1}$ is placed via $N_{2,1}$ and $X A$ in $X$. The content of $X$ is then written in the $X$ Memory by the XWK counter.



EXCHANGE INDEX (WITH MEMORY)
EXP
PK $24 \mid \alpha$ $\xrightarrow{100} P K$


OP Class Decoder Lines $U_{p}:$ PKIR $^{Q K}, Q K I R^{l d}, Q K I R^{s t}, Q K I R^{\text {store }}, Q K I R^{X} \underset{R-1 H A N}{C A N}$

OP CODE DESCRIPTION. $A D X$ adds the content of the specified index register ( $X_{j}$ ) to part of the content of the selected Memory Element register. The sum is stored back in the selected Memory Element register. $A D X$ is a configurable, but non-indexable type instruction.

SPECIAL FEATURES. The addition that occurs in the $X$ Adder treats the content of $N_{2}, 1$ and $X$ as two, 18 bit signed numbers. Two distinct configuration processes take place during the instruction execution logic.

DETAILS. E is cleared. Then, after the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $E_{2,1}$ is transferred to $\mathrm{N}_{2,1}$ and algebraically added to the content of $X$. The result of this addition is transferred back into $\mathrm{E}_{2,1}$.

The normal inverse configuration process that takes place during a store type instruction then takes place. Finally the content of $M$ is stored in the selected Memory Element register.




Op Class Decoder Lines $U_{p}$ : PKIR ${ }^{\text {def }}$, PKIR ${ }^{Q K}$, QKIR ${ }^{\text {store }}$

OP CODE DESCRIPTION. DPX "deposits" the content of the specified index register ( $\mathrm{X}_{\mathrm{j}}$ ) into the selected Memory Element register. DPX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit contents of A would enter into the configuration process during a STA.

DETAILS. After E is cleared, $\mathrm{E}_{4,3}$ is complemented, based on the sign of the number in $X$. The content of $X$ is then jammed into $E_{2,1}$. Note that the effect is as if $X$ contained a 3rd and 4 th quarter and the sign of $X$ were extended into these quarters.

After $E$ is loaded with the sign extended contents of XA, the normal configuration and storing process takes place as in a STE.


| dpx illustrative example (Assume |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q | STEP | Memory | H | E | $\mathrm{N}_{2,1}$ | XA | X | XM | OPERATION |
| - | - | y | $m_{4} i^{\prime} m_{3}, m_{2} m_{1}$ | $\left\|e_{1} e_{3}\right\| e_{2} e_{1}$ | -1- | - $1-$ | $x_{j 2} x_{j 2}$ |  |  |
| 018 | (1) |  | $\downarrow 1+1+\downarrow$ | 111 | 0 O |  |  |  | $C_{\text {LEAR }} \mathrm{N}_{2}$ L |
| 02-11 | (2) |  | $y_{4}\left\|y_{3}\right\| y_{2} \mid y_{1}$ | $\downarrow \downarrow 1 \downarrow$ |  |  | 1 |  | Read |
| ${ }^{10 \alpha}$ | (3) |  | 11 | 0 - 0,010 | 1 | $\downarrow$ | 1 |  | Clisar e |
| $10 \beta$ | (4) |  | 11 1 1 <br> 1   | 111010 | 1 | $x_{j 2} x_{i v}$ | 1 |  | Extend Sicn $\chi_{j}$ |
| 11a | (5) |  | $1 \begin{array}{llll}1 & 1 & 1\end{array}$ | $1,1, x_{j 2}, x_{j 1}$ | + |  | 1 |  | LOAD $\mathrm{F}_{2,1}$ wim $\overline{x_{A}}$ |
| $11 \beta$ $13 \alpha$ $13 \beta$ | (6) (1) (3) |  | $*$ 1 1 1  <br> $x_{j 1}$ 1 1 $y_{2}$ $y_{1}$ <br>  1 1 1 1 <br>   1 1  |  | 1 | 1 1 1 | 1 1 1 1 |  | Configuration |
| 218 | (1) |  | 1 1 1 <br> 1 1 1 | $x_{j i}\left\|,\left\|y_{2}\right\| y_{j}\right.$ | , | 1 | 1 |  | Ultimate Pulse |
| 21-31 | (10) | $11, y_{2} \mid y_{1}$ | $\sqrt{10}$ | $1 \downarrow 11$ | $\cdots+$ | 614 | 11 |  | Rewrite |



$$
\begin{array}{ll}
\text { OP Class Decoder Lines UP: } & P K I R^{\text {def }} \\
& P_{K I R^{Q K}} \\
& \text { QKIR }^{x} \\
& Q^{\text {a }} \\
& \text { QKIR }^{\text {store }}
\end{array}
$$

OP CODE DESCRIPTION. SKM allows a programmer to select, and use any bit in a memory word as an operand. This bit can be used to make a decision whether or not to SKIP. The bit can also be altered. Finally, the whole memory word can be rotated. SKM is a nonindexable and non-configurable instruction.

SPECIAL FEATURES. SKM has an extended PK cycle $\left(\mathrm{PK}^{25}\right.$ through $\left.\mathrm{PK}^{31}\right)$. PK waits in $\mathrm{PK}^{25 \alpha}$ until QK reaches QK ${ }^{14 \alpha}$. The J bits $\left(N_{3} .6-3.1\right)$ and CF bits ( $N_{4} .8-4.4$ ) are used for special purposes. The $E^{\text {SKIP BIT }}$ net samples the state of the selected bit. The operand can be rotated by an $E \frac{I}{C Y R} \rightarrow M$ pulse.

DETAILS.

Operand Bit Selection. The $N_{J}$ bits are used to select the operand bit. The scheme uses $N_{3.6}$ and $N_{3.5}$ to determine the quarter and $N_{3.4-3.1}$ to select the bit in the quarter. In practice all the bit sampling and altering occurs in $E_{1}$; therefore, it is necessary for the operand to be read out, copied into $E$ and the quarter containing the selected bit permuted into $E_{1}$ before the sampling occurs. The permutation is accomplished by transferring the content of $N_{3.6-3.5}$ into $Q_{K I R} C F_{2-1}$ and clearing QKIR $_{\mathrm{CF}_{9-3}} \cdot{ }^{\mathrm{CF}_{9-4}}$ then specifies a 36 bit fracture with all quarters active, while $\mathrm{CF}_{3-1}$ specifies the permutation required to place the selected quarter into $\mathrm{E}_{1}$. The specific bit examined in $E_{1}$ is selected by $N_{3.4-3.1}$.

In addition to examining the bits in $E_{1}$ certain other specific bits can be examined directly, e.g., $M_{4.10}, \mathrm{MP}$ and $\mathrm{MP}_{38}$. In this case, the operand quarter specified by $N_{3.6}-3.5$ has no logical significance.

Decision Logic. Three independent decisions are made based on the state of the QKIR CF bits.

$$
\begin{aligned}
& \mathrm{CF}_{5} \text { and } \mathrm{CF}_{4} \text { - determine the conditions for skipping. } \\
& \mathrm{CF}_{3} \text { - determines whether or not the operand is to be rotated. } \\
& \mathrm{CF}_{2} \text { and } \mathrm{CF}_{1} \text { - determine whether or not the selected bit is to be altered. }
\end{aligned}
$$

(See accompanying DECISION LOGIC tables.)

Note that the execution logic allows $M_{P}$ and $M_{38}$ to be sampled (i.e., sensed), but not altered. All the other selected bits may be sampled and/or altered.

Note also that the selected bit is first sensed, and then altered. The whole word is not rotated until afterwards.

| QUARTER SELECTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{3.6}$ | $N_{3.5}$ | QKIRC $c_{2}$ | QKIR d $^{1}$ |  | PERMUTATION |
| 0 | 0 | 1 | 1 | 4 | $x$ |
| 0 | 1 | 0 | 0 | 1 | , . ${ }^{\text {, }}$ |
| 1 | 0 | $\bigcirc$ | 1 | 2 |  |
| 1 | 1 | 1 | $\bigcirc$ | 3 |  |


| BIT SELECTEO |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{3.4}$ | $\mathrm{N}_{3,3}$ | $\mathrm{N}_{3,2}$ | $\mathrm{N}_{3,1}$ | CECCOED |
| 0 | $\bigcirc$ | $\bigcirc$ | 1 | $E_{i, 1}$ |
| 0 | 0 | 1 | 0 | $E_{i, 2}$ |
| $\bigcirc$ | 0 | 1 | 1 | $\mathrm{E}_{\mathrm{i}, 3}$ |
| 0 | 1 | 0 | 0 | Ei.4 |
| 0 | 1 | 0 | 1 | Ei. 5 |
| 0 | 1 | 1 | $\bigcirc$ | Ei. 6 |
| 0 | 1 | 1 | 1 | $E_{i, 7}$ |
| 1 | 0 | 0 | 0 | Ei. 8 |
| 1 | $\bigcirc$ | $\bigcirc$ | 1 | Ei,g |
| 1 | 0 | 1 | 0 | $M_{4.10}$ |
| 1 | 0 | 1 | 1 | Mp |
| 1 | 1 | 0 | $\bigcirc$ | $\mathrm{MP}_{38}$ |

$$
M P_{38}^{e v}=" 0
$$

OPERAND BIT SELECTION LOGIC

| 1 |  |  |  |  | 3 | 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "SKIP" LOGIC @ PK ${ }^{31 \alpha}$ |  |  |  | "ROTATE" Logrc @ QK ${ }^{19 \alpha}$ |  | "MAKE" LOGIC @ QK' ${ }^{18 \alpha}$ |  |  |
| $\mathrm{PKIR}^{\text {P/5 }}$ / PKTRef ${ }_{4}$ |  | Pulse |  | $\mathrm{PKIR}_{\text {ct }}^{3}$ | Pulse | PKIReft | PKIR $\mathrm{c}_{1}$ | Pulse |
| 0 | 0 |  | - | $\bigcirc$ | $E \xrightarrow{a, 1} \boldsymbol{p}$, $M$ | 0 | 0 | - |
| 0 | 1 |  | $P+1 \rightarrow P$ | 1 | $E \underset{\text { cyr }}{\stackrel{1}{\longrightarrow}} \mathrm{M}$ | $\bigcirc$ | 1 | $\xrightarrow{C} E_{i . j}$ |
| 1 | 0 | $E_{i, j}^{0} \supset \bar{P}+1 \rightarrow P$ |  | $\mathrm{E}_{\mathrm{i} \cdot \mathrm{j}} \quad=$ SELECTED $\mathrm{BrT}_{\mathrm{T}}$ $M_{4,10}, M_{P}, M_{38}=$ SELECTED 8 IT MP $\mathrm{I}^{1} \mathrm{MP}_{38}$ MAY BE SENSED BUT unLIkE THE OTHER SELECTED |  | 1 | $\bigcirc$ | $\xrightarrow{\circ} \mathrm{E}_{\mathrm{i} \cdot \mathrm{j}}$ |
| 1 | 1 |  | $P^{\top}+1 \rightarrow P$ |  |  | 1 | 1 | $\xrightarrow{4} \mathrm{E}_{\mathrm{i}, \mathrm{j}}$ |
| Decision Examples: (Assume $N_{3.6-3.1}^{110010}$, i.e. E E3.2 is Selected Bit) |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| DECISION LOGIC |  |  |  |  |  |  |  |  |




OP CODE DESCRIPIION. LDE "loads" the content of the selected Memory Element register into the E register. LDE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the content of the memory word into $E$ in $Q K I R^{L O A D}$ type instructions, does not occur.

DETAILS. See the description of the LDA (B, C and D) OP codes for an explanation of the basic "loading" process. The execution logic for LDE is similar to that for the other LD- OP codes, except that the transfers copying the content of the specified register into $E$ and vice versa are omitted since $E$ is the specified register, and the "ultimate pulse" does not occur.


PK $24|\alpha|$ LOAD E (FROM MEMORY) 20


$$
\text { OP Decoder Lines UP: } \quad \begin{array}{ll} 
& \text { PKIR } \\
& \text { PKIR }^{\text {ind }} \\
& \text { PKIR }^{\text {QK }} \\
& \text { QKIR } \\
& \text { QKIR }^{\text {E }} \\
& \text { QKIR }^{\text {load }}
\end{array}
$$

OP CODE DESCRIPTION. SPF "specifies" configuration by loading the content of quarter 1 of the selected Memory Element register into the specified F Memory register. SPF is an indexable, but non-configurable instruction.

SPECIAL FEATURES. The FK counter controls E register pulses during part of the instruction.

DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $\mathrm{QK}^{13 \alpha}$ then places the content of quarter $I$ of $E$ into the F Memory register specified by the PKIR $_{\text {CF }}$ bits.

The effect of the permuting in E that occurs during the FK cycle is nullified by the "ultimate pulse" that copies the content of $M$ into $E$.




OP Class Decoder Lines UP:
PKIR ${ }^{\text {def }}$
PKIR ${ }^{\text {QK }}$
PKIRf
PKIR ${ }^{1 f}$
QKIR ${ }^{\text {load }}$
QKIR specify

OP CODE DESCRIPTION. SPG "specifies" a group of four configurations by loading the content of the selected Memory Element register into four successive F Memory registers. SPG is an indexable, but non-configurable instruction.

SPECIAL FEATURES. $P^{P K I R_{C F}}$ specifies the initial address of bur successive registers in
the F Memory. $\mathrm{PKIR}_{\mathrm{CF}}$ is indexed three times. Quarter-wise shifting to the right occurs in E during the instruction. FK controls E register pulses during part of the instruction.

DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $Q K^{13 \alpha}$ repeats four times the process of storing the content of $E_{1}$ into the specified $F$ Memory register. $y_{1}$ (see attached figure) is stored in the $F$ Memory register specified by the CF bits originally transferred from $N_{4.8}$ - 4.1 to $\mathrm{PKLR}_{\mathrm{CF}}$. (In the figure, these bits select register $F_{0}$ in the $F$ Memory.)

Before the first FK iteration, $\mathrm{PKIR}_{\mathrm{CF}}$ is inhibited from indexing. However, before the second FK iteration, $P K I R_{C F}$ is indexed by one so that it selects the next $F$ Memory register.

After the transfer between $\mathrm{E}_{1}$ and the F Memory, the content of E is shifted quarter wise to the right. Thus, in the second iteration $y_{2}$ is stored in the $F$ Memory.

At the end of four iterations, E contains the original operand word so that no "ultimate pulse" need occur.

SPECIFY GROUP (OF FOUR CONFIGURATIONS FROM MEMORY) SPG

```


OP Class Decoder Lines \(U_{P}: \quad\)\begin{tabular}{ll} 
& PKIR \({ }^{\text {def }}\) \\
& PKIR QK \(^{\text {QK }}\) \\
& PKIR \(^{f}\) \\
& PKIR \(^{1 f}\) \\
& PKIR \(^{\prime} f\) \\
& QKIR \(^{\text {load }}\) \\
& QKIR \(^{\text {specify }}\)
\end{tabular}
```

LOAD A, B, C, D (FROM MEMORY)

```

OP CODE DESCRIPTION. LD- "loads" the specified Arithmetic Element register with the content of the selected Memory Element register. These are configurable and indexable instructions.

SPECIAL COMNENT. The execution logic for these instructions is found, in modified form, in all the \(Q K L R^{L O A D}\) type instructions.

DETAILS. The basic "loading" process consists of:
1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
2) Loading E with the content of the specified Arithmetic Element register. This is necessary in order that the configuration operation which follows will not disturb the inactive quarters of the specified Arithmetic Element register.
3) Configuring the operand. This consists of: (1) inversely permuting E, (2) transferring the content of \(M\) into \(E\) under "permuted activity" control, and (3) directly permuting the content of E .
4) Extending the sign of the configured operand. This is accomplished by a clear and complement operation under "sign extension" control.
5) Loading the specified Arithmetic Element register with the content of E.
6) Firing off an "ultimate pulse". This copies the original operand word from M into E .
7) Rewriting the original operand back into the selected Memory Element register. In the case of the \(V\) Memory, a rewrite phase is not necessary since the readout is not destructive.

\[
\angle D A(B, C \text { and } D)(24(5,6 \text { and } 7))
\]



OP Class Decoder Lines Up: PKIR \({ }^{\text {def }}, P K I R^{\text {ind }}, P_{K I R}{ }^{\text {QR }}, Q K I R^{\text {ld }}, Q K I R^{\text {load }} 4\) PKIR \(R^{A E}\) \(Q K I R^{\text {ld a }} \rightleftharpoons Q K I R^{A} ; Q K I R^{l d b} \rightleftharpoons Q K I R^{B} ; Q K I R^{1 d c} \supset Q K I R^{c} ; Q K I R^{l d d} \sim Q K I R^{D}\)
```

STORE E (IN MEMORY)

```

OP CODE DESCRIPTION. STE "stores" the content of the E register in the selected Memory Element register. STE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the word to be "stored" in memory also into the E register, does not occur.

DETAILS. See the description of the STA (B, C and D) OP codes for an explanation of the basic "storing" process. The execution logic for STE is similar to that for the other ST- OP codes, except that the transfers copying the content of the specified register into \(E\) and vice versa are omitted, since \(E\) is the specified register, and the "ultimate pulse" does not occur.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{STE in \(\bar{V}\)} & \multicolumn{4}{|r|}{illustrative example} \\
\hline a & STEP & \[
\begin{array}{|c|}
\hline \bar{\nabla} \\
\text { ММагर } \\
\hline
\end{array}
\] & M & E & OPERSTION \\
\hline - & - & \(y\) & m & e & \\
\hline 02-11 & (1) & 0 & y & e & Read \\
\hline \[
\begin{aligned}
& 11 \beta \\
& 13 \alpha
\end{aligned}
\] & \[
\begin{aligned}
& \text { (2) } \\
& \text { (3) }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] &  & \[
\begin{aligned}
& e_{\bar{p}} \\
& e_{\bar{p}}
\end{aligned}
\] & Coufiguranay \\
\hline \({ }^{13} \beta\) & (4) & \(\bigcirc\) & \(y \mid e_{c F}\) & \(e\) & Restore E \\
\hline \(21-31\) & (5) & \(y \mid e_{C F}\) & \(y \mid e_{C F}\) & \(e\) & \[
\begin{array}{c|}
\hline R_{E W R I T E} \\
\text { (Store E E' }
\end{array}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{STE} \\
\hline QK & STEP & E & M & OPERATION \\
\hline - & - & e & m & \\
\hline \[
\begin{aligned}
& 0_{2} \alpha \\
& 09 \alpha
\end{aligned}
\] & \[
\begin{aligned}
& \text { (1) } \\
& \text { (2) }
\end{aligned}
\] & \[
e
\] & \[
\begin{aligned}
& e \\
& e
\end{aligned}
\] & M Setup \\
\hline \[
\begin{aligned}
& 11 \beta \\
& 13 \alpha
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline(3) \\
\text { (4) }
\end{array}
\] & \[
\begin{aligned}
& e_{\bar{p}} \\
& e_{\bar{p}}
\end{aligned}
\] & \[
\begin{gathered}
e \\
e \mid e_{C F}
\end{gathered}
\] & Configueation \\
\hline \(13 \beta\) & (5) & \(e\) & \(e \mid e_{c F}\) & Restore E \\
\hline 212 & (6) & \(e \mid e_{C F}\) & \(e\) & "Soref"in \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline PK \(24 / \alpha\) & \\
\hline
\end{tabular}

\[
\begin{array}{ll}
\text { OP Class Decoder Lines UP: } & \text { PKIR }^{\text {def }} \\
& \text { PKIR }^{\text {ind }} \\
& \text { PKIR }^{Q K} \\
& \text { QKIRs }^{\text {st }} \\
& \text { QKIR } \\
& \text { QKIR }^{E}
\end{array}
\]

OP CODE DESCRIPTION. FLF "files" the content of the specified F Memory register in the selected Memory Element register. FLF is an indexable, but non-configurable instruction.

SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The PK counter controls the E register pulses during part of the instruction. Quarter wise shifting to the right occurs in \(E\).

DETAILS. The FK cycle, initiated by \(\mathrm{PK}^{13 \alpha}\), shifts the content of E quarter wise to the right. The content of the F Memory register selected by the \(\mathrm{PKIR}_{\mathrm{CF}}\) bits is then loaded into \(E_{4}\). The content of \(E\) is then shifted quarter wise to the left. This leaves the content of the selected \(F\) Memory register in \(E_{1}\). The FK counter then stops and the QK counter starts. At \(Q K^{13 \alpha}\) the content of \(E_{1}\) is transferred into \(M_{1}\). This places the content of the selected F Memory register in \(M_{1}\) and leaves \(M_{4-2}\) with its original content. The content of M is then written in memory.

PK \begin{tabular}{|l|l|}
\hline 24 & \(\alpha\) \\
\hline
\end{tabular}
\(\xrightarrow{100} \mathrm{PK}\)


OP Class Decoder Lines Up: \(\quad \begin{array}{ll} & \text { PKIR }^{\text {def }} \\ & \text { PKIR }^{Q K} \\ & \text { PKIR }^{f} \\ & \text { PKIR }^{\text {sf }} \\ & \text { QKIR }^{\text {store }} \\ & \text { QKIR }\end{array}\)

OP CODE DESCRIPTIONS. FLG "files" a group of four successive F Memory words in a single register in the Memory Element. FLG is an indexable, but non-configurable instruction.

SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The FK counter controls E register pulses during part of the instruction. \(P K 工 R_{C F}\) is indexed three times. Quarter-wise shifting to the right occurs in E.

DETAILS. The FK cycle, initiated by \(\mathrm{PK}^{13 \alpha}\), repeats four times the basic process of loading \(E\) with the content of an \(F\) Memory register. The first word read out of the \(F\) Memory comes from the register selected by the CF bits. The content of \(E\) is shifted quarter wise to the right before the content of \(Q K I R_{C F}\) is copied into \(E_{4}\). (The content of \(E_{1}\) is not shifted and is lost.)

Before the first FK iteration, PKIR \(_{C F}\) is inhibited from indexing. However, before the second FK iteration, \(P_{K T R_{C F}}\) is indexed by one so that it selects the next \(F\) Memory register. The content of E is again shifted quarter wise to the right and the new content of QKIR \(_{C F}\) is then loaded into \(E_{4}\).

At the end of four iterations, E contains the contents of four successive F Memory registers with the first in \(E_{1}\), the second in \(E_{2}, f_{3}\), etc.

After the FK counter has loaded E with the content of four registers in the F Memory, FK stops running. The QK counter then starts and stores the contents of \(E\) in the selected Memory Element register.


FI \(C(32)\)

FILE GROUP (OF FOUR CONFIGURATIONS IN MEMORY)

\[
\begin{array}{ll}
\text { OP Class Decoder Lines UP: } & \text { PKIR }^{\text {def }} \\
& \text { PKIR }^{Q K} \\
& \text { PKIR }^{f} \\
& \text { PKIR }^{\text {sf }} \\
& \text { PKIR }^{f f} \\
& \text { QKIR }^{\text {store }} \\
& \text { QKIR }^{\text {file }}
\end{array}
\]

OP CODE DESCRIPTION. ST- "stores" the content of the specified Arithmetic Element register in the selected Memory Element register. These are indexable and configurable instructions.

SPECIAL COMMENT. The basic execution logic of these instructions is found in modified form in all the QKIR \({ }^{\text {STORE }}\) type instructions.

DETAILS. The basic "storing" process consists of:
1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
2) Loading \(E\) with the content of the specified Arithmetic Element register.
3) Configuring the content of the specified Arithmetic Element register. This consists of inversely permuting the content of \(E\) and then transferring the content of \(E\) into \(M\) under permuted activity control.
4) Restoring the content of E . This is done by a direct permutation pulse. In STA (B, C, D) this is an unnecessary step, since the effect is wiped out by the succeeding "ultimate" pulse, but it is used by certain OP codes (e.g., STE) which make use of the basic store process.
5) Firing off an "ultimate pulse". This copies the word being stored in memory into \(E\).
6) Writing, i.e., "storing", the content of \(M\) in the selected Memory Element register. This process will vary depending on the memory selected.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|r|}{STB in V} & \multicolumn{2}{|l|}{illustrative} & \multicolumn{2}{|l|}{EXAMPLE} \\
\hline QK & STEP & \[
\sum_{\text {MEMOR }}^{\bar{\gamma}}
\] & M & E & \(B\) & OPERATION \\
\hline - & - & \(y\) & \(m\) & e & \(b\) & \\
\hline 02-11 & (1) & 0 & y & - & \(b\) & Read \\
\hline \(11 \%\) & (2) & \(\bigcirc\) & y & b & \(b\) & \(E\) Ser Up \\
\hline \[
\begin{aligned}
& 11 \beta \\
& 13 \alpha
\end{aligned}
\] & \[
\begin{aligned}
& \text { (3) } \\
& \hline
\end{aligned}
\] & \(\bigcirc\) & \[
\left.\begin{array}{|c|}
\hline y \\
y
\end{array} \right\rvert\, b_{C F}
\] & \[
\begin{aligned}
& b_{\bar{p}} \\
& b_{\bar{p}}
\end{aligned}
\] & \[
b
\] & Configuration \\
\hline \(13 \beta\) & (5) & 0 & \(y \mid b_{c F}\) & b & b & Restore E \\
\hline \(21 \alpha\) & (6) & 0 & \(y \mid b_{C F}\) & \(y \mid b_{C F}\) & b & ULtimate Pulse \\
\hline 21-31 & (7) & \(y \mid b_{c F}\) & \(y \mid b_{C F}\) & \(y / b_{c F}\) & \(b\) & \begin{tabular}{l}
Rewrite \\
(Store B")
\end{tabular} \\
\hline
\end{tabular}
\(\operatorname{STA}(B, C\) and \(D)(34(5,6\) and 7\())\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{STB in B illustrative} & EXAMPLE \\
\hline QK & step & B & M & E & OPERATION \\
\hline - & - & b & m & e &  \\
\hline \begin{tabular}{l}
2 \(\alpha\) \\
3 \({ }^{2}\) \\
92
\[
10 \alpha
\]
\end{tabular} & \[
\begin{array}{|l}
\hline \text { (1) } \\
\text { (2) } \\
\text { (3) } \\
\text { 44 }
\end{array}
\] & \[
\begin{aligned}
& b \\
& b \\
& b \\
& b
\end{aligned}
\] & \[
\begin{aligned}
& e \\
& e \\
& b \\
& b
\end{aligned}
\] & \[
\begin{aligned}
& o \\
& b \\
& e \\
& o
\end{aligned}
\] & M \(S_{\text {et }} U_{p}\) \\
\hline \(11 \%\) & (5) & \(b\) & \(b\) & \(b\) & \(E\) Set Up \\
\hline \[
\begin{aligned}
& 11 \beta \\
& 13 \alpha
\end{aligned}
\] & \[
\begin{aligned}
& \text { (6) } \\
& \text { (7) }
\end{aligned}
\] & \[
b
\] & \[
\left.\begin{array}{|cc|}
\hline & b \\
b & I b_{c F}
\end{array} \right\rvert\,
\] & \[
\begin{aligned}
& b_{p}^{-} \\
& b_{p}
\end{aligned}
\] & Configuration \\
\hline \(13 \beta\) & (8) & \(b\) & \(b \mid b_{c F}\) & b & Restore E \\
\hline 21d & ( 3 & b & \(b \mid b_{c F}\) & \(b \mid b_{c F}\) & ULTimate Pulse \\
\hline \[
\begin{aligned}
& 22 \alpha \\
& 23 \alpha
\end{aligned}
\] & \[
\begin{aligned}
& \text { (10) } \\
& \text { (11) }
\end{aligned}
\] & \[
\stackrel{\circ}{b \mid b_{c F}}
\] & \[
\left|\begin{array}{lll}
b & \mid b_{c F} \\
b & \mid & b_{C F}
\end{array}\right|
\] & \[
\begin{array}{|l|l|}
\hline b \mid b_{c F} \\
b & \mid b_{c F} \\
\hline
\end{array}
\] & Store B" in \(B\) \\
\hline \multicolumn{6}{|l|}{* \(S T B\) in \(E\) is the same as \(S T B\) in \(B\) except sTFPS (1) af (1) are omitted, ive the register manipulations are completed wite the untimate puise} \\
\hline
\end{tabular}


\[
\begin{aligned}
& \text { OP Class Decoder Lines } U_{P}: \quad \text { PKIR }{ }^{\text {def }} \\
& \text { PKIR ind } \\
& \text { PKIR }{ }^{\text {QK }} \\
& \text { QKIR }{ }^{\text {sta }}=\text { QKIR }{ }^{A} \text { QKIR }{ }^{\text {store }} \\
& \text { QKIR }{ }^{s+b} \text { Q QKIR }{ }^{B} \text { QKIR }{ }^{\text {st }} \\
& \text { QKIR }{ }^{\text {stc }}>\text { QKIR } R^{\text {C }} \quad \text { PKIR }{ }^{A E} \\
& \text { QKIR } R^{s t d} \supset \text { QKIRD }
\end{aligned}
\]

\section*{INIERSECT E (WITH MEMORY)}

OP CODE DESCRIPTION. ITE "intersects" (logically AND's) the active quarters of E with the content of the selected Memory Element register. The logical product is left in the E register. ITE is an indexable and configurable instruction.

SPECIAL COMMENT. The logical AND of the content of \(M\) and \(E\) is formed by copying the ZEROS of \(M\) into \(E\).

DETAILS. The logic of this OP code is the same as that of LDE, except that ZEROS are copied into \(E\) under permuted activity control in \(Q K^{13 \alpha}\), instead of ZEROS and ONES, and no sign extension occurs.


ITE (40)


\begin{tabular}{|c|c|}
\hline \multirow[t]{5}{*}{OP Class Decoder Lines \(U_{P}\) :} & PKIR \({ }^{\text {def }}\) \\
\hline & PKIR \({ }^{\text {ind }}\) \\
\hline & PKIR \({ }^{\text {QK }}\) \\
\hline & QKIR'oad \\
\hline & QKIR \({ }^{\text {E }}\) \\
\hline
\end{tabular}

OP CODE DESCRIPTION. ITA "intersects" (logically AND's) the active subwords in A with the content of the selected Memory Element register. The logical product is placed in the A register. ITA is an indexable and configurable instruction.

SPECIAL COMMENT. The logical OR of the content of \(A\) and \(E\) is formed by copying the ONES of \(A\) into \(E\). The logical AND of the two factors is formed by complementing in \(E\) the logical OR of their two complements.

DEIAILS. The E register is cleared and complemented. The content of \(M\) is transferred into \(E\) under permuted activity control and then the content of \(E\) is directly permuted. Finally, the sign of the configured operand is extended. These operations set up E for the logical manipulations that take place during the balance of the QK cycle.

At \(Q K^{21 \alpha}\) the inactive subwords of \(E\) contain ONES and the active subwords contain the configured operand with its sign extended. The A and E registers are now complemented. This places ZEROS in the inactive subwords of E.

The ONES in \(A\) are now transferred into \(E\). This leaves the logical sum \(\left(\bar{a}+\overline{y_{C F}}\right)\) in the active subwords of \(E\) and \(\bar{a}\) in the inactive subwords of \(E . E\) is now complemented. The active subwords of E now contain the logical product \(\left(y_{\mathrm{CF}}^{\mathrm{SE}}, ~ a\right)\) and the inactive subwords contain a. The content of E (the logical AND) is now copied into A. The original operand ( \(y\) ) is rewritten in memory and also copied into E.


INTERSECT A (WITH MEMORY)


\begin{tabular}{|l|l|}
\hline 31 & \(\alpha\) \\
\hline
\end{tabular}
\[
\begin{array}{ll}
\text { OP Class Decoder Lines } U_{P}: \quad & \text { PKIR }^{\text {def }} \\
& \text { PKIR }^{\text {ind }} \\
& \text { PKIR }^{\text {QR }} \\
& \text { PKIR }^{\text {AE }} \\
& \text { QKIRId } \\
& \text { QKIR load }
\end{array}
\]

OP CODE DESCRIPTION. UNA "unites" (logically OR's) the active subwords in A with the content of the selected Memory Element register. The logical sum is placed in the A register. UNA is an indexable and configurable instruction.

SPECIAL COMMENI. The logical OR of the content of the A and E register is formed by copying the ONES of \(A\) into \(E\).

DETAILS. The execution logic for UNA is identical to that for ITA except for the three complement pulses to \(A\) and \(E\) at \(Q K^{21 \alpha}, Q K^{21 \beta}\) and \(Q K^{22 \beta}\). Thus the logical OR, rather than the logical AND of the two numbers is placed in A.



UNITE A (WITH MEMORY)



OP Class Decoder Lines UP.
PKIR \({ }^{\text {def }}\)
PKIR \({ }^{\text {ind }}\)
PKIR \({ }^{\text {QK }}\)
PKIR \({ }^{\text {AE }}\)
QKIR \({ }^{\text {ld }}\)
QKIR load
C.AN \(\quad 6.8 .61\)

\section*{SKIP IF E DIFFERS (FROM MEMORY)}

OP CODE DESCRIPTION. SED compares the content of the E register with the content of the selected Memory Element register; if any of the active subwords "differ", a SKIP occurs, i.e., \(P\) is indexed twice during the PK cycle instead of once. SED is an indexable and configurable instruction.

SPECIAL FEATURES. SED has an extended PK cycle ( \(\mathrm{PK}^{25}\) through \(P K^{31}\) ). SED is also characterized by: (1) double indexing of P; (2) "exclusive or" transfers between M and E under permuted activity control; and (3) a \(P K^{25 \alpha}\) waiting state. In this instruction, the active quarters of E are sampled for a non-zero condition by an \(E^{\text {SKIP } \overline{Z E R O}}\) net.

DETALLS. The SED example shown was worked out for a specific configuration and for specific numerical values of operand and data in E. The general features of the instruction should be apparent from the example.

In the example, the original content of E is shifted quarter wise to the right by an inverse permutation pulse. An "exclusive or" transfer between \(M\) and \(E\) under permuted activity control then occurs. This is followed by a direct permutation. This process compares the bits in the active quarters of \(E\) with the corresponding bits of the configured operand. If the compared bits are identical, ZEROS are left in the corresponding E bit positions; if they are not identical, ONES are left in the E bit positions.

At \(Q K^{14 \alpha}, E_{1}\) contains \(y_{4}+e_{1}\) and \(E_{2}\) contains \(y_{1}+e_{2}\). In the numerical example, \(y_{4}=e_{1}\), therefore \(y_{4}+e_{i}\) is all ZEROS. However, \(y_{1} \neq e_{2}\), therefore \(y_{1}+e_{2}\) contains some ONES.

The \(E^{\text {SKIP } \overline{Z E R O}}\) net samples the active quarters of \(E\). An " \(E\) different from memory" condition is discovered in \(E_{2}\) and an \(E^{\text {SKIP }} \overline{\text { ZERO }}\) level is generated. PK meanwhile \(j u m p s\) to the \(\mathrm{PK}^{31 \alpha}\) state from the \(\mathrm{PK}{ }^{25 \alpha}\) waiting state. Since \(P K^{31 \alpha}\) sees an \(E^{\text {SKIP }} \overline{Z E R O}\) level, \(P\) is indexed (note that \(P\) was already indexed in \(\mathrm{PK}^{24 \alpha}\) ).

Note that the change sequence condition are sampled both in \(\mathrm{PK}^{24}\) and in \(\mathrm{PK}^{31}\).
The balance of the QK cycle restores \(E\) to its original content and executes the write cycle. The numerical example shows how the second "exclusive or" transfer restores E to its original value.

\[
\begin{aligned}
& \text { (See below) }
\end{aligned}
\]
ged illustrative example
Fracture \(\ldots, \ldots f_{1}(9,9,9,9)\)
Permutation .. .. pam 3 ' rotate one quanta to te left)
Activity..... \(\left\{\begin{array}{cc}\text { Quarters } & 1 \in 2 \\ n & 3 \neq 4\end{array}\right.\) Activactive



Numerical Example of exclusive or transfer ( \(h \oplus E \rightarrow E\) )
\begin{tabular}{rr}
\(y_{1} 010101100\) \\
\(e_{2} 010101010\) \\
\(y_{1} \oplus e_{2}\) & 000000110
\end{tabular}
\(y_{4} 010111010\)
\(e_{1} 010111010\)
\(y_{9} \oplus e_{1} 000000000\) \(y_{4} \oplus\left(y, ~\left(y e_{1}\right)=e_{1} 0 \begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 0\end{array}\right.\)


SKIP IF E DIFFERS (WITH MEMORY)


\[
\begin{aligned}
& \text { OP Class Decoder Lines } U_{P} \text { : PaIR }{ }^{\text {def }} \\
& \text { PaIR }{ }^{\text {ind }} \\
& \text { PaIR }{ }^{\text {pK }}
\end{aligned}
\]

OP CODE DESCRIPTION. JOV performs a "jump" to the specified memory address, if the overflow flip-flop in the sign quarter of any active subword of \(A\) is set \(\left(Z_{i}^{l}\right)\). JOV is an indexable and configurable instruction.

SPECIAL FEATURES. JOV has an extended PK cycle \(\left(\mathrm{PK}^{21}\right.\) through \(P K^{31}\) ) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the A. register. An AEJ net is used to sample the \(Z\) overflow flip-flops.

DETAILS. \(P K^{3 l \alpha}\) samples the AEJ net. If an AEJ level is present, the output of the \(X\) Adder is strobed into \(P\) and the content of \(P\) is transferred into \(E_{2,1}\). The output of the \(X\) Adder is the indexed base address.

Note that \(P\) is not changed if an alarm condition exists (AL) unless the Auto Start switch is turned on.

Note also that the change sequence condition is sampled both in \(\mathrm{PK}^{24}\) and \(\mathrm{PK}^{31}\).

\[
\begin{aligned}
& \text { * THE OUTPUT OF THE } \times \text { ADDEIZ }(\times A) \\
& \text { EQUALS THE ARITHHETLC SUM OF } \\
& \times \text { AND NI,2 }
\end{aligned}
\]

JUMP ON OVERFLOW (IN A)

\[
\text { OP Class Decoder Lines UP: } \begin{array}{ll} 
& \text { PKIR }^{\text {def }} \\
& \text { PKIR }^{\text {ind }} \\
& \text { PKIR }^{\text {AE }} \\
& \text { PKIR }^{\text {ja }} \\
& \text { PKIR }^{\text {dis }}
\end{array}
\]
\[
\begin{aligned}
& A E J=P K I R^{j o v} \cdot\left[z_{1}^{\prime} \cdot \text { QKIR }^{f_{3}+f_{4}} \cdot Q^{\prime} \cdot \text { R }^{\text {extact }}\right. \text {, } \\
& +z_{2}^{\prime} \cdot \text { QKIR }^{f_{2}+t_{4}} \cdot \text { QKIR }^{\text {extact }} \text { 2 } \\
& +z_{3}^{\prime} \cdot \text { QKIR }_{4} \cdot \text { QKIR }^{\text {extact }} 3 \\
& +Z_{4}^{\prime} \cdot \text { QKIR }^{\text {extact }} \text { ] }
\end{aligned}
\]

OP CODE DESCRIPTION. JPA performs a "jump" to the specified memory address, if the sign of any non-zero subword in \(A\) is positive. JPA is an indexable and configurable instruction.

SPECIAL FEATURES. JPA has an extended PK cycle \(\left(\mathrm{PK}^{2 l}\right.\) through \(\left.P K^{31}\right)\) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the \(A\) register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. \(P K^{31 \alpha}\) samples the AEJ net. If an AEJ level is present, the output of the \(X\) Adder is strobed into \(P\) and the content of \(P\) is transferred into \(E_{2,1}\). The output of the X Adder is the indexed base address.

Note that \(P\) is not changed if an alarm condition exists (AL) unless the AUMO START switch is turned on.

Note also that the change sequence condition is sampled both in \(\mathrm{PK}^{24}\) and \(\mathrm{PK}^{31}\).

* tie output of the \(\quad\) ander ( \(x_{A}\) ) Equals TNE ArATMEETIC SUM OF \(x_{j}\) and \(y\),
i.e. \(x_{j}+y_{\text {, }}\)

\[
\begin{array}{ll}
\text { OP Class Decoder Lines UP: } & \text { PKIR }{ }^{\text {def }} \\
& \text { PKIR } \\
& \text { PKIR } \\
& \text { PKIR }^{\text {ind }} \\
& \text { PKIR }^{\text {dis }}
\end{array}
\]
\[
\begin{aligned}
& A E J=\text { PKIR }^{\text {jPa }} \cdot\left[A_{i}^{0} \cdot \text { QKIR }^{f_{3+} f_{4}} \cdot \overline{A_{i}^{+o}} \cdot \text { QKIR }^{\text {ext act, }}\right. \\
& +A_{2}^{0} \cdot\left(Q K I R^{f_{2}++_{4}} \cdot \overline{{A_{2}^{+0}}_{+0}^{+}}+\text {QKIR }^{f_{2}} \cdot \overline{A_{1}^{+0}}\right) \cdot Q K I R^{\text {extact }} \\
& +A_{3}^{0} \cdot \text { QKIR }^{f_{4}} \cdot \frac{2}{A_{3}^{+0}} \cdot \text { QKIR }^{\text {extact }}{ }^{1} \\
& +A_{4}^{\circ} \cdot\left(\overline{A_{4}^{+0}}+\overline{\text { QKIR }}^{{ }^{4}} \cdot \overline{A_{3}^{+0}}+\text { QKIR }^{f_{1}+f_{3}} \cdot \overline{A_{2}^{70}}+\right. \\
& \text { QKIR } \left.\left.{ }^{+1_{1}} \cdot \overline{A_{1}^{+0}}\right) \cdot \text { QKIRextactı }\right]
\end{aligned}
\]

OP CODE DESCRIPIION. JNA performs a "Jump" to the specified memory address, if the sign of any non-zero subword in A is negative. This is an indexable and configurable instruction.

SPECIAL FEATURES. JNA has an extended PK cycle ( \(\mathrm{PK}^{21}\) through \(\mathrm{PK}{ }^{31}\) ) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine fracture and activity in the A register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. \(\mathrm{PK}^{31 \alpha}\) samples the AEJ net. If an AEv level is present, the output of the \(X\) Adder is strobed into \(P\) and the content of \(P\) are transferred into \(E_{2,1}\). The output of the X Adder is the indexed base address.

Note that \(P\) is not changed if an alarm condition exists (AL) unless the AUTO START switch is turned on.

Note also that the change sequence condition is sampled both in \(\mathrm{PK}^{24}\) and \(\mathrm{PK}^{31}\).



OP Class Decoder Lines \(U_{P}: \quad \begin{aligned} & \text { PKIR }{ }^{\text {def }} \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \text { PKIR }^{\text {ind }} \\ & \end{aligned}\)
\[
\begin{aligned}
& \text { AEJ }=\text { PKIR }{ }^{j n a} \cdot\left[A_{1}^{\prime} \cdot Q K I R^{f_{3}+f_{4}} \cdot \overline{A_{1}^{-0}} \cdot \text { QKIRextact }_{1}\right. \\
& +A_{2}^{\prime} \cdot\left(Q K I R^{f_{2}+f_{4}} \cdot \overline{\frac{1}{A_{2}^{-0}}}+\text { QKIR }^{f_{2}} \cdot \overline{A_{1}^{-0}}\right) \cdot \text { QKIR }^{\text {extact }} \\
& +A_{3}^{\prime} \cdot \text { QKIR }^{f_{4}} \cdot \overline{A_{3}^{2}} \cdot \text { QKIRextact }{ }_{3} \\
& +A_{4}^{\prime} \cdot\left(\overline{A_{4}^{-0}}+\overline{Q K I R^{f_{4}}} \cdot \overline{A_{3}^{-0}}+Q K I R^{f_{1}+f_{3}} \cdot \overline{A_{2}^{-0}}+Q K I R_{1}^{f_{1}} \cdot \overline{A_{1}^{-0}}\right) \\
& \text { - QKIR } \left.{ }^{\text {extact, }}\right]
\end{aligned}
\]

EXCHANGE A (WITH MEMORY)

OP CODE DESCRIPIION. EXA "exchanges" the content of the A register with the selected Memory Element register. EXA is a configurable and indexable instruction.

SPECIAL FEATURES. The content of \(M\) and \(E\) are "exchanged" under permuted activity control.

DETAILS. M is loaded with the operand word and E is loaded with the content of \(A\).

The content of E is then inversely permuted; an interchange of the content of M and E under permuted activity control occurs; and then the content of E is directly permuted. This leaves the inversely configured content of \(A\) in \(M\) and the configured operand word in E. The sign of the configured operand word is then extended.

The balance of the QK cycle is used to load A with the configured operand word, with its sign extended, and write the configured original content of \(A\) in memory.

Note that this instruction essentially performs a LDA and a STA simultaneously.

\(E \times A(54)\)
PK \(24|\alpha|\)\begin{tabular}{|l|l}
\hline 200 \\
\hline
\end{tabular}

\[
\begin{array}{lll}
\text { OP class Decoder Lines Up: } & \text { PKIR }^{\text {def }} & \text { QKIR } A \\
& \text { PKIR }^{\text {ind }} & \text { QKIR }^{1 d} \\
& \text { PKIR }^{Q K} & \text { QKIR }^{\text {store }} \\
& \text { PKIR }^{A E} & \text { QKIR }^{\text {st }}
\end{array}
\]

OP CODE DESCRIPTION. INS "inserts" (stores) the content of the flip-flops in A, corresponding to those flip-flops in B containing ONES, into the selected Memory Element register. The other memory bits in the selected Memory Element register are left unaffected. The effect of the instruction would be identical to that of a STA in which bits of A were transmitted to memory through a "mask" (or "sieve") corresponding to the ONES of B. INS is a configurable and indexable instruction.

SPECIAL COMMENT. The logical AND of the content of two registers is formed by copying the ZEROS of one register into the second register. The logical or of the content of two registers is formed by copying the ONES of one register into the second register. The logical AND of two factors is formed by complementing the \(O R\) of the complements of the two factors.

DETAILS. The timing and an example of the instruction are illustrated in the figure.

In the example the bits in \(A_{3}\) corresponding to ONES in \(B_{3}\) are placed in \(Y_{2} . Y_{2}\) is associated with \(A_{3}\) and \(B_{3}\) because of the configuration. Whenever there are ZEROS in \(B_{3}\), the corresponding \(Y_{2}\) bits are left unaltered. The expression ( \(\bar{b}_{3} \cdot y_{2}+b_{3} \cdot a_{3}\) ) accomplishes the desired "masking" operation.

First \(\bar{b}_{3} \cdot y_{2}\) is formed in \(M_{2}\). Then \(b_{3} \cdot a_{3}\) is formed in \(E_{2}\). The logical or of these two terms is formed by copying the ONES in \(E_{2}\) into \(M_{2} \cdot M_{2}\) now contains \(\bar{b}_{3} \cdot y_{2} \cdot b_{3} \cdot a_{3}\) and this is rewritten in the \(Y_{2}\) quarter of the memory register.

Similarly \(\left(\bar{b}_{2} \cdot y_{1}+b_{2} \cdot a_{2}\right)\) is formed and stored in the \(y_{1}\) quarter of the memory register.
Numerical Example

ins illustrative example
Configuration
TM T

See numerical example
\[
\text { INS }=(\bar{b} \cdot y)_{C F}+(a \cdot f)_{C F} \longrightarrow Y
\]

\(b_{2} 060001111\)
\(a_{3}\)\begin{tabular}{|l|llllllll}
0 & 1 & 0 & 0 & 1 & 01 & 10
\end{tabular}\(a_{2} 1010101010\)
\(\vec{b}_{3} 00101100011 \bar{b}_{2}\)\begin{tabular}{llllllll}
1 & 1 & 1000 & 0 \\
\hline
\end{tabular}

\(\bar{b}_{3} \cdot y_{2} 000100001 \quad \bar{b}_{2} \cdot y_{1} 101010000\)
\(b_{3} \cdot a_{3} 010001000 \quad b_{2}=a_{2} 000001010\) \(\left(\bar{b}_{3} \cdot y_{2}+b_{3}, a_{3}\right) 0101010011\left(\bar{b}_{2}, y_{1}+b_{2} \cdot a_{2}\right)\)\begin{tabular}{|llllllll}
101011010 \\
\hline
\end{tabular}



\section*{(PERMUTE AND) COMPLEMENT (MEMORY)}

OP CODE DESCRIPIION. COM permutes the content of the selected Memory Element register and complements the active subwords. Sign extension also occurs in the active subwords. The result of the operation is placed both in \(E\) and in the selected Memory Element register. COM is an indexable and configurable instruction.

SPECIAL FEATURES. There are no transfers between \(M\) and \(E\) or \(E\) and \(M\) under permuted activity control. \(E\) is complemented under activity extension control.

DETAILS. E is cleared. The content of M , previously read out of memory, is then copied into \(E\) and a direct permutation pulse is fired off. Sign extension then oceurs in the active subwords in \(E\). The final step consists of complementing the active subwords of \(E\).

The result now contained in \(E\) is transferred into \(M\) and written in the selected Memory Element register.

PK (PERMUTE AND) COMPLEMENT (MEMORY) COM





SEE QKM TIMING
\begin{tabular}{|l|l|}
\hline 31 \\
& \\
\hline
\end{tabular}
OP Class Decoder Lines UP: \(\quad\)\begin{tabular}{ll} 
& PKIR def \\
& PKIR \\
& PKIR \(R^{\text {QK }}\) \\
& QKIR
\end{tabular}

OP CODE DESCRIPTION. TSD transfers data between the specified IO Buffer and the selected Memory Element register. There are six different modes in which data can be transferred. TSD is an indexable and conditionally configurable instruction.

SPECIAL FEATURES. TSD has an extended PK cycle ( \(\mathrm{PK}^{25}\) through \(\mathrm{PK}{ }^{31}\) ). The instruction is also characterized by: (1) TSD waiting state logic in \(\mathrm{PK}^{23 \alpha}\) and \(\mathrm{PK}{ }^{25 \alpha}\); (2) cycle to the left and cycle to the right transfers from \(E\) to M; (3) IOCM control levels; (4) splayed data transfers; (5) no sign extension.

DETAILS. The IOCM levels (IOCM \({ }^{\text {OUT }}\), IOCM \({ }^{\text {NORMAL }}\), IOCM \({ }^{\text {LEFFT }}\) ) determine the six kinds of data transfer. IOCM \({ }^{\text {LEFT }}\) is used only when the \(\overline{\text { IOCM }^{\text {NORMAL }} \text { (i.e., IOCM }{ }^{\text {ASSEMBLY }} \text { ) level exists }}\) and affects the data transfer between \(E\) and \(M\). IOCM \({ }^{\text {LEFT }}\) (IOCM \({ }^{\text {TEFFT }}\) ) indicates that the IO unit is running in the forward (reverse) direction. TSD data transfers are not affected when the IOCM \({ }^{\text {NORMAL }}\) level exists. IOCM \({ }^{\text {OUT }}\) determines whether data will be transferred from memory to the \(I 0\) buffer, or vice versa.

NORMAL Data Transfer IN. The configured operand is placed in E without sign extension. The content of the IO Buffer, represented by IOBM, is then jarmed into E. The IOBM levels can present either a ONE or ZERO input to a given bit of \(E\), or neither. The content of \(E\) is then inversely configured and placed in \(M\). The content of M is then written in memory, and copied into E .

NORMAL Data Transfer OUT. The configured operand is placed in E without sign extension and the IO Buffer is cleared. The content of that part of E which corresponds to the IO Buffer is then copied into the IO Buffer. This is done by the \(\xrightarrow[K D]{\mathrm{DO}}\) IOU pulse which occurs 0.8 microsecond after the \(E\) register is set up in order to allow signals on the IO Buffer to stabilize. The content of \(M\) is then written in memory, and copied into E.

ASSEMBLY Data Transfer IN (Forward/Reverse). In this case, the IO Buffer data is "assembled" rather than configured. The unconfigured 36 bit operand word is first copied into \(E\). If a six bit IO Buffer is involved, every sixth bit in E is loaded with the content of a buffer bit. By means of six successive TSD's, 36 bits of input data (six lines) can be assembled in a single Memory Element register. During each TSD, the operand is rotated to the left one place if the IO unit is running in the forward direction (IOCM \({ }^{\text {LEFFT }}\) ) and to the right one place if the \(I 0\) unit is running in the reverse direction (IOCM \({ }^{\text {IDFFT }}\) ). This rotation occurs as the word is copied from E into \(M\). The content of \(M\) is then written into memory and copied into \(M\).

ASSEMBLY Data Transfer OUT (Forward/Reverse). The unconfigured 36 bit operand word is copied into \(E\), and the \(I O\) Buffer is cleared. The content of the bits of \(E\) which correspond to the IO Buffer is then transferred to the IO Buffer. The bits selected depend on the IOCM \({ }^{\text {LEFT }}\) level and the particular IO unit selected. In the case of a six bit IO Buffer, six successive output TSD's will disassemble a 36 bit memory word, so that six successive input TSD's can reassemble it. The content of \(E\) is cycled to the left (right) as it is copied back into \(M\) if the IOCM \({ }^{\text {LEFT }} \overline{(I O C M}{ }^{\text {LEFFT }}\) ) level exists. The content of M is then written in memory and at the same time copied into E.

Interlocking. There are several interlocking features that are peculiar to TSD. In addition to the ordinary wait conditions examined in \(\mathrm{PK}^{22 \alpha}\), certain TSD wait conditions are examined. These wait conditions depend on whether the selected IO Buffer is busy or the QK cycle of a previous TSD is going on. If either of these conditions exist, the flag of the current sequence is lowered at \(\mathrm{PK}^{22}\). A change of sequence can then occur, or PK can wait in the \(\mathrm{PK}^{23 \alpha}\) waiting state until the flag of the current sequence goes back up again or a change of sequence occurs.

PK also waits in \(P K^{25 \alpha}\) for the \(Q K\) cycle of the TSD to proceed past a certain state. The specific state depends on the hold bit of the TSD instruction. The hold bit is represented by the content of \(\mathrm{PI}_{4}\). If \(\mathrm{PI}_{4}^{1}\), then PK waits until \(\mathrm{QK}{ }^{01 \alpha}\), before jumping from \(\mathrm{PK}^{25 \alpha}\) to \(\mathrm{PK}^{31 \alpha}\). In this case the TSD will be followed by another instruction, i.e., the current PK cycle will be followed by another PK cycle.

If \(\mathrm{PI}_{4}^{0}\), then PK waits until \(\mathrm{QK}^{20 \alpha}\) before jumping from \(\mathrm{PK}^{25 \alpha}\) to \(\mathrm{PK}^{31 \alpha}\). In this case the current sequence is dismissed ( \(\mathrm{PKIR} \mathrm{R}_{\mathrm{h}}^{0} \cdot \mathrm{PKIR}{ }^{D I S} R E Q\) ) and therefore the current PK cycle will be followed by a DSK or CSK cycle. Since either of these cycles would deselect the IO Buffer used by the TSD (by changing KD), PK is forced to wait in \(\mathrm{PK}^{25 \alpha}\) (thus preventing the DSK or CSK cycle from occurring) until the QK cycle of the current TSD is essentially complete, i.e., until \(\mathrm{QK}^{20 \alpha}\).

During the QK cycle of a TSD, no IOI clock pulses are allowed to be generated by an overlapping PK or DSK cycle, since these pulses can disturb the selected IO unit during the TSD.


TRANSFER DATA (BETWEEN MEMORY AND IO BUFFER)


OP Class Decoder Lines UP: \(\quad\)\begin{tabular}{l} 
PKIR \({ }^{\text {def }}\) \\
\\
PKIR ind \\
\\
PKIR \\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\end{tabular}
\[
I O B \underset{K D}{\infty}=Q K I R^{t s d} \cdot E B^{\prime}
\]

\section*{16-6 PK-QK-AK INSTRUCTION CYCLES}

16-6.1 INIRODUCTION

These instructions perform operations on data in the Arithmetic Element. They are characterized by the fact that the AK counter controls the pulses which occur in the Arithmetic Element.

In all but one of these instructions an operand is first loaded into D. (In TLY, the operand is loaded into A.) Except for the pulse which transfers the contents of QKIR into \(A K I R\) in \(Q K^{13 \alpha}\), and the pulses in \(Q K^{14 \alpha}\) which start the \(A K\) counter and sets the "AE predict" (AEP) interlock, the PK-QK execution logic is identical to the LDD (LDA in the case of TLY) PK-QK execution logic. For this reason the timing charts in this section emphasize the events initiated by the AK counter.

Generally the illustrations accompanying the timing charts in this section give specific numerical examples. The state of each register involved in the execution of the instruction is given at each AK time state.

The figure on the next page tabulates the principal logic elements in the Arithmetic Element.


> CYCLE A, B OR AB
> SCAIE A, B OR AB

OP CODE DESCRIPIION. In the CYcle OP codes the subwords in the \(A(B\) or \(A B\) ) register are shifted bitwise to the left or right a number of places determined by the operand. The CYcle OP codes ignore the state of the overflow flip-flops and rotate the entire subwords.

The execution logic for the SCale OP codes is generally similar to that for the CYcle OP codes, except that the shifting is open ended and involves the overflow and sign bits.

SPECIAL FEATURES. The FD level indicates when the required shifting is completed, i.e., when the "count in D is finished". The Z flip-flops are not cleared in CYcle instructions, but are cleared in SCale instructions. These instructions use the Shift Coupling Units.

DEIAILS. The clearing and presetting of ASK is an unnecessary operation since ASK levels are not used in the execution logic of either the CYcle or SCale OP codes. However, the ASK count pulses occur each time the subwords are shifted.

Cycle. D is loaded with the operand and the positive operand subwords complemented. The original sign of the subwords is remembered in the \(Y\) flip-flops. A shift left occurs if the sign is positive, and a shift right if negative.

The first pulse shifting the content of \(A\) and counting in \(D\) occurs at \(A K^{03 \alpha}\). The succeeding shift and count pulses occur in \(A K^{04 \alpha}\). The shift and count pulses continue until FD indicates that all the subwords are completely shifted.

Note that during these instructions the \(A\) and \(B\) coupling units connect the left end of the subwords to the right end of the same subwords so that the subwords are simply rotated, left or right, the specified number of places.

SCale. D is loaded with the operand and the positive operand subwords complemented. The logic for these instructions is identical to the logic for the CYcle instructions, with the following exceptions and additions:

The content of the sign digit in each subword is not altered, i.e., information can be shifted out of, but not into the sign digit position. If the shift is to the left, then the digit to the right of the sign digit is not shifted into the sign digit. Similarly, if the shift is to the right, then the right-most digit of the subword is not shifted into the sign digit position.

If there is an overflow left from a previous instruction, it is shifted into the subwords during SCA and SAB instructions and the overflow flip-flops in the sign digit position are cleared. If the shift is to the left \(\left(Y_{i}{ }_{i}\right)\), then the sign digit is complemented before the shifting begins ( \(\mathrm{AK}{ }^{02}\) ). If the shift is to the right \(\left(Y_{i}^{\prime}\right)\), then the sign digit is complemented at the same time as the first shift and count pulses; this shifts a ONE (a ZFRO in negative numbers) into the bit position to the right of the sign bit on the first shift.

cya illustrative Example operand (Loaded in D From Memory) ....., 000000011 Data (Left in a from Previous instruction) 000101010 Overflow state (Left in \(Z\) From Previous inst.). 1

\section*{Configuration}


Derivative information for the Cited Example Roman Numeral (Sign Quarter) I Subseripted Roman Numerals \(\quad I_{1}\) ( \(=I\) ) (Active Quarters which Have RN FOIR SIGN Quarter)


OP Class Decoder Lines \(\begin{aligned} U_{p}: & \begin{array}{l}\text { QKIR } \\ \\ Q K I R^{D}\end{array}, \text { QKIR }^{A E S K}, \text { QKIR load, }, \text { QKIR }\end{aligned}\)
\begin{tabular}{lllll} 
CYCLE & \(A\) & \(\ldots\) & CYA & 60 \\
CYCLE & \(B\) & \(\ldots\) & 61 \\
CYCLE & \(A B\) & \(\ldots\) & CAB & 62 \\
& & & \\
SCALE & \(A\) & \(\ldots\) & SCA & 70 \\
SCALE & \(B\) & SCB & 71 \\
SCALE & \(A B\) & & SAB & 72
\end{tabular}


OP Class Decoder Lines \(U_{D}:\) PKIR \({ }^{\text {def }}\), PKIR \({ }^{\text {dis }}\), PKIR \({ }^{\text {NE }}\)


\footnotetext{
\(L A D_{i}=D_{i, 8-4}^{\prime}\)
\(F D_{i}=D_{i \cdot 8-1}\)
\(A K I R^{5 H}=C Y A(6)+C Y B(6)+C A B(62)+S C A(70)+S C B(71)+5 A B(72)\)
\(A K I R^{S H A}=C Y A(60)+C Y B(61)+5 C A(62)+S A B(72)\)
\(A K 1 R^{5 N B}=C Y B(61)+C A B(62)+S C B(71)+S A B(72)\)
AKIR OP CLASS LEVELS UP: AKIR \({ }^{\text {SHA }}, A K I R^{C Y}, A K I R^{A B}, A K I R^{C Y} \cdot A B\), AKIR \({ }^{4+B}\), AKIR \(^{N}, A K I R^{2 N}\)
}
ASK PRESET TABLE
\begin{tabular}{|l|c|c|c|c|c|}
\hline CLASS LEVEL & \(f_{1}\) & \(f_{2}\) & \(f_{3} \cdot\left(a_{1}^{1}+a_{3}^{1}+a_{2}^{1}\right)\) & \(f_{3} \cdot\left(a_{i}^{\circ} \cdot a_{3}^{\circ} \cdot a_{2}^{\circ}\right)\) & \(f_{4}\) \\
\hline\(A K I R^{N}\) & 135 & 157 & 146 & 170 & 170 \\
\hline AKIR \(^{2 N}\) & 161 & 135 & 113 & 157 & 170 \\
\hline
\end{tabular}

OP CODE DESCRIPTION. The active subwords in \(A(A B)\) are shifted to the left until \(A_{i .9} \neq A_{i .8}\). The number of shifts required to accomplish this is subtracted from the content of the sign quarters of the operand subwords in D. If an overflow exists in an active subword, the subword is shifted one place to the right, the overflow is shifted into the sign bit, and the sign quarter of the operand subword in \(D\) is indexed.

SPECIAL FEATURES. A \(\sigma\) (sigma) level is used to indicate when \(A_{i .9}=A_{i .8}\) in the sign quarter. If the data contains all ZFROS or all ONES, ASK prevents the number of shifts from exceeding the register length. These instructions use the Shift Coupling Units.

DETAILS. The case where an overflow has occurred in a previous instruction is shown in one of the accompanying examples. ASK is cleared and preset and D is loaded with the operand.

Since an overflow condition is indicated, the sign bit is complemented and at the same time the content of the data register is shifted to the right. Since a shift to the right occurs, ONE is added to the uncomplemented operand in D. The pulses doing all this are fired off in \(\mathrm{AK}^{\mathrm{O}}{ }^{2}\).

Pulses that complement D and clear the overflow flip-flops occur at \(\mathrm{AK}^{\mathrm{O} \alpha}\).
The \(\bar{\sigma}(\overline{\text { sigma }})\) level seen at \(A K^{0 / \alpha}\) prevents further shifting from occurring. \(D\) is complemented again and \(A K\) reset to \(A K{ }^{00 \alpha}\) by this logic.

The other example shows the "no overflow" case. In this case the shifting is to the left and all the shifting and counting pulses occur in \(A K{ }^{04 \alpha}\), after \(D\) has been complemented at \(\mathrm{AK}^{03 \alpha}\). When a \(\sigma\) level occurs, the counting is inhibited, \(D\) is again complemented and \(A K\) is reset to \(A K^{00 \alpha}\).

If no \(\sigma\) level occurs, i.e., if the number being normalized is positive or negative zero, then ASK will eventually become positive and stop the shifting process.



nom when \(z_{1}^{\circ}\) illustrative example
(Same Data and instruction specification
As AbOVE, ExCEPT \(Z_{1}=0\) )


OP Class Decoder Lines \(U_{p}: \quad\) QKIR \({ }^{A K}\), QKIR \(^{\text {AESK }}, Q K I R^{\text {lood }}, Q K I R^{1 / d}\) \& \(Q K I R^{D}\)

OPERATE (ARITHMETIC ELEMENT: \(N_{28}^{2} \cdot N_{27}^{\prime}\) ) OPR \({ }^{A E} O 4\)


OP Class Decoder Lines \(U_{P}:\) PKIR \({ }^{\text {def }}\), PKIR \({ }^{\text {dis }}, P K I R^{A E}\)


OP CODE DESCRIPIION. DSA "partially-adds" the content of the selected Memory Element register to the content of the \(A\) register. The partial sum is left in \(A\) and the carries are left in C. Logically the \(O P\) code is defined as
\[
\text { DSA }=\left\{\begin{array}{l}
A \oplus Y_{C F} \longrightarrow A \\
C+A \cdot Y_{C F} \longrightarrow C
\end{array}\right.
\]

SPECIAL FEATURES. Partial addition is performed by a "pad" pulse. No coupling units are used.

DETAILS. The clearing and presetting of ASK are unnecessary operations, since ASK levels are not used in the instruction. Note that \(C\) is not cleared before the partial addition is performed. This results in the "carries" accumulating in C. Thus, in the example the partial sum of \(A_{1.2}\) and \(D_{1.2}\) produces a carry, but \(C_{1.2}\) already contains a ONE, therefore \(C_{1.2}\) is not affected. On the other hand, the partial addition of \(A_{1} .6\) and \(D_{1.6}\) produces a carry which appears in \(C_{1.6} . \quad\left(C_{1.6}\right.\) was previously ZFRO.)

Note that this instruction is simply an abbreviated ADD instruction.

See also \(\operatorname{ADD}\) (67) and SUB (77) discussion.

dst illustrative example
OPERAND (LOADED IN D FROM MEMORT)...... 00 O:1 0 0iO1
Data \(\quad\left(\begin{array}{c}\text { Left } \\ " 1 \\ \hline\end{array}\right.\)
Configuration

\(\operatorname{DSA}(65)\)


OP Class Decoder Lines UP: QKIR \({ }^{\text {AK }}\), QKIR \(^{\text {AESK }}\), QKIR \(^{\text {lacd }}\), QKIR \(R^{\text {ld }}\) \&


OP Class Decoder Lines \(U_{P}: ~ P K I R^{\text {def }}\), \(P K I R^{\text {dis }}\), PKIR \({ }^{\text {AE }}\)


ADD (MEMORY TO A)
SUBTRACT (MEMORY FROM A)

OP CODE DESCRIPTION. The content of the selected Memory Element register is ADDed (SUBtracted) from the content of the A register. If an overflow occurs, it is indicated by the \(Z\) overflow flip-flops in the sign quarters of \(A\).

SPECIAL FEATURES. Overflow logic is used in controlling the state of the Z flip-flop in the sign quarter(s). The addition (subtraction) is performed by "partial addition" and "carry"logic. These instructions use Carry Coupling Units.

DETAILS. The clearing and presetting of the ASK counter is an unnecessary operation, since ASK levels are not used in the instruction.

The active subwords of \(C\) are cleared preliminary to the partial addition operation. (This pulse does not occur during a DSA.)

If a subtraction is involved the active subwords of \(D\) are complemented. This is the only pulse where an explicit distinction is made between the ADDition and subtraction logic.

The content of \(A\) and \(D\) are partially added in \(A K^{03 B}\). The partial sum appears in \(A\) and the carries in \(C\). (During a DSA, AK does not progress beyond this state.)

A complete carry is propagated through the active quarters of \(A\). The complete sum appears in \(A\) after this operation.

The last step in the logic forces the sign of \(D\) to agree with the sign of the original operand as remembered by \(Y\). (The only time they can differ is when a SuBtraction is executed.)

The logic controlling \(Z\) is complex and is described in Chapter 14. Note that in both the \(A D D\) and \(S U B\) examples, \(Z\) is cleared and set early in the \(A K\) instruction. If no overflow has occurred, \(Z\) is cleared by the reset \(Z\) logic in the last \(A K\) state. In the ADDition example no overflow occurs and \(Z\) is cleared. However, in the SuBtraction example an overflow does occur and \(Z\) is left set. The logic selects the Z flip-flop associated with the sign quarter in A, i.e., the quarters selected by the Roman numeral levels.


ADD ILLUSTRATIVE EXAMPLE
OPERAND (LOADEN in D FROM MEMORY), , , , RiO Oil 0 0:O 11

Configuration
\[
\downarrow, ~ \downarrow, ~ \downarrow
\]

Derivative information For The Cited Example
Roman Numeral (sign Quarter) . . . . . . .. . . I



SUB ILLUSTRATIVE EXAMPLE
(Same Data And Specification Ae Hon Example Above)
\[
A D D, \operatorname{SUB}(67,77)
\]
ADD (MEMORY TO A); SUBTRACT (MEMORY FROM A)
\begin{tabular}{|c|c|c|}
\hline - \({ }^{1} \alpha\) & QIstart . . . . . . . . 2 &  \\
\hline 01 \(\alpha\) & & \\
\hline \multicolumn{3}{|c|}{SEE QKM TIMING} \\
\hline \(091 \alpha\) & & \\
\hline \(10 \alpha\) & & \(\xrightarrow{\circ} \mathrm{F}\) \\
\hline \(\alpha\) & & \[
\xrightarrow[{\mathrm{D} \xrightarrow{13} \text { QK }}]{\text { Q }}
\] \\
\hline B & & \(\stackrel{\text { P }}{\longrightarrow}\) \\
\hline \[
\mid 13^{\circ}
\] & &  \\
\hline B & & \(\xrightarrow{P} E\) \\
\hline \(14^{\alpha}\) & &  \\
\hline B & & \(\frac{1}{8 t}+E\) \\
\hline \(21 / 2\) & & \(E \xrightarrow{\square}\) \\
\hline \(22 \alpha\) & & \\
\hline 23 的 & &  \\
\hline 31 \(\alpha\) & & \\
\hline
\end{tabular}

OP Class Decoder Lines \(U_{P}: \quad \begin{aligned} & \text { QKIR } \\ & Q^{A K} R^{D}\end{aligned}\), QKIR \(^{\text {Aesk }}\), QKIR \(^{\text {load }}, Q K I R^{1 \alpha} 4\)

OPERATE (ARITHMETIC ELEMENT: \(N_{2 B}^{\circ} \cdot N_{21}^{\prime}\) ) OPR \({ }^{\text {AE }} 04\)
\begin{tabular}{|c|c|}
\hline \(24 \times\) & \\
\hline \(25 \alpha\) &  \\
\hline \(26 \times\) &  \\
\hline \(31 \alpha\) & PI \({ }^{\text {ch seq. . . . . . . }} \mathrm{O}\) \\
\hline
\end{tabular}

OP Class Decoder Lines \(U_{P}: \quad\) PKIR \({ }^{\text {def }}\), PKIR \({ }^{\text {dis }}\), PKIR \({ }^{\text {AE }}\)


OP CODE DESCRIPTION. TLY examines the content of the selected Memory Element register for ONES. The number of ONES appearing in active subwords is added to the content of the corresponding sign quarters of the \(D\) register. Except for the effect on \(D\), the final result is as if a LDA instruction were performed.

SPECIAL FEATURES. The operand is loaded into A instead of into D as is normally done in AK type instructions. This instruction uses the Shift Coupling Unit.

DETAILS. ASK determines the number of shifts that will occur in A. The number of shifts equals the length of the subword. ASK is preset to a value determined by the fracture specification of the instruction. In the example, ASK is preset to 170 , since an \(F_{4}\) \((9,9,9,9)\) fracture is specified. For each shift in A, ONE is added to the contents of ASK. The final value of ASK is always 001. Before each shift the state of the sign bit of A is examined. If a ONE is sampled, the corresponding (sign) quarter of the D register is indexed. (D acts as a counter.)

In the example, \(A_{1}\) contains three (3) ONES. Note that D contains 006 at the end of the instruction and 003 at the beginning of the instruction, i.e., the accumulated count in \(D\) is 003 .

The subwords in A are rotated, as in a CYcle instruction, so that the content of A at the end of the instruction is exactly the same as after the operand was originally loaded in A.

\begin{tabular}{|c|c|c|c|c|}
\hline 02\% & 1111000 & 0000000 & 000101010 & \\
\hline 02\% & 1111001 & 0000000 & 00000100101 & \\
\hline 028 & 1010 & 00000001 & (1)00001010 & Shift tiat Con- \\
\hline O2N & 11111011 & 000000100 & 010000101 & \\
\hline 020 & \(\begin{array}{lllllll}1 & 1 & 1 & 1 & 1 & 0 & 0\end{array}\) & 000000100 & 11010000010 & SAMPLE AL, 9 for \\
\hline 020 & 11110 & 00000010 & 01010000 & , \\
\hline 020 & 1111110 & 00000010 & 001010000 & - \\
\hline 02d & 11 & 000000110 & 01101101000 & PLED IND \\
\hline O2\% & 0000000 & 000000110 & 00101010 & \\
\hline
\end{tabular}
tly illustrative example
OPERAND (LOADED in A FROM MEMORY) ....... \(0000: 101: 010\)
Data (left in D From Previous instruction) ...0000:000:0 0
Configuration
\[
\downarrow \downarrow \downarrow
\]

Derivative information for the cited Example:
Roman Numeral (Sign Quarter) I
Ask Preset
170
PK TALLY (ONES IN MEMORY)


OPERATE (ARITHMETIC ELEMENT: \(N_{2.8}^{0} \cdot N_{2.7}^{\prime}\) ) OPR \({ }^{\wedge E} 04\)


OP Class Decoder Lines \(U_{P}: \quad\) PKIR \({ }^{\text {def }}\), PKIR \({ }^{\text {dis }}, ~ P K I R^{A E}\)


OP CODE DESCRIPTION. DIV divides the content of \(A B\) by the content of the selected Memory Element register. The quotient appears in \(A\) and the remainder in B. If an overflow occurs the \(Z\) flip-flops are set. With the exception of the possible generating of remainders and/or overflows the instruction is the inverse of MULtiply.

SPECIAL FEATURES. The ASK counter is used to count the number of carry (CRY), partialadd (PAD) loop iterations. In this instruction, the \(Z\) and \(Y\) flip-flops are used in the sign control logic although the Z flip-flop is also used in the DIV overflow control logic. DIV uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (divisor) is loaded into \(D\) at \(Q K^{21 \alpha}\). The \(Q K\) execution logic is identical to that of a LDD, except for the pulses indicated on the DIV time chart. \(\mathrm{QK}^{14 \alpha}\) starts the AK counter which controls the division logic.

The pulses clearing and presetting the \(A S K\) counter occur at \(A K^{00 \alpha}\) and \(A K^{01 \alpha}\), respectively. In the example ASK is preset to 170 . This value is determined by the length of the longest subword specified by the configuration.

The sign of the dividend is copied into \(Z\) and the content of \(A B\) is made negative at \(A K^{01 \alpha}\). The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps. If \(A\) and \(D\) have the same sign then the content of \(D\) is made negative at \(\mathrm{AK}^{\mathrm{O} \alpha}\). The first pad pulse is fired off in \(\mathrm{AK}^{\mathrm{O} \beta}\).

The CRY-PAD loop is now entered. Each time the loop is traversed a count ASK pulse occurs.

Certain characteristics of the CRY-PAD loop should be pointed out. (The carry and partial add logic are fully explained in Chapter 14. An end-around carry does not oceur in DIV; instead, the content of the sign bit in \(D\) is carried into the right end of the carry circuit of each subword. Note that a complete carry occurs in each traverse of the loop. Before the partial addition occurs, the sign of \(D\) is always made the complement of that of \(A\). At the end of each CRY-PAD loop the content of \(A B\) is shifted (rotated) one bit to the left in each subword. The bits shifted into the right end of each subword in B generate the quotient. Note that this shift is made after the decision to traverse the CRY-PAD loop again. During the last loop ( \(\mathrm{ASK}_{7}^{1} \cdot \mathrm{ASK}_{1}^{\mathrm{O}}\) at \(\mathrm{AK}{ }^{\mathrm{O}}\) ) the content of B is shifted to the left, but not the content of A. Whether or not the pad pulse is fired off in this last loop is conditioned by the sign of the subwords in A. This last loop generates the correct remainder in \(A\).

On the last traverse of the loop ASK is indexed so that \(A S K_{7}^{0} \cdot \mathrm{ASK}_{2}^{1} \cdot \mathrm{ASK}_{1}^{\mathrm{O}}\) is true, and AK jumps to \(\mathrm{AK}^{10 \alpha}\).
\(A K^{10 \alpha}\) interchanges the content of \(A\) and \(B\), placing the quotient in \(A\) and the remainder in \(B\).
\(A K^{11 \alpha}\) takes care of the sign and overflow conditions. If the quotient is negative at \(\mathrm{AK}^{11 \alpha}\), then an overflow occurred during the division process. Note that if an overflow occurs and the dividend is less than twice as large as the divisor, then the overflow can be shifted into A by a SCale or NOrmalize instruction and the correct quotient obtained.


\section*{illustrative exahple}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Y & \(\mathrm{D}_{1}\) & \(c_{1}\) & \(z_{1}\) & \(A_{1}\) & 8, & creation \\
\hline - & \(x \times x_{1}^{1} \times \times x_{1}^{1} \times \times x\) & \(x \times x^{1} \times x \times x^{1 \times x} \times 1\) & \(\chi\) & 01011011 a 0 & 00000 隹 00 & ¢omemem \\
\hline \[
\begin{array}{|l}
\hline 0 \\
i
\end{array}
\] & 00010001000 &  & \[
\frac{x}{0}
\] & -10,1011800 & 1109001110 & \\
\hline & 10110001010 & \%0000.00 & & 1011010 & 1111010 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 11111,000 & & 01110001016 & \(1001,000,010\) & & 1101010001 & 1.1110011 & \multicolumn{3}{|r|}{\multirow[t]{2}{*}{cereminemo Looge}} \\
\hline O7d & 11111,000 & 1 & 01110001010 & 0011000,010 & 0 & 11010100001 & 111101011 & & & \\
\hline O8d & 11111001 & & 0110001010 & 0011000101 & - & 9010100 & 11118011 & & \multicolumn{2}{|c|}{\multirow{3}{*}{1}} \\
\hline & & 1 & 01110001010 & 0001000100 & - & 000,010,10 & 111 & & & \\
\hline 09 & 111100 & 1 & 10011 & 0001000100 & 0 & 00.10 & & & & \\
\hline O6\% & TT & 1 & 100111 & 0001101100 & - & 100010110 & 111100110 & \multicolumn{3}{|l|}{} \\
\hline & \(1,111,00\) & 1 & 100111101 & 10001101,001 & 0 & 1001010110 & 11110011 & & \multicolumn{2}{|c|}{\multirow{4}{*}{2}} \\
\hline 08. & 11111010 & 1 & 10011110 & \(1000,101,001\) & - & 10010101110 & 1111009 & er & & \\
\hline \({ }_{9}\) & 1111,010 & 1 & 00,1111101 & \(\bigcirc 0,000,000\) & 0 & 101,101,00 & 11,100 & & & \\
\hline  & 11110 & & -110001010 & 0090001000 & 0 & 11010 & & Pno & & \\
\hline \(\frac{060}{070}\) & 1 1111,010 & 1 & -111000101 & 01 1,0001010 & 0 & -0001010 & 11,001,01 & & \multicolumn{2}{|c|}{\multirow[b]{4}{*}{3}} \\
\hline & 111100 & ' & O110001010 & -1 100901 & \(\bigcirc\) & 001010,001 & 111,00110 & & & \\
\hline & 1,11 & 1 & O111000101 & 0110001010 & - & 00001000 & 111,0010 & & & \\
\hline (19) \({ }^{8}\) & III 11,011 & , & -111000101 & - & \[
\div
\] & 10,9101001
00,101001 & 110101101 & St & & \\
\hline 06 & 11110 & & 011000,010 & 0000001010 & 0 & 1110100 & 8011011 & & \multicolumn{2}{|c|}{\multirow{5}{*}{4}} \\
\hline & 111101 & & 0111000010 & -001000101 & - & 1 & 01101 & & & \\
\hline O8d & 1,111100 & 1 & 011100001.0 & 1.0010001010 & 0 & 11110100 & 1101011011 & \(\mathrm{CRO}^{\text {ct }}\) & & \\
\hline & 111110 & & 0111000.010 & 000,0001000 & - & 11110110 & 00110 & & & \\
\hline & 11111000 & & 011000010 & 000,0001008 & \(\bigcirc\) & 11,011,01 & 011 & pad & & \\
\hline Oow & 111,1 & & \(011,000.010\) & -11000,010 & \[
0
\] & 1001011,00 & o oll 10,11 & & \multicolumn{2}{|c|}{\multirow{4}{*}{5}} \\
\hline 078 & & & & 0110001010 & \[
0
\] & 100101110 & 001110,111 & & & \\
\hline &  & ! &  & (1) 11009010 & : & 10001011001 & \(1 \begin{aligned} & 1081101111 \\ & 10011\end{aligned}\) & \({ }^{\text {ar }}\) & & \\
\hline ¢ \({ }_{\text {B }}\) & 111001 & 1 & 100111101 & \(000000^{\prime} 000\) & & 001111101 & 00110110 & Pno & & \\
\hline ow & 11110 & 1 & 100111110 & 00,11100 & 0 & 0000001 & 0010110 & & \multicolumn{2}{|c|}{\multirow[b]{4}{*}{6}} \\
\hline O8d & 11110 & 1 & 1001110 & 00,111100 & & 000,0001 & 00111110 & & & \\
\hline \(0^{08 /}\) & 1111110 & \[
\frac{1}{1}
\] & 10011110 & 11001110001 & - & 000,00 ol & -0110 01110 & & & \\
\hline 99 & M111110 & I & 1000111101 & (1) & \({ }_{0}\) & - \(1111000^{\circ}\) & 0011011100 & N0 & & \\
\hline 26d & 小11116 & 1 & 10011110 & 0001101000 & \[
0
\] & 11100 il 1 & -11011, 0 & & \multicolumn{2}{|c|}{\multirow{5}{*}{7}} \\
\hline & \(1!111110\) & & 0011110 & 0001110008 & 0 & 111001111 & 011011100 & & & \\
\hline & 1,11111 & 1 & 1001110 & 0001110,00 & 0 & 1110011 & -1011100 & & & \\
\hline & 1,1111 & 1 & 100111110 & 1000,000,00 & \[
10
\] & - & 0110111 & & & \\
\hline & 111111 & & \(\frac{10011110}{10011110}\) & 000, 00000 & & 8101Fio & \(\frac{110111006}{}\) & & & \\
\hline & \(1!1111\) & 1 & 100111110 & 0001100000 & 0 & & 110111000 & & \multicolumn{2}{|c|}{\multirow[b]{3}{*}{8}} \\
\hline O82 & 010001000 & & 100111110 & 0001100000 & 0 & 10101110 & 110111000 & & & \\
\hline & 01000,006 & 1 & & 0001000000 & 0 & 1001110 & 00 & & & \\
\hline \(\sim_{\beta}\) & 0,000,000 & 1 & 0110001010 & 0001000000 & 0 & 10011110 & 101110100 & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{sue dors not oc}} \\
\hline \({ }_{0}^{0} 07\) & 1,000,006 & & 01 1,00001 of & O0010001000 & 0 & 111111 & 0111000 & & & \\
\hline & 0,000,000 & & 011,000010 & 000100010 & 0 & 11111111 & \(0,1110,00\) & & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{}} \\
\hline \(\bigcirc\) & 0,000,001 & + & 01100010 & 0001000100 & 0 & 111111 & 0111000 & & & \\
\hline & 01000100 & 1 & 0110001010 & 00010001000 & \[
\therefore
\] & 11111,1 & 0111100 & & & \\
\hline & 010001001 & & 0110001010 & 20010001000 & \[
0
\] & 111111 & DO & & & \\
\hline & 0,000,001 & & O11000010 & 0000000000 & & 111 & 011100101 & & & \\
\hline & 0,000,001 & ! & 011000010 & 0081008100 g & o & 11!11 & 1-111001011 & & & \\
\hline & & & & & & & & & & \\
\hline & 0.0001010 & & 011,00001 of & 10001000000 & & & 011100,011 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{A-A B itechonged}} \\
\hline & (100001018 & & 1, 1000010
1001110101 & (eal & & - &  & & & \\
\hline
\end{tabular}
divide illustrative example
operand (londed in a from Memort)
100111101
Divisor (LeFT in AB From Previous instruction) 0101011001000001100
fracture




OP CODE DESCRIPTION. MUL multiplies the content of A by the content of the selected Memory Element register. The signed product is left in \(A B\) by the instruction.

SPECIAL FEATURES. The ASK counter is used to count the number of multiply-step (MS) partial-add (PAD) loop iterations. In this instruction the \(Z\) and \(Y\) flip-flops are used in the sign control logic. MUL uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (multiplicand) is loaded into \(D\) at \(Q K^{2 l \alpha}\). The \(Q K\) execution logic is identical to that of a LDD, except for the pulses indicated on the MUL time chart. \(Q K^{14 \alpha}\) starts the \(A K\) counter, which controls the multiplication logic.

The pulses clearing and presetting the ASK counter occur in \(A K^{00 \alpha}\) and \(A K^{01 \alpha}\), respectively. In the example ASK is preset to 170 .

At \(\mathrm{AK}^{01 \alpha} \mathrm{Z}\) is cleared in the active sign quarters and the content of A (multiplier) is transferred into B. The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps.

In \(A K^{02 \alpha}\) the multiplicand in \(D\) is made positive. \(Y_{i}\) is used to remember the original sign of the multiplicand. The multiplier in \(B\) is also made positive by complementing \(B\). \(Z_{i}\) is used to remember the original sign of the multiplier.

The first partial-add pulse is fired off in \(A K^{O 2 \beta}\). The pad pulses are always conditional on the right-most bit in \(B\) being in the ONE state at the time the pulse is fired off. The first ASK count pulse also occurs at this time.

The MS - PAD loop is now entered. ASK records each traverse of this loop. (The multiply step and partial-add logic are fully explained in Chapter 14.) The MS pulse occurs in \(A K^{O}{ }^{O \alpha}\) and the PAD pulse in \(A K^{O 3 B}\). Note that each MS pulse shifts the content of \(A B\) one bit to the right.

When ASK reaches the ZERO state (ASK) AK leaves the loop.
At \(A K{ }^{08 \alpha}\) a full carry pulse occurs. After this pulse, the magnitude of the product is contained in the \(A B\) register. (The right-most bit in \(B\) is a duplicate of the sign bits.) If \(Z_{i} \not \equiv Y_{i}\), i.e., if the sign of the multiplicand and multiplier were not originally the same, \(A B\) is complemented, i.e., made negative. The multiplicand is also given its original sign, as remembered by \(Y_{i}\).

The overflow bits are left cleared.


Multiplication illustrative Example
```

Operand (Loded in D from memory).......100111101
Muhtipuer(boft in A from mervious instavetion).. 100011100
Fracture ! lelu

```
PK \(24|\propto| \quad\) MULTIPLY (76) \(\quad 100-\mathrm{PK}\)

\begin{tabular}{|c|c|c|}
\hline & OPERATE (ARITHMETIC ELEMENT: & \(\left.\mathrm{N}_{28}^{0} \cdot \mathrm{~N}_{2.7}\right) \quad \quad \mathrm{OPR}^{\text {AE }} 04\) \\
\hline \(24 \alpha\) & & \\
\hline \(25 \times\) &  &  \\
\hline \(26 / \alpha\) & &  \\
\hline \(31 \alpha\) & PI \({ }^{\text {chseq . . . . . . . }}\) D & \(\xrightarrow{\square} \mathrm{PI}_{3}\) \\
\hline
\end{tabular}
```

