

LISPM Bus Interface

***** CADR1:BUSINT UML
***** DIP MAP *****

25-MAR-81 0822

26S10 XD x	26S10 XD x	74LS244 XBD x	93S48 BUSPAR x	8304 LMDATA x	SIP180/3 LMDATA x
F30	E30	D30	C30	B30	A30
26S10 XD x	26S10 XD x	74LS244 XBD x	93S48 BUSPAR x	8304 LMDATA x	SIP180/3 LMDATA x
F29	E29	D29	C29	B29	A29
26S10 XD x	26S10 XD x	74LS244 XBD x	93S48 BUSPAR x	8304 LMDATA x	SIP180/3 LMDATA x
F28	E28	D28	C28	B28	A28
26S10 XD x	26S10 XD x	74LS244 XBD x	29701 WBUF x	8304 LMDATA x	74LS240 LMADR x
F27	E27	D27	C27	B27	A27
26S10 XA x	26S10 XA x	29701 RBUF x	29701 WBUF x	74LS244 BUSSEL x	74LS240 LMADR x
F26	E26	D26	C26	B26	A26
26S10 XA x	26S10 XA x	29701 RBUF x	29701 WBUF x	74LS244 BUSSEL x	74LS240 LMADR x
F25	E25	D25	C25	B25	A25
26S10 XA x	93S48 XAPAR x	29701 RBUF x	29701 WBUF x	74LS244 BUSSEL x	74LS240 LMADR x
F24	E24	D24	C24	B24	A24
26S10 XA x	93S48 XAPAR x	29701 RBUF x	74LS244 RBUF x	74LS244 BUSSEL x	74LS240 LMADR x
F23	E23	D23	C23	B23	A23
26S10 XA x	74LS244 UBXA x	74LS244 RBUF x	74LS244 RBUF x	8304 DBGOUT x	SIP180/3 DBGIN x
F22	E22	D22	C22	B22	A22
26S10 XA x	74LS244 UBXA x	74LS244 RBUF x	74LS244 BUSSEL x	8304 DBGOUT x	8304 DIAG x
F21	E21	D21	C21	B21	A21
26S10 XD x	74LS244 UBXA x	74S86 REQERR xxxx	74LS244 BUSSEL x	74S00 DATCTL xxxx	8304 DIAG x
F20	E20	D20	C20	B20	A20

LISPM Bus Interface

***** CADR1:BUSINT UML
DIP MAP *****

25-MAR-81 0823

DM8838 UBD x	74LS244 UBD x	74LS244 BUSSEL x	74LS244 BUSSEL x	74S04 DATCTL xxxxxx	74LS374 DBGIN x
F19	E19	D19	C19	B19	A19
DM8838 UBD x	74LS244 UBD x	74LS240 UBINTC x	74S51 DATCTL xx	74S32 DATCTL xxxx	74LS374 DBGIN x
F18	E18	D18	C18	B18	A18
DM8838 UBD x	74LS244 UBMAP x	74LS374 UBINTC x	74S51 DATCTL xx	74S02 DATCTL xxxx	74S241 DRGOUT x
F17	E17	D17	C17	B17	A17
DM8838 UBD x	74LS244 UBMAP x	25LS2519 UBINTC x	74LS244 REQERR x	74S08 REQTIM xxxx	25LS2519 DBGIN x
F16	E16	D16	C16	B16	A16
DM8838 UPRIOR x	29701 UBMAP x	74LS74 UBINTC xx	74S64 DATCTL x	8304 REQERR x	74S139 DBGIN xo
F16	E15	D15	C15	B15	A15
74S38 UPRIOR xx00	29701 UBMAP x	74LS74 UBINTC xx	74S51 DATCTL xx	74S74 RQSYN xx	74S10 DBGIN xxx
F14	E14	D14	C14	B14	A14
74S38 UPRIOR xxxx	29701 UBMAP x	74LS74 UBINTC xx	74S10 RQSYN xxx	74S04 XA xxxxxx	74S04 DBGIN xxxxxx
F13	E13	D13	C13	B13	A13
DM8838 UBA x	29701 UBMAP x	74S133 REQU x	74S260 RQSYN xx	74S02 DBGOUT xxxx	74S08 DBGOUT xxxx
F12	E12	D12	C12	B12	A12
DM8838 UBA x	74S258 UBMAP x	74S04 UBA xxxxxx	74S64 REQLM x	74S51 REQLM xx	74S00 DIAG xxxx
F11	E11	D11	C11	B11	A11
DM8838 UBA x	74S258 UBMAP x	74S174 UPRIOR x	74S64 REQIM x	74S74 REQUB xx	MTD100 DBGOUT x00
F10	E10	D10	C10	B10	A10
DM8838 UBA x	74S08 REQLM xx00	74S472 UPRIOR x	TD100 REQLM x	TD250 REQUB x	74S32 DBGIN xxxx
F09	E09	D09	C09	B09	A09

LISPM Bus Interface

***** CADR1:BUSINT UML
DLP MAP *****

25-MAR-81 0823

DM8838 UBA x	74S133 UBCYC x	25LS2519 UPRIOR x	74S04 REQM xxxxxx	74S74 UBCYC xx	74S175 RQSYNC x
F08	E08	D08	C08	B08	A08
DM8838 UBMAST x	74S139 UBCYC xx	25LS2519 UPRIOR x	MTD100 REQU xxx	74S04 CLM xxxxxx	74S260 RQSYNC xx
F07	E07	D07	C07	B07	A07
DM8838 UPRIOR x	74S260 UBCYC xx	74S10 UBMAST xxx	74S51 REQUB xx	TD100 RQSYNC x	74S175 RQSYNC x
F06	E06	D06	C06	B06	A06
74S133 UBCYC x	74S04 UBINTC xxxxxx	74S00 UBINTC xxxx	74S20 REQU xo	74S11 RQSYNC xxx	74S02 RQSYNC xxxx
F05	E05	D05	C05	B05	A05
TD250 UBCYC x	74S32 UBINTC xxxx	74S74 UBMAST xx	74S11 DBGIN xxx	74S241 DBGOUT x	74S00 REQU xxxx
F04	E04	D04	C04	B04	A04
74S00 REQU xxxx	74S138 UBCYC x	74LS74 REQU xx	74LS27 UPRIOR xxx	74S04 REQTIM xxxxxx	74LS112 REQERR ox
F03	E03	D03	C03	B03	A03
74S02 REQU xxxx	74S08 UBINTC xxxx	74LS74 UBMAST xx	74LS74 UBMAST xx	74S276 REQERR x	74S288 REQTIM x
F02	E02	D02	C02	B02	A02
TD100 REQU x	74S00 UBMAST xxxx	MTD100 UBMAST xxx	74LS163 UPRIOR x	74LS273 REQTIM x	74LS124 REQTIM xo
F01	E01	D01	C01	B01	A01

LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
 ***** EDGE CONNECTIONS Flags: (# Output, 0 Terminator, ---- Dedicated ground, ++++ Dedicated power) *****
 -E- -F- -J01- -J02-




A1	A1	01 CLK0	#01
A2 +5.0V+++++	A2 +5.0V+++++	02 -MEMRQ H	02
B1	B1	03 -LM ACK H	#03
B2 -5.0V	B2 -5.0V	04 LMX GRANT	#04
C1 -UB ADR12 H	#C1	05 LMUB GRANT	#05
C2 GND-----	C2 GND-----	06 XBUS REQUEST	#06
D1 -UB ADR17 H	#D1 -UB BBSY H	#07 LMUB MASTER	#07
D2 -UB ADR15 H	#D2	08 C1 OUT	#08
E1 -UB MSYN H	#E1	09 XWR	#09
E2 -UB ADR16 H	#E2	10 -FREE H	#10
F1 -UB ADR2 H	#F1 GND	11 NXM TIMEOUT	#11
F2 -UB C1 H	#F2	12 -ANY PAR ERROR H	#12
H1 -UB ADR1 H	#H1	13 ANY GRANT DLYD	#13
H2 -UB ADR0 H	#H2	14 MSYN IN	#14
J1 -UB SSYN H	#J1 -UB NPR H	#15 MSYN OUT	#15
J2 -UB C0 H	J2	16 SSYN IN	#16
K1 -UB ADR14 H	#K1	17 SSYN OUT	#17
K2 -UB ADR13 H	#K2	18 UB REG CYC T0	#18
L1 -UB ADR11 H	#L1	19 UBXRQ	#19
L2	L2	20 UBX GRANT	#20
M1	M1 -UB INTR H	#21 -DEBUG IN REQ H	021
M2	M2	22 DEBUG ACK	#22
N1 GND	#N1 GND	23 DBUB MASTER	#23
N2 -UB ADR8 H	#N2	24 NC	#24
P1 -UB ADR10 H	#P1	25 NC	#25
P2 -UB ADR7 H	#P2	26 -----	26 -----
R1 -UB ADR9 H	#R1	27 -----	27 -----
R2	R2	28 -----	28 -----
S1	S1	29 -----	29 -----
S2	S2	30 -----	30 -----
T1 GND-----	T1 GND-----	31 -----	31 -----
T2	T2 -UB SACK H	#32 -----	32 -----
U1 -UB ADR6 H	#U1	33 -----	33 -----
U2 -UB ADR4 H	#U2	34 -----	34 -----
V1 -UB ADR5 H	#V1	35 -----	35 -----
V2 -UB ADR3 H	#V2 LOCAL ENABLE	036 -----	36 -----
		37 -----	37 -----
		38 -----	38 -----
		39 -----	39 -----
		40 -----	40 -----
		41 -----	41 -----
		42 -----	42 -----
		43 -----	43 -----
		44 -----	44 -----
		45 -----	45 -----
		46 -----	46 -----
		47 -----	47 -----
		48 -----	48 -----
		49 -----	49 -----
		50 -----	50 -----



LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, ++++ Dedicated power) *****


-J03-		-J04-		-J05-		-J06-	
01		01	DBD0	#	01	DBD0	#
02		02	DBD1	#	02	DBD1	#
03		03	DBD2	#	03	DBD2	#
04		04	DBD3	#	04	DBD3	#
05		05	DBD4	#	05	DBD4	#
06		06	DBD5	#	06	DBD5	#
07		07	DBD6	#	07	DBD6	#
08		08	DBD7	#	08	DBD7	#
09		09	DBD8	#	09	DBD8	#
10		10	DBD9	#	10	DBD9	#
11		11	DBD10	#	11	DBD10	#
12		12	DBD11	#	12	DBD11	#
13		13	DBD12	#	13	DBD12	#
14		14	DBD13	#	14	DBD13	#
15		15	DBD14	#	15	DBD14	#
16		16	DBD15	#	16	DBD15	#
17		17	DEBUG IN A0	@	17	DEBUG OUT A0	#
18		18	DEBUG IN A1	@	18	DEBUG OUT A1	#
19		19	DEBUG IN WR	@	19	DEBUG OUT WR	#
20		20	-DEBUG IN REQ H	@	20	-DEBUG OUT REQ H	#
21	-----	21	DEBUG IN ACK	#	21	DEBUG OUT ACK	@
22	-----	22	NC	#	22	NC	#
23	-----	23	NC	#	23	NC	#
24	-----	24	NC	#	24	NC	#
25	-----	25	NC	#	25	NC	#
26	-----	26	-----	#	26	-----	#
27	-----	27	-----		27	-----	
28	-----	28	-----		28	-----	
29	-----	29	-----		29	-----	
30	-----	30	-----		30	-----	
31	-----	31	-----		31	-----	
32	-----	32	-----		32	-----	
33	-----	33	-----		33	-----	
34	-----	34	-----		34	-----	
35	-----	35	-----		35	-----	
36	-----	36	-----		36	-----	
37	-----	37	-----		37	-----	
38	-----	38	-----		38	-----	
39	-----	39	-----		39	-----	
40	-----	40	-----		40	-----	
		41	-----		41	-----	
		42	-----		42	-----	
		43	-----		43	-----	
		44	-----		44	-----	
		45	-----		45	-----	
		46	-----		46	-----	
		47	-----		47	-----	
		48	-----		48	-----	
		49	-----		49	-----	
		50	-----		50	-----	


LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
 ***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, ++++ Dedicated power) *****

-J07-		-J08-		-J09-		-J10-	
01 SPY0	#01 GND			01 -ADR15 H		01	
02 SPY1	#02 -MCLK7 H			@02 -ADR14 H		02	
03 SPY2	#03 GND			03 -ADR13 H		03	
04 SPY3	#04 GND			04 -ADR12 H		04	
05 SPY4	#05 SPY ADR 1			#05 -ADR11 H		05	
06 SPY5	#06 SPY ADR 2			#06 -ADR10 H		06	
07 SPY6	#07 SPY ADR 3			#07 -ADR9 H		07	
08 SPY7	#08 SPY ADR 4			#08 -ADR8 H		08	
09 SPY8	#09 -SPY READ H			#09 -ADR7 H		09	
10 SPY9	#10 -SPY WRITE H			#10 -ADR6 H		10	
11 SPY10	#11 -BUSINT LM RESET H			#11 -ADR5 H		11	
12 SPY11	#12 -LM BOOT H			#12 -ADR4 H		12	
13 SPY12	#13 -LM UNTRBUS RESET H			#13 -ADR3 H		13	
14 SPY13	#14 LM MEMDRIVE ENB			#14 -ADR2 H		14	
15 SPY14	#15 -LM POWER RESET H			#15 -ADR1 H		15	
16 SPY15	#16 NC			#16 -ADRO H		16	
17 -LM GRANT H	#17 NC			#17 -MFMRO H		@17	
18 WRVCYC	@18 NC			#18 -LM ACK H		#18	
19 LM INT	#19 NC			#19 -LOADMD H		#19	
20 MEMPAR FROM LM	@20 NC			#20 -LM IGPAR H		#20	
21 -----	21 -----			21 -----		21	
22 -----	22 -----			22 -----		22	
23 -----	23 -----			23 -----		23	
24 -----	24 -----			24 -----		24	
25 -----	25 -----			25 -----		25	
26 -----	26 -----			26 -----		26	
27 -----	27 -----			27 -----		27	
28 -----	28 -----			28 -----		28	
29 -----	29 -----			29 -----		29	
30 -----	30 -----			30 -----		30	
31 -----	31 -----			31 -----		31	
32 -----	32 -----			32 -----		32	
33 -----	33 -----			33 -----		33	
34 -----	34 -----			34 -----		34	
35 -----	35 -----			35 -----		35	
36 -----	36 -----			36 -----		36	
37 -----	37 -----			37 -----		37	
38 -----	38 -----			38 -----		38	
39 -----	39 -----			39 -----		39	
40 -----	40 -----			40 -----		40	
				41 -----		41	
				42 -----		42	
				43 -----		43	
				44 -----		44	
				45 -----		45	
				46 -----		46	
				47 -----		47	
				48 -----		48	
				49 -----		49	
				50 -----		50	












CADR: BCPINS
to 1AJ1




CADR: BCPINS
to 1BJ1





CADR: BCPINS
to 1CJ1



TO 3AJ1
CADR: BCPINS



TO 5AJ1
CADR: MBCPIN







- ◀01-1▶ — CLK0
- ◀01-2▶ — MEMRQ L
- ◀01-3▶ — LMACK L
- ◀01-4▶ — LMX GRANT
- ◀01-5▶ — LMUB GRANT
- ◀01-6▶ — XBUS REQUEST
- ◀01-7▶ — LMUB MASTER
- ◀01-8▶ — C1 OUT
- ◀01-9▶ — XWR
- ◀01-10▶ — FRFE L
- ◀01-11▶ — NXM TIMEOUT
- ◀01-12▶ — ANY PAR ERROR L
- ◀01-13▶ — ANY GRANT DLYD
- ◀01-14▶ — MSYN IN
- ◀01-15▶ — MSYN OUT
- ◀01-16▶ — SSYN IN
- ◀01-17▶ — SSYN OUT
- ◀01-18▶ — UB REG CYC TO
- ◀01-19▶ — UBXRQ
- ◀01-20▶ — UBX GRANT
- ◀01-21▶ — DEBUG IN REQ L
- ◀01-22▶ — DEBUG ACK
- ◀01-23▶ — DEBUG MASTER
- ◀01-24▶ — NC
- ◀01-25▶ — NC

CS2 — UBD0 L
 CR2 — UBD1 L
 CU2 — UBD2 L
 CT2 — UBD3 L
 CN2 — UBD4 L
 CP2 — UBD5 L
 CV2 — UBD6 L
 CW2 — UBD7 L
 CX2 — UBD8 L
 CY2 — UBD9 L
 CZ2 — UBD10 L
 CH1 — UBD11 L
 CH2 — UBD12 L
 CK2 — UBD13 L
 CL2 — UBD14 L
 CM2 — UBD15 L
 CE1 — UB MSYN L
 CEJ1 — UB SSW L
 CEJ2 — UB C0 L
 CEJ2 — UB C1 L


CEH2 — UB ADR0 L
 CEH1 — UB ADR1 L
 CEI1 — UB ADR2 L
 CEI2 — UB ADR3 L
 CEI2 — UB ADR4 L
 CEI1 — UB ADR5 L
 CEI1 — UB ADR6 L
 CEP2 — UB ADR7 L
 CEI2 — UB ADR8 L
 CEI1 — UB ADR9 L
 CEI1 — UB ADR10 L
 CEI1 — UB ADR11 L
 CEI1 — UB ADR12 L
 CEK2 — UB ADR13 L
 CEK1 — UB ADR14 L
 CEI2 — UB ADR15 L
 CEI2 — UB ADR16 L
 CEI1 — UB ADR17 L




CA1 — UB MPG IN
 CB1 — UB MPG OUT
 CD2 — UB BR7 L
 CE2 — UB BR6 L
 CE2 — UB BR5 L
 CH2 — UB BR4 L
 CI1 — UB INIT L
 CK2 — UB BG7 IN
 CL2 — UB BG7 IN;(OUT)
 CM2 — UB BG6 IN
 CN2 — UB BG6 IN;(OUT)
 CP2 — UB BG5 IN
 CR2 — UB BG5 IN;(OUT)
 CS2 — UB BG4 IN
 CI2 — UB BG4 IN;(OUT)
 ED1 — UB BBSY L
 EJ1 — UB NPR L
 EI1 — UB INTR L
 ET2 — UB SACK L

CV2 — LOCAL ENABLE
 CR1 — LM BOOT L














THESE SIGNALS MUST BE
JUMPED OVER TO CORRESPONDING
XBUS RUNS








- DBD0
- DBD1
- DBD2
- DBD3
- DBD4
- DBD5
- DBD6
- DBD7
- DBD8
- DBD9
- DBD10
- DBD11
- DBD12
- DBD13
- DBD14
- DBD15
- DEBUG IN A0
- DEBUG IN A1
- DEBUG IN MR
- DEBUG IN REQ L
- DEBUG IN ACK
- NC
- NC
- NC
- NC












CBUS

DATA PATH - ADDRESS








25-MAY-1978 16:41

AI: CADR1; DPADR








ADR <21:20> APPEAR
ON CADR1; UBINTC





NOTE: MEMPAR TO LM is on DBGOUT





17 400 000- TOP 128K OF LM PHYSICAL ADDRESS
 17 777 777 IS I/O TO UNIBUS



























TBP 18S030M



17 400 000 to
17 777 777


THESE ARE LM ADDRESSES THAT ARE MAPPED ONTO UNIBUS
THEY DON'T EXIST ON XBUS
THEREFORE THEY'LL MEAN UNIBUS TO MEMORY DATA REGISTER






















PAGES ARE 512 16-BIT WORDS LONG
 THE FIRST 8 ARE ACCESSIBLE BY A PDP-11.
 THE OTHER 8 ARE SHADOWED BY I/O ADDRESSES







SEE CADR1: LMADR













```


WITH <x:LM npg:NPG2>
WITH <x:DB npg:NPG1>
-----
x.RQ: BUS REQ, NPR:
npg.IN: set x.GRANTED;
npg.IN+100ns: [x.GRANTED: set x.SELECTED, else NPG OUT]:
x.SELECTED v x.MASTER: -BUS REQ, -NPR;
x.SELECTED: SACK OUT;
assert SACK OUT: (DLY): -npg.IN
-npg.IN ^ -SSYN IN ^ -BBSY IN: BUS READY;
BUS READY ^ x.SELECTED: set x.MASTER;
x.MASTER: BBSY OUT, x.RESET;
x.RESET: clr x.GRANTED, clr x.SELECTED;
-x.RQ: clr x.MASTER;




```


NOTE: NPR is synchronized on UPRIOR and generates NPG IN if LOCAL ENABLE.











XAO PAR EVEN —◇— XAO PAR ODD L
 XAO PAR ODD —◇— XAO PAR EVEN L
 XAO PAR EVEN ——— XADDR PAR OUT

