MASSACHUSETTS INSTITUTE OF TECHNOLOGY ARTIFICIAL INTELLIGENCE LABORATORY

A.I. Technical Report No. 1445

September, 1993

Robust, High-Speed Network Design for Large-Scale Multiprocessing

André DeHon andre@ai.mit.edu

Abstract: Large-scale multiprocessing remains an elusive, yet promising paradigm for achieving high-performance computation. As machine size scales upward, there are two important aspects of multiprocessor systems which will generally get worse rather than better: (1) interprocessor communication latency will increase and (2) the probability that some component in the system will fail will increase. Both of these problems can prevent us from realizing the potential benefits of large-scale multiprocessing. In this document we consider the problem of designing networks which simultaneously minimize communication latency while maximizing fault tolerance for large-scale multiprocessors. Using a synergy of techniques including connection topologies, routing protocols, signalling techniques, and packaging technologies we assemble integrated, system-level solutions to this network design problem. In particular, we recommend the use of multipath, multistage networks, simple, source-responsible routing protocols, stochastic fault-avoidance, dense three-dimensional packaging, low-voltage, series-terminated transmission line signalling, and scan based diagnostic and reconfiguration.

Acknowledgements: This report describes research done at the Artificial Intelligence Laboratory of the Massachusetts Institute of Technology. Support for the Laboratory's Artificial Intelligence Research is provided in part by the Advanced Research Projects Agency under Office of Naval Research contract N00014-91-J-1698. This material is based upon work supported under a National Science Foundation Graduate Fellowship. Any opinions, findings, conclusions or recommendations expressed in this publication are those of the author and do not necessarily reflect the views of the National Science Foundation.

Acknowledgments

The ideas presented herein are the collaborative product of the MIT Transit Project under the direction of Dr. Thomas Knight, Jr. The viewpoint is my own and, as such, the description reflects my perspective and biases on the subject matter. Nonetheless, the whole picture presented here was shaped by the effort of the group and would definitely have been less complete without such a collective effort.

At the expense of slighting some who's influences and efforts I may not, yet, fully appreciated, I feel it only appropriate to acknowledge many by name. Knight provided many of the seed ideas which have formed the basis of our works. Preliminary work with the MIT Connection Machine Project and with the Symbolics VLSI group raised many of the issues and ideas which the Transit Project inherited. Collaboration with Tom Leighton, Bruce Maggs, and Charles Leiserson on interconnection topologies has also been instrumental in developing many of the ideas presented here.

Knight, of course, provided the project with the oversight and encouragement to make this kind of effort possible. Henry Minsky has been a key player in the Transit effort since its inception. Minsky has helped shape ideas on topology, routing, and packaging. Without his VLSI efforts, RN1 would not have existed and all of us would have suffered greatly on other VLSI projects. Along with Knight, Alex Ishii and Thomas Simon have been invaluable in the effort to understand and develop high-performance signalling strategies. While Simon has a very different viewpoint than myself on most issues, the alternative perspective has generally been healthy and produced greater understanding. The packaging effort would remain arrested in the conceptual stage without the efforts of Fred Drenckhahn. Frederic Chong and Eran Egozy provided the cornerstone for our network organization evaluations and developments. Their efforts took vague notions and turned them into quantifiable entities which allowed us greater insight. Eran Egozy spearheaded the original METRO effort which also included Minsky, Simon, Samuel Peretz, and Matthew Becker. Simon helped shape the MBTA effort. The MBTA effort has also benefitted from contributions by Minsky, Timothy Kutscha, David Warren, and Ian Eslick. Patrick Sobalvarro, Michael Bolotski, Neil Brock, and Saed Younis have also offered notable help during the course of this effort.

This work has also been shaped by numerous discussions with people in "rival" research groups here at MIT. Notably, discussions with Anant Agarwal, John Kubiatowicz, David Chaiken, and Kirk Johnson in the MIT Alewife Project have been quite useful. William Dally, Michael Noakes, Ellen Spertus, Larry Dennison, and Deborah Wallach of the Concurrent VLSI Architecture group have all provided many useful comments and feedback. Noakes and George Andy Boughton have provided much valuable technical support during the life of this project. I am also indebted to William Weihl, Gregory Papadopoulos, and Donald Troxel for their direction.

Our productivity during this effort has been enhanced by the availability of software in source form. This has allowed us to customize existing tools to suit our novel needs and correct deficiencies. Notably, we have benefitted from software from the GNU Project, the Berkeley CAD group, and the Active Messages group at Berkeley.

We have also been fortunate that several companies offer generous university programs through which they have made tools available to us. Intel has been most helpful in providing a rich suite of tools for working with the 80960 microprocessor series in source form. Actel provided sufficient discounts on their FPGA tools to make their FPGAs useful for our prototyping efforts. Exemplar has also provided generous discounts on their synthesis tools. Cadence provided us with Verilog-XL for simulation. Logic Modeling Corporation has made their library of models for Verilog available. MetaSoftware provided us with HSpice. Many of our efforts could not have succeeded without the support of these industrial strength tools.

This research is supported in part by the Defense Advanced Research Projects Agency under contracts N00014-87-K-0825 and N00014-91-J-1698. This material is based upon work supported under a National Science Foundation Graduate Fellowship. Any opinions, findings, conclusions or recommendations expressed in this publication are those of the author and do not necessarily reflect the views of the National Science Foundation.

Fabrication of printed-circuit boards and integrated circuits was provided by the MOSIS Project. We are greatly indebted to the careful handling and attention they have given to our projects. Particularly we are grateful for the help provided by Terry Dosek, Wes Hansford, Sam DelaTorre, and Sam Reynolds.

Contents

Ι	Intr	roduction and Background	1										
1	Introduction												
	1.1	Goals	3										
	1.2	Scope	3										
	1.3	Overview	3										
		1.3.1 Topology	4										
		1.3.2 Routing	6										
		1.3.3 Technology	7										
		1.3.4 Fault Management	8										
	1.4	Organization	8										
•			10										
2	Bacl	kground	10										
	2.1		10										
			10										
	2.2	2.1.2 Multiprocessor Model	11										
	2.2	$IEEE-1149.1-1990 IAP \dots \dots$	11										
	2.3		13										
	2.4		14										
		2.4.1 Network Latency	14										
		2.4.2 Locality	16										
	<u> </u>	2.4.3 Node Handling Latency	17										
	2.5	Faults in Large-Systems	18										
	2.6	Fault Tolerance	19										
	2.7	Pragmatic Considerations	19										
		2.7.1 Physical Constraints	19										
	2.0	2.7.2 Design Complexity	20										
	2.8		20										
II	En	gineering Reliable, Low-Latency Networks	22										
3	Netv	work Organization	23										
	3.1	Low-Latency Networks	23										

		3.1.1	Fully Connected Network	23
		3.1.2	Full Crossbar	23
		3.1.3	Hypercube	24
		3.1.4	<i>k</i> -ary- <i>n</i> -cube	25
		3.1.5	Flat Multistage Networks	27
		3.1.6	Tree Based Networks	27
		3.1.7	Express Cubes	29
		3.1.8	Summary	29
	3.2	Wire L	ength	29
	3.3	Fault T	olerance	31
		3.3.1	Indirect Routing	31
		3.3.2	k-ary-n-cubes and Express Cubes	31
		3.3.3	Multiple Networks	31
		3.3.4	Extra-Stage, Multistage Networks	32
		3.3.5	Interwired, Multipath, Multistage Networks	33
	3.4	Robust	Networks for Low-Latency Communications	34
	3.5	Networ	k Design	34
		3.5.1	Parameters in Network Construction	35
		3.5.2	Endpoints	35
		3.5.3	Internal Wiring	36
		3.5.4	Network Yield Evaluation	42
		3.5.5	Network Harvest Evaluation	48
		3.5.6	Trees	48
		3.5.7	Hybrid Fat-Tree Networks	50
	3.6	Flexibi	lity	51
	3.7	Summa	ury	53
	3.8	Areas t	o Explore	54
4	Rou	ting Pro	tocol	55
	4.1	Probler	n Statement	55
		4.1.1	Low-overhead Routing	55
		4.1.2	Flexiblity	56
		4.1.3	Distributed Routing	56
		4.1.4	Dynamic Fault Tolerance	56
		4.1.5	Fault Identification	56
	4.2	Protoco	ol Overview	56
	4.3	MRP in	the Context of the ISO OSI Reference Model	57
	4.4	Termin	ology	57
	4.5	Basic F	Router Protocol	60
		4.5.1	Signalling	60
		4.5.2	Connection States	60
		4.5.3	Router Behavior	61
		4.5.4	Making Connections	63
	4.6	Networ	k Routing	63

	4.7	Basic E	Endpoint Protocol	64
		4.7.1	Initiating a Connection	64
		4.7.2	Return Data from Network	65
		4.7.3	Retransmission	66
		4.7.4	Receiving Data from Network	67
		4.7.5	Idempotence	67
	4.8	Compo	osite Behavior and Examples	68
		4.8.1	Composite Protocol Review	69
		4.8.2	Examples	69
	4.9	Archite	ectural Enhancements	73
		4.9.1	Avoiding Known Faults	73
		4.9.2	Back Drop	75
	4.10	Perform	mance	77
	4.11	Pragma	atic Variants	78
		4.11.1	Pipelining Data Through Routers	78
		4.11.2	Pipelined Connection Setup	81
		4.11.3	Pipelining Bits on Wires	81
	4.12	Width	Cascading	83
		4.12.1	Width Cascading Problem	84
		4.12.2	Techniques	85
		4.12.3	Costs and Implementation Issues	87
		4.12.4	Flexibility Benefits	87
	4.13	Protoco	ol Features	87
		4.13.1	Overhead	88
		4.13.2	Flexibility	88
		4.13.3	Distributed Routing	88
		4.13.4	Fault Tolerance	88
		4.13.5	Fault Identification and Localization	89
	4.14	Summa	arv	89
	4.15	Areas t	to Explore	89
		1 11 0 415 1		0,
5	Test	and Re	configuration	91
	5.1	Dealing	g with Faults	91
	5.2	Scan-B	Based Testing and Reconfiguration	92
	5.3	Robust	t and Fine-Grained Scan Techniques	92
		5.3.1	Multi-TAP	93
		5.3.2	Port-by-Port Selection	96
		5.3.3	Partial-External Scan	. 97
	5.4	Fault Id	dentification	97
	5.5	Reconf	figuration	98
		5.5.1	Fault Masking	98
		5.5.2	Propagating Reconfiguration	98
		5.5.3	Internal Router Sparing	99
	5.6	On-Lin	ne Repair	99

	5.7	High-Lev	rel Fault and Repair Management)2
	5.8	Summary)3
	5.9	Areas To	Explore)3
6	Sign	alling Tec	hnology 10)5
	6.1	Signalling	g Problem)5
	6.2	Transmiss	sion Line Review)5
	6.3	Issues in '	Transmission Line Signalling 10)9
	6.4	Basic Sig	nalling Strategy	12
	6.5	Driver .	11	14
	6.6	Receiver		16
	6.7	Bidirectio	onal Operation	18
	6.8	Automati	c Impedance Control	19
		6.8.1 C	Sircuitry	19
		6.8.2 In	npedance Selection Problem	20
		6.8.3 Ir	npedance Selection Algorithm	23
		6.8.4 R	egister Sizes	26
		6.8.5 S	ample Results	26
		6.8.6 S	haring	27
		6.8.7 T	emperature Variation	28
	6.9	Matched	Delay \ldots \ldots \ldots 12	29
		6.9.1 P	roblem	30
		6.9.2 A	diustable Delay Pads	30
		6.9.3 D	Pelav Adjustment	31
		6.9.4 S	imulating Long Sample Registers	33
	6.10	Summarv		34
	6.11	Areas to l	Explore	34
7	Pack	aging Tec	hnology 12	37
'	7 1	Packaging	g Requirements 11	,, 27
	7.2	Packing a	and Interconnect Technology Review	,, 37
	1.2	721 Ir	ntegrated Circuit Packaging	,, 37
		7.2.1 II 7.2.2 P	rinted-Circuit Boards	38
		7.2.2 I	Initial PCR Systems	20
		7.2.3 N	formactors 1/	,) 10
	73	Stack Pac	vaging Strategy	+U 41
	1.5	731 D	magning Strategy	+1 41
		7.3.1 D	ompressional Roard to Package Connectors	+1 17
		7.3.2 C	rinted Circuit Boards	+∠ 15
		7.3.3 E	seembly 1/	+J 17
		735 C	Sociality	۲/ 17
		736 D	oomig	۲/ 17
		7.3.0 K	$\frac{1}{2}$	т/ 10
		738 C	tack Packaging of Non DSPGA Components	+0 40
		1.5.0 5		+7

	7.4	Network Packaging Example	51
	7.5	Packaging Large Systems	51
		7.5.1 Single Stack Limitations	51
		7.5.2 Large-Scale Packaging Goals	152
		7.5.3 Fat-tree Building Blocks	53
		7.5.4 Unit Tree Examples	54
		7.5.5 Hollow Cube	55
		7.5.6 Wiring Hollow Cubes	56
		7.5.7 Hollow Cube Support	57
		7.5.8 Hollow Cube Limitations	59
	7.6	Multi-Chip Modules Prospects	59
	7.7	Summary	60
	7.8	Areas To Explore	60
		L	
II	Ca	se Studies 1	61
0	DN 1		
8	KNI		62
Q	Met	n 1	65
,	9 1	METRO Architectural Options	65
	9.1	METRO Technology Projections	165
	1.2		105
10	Mod	ular Bootstrapping Transit Architecture (MBTA)	167
10	Mod 10.1	Ilar Bootstrapping Transit Architecture (MBTA) Architecture 1	167 67
10	Mod 10.1 10.2	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1	167 67 67
10	Mod 10.1 10.2	ular Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1	167 167 167
10 11	Mod 10.1 10.2 Metr	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 O Link 1	167 67 67
10 11	Mod 10.1 10.2 Met 11.1	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 Induction 1 Induction 1 Induction 1 Induction 1	167 67 67 71
10 11	Mod 10.1 10.2 Metu 11.1 11.2	ular Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1	167 67 67 71 71
10 11	Mod 10.1 10.2 Metu 11.1 11.2 11.3	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1	167 67 67 71 71 72
10	Mod 10.1 10.2 Metu 11.1 11.2 11.3	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1	167 67 67 71 71 72 72
10 11 12	Mod 10.1 10.2 Meta 11.1 11.2 11.3 MBT	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1	167 167 167 171 171 172 172
10 11 12	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MB7 12.1	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1 Network Packaging 1	167 167 167 171 171 172 172 175
10 11 12	Mod 10.1 10.2 Metr 11.1 11.2 11.3 MB7 12.1 12.2	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 Network Packaging 1 Node Packaging 1	167 167 167 171 172 172 175 175 175
10 11 12	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1 Network Packaging 1 Node Packaging 1 Signal Connectivity 1	167 167 167 171 171 172 72 175 175 175 175
10 11 12	Mod 10.1 10.2 Meta 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1 Network Packaging 1 Node Packaging 1 Signal Connectivity 1 Assembled Stack 1	167 167 167 171 172 175 175 175 175 175 175 175 175
10 11 12	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4	alar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 o Link 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1 Network Packaging 1 Signal Connectivity 1 Assembled Stack 1	167 167 167 171 172 172 175 175 175 175 175 175 175 175
10 11 12	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4	Ilar Bootstrapping Transit Architecture (MBTA) Architecture Performance Interformance Interfaces Interface	167 167 167 171 171 172 175 175 175 175 175 175 179
10 11 12 IV	Mod 10.1 10.2 Meta 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4 Co	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 Performance 1 Interfaces 1 Interfaces 1 Primitive Network Operations 1 Network Packaging 1 Node Packaging 1 Signal Connectivity 1 Assembled Stack 1	167 167 167 171 171 172 72 175 175 175 175 179 82
10 11 12 IV	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4 Co	Ilar Bootstrapping Transit Architecture (MBTA) 1 Architecture 1 Performance 1 Nullink 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 Network Packaging 1 Node Packaging 1 Signal Connectivity 1 Assembled Stack 1	167 167 167 171 172 172 175 175 175 175 175 175 175 175
10 11 12 IV 13	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4 Cc Sum 13.1	Ilar Bootstrapping Transit Architecture (MBTA) Architecture Performance I Performance I I O Link MLINK Function Interfaces I Interfaces I Primitive Network Operations I Network Packaging Node Packaging I Node Packaging I Node Packaging I Node Stack I Intersion I <t< td=""><td>167 167 167 171 171 172 175 175 175 175 175 175 175 175</td></t<>	167 167 167 171 171 172 175 175 175 175 175 175 175 175
10 11 12 IV 13	Mod 10.1 10.2 Meta 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4 Co Sum 13.1 13.2	Ilar Bootstrapping Transit Architecture (MBTA) I Architecture 1 Performance 1 Define 1 MLINK Function 1 Interfaces 1 Primitive Network Operations 1 A Packaging 1 Network Packaging 1 Node Packaging 1 Signal Connectivity 1 Assembled Stack 1 Interjaces 1 Interfaces 1 Interfaces	167 167 167 171 171 172 175 175 175 175 175 175 175 175
10 11 12 IV 13	Mod 10.1 10.2 Metu 11.1 11.2 11.3 MBT 12.1 12.2 12.3 12.4 Co Sum 13.1 13.2 12.2	Ilar Bootstrapping Transit Architecture (MBTA) Architecture Performance Performance Interfaces MLINK Function Interfaces Interfaces Primitive Network Operations Network Packaging Node Packaging Node Packaging Signal Connectivity Assembled Stack Interfaces	 167 167 167 167 171 172 172 172 175 175 175 175 175 175 175 175 175 183 183 185 86

Α	Perf	ormanc	ce Simulations (by Frederic Chong)	187
	A.1	The Si	mulated Architecture	187
	A.2	Coping	g with Network I/O	187
	A.3	Netwo	rk Loading	188
		A.3.1	Modeling Shared-Memory Applications	188
		A.3.2	Application Descriptions	188
		A.3.3	Application Data	189
		A.3.4	Synchronization	189
		A.3.5	The FLAT24 Load	189
	A.4	Perform	mance Results for Applications	192

List of Figures

1.1 1.2 1.3	16 × 16 Multibutterfly Network	4 5 7
2.1 2.2	Multiprocessor Model Standard IEEE TAP and Scan Architecture Standard IEEE TAP and Scan Architecture Standard IEEE TAP and Scan Architecture	12 12
3.1	Fully Connected Networks	23
3.2	Full 16×16 Crossbar	24
3.3	Distributed 16×16 Crossbar	24
3.4	Hypercube	25
3.5	$\operatorname{Mesh}-k$ -ary- <i>n</i> -cube with $k=2$	25
3.6	Cube $-k$ -ary- n -cube with $k = 3$	26
3.7	Torus $-k$ -ary- n -cube with $k = 2$ and Wrap-Around Torus Connections	26
3.8	16×16 Omega Network Constructed from 2×2 Crossbars	27
3.9	16×16 Bidelta Network	28
3.10	Benes Network	28
3.11	16×16 Multibutterfly Network	29
3.12	Express Cube Network $-k = 2$	30
3.13	Replicated Multistage Network	32
3.14	Extra Stage Network	33
3.15	4×2 Crossbar with a dilation of $2 \dots $	34
3.16	16×16 Multibutterfly Network with Radix-4 Routers in Final Stage	36
3.17	Left: Non-expansive Wiring of Processors to First Stage Routing Elements	38
3.18	Right: Expansive Wiring of Processors to First Stage Routing Elements	38
3.19	Pseudo-code for Deterministic Interwiring	40
3.20	16×16 Path Expansion Multibutterfly Network	40
3.21	Pseudo-code for Random Interwiring	41
3.22	Randomly-Interwired Network	42
3.23	Randomized Maximal-Fanout	43
3.24	Pseudo-code for Random, Maximal-Fanout Interwiring	44
3.25	16×16 Randomized, Maximal-Fanout Network	45
3.26	Completeness of (A) 3-stage and (B) 4-stage Multipath Networks	45
3.27	Comparative Performance of 3-Stage and 4-Stage Networks	47

3.28	Chong's Fault-Propagation Algorithm for Reconfiguration	8
3.29	Fault-Propagation Node Loss and Performance for 1024-Node Systems 4	.9
3.30	Cross-Sectional View of Up Routing Tree and Crossover	1
3.31	Connections in Down Routing Stages (left)	2
3.32	Up Routing Stage Connections with Lateral Crossovers (right)	2
3.33	Multibutterfly Style Cluster at Leaves of Fat-Tree	2
4.1	METRO Routing Protocol in the context of the ISO OSI Reference Model 5	58
4.2	Basic Router Configuration	9
4.3	MRP-ROUTER Connection States	51
4.4	16×16 Multibutterfly Network	9
4.5	Successful Route through Network	0
4.6	Connection Blocked in Network	1
4.7	Dropping a Network Connection	1
4.8	Reversing an Open Network Connection	2
4.9	Reversing a Blocked Network Connection	3
4.10	Reverse Connection Turn	4
4.11	Blocked Paths in a Multibutterfly Network	5
4.12	Example of Fast Path Reclamation	6
4.13	Backward Reclamation of Connection Stuck Open	8
4.14	Example Connection Open with Pipelined Routers	9
4.15	Example Turn with Pipelined Routers	0
4.16	Example of Pipelined Connection Setup	2
4.17	Example Turn with Wire Pipelining	3
4.18	Cascaded Router Configuration using Four Routing Elements	6
5.1	Mesh of Gridded Scan Paths	3
5.2	Scan Architecture for Dual-TAP Component	95
5.3	Propagating Reconfiguration Example	0
5.4	Propagating Reconfiguration Example)1
c 1		7
6.1	Initial Transmission Line Voltage Profile	/
6.2	Transmission Line Voltage: Open Circuit Reflection	1
6.3	Transmission Line Voltage: $Z_{term} > Z_0$ Reflection	8
6.4	Transmission Line Voltage: Matched Termination	8
6.5	Transmission Line Voltage: $Z_{term} < Z_0$ Reflection	9
6.6	Transmission Line Voltage: Short Circuit Reflection	9
6./	Parallel Terminated Transmission Line	0
6.8	Serial Terminated Transmission Line	1
6.9	CMOS Iransmission Line Driver	3
6.10	Functional view of Controlled Output Impedance Driver	4
6.11	CMOS Driver with Voltage Controlled Output Impedance	5
6.12	CMOS Driver with Digitally Controlled Output Impedance	6
6.13	CMOS Driver with Separate Impedance and Logic Controls	. /

6.14	Controlled Impedance Driver Implementation		•	•			118
6.15	CMOS Low-voltage Differential Receiver Circuitry						119
6.16	CMOS Low-voltage, Differential Receiver Implementation						120
6.17	Bidirectional Pad Scan Architecture						121
6.18	Sample Register						121
6.19	Driver and Receiver Configuration for Bidirectional Pad						122
6.20	Ideal Source Transition						123
6.21	More Realistic Source Transitions						125
6.22	Impedance Selection Algorithm (Outer Loop)						126
6.23	Impedance Selection Algorithm (Inner Loop)						127
6.24	Impedance Matching: 6 Control Bits						128
6.25	Impedance Matching: 3 Control Bits						129
6.26	100Ω Impedance Matching: 6 Control Bits						130
6.27	Multiplexor Based Variable Delay Buffer						131
6.28	Voltage Controlled Variable Delay Buffer						131
6.29	Adjustable Delay Bidirectional Pad Scan Architecture						132
6.30	Sample Register with Selectable Clock Input						133
6.31	Sample Register with Recycle Option						135
6.32	Sample Register with Overlapped Recycle						135
7.1	Stack Structure for Three-dimensional Packaging		•	•		•	141
7.2	DSPGA372	•	•	•		•	143
7.3	DSPGA372 Photos	•	•	•		•	144
7.4	BB372	•	•	•		•	145
7.5	Button	•	•	• •	•••	•	146
7.6	Cross-section of Routing Stack			•			148
7.7	Close-up Cross-section of Mated BB372 and DSPGA372 Components			•			149
7.8	Sample Clock Fanout on Horizontal PCB			•			150
7.9	Mapping of Network Logical Structure onto Physical Stack Packaging			•			152
7.10	Two Level Hollow-Cube Geometry			•			156
7.11	Two Level Hollow Cube with Top and Side Stacks of Different Sizes .		•	•		•	157
7.12	Three Level Hollow Cube	•		•			158
0.1							1.60
8.1	RNI Logical Configurations	·	•	•	•••	•	162
8.2	RNI Micro-architecture	·	•	•	• •	•	163
8.3	Packaged RNTIC	·	·	•	• •	•	164
10.1	MBTA Routing Network						168
10.1	MBTA Node Architecture	•	•	•	•••	•	160
10.2		•	•	•	• •	•	109
11.1	MLINK Message Formats						173
	č						
12.1	Routing Board Arrangement for 64-processor Machine	•	•	•		•	176
12.2	Packaged MBTA Node	•	•	•			177
12.3	Layer of Packaged Nodes						178

12.4	Exploded Side View of 64-processor Machine Stack	180
12.5	Side View of 64-processor Machine Stack	181
A.1	Applications on 3-stage Random Networks	193
A.2	Applications on the 3-stage Deterministic Network	194
A.3	Comparative Performance of 3-Stage Networks	195
A.4	Comparative Performance of 4-Stage Networks	196

List of Tables

3.1	Network Comparison	30
3.2	Network Construction Parameters	35
3.3	Connections into Each Stage	37
3.4	Fault Tolerance of Multipath Networks	46
4.1	Control Word Encodings	60
6.1	Representative Sample Register Data	124
7.1	DSPGA372 Physical Dimensions	144
7.2	BB372 Physical Dimensions	145
7.3	Unit Tree Parameters	154
7.4	Unit Tree Component Summary	154
9.1	METRO Architectural Variables	166
9.2	METRO Router Configuration Options	166
A.1	Relative Transaction Frequencies for Shared-Memory Applications	190
A.2	Split Phase Transactions and Grain Sizes for Shared-Memory Applications	191
A.3	Message Lengths for Shared-Memory Applications	191

Part I

Introduction and Background

The high capabilities and low costs of modern microprocessors have made it attractive from both economic and performance viewpoints to design and construct large-scale multiprocessors based on commodity processor technologies. Nonetheless, many challenges remain to effectively realize the potential performance promised by large-scale multiprocessing on a wide-range of applications. One key challenge is to provide sufficient inter-processor communication performance to allow efficient multiprocessor operation – and to provide such performance at a reasonable cost.

In order for processors to work effectively together in a computation, they must be able to communicate data with each other in a timely fashion. The exact nature and role of communication varies with the particular programming model, but the need is pervasive. Virtually all paradigms for parallel processing depend critically on low communication latency to effectively exploit parallel execution to reduce total execution time. Communication latency is a critical determinant of the amount of exploitable parallelism and the cost of synchronization. For shared-memory algorithms, latency affects the speed of cache-replacement and coherency operations. In message-passing programs, latency determines the delay between the computation of a data value and the time when the value can actually be used. Data parallel operations are limited by the rate at which processors can obtain access to the data on which they need to operate.

Multithreaded ([Smi78] [Jor83] [ALKK90] [SBCvE90] [CSS⁺91] [NPA92]) and dataflow ([ACM88] [AI87] [PC90]) architectures have been developed to mitigate communication latency by hiding its effects. These techniques all rely on an abundance of parallelism to provide useful processing to perform while waiting on slow communications. The limit to the usable parallelism then, can be determined by the nature of the problem and the algorithm used to solve it, the rate of computation on each processor, and the communication latency. Our challenge today is to provide sufficiently low-latency communications to match the computation rate provided by commodity processors while allowing the most effective use of the parallelism inherent in each problem.

Regardless of the exact network topology used for communications, both the number of switching components and the amount of wiring inside the network are at least linear in the number of processors supported by the network. The single component failure rate is also linear in the network size. If we do not engineer the network to operate properly when faults exist, the acceptable failure rate for any system will directly fix a ceiling on the maximum machine size. To avoid this ceiling we consider network designs which can operate properly in the presence of faults.

In this document, we examine a class of processor interconnection networks which are designed to simultaneously minimize network latency while maximizing fault tolerance. A combination of organizational techniques, protocols, circuit techniques, and packaging technologies are employed to realize a class of integrated solutions to these problems.

1.1 Goals

Our goals in designing a high-performance network for large-scale multiprocessing are to optimize for:

- Low Latency
- High Bandwidth
- High Reliability
- Testability/Repairability
- Scalability
- Flexibility/Versatility
- Reasonable Cost
- Practical Implementation

As suggested above and developed further in Sections 2.3 and 2.5, latency and reliability are key properties which must be considered when designing a large-scale, high-performance multiprocessor network. Insufficient bandwidth will have a detrimental impact on latency (Section 2.4). Fault diagnosis and repair are key to limiting the impact of any faults in the network (Section 2.6). Scalability of the solution is important to maximize the longevity with which the solutions are effective. Flexibility in the solutions allow the class of networks to remain applicable across a wide range of specific needs (Section 2.8).

1.2 Scope

This work only attempts to address issues directly related to the network for a large-scale multiprocessor. Attention is paid to providing efficient and robust interfaces between processing nodes and the network. Attention is also given to how the node interacts with the network. However, the fault-tolerance schemes presented here do not guard against failures of the processing nodes or in the memory system. The scheme detailed here may be suitable for a reliable network substrate for future work in processor and memory fault recovery.

1.3 Overview

In this section, we provide a quick overview of the network design at several levels. This section should give the reader a basic picture of the class of networks and technologies being considered. Part II develops everything introduced here in detail.



A multibutterfly style interconnection network constructed from 4×2 (inputs×radix) dilation-2 crossbars and 2×2 dilation-1 crossbars. Each of the 16 endpoints has two inputs and outputs for fault tolerance. Similarly, the routers each have two outputs in each of their two logical output directions. As a result, there are many paths between each pair of network endpoints. Paths between endpoint 6 and endpoint 16 are shown in bold.

Figure 1.1: 16×16 Multibutterfly Network

1.3.1 Topology

A suitable network topology is the first essential ingredient to producing a reliable, highperformance network. The network topology will ultimately dictate:

- Switching Latency the number of switches, and to some extent the length of the wires, which must be traversed between nodes in the network
- Underlying Reliability the redundancy available to make fault-tolerant operation possible
- Scalability the characteristic growth of resource requirements with system size
- Versatility the extent to which the network can be adapted to a wide-range of applications.

To simultaneously optimize these characteristics, we utilize multipath, multistage interconnection networks based on several key ideas from the theoretical community including multibutterflies [Upf89] [LM92] and fat trees [Lei85].

Using multibutterfly (See Figure 1.1) and fat-tree networks (See Figure 1.2), we minimize the number of routing switches which must be traversed in the network between any pair of nodes. Using bounded degree routing nodes, the least possible number of switches between endpoints is logarithmic in the size of the network, a lower bound which these networks achieve. For small machine configurations the multibutterfly networks achieve the logarithmic lower bound with a multiplicative constant of one (*e.g.* routing switches traversed = $\log_r N$; where N is



Figure 1.2: Area-Universal Fat-Tree with Constant Size Switches (Greenberg and Leiserson)

the number of processing nodes in the network and r is the radix of the routing component used for switching). For larger machine configurations, fat trees provide lower latency for local communication. Applications can take advantage of the locality inherent in the fat-tree topology to realize lower average communication latencies. To further minimize switching latency, our fat-tree networks make use of short-cut paths, keeping the worst-case switching latency down to $\frac{4}{3} \log_4 N$ when using radix-four routing components.

The multipath nature of these routing networks provides a basis for fault-tolerant operation, as well as providing high bandwidth operation. The multipath networks provide multiple, redundant paths between every pair of processing nodes. The alternative paths are also available for minimizing congestion within the network, resulting in increased effective bandwidth and decreased effective latency. When faults occur, the availability of alternative paths between endpoints makes it possible to route around faulty components in the network.

A high-degree of scalability is achieved by using fat-tree organizations for large networks. The scalable properties of fat trees allow construction of arbitrarily large machines using the same basic network architecture. When organized properly, these large fat trees can be shown to minimize the total length of time that any message spends traversing wires within the routing network as compared to any other network. The hardware resources required for the fat-tree network grow linearly in the number of processors supported.

Further, these networks provide considerable versatility allowing them to be adapted to meet the specific needs of a particular application. By selecting the number of network ports into each processing node, we can customize the bandwidth and reliability within the network to meet the needs of the application. By controlling the width of the basic data channel, we can provide varying amounts of latency and bandwidth into a node. This flexibility makes it possible to use the same basic network solutions across a broad range of machines from low-cost workstations to high-bandwidth supercomputers by selecting the network parameters appropriately.

1.3.2 Routing

While a good network topology is necessary for reliable, high-performance communications, it is by no means sufficient. We must also have a routing scheme capable of efficiently exploiting the features of the network. In developing a routing strategy for use with multiprocessor communications networks, we focussed on achieving a routing framework with the following properties:

- 1. **Low-overhead routing** Low-overhead routing attempts to minimize the fraction of potential bandwidth consumed by protocol overhead and similarly minimize the latency associated with protocol processing.
- 2. Fault identification and localization with minimal overhead To achieve fault tolerance, we must be able to detect when faults corrupt data in our system. Further to minimize the impact of faults on system performance, we must be able to efficiently identify the source of any faults in the system.
- 3. Flexible protocol To be suitable for use in a wide range of applications and environments, the protocol must be flexible allowing efficient layering of the required data transfer on top of the underlying communications.
- 4. **Dynamic fault tolerance** For the network to scale robustly to very large implementations, it is critical that the network and routing components continue to operate properly as new faults arise in the system.
- 5. **Distributed routing** In order to avoid single-points of failure in the system, routing must proceed in a distributed fashion, requiring the correct operation of no central resources.

To this end, we have developed the METRO Routing Protocol, MRP, a simple, reliable, sourceresponsible router protocol suitable for use with multipath networks. MRP provides half-duplex, bidirectional data transmission over pipelined, circuit-switched routing channels. The simple protocol coupled with pipelined routing allows for high-bandwidth, low-latency implementations. The circuit-switched nature avoids the issues associated with buffering inside the network. Each routing component makes local routing decisions among equivalent outputs based on channel utilization, using randomization to choose among equivalent alternatives. Routing components further provide connection information and checksums back to the source node to allow error localization within the network. When errors or blocking occurs, the source can retry data transmission. The randomization in path selection guarantees that any existing non-faulty path can eventually be found without global information.



Figure 1.3: Cross-Section of Stack Packaging (Diagram courtesy of Fred Drenckhahn)

1.3.3 Technology

Regardless of the advances we make in topology and routing, the ultimate performance of an implementation is limited by the implementation technology. Packaging density constrains the minimum lengths for interconnect and hence the minimum latency between routing components and nodes. Once our interconnection distances are fixed, data transmission latency is limited by the time taken to traverse the interconnect and to traverse component i/o pads.

Packaging

Our goal in packaging these networks is to minimize the interconnection distances between components. At the same time, we aim to utilize economical technologies and provide efficient cooling and repair of densely packaged components. The basic packaging unit is a three-dimensional

stack of components and printed-circuit boards (See Figure 1.3). Computational, memory, and routing components are housed in dual-sided land-grid arrays and sandwiched between layers of conventional PCBs. The land-grid arrays, with pads on both sides of the package, serve to both house VLSI components and provide vertical interconnect in the stack structure. Button boards are used to provide reliable, solderless connection between land-grid array packages and adjacent PCBs. The land-grid array and button board packages provide channels for coolant flow. The composite stack structure is compatible with both air and liquid cooling. The stack structure provides the necessary dense interconnection in all three physical dimensions allowing for minimal wiring distances between components. Using this technology, we can package an entire 64-node multiprocessor including the network and nodes in roughly $1' \times 1' \times 5''$.

Signalling

To minimize wire transit and component i/o time, we utilize series-terminated, matchedimpedance, point-to-point transmission line signalling. Further, to reduce power consumption the i/o structures use low-voltage signal swings. By integrating a series-terminated transmission line driver into the i/o pads, we avoid the need to wait for reflections to settle on the PCB traces without requiring additional external components. The low-voltage, series-terminated drivers can switch much faster than conventional 5V-swing drivers. Initial experience with this technology indicates we can drive a signal through an output pad, across 30 cm of wire, and into an input pad in less than 5 ns.

1.3.4 Fault Management

Performance in the presence of faulty components and wires can be further improved by hiding the effects of faulty components. Using some novel, fault-tolerant additions to baseline IEEE 1149.1-1990 JTAG scan functionality, we can realize an effective scan-based testing strategy. By configuring components with multiple test-access ports, the architecture is resilient to faults in the test system itself. With port-by-port deselection and scan capabilities, it is possible to diagnose potentially faulty network components online; *i.e.*, while the rest of the system remains fully operational. Furthermore, these facilities allow faulty wires and components to be configured out of the system so that they do not degrade system performance. Once localized using boundary scan, the system can log faulty components for later repair and make an accurate assessment of the system integrity. For larger systems, these facilities allow online replacement of faulty subsystems.

1.4 Organization

Before developing strategies for addressing these problems, Chapter 2 develops the problems and issues in further detail. Part II takes a detailed look at the key components of robust, low-latency networks. Chapter 3 leads off by examining the network topology. Chapter 4 addresses the issue of low-latency, high-speed, reliable routing on the networks introduced in Chapter'3. Chapter 5 considers fault identification and system reconfiguration. Chapter 6 develops suitable, high-speed signalling techniques compatible with the router-to-router communications required by networks the routing protocol. Finally, Chapter 7 looks at packaging technologies for practical, high-performance

networks. Part III contains a brief series of case-studies from our experience designing and building reliable, low-latency networks. Chapter 8 reviews the RN1 routing component. Chapter 9 discusses RN1's successor, the METRO router series. Chapter 11 describes METRO-LINK, a network interface suitable for connecting a processing node into a METRO based network. Finally, Chapters 10 and 12 discuss MBTA, an experimental multiprocessor which puts most of the technology described in Part II and the components detailed in Part III together in a complete multiprocessor system. Chapter 13 concludes by reviewing the techniques introduced in Part II and showing how they come together to achieve low-latency and fault-tolerant operation.

This chapter provides background material to prepare the reader for the development in Parts II and III. Section 2.1 describes the fault model and multiprocessor model assumed throughout this document. Section 2.2 provides a brief review of standard scan based testing practices. Section 2.3 and 2.5 point out the importance of low latency and fault tolerance to large-scale multiprocessor systems. Section 2.4 reviews the composition of network latency. Section 2.6 looks at the requirements for fault tolerance. Finally, Sections 2.7 and 2.8 introduce several other key issues in the practical design of interconnection networks.

2.1 Models

2.1.1 Fault Model

Faults occurring in a network may be either static or dynamic and may be transient faults or permanent faults. While a *permanent* fault occurs and remains a fault, a *transient* fault may only persist for a short period of time. Transient faults which recur with notable frequency are termed *intermittent*. [SS92] indicate that transient and intermittent faults account for the vast majority of faults which occur in computer systems. For the purposes of this presentation, *static* faults are permanent or intermittent faults which have occurred at some point in the past and are known to the system as a whole. *Dynamic* faults are transient faults or any faults which the system has not yet detected.

Throughout this work, we assume that faults manifest themselves as:

- 1. Stuck-Values a data or control line appears to be held exclusively high or low
- 2. Random bit flips a data or control line has some incorrect, but random value

Faults may appear and disappear at any point in time. They may become permanent and remain in the system, they may be transient and disappear, or they may be intermittent and recurring. Stuck-value errors may take on an arbitrary, but constant, logic value. Bit flips are assumed to take on random values. Specifically, we are not assuming an adversarial fault model (*e.g.* [MR91]) in which faulty portions of the system are allowed to take on arbitrary erroneous values.

These fault-manifestations are chosen to be consistent with fault expectations in digital hardware systems. *Structural* faults in the interconnect between components may give rise to floating or shorted nodes. With proper electrical design, floating i/o's can appear as stuck-values to internal logic. Shorted nodes will depend on the values present on the shorted nodes and may appear as random bit flips when the values differ. Clocking, timing, and noise problems which cause incorrect data to be sampled by a component will also appear as random bit errors. Opens and bridging faults within an IC may also leave nodes shorted or floating. For a good survey of physical faults and their manifestations see Chapter 2 in [SS92].

The manner in which we handle dynamic faults in this work relies on end-to-end checksums to make the likelihood that a corrupted message looks like a good message arbitrarily small. As long as faults produce random data, we can select a checksum which has the desired property. However, if we allow arbitrary, malicious intervention as in an adversarial fault model, the adversary could remove a corrupted message from the network and replace it with one which looks good or remove a good message from the network and fake an acknowledgment. In order to handle this stronger fault-model, one would have to replace our practice of guarding data with checksums with an end-to-end data encryption scheme. A properly chosen encryption scheme could make the chances that an adversary could fake any message sufficiently remote for any particular application.

For the sake of the presentation here, we limit our concern to faults within the network itself. The processing nodes are presumed to function correctly, if at all. A processing node may cease to function, but it may not provide erroneous data to the network. All network transactions requested by the node are presumed to be intentional. The computational implications of losing access to an ongoing computation or the memory stored at a failing node are important but beyond the scope of this work.

Without knowing the reliability design of the computational system as a whole, it is not clear whether a fault-tolerant network should be designed to optimize for harvest or yield. *Yield* is the term used to describe the likelihood that the system can be used to complete a given task. If we require that all nodes be fully connected to the network, then designing the network is a yield problem in which the network is only considered good when it provides full connectivity. In this case, we want to optimize for the highest yield at the fault levels of interest. *Harvest Rate* is the term used to refer to the fraction of total functional unit which are usable in a system. If the computational model can cope with the node loss, then designing the network is a harvest problem in which we attempt to optimize for the most connectivity at any fault level.

2.1.2 Multiprocessor Model

For the purpose of discussion, we assume a homogenous, distributed memory, multiprocessor model as shown in Figure 2.1. Each node is composed of a processor, some memory, and a network interface. In a hardware-supported shared-memory machine, this network interface might be the cache-controller [LLG⁺91] [ACD⁺91]; in a message-passing machine, it would be the network message interface [Cor91] [Thi91]. Increasingly, the network interface may be tightly-integrated with the processor [D⁺92] [NPA91]. We explicitly assume the network interface has multiple connections both into the network and out of the network. Multiple connections are necessary to avoid having a potential single point of failure at the connection between each node and the network.

2.2 IEEE-1149.1-1990 TAP

In Part II, we introduce extensions to standard, scan-based testing practices to make them suitable for use in large-scale systems. This section reviews the major points of the existing standard upon which we are building.

The IEEE Standard Test-Access Port (TAP) [Com90] defines a serial test interface requiring four dedicated I/O pins on each component. The standard allows components to be daisy-chained



Figure 2.1: Multiprocessor Model



Figure 2.2: Standard IEEE TAP and Scan Architecture

so that a single test path can provide access to many or all components in a system. The standard provides facilities for external boundary-scan testing, internal component functional testing, and internal scan testing. Additionally, the TAP provides access to component-specific testing and configuration facilities. Figure 2.2 shows the basic architecture for an IEEE scan-based TAP.

In a system in which all components comply with the standard, boundary-scan testing allows complete structural testing. Using the serial scan path, every I/O pin in the system can be configured

to drive a logic value or act as a receiver. Using the same serial scan path, the value of every receiver can be sampled and recovered. This mechanism allows the TAP to verify the complete connectivity of the components in the system. All connectivity faults, shorted wires, stuck drivers or receivers, or open-circuits can be identified in this manner [GM82] [Wag87].

The scan path allows data to be driven into a component independent of the values present on the component's external I/O pins. The resultant values generated by the component in response to the driven data can similarly be sampled and recovered via the serial scan path. This facility permits functional, in-circuit verification of any such component.

The standard allows additional instructions which may function in a component-specific manner. These instructions provide uniform access to internal-component scan-paths. Such internal paths are commonly used to allow a small number of test-patterns to achieve high-fault coverage in components with significant internal state. Other common additions are configuration registers and Built-In-Self-Test (BIST) facilities [KMZ79] [LeB84] [Lak86].

2.3 Effects of Latency¹

For the sake of understanding the role of latency in multiprocessor communications, we consider a very simple model of parallel computation. To solve our problem we need to execute a total number of operations, c. Let us assume our problem is characterized by a constant amount of parallelism, p. During each clock cycle, we can perform p operations. Parallelism is limited because each set of p operations depends on the results of the previous p operations. After a set of operations complete, they must communicate their results with the processors which need those results for the next set of p operations. Let us assume that communicating between processors requires l clock cycles of latency.

If we executed our program on a multiprocessor with more than p nodes, it would take time $T_{multiproc}$ cycles to solve the problem.

$$T_{multiproc} = \frac{c \cdot (l+1)}{p} \tag{2.1}$$

At clock cycle 1, we can execute p operations on the nodes. We then require l cycles to communicate the results. The next p operations can then be executed in cycle l + 2. Computation continues in this manner executing p operations every (l + 1) cycles. Thus $\frac{p}{l+1}$ operations are executed, on average, each cycle giving us Equation 2.1.

We see immediately that the exploitable parallelism is limited by the latency of communication. If our problem allows much more parallelism than we have nodes in our multiprocessor, we can hide the effects of latency by performing other operations in a set while waiting for the communication associated with the earlier operations to complete. However, if we wish to use large-scale multiprocessors to solve big problems, latency directly acts to limit the extent to which we can exploit parallel execution to solve our problem quickly.

In most parallel programs, the number of operations which can be executed in parallel varies throughout the program's execution. Hence p is not a constant. Researchers have characterized this parallelism for particular programs and computational models using a *parallelism profile* which

¹The basic argument presented here is drawn from an unpublished manuscript by Professor Michael Dertouzos.

shows the number of operations which may be executed simultaneously at each time-step assuming an unbounded number of processors (*e.g.* [AI87]). The available parallelism will be a function of the compiler and run-time system in addition to being dependent on the problem being solved and the algorithm used to solve it.

Communication latency is also, generally, not constant. Section 2.4 looks at the factors that affect latency in a multiprocessor network.

Despite the fact that our model used above is overly simplistic, it does gives us insight into the role which latency plays in parallel computing. When our algorithm, compiler, and run-time system can discover much more parallelism than we have processing elements to support, with good engineering we can hide some or all of the effects of latency. On the other hand, when we are unable to find such a surplus of parallelism, latency further derates the exploitable parallelism in a linear fashion.

2.4 Latency Issues

In this section, we consider in further detail many of the issues relevant to achieving low-latency communications.

2.4.1 Network Latency

Ignoring protocol overhead at the destination or receiving ends of a network, the latency in an interconnection network comes from four basic factors:

- 1. *Transit Latency* (T_t) : The amount of time the message spends traversing the interconnection media within the network
- 2. Switching Latency (T_s) : The amount of time the message spends being switched or routed by switching elements inside the network
- 3. *Transmission Time* ($T_{transmit}$): The time required to transmit the entire contents of a message into or out-of the network
- 4. *Contention Latency* (γ): The degradation in network latency due to resource contention in the network

Transit latency is generally dictated by physics and geometry. Transit latency is the quotient of the physical distance and the rate of signal propagation.

$$T_t = \frac{d}{v} \tag{2.2}$$

Basic physics limits the amount of time that it takes for a signal to traverse a given distance. Materials will affect the actual rate of signal propagation, but regardless of the material, the propagation speed will always be below the speed of light, $c \approx 3 \times 10^{10}$ cm/s. The rate of propagation is given by:

$$v = \frac{1}{\sqrt{\mu\epsilon}} \tag{2.3}$$

For most materials $\mu \approx \mu_0$, where μ_0 is the permittivity of free space. Conventional printed-circuit boards (PCBs) have $\epsilon = \epsilon_r \epsilon_0$, where $\epsilon_r \approx 4$ and ϵ_0 is the dielectric constant of free space; thus, $v \approx \frac{c}{2}$. High performance substrates have lower values for ϵ_r . The physical geometry for the network determines the physical interconnection distances, d. Physical geometry is partially in the domain of packaging (Chapter 7), but is also determined by the network topology (Chapter 3). All networks are limited to exploiting, at most, three-dimensional space. Even in the best case, the total transit distance between two nodes in a network is at least limited by the physical distance between them in three-space. Additionally, since physical interconnection channels (*e.g.* wires, PCB traces, silicon) occupy physical space, the volume these channels consume within the network often affects the physical space into which the network and nodes may be packed.

For networks with uniform switching nodes, *switching latency* is the product of the number of switching stages between endpoints, s_n , and the latency of each switching node, t_{nl} .

$$T_s = s_n \cdot t_{nl} \tag{2.4}$$

The network topology dictates the number of switching stages. The latency of each switching node is the sum of the signal i/o latency, t_{io} , and the switching node functional latency, t_{switch} .

$$t_{nl} = t_{io} + t_{switch} \tag{2.5}$$

The signal i/o latency, or the amount of time required to move signals into and out-of the switching node, is generally determined by the signalling discipline and the technologies used for the switching node (Chapter 6). The switch functional latency accounts for the time required to arbitrate for an appropriate output channel and move message data from the input channel to the output channel. In addition to technology, the switch functional latency will depend on the complexity of the routing and arbitration schemes and the complexity of the switching function (Chapter 4). Larger switches generally require more complicated arbitration and switching, resulting in larger inherent switching latencies.

The *transmission time* accounts for the amount of time required to move the entire message data into or out-of the network. In many networks, the amount of data transmitted in a message is larger than the width of a data channel. In these case, the data is generally transmitted as a sequence of data where each piece is limited to the width of the channel. Assuming we have a message of length L to send over a channel w bits wide which can accept new data every t_c time units, we have the transmission time, $T_{transmit}$, given by:

$$T_{transmit} = \left\lceil \frac{L}{w} \right\rceil \cdot t_c \tag{2.6}$$

Here we see one of the places where low bandwidth has a detrimental effect on network latency. $T_{transmit}$ increases as the channel bandwidth decreases.

Contention latency arises when resource conflicts occur and a message must wait until the necessary resources are available before it can be delivered to its designated destination. Such conflicts result when the network has insufficient bandwidth or the network bandwidth is inefficiently used. In packet-switched networks, contention latency manifests itself in the form of queuing which must occur within switches when output channels are blocked. In circuit-switched networks, contention latency is incurred when multiple messages require the same channel(s) in the network and some messages must wait for others to complete. Contention latency is the effect which differentiates an architecture's theoretical minimum latency from its realized latency. The amount of contention latency is highly dependent on the manner in which an application utilizes the network. Contention latency is also affected by the routing protocol (Chapter 4) and network organization (Chapter 3). One can think of contention latency as a derating factor on the unloaded network latency.

$$T_{unloaded} = T_s + T_t \tag{2.7}$$

$$T_{net} = \gamma(\text{application}, \text{topology}) \cdot T_{unloaded} + T_{transmit}$$
(2.8)

One of the easiest ways to see this derating effect is when an application requires more bandwidth between two sets of processors than the network topology provides. In such a case, the effective latency will be increased by a factor equal to the ratio of the desired application bandwidth to the available network bandwidth. *e.g.* if A_{bw} is the bandwidth needed by an application, and N_{bw} is the bandwidth provided by the network for the required communication, we have:

$$\gamma \approx \frac{A_{bw}}{N_{bw}}$$

In practice, the derating factor is generally larger than a simple ratio due to the fact that the resource conflicts themselves may consume bandwidth. For example, on most local-area networks, when contention results in collisions, the time lost during the collision adds to the network latency as well as the time to finally transmit the message.

The effects of contention latency make it clear why a bus is inefficient for multiprocessor operation. The bus provides a fixed bandwidth, N_{bw} . There is no switching latency and generally a small transit latency over the bus. However, as we add processors to the bus, the bandwidth potentially usable by the application, A_{bw} , generally increases while the network bandwidth stays fixed. This translates into a large contention derating factor, γ , and consequently high network latency.

Unfortunately, it is hard to quantify the contention latency factor as cleanly as we can quantify other network latency factors. The bandwidth required between any pair of processors is highly dependent on the application, the computational model in use, and the run-time system. Further, it depends not just on the available bandwidth between a pair of processors, but between any sets of processors which may wish to communicate simultaneously.

2.4.2 Locality

Often physical and logical locality within a network can be exploited to minimize the average communication latency. In many networks, nodes are not equidistant. The transit latency and switching latency between a pair of nodes may vary greatly based on the choice of the pair of nodes. Logical distance is used to refer to the amount of switching required between two nodes (T_s) , and physical distance is used refer to the transit latency (T_d) required between two nodes. Thus, two nodes which are closer, or more local, to each other logically and physically may communicate with lower latency than two nodes which are further apart. Additionally, when logically close nodes communicate they use less switching resources and hence contribute less to resource contention in the network.

The extent to which locality can be exploited is highly dependent upon the application being run over the network. The exploitation of network locality to minimize the effective communication latency in a multiprocessor system is an active area of current research [KLS90] [ACD⁺91] [Wal92]. Exploiting network locality is of particular interest when designing scalable computer systems since the latency of the interconnect will necessarily increase with network size. Assuming the physical and logical composition of the network remains unchanged when the network is grown, for networks without locality, the physical distance between all nodes grows as the system grows due to spatial constraints. For networks with locality the physical distance between the farthest separated nodes grows. Additionally, as long as bounded-degree switches (Section 2.7.1) are used to construct the network, the logical distance between nodes increases as well. Locality exploitation is one hope for mitigating the effects of this increase in latency.

It is necessary to keep the benefits due to locality in proper perspective with respect to the entire system. A small gain due to locality can often be dwarfed by the fixed overheads associated with communication over a multiprocessor network. Locality optimizations yield negligible rewards when the transmission latency benefit is small compared to the latency associated with launching and handling the message. Johnson demonstrated upper bounds on the benefits of locality exploitation using a simple mathematical model [Joh92]. For a specific system ([ACD⁺91]), he shows that even for machines as large as 1000 processors, the upper bound on the performance benefit due to locality exploitation is a factor of two.

2.4.3 Node Handling Latency

This document concentrates on designing the network for a high-performance multiprocessor. Nonetheless, it is worthwhile to point out that the effective latency seen by the processors is also dependent on the latency associated with getting messages from the computation into the network, out-of the network, and back into the computation. *Network input latency*, T_p , is the amount of time after a processor decides to issue a transaction over the network, before the message can be launched into the network, assuming network contention does not prevent the transaction from entering the network. Similarly, *network output latency*, T_w , is the amount of time between the arrival of the a complete message at the destination node and the time the processor may begin actually processing the message. If not implemented carefully, large network input and output latency can limit the extent to which low-latency networks can facilitate low-latency communication between nodes. Combining these effects with our network latency we have the total processor to processor message latency:

$$T_{message} = T_p + T_{net} + T_w \tag{2.9}$$

This document will not attempt to directly address how one minimizes node input and output latency. Node latencies such as these are highly dependent on the programming model, processor, controller, and memory system in use. [NPA92] and $[D^+92]$ describe processors which were designed to minimize these latencies. $[E^+92]$ and $[CSS^+91]$ describe a computational model intended to minimize these latencies. Here, we will devote some attention to assuring that the network itself does not impose limitations which require large node input and output latencies.

2.5 Faults in Large-Systems

In this section we review a first-order model of system failure rates. We use this simple model to underscore the importance of fault tolerance in large-scale systems.

For the sake of simplicity, let us begin by considering a simple discrete model of component failures. A single component fails with some probability, P_c in time T. This gives us a failure rate:

$$\lambda_p = \frac{P_c}{T} \tag{2.10}$$

The probability that the component survives a period of time T, is then:

$$P_{cs} = 1 - P_c \tag{2.11}$$

If we have a system with N components which fails if any of the individual component fail, then the system survives a period of time T only if all components survive the period of time T. Thus:

$$P_{ss} = P_{cs}^{N} = (1 - P_{c})^{N}$$
(2.12)

For any reasonable component and a small time period, T, $P_c << 1$. To first order, Equation 2.12 can be reasonably be approximated as:

$$P_{ss} = (1 - N \cdot P_c) \tag{2.13}$$

Which tells us the probability that the system fails during time T is simple:

$$P_s = N \cdot P_c \tag{2.14}$$

Which corresponds to a failure rate:

$$\lambda_s = \frac{N \cdot P_c}{T} = N \cdot \lambda_p \tag{2.15}$$

From Equation 2.15 we see that the failure rate increases linearly with the number of components in the system, to first order.

Example A moderate complexity, modern component has a failure rate of ten failures per million hours ($\lambda_c \approx 10^{-5} \text{hr}^{-1}$) (See [oD86] for estimating component failure rates). A million component machine which depended on all million components working correctly, would have:

$$\lambda_s = N \cdot \lambda_p = 10^6 \times 10^{-5} \text{hr}^{-1} = 10/\text{hr}$$
(2.16)

This gives the machine a Mean Time To Failure (MTTF) of 6 minutes.

If we can relax the requirement that all components and interconnect function correctly in order for the system to be operational, we can improve the MTTF. If we can sustain k faults before the system is rendered inoperative, the MTTF will be longer. As long as $k \ll N$, we can assume a constant failure rate for components given by Equation 2.15. Assuming the faults are independent, the rate of occurrence of k failures is:

$$\lambda_k = \frac{\lambda_s}{k} \tag{2.17}$$

That is, the MTTF increases linearly with the number of tolerated faults. Revisiting our example, if we design the system to sustain 1000 faults (k = 1000), or just 0.1% of the total components in the system, the MTTF increases by a factor of 1000 to 6000 minutes or 100 hours.

For sufficiently large systems, we cannot achieve an adequately low system failure rate by requiring that every component in the system function properly. Rather, we must design sufficient redundancy into our system to achieve the reliability desired.

2.6 Fault Tolerance

In order to achieve fault tolerance, we need the ability to detect when faults have occurred and the ability to handle faults which have occurred. Typically, one uses redundancy in some form to satisfy both of these needs. Redundant data transmitted along with the message can be used to identify when portions of a message are damaged. Parity bits and message checksums are common examples of redundant data used to identify data corruption. Once faults are detected, we rely on redundant network hardware to avoid faulty portions of the network. That is, there must be different resources which perform the same function as the faulty portion of the network which can be used in place of the faulty portion. We also need a mechanism for exploiting the redundancy. The network organization (Chapter 3) often provides the resource redundancy. The routing protocol (Chapter 4) provides the redundancy for fault detection and provides mechanisms for exploiting the redundancy in the network.

Designing networks to perform well in the presence of faults is very similar to designing networks to perform well in the presence of contention. Faults in the network look much like contention. Faulty resources are not useful for effectively routing data. In this manner, they have the same effect as resources which are always in use. Faulty resources also cause additional traffic in the network since they may corrupt messages and hence require the messages to be retransmitted. Alternately, we can think of the faulty resources as migrating routing traffic which they would have handled to other resources in the network. These non-faulty resources now see more traffic as a result. Appropriate design can yield solutions which improve both the performance of the system in the face of faults and the performance of the system in the face of heavy traffic.

2.7 Pragmatic Considerations

We must also consider several pragmatic considerations associated with building any systems. When building a system, such as a network, we are constrained by the economics of currently available technology, issues of design complexity, and fundamental physical constraints.

2.7.1 Physical Constraints

For instance, we have already observed that the speed of signal propagation is largely fixed by the speed of light and the dielectric constant of readily available materials. Materials with notably lower dielectrics do exist, but the cost and reliability of these materials currently relegates their use to small, high-end systems. As technology improves, we can expect these or other materials with lower dielectric constants to be available at prices which make their use more worthwhile. One might consider using light, itself to achieve the maximum transmission rate (v = c). In some situations, this makes the most sense. However, the fact that signals must be converted from propagating electrons to propagating photons and back again, often defeats any potential gains. The latency associated with converting from electrons to photons and back is currently large. Even assuming 100% power effeciency, modern optical modulator/detectors have at least an order of magnitude more i/o latency, t_{io} , than purely electrical i/o pads (*e.g.* 40 ns versus 3 ns) at comparable power levels [LHM⁺89]. Since optical detection latency is inversely proportional to the incident power level, the optical conversion would require an order of magnitude greater power than the electrical pads to make the optical i/o latency comparable to electrical i/o latency. It only makes sense to make this optical conversion when the distance traversed is sufficiently large that the reduction in physical transit latency due to faster propagation is larger than the conversion latencies.

Current VLSI technology limits the bonding of i/o pads to the periphery of the integrated circuit die. This forces the number of i/o channels into an integrated circuit (IC) to be proportional to the perimeter of the die. Due to external bonding requirements, i/o pads are shrinking more slowly than other IC features. Consequently, ICs have a fairly fixed, limited number of i/o pads and this number is not scaling comparable to the rate of scaling of useful silicon area inside the die. Available technology, thus, limits the number of i/o channels into an IC and hence the size of the primitive switching elements we can build.

We must always take account of the fact that wires and components consume space. The finite thickness of wires limits the physical compactness of our multiprocessor. The space between nodes and routers must be large enough to accommodate the wires necessary to provide interconnect. In some topologies, the growth rate of the machine is dictated by the growth rate for the interconnect as much as the number and size of components. Additionally, space must be provided for adequate component cooling and access for repair.

2.7.2 Design Complexity

Each different component in a system requires separate:

- Engineering effort to design and verify
- Non-recurring engineering (NRE) costs to produce
- Testing to select good components and diagnose potentially faulty components
- Shelf-space to stock the components

Consequently, it is beneficial to minimize the number of different components used in constructing any system.

2.8 Flexibility Concerns

Just as engineering more types of components is costly in terms of development, NRE, and testing, designing a new network for each new application or specific machine is also costly. We look for solutions which provide a wide range of flexibility so they can easily be extended

or re-parameterized to solve a variety of problems. When building a network for a large-scale multiprocessor, our desire for flexibility leads us to be concerned about the following:

- How do we provide additional bandwidth for each node at a given level of semiconductor and packaging technology?
- How do we get more/less fault tolerance for applications which have a higher/lower premium for faults
- How do we build larger (smaller) machines?
- How can we decrease latency? at what costs?

Part II

Engineering Reliable, Low-Latency Networks
In this chapter we survey potential low-latency networks and identify a family of networks which is most suitable for use in large-scale, fault-tolerant multiprocessors given practical considerations. After determining the basic network structure, we examine the issues involved in optimizing a particular network for a given application.

3.1 Low-Latency Networks

3.1.1 Fully Connected Network

From the standpoint of latency, the optimal network is a fully-connected network in which every processor has a direct connection to every other processor (See Figure 3.1). Here, there is no switching latency (*i.e.* $T_s = 0$). The problem with this network, of course, is that the processor node size grows linearly with the size of the system. This is not practical for several reasons. We cannot build very large networks with bounded pin-out components, and a different component size is needed for each different network size. Using techniques from [Tho80] and [LR86], we find the interwiring resources will grow as $\Theta(N^3)$. Wiring constraints alone require that the best packaging volume grows as $\Theta(N^3)$, making, in the best case, the wiring distances, d, grow as $\Theta(N)$. Such an organization is not very practical.

3.1.2 Full Crossbar

Next, we consider a full crossbar arrangement (See Figure 3.2). If we could build a large enough crossbar, we only traverse on switching node between any source-destination pair. Unfortunately,



Figure 3.1: Fully Connected Networks



Figure 3.2: Full 16×16 Crossbar



Figure 3.3: Distributed 16×16 Crossbar

our pin limitations (Section 2.7.1), will not allow us to build a single crossbar of arbitrary size. In practice, we would have to distribute the function across many different components as shown in Figure 3.3. This would incur O(n) switching latency and require $O(n^2)$ such switches.

3.1.3 Hypercube

We might consider building a hypercube network to exploit locality and distributed routing control. The switching latency is $\log_2(N)$ as we need traverse at most one switching link in each dimension of the hypercube. Unfortunately, to maintain this characteristic, the switching node degree grows as $\Theta(\log(N))$. Node size soon runs into our pin limitations (Section 2.7.1) and a different size node is needed for each size of the machine constructed. Additionally, when implemented in three-dimensional space, the interconnection requirements cause the machine volume to grow as $\Theta(N^{\frac{3}{2}})$. This result is also derivable from the techinques presented in [Tho80] and [LR86] by considering the number of wires which must cross through the middle of the machine



Shown above is a 16 processor hypercube. (Drawing by Frederic Chong)

Figure 3.4: Hypercube



Figure 3.5: Mesh – k-ary-n-cube with k = 2

in any decomposition. If we divide an N-processor machine in half, the number of wires crossing the bisecting plane will be $\Theta(N)$. If we distribute these wires in the two-dimensional plane dividing the two halves, then the plane is $\Theta(\sqrt{N})$ wire widths wide in each dimension. Considering that we get the same effect if we divide the machine via an orthogonal plane which also bisects the machine, we see that the machine is $\Theta(\sqrt{N})$ long in each dimension and hence the volume is $\Theta(N^{\frac{3}{2}})$. From this we can see that the transit distance, d, will generally grow as $\Theta(\sqrt[2]{N})$.

Making some compromises for practicality on the basic hypercube structure, a number of derivative networks result. The next two sections cover two major classes, multistage networks and k-ary-n-cubes.

3.1.4 *k*-ary-*n*-cube

For k-ary-n-cubes, we fix the dimension (k) to avoid the switching node size growth problem associated with the pure hypercube. We still get the locality and distributed routing. The switching latency grows as $O(\sqrt[k]{N})$ since there are at most $\sqrt[k]{N}$ routers which must be traversed in each



Shown above is a 27 processor cube network. (Drawing by Frederic Chong)



Figure 3.6: Cube -k-ary-n-cube with k = 3

Figure 3.7: Torus – k-ary-n-cube with k = 2 and Wrap-Around Torus Connections

dimension. Many popular k-ary-n-cubes networks in use today set k = 2 or k = 3 to build mesh (See Figure 3.5) or cube (See Figure 3.6) structures [Dal87]. For these networks, the distances between components can be made uniformly short such that the switching latency dominates the transit latency. When constrained to three-dimensional space, larger values of k, will tend to have transit latencies which scale as $\Omega(\sqrt[3]{N})$. Toroidal k-ary-n-cubes can be used to cut the worst case switching latency in each dimension in half and avoid hot-spot problems in simple k-ary-n-cubes (See Figure 3.7) [DS86].



Figure 3.8: 16×16 Omega Network Constructed from 2×2 Crossbars

3.1.5 Flat Multistage Networks

A multistage network distributes each hypercube routing element spatially so that fixed-degree switches can be used for routing. Like the hypercube, routing can occur in a distributed manner requiring only $\log_r(N)$ stages between any pair of nodes in the network. Here r is a constant known as the *radix* which denotes the number of distinct directions to which each routing switch can route. Unlike the hypercube and k-ary-n-cube, the multistage network does not provide any locality. The number of switches required by a multistage network grows as $O(N \log(N))$. The best-case packaging volume grows as $\Theta(N^{\frac{3}{2}})$ and the transit latency grows as $\Theta(\sqrt{N})$ like the hypercube [LR86].

Quite a variety of networks can be classified as multistage networks including: Butterfly networks, Banyan networks, Bidelta networks [KS86], Benes networks, and Multibutterfly networks. Figures 3.8 through 3.11 show some popular multistage networks. Each stage in these networks routes by successively subdividing the set of possible destinations into a number of *equivalence classes* equal to the radix of the routing components. For example, consider a radix-2 network. When connections enter the network, any input can reach any destination. The first stage of routing components divides this class into two different equivalence classes based on desired destination. Each succeeding network stage further subdivides a previous stage's equivalence classes into two more equivalence classes. When there is a single destination in each equivalence class, the network has uniquely determined the desired destination and can connect to the destination endpoints. This successive subdivision can be easily seen in the network shown in Figure 3.9.

3.1.6 Tree Based Networks

Properly constructed, a tree-based, multistage network avoid the major liabilities associated with the standard multistage networks. Specifically, we consider fat-tree networks as described in [Lei85] and [GL85] and shown in Figure 1.2. The switching delay remains $O(\log(N))$ as



Figure 3.9: 16×16 Bidelta Network



Figure 3.10: Benes Network

with hypercubes and multistage networks. Routing may occur in a distributed fashion. Unlike the multistage networks described above, the tree-based networks do allow locality exploitation. When the bandwidth between successive stages of the tree is chosen appropriately, the tree structures can be arranged efficiently in three-dimensional space; switching and wiring resources grow as $\Theta(N)$ and transit latency will grow as $\Theta(\sqrt[3]{N})$. While a tree-based network may have less cross-machine bandwidth than a hypercube with the same number of nodes, the tree-based machine requires $O(\log(N))$ less interconnect hardware. As a result, if one were to compare machines of the same size, taking into account three-dimensional space restrictions, the tree machine provides at least as much bandwidth while supporting $O(\log(N))$ more nodes. Leiserson shows that properly sized fat trees can efficiently perform any communication performed by any other similarly sized network



Figure 3.11: 16×16 Multibutterfly Network

[Lei85].

3.1.7 Express Cubes

Express cubes [Dal91] are a hybrid between a tree-structure and a k-ary-n-cube (See Figure 3.12). By placing interchange switches periodically in a k-ary-n-cube, the switching delay can be reduced from $\Theta(\sqrt[k]{N})$ to $\Theta(\log(N))$. Done properly, the transit latency remains $\Theta(\sqrt[3]{N})$. If we allow several different kinds of switching elements in the network, the size of each switching element can be limited to a fixed size.

3.1.8 Summary

Table 3.1 summarizes the major characteristics of the networks reviewed here. Asymptotically, at least, we see that fat trees and express cubes have the slowest growing transit and switching latencies while maintaining the slowest resource growth. For a limited range of network sizes, flat multistage networks and k-ary-n-cubes may offer reasonable, or even superior, performance at reasonable hardware costs.

3.2 Wire Length

In this chapter, we have introduced many networks which have wires whose length is a function of the network size. We call a *long wire* any single run of wire between two switches which has a transit time in excess of the rate at which we could otherwise clock data between the switches. If we required the data to traverse any such wires in a single clock cycle, we would have to increase the clock period to accommodate the longest wire in the system. The longest wires in many of these network will be $\Omega(\sqrt[3]{N})$ due to spatial constraints in three-dimensions. Requiring data to



Shown above is a portion of an express mesh after [Dal91]. The components labelled with an I are interchange units which allow connections to be routed along express channels, thereby bypassing intermediate switching nodes.

Network	T_s	T_t	Locality	Resources	Practical Drawbacks
Fully Connected	0	$\Theta(N)$	_	$\Theta(N^3)$	Node size $\sim \Theta(N)$
Distributed Crossbar	$\Theta(N)$	$\Theta(N)$	some	$\Theta(N^2)$	
Hypercube	$\Theta(\log(N))$	$\Theta(\sqrt[2]{N})$	yes	$\Theta(N^{\frac{3}{2}})$	Node size $\sim \Theta(\log(N))$
k-ary- n -cube	$\Theta(\sqrt[k]{N})$	$\Theta(\sqrt[3]{N})$	yes	$\Theta(N)$	
Flat Multistage	$\Theta(\log(N))$	$\Theta(\sqrt[2]{N})$	no	$\Theta(N^{\frac{3}{2}})$	
Fat-Tree	$\Theta(\log(N))$	$\Theta(\sqrt[3]{N})$	yes	$\Theta(N)$	
Express Cube	$\Theta(\log(N))$	$\Theta(\sqrt[3]{N})$	yes	$\Theta(N)$	

Figure 3.12: Express Cube Network -k = 2

Table 3.1: Network Comparison

traverse these wires in a single clock cycle would require our clock period to increase comparably with network size. However, if we pipeline multiple bits on the long wires, we do not have to adjust the clock frequency to accommodate long wires. Our notion of transit latency as proportional to interconnection distance (Equation 2.2), will still hold. Instead of being a continuous equation as given, it becomes discretized in units of the clock period, t_c .

$$T_t = \sum_i \left[\frac{\frac{d_i}{v}}{t_c} \right] \cdot t_c \tag{3.1}$$

Equation 3.1 explicitly breaks the total distance into segments (d_i) between each pair of switching elements in the path between the source and destination nodes to properly account for the effects of this discretization. Techniques for ensuring correct operation when bits are pipelined on the wires are detailed in Section 6.9.

3.3 Fault Tolerance

In order to achieve fault tolerance in the network, we need multiple, distinct paths between any pair of nodes. The more distinct paths our network supports, the more robust the network will be to faults occurring in the network. In this section, we look at the multipath nature of the practical low-latency networks identified in the previous section.

3.3.1 Indirect Routing

If we allow *indirect routing*, all of the networks examined in this chapter have multiple paths. With indirect routing, a message may be routed from a source to a destination node by first routing the message through one or more intermediate nodes in the network. That is, when the source cannot reach the destination directly through the network, it is often possible for it to reach another processing node in the network which can, in turn, reach the destination node. If we allow arbitrary indirect hops through the network, any message can eventually be routed as long as the transitive closure of the non-faulty direct interconnect covers all the nodes in use in the network.

While indirect routing will allow messages to eventually reach their destination, they do so at an increase in latency. Latency increases due to several effects. First, since messages must cross the network multiple times. Additional overhead is generally required to allow indirection and process messages requiring re-routing. Also, contention latency is increased since each indirected message consumes network bandwidth on each hop through the network.

3.3.2 *k*-ary-*n*-cubes and Express Cubes

Direct, cube-based networks, like the k-ary-n-cube or the express cube, function by indirect routing. Each node is connected to O(k) neighbors in a regular pattern and all routing is achieved by sending the message to a neighbor node which, generally, moves the message closer to the desired destination. At every hop, the message has a choice of paths to take to the destination, many of which would require the same transit and switching latency. The underlying network thus provides the requisite multiple paths. It is then up to the routing algorithm to efficiently utilize them. If our routing algorithm is omniscient about faults in the network, it can always find the shortest path between points in a faulty network. For many faults, the length of the shortest paths between close nodes will increase. However nodes which are further apart will see no increase in transit or switching latency. The more distant two nodes are from each other, the more minimum length paths there will be between them.

3.3.3 Multiple Networks

A simple technique for adding adding fault tolerance to a network which works for all kinds of networks is to simply replicate a base network. We give each node a connection to each of the networks. As long as there is a non-faulty path on some network between any pair of nodes which must communicate, normal communication may occur with no degradation in switching or transit latency. The originating node need only choose which network to use for each message it needs to deliver. Additionally, the existence of multiple networks increases the bandwidth available in the network and hence can reduce contention latency if utilized efficiently. Unfortunately, the gain in



Two four-stage networks connecting 16 endpoints are attached together at the endpoints. Each component is a 2×2 , dilation-1 crossbar.



fault-tolerance is small compared to the costs. Each additional path through the network requires that we construct a complete copy of the original network. Multiple, multistage style networks are used in the telecommunications field to minimize contention and increase available bandwidth over single-path networks [Hui90]. Figure 3.13 shows a 2-replicated bidelta network.

Replicated networks do have one advantage over pure indirect routing schemes including most cube style networks. With multiple networks, each node does have multiple connections both to and from the network. As noted in Section 2.1.2 multiple network i/o connections are key to avoiding a single point of failure which may sever a node completely from the interconnection network.

3.3.4 Extra-Stage, Multistage Networks

When using multistage interconnection networks one can construct *extra-stage* networks with more switching stages than are actually required to uniquely specify a destination ([LP83], [CYH84] *et. al.*) (See Figures 3.10 and 3.14). The set of routing specifications that reach the same physical destination defines a class of equivalent paths. So long as one path of each such class remains intact in a faulty extra-stage network, any endpoint will be able to successfully route to its destination. The extra stages in these schemes result in larger switching and transit latencies than the corresponding baseline network, even in the absence of faults.

If extra stages are added, but the single connection into and out-of each node is retained, extrastage networks retain a single-point of failure where the nodes connect to the network. To eliminate



Figure 3.14: Extra Stage Network

this problem, the extra-stage network should be constructed such that multiple network endpoints can be assigned to each node of the network.

3.3.5 Interwired, Multipath, Multistage Networks

Multibutterfly style, multipath networks are multistage networks which use dilated crossbar routing components. In addition to being characterized by the radix of the switching element, each dilated crossbar router is characterized by its *dilation*, *d*. The dilation is the number of logically equivalent outputs in each distinct direction. With a dilation greater than one, redundant routing is provided in each routing direction. Figure 3.11 shows an example of such a network. Figure 3.15 shows some configurations for the dilated routing elements used in Figure 3.11.

This class of multipath networks has a large number of distinct paths between each pair of nodes. The number of different switches in a stage which can be used to route between any pair of routers increases toward the center of the network. Up to the center of the network, the number of routers in any path grows by a factor of the dilation with each successive stage. Past the center of the network, the sorting function performed by the network limits the number of routers in the path to the desired destination. For those later stages, all routers which are in the path to the destination are candidates for use in routing any connection.

For a given number of node connections, the multibutterfly style networks generally have more paths than the comparable replicated network. Consider a k-replicated network. A multipath network can be constructed from the k-replicated network by taking each of the k routers in the same location in each of the k-replicated network and creating one dilated router out of them with dilation, d = k. This will give us a multibutterfly style network. Note that in the replicated network, we were only able to chose which resources to use when the message entered the network. In the multibutterfly network we have the option of switching between networks at each routing stage. Thus, there are many more paths through the multibutterfly networks. The fine details of how one wires these redundant paths are discussed in Section 3.5.



Dilated Crossbar (no connections)



Logically Equivalent Connection Pairs

Figure 3.15: 4×2 Crossbar with a dilation of 2

By constructing fat-tree networks using dilated crossbar routers, it is possible to build multipath, fat-tree networks which exhibit the same basic properties. The tree networks will need multiple connections into and out-of the network to avoid single points of failure. Connections made through higher tree-levels have more paths between the source and the destination as they traverse more dilated routers in the network.

3.4 Robust Networks for Low-Latency Communications

Given our need for fault tolerance and low latency, the classes of networks which are most attractive are express cubes and multipath, fat-tree networks. For smaller networks, k-ary-n-cubes and flat multipath, multistage networks are also worth considering. Because of the acyclic nature of multistage routing networks, it is easier to devise robust and efficient routing schemes for this class of networks. Consequently, we will focus on multistage networks for the remainder of this document.

3.5 Network Design

This section discusses many of the issues relevant to designing a high-performance, robust, multipath, multistage routing network. The space of possible multipath networks is quite large, and some of the decisions made when selecting a particular network can make a significant difference in the fault tolerance and performance of the network. In addition to the basic parameter selection,

N	total number of nodes on the network
ni	input ports from each node to the network
no	output ports from each node to the network
i	input ports per router
0	output ports per router
r	router radix
d	router dilation
w	channel width

Table 3.2: Network Construction Parameters

the detailed network wiring scheme can have a notable affect on the performance of the resulting network. Many of the wiring issues are easier to describe and understand using small, flat, multipath, multistage interconnection networks. As a result, the examples and development which follow are given in terms of this class of networks. Nonetheless, the same design principles apply when developing multipath, fat-tree networks.

3.5.1 Parameters in Network Construction

Table 3.2 summarizes several parameters which will be used in this section when characterizing a network. Radix and dilation were introduced in Sections 3.1.5 and 3.3.5. ni and no quantify the number of connections between each node and the network. i and o are the number of connections in and out of each router. Generally, $i = o = r \cdot d$. Since the number of inputs and the number of outputs on the routing components are the same, we say the routers are *square*. When we use square routers, the aggregate bandwidth between stages in flat, multistage networks remains constant.

3.5.2 Endpoints

The network endpoints are the weakest link in the network. If we are designing a network with a yield model in mind, in the worst case, we can sustain only $\min(ni, no)$ faults. If we are designing a network with a harvest model in mind, in the worst case each $\min(ni, no)$ faults will remove an additional node from the operational set.

Once ni and no are chosen, we must also ensure that these connections are utilized effectively. Particularly, to maximize robustness, each must link connect to a distinct routing component in the network. Note, for instance, in the network shown in Figure 3.11, that dilation-1 routers are used in the final stage of the network. These dilation-1 routers are used to achieve maximal fault tolerance by ensuring that the maximum number, no = 2, of distinct routers provide output connections from the network to each node. Figure 3.16 shows another alternative for using dilation-1 routers in the final stage. Rather than using d times as many routers with dilation-1 and the base radix unchanged, the network in Figure 3.16 uses routers which increase the radix by a factor equal to the dilation (*i.e.* $r_{final_stage} = o = r \cdot d$).



Figure 3.16: 16×16 Multibutterfly Network with Radix-4 Routers in Final Stage

3.5.3 Internal Wiring

Inside a multipath network, we have considerable freedom as to how we wire the multiple paths between stages. As described in Section 3.1.5, multistage networks operate by successively subdividing the set of potential destinations at each stage. All inputs to routing components in the same equivalence class at some intermediate network stage are logically equivalent since the same set of destinations can be reached by routing through those components. If we exercise this freedom judiciously, we can maximize the fault-tolerance and minimize the congestion within the network, and hence minimize the effects of congestion latency.

Path Expansion

A simple heuristic for achieving a high degree of fault tolerance is to wire the network to maximize the *path expansion* within the network. That is, we want to select a wiring which allows the connection between any two endpoints to traverse the maximum number of distinct routing components in each stage. Maximizing path expansion improves fault-tolerance by maximizing the redundancy available at each stage of the network.

Let S be the total number of routing stages in the network. The number of paths between a single source-destination pair expands from the source into the network at the rate of dilation, d. Thus, we have $p_{in}(s)$, the number of paths to stage s given by Equation 3.2.

$$p_{in}(s) = ni \times d^{[s-1]} \tag{3.2}$$

After a stage in the network, the paths will have to diminish in order to connect to the proper destination. Looking backward from the destination node, we see that the paths must grow as the network radix r. This constraint is expressed as follows:

$$p_{out}(s) = no \times r^{[(S+1)-s]}$$
 (3.3)

s	1	2	3	4	5
p(s)	2	4	8	4	2

Table 3.3: Connections into Each Stage

These two expansions must, of course, meet at some point inside the network. This occurs when p_{in} and p_{out} are equal. Let us call this turning point stage s'. s' can be determined as follows:

$$p_{out}(s') = p_{in}(s')$$

$$ni \times d^{[s'-1]} = no \times r^{[(S+1)-s']}$$

$$s' = \frac{(S+1) \cdot \ln(r) + \ln(no) + \ln(d) - \ln(ni)}{\ln(d) + \ln(r)}$$

$$s' = \frac{(S+1) \cdot \ln(r) + \ln\left(\frac{no \cdot d}{ni}\right)}{\ln(d \cdot r)}$$
(3.4)

Once Equation 3.4 is solved for s', we can quantify the number of connections into each stage of the network by Equation 3.5.

$$p(s) = \begin{cases} ni \times d^{[s-1]} & s < s' \\ \min(ni \cdot d^{[s-1]}, no \cdot r^{[(S+1)-s]}) & s = s' \\ no \times r^{[(S+1)-s]} & s > s' \end{cases}$$
(3.5)

Note that Equation 3.5 expresses the maximum achievable number of paths between stages for a single source-destination pair. This is effectively an upper bound on the path expansion in any dilated multipath network. The total number of distinct paths between each source and destination simply grows as Equation 3.2 and is thus given by Equation 3.6.

$$p_{total}(s) = ni \times d^{[S-1]} \tag{3.6}$$

For example, consider the network in Figure 3.11 (ni = no = r = d = 2, S = 4). Solving Equation 3.4 for s', we find s' = 3. The number of connections into each stage can then be calculated as shown in Table 3.3. The total number of paths is simply $2 \times 2^3 = 16$. Noting Figure 3.11, we see it does achieve this maximum path expansion for the highlighted path; the paths between all other source and destination pairs in Figure 3.11 also achieve this path expansion.

α - β Expansion

Unfortunately, path expansion can be a naive metric when optimizing the aggregate faulttolerance and performance of a network. Path expansion looks at a single source-destination pair and tries to maximize the number of paths between them. If we only considered path expansion in selecting a network design, many nodes could share the same sets of routers and connections in their paths through the network. This sharing would lead to a higher-degree of contention. Additionally, when faults accumulate in the network, a larger number of nodes are generally isolated from the



Figure 3.17: Left: Non-expansive Wiring of Processors to First Stage Routing Elements

Figure 3.18: Right: Expansive Wiring of Processors to First Stage Routing Elements

rest of the network at once. Consider, for instance, the two first stage network wirings shown in Figure 3.17 and 3.18. Both wirings are arranged such that each processor connects to two distinct processors in the first stage of routing. However, the wiring shown in Figure 3.17 has four processors which share a pair of routers, whereas any group of four processors in the wiring shown in Figure 3.18 is connected to five routers in the first stage. As a result, there will generally be less contention for connections through the first stage of routers in the latter wiring than in the former.

Leighton and Maggs introduced α - β expansion to formalize the desirable expansion properties as they pertain to groups of nodes which may wish to communicate simultaneously [LM89]. Informally, α - β expansion is a metric of the degree to which any subset of components in one stage will fan out into the next stage. More formally, we say a stage has α - β expansion (α , β) if any subset of α components from one stage must connect to at least $\alpha \times \beta$ components in the next stage. β is thus an expansion factor which is guaranteed for any set of size α . Networks with favorable α - β expansion are networks for which the α - β expansion property holds with higher β for each value of α . The more favorable the α - β expansion, the more messages can be simultaneously routed between any sets of communicating processors, and hence the lower the contention latency.

Networks Optimized for Yield

If we cannot tolerate node loss, and hence wish to optimize the fault-tolerance of the network as a yield problem, then it makes sense to focus on achieving the maximal path expansion first, then achieving as large a degree of α - β expansion as possible. Unfortunately, there is presently no known algorithm for achieving a maximum amount of α - β expansion, so the techniques presented here are heuristic in nature.

To achieve maximum path expansion, we connect the network with the algorithm listed in Figure 3.19 [CED92]. The paths from any input to any output may fanout by no more than a factor of *d*, the dilation of the routers, at each stage. This fanout may also become no larger than the size of the routing equivalence classes at that stage. The routine *groupsz* returns the maximum fanout size allowed by both of these factors. Each stage is partitioned into *fanout classes* of this size, which are then used to calculate network wiring. The maximum path fanout described in Equation 3.5 is achieved by this algorithm for all pairs of components.

As introduced above, the last stage is composed of dilation-1 routers to increase fault tolerance. Figure 3.20 shows a deterministically-interwired network composed of radix-2 routers.

Networks Optimized for Harvest

To achieve a high harvest rate and maximize performance, we want to wire networks with a high degree of α - β expansion. As introduced above, there are no known deterministic algorithms for achieving an optimal expansion. In practice, randomized wiring schemes produce higher expansion than any known deterministic methods. [Kah91] presents some of the most recent work on the deterministic construction of expansion graphs. [Upf89] and [LM89] show that randomly wired multibutterflies have good expansion properties. The high expansion generally means there will be less congestion in the network. Additionally, Leighton and Maggs show that after k faults have occurred on a N node machine, it is always possible to harvest N - O(k) nodes [LM89].

As introduced in Section 3.1.5, multistage networks operate by successively subdividing the set of potential destinations at each stage. All the inputs to routing components in the same equivalence class at some intermediate stage in the network, are logically equivalent. After the routing structure determines which set of outputs in one stage must be connected to which set of inputs in the following stage, we randomly assign individual input-output pairs within the corresponding sets. Figure 3.21 shows the core of an algorithm for randomly wiring a multibutterfly. The algorithm was first introduced in [CED92] and is based on the wiring scheme described in [LM89]. In practice,



This algorithm generates a network designed to maximize path expansion. Each endpoint will have the maximum number of redundant paths possible through this type of network (boundary cases omitted for clarity).





Figure 3.20: 16×16 Path Expansion Multibutterfly Network

```
\triangleright in_set contains all the input ports of a single equivalence class in the next stage.
▷ connections is an array matching in_ports and out_ports, initially empty.
\triangleright out_ports_list lists the output ports of a single equivalence class in the
     current stage.
wire_eq_class(in_set, connections, out_ports_list)
  1 foreach out_port
        in\_port \leftarrow choose and remove a random input port from in\_set
  2
  3
        while(connected(router#(in_port), router#(out_port), connections))
  4
            put in_port back in in_set
            in\_port \leftarrow choose and remove a random input port from <math>in\_set
  5
  6
        connect(in_port, out_port, connections)
  7 return(connections)
connected(in_router, out_router, connections_array)
  1 if in_router is already connected to out_router
  2
        return(true)
  3 else return(false)
```

This algorithm randomly interwires an equivalence class. To interwire a whole stage, the algorithm is repeated for each class (boundary cases omitted for clarity).

Figure 3.21: Pseudo-code for Random Interwiring

one would generate many such networks, compare their performance as described in Sections 3.5.4 and 3.5.5, and pick the best one. Experience indicates that most such networks perform equivalently. The testing, however, assures that one avoids the unlikely, but possible, case in which a network with poor expansion was generated. Figure 3.22 shows a network constructed with this algorithm.

Hybrid Network Compromise

Chong observed in [CK92] that one can achieve maximum path expansion while introducing some randomized expansion to minimize congestion. The result is a network which is a hybrid between the two described above. The basic strategy used in wiring such, *randomized, maximal-fanout* networks is to further subdivide each routing equivalence class into fanout classes. Instead of randomly wiring from all outputs destined for a given equivalence class to the inputs on all routers in that equivalence class in the subsequent stage, the dilated outputs from each router are each sent to different fanout classes within the appropriate routing equivalence class (See Figure 3.23). Figure 3.24 sketches the algorithm used for wiring up these networks. Figure 3.25 shows an example of such a network.



A randomly-interwired, four-stage network connecting 16 endpoints. Each component in the first three stages is a 4×2 , dilation-2 crossbar. To prevent any single component from being in an endpoint's critical path, the last stage is composed of 2×2 , dilation-1 crossbars.

Figure 3.22: Randomly-Interwired Network

3.5.4 Network Yield Evaluation

Yield

As a simple metric for evaluating the yield characteristics of these multipath networks, we consider the probability that a network remains completely connected given a certain number of randomly chosen router faults. These Monte Carlo experiments model only complete router faults to show the relative fault-tolerant characteristics of these networks while containing the size of the fault-space which must be explored.

The experiment proceeds by placing one randomly chosen fault at a time until the network becomes incomplete. The basic process is repeated on the same network for enough trials to achieve statistically significant results. Results are tabulated to approximate the probability of network completeness for each fault level. We also derive the expected number of faults each network can tolerate.

Because the routing components in the final stage of our multipath networks are half the size of routers in the previous stages, we assign two such routers to one physical component package and label both routers faulty if the physical component is chosen to be faulty. Furthermore, the two routers are assigned so that removing any such pair will not cut off an endpoint. We make this assignment so that fault increments will be of constant hardware size. This assignment also simulates how the pair of 4×4 , dilation-1 routers in an RN1 routing component (See Chapter 8) may be assigned.

We generated three-stage and four-stage networks for each of the types of networks described



The above figure shows how to achieve maximal fanout while avoiding regularity. The routers shown are radix-2 and dilation-2. At stage *s*, we divide each routing equivalence class into $ni \cdot d^{(s-1)}$ fanout classes until each fanout class contains a single router. Random wirings are chosen between appropriate fanout classes to form fanout trees. The disjoint nature of fanout classes ensures that fanout-trees will have physically distinct components.

Figure 3.23: Randomized Maximal-Fanout (diagram from [CK92])

above, each connecting 64 and 256 endpoint nodes respectively. Each endpoint has two connections to and from the network (ni = no = 2) to provide for the minimal amount of redundancy necessary to achieve fault tolerance. Every network uses radix-4 routers of dilation-2 and dilation-1 and hence could be implemented using the RN1 component. All the networks with a given number of stages contain the same number of components. Network wiring is solely accountable for the fault tolerance and performance differences of these networks.

For each network, the yield probability of the network is plotted against the number of uni-

wire_stage (s) ▷ s=routing stage
1 prev_expansion $\leftarrow ni \times d^{s+1} \triangleright$ maximum fanout to stage s due to dilation
2 $prev_eq_class \leftarrow no \times r^{((S+1)-s)} \triangleright$ equivalence class size at stage s
3 $prev_fanout_class \leftarrow \frac{prev_eq_class}{prev_expansion} \triangleright$ fanout class size at stage s
4 $expansion \leftarrow ni \times d^{(s+2)} \triangleright$ maximum fanout to stage $s + 1$ due to dilation
5 $eq_class \leftarrow no \times r^{((S+1)-(s+1))} \triangleright$ equivalence class size at stage $s + 1$
6 $fanout_class \leftarrow \frac{eq_class}{expansion} \triangleright$ fanout class size at stage $s + 1$
7 if $(fanout_class > 1)$
8 foreach fanout equivalence class in stage s
9 create $(r \times d)$ different output-port lists.
one for each output from a routing switch
\triangleright each of these lists will contain <i>prev_fanout_class</i> ports
10 foreach output-port list identified, identify the fanout class
routers in stage $s + 1$ to which these ports should be
connected $-$ the inputs on these routers make up the
corresponding in-port list
11 Use wire eq class to randomly interconnect each in-port list
to each corresponding output-port list
12 else
13 foreach equivalence class in stage s
14 create r different output-port lists,
one for each logically distinct output direction from a router
\triangleright each of these lists will contain $(prev_eq_class \times d)$ ports
15 foreach of the output-port lists identified, identify the e_{q} class
routers in stage $s + 1$ to which the output list should be
connected – the inputs on these routers make up the
corresponding in-port list
16 Use wire eq class to randomly interconnect each in-port list
to each corresponding output-port list
to each corresponsant output-port list

This algorithm describes how to wire random, maximal-fanout networks using the random interwiring algorithm, **wire_eq_class** shown in Figure 3.21 (boundary cases omitted for clarity).

Figure 3.24: Pseudo-code for Random, Maximal-Fanout Interwiring



Figure 3.25: 16×16 Randomized, Maximal-Fanout Network



The probability that a network with a given number of faults is complete for the randomlyinterwired, path expansion, and random maximal fanout, 3-stage and 4-stage networks. (A) Each 3-stage network uses 48 radix-4 components to interconnect 64 endpoints. (B) Each 4-stage network uses 256 radix-4 components to interconnect 256 endpoints.

Figure 3.26: Completeness of (A) 3-stage and (B) 4-stage Multipath Networks

formly distributed random faults. Results for the three-stage and four-stage networks are shown in Figure 3.26. The expected number of faults that each network can tolerate is summarized in Table 3.4.

Network		Total	Test	Expected Failure		Error
Stages	Wiring	# Comp.	Trials	Tolerated		Bound
				# Faults	% Network	# Faults
3	Random	48	1000	5.0	10%	0.063
3	Path Expansion	48	1000	8.1	16%	0.079
3	Random Max Fanout	48	1000	5.2	11%	0.060
4	Random	256	5000	11.8	4.6%	0.075
4	Path Expansion	256	5000	22.6	8.8%	0.130
4	Random Max Fanout	256	5000	12.5	4.9%	0.069

The above table shows the expected number of faults each network can tolerate while remaining complete. Each network was fault tested as described in section 3.5.4 for the indicated number of trials.

-1 and -1 . The set of the se
--

Wiring Extra-Stage Networks for Fault Tolerance

It is worth noting that we can achieve the same fault tolerance as indicated in this section without using dilated routers. Consider replacing each of the dilated routers used in the networks above with an equivalently sized (*i.e.* same number of inputs, *i*, and same number of outputs *o*) dilation-1 router (*i.e.* r = o, d = 1). The network we end up with is an extra-stage network since we have increased the radix while leaving the number of stages the same. Form a fault tolerance perspective, this resulting extra-stage network has the same yield probability as the corresponding dilated network. As a result, the network wiring issues introduced in Section 3.5.3 apply equally well to extra-stage, multistage networks as they did to dilated, multistage networks.

Performance Degradation in the Presence Faults

We are also interested in knowing how robust the network performance is when faults accumulate. To that end, we consider a simple synthetic benchmark on the complete networks at various fault levels. This gives us some idea of the effects of congestion in the network, as well as how the faults affect the overall performance of the network. The routing protocol detailed in Chapter 4 is used for all of these simulations.

Our synthetic benchmark, FLAT24, was designed to be representative of a shared-memory application. FLAT24 uses 24-byte messages with a uniform traffic distribution. FLAT24 generates 0.04 new messages per router cycle based on the assumption that the network is running at twice the clock rate of the processor and a data-cache miss rate of 15%. The application is assumed to barrier synchronize every 10,000 cycles, or every 400 messages. Modeling barrier synchronization exposes the effects of localized degradation. If a small number of nodes have significantly fewer paths through the network than the rest of the nodes, the nodes with less connectivity will fall behind those with more. In a real application, these nodes will tend to hold up the remainder of the application since they are not progressing as rapidly as the rest of the nodes in the network. The periodic barrier synchronization is a simple and pessimistic way of limiting the extent to which



Comparative I/O bandwidth utilization and latencies for 3-stage and 4-stage random and path expansion networks on FLAT24. Recall from Table 3.4 that expected percentages of failure tolerated by random and deterministic networks are, respectively: 10% and 16% for 3-stages; and 4.6% and 8.8% for 4-stages. Note that the performance degradation appears to level off because only complete networks are measured. Although the surviving networks suffer less degradation as percentage of failure increases, the number of surviving networks is becoming substantially smaller.

Figure 3.27: Comparative Performance of 3-Stage and 4-Stage Networks

nodes may get ahead of each other and hence exposing the effects of this localized degradation. This synthetic application and the simulations in general are described in detail in [Cho92]; most relevant details are reprinted in Appendix A.

Figure 3.27 shows the performance degradation of FLAT24 on the surviving networks as various fault levels. Here latency is the average time from when a message is injected into the network until the time its reply and acknowledgment are received. I/O bandwidth utilization measures the average fraction of network outputs which are receiving or replying to successful message transmissions at any point in time. This provides a measure of the useful bandwidth provided by the network.

1	H	Begin	with	all	l nod	les	live	2
		0						

- 2 Determine the *I/O-isolated nodes* and remove them from the set of live nodes.
- 3 Each faulty chip leading to at least one live node is declared to be blocked. Propagate blockages from the outputs to the inputs according to the definition of blocking given below.
- 4 If all of a node's connections into the first stage of the network lead to blocked chips, remove the node from the set of live nodes.

This algorithm harvests the nodes in a networks which retain good connectivity in the presence of faults. The algorithm will sacrifice nodes which still retain weak connectivity in order to maximize the performance of the harvested network.

 \triangleright A router is said to be *blocked* if it does not have at least one unused, operational output port in each logical direction which leads to a router which is not blocked.

 \triangleright An *I/O-isolated node* is a node which has lost all of its input connections to the first stage of the network or all of its output connections from the final stage of the network.

Figure 3.28: Chong's Fault-Propagation Algorithm for Reconfiguration

3.5.5 Network Harvest Evaluation

To evaluate the harvest rate of a network with faults, we use the reconfiguration algorithm suggested by Chong in [CK92]. This reconfiguration algorithm identifies all nodes with "good" network connectivity. The algorithm does not necessarily identify all nodes which retain full connectivity in the network as available in the harvested network. Since it is the overall system performance that matters, not simply the number of nodes available for computation, Chong observes that better overall performance is achieved when nodes with low bandwidth into the network are eliminated from the set of nodes used for computation. Chong's algorithm is summarized in Figure 3.28.

Figure 3.29 shows the harvest rate for a 5-stage, radix-4, dilation-2 (1024 node) network. Also shown is the degradation in application performance assuming that the application can be efficiently repartitioned to run on the surviving processors.

3.5.6 Trees

Fat-trees have the same basic multipath, multistage structure as the multistage networks described so far in this section. It is easiest to think of each fat-tree network as two sub-networks. One sub-network routes from the root of the tree down to the leaves. This portion looks almost identical to the routing performed by the multistage networks that have been discussed. Particularly, this downward routing network performs the same recursive subdivision of possible destinations at each successive routing stage. The other sub-network allows connections to be routed up to the appropriate intermediate tree level and then cross over into the down routing sub-network. In fact, we could think of the flat, multistage networks as a tree which had a degenerate up and crossover sub-network. In these networks, the up network is simply set of wires which connect all



Figure (A) shows the percentage of node loss under the criterion of fault-propagation. Figure (B) compares the performance of the randomly wired multibutterfly with the randomized maximal fanout network.

Figure 3.29: Fault-Propagation Node Loss and Performance for 1024-Node Systems (from [CK92])

network input connections directly into the root of the tree. It is the upward routing portion of the tree networks which give them their ability to exploit locality. Two nodes close to each other can cross over low in the tree structure and avoid traversing a large number of routers or consuming bandwidth near the root of the tree.

Fat-Trees

Fat-trees are distinguished from arbitrary tree based networks in that the interconnection bandwidth increases towards the root of the tree. The internal tree connections closer to the root require more bandwidth because they service a larger number of nodes below them. For instance, in a binary fat-tree the root of the tree will see all traffic that is not constrained solely to either half of the machine. The property that makes fat-tree structures most attractive is their *universality* property. Leiserson shows that, when the rate of bandwidth growth in the fat-tree is chosen properly, fat-trees can be *volume universal*. That is, a properly constructed volume $\Theta(V)$ fat-tree network can simulate any volume $\Theta(V)$ network in polylogarthmic time [Lei85] [Lei89] [GL85].

The key observation in demonstrating the universality of various fat-tree structures, is that the physical world places constraints on the ratio between the volume of a region and the wire channel capacity, and hence bandwidth, which can efficiently enter or leave that volume. The channel capacity into a volume is limited by the surface area surrounding that volume. As we scale up to larger systems and hence larger volumes, the surface area of a given volume, V, grows only as $\Theta(V^{\frac{2}{3}})$. To remain volume efficient, the channel capacity can only grow as $\Theta(V^{\frac{2}{3}})$. If the channel capacity grows faster than this, then the size of the system packaging is limited by the sufface area of the system being packaged. As the system becomes large, pieces of the system must be placed further apart due to the interconnection bandwidth constraints. As a result, the universality property will not hold because the number of

processors per unit volume is decreasing as the system increases in size. If the channel capacity grows slower than this, the universality property does not hold due to insufficient channel capacity to support the potential message traffic. For binary fat-trees Leiserson shows that channel capacity should increase as $\sqrt[3]{4}$ per stage toward the root of the tree in order to achieve volume universality.

Fat-trees also have considerable flexibility. When other pragmatic issues dictate a structure that allows more channel capacity, and consequently more bandwidth, at higher tree levels than is appropriate for volume-universality, the basic fat-tree structure can accommodate the increased interstage capacity. This additional channels will allow additional fault tolerance and lower the network's contention latency, γ .

Building Fat-Trees

We can build fat-tree networks with the same fixed-size, dilated routers which we have used to construct flat, multistage networks. The use of such routers in the down sub-network is obvious since the down sub-network performs the same sorting function as in the flat networks. Here, the router radix defines the arity of the fat-tree. The up routing sub-network needs to expand the possible destinations so that a given route may make use of a large portion of the bandwidth at some higher tree stage. The up routing sub-network also needs to provide switching which allows periodic crossover to the down routing network. At the same time, the bandwidth between tree levels needs to be controlled to match the application requirements as described in the previous section. Just as with the flat-multistage networks, the endpoint connections are weak links and one generally wants to organize networks with multiple network connections per endpoint. Similarly, the issues of wiring the internal stages for fanout apply equally well here.

As an example, consider building a fat-tree using radix-4, dilation-2 routing components. The down sub-networks is a quaternary tree. In the up sub-network, we use the routing components to switch between upward routing and crossover connections into the down sub-network. We can take advantage of the radix-4 switching provided by the routing component to route to several crossover connections at a single switching stage. As a result, we effectively create short-cut paths in the up routing tree. Figure 3.30 shows how a radix-4 up router can switch to three successive tree-stages and provide upward connection in the tree. Since each up router in the up sub-tree services three down-tree stages, the route to the root is only $\frac{1}{3} \log_4 N$ long. Figures 3.31 and 3.32 shows the logical connectivity for the up and down sub-trees using the short-cut crossover scheme shown in Figure 3.30.

3.5.7 Hybrid Fat-Tree Networks

Fat-trees allow us to exploit a considerable amount of locality at the expense of lengthening the paths between some processors. Flat, multistage networks fall at the opposite extreme of the locality spectrum where all nodes is uniformly close or distant. Another interesting structure to consider is a *hybrid fat-tree*. A hybrid fat-tree is a compromise between the close uniform connections in the flat, multistage network and the locality and scalability of the fat-tree network. In a hybrid fat-tree, the main tree structure is constructed exactly as described in the previous section. However, the leaves of the hybrid fat-tree are themselves small multibutterfly style networks instead of individual processing nodes. With small multibutterfly networks forming the leaves of the hybrid fat-tree,



Shown above is a cross-sectional view of a fat-tree network showing a switching node in the up routing sub-tree and a down router in each of the three successive tree stages to which this up router can crossover. As shown, each router is a radix-4 routing component. Only a single output is shown in each logical direction for simplicity. With dilated routers, each dilated connection would be connected to different routers in the corresponding destination direction for fault tolerance.

Figure 3.30: Cross-Sectional View of Up Routing Tree and Crossover

small to moderate clusters of processors can efficiently work closely together while still retaining reasonable ability to communicate with the rest of the network.

The flat, leaf portion of the network is composed of several stages of multibutterfly style switching. Each stage switches among r logical directions. The first stage is unique in that only (r - 1) of the r logical directions through the first stage route to routers in the next stage of the multibutterfly. The final logical direction through the first routing stage connects to the fat-tree network. The remaining stages in the leaf network perform routing purely within the leaf cluster. To allow connections into the leaf cluster from the fat-tree network rather than from the leaf cluster processing nodes. Figure 3.33 shows a diagram of such a leaf cluster. This hybrid structure was introduced in [DeH90] and is developed in more detail there.

3.6 Flexibility

In Section 2.8, we raised some concerns about how well a network topology can be adapted to solve particular applications. Having reviewed the properties of these networks, we can answer many of the questions raised.



Figure 3.31: Connections in Down Routing Stages (left)

Figure 3.32: Up Routing Stage Connections with Lateral Crossovers (right)



Figure 3.33: Multibutterfly Style Cluster at Leaves of Fat-Tree

• How do we provide additional bandwidth for each node at a given level of semiconductor and packaging technology?

If we assume that the semiconductor technology limits the interconnect speed, then we are trying to increase the bandwidth in an architectural way. With both flat multipath networks and multibutterflies, we can easily increase the bandwidth into a node by increasing the number of connections to and from the network, (*i.e.* ni and no). This also has the side effect of increasing the network fault tolerance.

• How do we get more/less fault tolerance for applications which have a higher/lower premium for faults

The simple answer here is to increase the number of connection to and from the network, since this is the biggest limitation to fault tolerance. Using higher dilation routers will provide more potential for expansion and hence better fault-tolerance. Hybrid schemes which use extra-stages in a dilated network will also serve to increase the number of paths and hence the fault-tolerance of the network.

• How do we build larger (smaller) machines?

The scalability of the schemes presented here, allow the same basic architecture to be used in the construction of large or small machines. For very large machines, we saw that fat-trees or hybrid fat-trees are the best choice. For smaller machines, we saw that multistage networks may provide better performance. In between, the details of the technologies involved as well as other system requirements will determine where the crossover lies.

• How can we decrease latency? at what costs?

We have control over the latency in several forms. The switching latency (T_s) is directly controlled by the router radix, r. Increasing the radix of the router will lower the number of stages which must be traversed and tend to decrease latency. However, the router radix is limited by the pin limitations of the routing component. Increasing the radix will either require an increase in die-size and package pin count (and hence cost), or a decrease in dilation or data channel width. Decreasing dilation will tend to reduce fault-tolerance and increase congestion. Decreasing the data channel width decreases the bandwidth and thus increases both congestion and the message transmission time ($T_{transmit}$). By increasing the channel width, we can decrease transmission time; again, this will either increase die-size and cost, or require the decrease in radix or dilation. Finally, we can decrease congestion by increasing the aggregate network bandwidth. Increasing the dilation, again must be traded off against radix, channel width, and cost. Increasing the number of inputs and outputs to the network will increase the aggregate bandwidth of the network at the cost of more network resources.

3.7 Summary

In this section, we have examined network topologies suitable for implementing robust, lowlatency interconnect for large-scale computing. We saw that express-cubes and fat-trees have the best asymptotic characteristics in terms of latency and growth. We also saw how the multipath nature of these networks allows the potential for tolerating faults within the networks. For many networks, we see that architectures which tolerate network fault do not necessarily require additional network latency. The only increase in network latency results from the lower bandwidth available in the faulty network. We examined detailed issues relevant to wiring multistage networks. We found that good performance results from wiring the network to avoid congestion and that randomized techniques provide the best strategy currently known for achieving such network wirings.

3.8 Areas to Explore

We have, by no means, explored all the issues associated with selecting the optimal network for every application. The following is a list of a few interesting areas of pursuit:

- 1. It is hard to provide a final head-to-head latency comparison between networks without a good quantification of the effects of congestion in various networks. As mentioned in Section 2.4, this is particularly difficult because the effects of congestion are highly dependent upon the network usage pattern needed by the application and the detailed network topology. A good quantification of congestion applicable across a wide range of networks and loading patterns would go a long way toward helping engineers design and evaluate routing networks
- 2. In Section 3.5.4 we demonstrate that a class of extra-stage networks has the same fault-tolerant properties as dilated networks. These networks will generally have lower performance due to the necessity to make detailed routing decisions at the node rather than inside the network where the freedom can be used to minimize blocking. It would be worthwhile to quantify the magnitude of the performance improvement offered by the dilated routing components.
- 3. Express-cubes have the same asymptotic network characteristics as fat-trees. We avoid detailed consideration of these networks at this point due to the difficulties associated with efficiently routing on such networks in the presence of faults. In the next chapter, we will show how to route effectively with faults for fat-tree and multistage networks. It would be interesting to see comparable routing solutions for express-cubes.

In the previous chapter, we saw how to construct multipath networks. The organization of these networks offers considerable potential for low-latency communication and fault-tolerant operation. To make use of this potential, we need a routing scheme which is capable of exploiting the multiple paths with low latency. In this chapter, we develop a suitable routing scheme and show how it meets these needs.

4.1 Problem Statement

As introduced in Chapter 1, we need a routing scheme which provides:

- 1. Low-overhead routing
- 2. Protocol Flexibility
- 3. Distributed routing
- 4. Dynamic fault tolerance
- 5. Fault identification and localization with minimal overhead

4.1.1 Low-overhead Routing

Any overhead associated with sending a message will increase end-to-end message latency. There are two primary forms of overhead which we wish to minimize:

- 1. Overhead data
- 2. Overhead processing

Overhead data includes message headers and trailers added to the message. Overhead data will diminish the available network bandwidth for conveying actual message data. Overhead processing includes the processing which must be done at each endpoint to interact with the network (*e.g.* T_p , T_w) and the processing each router must perform to properly process each data stream (*e.g.* t_{switch}). Endpoint overhead processing includes:

- 1. processing necessary to prepare data for presentation to the network
- 2. processing necessary to use data arriving from the network
- 3. processing necessary to control network operations

We want a protocol that satisfies the various routing requirements with minimal overhead in terms of both processing time and transmitted data.

4.1.2 Flexiblity

In the interest of providing general, reusable routing solutions, we seek a minimal protocol for reliable end-to-end message transport. Specific applications will need to use the network in many different ways. To allow as large a class of applications as possible the opportunity to use the network efficiently, the restrictions built into the underlying routing protocol should be minimized.

4.1.3 Distributed Routing

In the interest of fault tolerance, scalability, and high-speed operation, we want a distributed, self-routing protocol. A centralized arbiter would provide a potential single point of failure and have poor scalability characteristics. Rather, we need a routing scheme which can allocate routing resources and make connections efficiently in practice using only localized information. A distributed routing scheme operating on local information has the following beneficial properties:

- faults only affect a small, localized area
- routing decisions are simple and hence can be made quickly.

4.1.4 Dynamic Fault Tolerance

To provide continuous, reliable operation, the routing scheme must be capable of handling faults which arise at any point in time during operation. As introduced in Section 2.1.1, transient faults occur much more frequently than permanent faults. Additionally, for sufficiently long computations on any large machine, one or more components are likely to become faulty during the computation (*e.g.* example presented in Section 2.5).

4.1.5 Fault Identification

Although, a routing protocol which can properly handle dynamic faults can tolerate unidentified faults in the system, the performance of the routing protocol can be further improved by identifying the static faults and reconfiguring the network to avoid them. Fault identification also makes it possible to determine the extent of the faults in the system. This allows us to determine how close the system is to becoming inoperable. To the extent possible, the routing scheme should facilitate fault identification with low overhead. The faster that faults can be identified and the system reconfigured, the less impact the faults will have on network performance.

4.2 Protocol Overview

We have designed the METRO Routing Protocol (MRP) to addresses the issues raised in Section 4.1. MRP is a synchronous protocol for circuit-switched, pipelined routing of word-wide data through multipath, multistage networks constructed from crossbar routing components. MRP uses circuit switching to minimize the overhead associated with routing connections while facilitating tight time-bounded, end-to-end, source-responsible message delivery. MRP is composed of two parts: a router-to-router communication protocol, MRP-ROUTER, and a source-responsible node protocol, MRP-ENDPOINT.

In operation, an endpoint will feed a data stream of an arbitrary number of words into the network at the rate of one word per clock cycle. The first few data words are treated as a routing specification and are used for path selection. Subsequent words are pipelined through the connection, if any, opened in response to the leading words. When the data stream ends, the endpoint may signal a request for the open connection to be reversed or dropped. When each router receives a reversal request from the sender, the router returns status and checksum information about the open connection to the source node. Once all routers in the path are reversed, data may flow back from the destination to the source. The connection may be reversed as many times as the source and destination desire before being closed. End-to-end checksums and acknowledgments ensure that data arrives intact at the destination endpoint. When a connection is blocked due to contention or a data stream is corrupted, the source endpoint retries the connection.

4.3 MRP in the Context of the ISO OSI Reference Model

MRP fits into a layered protocol scheme, such as the ISO OSI Reference Model [DZ83] at the *data-link layer* (See Figure 4.1). That is, MRP itself is independent of the underlying physical layer which takes care of raw bit transmissions. MRP is, thus independent of the electrical and mechanical aspects of the interconnection. The protocol is applicable both in situations where the transit time between routers is less than the clock period and in situations where multiple data bits are pipelined over long wires (See Section 3.2). MRP provides mechanisms for controlling the transmission of data packets and the direction of transmission over interconnection lines. It also provides sufficient information back to the source endpoint so the source can determine when a transmission succeeds and when retransmission is necessary. By leaving the retransmission of corrupted packets to the source, MRP allows the source endpoint to dictate the retransmission policy. As such, both the MRP-ROUTER and MRP-ENDPOINT are required to completely fulfill the role of the data-link layer. Since MRP provides dynamic self-routing, the protocol layer identified as the *network layer* by the ISO OSI model is also provided by MRP.

MRP itself is connection oriented, though there is no need for higher-level protocols to be connection oriented. Together, MRP-ROUTER and MRP-ENDPOINT provide a reliable, byte-stream connection from end-to-end through the routing network.

4.4 Terminology

Recall from Chapter 3 that a *crossbar* has a set of inputs and a set of outputs and can connect any of the inputs to any of the outputs with the restriction that only one input can be connected to each output at any point in time. A *dilated crossbar* has groups of outputs which are considered equivalent. We refer to the number of outputs which are equivalent in a particular logical direction as the crossbar's *dilation*, *d*. We refer to the number of logically distinct outputs which the crossbar can switch among as its *radix*, *r*.

A *circuit-switched* routing component establishes connections between its input and output ports and forwards the data between inputs and outputs in a deterministic amount of time. Notably, there is no storage of the transmitted data inside the routing component. In a network of circuit-switched routing components, a path from the source to the destination is locked down during



MRP fits into the ISO OSI Reference Model at the data-link layer. The routers in a multipath network use MRP-ROUTER to transfer data through the network. Each endpoint uses MRP-ENDPOINT to facilitate end-to-end data transfers.

Figure 4.1: METRO Routing Protocol in the context of the ISO OSI Reference Model

the connection; the resources along the established path are not available for other connections during the time the connection is established. In a *pipelined, circuit-switched* routing component, all the routing components in a network run synchronously from a central clock and data takes a deterministic number of clock cycles to pass through each routing component.

A crossbar is said to be *self-routing* if it can establish connections through itself based on signalling on its input channels. That is, rather than some external entity setting the crosspoint configuration, the router configures itself in response to requests which arrive via the input channels. A router is said to handle *dynamic message traffic* when it can open and close connections as messages arrive independently from one another at the input ports.

When connections are requested through a router, there is no guarantee that the connections can be made. As long as the dilation of the router is smaller than the number of input channels into a router (*i.e.* d < i), it is possible that more connections will want to connect in a given logical direction than there are logically equivalent outputs. When this happens, some of the connections must be denied. When a connection request is rejected for this reason, it is said to be *blocked*. The data from a blocked connection is discarded and the source is informed that the connection was not


The basic router has *i* forward ports and $o = r \cdot d$ backward ports. Any forward port can be connected through the crosspoint array to any backward port. The arrows indicat the initial direction of data flow.



established.

Once a connection is established through a crossbar, it can be *turned*. That is, the direction of data transmission can be reversed so that data flows from the original destination to the original source. This capability is useful for providing rapid replies between two nodes and is important in effecting reliable communications. MRP provides *half-duplex*, bidirectional data transmission since it can send data in both directions, but only in one direction at a time. When data is flowing between two routers, we call the router sending data the *upstream* router and the router receiving data the *downstream* router.

Since connections can be turned around and data may flow in either direction through the crossbar router, it is confusing to distinguish input and output ports since any port can serve as either an input or an output. Instead, we will consider a set of *forward ports* and a set of *backward ports*. A forward port initiates a route and is initially an input port while a backward port is initially an output port. The basic topology for a crossbar router assumed throughout this chapter is shown in Figure 4.2.

Signal/Datum	Control Bit	Control Field
IDLE/DROP	0	all zeros
ROUTE	1	direction specification
TURN	0	all ones
STATUS	1	port specification
CHECKSUM	1	checksum bits
DATA-IDLE	0	distinguished hold pattern
DATA	1	arbitrary

The words sent over the network links can be classified as data words and signalling words. The use of a single control bit which is separate from the transmitted data bits allows out of band signalling to control the connection state. This table shows how control signals and data are encoded. The control field is a designated $\log_2(\max(r, d))$ bit portion of the data word.

Table 4.1: Control Word Encodings

4.5 Basic Router Protocol

The behavior of MRP-ROUTER is based on the dialog between each backward port of each router and its companion forward port in the following stage of routers. In this section, we describe the core behavior of the router signalling protocol from the point of view of a single pair of routing components.

4.5.1 Signalling

Routing control signalling is performed over data transmission channels. Using simple state machines and one control bit, this signalling can occur *out of band* from the data. That is, the control signals are encoded outside of the space of data encodings. Out of band signalling allows the protocol to pass arbitrary data. Table 4.1 shows the encoding of various signals. The control field is a designated portion of the data word. Due to encoding requirements, it is at least $\log_2(\max(r, d))$ bits long. The remainder of this section explains how these control signals are used to effect routing control.

4.5.2 Connection States

The states of a forward-backward port pair can be described by a simple finite state machine. Figure 4.3 shows a minimal version of this state machine for the purpose of discussion. Each transition is labeled as: $\langle event \rangle / \langle result \rangle \langle dir \rangle$. Where $\langle event \rangle$ is a logical expression, usually including the reception of a particular kind of control word, $\langle result \rangle$ is an output resulting from the reception, and $\langle dir \rangle$ is an arrow indicating the direction which the $\langle result \rangle$ is sent. For instance, the arrow from **swallow** to **forward** means that when a DATA word is received and the resulting

output direction specified is not blocked, forward the DATA out the allocated backward port in the forward direction and change to the **forward** state.



As a connection is opened, released, reversed, and used in the network with in the network go through a series of connection states as shown are initiated beyith teorfa control w 4ah) din (Sole on Tablified by the local state of the router. Each transities of the second state of the control word received alone gessult whise the stant of the tors; dresulting from the externation arrow indicating the deviase the second state of the

Figure 4MRP-ROUTER Connection States

4.5.3 Router Behavior

Idle port

When a connection between routers is noidles tuste, While beoimnt be option i idle state, the back ward porto HDLE woourde totriats som rives style on dingforward in the next stage of the network. A forward port interprets the recept that it should remain in an idle state and hence should not attempt

Route

To route a connection throw The gala carrolo is the ferd ain to a router forw ard por forw ard portrecognizes the transition of the control living five method is the control of the connection was idle, to a one. The router then uses the control of routing direction. The rour COETTE for row round and state of a back ward port in the direction, if one is available, and locks dow month woord on eatime so sup passed in the same direction. If no output is available, the connection

Data

All words with control set bits which ROUTE we correlised for how wrich egds through the allocated back ward portof the routing component to the in the network.

Data Completion

When all of the data words in a message have been passed into a r options. The sender can either drop thie geomprocents tieo, no rwtith no thtege direction of the connection around for a reply.

To drop the connection, the ROP invocution and free up the output the router to close down an open connection and free up the output port is free NoROF inv aord, it for VOROF rad loo ang to the next router then returns to a

To turn a connection around, threuRiNnwp **ut d**; cowrthies ngittle **n** ao uter receives TURN word, it forwards the turn out the allocated output port, if there status words. Figure 4.3shows a version of the protocol which returns t fill the pipeline delay associated with inform ingthe subsequentroute and getting back ward data from the subsequentrouter. The filler word connection is sending data in the forwardfurthere evec seive the converted of the there.

In the forw ard direction, the STATUS two rored tuamnds CHARGES ASSANATE word. If the connection was not blocked during the routing cycle, after sendibe receiving data in the reverse direction and wild nfor reveating dot hvis as data t blocked, the rout DRO four word of dos lato we chieve state and returns to the idle state.

In the back ward direction, the ro DATEA-IIDLENW **p hydsse bn** ed for se weernad in gthe reverse data. In order for a port to be in the back ward direction, there the router so there will alw ays be data to propagate follow in ga back

Checksum and Status Information

The status an dHECKSUM words form a series of word wide values which s the source node of the integrity of the **ean in cou**iteen in at the phartchuogh tain through the network. Attatos wion do if the form sthe source about which of the equivalent back ward ports, if any, through which the connection is ro arrives uncorrupted at the source endpoint, it allows the source to which the connection was actually routed. When a connection is b in form ation serves to pinpoint wchaemree the leock and e Threeme he aining bits of STATUS word, to gether with Chreck's UNATS win rth or words, can be used to tran longitudinal check sum back to the source. This check sum is genera the connection sRiou ceeinhced ads it Rogurate evord itself. When data is corrupted to faults in the network, the check sum provides the source endpoin identify the most likely corruption source.

4.5.4 Making Connections

When a connection is opened through a router, there m ayor m ayno desired logical output direction. If there is no available output, the r bits associated with the data stream. When the connextant is on is later tu word returned by the routing node in forms the source that the mess When exactly one output in the desired direction is available, the rou through that output. When multiple paths are available, the router sw appropriate back w arand dopologing for the source is a vailable.

This random path selection is the keytom aking the protocolrob while avoid ing the need for centralized information about the networp protocols imple. When faults develop in the network, the source dete or damaged connection by the acknow ledgment from the destination resend the data. Since the routing components selecter and domly a more stage, it is highly likely that the retry connection will take an alternat avoid ing the new lyexposed fault. Source -responsible retry coupled selection guarantees that the source can eventually find a fault-free provided one exists. The random selection also frees the source from of the red und ant paths provided by dilated components in the netw equivalent available outputs is an extrem elysim ple selection criteric can be implemented with little area **addm** osmes i edetica blas peredui i Raes state information not already contained on the individual routing co

4.6 Network Routing

Each router in a path through the network needs to see a different we require the routingspecification to brown work dtop a klidiwone fincthet implementation of the protocol, the deata here utings to be been the been to the permuted soft be the end of the protocol, the deata here to the permuted soft see distinct control fields. This bit reordering allows a single routin through several routers. How ever, if the network is sufficiently large, a routing word will even tu ally be exhausted before the full route through to ignore the in an incom ingmess as yeal boyws cet thing was to be configured to ignore the work can be permuted allows network of the set work is sufficiently large. Every time all of Robust the set of the set work in the fresh

w ord. In this m an nDAETAX, with oer dirist the m essage follor 800 UTHE wy tobued outsiginal promoted troother with oer d after the original is exhausted.

4.7 Basic Endpoint Protocol

Network end pMoRPHENTOPPOUNSTETO guarantee the delivery of at least one un of copy of each message stream to the ded spioeid tdcehsatinnaet loom.tAs nees ource of a connection *nietswork infpeut* d wahile a recred vpi to give t chan ne*ntetiwsork* alled a *output*. At the most primetaic we have set in the arouter forw ard potenta.nTable control output, how ever, is more involved than the simple data stream hand back ward ports as described in the Section 4.5.

4.7.1 Initiating a Connection

When a node within the sotancine ction over the network, the network inpuheader and message checksum to the data and send it into the nethen followed work of the transmission. The initia bake selsiskaege thus l

 $(\text{ROUTE})^* \circ (\text{DATA})^* \circ (\text{DATA}_{checksum})^* \circ \text{TURN}$ $<\!\!OR\!>$ $(\text{ROUTE})^* \circ (\text{DATA})^* \circ (\text{DATA}_{checksum})^* \circ \text{DROP}$

Th eROUTE w ord or w ords specifies a path to the desired destination how the datapath and routers can be configured so that unique rout routingcom ponent in the path between the source and the destinat constructed accordingly.

In general, a nodite phlæsmæ touvpout k.iln the sam e way that routers choose am ong the available logically equivalent outputs, the node should ch available network inputs. The benefits in terms of dynamic fault avo the routers as discussed in Section 4.5.4. Whe shtip bende if the orest tip aut he has specification which reach the ods ea, mase will exited abtein the case in an extra-st network (Section 3.3.4), he he exited to the case in an extra-st the network. This random selection avoids worst-case congestion of the network and gives the routing algorithm the property that it can network. In these extra-stage cases, we are simply moving the rando from inside the network to the originating end point.

Each message should be guarded with a check sum convinting message endpoint can identify when a message has been corrupted. The lengt chosen so that the probability of a corrupted message having a good c for the intended application. The check sum should be constructed mistakenly delivered to an incarce expetted daes widle hold on the exclassion and that way to ensure this is to include the destination node num ber in the another would be to seed the check sum as if the first portion of the d but not actually transmitthe node number. It is not, in general, possib in the check sum and use them in place of the node-number for assu the correct destination. With extra-stage networks or tree networks, destination with many different route-path specifications. In such cas not unique to each **destimatis** comme of those routing words will have be the message in the network (See Scontine t4.6) be expanded to the string the check sum of wayofk now ingwhat the stripped routing words were and hence computation.

If the sending node needs to guarantee theacte have the beystshaeged we sation active and node, it must turn the network around after sending the data rather Unless the node turns the network and gets a reply from the destinat endpoint will not know what happened to the message inside the ne responsible form essage retransmission in the case of network corru the message for retransmission until a suctive defraocnant to be so ded gim at the bis.

4.7.2 Return Data from Network

After send in UgN hneto the network, the souerce eiven sdtp buint two did hecksum in formation from each router in the meach icomp. Encerd they tshien op lified rou protocol shown in Figure 4.3 the replies will look like:

> $(STATUS \circ CHECKSUM)^{\circ} \circ DROP$ < OR > $(STATUS \circ CHECKSUM)^{N} \circ (DATA)^{\circ} \circ (DATA_{checksum})^{\circ} \circ DROP$ < OR > $(STATUS \circ CHECKSUM)^{N} \circ (DATA)^{\circ} \circ (DATA_{checksum})^{\circ} \circ TURN$

Here *N* is the num ber of stages in \pounds here the twuch the end of stages into the network connection was routed be $\pounds d \leq r N$ if the source will only receive this status in formation up to and inclublock ingoccurred. As noted in Section 4.5.3, the check sum and status source endpoint with information which allow it to localize the source the source the source the source of the source the source the source the source endpoint with information which allow it to localize the source endpoint with information which allow it to localize the source the source

It is important to note that the check sums coming back from the determ ine whether or not the destinsast fuol hyern depiove d tth as state. Since dynamic fault may arise at any point in time, a fault may, for example, o the message data was sent passed the router but before the router pacase, a corrupted check sum could seem to appear from a router w corruption. For this reason, the check sums from the routers serve o source endpoint must use information from the destination endpoint or not the destination received the data uncorrupted.

When a connection is completed throTurghrethe mest wher dest fienrattien node, the destination has the opportunity to reply. At the very least, thi data stream arrived uncorrupted. Dependingon the application, the send replydata alongwith this acknow ledgment. When the destination data should also be guarded with a check sum to protect against dyn When the destination sim pley a ekpntoowfal endeges & anlegee with e dagmenten coding should be chosen so that there is is int frichiae that hyse kennatolyke partecod by gambent can be corrupted in tok an powsliet dygma ent. After its reply, the destination may of down the network connection or turn the connection around for fur

4.7.3 Retransmission

We may surm is that a connection has failed to transfer data suce followingoccur:

1. The path is blocked due to resource contention in the network

2. The destination node indicates that data was corrupted upon ar

3. The return data stream does not adhere to protocol expectations

In any of these events, the source must retransmit the data if it wish of uncorrupted data. The first event mayoccur when the network is c options indicate that there is a fault in the network. Blocking can a kinds of network failure. The fault in the network could be transien permanent fault. Since the endpoint does not know which kind o single fault occurrence is not conclusive evidence that a particular Consequently, the node endpoint may wish to save away the replydat fault analysis.

When retrying the transmission, the source node has some freedom The source maychoose to retry the same message or a message to a maychoose to retryim mediately or after a wait period. Which techn the requirements of the application. If the application expects the m delivered to their destinations in the order they were generated, the n choose a different message. Since the path on a retransmission mayb just taken, it maybe beneficial to immediately retry the failed conne was due to blocking. While much work has been done on back off and systemags (HLwn]), retransmission policies for this class of networks re research.

If the network continues to retain complete connectivity between the source will eventually be able to deliver its message to its destin blocking occurs at some stage in the network, some message has been in the network. Thus, in order for a connescatic controe beet ito homkues that a syeage progressed states Fage ow ingth is reasoning, as long as complete connect network, some connection mdups of ibnet, raenade, ht hne griet foree, forward routing is always being made. If all connections are treated equally with in the chance of being routed through the network. Thus, we can expect that will eventually complete as long as a path exists to the desired end po

How ever, if the network has lost full connectivity due to new lyarisin m ay no longer be reaiciboan ballely, Afdt dhere is a large am ount of contentio destinations, the num ber of attempts necessary to deliver a message pragmatic matter, we often limit the num ber of retries allowed. If a co in a fixed num ber of trials, the cMRM-HNDEPOINTORE pfaoid statheds in formation bac to the node. At this point, the node may wish to communicate with the source and nature of its problem. The teamed here the avay a solve the netwo verify if nodes have actually been new lydisconnected from the netwo from contention, then the node can take this opportunity to inform management protocols of excessive contention.

4.7.4 Receiving Data from Network

To m in imize end-to-end network latency, a system m aybegin proc stream in parallel with the reception of the remainder of the data receiving data from the network, how ever, has no guarantee of the int receiving until it sees a check su mogde and a Tybe genc prving ssing the data a as it arrives on lyas long as it can guarantee that the processing it does will have no adverse affects if the data is corrupted.

For exam ple, consider a network operation which is intended to written into thendoeds de is anticommory. If the onlycheck sum was at the end o the destination node cidiun lgd motal bretgion movem ory a set decided to be schaeuis negr the address could be corrupted. In such a case, a corrupt address to write data over some arbitrary place in the node's memory. Sim il guarantee about the length oefd be evil nagt a Antext will brek fault could cause the to send what appears as more data than the original, uncorrupted m would cause data in memory follow ingthe intended destination blo these problems, the message data could start with the destination blo the address and length are correctly received, the data may be stored corruption occurs in the data itself, the source will retransmit the d which the memory is being maintained, it may be a **cess sorth for** the n memory being over written until the final verificate **o** niovef the integrity of Anode me a grive a bad data stream for either of the follow in greasons

1. Checksum (s) indicate m essage m aybe corrupted

2. Data stream does not adhere to protocol expectations

When this happens, the dree is seen in hyge xpected to indicate its rejection of t If the receniving can give some indication of why the data stream was re maybe able to use that information when failure diagnosis is neces piece of information the source node requires is the fact the connect

4.7.5 Idempotence

In the introduction to this source and the estimation of the source of t

the delivery of exactly on e copy of the message. How ever, source-respothe potential for dynamic fault occurrences allows for multiple deli

Consider what happens when the source receives a corrupted che or other indications that som ethingis wrong. It is safe to assume sor not be clear where the problem occurred. Particularly, if the fault on l the destination, the source can believe that an operation failed wh successfully. When the source thinks the operation has been corru nature of the protocol has the source retry the operation since ther operation has not been accepted by the destination. How ever, when in which only the return data or ack now led gm entw as corrupted, th data stream a second time.

The consequence is that all oper MRP onnus sptice reference. The dat is in perform in gan operation muditipite dimces solved for entresults from perform in once. Our previous example (Section 4.7.4) of a cross network write op since writing the same data twice will not change the data which i ever, a network operation which caused a remote counter to be incidem potents ince incrementing the counter more than once would

There are a few choices for dealing with the idem potence requirent all operations MARPhdiicrhe autslog to be idem potentor we can im plem enta between applismaptwichnisch ngalarantees idem potentmessage delivery.

The Transmission Control Protocol (TCP), in use on manylocal-are "reliable" data streams by using sequence numbers [Pos81] to guaran delivery. When a source needs to communicate with a destination, t destination for a valid set of sequence numabchrsu.nThqees opunckeed to float at a transmitted to the destination with a different ns of queek a composition be ker. Th of all the sequence numbers it has seen so that exactly one copy of e destination is passed along to high er-level protocols. In this manner source -responsible retransmission a cahren fibts sræge configet contine klyning empote the protocollevel above TCP.

While one could implementa TCP-style unique sequenter model on the processing time ficient for high-speed communications in a large-scale overhead in terms of the space and processing time required to track messages based on sequence numbers could easily be come manytispace required for basic message trans Type is Type to the track of the space and process in grime to the sequence of a signing the low estlevel communications primitives to be idempoavoid in grh is cost.

4.8 Composite Behavior and Examples

Havingdetailed the MRB ians ibs op frevious sections, this section reviews t behavior and shows several representative examples of protocolope



Figure 4.4: 1616 Multibutter fly Network

4.8.1 Composite Protocol Review

The source endpoint feeds messages into a router in the first stage oword is treat ROUTEAWS thred. At each stronge is the ether pipelined through the net or blocked by existing connections. Between router stages, the bits are or uting bits to each router. When the bits are exhausted the subseque to swallor ROUTEAWS ord and prom TOATES where first be the router word. When the entire message is fed into the network, thurs no ordet ow rid logers neerally the connection. The first router is the standard where first we word the network. The first retrieves and forwards the data received from the second router in the network. The first retrieves we will be standard word word wards the subseque will be standard word word wards the data received from the second router in the network. The first retrieves we will be standard word word word word wards the source will, thus successives the data some point, those books we done will send the connection is blocked at some point, those books we done will send the connection was not blocked, the source will receive data from fin as first we are not the source will receive data from the connection was not blocked, the source will receive data from has completed its reply.

4.8.2 Examples

Consider the network shown in Figure 4.4n The photos so in the uptal that for m high lighted. For the sake of simplicity in examples, let us consider the the paths between input 6 and output 16. The same protocol is obeye examples easily generalize to the complete network.

Each of the follow in ge xam ples (Figures 4.5 through 4.10), show s severa cations over one of the paths in dic aot **e** d ein tFiogm ree4t4w Eaceth rcouters is la

with the control/data word transmintmedtadte dinvgitthet be sycderaence dican of d flow. Often words of the same type are subscripted so the progression tracked from cycle to cycle.

Opening a Connection

Figures 4.5 and 4.6 show how a connection is opened through the ne Figure 4.5 succeeds inom mencing a through the network, whereas the on blocked at the router in the third stage.



Show n above is a cycle-by-cycle progression of control and data throug a connection is successfully opened from one endpoint to another. T through the network ad vancing one routingstage on each clock cycle. The message is the routingword.

Figure 4.5:cSuessful Route through Network

Dropping a Connection

Figure 4.7 shows an open connection being dropped in the forw a a connection from the reverse direction proceeds identically with destination reversed. If the connorm of sphalga tekded pthoe the router at w the connection is blocked.



In the event that a connectie section softening copt breesd through some routing comp nent in the network, the message is discarded word-by-word at that ro show n above depicts such block ing a router in the third stage of the ne



Figure 4.60 Ginection Blocked in Network

When the transmitting gnoeinwt doerkied es to term in a team essage, it ends the r with DROP control word DRDP field ows the message through the network reset each link omn the ection to idle after traversing the link.

Figure 4.7:oDp pinga Network Connection

Turning a Connection (Forward)

Figure 4.8shows a successful connection beingturned and backwa the network. Figure 4.9shows how a blocked connection is collapsed



When the source wishes to know the state of its connection and get destination, iTURN endtsoathe network follow ingthe end of its forw ard tran data. As TURNew orks its waythrough the network, the links it traverses ar In the pipeline delayre quired for the link to be gin receiving data in the each rout ipnogue ounts ends status and checksum information to inform th connection state URNA freast phreopagated all the waythrough the network are routers along the connection have sent status and checksum words, along the connection.

Figure 4.8: Reversing an Opeon nNeew to okn C

Turning a Connection (Reverse)

Turns from the reverse direction proceed basicallySTASTURS rw ard turn an dHECKSUM words, rout @ATSA-NDEEnvolords when turned from the reverse d Figure 4.10 shows a turn from the reverse direction.



In the event that the connection was blocked at some router in the ner router will be unable to provide a reverse connection through the net sendingits own checksum and status work (ROP) be able to okted to uter will se source. As Roth peropagates back to the source, it resets the intervening net

Figure 4.9: Reversing a Block och Nætcwtion mk C

4.9 Architectural Enhancements

Be yond the basic routingstrategy, there are several protocolenhand perform ance und eiticenrstain cond

4.9.1 Avoiding Known Faults

As described so far, all router decisions are made purelybyrandom faults have occurred in the network and are known to exist, it would view point, to determ inistically avoid them. In extra-stage style networ the faultypath (s) from our list of potential paths. When random lysele onlymade from among the set of paths believed to be non-faulty. In di



A connection flow in *bgackwarded* din rencetion can be reversed again so that data m ay flow, once again, from the original source to the original destinatio sim ilar to the original reversal pipeline delayrather than check sum and status in form ation.

Figure 4.10: Reveosnen @ction Turn

them selves are making the detailed path decisions. For dilated rout router to avoid faulty links or routers.

Port deselection is one way to achieve this determ inistic fault-avoid ance components. That is, if we have a way to adde sheale & two ard up not five can determ inistically avoid ever traversing a known faulty link or attemp router. The sem antics of this deselection are such that the deslected it is always busy and hence removed from the set of potential back w direction. When connections are routed through the router, the dese never used.

For the sam e reasons, it is useful to be able to deselect forw ard po to a faultyrouter or faulty interconnection link m aysee spurious dat interfering with the norm aloperation of the rest of the routing com po port causes the forw ard port to ignore any connection requests it rec

A faultylink betw een routers is thus excised from the network byd backward port pair attached to the link. A faultyroutingcom ponen from the network bydeselectingall the backward and forward ports

Chapter 5ad dresses the issue of identifying fault sources. Chapter 5a



Shown above is a connection blocking scenario where the success f shown in bold and the blocked connections are shown in thick gray. Co success fullym ade between nodes 16 and 15 and between nodes 10 and connection between nodes 7 and 15 was blocked in the third stage siz no free output ports in the intended direction. Similarly, a connection nodes 1 and 15 failed due to blocking in the fourth stage. Each of these blo consumes routing resources up to the stage in which blocking occurs non-blocked connections consume resources. New connections whi these blocked connections continue to utilize network links can, in the failed connections.

Figure 4.11: Blocked Pathtisbim tateMufly Network

for reconfiguration and considers network reconfiguration in more d

4.9.2 Back Drop

As described so far, when a connection besc jonnthes **b** dow koerd at the so method by the sous more emitod is the gepen. The router links which the connection up to stargem ain allocated to the block **EUd** NCOOD ROP ead time on the initial formation of the block sources in manyrouting stages at Figure 4.11). Further, the length norf tion ties the lock of the block will depend on of the initian lection data. Longer data transmissions will exacerbate connections the rest of the network. Since the block ed connections the stages.

To m in imize the detrimental effects of a blocked connection on su can be given the ability to shount **d** e ovtino an an froopment he head of the data stre requires some way to propagate the information that the connection



With fast path collapsing, a blocked connection is collapsed in a pipe the point in the network where blockingoccurs. The exam ple show n a connection encounters blockingand is collapsed using a back dro routers in the connection closest to the blocked router are freed earl to the source end of the connection.

Figure 4.12: Example of Fast Path Reclamation

open connection to the source. One sim ple wayto achieve this is to a between each pair of back ward and forward ports inside the netwer in puta and hnetwork output and their associated baok weact dia m d forwa becomes blocked, the router which notes the block hand guses this ba drop line, to inform the upstream router that the connection is blocked now here. The upstream router maythen deallocate the back ward point if for reuse, and pass along the block inginformation to its own upstream anner, the connection maybe collapsed in a pipelined fashion sta and propagating back to the source. If the source end point is signalled line before it has finished sending the message, it too, can abort the source maythen begin to retry the connection. Figurne e4d2 doenpists how collapsed using the fast path reclamation.

Fast path collapsinghas a num ber of positive effects on perform a

resources which are not beingused to transmitsuccessfuldata. Sinc at the head of the message where blockingoccurs, the routing resou are freed more quickly than those in earlier network stages. This is for which block in later network stages tie up more resources in the ne detrimental effect on the network than those which block in earli Figure 4.12 we see blocking occurring in the third stage. The router in t from transporting data in a few cycles. As a result, the total time this is occupied with the blocked connection is small. The router in the back ward port carrying the blocked connection for only a couple of the details.

Fast path collapsingalso benefits fault to lerance. Without some for mation, onlythe sendingendpoint has the opportunct evitvins shut down endpoint must wait for the connection to be turned or dropped befout output or network in put carrying the data stream. If a fault occurs dur a router to continuallysen dnot altea htans errow thiving show unthe ction. The routing resources consumed from faulty router up to and inclu network in put or output remain unusable as iloing a soft faset fauth persi collapsing addresses this problem. If a connection continues to prov the network endpoint expects the connection to turn or complete, conform to the expected prohod cpolithtem a yeis wint ge back is a defined and inclu network which is continually sending and of the connection. On faultyrouter, which is continually sending data, will not affect the net router may continue to send data to its immediate neighbor. How even the associated back ward port and will not forw ard the data anyw he a network endpoint can shut dow na faulty connection stuck in the o

The disad vantage of fast path collapsing is that the source no longer in form ation back from everyrouter in a blocked path. The source will in form ation back from everyrouter for connections which are not bl when connections are blocked, the fast collapse does not allow the this detailed connection status. Since this inform ation is of interes basic functionality, fast **p** with d dold as puspip g sted as a configuration optio be disabled and enabled by the testing system. Fast path collapsing w operation and disabled as necessary for fault diagnosis.

4.10 Performance

The perform ance data presented *i.n.* this gup tess v3.627 lash collapsing and fault masking. V gathered on dilated nMaRAR wo othk fasts pinagh collapsing and fault masking. V MRP allows the perform ance to degrade grace fully with the network a network.



Arouter (or interconnect)m aydevelop a fault such that it appears to alw The exam ple show n above depicts how back ward path reclam ation a routers in the path to be reclaim ed at the deprecique stof the receivinge

Figure 4.13: Backward Reclammnætcitin no 15Cuck Open

4.11 Pragmatic Variants

There are a num ber of variants on the basic protocol that arise fro erations. One prim aryconsideration is the difference between the la an operation and the frequency with which we can begin new oper look at several points in the protocol where pipeling the transmiss connection bandwidth since the latency involved maybe greater that can be accepted.

4.11.1 **Pipelining Data Through Routers**

If we can clock data between routing components faster than we routing component, we may be able to achieve higher bandwidth b multiple clock cycles to trave possee the Thous tip mg time manage time markets sense we data can be clocked at a multiple of the switch pingleant en Picpy thirmoing the data through the routing switch es MREAROUTHER perion to peace the place where it does show up is when connections are reversed. In stead o delay be fore return data is available (See Figtimen4a3), the core you liels bloe ran enveated additional pipeline stage through the routings witch. These addition fact that it is necessary to flush the router's pipeline in the forw ard dire



To increase the network bandwidth, som etim es it makes sense to p component sultiple at oncole cycles transpire between the time data ent time data exits the routing component. Show nabove is a connection e case where a single additional stage of pipelip ion gesn added to each rou

Figure 4.14: Examophe Cction Open with Pipelined Routers

direction before reverse data can be forw arded along. The addition w asted since they can be used to send additional connection and ro the source endipicoimal Ayd faller data DASTA- CDME avs othered, can be used to hold th connection open during the pipeline delays. Figures 4.14 and 4.15 show scenarios. These additional pipeline delay cycles occur when the c direction.



When pipelining the data transfer through routing om malponents, there delay cycles when the direction of data transmission is reversed. These to the need to flush the router pipeline in the forw ard direction and re direction. Show n above is a connection turn when a single additional added to each rpocunt emgcom

Figure 4.15: Exam ple Turn with Pipelined Routers

4.11.2 Pipelined Connection Setup

The longest latency operation inside a routing component is often when arbitration must occur for a back ward port. If we require that the same amount of time, or the same number of pipeline cycles, as through the component, the latency associated with connection setu the latency associated with data transfer through the router. Alterna generally more pipeline cycles, for connection setup than for data tr this, each router will consume a number of words equal to the differe latency and the transmission pipeline latency from the head of each

Consider, a router which can route data alongan established path three cycles to establish a new connection. The router would consum head of each routings tream before otnown as catibolie atom de sfoar by lashed a here rem a of the data out the allocated back ward port. Figur to 4. hos de toiowns the date establishment in this scenario.

When pipelined connection setup is used, there is no need for an on each router since each router alw ays consumes one or more wo stream it routes. The onlyother accommodation need of four this kin construct the header with the appropriate padding between routin the sees the properrouting specification.

4.11.3 Pipelining Bits on Wires

In Section 3.2, we noted that in mum def the connection set dwe markings n, the transitties the wires between routings witches often exceeds the rate at which ne section, we suggested that we could pipeline multiple bits on the w from beinglimited by the length of long wires. In many ways, this tere pipelining data through a routing compotente wires between section at the transmission latence or across the wire. The effects of wire pipelining on the routing protoc of the router pipeline, each wire pipeline mustible after the routing protoc of the router pipeline, each wire pipeline mustible after the data is returned. Aga in DAATALEDEEdwa dat data wire pipeline shows a turn scenario when bits are being pipelined on the wires be

On e im portant assumption is that the wire between two componum ber of pipeline registers. How one ensures that this assumption an important implementation detail. With a properly series term in a between routers, we do not have to wott hynaghtom tere fletchteows is rand Thsee wire will look, for the most part, leik es as a impterial k lasy. Then a ke the timeapproximate an integral number of clock cycles so that it does be ha registers. Abrute-force method is to care fully control the length and the wires between components. Am ore sophisticated method is to drivers them selves to adjust the chip-to-chip delay sufficiently to med



In situations where data transfer can occur with significantlyless later setup, it may make sense to pipeline the opening of the connection. T shows the case where a connection cannot be established to forward port to the back ward port until two cycles after the initial route reques the routing word and the word immediately following it are not forward router. Once the route is setup, data flows through the routers in the fashion with no additional delay.

Figure 4.16: Exam ple of Pippnenliencetido Gi Setup



Depicted above is a turn occurringin a 3-stage network where there is longwire between stages two and three. Since it takes two clock cycles wire in each direction, during a turn the second stage router must fill with MTA-IDLE words while waiting for return data from the third stage route end of the longwire.

Figure 4.17: Exam ple Turn with Wire Pipelining

Chapter 6look kliant gstiegne han i quipeps ot otsch is assumption in further detail.

4.12 Width Cascading

In Section 2.7.1 we noted that the num berofi/o pins on an IC is limited We also noted that the num berofavailable i/o pins is growingslowly Section 3.6 we pointed out that this limitation requires a trade-off bet channels in the network, the radiox no fent, cahn do the teined gide ab trimoon to if g component. To first order, the num berofi/o pins require adtifion a square d, and data channed is (2 f w ived th). Since the total num berof IC pins at a g technology and cost is ak_{fixe} we compute the total num berof IC pins at a g

$$k_{pins} = 2 \cdot r \cdot w \cdot d \tag{4.1}$$

Alternatively, we can consider how to break the function of a single into multiple ICs. If we can split the function of a router across severs beingable to build larger prpm inteinets our thing be compable to use sm aller a cheaper ICs in building our routing components. Of course, this segre bene fit if we can do it with out incurring the cost of a large num ber of constituent ICs.

Width cascading is a technique for build in groutin gcom ponents with wide components with narrow data channels. This allows us to build a le a large width, with out directlys a craificcion get and give a feedful fatile thin, we can case a solve ting components to $ua_a g_c d_{ke}$ ive where its how god we have d by the follow in

equations:

$$k_{pins} = 2 \cdot r \cdot w_{router} \cdot d \tag{4.2}$$

$$w_{cascade} = m \cdot w_{router} \tag{4.3}$$

Of course, equation 4.1 w as just an approximation of the pin requirem e only to the extent that the overhead, in terms of pins interconnectin compared to the total number of pins on the router.

4.12.1 Width Cascading Problem

Width cascading exploits the basic idea that we can replicate the n spondingdata channels to achieve a wider data path. This replication only have the desired effect of behavinglike a wider data network if the two networks is identical. That is, the data launched at the same time arrive at the destination simultaneously or block at the same stage in complicated by the follow ingaspects:

1. Faults m ayoccur affectingone copyofthe network differently from

2. The techniques in use for selection am on gavailable, equivalentout

On a more basic level, then, the problem becomes that of ensuring comprising a single, logical router handle data identically.

Our basic problem is *toosckdederqutars*sientme futually consistents tates. That i set of primitive routingelem ents which actpaos naesnith spheoluolgd ccool **roet** ith their crossbars such that the same forw and ports are transferringd at Each crossbar router must, therefore, allocate connection requests i follow ingconditions hold, the routers be in mutually consistents tat

1. each router sees the stime te que sts

2. each router sepvimeesc the more quests in the same way

3. each router turns oorndnrooptsioe a calt the same time

The routers m aysee different connection requests if the routingspoto to some fault. Once the routers in the cascade see different connection channel, the routers m ay handle the route differently. If any of the routers assign m entofa back w ard port, the subsequentrouter stage w ill not that is, the logical data channel w ill be split and parts of the data stre routers causing these routers, in turn, not to see identical connectio

Non-dilated routers in the absence of faults will route identical codirections, as long as the routers were already in a consistent state connection requests. How ever, a fault inside the router ICm aycause a and m isroute data or open or close connections in a manner incorstream. Also, with faults the cascaded routers maysee different connections in the sa direction, the subsequent stage will see splittraffic.

With faults, it is possible that one portion of the data stream app connection when another does not. This can lead to some of the ro and reclaim ingback ward ports while others do not. The routers wi since theydo not all have the same set of back ward ports available to requests

4.12.2 Techniques

We can address the difficulties associated with width cascadingbyu

- 1. Id en tical control field s
- 2. Shared random ness
- 3. Wire AND in -use indication on back ward ports
- 4. End-to-end checksum s across logical data channels

The first thing we need to ensure is that each router in a cascade we control fields in the absence of faults. This is easy to gue Quure, ntee by simp TURN, DROP, an dDATA-IDLE values provided to the wide, logical connection in from copies of the corresponding ciotinver poluwtion regles four the tent sp. rW en must al construct the wide data such ptohmet nascherso the teins geno envalues in its control in the absence of faults and dilation, this will econsmere teian hrer quuets etrssee and the same turn and drop indications.

We want a set of cascaded routers to make the same random decisi connection request. To satisfy this requirement, we produce to ing or mo component for "random" data. This externalizes the random ness so the routers in the cascade. We can then make sure that each router make of connections to available back ward ports based on the connection values. We call this technique of using shars had reder and orm bit stream we can allow each pometning commercate one pseudo-random bit strea bit stream s can then be wired to random inputs as appropriate wh network.



Figure 4.18: Cascaded Router Configuration using Four RoutingElem

The critical piece of state in form ation which needs to be mainta amongrouters is which backward ports are beingused by which fo directly comparing this state amongrouters on every clock cycle wo $(i \cdot o)$ bits amongrouters each clock cyce hen. eNottion ngsthate monstycw ords lo and hence connection requests tend to occur in frequently, we can ap simply comparing which output ports are actually in use on each cyc imperfect in determining all possible faulty connections, but it will of immediately. We can arrange for the router to recover from almost all

To make the comparison, we add a single extra pinper back ward the router to indicate when the back ward port is being used. We t corresponding back ward-port in -use pin SANOD fccoas figure dioon u Webresnin a w a router begins to use a connection, it signals that the port is in use data and monitors its in -use pin. The in-use pin will only be asserte cascade agree that the port should be alloctated formate for many property signal appears unasserted when a router has tried to allocate a back it is in an inconsistent state from its peers, deallocates the back ward In this manner, the cascade will only differ in terms of back ward p transient amount of time when a fault occurs. In most cases, if the fa be misrouted, different back ward port SANOT we isle keect tee cases, if the fa clear its effects. Figure 4.18 show shown for the most most in gray to made the red random ness schemem ight be connected to form a cascaded router

The onlytim e a fault will fool this approxim national swahe the ening tip opened simultaneouslythrough the router. In this case it is possible will be assigned during that same cycle. If the fault causes a set of m connected to the same set of back ward ports, but in a different con wire AND-will be mistak enlyind icate that the connections are valid. As i faults and connection requests occur in frequently, we do have some occurs in some stage other than the final stage of the network, it is gen connections will be going to different destinations. As a consequence diverge in a subsequent network stage. Whe mAND hwe isld on huited rogew, the three ire connections. If we are using the fast path collapsing of preditibed in Sec connection can be collapsed quickly from the point of divergence. Co quickly recover from this in consistent state.

How ever, if the fault occurs late in the network or the spliced conn to the sam e destination, it is possible that a network output will so the endpoint we can make use of the forward checksum to determ i at the endpoint is invalid. For this reason, the forward checksum in be computed across the entire width of the logical data channel rat stream s.

4.12.3 Costs and Implementation Issues

The first order cost for supporting this width cascading is:

- 1. oad ditionali/o pins on the router (one for each back ward port)
- 2. Several random input and, perhaps, one random output pins

Externally, we will have to place a pulk NDpp ions earch we fet hweiwild hravel-to rout the shared random bits and the in-use ctothin registing the ecosed in the ericheur sfoerwild here so AND to be sufficientlysm all, the primitive routingelements in a cascade each other. Since the state shon intergoseits we comence wo Aint the three out in the educe of number of components supported by a cascal ditey rist this enrittle denbey the ph architectural features. One reasonable option for large, high-perform cascade together as bare doed our lea (Size en Steice) at This penheti-chiop dame lewill allow the shared interconnect to be very short. Of course, if one is wi to the cascade and dedice at the impoute product of the external wired-

4.12.4 Flexibility Benefits

Width cascadingallows us to improve the bandwidth without incr component. Width cascadingalso imp $T_{i_rQ_nY_{Rei}s}$, bryanl konwiss gamlætses nagey, to be transferred to and from the network in fewer clock cycles. Addi make narrow channel primonie invetsralloiwg in og ms to take advantage of the resources for increasing the radixor dilation. Increasing the radixwith T_s , while increasing the dilation will decrease contention and increas

4.13 Protocol Features

In Section 4.1 we identified five keyfeatures we hoped to design into a In this section, we briefly MTHET RobeRow ultion wg Phrloetocol addresses these issues

4.13.1 Overhead

MRPkeeps overhead low bybeingm inim al. The onlyoverhead data data through the network are:

1. Routingwords which determ in e the destination

2. Forw ard checksum (s) used to insure data integrity

The forw ard checksums are untouched by the routers in the netword endpoints to use checksums of the appropriate length to guarantee corrupt message acceptance for the application tit The tesoufficine growt ords bits to fully specify the desired destination.

Routingwords directlyspecifya desired output direction so that mit to handle eachoin a emtiagcrequest. Each routing decision is simple, all occur with low overhead. End-to-end ack now ledgments allow route connections.

4.13.2 Flexibility

By being m in im al and MRP ccam beieta sli, yad apted to a wide range of level protocol requirements efficiently. The basic protocol is lightwei detailed packet sem antics. This allows application portcunsity m net to impose the packet structure which be st suits them. Transmission router protocol and a single connection maybe reversed any num be efficient data transfers.

4.13.3 Distributed Routing

MRP has the desired distributed routing property. No global know let through the network. The incorporated random ization even obviate know ledge of faults. At the same time, local reconfiguration can be u faults with out requirintigt ay noy smina ginete in a notion of the global state of the Dilated routers allow the network to make more efficient detailed ro in formation.

4.13.4 Fault Tolerance

End-to-end check sum s allow corrupted connections to be detect coupled with end-to-end ack now le deganc dendta tra akreesa me is as in ctheasts fu transmitted to the desired destination at lend to omnicze til Three opena thin a selection along with multipath networks allows the protocol to eve which exists be tween a source and destination nections to be collapsed by ei features com bine to guarantee that:

1. An yd ata corruption is detected

- 2. Any failed or corrupted connection wild be epsterdied of destilipation in the second state of the secon
- 3. As longas the network continues to completelyconnectallcomm can determ ine a fault-free path which allows any connection to be

These features are guaranteed regardless of whether the fault is dyna even when faults occur during an ongoing transmission. Further, sim can be integrated into the protocol to make it possible to minimize identified, static faults on network performance.

4.13.5 Fault Identification and Localization

Acom bination of forw ard and backw ard checksum s alongw ith c proviMaRe with the abilityto locate and detect faults. Forw ard checksum through the netw ork to make sure that no fault which affects data to Backward checksum s provide an estimate of where faults may hav checksum s provide an at-speed indication of the data integrity betw inside the network. Status indications help localize infagut htegrouting c actual path taken by any route in the network. Status information as pipeline reversal slots which have no data to transmit otherwise. A data adds no overhead to the routing protocol. Additionally, since en actually verify the integrity of the received data, this backward status norm aloperation.

4.14 Summary

In this chapter, we have described a source-responsible, pipelin protocol suitable for use with multip **a** thome ixa to to kns, c Weu spalwdt iv ait in an to end message check sum s and source-responsible retryled to a pro occurring faults. We also saw that such a protocol could be realized w decentralized control. With some simple optimization to the basic perform ance can be achieved even when faults exist in the network protocol was easily adapted to accommodate several pragmatic op relative perform ance we can extract from our implementation tech

4.15 Areas to Explore

Th is chapter has dem onstrated the existence and details of a protocoperform ance and dynam ic fault-tolerance with low overhead. There further exploration relative to optim izingsuch a protocol. Additiona suggested in this chapter which could be further quantified.

1. In Section 4.7.3, we noted that there are several options for when and data. There is much room for understanding the bets p saturbate gy for renetworks.

- 2. The routingscheme describoblivium, th ish ahap timrfosm ation about do stream network traffic is used when selecting among available pat selected could be improved if routers had some information about succeeding in ommutingiation through a particular back ward port. Fin simple and cheap way to get timely congestion information back remains an interesting problem. Further, utilizing that information ation ation ation ation at the stroythe fault-toler and properties of the protocol or adversely a routing decisions can be made also remains a difficult problem.
- 3. In Chapter 3 w e presented aggregate data for the perform ance oft m ultipath networks. It would be worth while to quantify the relat each of the keyfeatures. Particularly, it would be desirable to quan
 - (a) The benefit gained by using dilated routers in a network rather t sized non-dilated routers in an extra-stage network with comp
 - (b) The benefit offered by fast path collapsing for various networks
 - (c) The benefit offered bym askingfaults as opposed to leavingthem
 - (d) The impactof various pipeliningstrate gies on network perfor
 - (e) How well this heuristic routingstrategystacks up against a ce does have global know ledge of all connection attempts in the
- 4. The strate gyp resented here is based entirelyon circuits witching. to -end benefits and tim elyretries for low -latencyd ata transmission nature of the protocol. How ever, when the network becomes lar of pipeline stages required to get from source to destination, com typical data -stream, it will become less efficient. In such scenario longer to hold the connection for the replythan to actually transm that in such a situation packet switc **b** imgeve tom lodre to if fizeieth elynby reallow ing the router resources to be used by other connections w pipeline to flush and refill in the reverse direction. It would thus be switchingscheme which offers comparable fault to lerance and benefits as this protocol while allow ingmore efficient use of rout

5. Testing and Reconfiguration¹

In this chapter we consider how to deal with failures in the netwo we noted that the network and routingprotocolallow us to continu anyknow ledge about why connections fail. How ever, we also noted benefit associated with maskingthe effects of faults. Further, it is use the network. In this chapter, we develop reliable mechanisms for ic and discuss their utility.

5.1 Dealing with Faults

The prim aryquestion to address is: "What do we do about faults in the previous chapter, we could do nothing. As longas the network corall communicating processors via some path, correct operation wild o nothing, there are a number of important things which we do not

- 1. How manyfaults have occurred in the network.
- 2. If the complete connectivity requirem enthas been violated
- 3. How close the accum ulated faults nonencetitivity inceloputing mane yncts
- 4. Which components are faultyso that they can be repaired

We established in Section 449.11 to the an mfaaislk sind go es have a perform ance be in troduced in Section 2.1.1 som e compnution egsmt oo do eel sismo laytead lor wom the network. In such cases it is important to determ ine when isolatio guarantee that once isolation has occurred the isolated processor (s uncontrolled way.

Even though we can operate oblivious of the detailed the dt ture of fault have reason to be concerned about where faults have occurred and l on system perform ance. We want the ability to:

1. Id en tify faulty com ponent and interconnect

2. Reconfigure the network to mask known faults

Id entifying faulty components and interconnect is useful in several necessary for the system to reconfigure itselfto avoid **dbs** sfanylty compo determ ine which units need physical replacement when the system Having an estimate of the faults in the network is also necessary to iden

¹Portions of this discussion were first presented as [De H92]

how likely isolation will occur when new faults arise. We have alread allows improved perform ance in the presence of faults. Reconfigurat for facilitating on -line repair.

In order for this identification and reconfiguration to work reliab large-scale multiprocessor, it must function:

- 1. With out hum an intervention
- 2. With out tak in gth e entire m ach in e out ofservice

In norm al operation, we expect the system compressionly drawn the ultiprosome time after it occurs and reconfigure around it. We expect this to continuously while the system rutingsr. dFore is soges swc is lice in more and a whave frequen occurre angce MATATF of 6 m in utes as in Section 2.5), it is in efficient and ofter to bring the entire machine out of norm al operation in order to per reconfiguration. Further, with networks of this size and potential faul manage the reconfiguration reliably, much less economically.

Fin ally, w e expectour fault identification and reconfiguration to be are not robust against faults, they m ay w ell be useless when actually liability to system integrity.

5.2 Scan-Based Testing and Reconfiguration

As in troduced in Section 2.2, thealEEEEsstap do at a tryscan architecture [Com 90] is emerging as an industry standard for component and boar overhead, the standard allows functional testing of components and s Additionally, the standard allows component specific registers whi component configuration.

How ever, the IEEE standard TAP architecture has draw backs which m in large -scale, fault-tolerant system s. The singular and serial nature critical, single point of failure in the test system. Architects are force serial scan chains or to use m anyshort scan chains. The form er allo affect a large num ber of com ponents while the latter requires signific m anyscan paths. Furtherm ore, the standard TAP architecture integra sm all portions of the system into diagnostic m ode while leaving the norm al operation. As noted in the previous section, it is in efficient t from norm al operation for fault diagnosis.

5.3 Robust and Fine-Grained Scan Techniques

In this section, we present three sim ple additions to standard sca techniques to be utilized effectively in a fault-tolerand tsuecte ich g.rTeh:e basic

1. Multi-TAPscan archeitecchtup zoemment is gilvteip lær auzesctess ports allow ing the componaecnetetos be el from anyofse veralscan paths.



Figure 5.1: Mesh of Gridded Scan Paths

- 2. Port-by-port select *port*no-nea c lo m ponent can be independently dis Section 4.9.1).
- 3. Partial-external specetor a-ne ab cens can ned in boundary-test mode indeperation of other ports on the same component.

With these additions, a scan-based diagnostic and reconfiguration sch robust, m inim allyintrusive fault localization and repair.

5.3.1 Multi-TAP

Supportinity purlea at eactess ports on apsoint expension simple extension of tredundant resource and intercloip nie at each site say. Witpshoam eun this scan capabilitie as concerns be edded throught in price at each site say. Witpshoam eun this scan to be tested and reconfigured even when there are faults alongsome of multiple TAPs on apsoint et each to be arranged so that a mini components are severed from the tip henstee as the spy at ten fabilities. The or instance can arrange the scan paths in a system with dual-TAP components su are on the same pair of scan paths. This guarantees that two faulty sc one components in be some sources.

When addingred uancdcaensts stoopano on cemit, there are several issues which addressed to assure us that we can realize the potential benefits of h address the issue of resource contention between the scan paths. cannot both perform a boundaryscan through the same componen alw ays have the ability poon commute of same maths from a non-faulty path. Thi must be able to minimize or eliminate any potential for interference can achieve these goals using two simple techniques:

- 1. Resource conflictresolution in favor of the mostrecentrequester
- 2. Sparse encodingofscan instructions

Conflict Resolution

Presum ably, access to the scan paths is being coordinated at some verything is working properly, there should never be a resource co How ever, we are concerned with assuring that reasonable behavior the system are not behaving properly. We give each TAP its own instruc register. These registers behave exactly as in a standard TAP [Com 90]. Differ arise when multiple TAPs eastseth eps aom escan registers. This would och the different TAPs attempted to load instructions that referenced thes simple conflict resolution scheme is to give the TAP loading an instruc the path. When the new instruction is loaded, the instruction in anyce by ass instruction. Since each TAP has its own by pass register, there w to the by pass register. Assum ingwe can sufficientlym inimize the chan can successfully load a non-by pass instruction into its instruction re fault-tolerance criterion. The scheme allows a non-faulty scan path resources aw ay from a faulty scan path. Figure 5.2 shows a possible are with two test-access ports.

Sparse Scan Instruction Encoding

The IEEE TAP protocol for load in ginstructions is sufficiently involved as can path from successfully load in gan instruction in most cases. How guarantee that faulty be havior will not interfere provide the faults, such as stuck - at fauck to or mto the the set fault in the data path from be able to load an instruction. As tuck - at fault in the data lines to cause instructions with all zeros or ones to be load e not the onlykind of fault our system must contend with. Sparse instructions we ay to make the likelihood that a faulty path can load a valid instruction.

The basic idea in sparse encodingis to make the number of legalen to the number of possible encodings. The non-legal instruction enco instructions so that they cannot interfere with the normal operati correcting and detecting codes in common use for data storage and are common examples of sparse encodings. In this application, we errors and preventing them from corrupting non-faulty operation, no


Each scan path has its own instruction register, by pass register, a Each of these is identical to the their counterparts in a single-T The prim arydifference in the scan architecture as a result of the the instruction decode and conflict resolution unit which repl decode unit in a single-TAPcom ponent.

Figure 5.2: Scan Architecture fop Donæln-TAP Com

exam ple, we used a sim ple instruction $encode-bnigschheechs seuvenholden h company set is a nm-bit data word, the space of possib (#<math>e^{m}$) nws him euroctais the species of legal instruction $c^n o$ ld we set as s2s um e that the clock and mode bits behave in e manner to load in an instruction, but that the data lines hold rando code word getting loaded are:

$$P_{random_load} = \frac{n u m b e r o f l e ga}{n u m b e r o f p o s s} \frac{1}{i} \frac{c 2^{n} d}{2^{n} + e^{n} c} \frac{e s}{o d e s}$$

Of course, when choosing a check sum, one should make sure that t words are not legal, check sum med instruction encodings.

Mc Hu gh and Whetsel propose addingpari [MT90] inosidue on this fyncom coding rupted instruction words. Sparse encodingis a more general encodin protection against data corruption.

Costs

Review ingthe dual-TAP exam pleshow n in Figuioen 5a21, wo cesstes easher tibaet eadd with a multi-fTAoPncommt are:

- Four additionali/o pinsper additional TAP
- On e additional instruction and bypass register per additional TAP
- On e addition MUX opuet p audt dition al TAP
- On e conflict resolution unit
- Addition a Muixaeps ufor reach shared register path

For most modern components, the limited 2r7el3 noauth ceritist ind no spins (See Searea. As such, the additional i/opins will generally be the first order c TAP controller. Note that the size of the conflict resolution unit is prop the number of potentially shared resources and the number of TAPs.

Compatibility

As noted above, in the fault-free case, if both scan paths through a co access the spacence end me gisteti, TAPecrop manent will be have identically to ast single -TAP com pohte-fTAP domp monents placteica made durden on the software assure that the scan paths through a given com ponent never attempt In the faulty case, as long as there is a non-faulty path through a com p can be used as a standard TAP as long as the faulty path does not man instruction. Astandard single -TAP com ponent maybe luts eTAP in a system com ponents, but the single -TAP com ponent is susceptible to any faul controllines.

5.3.2 Port-by-Port Selection

Section 4.9.bidnuted the idea of port deselection for fault-masking. disablinga port in this manner implythat the component will ignor in which the port is disabled. This means the component will not the disabled port, and the component will alw ays choose to avoid the service. From the scan path, port selection/deselectipn is snitm plyacc configuration register.

5.3.3 Partial-External Scan

On ce we have a way to selectively remove some ports on a component it makes sense to be able to perform pone and to sentian go ntebaye phorobnasis. The capability gives us finer granularity control over the scan paths allow on subsets of the system while the rest of the system remains in oper

To support partial-external scan, the comit poon machint stere destiboons anighted at selecting the appropriate subset of the noitino avaluate os uin dthey-scan pa boundary-scan pade le sws allybte hypass the portions of the norm albound not being scanned during a particular partial-scan operation.

5.4 Fault Identification

While descuttition Section 4.7.3, we nontende this action solution for the property of the section of the secti

The fault identificatio MRP pimo that so dy bay will give us an indication of wh have occurred and mayprovide enough clues to narrow the search sp How ever the vertice of the transfer of transfe

In the most naive case, we could move the entire system into test r boundary and inteinments to a the fatch e intercomminy so the very compone In this manner, all structural faults in the interconnection can be component faults matching 201.1) reman blee ld (Setetino in ed. Real faulty wires components can be differentiated from transient faults and congeste false fault the ories.

How ever, if the system is large, the impacto frem oving the entire syste for testing can be significant. The larger the system, the higher the rate of and the larger the amount of hard ware that must be removed from sufficiently large systems, it is often neither economical nor practical from service.

With the additional support fl.3e, we ceric baend mina Skeee the entesting signific antly

in trusive. The addition of port-by-portselection and partial-externals constant of scantesting. At a given time, we can isolate a minimal subset of th faulty and perform functional and scantesting. By disabling the ports of to a physical set of wires and performings cantests on just those por can quickly determine the integrity of the interconnectinquestion. Sin on components connected to a given component, we can isolate the from the network to perform functional testing on that single compote the system may continue normal operation while testing occurs.

This scheme provides a capability for fault-identification and local intrusive. The information gained from this scan testing provides det nature and extent of suspected faults. With this information, the sys position to diagnose the extent of faults, perform reconfiguration to a risk s associated with continued operation.

5.5 Reconfiguration

5.5.1 Fault Masking

When faulty components or interconnections are identified, the fau figuring the system to avoid the faulty component. Again, the scan-based interface to this reconfiguration. Th**pab** elinity stous digeab fapoot mintroduce Sections 4.9.1 and 5.3.2, provides one effective means of fault avoid ance. If leaving every port on every component connected to the faulty compo remove the unit from the functional portion of the system so that it co operation. Similarly, if faults occur in the wire so, dniese tisoen created to the disabling the port on all affected components will effective ly excise the system.

This mechanism of disablingindividual ports works effectively for r the same reasons it was necessary for fine-grained diagnosis. Our mul to function correctly as long as there is at least one enabled, non-faul nodes in the network which need to communicate. The semantics o component will ignore the port throughout the time in which the po

5.5.2 Propagating Reconfiguration

We should note that reconfiguration, both when excising faults and for testing, is best perform ed accounting for the network structure. we end up removing all of the back ward ports in the same logical d router be cdeand-ends for a nyconnections which are routed through it dest direction which has no enabled back ward ports. We may wish to e connections from the network, as well. That is, we use the same bas in Figure 3.28 to determ cimefavuli tixer bouters should be excised along with th to maintain good connectivity in the network. If we do not reconfigur im pact falls entirely on perform ance. As long as paths of did sexist betw the routing protocol will continue to find the paths through the netw reconfiguration, it is possible for a router to select a back ward porty cannotroute the data stream any further tow ards its destination. Pro this manner, prevents a router from ever routing a data stream into su also worth while to note that the impact of not reconfiguring in this m path reclamation (Secution 14922) is Figure 5.3 shows an example where it sense to propagate the reconfiguration and mask additional routing of

We can also note that it is notalways possible to propagate back and in the conservative manner suggested abio weaw nithdoeust from latthine gnaedted or When the reconfiguration algorithm show chuicne Higunr Se 3:28 is wna 3.5.5, it was noted that this reconfiguration was intended for the harvest cas configure some nodes out of the network. In the interest of provid in remaining nodes, the algorithm mayend up isolating some nodes fo network. If we do not wish to isolate nodes from the network, we mud does not leave some nodes disconnected from the interest walrk before routers suggested by the reconfiguration propagation. Figure 5.4 show s still exist be two edepno and the network and the alge 8:00 miles how n in suggestmasking components in a manner which isolates nodes from

5.5.3 Internal Router Sparing

If a routing component provides sparing within itself, the scan m reconfigure the unit to sw ap spares within the router. For some i/ol crossbar routers, there maybe plentyof additional room for functio size is dictated by the pin-lim ited i/o. In these cases, it maymake se structures on the component. Faults inside some part of the routing c by reconfiguring the component to use an alternate portion of the rou

5.6 On-Line Repair

The combination of accurate ufapul etdlowciatilliizaty tte comber form reconfiguration, allows us to realize systems where the fault-repair loop can mechanical intervention, at least up to the fault level provided by th grams monitoring the system integrity are empowered to test theorie the system to best mask the effects of failures. Further, with a know le ments necessary for complete system operation along with an accu the machine, programs can assess over all system integrity.

When outside intervention is necessary to repair the system, thes disablingand port-based scan allow for in -operation prompelats ment. If into a physically replaceable subsystem are disabled, it is possible to with out any further interruption of system operation. Of course, the ele of the system mustals obe suitables. ffamld we men Nola eStempecnotm puter system [And 85], Stratus fault-toler ant computer systems [Web 90], Thinking Maci Once replaced, scan testing canochenteer thio in eathde functerion nal integrity of



Shown above is a configuration of a multipath network where it may malout additional routers (The network without B22).0Whit fliguration is shown the loss of the two routers in the second stage of the network, router 3 routers has no outputs in one logical direction. As a result, all connec connect to destinations 8 through 16 which getrouted through this route



Show n above is the sam e network with first stage router 3also configured Bypropagating the reconfiguration, it is possible to avoid the dead-end c appeared in the previous configuration.

Figure 5.3: Propagating Reconfiguration Example



Show n above is another reconfiguration of the network first show n in network has similar dead -end path problem to the one show n in Figu cannot reconfigure this network to avoid the dead -end paths w ithout i the network.



Shown above is the result of propagating reconfiguration to avoid having As suggested, this propagation results in the isolation of node 6 from the

Figure 5.4: Propagating Reconfiguration Example

replace pl ocnoem t. When a the emrept is properly installed and identified as disabled ports into the replaced subsystem can be re-enabled allow full service.

5.7 High-Level Fault and Repair Management

For several reasons, it is desirable to coordinate testingand reco Particularly, som e central coordination is required for:

- Network IntegrityAssessment
- Reconfiguration Planning
- Coordinatingscan paths
- Collectingfault data from multiple sources

With integrityassessment, we want to determ ine how safe it is to c we want to know the likelihood that we will sustain a fault in the ne machine in operational or require serious reconfiguration. In a yield b we simply want to know the likelihood we will retain complete con a harvest fault-tolerance environment, we may want to know the like in a period of time. If we combine the knowledge of the network to know n faults, and a model of fault-occurrences, we can make these

In tegrityassessments can be used for several purposes. In the simp allows hum an operators to assess the danger level associated with case, it could be used to schedule down-time for physical repair. Th feed back into the run-time system and tune operatio **h** aodordingly. F of complete network failure increases, a system maywant to check frequently to minimize the impact of the failure. In a harvest situation certain danger level at which it begins to evacuate the computation are node. If a node can be evacuated before it becomes isolated, the cost node situation can be avoided. If a danger level can be chosen such evacuated before isolation, we maybe able to get aw ayw ith simpler isolation. Simpler strategies generally require less hard ware support operation.

Actual reconfiguration based on the results of integrity assessmen level coordination. As noted, a central notion of faults is necessary to reconfiguration as described in Section 5.5.

As noted in Sectionti5 TEAP, such an paths will require central control to a resource conflicts. High-level central control is necessary to utilize th reconfiguration. For large-system s, we would like to avoid a single-poi having a single **pon** this ybels for all scan paths. The fact the activation are due to a single ponent in the network, allow sus to distribute the to lerate the failure of scan controllers in the same way we to lerate the

we allow the scan path controls to be distributed, their action will r well.

When deciding w hat faults are worth pursuing, it can be useful to m ultipoldes. For instance, when pursuing theories about a faulty netw connect, it m aybe insightful to integrate fault data from several nodes w or interconnect in question.

From a fault to lerance perspective, we want to distribute the high-The easiest wayto manage this is to choose some subset of the proce perhaps all of the m, and assign the sld im gd eght-heevet a sets of incognant dore con figuration. The control of scan paths could be distributed even lyam on on the application, we could either dedicate a set of nodes to perfor sim plymake this part of the work performed by every processor in the to interconnect the se coord in ators as well as connecting the m to the

The coordinating nodes will want to maintain a replicated, distributed festations, system integrity, and current system configuration. Replication of the coordinating nodes may fail or be isolated from the network. The depend on the fault-tolerance requirements for each particular systemidentified, this in formation needs to be shared among the coordination.

5.8 Summary

In this chapter, we exam ined the integration oftest and reconfigur to lerantnetw orks. We began by review ingthe motivation for faultlocal addition of multippole flAps ort deselection, and partial-external scan to testing approaches, we developed robust mechanisms to support f reconfiguration. We describe how these mechanisms allow scan-bas to proceed in a minimally intrusive manner, allow ingthe portion o or reconfigured to continue norm al operation. We also sum marize facilitates detailed fault identification, system reconfiguration, integrepair. Finally, we sketched how the control and data management a can be integrated with the multiprocessing system, itself.

5.9 Areas To Explore

In Section 5.3.1, wo de uin ertihliet yafter a ch opomment to exilstipolie sincu n paths. The multipath scan aboili type give us misty thoew ire the scan paths in a waywh the effects of any faults. That is, for a given number of scan paths, we ca of components to scan paths which is oleate sh that effet we eash. Obforto prosnee, nt the scan paths are useful to us only be cause they allows us test and underlying network. The red undancy structure of the cneed two notrks hou when selecting an assign ment of components to scan paths. For ins be wise to assign all the components in a single stage of the netwo Consequently, we also want to optimize the assign ment of component w hich m inim izes the effects w hich scan-path faults m ayhave on netw w e assum e a com ponæcnctews shibche ivian soctan paths is faulty, w e w ant to r effects of scan-path in troduced faults on netw ork connectivity. Consi of our scan paths, w e kimin gyp hhyaitceax plloocality w hen w irings can paths Bykeepings can path connections physically local, w e keep the cost down and keep the reliab in interpotentiable in Weneen looking for good assign of com ponents to scan paths, w e w ould also like to dix pyloit a large Determ in ingreliable and practical assign m ents of scan paths on top red und ancycharacteristics rem ains an interesting problem to study In the previous chapters we focussed on the architectural and organ robust, low -latencycom munications. In this chapter and the next w physical aspects of high -perform ance network design. In Chapter 4w h protocol at the data link and network levels (Se MARFicgund d4. e), xivs e pointe on top of any number of physical transport layers. Here, we address practical and ecohlomg idcist spignipape costs such routing protocols with m transit latency.

6.1 Signalling Problem

Our prim ary go al in selecting a sign alling disciplinge of seconts an smit of with minimum latencywhile affordinghigh \mathcal{W}_t aannddwtoidstchm The extreamts it lat the component in put/o own top ludted preemder of, n the design of our sign alling di well as the basic technologies available for implementation. Since w computer networks with inter-router delays which grow as the syst with sign alling over potenotial dy toling in tease consequence, our interc medium will behave like a transmission line, and our sign alling pro line design problem.

6.2 Transmission Line Review

In this section, we review the salient features of tWaD843 fm rission lines a thorough treatment of transmission lines.

For mostphysical interconnection media in use in digital systems ation and phase distortion can be ignored. If we further ignore the ba there are two primarycharacteristics which descimpted ance transmission an plropagation velocity.

The propagation *v*, we have a toy terizes the speed at which electrical was interconnect. When the voltage across a transmission line changes a propagates down the transmistic participa gattibe real or city is determined materials in the interconnect and is given by Equation 6.1.

$$v = \frac{1}{\sqrt{\mu\epsilon}} \tag{6.1}$$

For most m $\mu \approx \mu_0$ i wilk e_{μ_0} is the permittivity coef. fCoenseprintional printed-circulo o ards (PCBs) here we have a separate the distinct of the distribution of the second s

$$c = \frac{1}{\sqrt{\mu_0 \epsilon_0}}$$

wheches the speed of light in a vacuum. Standard PCBs, thoust, that e a propathe speed of light.

The characteristic transm ission line impedance arises from the constance between the signal conductor and its associated ground of the interconnect is fairly constant, the distributed inductance and as well. The distributed inductance and capacitance give rise to a chim ped \mathbb{Z}_0 a Web, ile transient voltage waves are propagating down the segrentiation of the transient voltage to tr \mathbb{Z}_0 is infunction of the transient voltage to trong to the transient for the transient of transient o

As long as the interconnect presents a uniform characteristic im w ave propagates along the interRecoal nie tetractove hoeccity how ever, is not in filong, so we must consider what happens to the signal when it reach line. To understand what happens, let us consider the more general pour propagating wave encounters an impedance discontinuity. When encounters an impedance discontinuity, the discontinuity gives rise of discontinuity, part of the voltage wave may propagate through the di mayre flect back to the source. In general when we have $\frac{1}{4}$ in incident vo from a region of interconne Z_0 towaithe give pewdiath $\frac{1}{2}$ and $\frac{1}{4}$.

$$V_R = \left(\frac{Z_1 - Z_0}{Z_1 + Z_0}\right) V_I$$
(6.2)

$$V_T = V_R + V_I = \left(\frac{2Z_1}{Z_1 + Z_0}\right) V_I$$
(6.3)

We can see from these equations that, if we wantour signals to be tran points, we need to keep the characteristic impedance of the interco

If transmit a sign al from a driver at one end cofpaper site to nadr, et heiver sign alling is point to point to point sign alling can be contrasted to be sign alling where there caerieves resven add sreveral potential drivers. The po sign alling case is us nimbers between a definition of the sign and back ward port pair, we will focus the remainder of ou sign alling.

In a point-to-point signalling situation, we generally engineer the wacteristic impedance for its entire length. The endpoints of the tran our primary concern. Figures 6.1 through 6.6 show an incident voltage wreflection scenarios depending on the ratio of the term in ation resis impedance. If the end of the transmissio $(\mathbb{Z}_{tel}, i_{lin}) \gg i\mathbb{Z}_0$ of figure 6.0, uited (

the reflected volt M_{R} gets with sets and e as the incident waven dThe correct eiver at thus sees a Vo_I lfoalgeo Sv ing the arrival of the voltage wave. When the transis short-cirice.u ($Ze_eA_n \ll Z_0$), Figure 6.6), the reflected Vo_A , the set wave end

m agnitude as the incident w ave buteocpepivesriste eiss poliancityd. El met w ave. Wh



At timt \neq 0 there is a voltage tran sVi_ttao th feos mou Ortcoe end of the transmission line. Show n above is the voltage profile along a transmission line interc first transit.et.ion $< d \leq \frac{L}{n}$).

Figure 6.1i Inal Transmission Line Voltage Profile



Show n above is the voltage profile along a transmission line interconne w ave show n in Figure 6.1 encoun $\mathcal{X}_{e,F_ns > a > nZ_0}$ pethceifacruein (d of the transmission line. The voltage profile show n is characteristic of the lin transit time across thie. $\frac{iL_n}{d} \ll c_{e,F_n}^{2L}$) n n ect (

Figure 6.2: Transmission Line Voltage: Open Circuit Reflection

the term in ation resistance exactlym atches tile. ($(\mathbf{Z}_{t,\Theta,\mathbf{T}}, \mathbf{s}, \mathbf{M}_{0})$), ssion line in Figure 6.4), there is no reflected wave. If the term in ation resistance is sl the transmission line impedance, the reflection will tend between th and 6.5). It is important to note that the reflected voltage wave will ret the transmission line and encounter the same reflection scenario w defined by the impedance seen at the source end of the transmissio continue to propagate along the transmission line until the line react defined by the end pipo thess-teady state, the voltage level along the wire w voltage which the wire would possess if the transmission line were

For high-speed signalling, we want to engineer the term ination to a tions. That is, we want the destitute at ooth end procient two like ge as quickly as pe and remain there. Two common methods for a chiel viim getahries go al for p



Show n above is the voltage profile along a transmission line interconne wave show n in Figure 6.1 encounters an highZ_{fer} f_n i>mZp) ad ance term in ation the far end of the transmission line. The voltage profile show n is charac during the second transit time ai.e.r $\frac{L}{2} \leq s \leq t \leq \frac{1}{2}$) interconnect (

Figure 6.3: Transmission $\mathbb{Z}_{k,\mathfrak{P},m} \in \mathbb{W}_{0}$ Regertion



Show n above is the voltage profile along a transmission line interconne w ave show n in Figure 6.1 encounters a m atc $\mathcal{I}_{he} e_{nd} = i \mathcal{I}_{h0}$) **pae** d ance term in atic the far end of the transmission line. The voltage profile show n is charac after the first transit time a croies $d > h_{1}^{L}$, interconnect (

Figure 6.4: Transmission Line Voltage: Matched Termination

series termination an plarallel termination. Figure 6.7 shows a parallel term in ation arra and voltage profiles at both ends of the transmission line when the d parallel term in ation, we select the driver so that it can drive the trans age and select the term in ation resistance matched to the transmission $(Z_{term} = Z_0)$. Avoltage wave originates at the driver and takes one transmist to arrive at the receiver. Once the receiver sees the voltage wave, the l voltage until the next transition occurs. Figure 6.8 shows a series term is selected to drive the line voltage to one-half of the desired voltage to equal to the line i $Z_{0,rip} = dZ_0$) nached (the receiver is left $Z_{ipre} \gg cZ_0$) cuited (Here the one-half voltage wave arrives at the destination and reflects thus sees a full-sw ingtransition when the one-half voltage wave arri



Show n above is the voltage profile along a transmission line interconne w ave show n in Figure 6.1 encounters a lowZeertmitnZp) ad takee e term in ation (far end of the transmission line. The voltage profile show n is characted during the second transit time ai.e.r $\frac{L}{2} \leq s \leq h\frac{2L}{2}$) in terconnect (

Figure 6.5: Transmission $\mathbb{Z}_{k,\mathfrak{P},\mathfrak{m}} \in \mathcal{N}_{0}$ Regertion



Show n above is the voltage profile along a transmission line interconne w ave show n in Figure 6.1 encoun $\mathbb{Z}_{t,g_{r},f_{h}} \le \infty \le \mathbb{Z}_{h}$ otthe erfauriet n(d of the transmission line. The voltage profile show n is characteristic of the lin transit time across the. $\frac{1}{2} n \le \alpha \le \mathbb{Z}_{h}$ n nect (

Figure 6.6: Transmission Line Voltage: Short Circuit Reflection

tim e after the source drives the transm ission line. The reflected wave the transm ission line one transit tim e later or one round -trip transi original one -halfvoltage wave. When the reflected wave arrives at the s Z_{drive} and no further reflections result.

6.3 Issues in Transmission Line Signalling

Now that we have reviewed the keyfeatures associated with transm consider the issues associated with high-speed, point-to-point sign a line design. By using series or parallel term in ation, we can control the



Show n attop is a parallel-term in ated transm ission line. Below the transvoltage profiles seen by the source and destination ends of the transmit driver forc-est/ar@ansition at the source.

Figure 6.7: Parallel Term in ated Transm ission Line

transm ission line so that the destination settles to the desired volta

$$T_t = \frac{L}{v} \tag{6.4}$$

As shown in Equation 6.4, the transit time depends on the length of the and the rate of signal vp Froopma gradu can i, on 6.1 we know that the rate of prodepended on the properties of the materials. For most convention a $v \approx \frac{c}{2}$. High -perform ance substrates with slightly high erpropagations spand reliability currently limits their use to small, high -end designs.

Ak eyissue to guarantee in gth at the destination end of the transm is desired voltage level in a single transit time is proper term ination. In term ination cases, we require a term ination which is matched to the impedance. Process variation in the manufacture of printed -ciruit b plicates the ease with which we can achieve matched term ination



Show n attop is a series-term in ated transmission line. Below the trans voltage profiles seen by the source and destination ends of the transmisd river forc—s/ar@ansition.

Figure 6.8: Serial Term in ated Transmission Line

w ill only guarantee the impedance of the PEEBS% ight ghltdeuron us now is in a bo can be specified but alw ays at higher costs. Additionally, there is the term in ation is fabricated. Extentmates, issuto fasc of ermesistor packs can be us m in ation with m oderately high accuracy. How cover n, the promipnon theomet for a such as a routing component, can reRQEB if the isstizant sleate estimates in the added co space required for term in ation also translates into larger distances to longer transit latency and low er reliability. External, fixed resistors als to reverse the direction of signal transmission across our transmiss reverse an open connection in our network.

An other keyconcern when drivingtransm ission line interconnec drive the transm ission line. The power supplied by the driver is deter and resistance seen by the driver (Equation 6.5).

$$P_{drive} = \frac{(\Delta V_{line})^2}{R}$$
(6.5)

Aparallel term in a ted transm ission line will dissipate power as sho the transm issWon line to

$$P_{parallel_drive} = \frac{V^2}{Z_0} \tag{6.6}$$

As eries term in a ted transm ission line will dissipate power given by trip transit time follow ingany transition. Once the reflection returns dissipated in the steady-state condition.

$$P_{serial_drive} = \frac{V^2}{2Z_0} \tag{6.7}$$

Ad ditionally, power is required to charge the capacitance associated given by Equation 6.8 jw therefore quency at which the $Ad_{d}d_{v}$ is the evolution of $Ad_{v}d_{v}$ is the evolution of $Ad_{v}d_{v}$ is the evolution of $Ad_{v}d_{v}d_{v}$ is the evolution of $Ad_{v}d_{v}d_{v}$ is the evolution of $Ad_{v}d_{v}d_{v}d_{v}$ is the evolution of the evolution of the difference of the evolution of the difference of the evolution of the evoluti

$$P_{charge} = \frac{1}{2} C_{driver} (\Delta V_{driver})^2 f$$
(6.8)

6.4 Basic Signalling Strategy

To meet the needs of point-to-point signa a klip gw bith pogwizep, eved and a series-term in a ted, low-voltage sw ingsignallingscheme which us feedback to match term in ation and transmission line impedances. discussion, we choos instegrated circuit technology.

Low -voltage sw in g sign allin g is dictated by the need to drive the ress load with acceptable power dissipation. We see in Equation 6.5 that sw in g saves power quadratically. In the designs which follow, we spe between zero and one-volt. Lim it in g the voltage sw in gs to one-volt save over traditional five -voilet $sR_sgn_a \underline{a_d}r_{lot} = g250m$ W with five -volt sign alsw in gs and $P_{serial_drive} = 10m$ W with one-volt sw in gs).

To a chieve on e-volt sign allin g, ownee **p ts** widiehcao on n e-volt p o w er supply purpose of sign allin g. This free sp thnee inntos if widdmu and coodming to convert betw logic supply voltage alhind g boelts aigne ale vel. An ypow er consum ed generating supply is dissipated in the pow er supply, and not in the individual ICs

Series term in ation offers several advantages over parallel term in a nalling. We can integrate the term in ation impedance into the driver. In we needed to drive the transmission line woplpalger acids The transfer end to the driver between the supplyrails and the driven t compared to the transmiss Z_{100} im lime eim tp eddrive ctel, e transmission line close to the singpopuly (Segs F6.9). The acmosim plementation, this means that the transmission plementation and the transmission line close to the singpopuly (Segs F6.9). The acmosimentation of the transmission plementation of the transmission line close to the singpopulation of the transmission plementation of the transmission line close to the singpopulation of the transmission plementation of the transmission line transmission plementation of the transmission line close to the singpopulation of the transmission plementation of the transmission line transmission plementation of the transmission line close to the singpopulation of the transmission plementation of the transmission line transmissi line transmission line transmission line transmissio



Shown here is (CMMOS the assistion line driver. Shown a tright is the basic of Shown on the left is a simplified model of the driver making explicit the transistor, when enabled, can be modeled as a resistor of some resistant transistor's W/L ratio and process parameters.

Figure 60MOS Transmission Line Driver

of the transistors implementing the finWa/L drative rtom musatkhea whea the sige tance small. As a consequence, the final driver is large and, therefore, has consequence, the final driver is large and, therefore, has considered and the second difference of the second difference of the drive signal uplarge enough to drive the final driver. It also P_{marge} and that the (Equation 6.8), will be large. In contrast, the series term in a ted driver can driver can be driver and the series term in a ted driver allow some a We for the series term in a ted driver allow some a We for the series term the term to series term the term the term to series term the term to series term the term term term term terms the term term terms the term terms the term terms term terms the term terms term terms terms

The series term in a ted configuration gives us the opportunity to use chip, series term in ation to m atch the transm ission line im pedance. line im pedance and the conductance of the drive transistors to vary m on itoring the stable line voltage during the rouinid lturip nts at its it at itme b the source end of the transm ission line and the arrival of the reflectio whether the driver term in ation is high, low, or matched to the transp a properlyterm in a ted series transm ission line, we expect the volta ground and thien seing payd uring the first round-trip trants lesim e clithe volta above the halfw appoint, the drive impedance is too low. If the voltage s w aypoint, the driver im pedance is too high. Bym onitoring the voltage the drive im pedance appropriately, the integrated circuit can com p both the silicon processing and PCBm anufacture to m atch the term i im pedanc CMOMa for sitcuit designers are fam iliar with the practice of des com pensate for the wide variations associated with silicon process technique takes the strategy one step further to compensate for var externalenvironm ent.



Functionally, we want an adjustable resistance for the path to both the h rails. To drive the output to a particon harrescignthad lang gracih, with ete rail to the output pad via the tuned im pedance.

Figure 6.10: Functional View of Controlled Output Impedance Dr

6.5 Driver

To allow adjustable driver im pedance, the output driver is designed line on the a chip's output paudp polythheroinggha halionogns trollable im pedan Logically, this configuration is shown in Figure 6.10. Selvenrg thoep tions ex variable output im pedance. Knight and Krymm suggest controlling t controlling the gate voltage on the fin[KiK188]t (Segee Finguprue todir) i Wormsn son suggests using exponentially sized paskigna to get ware du thue output pad [Bra90]. The impedance is controlled by only allow ing the appropriaturn on to achieve the desired impedance. Gabara and Knauer sugges equivalent using a set of exponentially size elater h nosfishter production pull-down networks to allow digital control of the output impedance

De Hon, Knight, and Sim on consider a variant that places the imped and the gating transistor in series between the [DIggs93]I(Seuep plyand theFigure 6.13). This configuration achieves low erlatency by moving the imout of the critical signal path through the output pad. Unlike the oth impedance schemes, the impedance setting is controlled separately static during operation. The generation of the pull-down and pull-up must be performed in the signal path to the final stage of the pad driv impedance control devices do not change with each data cycle, less the final stage $R_{L/E, i_0}$ yers,

In all of the se driver schemes, when p thy eish igk sign a like in egshold drop



Show n above is a voltage -controlle CMOSOChritive flfer d mim[KpKa88]. aBny ce vary in Vg_{ontrol} below the logic supply voltage, one varies the gate voltage appl fin ald river when it is enabled. Modulating the gate voltage in this manne conductance of the fin ald river and hence the impedance seen by the tr

Figure 6.12MOS Driver with Voltage Controlled Output Impedance

m ore below the highN-Hoegvic sus pc pa hy, be used to form the pull-up netwo the pull-down network. That is, when the internal logic can drive th fin ald river more than a threshold aboveuth peldy, its breecdoetning ethess us genynallings to us ethe vice pull-up to allow the output to swing all the way up to t NMOS devices have size, speed, and power advantages. Sihoeuthe mobil two and a half times the mobil ethic yeo which heas gave n transconductance, and impedance, can be roughly two and a half time e-desvnicael we it the the macorr same transconductance. The smaller devices present less capacitan internal logic and hence operate faster while dissipatingless powe driver layout be comes smaller and simpler since Nadee finicael sd. river is b Output drivers that PF-de by worke by Nadet head to compare the the NMOS devices to protect again st latch-up.

Figure 6.14 shows a sized version of the output driver shown in Figure 6.14 shows a sized version of the output driver shown in Figure for the second secon



Shown above is a digitally controlled variable resistance driver from actually PMMSSeds evices in both resistance networks since it focuses on o a different voltage region). The gluiging a dawa elance gluin mpedance determ in e which transistors are enabled when ever the driver drives respectively. The transconductances of the enabled parallel transistors the transconductance blent gyra elna th dethiegnoau tput pad.

Figure 6.12MOS Driver with Digitally Controlled Output Impedance

approxim ately 10 m W + 2m W/100MHz of power.

6.6 Receiver

The receiver must convert then lpower svioght a betos w funlg is winglogic sign al fo in side the component. In the interest of highe sepiveerdws kwitche khiansghwigh wa gain for small sign al deviations around the limin igdp-poliienst. [1632] Swe een the si and [KK88] iondt n ce suitable de iffeinvenstial for ghose hows on ecsetic where The right most inverter pair (II and I2) in Figure 6el 5 foi vent so ia adsieffie the ntrilip lw hen the input voltage seen by the ded is phat fifthed keouw prodyth lgensd I2 are identical inverters. The ienapcuht sare taken through resistors to whoat nodo uld norm connections of the inverters. The resistor between the pad and I2 is t resistor which mcMoostien vpi suttop mads. The resistor between the pad and I2 is t structure are shorted to gether so that II serves as a bias generator place of operation. If the input pad voltage connected ling flow lear geales we ket half the two devices would be in identical voltage seen by I2 varies aw ay from



Shown above is a digital controlled -im pedance driver after [DKS93]. The onpu_impedance an pld_impedance enable the parallel im pedance control transis Driver transistors are placed in series between the impedance control putpad. The desired sign on himegovoel datgee tike epad by enabling the appropriate drive transistor. The digital impedance controls remain static during not static du

Figure 6.12MOS Driver with Separate Impedance and Logic Controls

Il and I2rapidlybecom e unbalanced leadingto a high-gain output from is slightlyabove the halfvoltage level, the switchingthreshold of I2beco supplied by II. The bias on the gates of I2devices appears like a low in drives a high output. Sim ilarly, if the pad input to I2 is slightlybelow th switchingthreshold of I2becom es low er than the I1bias causing the I In response, I2drives a low output. Finally, I3 serves to restore the recor to a full rail-to-rail voltage swing for driving internal logic. In order for should be sized so that its midpoint voltage tracks the midpoint volt variation.

Figure 6.16 shows a verse o en ive frthe drwn 61.15 Wrighningeh was im plem en ted in CMOS26, Hew lett Pack quired ffes cOtal ve gate -length processn [pDKS93] at Ehneciy through this receiver is approxim at $l \neq_i l$, nfor **Th** est peta de i/ve rlathed holds drive driver described in the previous section is 3 ns.



All transistors are 0.8 um long.

Shownhere icsMoossdizzevelr circuit from [DKS93]. All widths are shown in micro This driver was de Moisgoo, eHel wool hett Pack pate offescol. 8 ve gate - length process.

Figure 6.14: Controlled Impedance Driver Implementation

6.7 Bidirectional Operation

The drivers and receiver show n in the previous secdimopnise example con bidirection alsign alling, as nee doeodn four the dersocur tibes does form the apter 4. As ing pad would contain both a driver and a receiver. At any point in time of line would be configured to drive the line and the other to receive. both its pull-down and pull-up enables turned off. In this mode, boy in put the iver look like high im epcet does not ection we expect on the destina transmission line. The drivingend of the transmission line drives eit enable connecting up spignt tool the gransmission line through the adjust network. When it is necessary to turn the connection around to rev network, the i/o pads can sw aproles as driver and receiver.



Show n above is a r&KK&88 year we fret & Irasn #2 are identica MdPelvices (WP2, WN1 = WN2). It bias I as into its high-gain region. When the voltage on the input pad is slightly high er or low lienrg two al matgle eren I at free ingenerations the volta's gestand ard izes the 2 dourtop suction fside the component. It should be sized to have the same volta lagen I at id point as

Figure 6.15MOS Low -voltage Differential Receiver Circuitry

6.8 Automatic Impedance Control

The drivers described in Section 6.5 all allow ed the output im peda section we turn our attention to the task of autom aticallym atchingt attached transmission line im pedance. In any suitable scheme, we whether the term ination im pedance is high or low and a mechan in form ation back to up datteint ge. Stiam the glow nitchet sheee **de** in we restaens de ribed in this chapter, we can obtain the inform ation necessary and close a discrete-time sam ple register and allow timing gan elss sature phile van lup esd and through the test-access port (TAP) (Section 2.2 and Chapter 5).

6.8.1 Circuitry

Figure 6.17show sthe scan architecture for a bit doinet ot **ib** e at a sigh and p, ad boundary-scaner access peards, has an impedance control register and a sa impedance register holds the digital impedance setting for the pullin impedance controls schemes such as the ones show n in Figures register can bue nwd reint teenan control through the TAP to configure the pullnetwork impedances. The sample register is shtoown no icnc Figus roen 6118. eWher logic value to be driven out of the pad, an enable pulse is fed into the ripples through the inverter chain enabling each nspaunt paleuree gives ber to st inverter delays apart. The digital input value to the same pelevere. gister co



All transistors are 0.8 um long.

Shown here is the differen [tD]KS98]e Aleliwerdfitte mare shown in microns. This driver was demois206, Hel wo let the ck predifesc 0.8 ve gate -length process. Grounded -Pinverters are use de ine it where daifferent hiand rc CM moss plementary inverters as in Figure 6.15. Experimental evaluation suggests that the geo transistors used for the diffeore hold ite reacregeive imsorder to provide good stability to process in gvariation.

Figure 6. Komos Low -voltage, Differential Receiver Implementation

Th is receiver m aybe the sam e one used for receiving signpaust when the The keyrequirement is **theivebrege imperatures** one logic value when the pa above the sign **p** bligngsid -point voltage and the opposite logic value whe below. Follow ing a transition of the output logic value, the sam ple reg of closelyspaced time sam ples of the digital value seen by the receiver read underscan control through the TAP to provide a digital, discrete -t the output pad. Figure 6.19 shows the combined i/o pad circuitry from provides access to read the sam ple register and write the impedance of an alyzing the data recorded by the sam ple register and selecting th off-chip controller.

6.8.2 Impedance Selection Problem

The goalis to set the output im pedance to achieve matched series te line were ideal, the signals had no appreciable rise-time, and the rour line was definitely longer than our sample register, the impedance sel voltage at the pad of a matched transmission line would look like Fi high transition. If the series resistance was a little lower than optima



Figure 6.17: Bid irectional Pad Scan Architecture



Asim ple sam ple register is com posed of a sequence of latches each er delays apart. When a transition occurs on the output pad, a shortenal into the sam ple register. Each sam ple latch records the value seen byt w as lastenabled. After the enable pulse propagates through the sam ple register holds a discrete-time sam ple of the value seen by the receiver.

Figure 6.18: Sam ple Register

w ould settle a little above the m id -pnopium t coalutaige gath de traim the ire gister read all ones. Sim ilarly, if the series resistance is a little higher, the lin trip point and the sam ple register w ould read all zeros. To set the pull through various im ped æmac battsient give ges cAot n figure the output im ped ance force a transition of the output using the scan cap abilities. Follow in the value of the sam ple register, again using the scan TAP. When we find w here the sam ple register changes from reading all zeros to reading the appropriate pull-up im ped ance setting. The same basic operatio transitions to configure the pull-dow n im ped ance.



Abidirectionalpad will contain both driver and receiver circuitry. Show bidirectionalpad configuration integrating the dreicweriwdeer tailed in Figure 6 detailed in Figure 6.16.

Figure 6.19: Drive reachedivler Configuration for Bidirectional Pad



Show n above is the voltage at the source-end of an ideal, m atched serie m ission line follow inga low to high transition from the driver.

Figure 6.20: Id e al Souitcie ffrans

Un fortun a tely, there are m any non-ideale ffects whic hticams not be igned look more like the ones show n in Figure 6.21. Since there is a finite rise real signal, the driver will alw ays require some time to drive the trans m point. The sam ple register will not contain all ones or all zeros. Due to CMOS process, the time between subsequents amples in the sam ple reg a sam ple bit relative to the output transitpicom mnaty vacy wniple hypefmotmTheirs variation can easily cause the inter-sam ple time to vary by as much as it takes finite time for the signal to get from the input pad to the sam ple sam ple were taken when the output started changing, several sam plinput to the sam ple register reflects the voltage on the output pad. Pro this skew between the pad volte gee iven dy suit it on vaamy drohme component to component.

As a result, the sam ple values returned from an impedance scan Table 6.1. As the impedance decreases, the line does trip from low to where the low to high trip occurs becomes earlier as the source in commensurate with our expectations of a finite rise-time. Even tually, This is an indication of the number of sample times which elapse b sample register and the arrival of the fasten type at d Three restation with robeing to of bit times this requires will vary from component to component d setting the control impedance requires sterm in ation.

6.8.3 Impedance Selection Algorithm

A heuristic strate gywhich works well in practice for selecting a maat the derivative of the seagen Thabel op food) failen (1 center in on the center of the derivative region. That is, we look at whe cathes the test and possible taon ndot a deterts hien deltas between impedance pairs. The search focuses on finding the l the largest deltas between an adjacent pair of impedance values. For trip-point, the sam ple register would never trip and above, it would a

Impedance	
Setting	Sampled Data
0	000000000000000000000000000000000000000
1	000000000000000000000000000000000000000
2	000000000000000000000000000000000000000
3	000000000000000000000000000000000000000
4	000000000000000000000000000000000000000
5	000000000000000000000000000000000000000
6	000000000011111
7	000000011111111
8	0000001111111111
9	0000001111111111
а	0000011111111111
b	0000011111111111
с	0000011111111111
d	0000011111111111
e	0000011111111111
f	0000011111111111
10	0000011111111111
11	0000011111111111
12	0000011111111111
13	0000011111111111
14	0000011111111111
15	0000011111111111
16	0000011111111111
17	0000111111111111
18	0000111111111111
19	0000111111111111
1a	0000111111111111
1b	00001111111111111
1c	00001111111111111
1d	0000111111111111
1e	0000111111111111
1f	0000111111111111

Show n above is sam ple data for a 16-bits am ptlien get gepsotened. The impedances to the binary encoding of the enables for 5 exponentially sized impedant implies all the transistors are disabled, while lfin*ide*.ic ates that all the the low estim pedance setting).

Table 6.1: Representative Sam ple Register Data



Shown above are a series of more realistic depictions of the voltage w the source end of a series term in ated transmission line. At the top, w impedance situation. The middle diagram shows a case where the impedance is too large, and the bottom diagram s shows a case where is too small.

Figure 6.21: More Realistic Soiwmese Trans

the change occurs would clearlybe the point where the largest del impedance setting.

Naively, we could scan throu ghakoeonktiimg **pnd**yaant caed **p** airs. We could id the pair of impedance values between which the largest difference o impedance settings to configure the impedance network. However, s strategycan be misled. It is often the case that the difference between perhaps one or two bit positions. That makes it difficult to decide wh -*e.g.* consider the case in which there is a run of five impedance setting position, followed by five impedance settings all identical, then a diffi and no subsequent differences. Apair oriented algorithm would sele change is really in the middle of the five impedances which differ by o

In stead, we use an algorithmc cwe sh sicvhe llyosomk as laters imped ance interva

Set Impedance:

Figure 6.22: Im pedance Selection Alogoptithm (Outer L

attempt to zero in on the largest delta. To avoid missinglarge gaps which the recursive search divides the region into pieces and recurses on space with the largest gap. Further, since the valutenog filthe esohpapvo site im a second -order effect on the otpitning, vale interpredea thereo sugh searching for the and low -impedance settings until the 6s22 duettion is the other by a site in for converging on a pair of impedance values. Figure 6.23 describes the a in on an impedance value using the heuristic strategy just described.

6.8.4 Register Sizes

When adapting the impedance control strategy described here to a process, it is important to consider the amount of granularity availa and the time window covered by the sample register. The number of and hence the number of bits used by the impedance control register impedances to which the pad needs to match, the potential process mism atch which is considered negligible. The number of bits in the sthesize of the window required to iguoan risn tee that the that ta hand so were sort on a could deatwarion meixa et lywhen to sample the output, on lya single bit would be necessary. However, since processing and operating temp tim ingof the input and output circuitry, the number of bits in the sam such that the window spans all potential tim ingvariations.

6.8.5 Sample Results

The test componen {DKS93} wibs c d cim figured with a 16-bit sam ple regis sixbits of both pull-up and pull-down impedance control. Figure 6.24 at both end Ω orfaan 50m is sion line for an impedance selection determ

Find Impedance:

1 $lp \leftarrow h$ igh est im p edance value with no transition 2 $hp \leftarrow low est im p edance setting with same value$ in the sam p le register as the high est im p edance setting3 w h <math>i(lep - lp) > 2)4 $hmid \leftarrow hp - \left(\frac{hp - lp}{3}\right)$ 5 $lmid \leftarrow lp + \left(\frac{hp - lp}{3}\right)$ 6 iftransition d iffere humideabned two greenter than that be the mide and p 7 $hp \leftarrow hmid$ 8 else 9 $lp \leftarrow lmid$ 10 retu $\left(\frac{hp + lp}{H2}\right)$

This version of the algorithm divides the remaining distance into third overlappingtw o-third sregions. Alarger fraction could be used form ore greater selection accuracy, at the expense of slow er convergence.

Figure 6.23: Im pedance Selection oAbgp rithm (Inner L

the algorithm described above. At the process corner represented b six bits of impedance control were more than Ω sturffinisem istoiccheanly line. Figure 6.25 shows the matching achpicenveech foarntoch insustator meatic commpeda selection algorithm when fewer control bits are used. Of course, a dif curve would provide a different impedance resolution and range. Figu diagrams when the same pad is auto Ω tratics and his using the line d. to a 100

6.8.6 Sharing

On e option which maymake sense in manysituations is to share perhaps impedance control, between several pads. If a group of pads physical mage diam (ePCB), the external transmission lines they drive will h same characteristic impedance. If the pads are physically close on the process variation from pad to pad. In such cases, it makes sense to s impedance control with in the group of pads. In cases where we can about the external impetilian be ep, otswidoud dos share a single sam ple regis group of physically local pads. Such a shared sam ple register on lynee to select among the possible input sources.



Show n above is the voltage profile seen at both the driver and receiver e 50Ω transmission line. The impedance matchingshow n here was determusing the algorithm detailed in Figures 6.22 and 6.23.

Figure 6.24: Im pedance Matching: 6Control Bits

6.8.7 Temperature Variation

Temperature is an important environmental factor which affects t circuit. Temperature affects the trans comos idnute gnantce doc fide e wiict easnich haen co the term in ation impedance. The automatic impedance matching de to adjust the term in ation impedance to be matched at the temperat

The process described above would norm allybe perform ed as part for eachpoonment. In some environments, it is possible for the compon widelyduring operation. As the temperature varies from the point w place, the term in ation impedance will deviate from the transmiss effect is significant enough to affectity at the emotosustion gperbitobcol will noti higher than norm all rate of corrupted messages through the compon system attempts to localize errors (See Chapters 5), it can rerun the r adjust the impedance for the current operating temperature. Am or taken by integrating a temperature sensor onto the integrated circu on -chip temperature sensor, the scan controller could periodically component. When a component's temperature indication differs sign indication when the component was last ceaclablic tate the, the is mapped camter of setting. Using the port-deselection and poordt to cyeptoint **Champ fact 5**, it is indicated the individual port pairs and recalibrate their dr having a significant perform ance impact.



Shown above are the voltage profiles seen close to the driver and receive 50Ω transmission line followingboth high and low output transitions. The selected automatically. Since only 3 bits of control were used, the high oused to simulate parameter variation – in the top pair of traces the bit with e bottom it was enabled.

Figure 6.25: Im pedance Matching: 3 Control Bits

6.9 Matched Delay

In Section 3.2 w e pointed out that pipelining bit transmissions over prevent the transit times across wires in the system from having a nega bandwidth and latency. With the circuitry developed in the previous s how to reliably pipeline multiple bits on **ptbe** swnitrse.s between routing



Show n above is the voltage profile seen at both the driver and receiver e 100Ω transmission line. The impedance was matched automatically. Two ltage level is the result of the finite impedance of the measurm entaption.

Figure 6.26: DOm pedance Matching: 6 Control Bits

6.9.1 Problem

The wires interconnecting components in the network varyin len temperature variations, the exact delaythrough an input or output p With arbitrarylength wires and uncertain i/o delays, there is no guar arrives at the destination component relative to the system clock. If setup time just before the clock rises or during the hold time just a receiver can clock in indeterm in ate data. To avoid this potential pr delaythrough each output pad to guaitain neærtrivets he tshigndael striannastion a reasonable time with respect to the clock.

6.9.2 Adjustable Delay Pads

To control the arrival time of signals at the destination, a variable del the internal logic and the final output driver. This buffer is designed to h such that it can alw ays move the arrival time of the signal out of the processing and temperature. For the granularity of control necessa variable delay buffer could simply beaac one us the strip hesse quperno wield inftgaps of for chain of inverters (See Figure 6.27). For finer control, of course, a voltage c be used instead of, or in addition to, a variable 6.28) e Fagumeu 6.29 plexor (See


Figure 6.27: Muple xor Based Variable Delay Buffer



Show n here is a voltage controlled delayline (VCDL) after [Baz85] and [Joh 88] VCTRL effectively controls the **a**tmive honated **ferp** abeyten acchuitme we **r** to eff stage and hence the delaythrough each inverter stage. The num ber ofs the VCDL will depend on the range of delays required from the buffer.

Figure 6.28: Voltage Controlled Variable Delay Buffer

shows a revised pad architecture which incorporates the variable of configuring the delaythrough the component's iTAPrTchier quaid roly reventation d the same as in the matched impedance pads described above.

6.9.3 Delay Adjustment

We can use the same basic strategy used for matching impedance is, by watching the voltage level at the source end of the transmission round-trip transit time across the transmission line. Since we can the same time to propagate from the source to the destination as it the destination to the source, we know that the signal arrived at the the round-trip transit time. All we need to do isitie trest from the enth half-w aypoint to the full signal voltage rail as well as when it transition

The inform ation which we record in the sam ple register when sc im pedance values, in effect, already provides us with this inform ation register. The eigenepiwetris set to trip whenever the voltage on the source en line exceeds the half-w aypoint time tweide in the transmignate peration, we sele driver im pedance to match the transmission line or mtH ath time source half-w aypoint during the round trip-time. If, for exam ple, we were to s



Show n above is the revised bidirectional pad architecture incorpora buffers in the output path as well as a scannable register to control the

Figure 6.29: Ad justable Delay Bidirectional Pad Scan Architectur

three times the characteristic impedance of the transmission line, t midpoint an decreiipvet hue or twhen the line was driven, but when the refle the farend of the transmission line. That is:

$$V_I = \left(\frac{Z_0}{4Z_0}\right) V_{signa}$$
$$V_{R_{dst}} = V_I$$
$$V_{R_{src}} = \left(\frac{1}{2}\right) V_{R_{dst}}$$

For a transit i = 0, that p ad voltage becomes

$$V = \frac{V_{signal}}{4}$$

for the period $\frac{2\Phi}{2}$. After the reflection returns and reflects against the un term in ation,

$$V = V_{R_{src}} + V_{R_{dst}} + V_I = \left(\frac{5}{8}\right) V_{signal}$$

for the $p \frac{2L}{v^{t}}$ is $d < \frac{4L}{v}$. Qualitatively, the situation resembles the case w term in ation is too large as shown in Fiegures 621. Mufo fact teitlirs interview ped and to b Z_{0} as assumed, for this behavior to hold. As long as the driver impedence of the state of the st

$$Z_0 < Z_{drive} < 4Z_0$$



Figure 6.30: Sam ple Register with Shepleuctable Clock I

the sam ple register will trip after the arrAisval b on fetahsetheet \mathbf{s} arm rpe like \mathbf{c} \mathbf{c} igo sinter is sufficiently long, we can determ in enotonly the impedance setting, land reflected waves occur.

No tice that the delayth reocueghveth esimpleustarm e when seiatrohing for the to the midpoint as when searching for the midple mild predicted faultal yrtahir of magnets the receiver is canced od ionugtawith endle lta times to determine when that the destination. Also note that this is a discretized time sam ple ligranularity.

We still have the problem s that the delaybetw een sam ple bits is pr of the sam ples relative to actual signal transitions is uncertain. Thes by allow in gaversion of the clock to be switched into the sam ple regi the in **putiver** (See **bi39**). The this way, the inter-sam ple bit times can be term s of fractions of the component's clock to be the the dagic and the enable pulse on the sam ple registers are synchronized to the align ment of a signal transition at the farend of the transmission line through the einep vetrr Adding a delaym argin for variation in the receiver margin necessary for clean signal reception, the varia bilte odneslay can be alw ays arrive at the farend of the transmission line at a well defined to the rpiece of information which we get from this configuration is the requires for a bit to travel across a piece of interconnect. This inform a the routing comaponent for the pipeline delays intsingebints ad cwoists trans the associated interconnect (See Section 4.11.3).

6.9.4 Simulating Long Sample Registers

The discussion in the previous section assumed the sample regis actually record samples until sometime a CNATORS 2665 Haewrel elett Prior karedus rned. 0.8μ process, inverter delays run aboute hoop hassta and 2000 pesb Thussen abled roug 200 ps to 400 ps apart. Each nanose cond of wire, or about 15 cm of wire sample bits in the sample register. Actually build in galong sample reg

¹Actually, in an ideal setting the imp∉2d+a√(5c) Z₀ ≈ a4n24Z/e as high as

the range of wire lengths of interest would be impractical. How ever, w register by delaying the sample pulse into a short sample register by a if we can delay the pulse into the sample register by multiples of the s slide the sample register forward in the time sequence. By perform in with varying offsets for the sample register pulse and recording the sam transition, we can virtually reconstruct the wave form which a longs a

Figure 6.31 shows a simple sample register architecture for simulating the sample register architecture for simulating the sample reaches the end of the inverter chain it is optionally recycled pulse finishes cycling through the inverters the configured number of will contain the values recorded during the last cycle. Care, of cours the recycle path and in reconstructing the waveform. If the recycle path delay between the last sample bit in one cycle and the first sample bit of somall, it may only make the sample granularity slightly coarser. Figure that recycles the sample bit before completing a cycle. As a result of the overlapping samples to more accurately mimic a single longsam

The maximum operating frequency of the counter and comparator v of a sample register we can use in this scheme. The sample register long to allow the comparator at the accodunce of the end of the next enabl If we assume a delay of at least 100 ps through each in ventme trearnd we as we need a sample register which is at least 25 in verter - pairs long for p

6.10 Summary

In this chapter we addressed the issue of highosnpeenetds.sWegniallelin-gbetw tified the problem of transmitting bpicts betw aesean prointing gepomint transm line signalling problem. We saw that a low -voltage swing, series -term in allingscheme provided the low -latencysignallingwe desired while low. In order to address the issue of term in ation matching, we in tro end of the series term in ated transmission line. This allowed us to impedance to the characteristic line impedance, compensating for vironment. Finally, we showed that the basic matching mechanisms the delayalign mentnecessary to reliably pipeline data across wires

6.11 Areas to Explore

In this chapter, we have detailed a matchingscheme that uses digit matched impedance. It would also be poesceib value to uslee the cult with the the impedance selection was high or low. Such a scheme mayrequir more amenable to automatic, on -chip calibration.



To sim ulate a larger sam ple register, we allow the enable pulse to be r sam ple register inverter chain. Varying the num ber of cycles which the e through the inverter chain, allow sus to move the window of time reco register. We can combine the sam ples recorded at each recycle configuthe waveform seen by the input pad over a large period of time.

Figure 6.31: Sam ple Register with Recycle Option



To gain higher accuracy when reconstructing a wave form from many windows, we can recycle the enable before the end of sam ple registe register window sew aihlottherela.p

Figure 6.32: Sam ple Register with Overlapped Recycle

The extensions necessary to allow delaym atchinghave not, as yet tested. No doubt, we stand to learn m ore about this problem from su

7. Packaging Technology

When we actually build any system, we must physpionakely psaceWeage its p must provide a physical medium for the wires interconnecting com a mechanical support substrate to organize and house the compon packaging a network will directly affect the size of the packaged net connection distances and transit latency between components. In packaging technologies and develop hierarchical schemes for pack in Chapter 3. The packaging scheme developed here makes use of all minimize interconnection distances.

7.1 Packaging Requirements

When packaging a network we have many, often conflicting, go als. We

- Minim ize the interconnect dT_{i} tances (and hence
- Provide controlled -im pedance signal paths (Chapter 6)
- Supplyadequate power to all components
- Facilitate os penoculas r clock distribution to all com ponents
- Cool components by removing the heat generated by ICs during ope
- Facilitate physical repair
- Minim ize packagingcost

To keep the interconnect distances short, we seek dense packagings as close as possible. Excessive density, how ever, makes supplying pop physically repairing faults difficult. High -perform ance packaging and it the most expensive part of a system to manufacture and assemble. V strategy, we must keep in mind the economics of the available techn

7.2 Packing and Interconnect Technology Review

7.2.1 Integrated Circuit Packaging

Conventional pack aging technology is toornt sinv tetger aptae decaigee du ists as the b level build ingblock. Silicon ICs are diced from cechde if a biGrip caactkicage w. a fer Fine pitch wires are bonded from pads around the peripheryof the dic shelves along the perimeter of the die cavity in the IC pack age. The pac and bondingwires from the environment. Dicingand packagingallov components blyify **n n t**lios **p a** ed. The packaged IC can be more easily han and assem blyth an the bare die. Packaged ICs can be replaced as defe

To day, most IC pack ages are plastic encapsulants, ceramic, or fine-l Plastic pack ages are in expensive, but only allow connections aroun limited capacity for heat removal. Ceramic pack ages are much mo hermetic sealing for the die cavity and allow greater heat transfer fr pack age. High power IC pack ages provide paths of high thermal condu pack age where a heat sink maybe mounted to disperse the heat ren circuit board IC pack ages ultimode to ge essimmester of the heat ren experience, tools, and manufacturing developed for fine-line PCBs. Cera pack ages can support i/o connection as coen. The bssgi wefstheres per ge ould here surf pin-grid array (PGA) arrangement.

Whether the pins are arranged around the peripheryof the IC for a pl in a gridded fashion, the package size is generally determ ined by the of size and achievable density of external i/o connections. As a result, a than the housed die. The size of an IC package m ayonly be correlated t because both the package size and the die size are often directly dete pins on the component.

7.2.2 Printed-Circuit Boards

Pack aged ICs are assembled on printed -circuitboards (PCBs). These b support for the ICs and provide the first level of interconnection am of Conventional printed -circuitboard technologya PCBsw Multhip he anufactu layers of etched copper provide interconnectin two-dimensional pl are separated by layers of insulating materials. Drille doamde ptlated hol am ongthe two-dimensional etched copl pieler yReaByePasc we aighe din IGs single m maybe located on one or both sides of a composite PCB.

Some packaged ICs have pins which can be inserted in matingholovia a socket. During assembly, solder is used to connecPCB he compone Component packages with pilhesdræhluthræhvolgeshdrough the PCB and are term therdugh-hole components. An other common form of packaged ICs ha which can be soldered to exposed metal lands on a surface of the PC which siton the surface of the PCB and solder to PCB IRCOB, dasrewith outpro call surface-mount component components con ly consume space on of the PCB connected to the IC, whereas through hole components con the PCB include the opposeing PCB surf

Acom mon discipline when designing printed -circuit boards for did dedicate a power plane for each powere.ge (derlorue u) $(d_{ij}, e, d_{ij}, h_{ij}, h_{ij},$

im pedance interconnect, signal traccosnadrue cgeonreprhal hyer**on** boevetwae ocn a p of solid conducting [WDa84a]) e s (See [R

As a practical matter, there is a limit to the system size we can plac board. Despite the fact that PCBs are genleting and yocd outer to ose the ose, mPCB technology is essentially two-dimensional. The size of a single print by mechanical stability, yield, and manufacturing constraints. To da maximum viable side length for PCB technology. In fact, for manufactu manufacturers limit on ePCB side dimension to less than 14 in ches. For yield considerations will generally provide more severe limits on the

To day, PCB features down to 8 m ils (1000 m ils = 1 in ch) are considered m anu facturers can produce features down to 3 or 4 m ils, but the over m anu facturing costs are rough lyproportional to the FRCBm ber of laye Below the feature sizes used in volume production, the cost increase When dealingwith m u htinka lyo giRCCB, tee cost is also dependent on the variety holes required.

7.2.3 Multiple PCB Systems

When a system design exceeds the size which can be efficiently pla circuit board, the system must be the find on the delivitation be connectors and cables. Boards interconnected via a back plane PCB is, by far, the dom in interconnect, to day. In this case, one PCB is used to interconnect man on the "back plane" board allow other boards to mate orthogonally produces a structure which takes some advantage of three-dimension

When a system exceeds the size practical to build in backplane fa physical, or mechanical requirements limit backplane use, portions via cabling. Again, connectors on each printed -circuit dommed throwide a Rather than directly attaching two or more boards, a cable of insulate connect the boards.

Cables for controlled -im pedance interconnects com e in three pri

- 1. Ribbon cables
- 2. Co a xi a l c a b l e s
- 3. Flexible printed -circuit cables

Ribbon cables are composed of a sequhe sneepear face cheve a noims su lating m rial. Flat-ribbon cables can be used in a maancneep walbile hegem teroal leydp-r impedance interconnect. Coaxial cables place a conductor inside cables have more stable impedance characteristics, but are often b the alternatives. Flexible printed -circuits use the well established F laminates. Typically, flexible printed -circuit cables achieve controlle over ground plane to ina maan and the stables for the stables for the stables for the stable of the stables for the stables achieve controlles over ground plane to the stables for the stables achieve controlles over ground plane to the stables for th

7.2.4 Connectors

To date, m ostboard-to-board, board-to-cable, and board-to-packag usingpin-and-socketconnectors. One board, cable, or IChas a connec row sofpins. The matingunit has a connector which houses a set of geometry. The two pienceestadebcymating the pin and socket connectior

More recently, a num ber **o** ficnoence the there are a vailable. On e conconnectors can mate directly with lands on two PCBs or packages. We nector provides electrical interconnect between the lands. Compre characteristics which make them preferable to pin-and-socket con

- 1. High er den sity
- 2. Su perior sign al in tegrity
- 3. Low erinsertion force
- 4. Function withoutsolder

Pin -and -sock et connectors are limited by the achievable density for d compressional connectors are limited by the area required to carrys of separate conductors. Removing the need for solder makes assem insertion force required for inserting pin -and -sock et connectors is p pins on the component. As the number of i/opins in cre200se, so does th pin PGAs are already experiencing excessive an scention more and faforucing sc to move to more complicated sock etting schemes which mate pins out the required insertion force. Traditional pin -and -sock et connector controlled -impedance paths, while many of the emerging compress signal paths.

Several technologies currently available for compression al interco

- An iso tropic conductive elastom er
- "Button balls"
- Sp rin gs

Se veral m an u facturers now produce strips or sheets of elastomer w conductors are arranged to conduct on lyalongone axis. In this way, between conadcue doopnps op slite sides of the connector and lined up alongt The elastomer will compress under pressure allows in gethreice allonduct contar.g.t[(In c 90] [Po 190] [Te c 88] [ND90]). "Button balls" are uspunps of edvoif 25 compressed into small dia meg.t 20 myllid darine et chrobly 40 (milhigh) in a plas carrier. They provide multiple points of conteast beside eoff thee bPCB llan when compressed [Sm o 85]). Springes type ctors house cshopf endepail which be have as springs in a flexible carrier. When compressed betw of the metal forces positiv PCBs on take o whis hidt do sent field betwoef (GPM 92] [Cor 90]).



Shown here is a cross-sectional view of a packPGBsinggstack. Components and wiched in alternatinglayers to form a three-dimensional stack str This stack structure serves as the next level of the pack aging hierarchy form s the basic building block out of which larger system s can be built

Figure 7.1: Stack Structure for Three-dim ensional Packaging

7.3 Stack Packaging Strategy

Le veragingm ostlycon vention alpack agingtechnologies, we can pac utilize all three spatial dim ension. We continue to use fairlycon ventitechnology but stack c BGBspionntchetd iand ension orthogonal to the PCB p form *stack* structure sand wichinglayers of pack aged ICs between PCB lay Compressional board -to -pack age connectors provide signal continu printed -circuit boards and integrated -circuit components. This sta packed three -dim ensional cube of components and interconnect build ingblock for even larger networks and systems.

7.3.1 Dual-Sided Pad-Grid Arrays

While there is no velty in our design and use of the IC package, the bas we employ is conventional. The integrated -circuit is housed in a pa of contacts. Rather than beingpins, the contacts are land grids sim for attaching sour fatceomm ponents. These land grids are connected thre connectors to sim ilar land grids on the PCBs. Due to the low -insertion available from these land -grid arræyse (h.G.A.y. h, the coynhævæm attractive option packaginghigh pine.g.o. [But 893]. (Intel, for example peterdathe LGApackage for its 80386SLm icroprocessor [Ma191].

We make one final addition to the LGA structure. Rather than placin

the bottom side of the package, we place the land-grid arrayon both optionally, provide continuity through the package between the top a resulting str*ducd-sidedepad-grid array* (DSPGA) to emphasize the factath et pads are p on both sides of the package. Each vertical pad pair can be configured

- 1. The corresponding pads on the top and the bottom of the package through without connecting to an IC pin to support vertical interc
- 2. The corresponding pads can be connected to gether and to an IC p m ake contact to traces on either or both of the boards above and
- 3. The corresponding pads can be connected to different IC pins to s

Not connecting the corresponding top and bottom pads as in (3) requiufacture and will make the package more expensive than if only conused.

Figure 7.2 shows DSPGA372, a 372 p ad DSPGA we have devel **p** p edtsDSPGA372 s 160 IC signal connections, 76 through signals which do not connect to supplies supported by 72, 40, and 24 p ad s, respectively. All lands are 30 m if around 10 m il plated holes. Contacts aridigged op DSPGA372 bransigh nob three internal power planes for providing a low-resistance and low-i and the external power supplies. The nom in alground plane is suppo planes supplythe logie $V_{l}p_{l}$, awned rtshuepspigy, all in pgp V_{SW} , ac Ad ditionally,

space is provided in the package boy prassus face peam itors across the powe The 76th rough pins allow the package to supply that **e MOB** for terconnect signals which do not connect to the IC. The remaining 160 pads suppo Each of these 160 signals is available on both the top and the bottom o Table 7.1 summarizes the physical dimensions of our DSPGA372 packag pictures of the package. DSPGA372 was fabricated by Ibiden using BT (Bisp as a seven -layer printed -circuit board.

The DSPGA372p ackage has dedicated coolingand alignm entholes. The be used to align the package to the compressional connector and a The inner holes open into the heat sink cavity underneath the die all flow across the heat-sink for heatrem oval.

7.3.2 Compressional Board-to-Package Connectors

Packaged ICs are mated PCB ist, hb aod ha a b n we and below, through comproconnectors. These connectors provide through contact between the PCB. Us in gself-align in gcomop nees scatio ms and o solder is needed to make reli Properly selected compressional connectors will provide consisten as required for high-speed signalling.

Figure 7.4 shows a picture of BB372, a comprosessmi**en** taolr bduetst bign ebdo taord of mate with DSPGA372. HBB3672ses 372 buttons aligned with DSPGA372 and grids on The buttons used by HBBB672 each ei40 fc0 il cylinders. Figure 7.5 shows a close



Heat Sink

DSPGA372 is a 372 p ad dual-sided p ad -grid **a n**rma**e**y.cAld **\$\phi\$ attrsa ighetch** rough between the top and bottom of the package. 76 p ads do not connect to exist sim plyto provide through interconnect. (Artwork by Fred Drenckha

Fi gu r e 7.2: DSPGA372

picture of a button ino three BB672.cThe buttons provide low -resistance impedance interconnect. Theocnemetet corfite of BB372tco accommodate the or lid associated with the mating DSPGA372. BB372 is 30 mils thick allow or lid attached to DSPGA372 to extend at most 30 mils vertically above or Complementary holes are provided for coolant flow to match those of has two stubs at opposite corne DSPGA372 callign antenvilte but hose. The stubs protrude on both sides of the carrier, allow ing the carrier to make the attached PCB and DSPGA package. The BB372 carrier is made from Vec Polymer [Cor89] and was fabricated by Cinch. Table 7.2 summarizes the p

Our main disappoiBhB67h2 kenst weitehn the handlingcare required. The f

Feature	Size
Package Outline	$.4^{\prime\prime} imes 1.41^{\prime}$
Package Height	
includingheats	in≪k1440 m di l id
e xc lu d in gh e a t s	inkandlid 80mil
Die Cavity	540 m 540 m il
Die Side Length (m	aximum) 500 m i l
Pad Diam eter	30 m i 1
Pad Spacing	50 m i l
CoolingHole (dian	meter) 100 mil
MountingHole	
(diameter)	78 m i l
(slotlength)	100 m i l

Table 7.1: DSPGA372 Physical Dimensions

To p (d ie c a vity)

Bottom (heatsink)



Pictures of DSPGA372 show n actual size

Figure 7.3: DSPGA372 Photos

com posingthe buttons can easilybe pulled out of the cylindrical hol the buttons, the wires often attach to the ridges on the person's finger the fingers move aw ayfrom the connector. As a result, the connector w im properly. With proper equipment, the buttons can be restuffed, so inserted into a system and compressed, the buttons remain situated

In itial experime on tsd we of three celastomer frj 902 hs uF gg gei pot hy a Hue lastomeric technology is a viable alternative for this application. Elastomeric co hum an handling. The elastomer provides a sheet of an isotropic conta is required to match the pad geometry of the package or PCB. Size and sh customization required for each application. As a result NRE costs are



Picture of BB372 shown actual size

Fi gu r e 7.4: BB372

Feature	Size
Connector Ou.#1'i>	n le4″ 1
Connector Heigh	t 30 m i l
Center Opening	×8 800 mm i 1
Button Diameter	20 m i l
Button Spacing	50 m il
Cooling Hole	
(diam eter)	100 m il
Alignm ent Stub	
(topheight)	28 m il
(bottom height) 48 m i l
(diam eter)	78 m il

Table 7.2: BB372 Physical Dimensions

us slightlym ore freedom to choose the connector height. As a side b to gasket the coolant forced through the coolingholes. On the negativ low ercurrent capacity and higher resistance than the button -board

7.3.3 Printed Circuit Boards

Printed -circuit boards are sand wiched between component layers These PCBs are fairly conlucinative m, at b m twolle defense.pTehdea on the byspecial accommodations required are the land grids and alignment and co with the DSPGA pack ages. The PCB lands mimic the geometry of the DSPGA nobility contact, takee BCBs us hdr fbe gold plated. Alignment holes allow cor as the BB372, to align with the PCB land pattern. Cool lint ghteo beosoal and te quir flow through the cool ant holes provided in the connector and IC pack





Closeup of button on BB372

Figure 7.5: Button

In side the stack, each printed -circuipt **b a** and small type os move it h stixteo, com one above the PCB and one below it. Most of the pins on the compon PCB should not be connected to the concess proper or denien geptiments be a object and get side of the PCB. The PCB must not provide contine a cithy boef it was even fake espads which occupy the same planar location. This requirement can be sa manufacturing technology by either using vias which only connect in routing layers on the PCB in gith yeov fifaes as soecaie helds we dit sho the yd on ot interse In some case, continuity between corresponding pins on the compon is desirable. Power signals, busses, and global signal lines are comm

7.3.4 Assembly

A stack is assembled by build in og **n** p dayors oaf PGBp, acck aged ICs. Figure depicts the composition of a typical stack. Figure 7.6 shows a more of component stack. Figure 7.7 shows a close-up cross-section of an ass placed bolh sother to hueg stack provide vertical compressive force and proboard alignment. A rigid metal plate at the top and the bottom of the compressive force across the stack. The alignment pins and holes pr carriers, and pack aged components. The BLA372 gan hoe and sching material stack to align ment to lerances from layer to a result transmission at every stage. Alignment to lerances from layer to a stack the matin pack aged components is 140 mils.

7.3.5 Cooling

On ce stacked, the coolantholes in the DSPGA packages, carriers, and vertical cooling channels through the stack structuDSPGAThe heat sin com ponemt esnately the four cooling channels posseonctiaTheed cwh at the mites scom allow forced air or liquid coolant to be circulated through the stack a proper heat sink design, the coolant flow ingacross a com ponent be experience turbulent fluid flow to effect efficient heat transfer from th All coolant channels can be left open allow ingparallel flow across colum n. Alternately, every other coolant hole can be plugged forcing sinks in a coolant colum n.

7.3.6 Repair

Componeancterne pelntis sim plified boynthmeescolid nessle Tossreplace a faulty co poneRCB, or ocnnector, we sim plyneed to disassenken boewth egosoadck, sub replacement for the faulty unit, and re-assent boheechteosntasokb. vThe testohed e need to desolder component RCBsn. oD free owu or ske, fipnoewlien remonusset beted is c from the stack and coolant drained before the stack can be disassen



Show n above is an enlarged cross-section of a network compone: (Diagram courtesyofFred Drenckhahn)

Figure 7.6: Cross-section of Routing Stack

7.3.7 Clocking

An ysynchronous system requires that clocks be distributed to all c the components see the clock edges at approximately the same time arrival times is knclocky shewaasntch, egenerally, acts to limit the clock rate by setup and hold times. The clock distribution problem in the stack i problem of clock distribution on any large PCB or multi-PCB system. distribution trees and low-skew clock buffers can help minimize the



Shown here is a close-up picture of a mated sep of BeB372s and DSPGA372 conwhich has been cutatan oblique angle to expose the topology of the m The stack shown above is composed of a BB372, DSPGA372, BB372, and DSPGA37 sandwiched inside a plastic encapsulant. The encapsulant serves to together after the cross-sectional cutwasmade.

Figure 7.7: Close-up Cross-section of Mated BB372 and nDSPGA372 Com

For short stacks in which the propagation delayverticallythrough ponents is small, it maybes ufficient to caeeafahly distmihuote obneed hoyek of PCB (See Figure 7.8) obmeme ct the clock signals verticallythrough each co stacks, the propagation delaythrough the column maybe intolerable through the vertical interconnects maynot be sufficiently controlled tion. Alternately, we can use a two-tier fanout scheme. Each PCB layers identical clock fanout, similar to the single layer fanout. The input to from another fanout tree through carefully tuned lengths of controlle flexible printed -circuit cables. The additional stage of fanout adds som

An other option is to provide a direct connection to each clocked IG the edge arrival time is carefully ituantive $I[S_{i}] = 0$ of clock distribut similar to the matched delay drivers described in Section 6.9. How eve clock skew make it a much more difficult problem.

7.3.8 Stack Packaging of Non-DSPGA Components

As described so far, the packagingschemerequires all ICs be packa The networks described in this documentare built out of hom ogen



Show n ab ove is a represent at ive clock fanout scheme. The trace length s in all clock runs should be balanced so as to guarant ee as little skew between clock edges as possible.

Figure 7.8: Sample Clock Fanout on Horizont al PCB

long as w e can package our rout ing component in DSPGA packages, the entire net w ork can b e easily constructed as described. It is, nonet heless, w orthw hile to consider how to accommodate ot her components in the stack. The net w ork endpoints, for example, constitute components ot her than routers, and w e may not have the freedom to package all such components in DSPGA packages.

The stack structure w ill readily accommodate lowfile promponents in the spaces b et w een DSPGA components. As not ed, using DSPGA372 and BB372 components there is 140 mils of clearance b et w een PCB layers. ICs w h icfit commfort ab ly w it h in the is h eight can b e accommodated in the stack. The h eight requirement precludes almost all through -h ole components including PGAs. Through -h ole components further complicate the matter since their pins generally extend through the PCB and int ot he space b elow the attach ed PCB. Most leadless chip carriers (LCC) and gull-w ing surface-mount components are around 100 mils thick and can easily b e accommodated. J-lead surface-mount components are generally thicker and leave infaction.

surface mount components such as TSOPs are easily accommodated and may beth in enough to allow components to be mounted on both sides of adjacent boards. Of course, the non-DSPGA components only have direct access to signals on the PCB to which they are mounted. Such components must make use of the spare, through connections provided by DSPGA packages when they require vertical interconnect. The non-DSPGA packages are not part of the assembled stack cooling channels. Cooling for these components is limited to horizontal forced-air between PCB layers.

7.4 Network Packaging Example

For the sake of concret eness, let us consider h ow we package a small multist age, multipath net work. Figure 7.9 depicts a mapping of a multist age net work into a stack package. Each stage of rout ers is assigned it s ow n plane in the stack. The rout ers are distributed evenly in b oth dimensions with in the plane. The PCB between planes of routing components implements the interconnect between adjacent stages of routing components. Since the $\Theta(Mr)$ routers in each stage, distributed in two dimensions, each $si\Theta(sN)$ long, making the wire lengths between stages $\Theta(\sqrt{N})$ long. The transit latency grow the forth is structure will thus match our expect at ions from Section 3.1.5. If the inputs and out puts are not all segregated to opposite sides of the net work as show n in the packaged net work vertically the rough the enet work layers to connect the inputs or out puts into the net work. These loop-th rough connect ions are one class of signals which use the straight-th rough interconnect provided by the DSPGA packages.

7.5 Packaging Large Systems

7.5.1 Single Stack Limitations

Unfort unat ely, there is a limit to the size of our stacks and hence the size of network which we can build in a single stack package. Recall from Section 7.2.2, our PCB size is limit ed somewhere under 30 inches. fine-line technology we use. Vertical layers are relatively thin. Consequent ly, if we package the layers as suggested in the previous section, we normally do not run into any physical constraints in the vertical packaging dimensions. For example, a typical PCB thickness for the horizont al PCB would be 100 mils. Section 7.3.4 noted that using DPGA372 and BB372 components, the space between PCBs is 140 mils. In this scenario, each additional network layer will increase the stack heigh t by just under 0.25 inches. Since the PCB side size is increasing as $\Theta(\sqrt{N})$ and the number of stages, and hence heigh t, is increase(hegg(N)), we encount erthe PCB size limit at ions before any vertical constraints.

Nonet h eless, t h e vert ical const raint s t h at may arise are most ly dominat ed b y cooling and signal int egrit y const raint s. As t h e numb er of component s in a vert ical column increases, in a parallel cooling sch eme w e w ill require great er pressuref**howd** -rat es t o cool t h e component s. Similarly, in a serial cooling sch eme, t h e t emperat ure gradient b et w een inlet and out let w ill increase. As not ed in Sect ion 7.3.7, for sufficient ly t all st acks w e cannot rely on vert ical column interconnect for h igh -speed, low -skew , glob al signal dist rib ut ion.



The diagram ab ove depicts h ow a logical stack is mapped into the stack structure. The interconnect b et w een each pair of routing stages is implement ed as a PCB in the stack. Each stage of routing components b ecomes a layer of routing components packaged in DSPGA packages.

Figure 7.9: Mapping of Net w ork Logical St ruct ure ont o Ph ysical St ack Packaging

7.5.2 Large-Scale Packaging Goals

To b uild large net w orks, w e seek t w o t h ings:

- 1. A net w ork st ack primit ive w h ich represent s a logical port ion of t h e net w ork and can b e replicat ed t o realize t h e connect ivit y associat ed w it h t h e t arget net w ork
- 2. A topology for packaging and interconnecting these primitives

As developed in Ch apt er 3, for large mach ines w e focus on fat-t ree net w orks. Our prob lem is finding a decomposit ion of th e fat t ree into represent at ive sub -net w orks w h ich can b e implement ed in a single st ack st ruct ure. We desire h omogeneit y in st ack primit ives for th e same reasons w e do in int egrat ed-circuit component s (See Sect ion 2.7.2). Wh en select ing a packaging infrast ruct ure for assemb ling th e primit ive st acks, w e must address th e same general packaging issues raised in Sect ion 7.1.

7.5.3 Fat-tree Building Blocks

Recall from Sect ion 3.5.6 t h at w e can t h ink of a fat -t ree, mult ist age net w ork as composed of t h ree part s:

- 1. a *down* net w ork w h ich recursively sort s connect ions as th ey h ead from th e root tow ard th e leaves
- 2. an up net w ork to rout e connections upw ard tow ard the root
- 3. lat eral crossovers w h ich allow a connect ion to ch ange from th e up net w ork to th e dow n net w ork w h en it h as reach ed th e least common ancest or of th e source and dest inat ion nodes

Using radix-r, dilat ion d crossb ar rout ers, we build any downt resorting net work much like a flat, multist age net work. Rout ers in the upw ard path allow a connect ion to connect into one of the next (r-1) downward routing stages or continue routing upw ard. The upw ard rout ers compose both the up net work and the crossover connections. For every logical tree levels, we have one upw ard routing stage.

We can collect th $(\mathbf{r} - 1)$ dow nw ard rout ing st age, th e associated upw ard rout ing st age, and the crossover connections into a physical tree level. Each such physical tree level encompasses (r - 1) levels of the original tree. Taking $\mathbf{v}(\mathbf{r} - 1)$ dow not ree st ages, the total sort ing performed by a physical tree level \mathbf{r}_{i} as given in Equation 7.1.

$$r_p = r^{(r-1)} (7.1)$$

The size of the logical node at each physical tree level w ill increase as we head tow ards the root since the b andw idth at each tree stage increases tow ard the root. As a result, we need to further decompose each physical tree level into primitive units which can be assembled to service the varying b andw idth requirements at each tree stage.

We use the termonit tree to refer to any primit ive stack structure w h ich implemienteds a b andw idth slice of each physical tree level. There is a large class of unit trees b ased on the parameters of the router and packaging tech nology. Tab le 7.3 summarizes the parameters associated w ith a unit tree stack. The router parameters l_i , and w h ave b een discussed in det ail in Ch apters 3 and 4. At th 'b ott dimof the unit tree, the number of channels h eaded to and from physical tree levels closer to the leaves is denoted c_l is a multiple of the router dilation, which determines the size of the b andw idth slice h andled by the unit tree. dOmerenined, c_l can be chosen such that the size of the unit tree is accommodated in a single packaging stack. One generally, w ant s large for increased fault tolerance and resource sharing. The availab le packaging tech nology w ill limit the size of any stacks and, h ence, limit find these respected is is much like the router dilation, d; we generally select as large a value as we can afford given our physical and packaging limit s. At the leaves of a tree, we need to connect the processors into the tree, and h ence we need a unit tree w ith channel capacities matched to the input and output channel capacity of each node ($c_l = ni = no$). The channel capacity in and out of the top of a unit ct, risefully determined once c_l and r are chosen and is given by Equation 7.2.

$$c_r = c_l \cdot r^{(r-2)} \tag{7.2}$$

r	rout er radix
d	rout er dilat ion
w	rout er w idt h
c_l	ch annels per logical direct ion t ow ard leaves
	(depends on packaging t ech nology and syst em requirement s
r_p	logical t ree levels per ph ysical t ree level
	(det ermined b y rout er radix)
c_r	ch annels out of unit t ree t ow ard root
	(det ermined b \mathbf{w}_l and r)

Tab le 7.3: Unit Tree Paramet e	ers
---------------------------------	-----

	Routing Components	
	$UT_{64 \times 2}$	$UT_{64 \times 8}$
Up Rout ing St age	16	64
Final Dow n Rout ing St age	16	64
Middle Dow n Rout ing St ag	e 12	48
Init ial Dow n Rout ing St ag	e 8	32

Tab le 7.4: Unit Tree Component Summary

7.5.4 Unit Tree Examples

For the sake of illust ration, let us consider two of specufit tree cofigurations introduced in [DeH91] and [DeH90]. Here, we denote each unit tree $Uas_{p \times c_l}$. Both of these unit trees use the RN1 routing component, a radix-4, dilation-2 routing component (See Chapt $Uas_{24\times 2}$ h as $c_l = 2$ and, consequent ly, $c_r = 32$. $UT_{64\times 8}$ has $c_l = 8$ and $c_r = 128$. Both have $c_r = 64$. Table 7.4 summarizes the number of components composing each stage of the network in each unit tree. If each routing component is housed in a DSPGA372 package measuring 1.4 inch es along each side, and we leave as much space between routing component $Vas_{14}/2$ est ack measures just under 1 foot along each side, and the $Uas_{64\times 8}$ measures just under 2 feet. Assuming BB372 connect ors, the four layers of routing components in b oth unit trees are 1 inch tall. With compressional plates, each stack is under 2 inch tall.

At the eleaves, a single unit tree $w_l i \equiv hn i = no$ is connected to each clust erof processors. To b uild the next size larger mach ine, we replicate the low er physical simbest and b uild a new tree level out of enough unit trees to support the channels entering or leaving the roots of all of the low er physical subtrees. To quant if y chifannels come out of each subtree w levels, the total number of unit trees required to form the root of the physical subtree at physical tree level n + 1 is given by;

$$N_{n+1} = \frac{c_n}{c_l} \tag{7.3}$$

In turn, the physical subtree rooted at physical tree levely ill have a total channel capacity out of its root given by;

$$c_{n+1} = c_r \cdot N_{n+1} \tag{7.4}$$

With the particular unit trees just introduced, we form the leaves of the tree by connecting one $UT_{64\times2}$ to each cluster of 64 processors. If we $UsE_{64\times2}$ unit trees in the second level as well as the first, we nee $\frac{32}{2} = 16 UT_{64\times2}$ unit trees to form the root of each physical subtree root ed in the second physical tree level. The subtree root ed in the second physical tree level. The subtree root ed in the second physical tree level support $64^2 = 4096$ nodes and includes $64 UT_{64\times2}$ unit trees in the root of each subtree root ed in the second physical tree level. Alternately, we can use $\frac{32}{8} = 4 UT_{64\times8}$ unit trees to compose the root of each subtree root ed in the second physical tree level to support the same number of nodefirst devel unit trees. To build an even larger mach ine, we can make 64 copies of a 4096-node tree and interconnect the musing a th ird physical tree level composed of $\frac{22\cdot16}{2} = 256 UT_{64\times2}$ unit trees or $\frac{128\cdot4}{8} = 64 UT_{64\times8}$ unit trees. The resulting subtree root ed in the eth ird physical tree level support 2626444 nodes and h as a tot al of $64 \ 16 = 1024 UT_{64\times2}$ or $64 \cdot 4 = 256 UT_{64\times2}$ unit trees composing the internal tree nodes in the second physical tree level and $4096T_{64\times2}$ unit trees composing the nodes in tfirst physical tree level.

7.5.5 Hollow Cube

To physically organize the unit trees which make up a large fat tree figure that the figure from the figure, we must consider the interconnect topology. Each group of the trees at physical tree levels ill be connected to the subset of unit trees at physical tree level hich compose the root of the subtree. If each of the subtrees at tree level is constructed from the same size unit trees, we know the parent set of unit trees will be composed of U unit trees and the parent tree level is constructed from the same size unit trees, we know the parent set of unit trees will be composed of

$$U_{parent} = \frac{c_r}{c_l} \cdot U$$

unit trees (See Equations 7.3 and 7.4). This gives us

$$U_{children} = r_p \cdot U = r^{(r-1)} \cdot U \tag{7.5}$$

unit trees at tree level connecting to

$$U_{parent} = \frac{c_r}{c_l} \cdot U = r^{(r-2)} \cdot U \tag{7.6}$$

unit trees at tree level + 1. From these relations we see that the group of unit trees composing the root of a physical subtree will generally be connectted to a many similarly sized unit trees in the immediately low erphysical tree level.

When = 4, as in our examples from the previous section, a natural approach to accommodating this: 1 convergence ratio in our three-dimensional world is to bhaildw cubes. We select one cube face as th "eop" of the cube and tile the unit trees composing the root of a physical subtree in the plane across the top face of the cube. Toget her the four adjacent faces in the cube have four times the surface area of the top and hence can be tiled with four times as many unit tree stacks. The sides can house all of the unit trees composing the roots of the end of the cube have four



Show n h ere is an example w h ere th e unit trees in b oth ph ysical tree levels show n are th e same size. Th is is comparable to the case described in Section 7.5.4 w h ere a 4096 processor mach ine w as b uilt from two ph ysical tree levels composed ent if $a_{y,o}$ funit trees. Based on the stack sizes assumed in Section 7.5.4, th is hollow cube w ould measure ab out 4 feet on each side.

Figure 7.10: Tw o Level Hollow -Cub e Geomet ry

of the cub e top. If the top is part of physical tree idved sides contain unit trees which are part of physical tree level -1. We leave the bott of nof the cub e open to increase accessibility to the cub is interior. Figures 7.10 and 7.11 show two hollow -cub e arrangements for mach ines composed of two physical tree levels. Figure 7.12 depicts the hollow -cub e arrangement for a mach ine with three physical tree levels.

The h ollow -cub e topology is optimized to expose the surfaces of stacks w h ich interconnect to each other. All of the interconnect b et w een unit trees w ith in a h ollow -cub e fat tree w ill occu b et w een the sides and face of some cub e. The h ollow -cub e topology is a three-dimensional fract allike geometry w h ich attempts to maximize the surface area exposed for interconnect w ith in a given volume.

7.5.6 Wiring Hollow Cubes

Each of the unit tree stacks in the sides of a cub e feeds connections to and from unit trees composing the parent subtree in the top of the cub e. All of the connection in and out of the top of a unit tree stack are logically equivalent. These logically equivalent channels should be distributed among the unit trees composing the parent subtree for fault tolerance. This fanout from a unit tree to multiple unit trees in the parent subtree is desirable for the same reasons fanout from the dilated



Show n h ere is an example w h ere th e unit trees in the h igh er physical tree level are four times as large as the ones in the low er physical tree level. This is comparable to the case described in Section 7.5.4 w h ere the low est tree level w as contributed on the trees w h ile the h igh er level w as composed of unit trees. Like Figure 7.10, this h ollow cub e measures ab out 4 feet on each side.

Figure 7.11: Two Level Hollow Cubewith Top and Side Stacks of Different Sizes

connect ions of a single rout er is desirable (See Section 3.5.3). With proper fanout entire unit tree stacks can be removed from the non-leaf, physical tree levels, and the net w ork stillfreitain suf connect ivity to rout e all connect ions.

Wire connect ions are made th rough th e center of each h ollow cub e using controlled-impedance cab les. Th e w orst-case w ire length b et w een t w o ph ysical tree levels is proport ional t o th e length of th e side of th e cub e w h ich th e w ire traverses. Any rout e th rough th e net w ork traverses a cub of a given size at most t w ice, once on th e path t o th e root and once on th e path from th e root t o th e dest inat ion node.

7.5.7 Hollow Cube Support

To support the unit trees making up a h ollow cub e, w e b uild a gridded support sub strate much like the raised loors used in traditional computer rooms. Due to the physical size of the h ollow cub es, they occupy room-sized or b uilding-sized structures. The structure to h ouse the h ollow -cub e net w ork is b uilt w ith these gridded w alls and ceilings to accept the unit trees w h ich are used as b uilding b locks. Conduits for pow er and coolant are accommodated along grid lines in the gridded sub strate. The sixth face of each h ollow cub e, vacant of unit trees, supplies access to the interior and provides a locat ion for cooling pumps and pow er supplies.



Show n ab ove is a h ollow cub e containing th ree physical tree levels. If all the unit trees w ere $UT_{64\times 2}$ unit trees, th is structure w ould h ouse 262,144 endpoints. Making the same assumptions as in Figure 7.10, the central cub e in th is structure measures ab out 16 feet along each side. The w h ole unit, as show n, w ould measure 24 feet along each side and b e 16 feet t all.

Figure 7.12: Th ree Level Hollow Cub e

Rath er th an direct ly connect ing th e w ires into a unit tree to th e unit tree it self, w e can b uild a w iring h arness w h ich mates w ith th e unit tree. Th is h arness collects all th e w ires connect ing to a single unit tree. Th e h arness makes compressional cont act w ith eith er th e top or b ottom of a unit tree stack to connect th e w ires to th e unit tree. Th is w iring h **arness simpls** of replacing a unit tree stack. With out th e h arness it w ould b e necessary to unplug all of th e connect ions into th e out going unit tree and th en reconnect th em to th e replacement. Since each unit tree generally support s h undreds of connect ions, th is operation w ould b e involved and h igh ly error prone.

7.5.8 Hollow Cube Limitations

As introduced, h ollow cub es are only w ell mat ch ed t o radix four fat -t rees and only ret ain many of th eir nice properties up to th ree ph ysical tree levels. Foursthick ree tree levels, the cub e side length s increase b y a factor of four b et w een tree levels. Since each successive tree level accomodates 64 t imes as many processors, side length, and h ence w orst-case w ire length s, grow s as $\sqrt[3]{N}$. Starting at the fourth ph ysical tree level, the need to accommodate space occupied b y low er tree levels increases the grow th factor to six. As a result w orst-case w iring length s grow fast er b eyond th is point. Also starting at the fourth ph ysical tree **'bevalt offise**f many of th e h ollow cub es b ecome b locked b y oth er h ollow cub es limiting maint enance access.

7.6 Multi-Chip Modules Prospects

The Mult i-Ch ip Module (MCM) is an emerging packaging tech nology that further improves component packaging density by dispensing with the IC package. Bare die are bonded directly to a high-performance substrate which serves to interconnect the die. The removal of the IC package allow s component stobe situated more closely low ering interconnect latency. Recall from Section 7.2.1 that package size is proportional to the spacing of external i/ o pins not the die size. Avoiding the package allow s the component to only take up space relative to the die size.

Unfort unat ely, MCM t ech nology h as a numb er of draw b acks w h ich relegat e it s use t o small, h igh -end syst ems t oday. Few IC manufact urers are in the practice of supplying b are, t est ed die. Final, full-speed IC t est ing is generally done aft er the die is packaged. The facilit ies availab le for full-scale t est ing of unpackaged die are limit ed. As a result, it is generally not possib le t o know w h et h er all of the e die w ill w ork b efore assemb ling an MCM. Since component speed grading is also generally only performed on packaged ICs, one h as little know ledge of the yielded operational speed for each IC. These draw b acks are compounded by the fact that repair and rew ork t ech nology for MCMs is in its infancy. The MCM tech nologies availab le t oday generally are not amenab le t o die replacement. Consequent ly, st ocked MCM yield is low . Addit ionally, NRE cost s on MCM sub st rat es are comparab le t o silicon IC NRE cost s rat h er th an PCB NRE cost s. The comb inat ion of the fact th at MCMs h ave yet t o b ecome a h igh -volume t ech nology, the low er yield due t o lack of repairab ility, and h igh NRE cost s make MCM tech nology uneconomical for most designs at present.

Wh en MCMs b ecome an economically viab let ech nology, th ey may b e ab let o replace packaged ICs and PCBs. St acks composed from layers of MCMs could b e a fact or of 3 t o 4 smaller in each of the planar dimensions th an the st acks described w ith DSPGA372 style component s. To b uild MCM st acks, w e w ould need the ab ility to connect signals into b oth sides of an MCM substrate.

If the MCM is limit ed to single-sided or peripheral i/o, the size of the MCM required to sat isfy i/o requirements alone may negate much of the density fit endUnless significant advances are made in MCM repair, MCM stacks w ould not have the repair advant ages of the current stack packaging scheme. The hollow -cubet opology can be used to interconnect MCM stacks w it h most of the same benefits and limit at ions.

7.7 Summary

In th is chapter w e developed a th ree-dimensional stack packaging tech nology. Using dualsided pad-grid array IC packages, compressional b oard-t o-package connect ors, and conventional PCBs, w e developed a stack structure w ith alternating layers of components and PCBs. Th e comb inat ion of DSPGA packages and compressional connect ors served to b ot h connect packaged ICs to h orizont al PCBs and to provide vertical b oard-to-b oard interconnect w ith in the stack. We demonstrated h ow to map a multist age net w orks int oth is th ree-dimensional stack structure. We th en looked at the limit at ions on the size of stacks w e can b uild. To accommodate larger systems, w e developed a net w ork decomposition for fat-tree, multist age net w orks w h ich allow s us to b uild large fat-tree net w orks from one or tw oprimit ive unit tree stack designs. We also show ed h ow the ese unit tree stacks can b e arranged in a h ollow -cub e geomet ry to construct large fat -t ree mach ines and comment ed on the limit at ions of the h ollow -cub e structure.

7.8 Areas To Explore

Many areas of packaging are quit e fert ile for explorat ion.

- We have pointed out the limit at ions with current MCM technology and suggested some requirements necessary for the technology to provide real fit one
- The hollow -cubet opology has many nice properties up to its limit at ions. It would be useful to find alternative topologies with a wider range of application.
- If free-space opt ical int erconnect b ecomes a viab let ech nology on th is scale, th e h ollow cub es can b ecome t ruly h ollow . Using free-space opt ical t ransmission across th e long dist ances th rough th e cub e, w e could exploit th e propagat ion rate of light to keep transit lat encies low . Th e dist ance across th e larger h ollow -cub e st ageieix syflarge th at the savings due to h igh er propagat ion rate may make up for the lat ency associated w ith converting electrical signals to light t and b ack again. Recent w ork in optics promises to integrate electrical and optical processing so th at w e w ill b e ab let o b uild optical conversions into our primit ive rout ing elements [Mil91]. Since ph ot ons do not interfere w ith each oth er, free-space optics makes the t ask of w iring the interconnect ions th rough the center of the h ollow cub e t rivial. [BJN86] and [WBJ⁺87] discuss early w ork on large-scale, free-space optical interconnect for VLSI systems. They use h olograph ic optical elements t o direct optical b eams for interconnect ions. Thflexib ility of the h olograph ic media h olds out promise for adapt ive and dynamic connect ion alignment and reconguration. At present, much w ork is st ill needed on efficient conversion b et w een elect rical and optical signals and emit t er-det ect or alignment.

Part III

Case Studies

RN1 is a circuit -sw it ch ed, crossb ar rout ing element developed in the MIT Transit Project [MDK91]. RN1 may be configured either as an 8-b it w ide, radix-4, dilat ion-2 crossb ar roat er (= 8, r = 4, d = 2, w = 8) or as a pair of independent, radix-4, dilat ion-1 rout ersi. (e. two or out ers w it h = 4, r = 4, d = 1, w = 8) (See Figure 8.1). In b ot h congurations, RN1 supports the b asic rout ing protocol det ailed in Section 4.5. RN1 h as no internal pipelining. Each RN1 rout er est ab lish es connect ions and passes dat a w it h a single clock cycle of lat ency.

Figure 8.2 show s the micro-arch it ect ure for RN1. Each forw ard and b ackw ard port contains a simple finit e-st at e mach ine for maint aining connect ion st at e and processing protocol signalling. The line control units keep track of available b ackw ard ports and h andle random port selection. Backw ard port arb it ration occurs in a distributed fash ion along each logical out put column. When several forw ard ports at tempt to open a connection to the same logical b ackw ard port during the same cycle, an 8-w ay arb it ration for the available b ackw ard ports takes place. [Min91] contains a det ailed description of the design and implement at ion of RN1.

RN1 w as implement ed as a full-cust on CMOS integrat ed circuit using a comb ination of st andard-cell and full-cust om layout. St andard; ve-volt, CMOS i/o pads w ere used w ith th is first -generat ion rout ing component. RN1 w as fab ricat ed in Hew let t'Packard CMOS process (CMOS34) th rough the MOSIS service. The RN1 die measures 1.2 cm on each side. The die size



Figure 8.1: RN1 Logical Configurat ions



Figure 8.2: RN1 Micro-arch it ect ure

w as fully det ermined b y th e perimet er required t o h ouse 160 signal pads plus pow er and ground connect ions in a single row of periph eral b onding pads. RN1 is packaged in a DSPGA372 package as sh ow n in Figure 8.3.

RN1 can support clock rates up to 50 MHz. Analysis of the critical-path timing indicates that the stand**firde**-volt i/o pads and the standard clock b uffer are key contributors limiting clock frequency. The input and output latencies for the RN1 i/o pads are each rough ly 10 ns (*i.e.* $t_{io} = 20$ ns). Inside the i/o pads, the latency th rough the IC logic is aroundel4 ns ($t_{switch} = 14$ ns).



RN1 is h oused in the DSPGA372 package introduced in Sect ion 7.3.1.

Figure 8.3: Packaged RN1 IC

The Multipath Enh anced Transit Routing OrganizaMIGTR() is an arch it ecture for second generation Transit routing components. The TRO arch it ecture encompasses t MRP-ROUTER protocol described in Ch apter 4 including the enh ancements described in Section 4.9. In addition to the basic router protocol implemented by RENTRO includes multi-TAP scan, port-by-port deselection, partial-external scan, width cascading, fast path reclamation, and pipelining provisions.

9.1 METRO Architectural Options

Th eMETRO arch it ect ure encompasses a large space of rout ing component figurations and rout er b eh avior. Some arch it ect ural paramet ers mussteld we h en const ruct ing a part icular rout ing component. Any part icular rout er w ill h a viewed dat a w idt hv), (a fixed numb er of input s and out put s $\langle (a, b) \rangle$, a fixed numb er of pipeline delays rout ing dat a th rough the rdpt ber a fixed numb er of h eader w ords sw allow ed during connect ion est ab listn) mant a fixed numb er of scan path ss(p). Each part icular rout er w ill h av figuration options, accessible via the TAP, which allow one to choose among a set of possible router behaviors. (figereaanco)METRO rout ing component t o act as a radix-dilat ion d rout er $(p = r \times d)$ b y set t ing t h e effect ive dilat ion. Each part icular rout er w ill h ave a maximum limit on the dilation seturing. (Each forw ard and b ackw ard port on a METRO router can be enabled or disabled (See Section 4.9.1). It is also possible to configure each forw and and backw and port om the second routing component to accommodateth epipeline delay cycles associated with pipelining data on the wires between routers (See Section 4.11.3). The configured value, vtd, defines the number of cycles which will transpire b et w een the time w h en a portTSTARN dsn d the time w h enfits h piece of return dat a arrives. Each part icular routing component will allow to take on any value up to some component specific maximum, max_vtd . Each forw ard and b ackw ard port can also be genered to eith er use fast path reclamation or detailed connection shut dow n (See Section 4.9.2). Tab le 9.1 summarizes the arch it ectural variables which must be selected during the construction of a routing component. Tab le 9.2 summarizes the consumption options which are availab lot of the construction options which are availab lot of the construction option of the construction option of the construction option option

9.2 METRO Technology Projections

Based on our experience w it h RN1 and the signalling tech nology described in Chapter 6, we be lieve we can build a comparably sized RO router in Hew lett Pack ar 0.8μ m effective gate-length CMOS process (CMOS26) which operates at clock frequencies up to 200 MHz. As noted in the previous section, the critical path for connection establishment in RN1 was under 14 ns. Through a combination of technology scaling and clever circuit techniques, we can reduce this allocation latency to 5 to 10 ns. The flow -th rough latency on RN1 was much less than the allocation latency. Routing databet we een a forw ard port and backward port of an open connection with less than 5 ns of latency should be quite manageable. Consequently, we expect a part operating at 200 MHz can

Variable	Function	Range	
sp	Numb er of Scan Pat h s	$sp \ge 1$	
w	Bit Widt h of Dat a Ch annel	$w \ge max_d$	
max_d	Maximum Dilat ion	$max d = 2^n$ for some $n > 0$	
		$max_d \leq o$	
i	Numb er of Forw ard Port s	$i = 2^n$ for some $n > 0$	
0	Numb er of Backw ard Port s	$o = 2^n$ for some $n > 0$	
		$o \ge max_d$	
ri	Numb er of Random Input s Bit s	$ri \ge 1$	
hw	Numb er of Header Words Consumed	$hw \ge 0$	
	Per Rout er		
dps	Numb er of Dat a Pipest ages Th rough Rou	$atdeps \ge 2$	
max_vtd	Maximum Numb er of Delay Slot s	$max_vtd \ge 0$	
	Availab le for Variab le Turn Delay		

Th is tab le summarizes the arch it ectural variables which distinguish a $\mathbf{M} \mathbf{F} \mathbf{p} \mathbf{x} \mathbf{o} \mathbf{t}$ icular routing component.

	One for	Number of	
Option	Each	Instances	Bits Each
Dilat ion (d)	component	1	$\lfloor \log_2(\log_2(max_d)) \rfloor + 1$
Port (De)select	port	i + o	1
Deselect ed Port Drives Out pu	t port	i + o	1
Fast Reclamat ion	port	i + o	1
Turn Delay (vtd)	port	i + o	$log_2(max_vtd)$

Tab	le 9.1:METRO	Arch	it ect ural	Variab	les

Each METRO rout er h as several configuration options w h ich control it s b eh avior. Th is t ab le summarizes t h e options common t o \mathbf{METRO} rout ing component s.

Tab le 9.2: METRO Rout er Configurat ion Opt ions

b e b uilt w it h one cycle of dat a lat/pncy (1) and one or t w o cycles of connect ion est ab lish ment lat ency (hw = 0 or hw = 1). Using t h e i/o pads det ailed in Ch apt er 6, t h e delay t h rough a pair of i/o pads is 3 ns. As long as t h e propagat ion delay b et w een a wondpoint s is under 2 ns, t h e i/o pads and int erconnect serve as a single pipeline st age. Wit h conventional PCB = 4), w ire runs up t o 30 cm in lengt h can b e t raversed in a single 200 MHz clock cycle.
The Modular Boot st rapping Transit Arch it ect ure (MBTA) is a series of small mult iprocessors b ased around mult ist age rout ing net w orks composed of RN1MBTRO rout ing component s. MBTA integrat es a numb er of minimal processing nodes w it h a mult ist age net w ork organized as described in Sect ion 3.5.

10.1 Architecture

Figure 10.1 show sthenet w ork used for a 64-processor MBTA mach ine. Each processing node h as two net w ork inputs and two net w ork inputs =(2) for fault tolerance. The net w ork show n is composed of RN1-style routing component and uses the dilation-1 routigencation in the final stage so that two different routing components may provide net w ork out puts from the net w ork to each processing node. Since RN1 is a radix-4 routing component, the net w ork is comprised of $\log_4(64) = 3$ routing stages.

Figure 10.2 sh ow s th e arch it ect ure of th e MBTA processing nodes. Each node is composed of a RISC microprocessor (*e.g.* Int els 80960CA [MB88] [Int 89]), fast, st at ic memory, net w ork int erfaces, and support logic. Four logical net w ork int erfaces service the two connection into and the two connection out of the net w ork. The processor performs computation, initiates net w ork communications, and services non-primitive net w ork operations. The processor is also responsible for the h igh est levels and entry with the net w ork operations and data for the net w ork interface. A single, h igh -speed memory b ank serves to h old instructions and data for the processors, store data coming and going from the net w ork, and store connection status information. The b asic node arch it ect ure also h as provisions to support co-processors and alternate forms of memory. In order to interface MBTA mach ines with existing computers and data net w orks, there are provisions for some nodes to accommodate e external interfaces.

10.2 Performance

Th e MBTA arch it ect ure h as b een b alanced to support b yt e-w ide net w ork connect ions running at 100 MHz. Th e net w ork interfaces send dat a from th e fast, st at ic memory and receive dat a int o th e memory, as w ell. Consequent ly, each net w ork interface requires 100 megab yt es/ second (100 MB/s) of b andw idt h int o memory during sust ained dat a transfers. Th e processor is running at 25 MHz and may read up to one w ord, or four b yt es, per cycle during b urst memory operations. To prevent th e processor from st alling, it, t oo, needs 100 MB/s of b andw idt h int o memory. To run all net w ork interfaces and th e processor simult aneously at full-speed, w e w ould need 500 MB/s of b andw idt h int o memory. To simplify th e prob lem, w e rest rict operation so th at only one net w ork input may b e feeding dat a int o th e net w ork at a time. Th is rest rict ion limit s th e cont ent ion in th e net w ork w h ile giving us th e fault toleran**fie** sbotthe aving t w o connect ions int o th e net w ork. To provide th e 400 MB/s of b andw idt h required, w e use 64-b it w ide, 20 ns, synch ronous SRAM



Show n h ere is the net w ork for a 64-processor MBTA mach ine composed of RN1 routing component s.





Show n ab ove is the arch it ect ure for each MBTA node. The unit s out side of the dotted b ox are common to all MBTA nodes. With in an MBTA mach ine, a few nodes w ould support ext ernal interfaces.

Figure 10.2: MBTA Node Arch it ect ure

for the h igh -speed memory on a pipelined b us. Each of the four units using the memory gets the opport unity to read or w rite one, 8-b yte value to or from memory every 80 ns. This allow s each unit to sust ain 100 MB/s dat a transfers w it hout internal b uffering as long as dat a can be transferred as contiguous doub le-w ords.

If all nodes are b usy sending dat a at 100MB/s, a 64-processor net w ork, like th e one sh ow n in Figure 10.1, can support a peak b and w idt h of 6,400 MB/s = 6.4 GB/s. Wit h one net w ork input and b ot h net w ork out put s in operation, a single node can simult aneously t ransfer up t o 300MB/s. Running th METRO component describ ed in Section 9.2 at 100 MHz, it takes one cycle to traverse each router and one cycle to traverse each w ire in the net w ork. The unloaded latency th rough the net w of Kenloaded, is 70 ns arising from 10 ns of latency through each of the three routing components in any path through the net work and 10 ns of latency through each of the four chip crossings b et w een net w ork endpoint s. If our t ech nology project inforth old, w e could implement a version w it h RN1-st yle pipelining and cut t h is lat ency in h alf. Alt ernat ely, if w e could cycle the pipelined memory b us tw ice as fast or increase the memory w idth to 128-b its and require 16-b yt e dat a transfers, w e could support 200 MB/s net w ork connections uninpredeneut er at full speed. This would cut the unloaded net work latency in half to 35 ns. This change would also doub let h e b andw fightles ab ove and cut the transmission time a_{nsmit} , in h alf. For th is size of a net w ork, the total time to communicate a message from one node to affortebact, w ill b e dominated by the net w ork input and out put Tat and T_w and the transmission latency, $T_{transmit}$.

METRO Link (MLINK) is a net w ork interface designed to connect the processor and memory on an MBTA node to a METRO net w ork MLINK h andles the core portions MRP-ENDPOINT (See Section 4.7) and provides support so the node processor can h andle the remainder.

11.1 MLINK Function

MLINK performs all of the low -level operations necessary for an endpoint to send and receive dat a over a METRO net w ork.MLINK h andles control and signalling w h ich must operate at the net w ork speed. It also h andles th ose operations w h ich must b e implement ed in h ardw are to exploit the full b andw idth of the net w ork ports and keep end-to-end net w ork.Mattericylekowes. infrequent diagnost ic operations, cert ain kinds of message format ting, and policy decisions to the node processor.

MLINK's primary funct ion is to convey dat a b et w een th e net w ork anishanenowdery. MLINK moves dat a b et w een th e doub le-w ord w ide memory b us, on w h ich it gets one cycle once every 80 ns, and th e b yt e-w ide net w ork port operating at 100/1MNHz.adds control b yt es to th e dat a st ream (g.g. ROUTE, TURN, DROP) to open, reverse, and close net w ork connectionMLINK also generat es and verfies th e end-t o-end message ch ecksums used to guard message transmission. MLINK w ill ret ry failed connect ions w it h out processor int ervent ion up to some processficedspeci numb er of t rials. A pair of LINK net w ork input s w ill arb it rat e using randomizat ion to det ermine w h ich input is used for each connect ion MHHANK net w ork out put s can h andle th e recept ion of a small set of primit ive messages (See Sect ion 11.3) w it h out processor int ervent ion. For all ot h er messages, MLINK queues th e incoming dat a to b e h andled b y th e processor

Operations w h ich are more complicated and infrequent are left to the node processor. The processor is responsible for packet launch and for source-queuing of messages w h ile the net w ork input is busy. The processor determines h ow to proceed MMLINK effails to deliver a message in the specified number of trials. The processor is also responsible for allocating space for incoming remote function invocation messages and for processing and dequeuing the messages as they arrive.

When configured t o do so, MLINK w ill store connection status information for successful and failed connections. This information includes the status and checksum w ords returned from each router in an allocated pathMLINK leaves the task of interpreting this information to the processor.

A few t asks are also left to the processor in order to limit the AddaNadaneeds to know ab out the message protocol or attached net work. The remote function invocation provides name and flexible opport unity to cust omize low -overhead messages for a particular application only provides b asic transport and queuing of these message types, leaving format ting and interpret at ion to the processor MLINK also leaves the selection of routing words to the processor. This allows the processor to select a particular path in extra-stage, multipath net works (See Section 4.7.1) and prevent sMLINK from needing to know the details of format ting routing words for any particular net work (See Section 4.6).

11.2 Interfaces

On the node side/ALINK connect stoth e 64-b it, pipelined b us. This b us serves two opurposes for each MLINK interface. Recall from Chapter 10 that each net work interface on an MBTA node has a designated cycle on the pipelined b us once every 80 msLINK uses this slot to read or write data from the fast memory at 100MB/s. The processor also has a designated slot on the pipelined b us. During the processor's slot, it may read or write 32-b it values at memory-mapped k addresses. These memory-mapped addresses allow the processor to:

- 1. configure each MLINK
- 2. launch or ab ort net w ork operations
- 3. ch eck on th e st at us of exachink's ongoing or recent ly complet ed operat ions

On the net w ork sideLNK h as a b yte-w ide net w ork port w h ich b elatertees frakteva ard or b ackw ard port. The net w ork port h as the same sign and to b ackw ard port (See Tab le 9.2).

11.3 Primitive Network Operations

MLINK dist inguish effive kinds of primit ive net w ork operations:

- 1. READ
- 2. WRITE
- 3. Reset
- 4. NOOP
- 5. ROP (remot e funct ion invocat ion)

The RESET, NOOP, READ, and WRITE operations are h andled entirely by the receiving K w it h out involving the processor, w h ereas the remote function invocation is only queveen to be h andled by the node processor. The AD operation performs a multi-w ord, memory read operation on the remote node, returning the data at the free prediment stother stother ord, memory read operation performs the complement ary function, allow ing data to be w ritten into a reinsome more that no guards for coherence. Therefore, h ardw are reads and w rites and are associated with no guards for coherence. Therefore, h ardw are reads and w rites and are associated with no guards for coherence. Therefore, h ardw are reads and w rites and are associated processor and allow it to b oot. Comb in with the operation, the performs no function on the destination node b ut does return connection status information w h ich is useful during testing.

Remot e funct ion invocat ion is a generic primit ive w h ich allow s soft wigamatdon of arb it rary message types and remot e net w ork funct ion is simply conveys the specified dat a and a dist inguish ed address from the source endpoint to the destination via the net w ork. The destination MLINK queues the arriving dat a and address on the incoming message queue for the

MLINK Message Formats:

```
(\text{ROUTE})^* \circ \text{RESET} \circ (\text{DATA}_{cksum})^2 \circ \text{TURN}
(\text{ROUTE})^* \circ \text{NOOP} \circ (\text{DATA}_{cksum})^2 \circ \text{TURN}
(\text{ROUTE})^* \circ \text{READ} \circ len \circ (\text{DATA}_{addr})^3 \circ (\text{DATA}_{cksum})^2 \circ \text{TURN}
(\text{ROUTE})^* \circ \text{WRITE} \circ len \circ (\text{DATA}_{addr})^3 \circ (\text{DATA}_{cksum})^2 \circ (\text{DATA}_{write})^{(8 \cdot len)} \circ (\text{DATA}_{cksum})^2 \circ \text{TURN}
(\text{ROUTE})^* \circ \text{ROP} \circ len \circ (\text{DATA}_{addr})^3 \circ (\text{DATA}_{cksum})^2 \circ (\text{DATA}_{cksum})^2 \circ (\text{DATA}_{cksum})^2 \circ \text{TURN}
```

MLINK **Reply Formats:**

 $(DATA_{mlink_status})^2 \circ ACK/NACK \circ DROP$

 $(DATA_{mlink_status})^2 \circ (DATA_IDLE)^* \circ (DATA_{read})^{(8 \cdot len)} \circ (DATA_{cksum})^2 \circ DROP$

Each primit ive message type h as it s ow n init ial message format. Where determined b y MLINK, superscript s indicate the number of b yt es composing each port ion of the message dat a. The read operation is the only primit ive message w h ich receives dat a along w it h it s reply message.

Figure 11.1: MLINK Message Format s

dest inat ion processor t o service. The dest inat ion processor dequeues each message and invokes t h e funct ion at t h e spherical address w it h t h e associat ed dat 22 [E alls t h is kind of low -overh ead, remot e code invocat ion an *Active Message*. This primit ive exports t h e b asic funct ionality of t h e net w ork t o t h e soft w are level w h ere cust om message h andlers can b e craft ed in soft w are for each applicat ion or run-t ime system.

Figure 11.1 summarizes the message format sused bMyLINK net w ork interfaces to perform the primit ive net w ork operations. Where appropriate, the target address and data length are guarded w ith their own checksum so that data can be w ritten into memory w hile it is being received (See Section 4.7.4). In reply to aWRITE, RESET, NOOP, or ROP message, MLINK sends status information and an acknow ledgement. When replying to an uncorrupted operation, MLINK returns the data a associated w ith the read.DTheaeIDLE w ords preceding the read data in the read reply message are used to fill in any delays before thirds to yt e of read data is available. This delay arises part ially from the need to w ait forfirst cread data on the node data bus and part ially from the need to pipeline stages w it horizon with reply data.

These primit ives form a minimal set of net work primit ives. They provide a high $-d\mathbf{flgree}$ of ibility for a general-purpose mult iprocessor. In situations where the application and programming model are limited or biased to a part icular domain, it may make sense to cust omize a net work interface with additional net work primit ives implemented directly in hardware with outsthe processor int ervent ion. For inst ance, w h en b uilding a dedicat ed, sh ared-memory mach ine w it h a part icular memory-model in mind, it w ould b e b**fiene**l t o provide primit ive net w ork operations t o h andle coh erent memory t ransact ions.

In Sect ion 7.4, w e show ed how to package a net w ork using the stack packaging tech nology introduced in Chapter 7. Here, w e consider packaging an entire 64-processor MBTA mach ine.

12.1 Network Packaging

Packaging the net w ork is a simple application of the net w ork to stack packaging mapping introduced in Section 7.4. As show n in Figure 10.1, a 64-processor net w ork b uilt out of RN1 component s, or comparably sized/ETRO component s, h as 16 rout ers in each stage. We arrange these rout ers in a 4 4 grid arrangement as show n in Figure 12.1. With the rout ers packaged in DSPGA packages and placed on 3 inch cent ers, each rout ing b oard is rough ly 12 inch es square.

12.2 Node Packaging

We can package th e nodes inside th e same st ack b y h ousing th e larger, VLSI component s in DSPGA packages and using gull-w ing surface-mount component s for memory and b us logic. By sh aring th e i/ o pads associated w ith th e 64-b it, node dat a b us, w e can integrate all four logical net w ork interfaces on a single die and place th e die in a DSPGA package. Th e processor and cust om b us control logic can each b e placed in th eir ow n DSPGA package. Th e memory can b e ob t ained in gull-w ing, surface-mount packages. Th e b us interface logic can b e packaged in SSOP packages w ith a 25 mil pad pit ch [Tex91]. By adding a fourt h DSPGA package, w e can package a node on a 6 inch square PCB w ith the DSPGA component s cent ered 3 inch es apart. Th e memory and glue logic can b e placed on th e surface of th e node PCB b et w een th e DSPGA packages as sh ow n in Figure 12.2. Th e fourt h DSPGA package can b e used eit h er to h ouse addit ional node logic or as a b lank for mech anical support and vert ical signal cont inuit y. Th is arrangement allow s us to st ack four node PCBs on top of th e net w ork rout ing b oards and align th e DSPGA packages in th e net w ork and nodes (See Figures 12.3 and 12.1).

To accommodat e addit ional logic or memory for each node, w e can b uild daugh t er b oards of t h e same size and use vert ical connect ivit y t o int erconnect t h e b oards. As long as t h e signals w h ich connect t o t h e addit ional logic or memory are availab le on t h e pads of one of t h e four DSPGA packages on t h e node, an adjacent PCB h as access t o t h ese signals. A DRAM memory card, for example, could b e b uilt b y h ousing t h e DRAM cont roller in a DSPGA package, and packaging t h e DRAM in TSOP packages b et w een t h e DSPGA component sit es. Blank DSPGA packages w ill b e necessary in any unused DSPGA grid sit es.

12.3 Signal Connectivity

Each node needs to b e connected to two network input channels and two network output channels. We use the through vias on the DSPGA packages to vertically connect each node into



The 16 rout ers in each stage of the net w ork (See Figure 10.1) are arranged in 4 grfd. The rout ers are h oused in DSPGA packages and spaced 3 inch es apart.

Figure 12.1: Rout ing Board Arrangement for 64-processor Mach ine



By h ousing t h e processor, net w ork interface, and b us cont rol logic in DSPGA packages, w e can construct a 6 inch square node suit ab le for st ack packaging. The fourt h DSPGA can b e b lank or h ouse addit ional logic, such as an opt ional co-processor. Memory and b us interface logic are h oused in gull-w ing surface-mount packages in t h e space b et w een t h e DSPGA packages.





Four nodes can b e arranged in one 12 inch square st ack layer w h ich mat es mech anically and elect rically w it h t h e rout ing component layers (Figure 12.1).

Figure 12.3: Layer of Packaged Nodes

the net w ork layers. As shown in Figure 12.3, w e can place four nodes in each stack layer ab ove, or b elow, the group of th ree net w ork b oards. To h ouse 64 nodes $\frac{64}{74}$ w=ehfesdch layers of nodes. We can place h alf of the nodes ab ove and h alf b elow the net w ork layer to minimize the e dist ance of any node from the net w ork. Th is segregation leaves us w ith eight layers of nodes on each side of the net w ork. The vertical th rough signals on each node must run net w ork connections for the eight nodes in each node column on each side of the net w ork. Each of the eight nodes taps off the appropriate sub set of the ess signals to connect into the net w ork. Mech anically, the node arrangement describe dh as a rot at ional symmetry of four. With proper signal arrangement, w e can exploit th is symmetry to allow a single node PCB design to tap int o any of four different be asic node designs. In the net w ork layers, the vertical th rough interconnect w ill be used to arrange the ent w ork inputs and out puts so th at h alf of the eight and h alf of the eout puts are available on each side of the ent w ork.

12.4 Assembled Stack

Figure 12.4 show s an exploded view of the packaged 64-processor machine. External interfaces mate w it h the nodes in the top-most node layer using the same vertical interconnect scheme suggest ed for node daugh terb oards. The complete stack houses the network and all 64 nodes in a cub ic structure rough $1y''12 \ 12'' \times 5''$ (See Figure 12.5).



A complet e 64-processor mach ine st ack is composed of 3 net w ork layers (Figure 12.1) and 16 node layers (Figure 12.3). Two different node PCB designs coupled w it h the rotational symmetry of the node PCBs, allow each of the eight nodes in a vertical column to tap into different net w ork connections.

Figure 12.4: Exploded Side View of 64-processor Mach ine St ack



Scale Draw ing

Figure 12.5: Side View of 64-processor Mach ine St ack

Part IV

Conclusion

We have examined the latency and fault tolerance associated with large, multiprocessor net works. We developed techniques at many levels for building low-latency net works. We also developed net works capable of sustaining faults and techniques allowing proper operation of these net works in the presence of faults. In the development, we found no inherent incompatibilities between our goals of low latency and fault tolerance. Rather, we found commonality between techniques which decrease latency and those which improve fault tolerance.

Consequent ly, w e w ere ab le to ident ify a rich class of net w orks w it h good lat ency and fault t olerant ch aracterist ics. We parameterized the net w orks in this class in several w ays. We developed an underst anding of h ow the net w ork parameters effect net w ork properties. This underst anding allow s us to t ailor net w orks to meet the requirements of part icular applications.

13.1 Latency Review

Comb ining t h e lat ency cont rib ut ions from Sect ion 2.4 and collapsing int o a single equat ion, w e get :

$$T_{net} = \gamma (\text{applicat ion t opology}) \cdot \left(s_n \cdot (t_{io} + t_{switch}) + \Sigma_i \begin{bmatrix} \frac{d_i}{\frac{1}{\sqrt{\mu\epsilon}}} \\ t_c \end{bmatrix} \cdot t_c \right) + \begin{bmatrix} \frac{L}{w} \end{bmatrix} \cdot t_c \quad (13.1)$$

We see that there are many aspects which contribute to net work latency. To ach ieve low latency, we must pay attention to all potential latency contributors and work to simult aneously minimize their effects. In Chapters 3 th rough 7, we addressed all of these latency components and examined ways to minimize their contributions.

We considered h ow to minimize the transit time b et w $eeff_t$ bout ers (

$$T_t = \Sigma_i \left[\frac{\frac{d_i}{v}}{t_c} \right] \cdot t_c \tag{13.2}$$

The is latency is determined by the speed of propagation x_i and the total distance traversed, $\Sigma_i d_i$. We saw that the maximum speed of signal propagation w as determined by material properties.

$$v = \frac{1}{\sqrt{\mu\epsilon}}$$

We also saw that this maximum was only achievable with proper signal termination. In Chapter 6, we saw signalling techniques for achieving this maximum rate of propagation with minimal power dissipation. We saw that the traversed interconnect dist **depends** on the growth characteristics of the net work topology and the achievable packaging density. In Chapter 3, we looked at the interconnect distance growth characteristics for a large class of net work **sized d herse** i

w ith the most favorable grow the characteristics. In Section 2.4.2, we noted that, in some situations, locality can be exploited to minimize, on average, the distances which must be traveled inside the net work. Consequently, in Chapter 3 we also distinct work topologies with locality. In Chapter 7, we looked at tech nologies for high-density packaging. We also looked at topologies for mapping net works onto the packaging tech nology in a way that exploits the density to minimize interconnect ion distances.

We considered h ow to minimize the total number of routers which must be traversed in a net w ork_n. In Chapter 3, we found that log structured sorting net works gave us the low est number of switch es as long as we restrict ed ourselves to bounded degree switching nodes (Section 2.7.1). We also not ed that the router radigives us a parameter we can use to control the actual number of switch est raversed in an implementation. Again, for some applications locality exploitation may allow us to further reduce the average number of switch est raversed when routing through the net work.

We not ed t h at t h e lat ency cont rib ut ed b y each rout ing component w as composed from t h e sw it ch ing t ime and t h e i/o lat ency.

$$t_{nl} = t_{io} + t_{switch} \tag{13.3}$$

In Ch apt er 6, w e idented a signalling discipline w h ich minimized t ransit and ch ip i/ o lat encies. We looked at t ech nologies for implement ingros drivers and receivers for t h is signalling discipline and saw h ow t o design circuit ry for realizing low -lat ency i/ o. In Ch apt er 4, w e developed a simple rout ing prot ocol t h at w as w ell mat ch ed t o t h e capab il the dest destination t ech nologies. The rout ing sch eme comb ines simple, local decision making w it h a minimum complexit y rout ing prot ocol t o allow t h e sw it ch t o perform all of its functions quickly.

To keep the content ion lat ency and the transmission time $b_{transmit}$, low, we looked at how to provide high b andw idth in these net works. We saw that increasing the b andw idth available f of each connection will decrease the transmission latency.

$$T_{transmit} = \left\lceil \frac{L}{w} \right\rceil \cdot t_c \tag{13.4}$$

We can increase this b and w idth either by increasing the signal **ling** batyeincreasing the data channel w idth. We can also note that the low erthetransmission **Tat** ency it. the faster the resources used by a connection are freed. As a result, decreasing transmission latency w ill also decrease content ion latency.

We not iced t h at w e can oft en reliab ly send dat a fast er t h an t h e dat a can t raverse w ires or rout ing component s. As a result, w e saw t h at pipelining t h e t ransmission of dat a oft en allow s us t o decrease t h e signalling clock t_{c} , considerab ly, and h ence increase b andw idt h, w it h out any negat ive impact on lat ency. To t h is end, w e sh ow ed h ow t h e rout ing prot ocol can accommodat e pipelining of dat a across w ires and inside rout ers (Sect ion 4.11). In Ch apt er 6, w e also saw h ow t h e i/ o circuit ry and signalling discipline allow us t o reliab ly pipeline b it s across w ires of arb it rary lengt h.

Furth er, w e saw th at content ion lat ency arises from inadequate or improperly utilized resources inside the net w ork. We saw in Ch apt er 3 th at dilated routers gave connections a choice of resources to utilize th rough out the net w ork. This freedom reduced the likelih ood that b locking w ill occur w it h in the net w ork and h ence reduced content ion latency. In Section 4.9.2, w e saw h ow fast path collapsing reduced content ion latency furt h er b y quickly reclaiming resources allocated to b locked connect ions.

In Ch apt er 3, w e also saw that w e h ave several opt ions for reducing content ion lat ency:

- 1. We can increase the per connect ion b andw idth b y increasing the ch annel w idth or signalling frequency, as described ab ove.
- 2. We can also increase the aggregate b and w idth of the mach ine b y increasing the number of input and out put connect ions b et w een each node and the net and ork,
- 3. We can decrease the likelih ood of b locking b y increasing the dil*d*t ison, that each connect ion h as more opt ions at each routing stage.

13.2 Fault Tolerance Review

In Sect ion 2.5, w e saw that w e cannot depend on the correct operation of every component in the net w ork if w e need to ach ieve reasonable MTTF for large-scale multiprocessor net w orks. We also saw that the ability to operate in the presence of even a small number of fault y components improves our system reliability, considerably. This observation led us to look for net w orks in w hich w e could maximize the distinct resources available to make any connections and hence to minimize the likelih ood that any set of faults w ill render the net w ork disfunctional.

In Sect ion 2.1.1, w e not ed t h at transient fault s w ere much more likely t h an permanent fault s. Th is fact, coupled w it h t h e single-component fault rat e derived in Sect ion 2.5, led us t o b e concerned w it h rob ust operation in t h e face of dynamically arising fault s. We found t h at w e must devise protocols w h ich do not assume t h e correct operation of any component in t h e net w ork at any point in t ime. Rat h er, w e must arrange t h e protocol t o verify t h e integrit y of each net w ork operation.

In Sect ion 3.3 w e examined mult ipat h net w orks and not ed t h eir pot ent ial for providing fault t olerance. In t h ese net w orks, t h e mult iple pat h s b et w een endpoint s use different rout ing resources. Th ese alt ernat e rout ing resources provide t h e b asis for fault -t olerant operation. Wh en a fault y component renders one pat h inoperative, anot h er pat h is availab le w h ich avoids t h e fault y component. In Sect ion 3.5 w e examined many of t h e det ailed w iring issues associated w it h mult ipat h, mult ist age net w orks. We saw t h at t h e numb er of connect ions t o each *i* emdpoint is t h e w eakest link b et w een a node and a mult ipat h net w ork, and w e saw h ow t o make t h e b est use of t h e endpoint connect ions availab le in a part icular net w ork. We also visit ed t h e issue of w iring t h e mult iple pat h s inside t h e net w ork t o maximize fault t olerance. We saw different evaluat ion crit eria b ased on w h et h er net w ork connect ivit y is view ed as a yield prob lem or as a h arvest prob lem. If w e allow node isolat ion, w e saw t h at randomly-w ired net w orks generally b eh ave most rob ust ly in t h e face of fault s. Wh en node isolat ion is not permit t ed, w e found t h at det erminist ic, maximum-fanout net w orks generally survive more fault s.

We also saw that w e can control the amount of redundancy, and h ence fault tolerance in these net w orks, by selecting the router dildt inoud, the number of node input and out put connections, ni and no. We can adjust ni and no to control the mean time to node isolation. For the h arvest case, w h ere node isolation is not allow ed, increasing the number of node inputs and out puts is prob ab ly the most effective w ay of increasing fault tolerance. We can adjust the dilation to control the amount of path fanout w ith in the net w ork and h ence the number of path s provided b et w eer endpoints. Increasing the dilation is effective for increasing fault tolerance in b ot h the the h arvest and yield sit uat ions. How ever, due to the different reliab ility metrics we use in these two cases, increasing the dilation is much more effective in the yield case than in the harvest case.

Mult ipat h net w ork t opology, h ow ever, only gave us t h e pot ent ial for fault -t olerant operat ion. To realize t h at pot ent ial, w e not edt h at t h e rout ing sch eme must b e ab le t o det ect w h en failures occur and b e ab le t o exploit t h e mult iple pat h s t o avoid fault s. In Ch apt er 4, w e developed such a sch eme for rout ing on t h e mult ist age, mult ipat h net w orks det ailed in Ch apt er 3. End-t o-end message ch ecksums guard each dat a t ransmission against unnot iced corrupt ion. End-t o-end acknow ledgment s and source-responsib le ret ry w ork t oget h er t o guarant ee each message is delivered at least once w it h out corrupt ion. Random select ion of a part icular pat h t h rough t h e mult ipat h net w ork coupled w it h source-responsib le ret ry, guarant ees t h at any non-fault y pat h b et w een any source-dest inat ion pair can event ually b e found. Comb ining t h ese feat ures, t h e rout ing prot ocol ach ieves correct operat ion w it h out requiring any know ledge of t h e fault s w it h in t h e net w ork.

We saw that w e could minimize the performance impact of fault y components and interconnect on the net w ork b y ident ifying them and masking them from the net w ork. A know n, masked fault is deterministically avoided. This avoidance allow s the random path selection to converge more quickly on a good path b y removing all know n b ad path s from the space of potential path s. We also saw that ident ifying faults allow s us to make assessments about the integrity of the net w ork (Section 5.1, Section 5.7).

We developed minimally intrusive mech anisms for locating faults. The routing protocol uses the pipeline delay cycles associated with reversing the direct ionfordulat across the net work to transmit router checksums and det ailed connection information back to the source. This information helps narrow down the source of any faults. Port-by-port deselection and partial-external scan (Chapter 5) allow the system to isolate regions of the net work and test for faults. Since the net work has redundant paths, portions of the net work can be isolated and test ed in this manner with out interfering significantly with normal operation.

Finally, w e saw th at the mech anisms used for fault isolation and testing, coupled w ith the multiple path sw ith in each net w ork, provide facilities for in-operation repair. Physically replaceable sub units can be isolated, repaired, and returned to service w ith out taking the entire net w ork out of service (Section 5.6, Section 7.5.6). On-line repair allow s us to minimize or eliminate system dow n-time and h ence maximize system availability.

13.3 Integrated Solutions

We have described a set of techniques for building robust, low -latency multiprocessor networks. These solutions span a range of implement at ion levels from VLSI circuits, packaging, and interconnect upth rough architectures and organizations. Each technique presented is interesting in its own right for the features and its encoffers. How ever, the collection of techniques presented here is most interesting because the techniques integrate smooth ly into a complete system. When assembled, we do get a system which reaps the cumulative fferend by all of the techniques. The features of many of the techniques compliment each other such that the overall features and benefits of the composite system are greater than the features of the individual pieces. In th is appendix, w e w ill describ e th e simulat ions used to measure net w ork performance. We w ill b egin b y describ ing some feat ures of th e b asic arch it ect ure modeled. We revist some practical issues of net w ork const ruct ion involving th e input s and out put s of th e net w ork. Finally, w e develop met h ods for exercising net w orks b ased on represent at ive net w ork loads t aken from sh ared memory applicat ions.

A.1 The Simulated Architecture

The net w orks simulated use a circuit-sw it ched routing component b ased upon RN1 (See Chapter 8) and Metro (See Chapter 9). The particular component used the rough out these experiments can acte it her as a single 8-input, radix-4, dilation-2 router, or as two independent 4-input, radix-4, dilation-1 routers.

To aid the routing of messages, each component will have a pin dedicated to calcudating control information according to the following blocking criterion taken from Leight on and Maggs in [LM92]. A router is *blocked* if it does not have at least one unused, operational output port in each logical direction which leads to a router which is not blocked. To route a message, a router at tempt stoch oose a single output porfirst yooking at unused ports, and second eliminating any ports which are blocked. If no unique choice ariseds ports unused, but all unblocked or all blocked—then the router randomly decides between ports.

Each ch ip also incorporat es a serial t est -access port (TAP) w h ich accesses. Th ese port s, in t urn, are connect ed t oget h er in a diagnost ic net w ork w h ich can provide in-operat ion diagnost ics and ch ip reconfigurat ion as det ailed in Ch apt er 5.

A.2 Coping with Network I/O

Much of the fault tolerance and routing behavior of our net works is dominat fields by anth e last stages. Although multipath net works provide multiple paths between any two nodes, these paths can only use a large number of physically distinct routers tow ards the middle of the net work. Near the nodes, these paths must concentrate tow ards the concentrations. This concentration is most severe in thins t and last stages, where each node only has a small number of connections to the net work (See Section 3.5.2). For the sake of these simulations we assume dilation one routing components are used in thing at age of the net work of the net work of the set of the net work.

¹Th is informat ion is reprint ed w it h sligh ficatoidin from [Ch o92]

A.3 Network Loading

In this section, we derive net work loads for use with our performance simulations. We need to run a large number of simulations to obtain average performance of each net work at various fault levels. Consequent ly, we use simple synthetic loadings to keep simulation time manageable. We start by using uniformly distributed random destinations for our messages. We rear model by looking at shared-memory applications studied by the MIT Alew ife Project [CFKA90].

A.3.1 Modeling Shared-Memory Applications

Our goal is to provide a realist ic model of net w ork ut ilization that can be used to compare many different net w orks and parameters. To keep simulation time tractable, we use a variant of uniform trafic. Our simulation sends messages to random destinations in a uniform distribution. How ever, message lengths are randomly generated according to distributions derived from speci parallel applications. These application were taken from caching studies done by the Alew ife Project [CFKA90]. These studies simulate a shared memory architecture with coherent caches at each processing node. Dat at aken from this study corresponds to the follow ing system parameters:

- Sh ared memory, coh erent cach es
- Full-map direct ories
- 16-b yt e cach e lines
- 64 nodes, corresponding t o 3-st age, radix-4 net w orks.
- Single t h read
- CISC inst ruct ions
- 1 memory reference per inst ruct ion
- Processors st all aft er 1 out st anding memory reference
- Barrier synch ronizat ion

A.3.2 Application Descriptions

[CFKA90] st udied four applicat ions: SIMPLE, SPEECH, FFT, and WEATHER. SIMPLE models the hydrodynamic behaviofluits using finite difference methods to solve the equations in two dimensionsspeech is the lexical decoding stage of a phonetically-based spoken language underst anding system. It uses a variant of the Viterbisearch algorithismaradix-2 Fast Fourier Transform. WEATHER uses finite-difference methods to solve partial differential equations which model the at mosphere around the globe.

These applications at tempt to represent the ree major classes of problems: graph problems, continuum problems, and particle problems. Graph problems involve searching and irregular communication. Continuum problems generally have localized communication in regular patterns. Particle problems often involve communication over long distances to simulate interactions such as those due to gravit at ional forces.

A.3.3 Application Data

Cach e-coh erent sh ared memory systems ut ilize a small set of message types, eachixed a lengt h. The messages sent th rough the net w ork read cach e lines, w rite cach e lines, and maint ain cach e coh erency. A cach e-line read, for example, requires an 8-b yt e read request follow ed by a reply containing the data. The reply consists of an 8-b yt e h eader follow ed b y 16 b yt es represent ing the desired cach e line.

Tab le A.1 list s t h e frequency of all t ransact ions for our four applicat ions. The messages sent for each transact ion are also list ed. In contrast to the Alew ife study, it is important for us to distinguish w h ich transact ions are split ph ase. Our net w orks are circuit-sw it ch ed and can save rout ing t ime if a reply t o a request is immediat ely availab le. How ever, if t h e t ransact ion must b e split int o t w o ph ases, t w o messages w ill h ave t o b e rout ed separat ely. Tab le A.1 dist inguish es t h ose messages w h ich are single ph ase, alw ays split ph ase, and somet imes split ph ase. Tab le A.2 gives t h e percent age split ph ase for t h ose w h ich are somet imes split ph ase. Assuming a t w o rout er cycles per processor cycle, our dat a gives us a 3, 6, 7, and 9 percent approximat e message generat ion rat e per rout er cycle forWEATHER, SIMPLE, SPEECH, and FFT, respect ively.

Tab le A.2 also gives the approximate grain sizes of each application. This ensues will be used to determine frequency of b arrier synch ronization, to be discussed in Section A.3.4. Finally, Tab le A.3 gives the relative frequency of each length of message for each application. This is summarized by the average length of messages given for each application.

A.3.4 Synchronization

Our performance simulat ion includes b arrier synch ronizat ion t o eliminate w. Our simulat ion models applicat ions w h ich assume some degree of synch ronizat ion b et w een t h e mult iple processor nodes of t h e syst em. Wh en a simulat ion violat es t h is assumpt ion, result s are skew ed. We prevent t h is skew b y performing periodic b arrier synch ronizat ion according t o grain sizes est imat ed for each applicat ion.

It is import ant to eliminate simulation skew b ecause it can mask the effects of localized net w ork degradation. Analytic models suggest that faults and congestion may severely affect the performance ob served by specific destination nodes w h ile leaving ot h ers largely unaffect ed [KR89]. With out synch ronization, such localized degradation w ould be $lostvintagh \not e O b$ and w idt h utilization. Modeling synch ronization, h ow ever, forces all processors to w ait for those falling b eh ind, resulting in a more realist ic decrease in I/O b and w idt h utilization.

A.3.5 The FLAT24 Load

We also simulate a uniform message distribut ion LAT24. FLAT24 uses 24-byte messages and other simulation parameters which are similar to the messages and parameters confidence of the second speech. FLAT24 serves as a basis for net work comparison.

For our lat er st udies, w e sh all also HISAT24, b ut w e sh all use parameters w h ich differ slight ly from th ose in the Alew if est udy and correspond more closely to our target arch it ect ures.

To derive the frequency of message loading, severálreasonab le paramet er values were chosen. Not et hat our result s are not overly sensitive to loading, so r**figgh**es are adequate. The program code for each processor is assumed to be resident in local memory. Consequent ly, only dat a

Message Type	WEATHER	SIMPLE	SPEECH	FFT		
read miss, w rit e mode	0.4400	0.4500	1.8700	0.9600		
[h dr,h dr+dat a] (h dr,h dr+dat a)						
read miss, not w rit e mode	0.8400	4.2400	1.3500	1.7500		
(h dr,h dr+dat a)						
read miss, not in any cach e	0.6700	0.7700	0.0800	0.1300		
(h dr,h dr+dat a)						
w rit e miss, w rit e mode	0.6400	0.6300	0.0100	2.5100		
[h dr,h dr+dat a] (h dr,h dr+d	r,h dr+dat a)					
w rit e miss, not w rit e mod	e 0.0000	0.1900	0.0000	0.1000		
?h dr,h dr+dat a?						
w riteh it, not w rite mod	0.5500	0.4500	1.8500	0.9900		
?h dr,h dr?						
w rit e miss, not in any cach	e 0.3300	0.3000	0.1500	0.0000		
(h dr,h dr+dat a)						
inst ruct ion miss	0.0700	0.1900	0.0000	0.2700		
(h dr,h dr+dat a)						
privat e misses	0.1159	0.1038	0.0013	0.1821		
(h dr,h dr+dat a)						
invalidat ions	0.4318	1.2562	2.7455	2.8004		
(h dr,h dr)						
evict ions	0.0000	0.0000	0.0000	0.0000		
(h dr,h dr)						
replacement s of dirt y dat a	0.0407	0.4512	0.0090	0.0196		
(h dr+dat a)						
synch ronizat ions not cach e	0.0000	0.0000	0.0000	0.0000		
(h dr,h dr+dat a)						

h dr = packet h eader, dat a = cach e line

[...] = split ph ase message comb inat ion

(...) = single ph ase

?...? = somet imes split ph ase

Relat ive t ransact ion frequencies for each of our four applicat ions, in t ransact ions per processor cycle, are given ab ove. Messages sent for each kind of t ransact ion are also given. (Dat a Court esy of David Ch aiken)

Tab le A.1: Relat ive Transact ion Frequencies for Sh ared-Memory Applicat ions

	WEATHER	SIMPLE	SPEECH	FFT
percent split ph as	e 85.5560	91.7210	100.0000	88.8396
grain size	$59769(\frac{1}{2})$	7271	1000 t o	28289
	$187714(\frac{1}{2})$		10000	

For each application, the percent split phase is given for those list ed as sometimes split phase (?..?) in Table A.1. Approximate grain sizes are also given for each application. There are two grain sizes for each of two phases in the application.

Tab le A.2: Split Ph ase Transact ions and Grain Sizes for Sh ared-Memory Applicat ions

	WEATHER	SIMPLE	SPEECH	FFT
8-b yt e	2.9211	2.0798	5.5800	5.3179
16-b yt e	0.5112	1.2936	2.7455	2.9109
24-b yt e	1.1207	1.7055	1.8890	3.5784
32-b yt e	2.4359	5.9295	3.3813	5.6832
Average Lengt h	21.2178	24.3463	17.8074	20.4033

Relat ive frequencies of each lengt h of message are given. These are summarized by the average lengt h of messages for each application.

Tab le A.3: Message Lengt h s for Sh ared-Memory Applicat ions

references w ill result in non-local memory references. We assumed a dat a cach e miss rate of 15 percent. For each dat a read or w rite, w e get 0.15 misses per processor cycle. We assumed that 50 percent of the references are to local memory, w h ich gives us 0.075 references to non-local memory per processor cycle. With a 50 MHz processor and the RN1 part running at b etter than 100 MHz, w e h ave two router cycles per processor cycle. This gives us 0.0375 non-local memory references per router cycle. Adding an additional 10 percent to account for cach e coh erency messages, w e end up w it h approximately 0.04 messages per router cycle.

We also examine time b et w een synch ronizations, or, equivalent ly, application grain size. A grain size represent at ive of applications studied is 10,000 cycles, or $1000 \times 0.04 = 400$ messages. Alt oget h er, our performance met ric is thet ime to rout et h e follow ing task: all processors in the system must each send 400 24-b yt e messages at a rate of 0.08 messages per act ive processor cycle. We assume that each processor can h ave upt o 4 th reads, or tasks, each w it h an out st anding message, b efore st alling.

Not e t h at our t ask explicit ly models b arrier synch ronizat ion. Ot h er st yles of synch ronizat ion may involve smaller processor groups, b ut may also t end t o synch ronize t h ese groups more oft en. In any case, it is import ant t o model t h e synch ronizat ion requirement s of an applicat ion. For our purposes, b arrier synch ronizat ion incorporat es an appropriat e component of t h ese requirement s int o our performance met ric. We see t h at synch ronizat ion plays a major role in performance

degradat ion. This degradat ion occurs when net work failure results in a small number of nodes with part icularly poor communication b and width.

Let us take one more look at our numb ers. Since messages are 24 b yt es long, w e are b asically running our net w ork at 1 b yt e per rout er cycle, or 100 percent. If the message rate w ere any h igh er, th e processors w ould just b e st alled more oft en, and the net w ork loading w ould not really ch ange. Not e th at our analysis assumes low -lat ency message h andling, a concept demonst rat ed in the J-Mach ine [192]. If, as w ith many commercial and research mach ines, there exists a h igh lat ency for message h andling, the lat ency induces a feedb ack effect w h ich prevents full utilization of the net w ork [Joh 92]. Alt h ough cach e miss and message locality numb ers are open to deb at e, w e ob serve th at the tech nological trends of multiple-issue processors and w ider cach e lines w ill only increase demands on the net w ork. How ever, performance results present ed in th is paper w ere also verified to b e qualit at ively unch anged under net w ork loading h alf of the at used h ere.

A.4 Performance Results for Applications

In th is section w e summarize our performance results for each net w ork in the presence of fault s. Performance w as measured for complete net w orks only. For each fault level sh ow n, mult iple t rials w ere run in w h ich fault s w ere randomly ch osen. After fault insert ion, applications w ere simulated on th ose net w orks w h ich remained complete. Dat a sh ow n represent the average I/O b andw idt h ut ilization and lat encies over those t rials involving complete net w orks. These results do not represent the actual performance of these applications on h ardw are. Rat h er, our dat a provides a b asis for net w ork comparison b y illust rating performance t rends in the presence of fault s.

To isolate the effects of interw iring, the deterministic and random netw orks presented use dilat ion-2 components in the last stage. We studied 3-stage non-interw ired, randomly-interw ired, and deterministically-interw ired netw orks. I/O b andw idth utilization varied by less than 2 percent, a variation not significant for our simulation accuracy.

How ever, to avoid single-point disconnections in the last stage, the interw ired net w orks w e sh all analyze for fault performance are constructed from dilation-1 components in the last stage. Alt h ough dilated components provide b etter performance, the use of the se dilation-1 components sub stantially increases fault tolerance (See Section 3.5.2). For applications studied on 3-stage net w orks, the decrease in I/O b andw idth utilization w as less than 6 percent.

Figures A.1 and A.2 details the fault performance of our applications on 3-stage, radix-4, net w orks w h ich can w it h st and fault s. The **Expst24** tsilonow n as a solid line, is represent at ive of graph t rends and w ill b e used in net w ork comparisons.

Figures A.3 and A.4 compares the performance of those net works which can tolerate faults. The performance of the random net work is slightly better than that of the deterministic net work. How ever, recall that **figu**es are for complete net works only. For each fault level show n, the random net works have a low er probability of remaining complete than the deterministic net works.



Random Net w ork I/ O



Random Net w ork Lat encies

I/O b and w idt h ut ilization and lat encies for applications on 3-stage random net w orks. The applicationFLAT24, show n as a solid line, is represent at ive of graph t rends and w ill b e used for net w ork comparison.

Figure A.1: Applicat ions on 3-st age Random Net w orks



Det erminist ic Net w ork I/ O



Det erminist ic Net w ork Lat encies

I/ O b and w idt h ut ilization and lat encies for applications on 3-st age det erminist ic net w orks. The application π LAT24, show n as a solid line, is represent at ive of graph t rends and w ill b e used for net w ork comparison.

Figure A.2: Applicat ions on the 3-st age Det erminist ic Net w ork



3-St age Net w ork Lat encies

Comparat ive I/O b andw idt h ut ilizat ion and lat encies for 3-st age det erminist ic and random net w orks om LAT24. Recall from Tab le 3.4 t h at expect ed percent ages of failure t olerat ed b y random and det erminist ic net w orks are, respect ively: 10% and 16%. Not e t h at t h e performance degradat ion appears t o level off b ecause only complet e net w orks are measured. Alt h ough t h e surviving net w orks suffer less degradat ion as percent age of failure increases, t h e numb er of surviving net w orks is b ecoming sub st ant ially smaller.

Figure A.3: Comparat ive Performance of 3-St age Net w orks



4-St age Net w ork Lat encies

Comparat ive I/O b andw idt h ut ilizat ion and lat encies for 4-st age random and det erminist ic net w orks OFFLAT24. Recall from Tab le 3.4 t h at expect ed percent ages of failure t olerat ed b y random and det erminist ic net w orks are, respect ively: 4.6%, and 8.8%. Not e t h at t h e performance degradat ion appears t o level off b ecause only complet e net w orks are measured. Alt h ough t h e surviving net w orks suffer less degradat ion as percent age of failure increases, t h e numb er of surviving net w orks is b ecoming sub st ant ially smaller.

Figure A.4: Comparat ive Performance of 4-St age Net w orks

Bibliography

- [ACD⁺91] Anant Agarw al, David Ch aiken, GodfreySDuza, Kirk Joh nson, David Kranz, Joh n Kub iat ow icz, Kiyosh i Kurih ara, Beng-Hong Lim, Gino Maa, Dan Nussb aum, Mike Parkin, and Donald Yeung. Th e MIT Alew ife Mach ine: A Large-Scale Dist rib ut ed-Memory Mult iprocessor. MIT/ LCS/ TM 454, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, Novemb er 1991.
- [ACM88] Arvind, D. E. Culler, and G. K Mass. Assessing t h e Berfet s of Fine-Grain Parallelism in Dat flow Programs. *The International Journal of Soupercomputer Applications*, 2(3), Novemb er 1988.
- [AI87] Arvind and R. A. Ianucci. Two Fundament al Issues in Mult iprocessing. *Proceedings* of DFVLR Conference on Parallel Processing in Science and Engineering, pages 61– 88, West Germany, June 1987.
- [ALKK90] Anant Agarw al, Beng-Hong Lim, David Kranz, and Joh n Kub iat ow icz. APRIL: A Processor Arch it ect ure for Mult iprocessing. *Phroceedings of the 17th International* Symposium on Computer Architecture, pages 104–114. IEEE, May 1990.
- [And85] T. Anderson, edit or. *Resilient Computing Systems*, volume I, ch apt er 10, pages 178 196. Wiley-Int erscience, 1985. Ch apt er b y: C. I. Dimmer.
- [Baz85] M. Bazes. A Novel Percision MOS Synch ronous Delay Line. IEEE Journal of Solid-State Circuits, 20(6):1265–1271, Decemb er 1985.
- [BJN⁺86] L. A. Bergman, A. R. Joh nst on, R. Nixon, S. C. Esener, C. C. Guest, P. K. Yu, T. J. Drab ik, and M. R. Feldman S. H. Lee. Holograph ic Opt ical Interconnect s for VLSI. *Optical Engineering*, 25(10):1009–1118, Oct ob er 1986.
- [Bra90] Ch rist oph er W. Branson. Int egrat ing Test er Pin Elect ro**hEE** Design and Test of Computers, pages 4–14, April 1990.
- [Buc89] Leonard Buch off. Elast omeric Connect ors for Land Grid Array Package *Connection Technology*, April 1989.
- [CCS⁺88] Barb ara A. Ch appell, Terry I. Ch appell, St anley E. Sh ust er, Hermann M. Segmuller, James W. Allan, Rob ert L. Franch, and Ph illip J. Rest le. Fast CMOS ECL Receivers With 100-mV Worst -Case Sensit ivif EEE Journal of Solid-State Circuits, 23(1):59– 67, Feb ruary 1988.

- [CED92] Frederic Ch ong, Eran Egozy, and Andr DeHon. Fault Tolerance and Performance of Mult ipat h Mult ist age Int erconnect ion Net w orks. In Th omas F. Knigh t Jr. and Joh n Savage, edit orsAdvanced Research in VLSI and Parallel Systems 1992, pages 227–242. MIT Press, March 1992.
- [CFKA90] David Ch aiken, Craig Fields, Kiyosh i Kurih ara, and Anant Agarw al. Direct ory-Based Cach e-Coh erence in Large-Scale Mult iprocesso#EEE Computer, 23(6):41–58, June 1990.
- [Ch o92] Frederic T. Ch ong. Performance Issues of Fault Tolerant Mult ist age Int erconnect ion Net w orks. Mast'ent h esis, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, May 1992.
- [CK92] Frederic T. Ch ong and Th omas F. Knigh t, Jr. Design and Performance of Mult ipat h MIN Arch it ect ures. Isymposium on Parallel Architectures and Algorithms, pages 286–295, San Diego, California, June 1992. ACM.
- [Com90] IEEE St andards Commit t ee.IEEE Standard Test Access Port and Boundary-Scan Architecture. IEEE, 345 East 47t h St reet, New York, NY 10017-2394, July 1990. IEEE St d 1149.1-1990.
- [Cor89] Engineering Plast ics Division Hoech st Celanese Corporat ion. Vect ra Liquid Cryst al Polymer Molding Guidelines and Specificat ions (VC-6), 1989.
- [Cor90] Rogers Corporat ion. Isocon Int erconnect ion Feat ures and Applicat ions, 1990.
- [Cor91] Int el Corporat ion. Paragon XP/S. Product Overview, 1991.
- [CSS⁺91] David E. Culler, Anurag Sah, Klaus Erik Sch auser, Th orst en von Eicken, and Joh n Waw rzynek. Fine-grain Parallelism w it h Minimal Hardw are Support : A Compiler-Cont rolled Th readed Ab st ract Mach inePrbreedings of the Fourth International Conference on the Architectural Support for Programming Languages and Operating Systems, April 1991.
- [CYH84] Ch in Ch i-Yuan and Kai Hw ang. Connect ion Principles for Mult ipat h Packet Sw it ch ing Net w orks. IbOth Annual Symposium on Computer Architecture, pages 99–108, 1984.
- [D⁺92] William J. Dally et al. The Message-Driven Processor: A Mult icomput er Processing Node w it h fiEfent Mech anisms*IEEE Micro*, pages 23–39, April 1992.
- [Dal87] William J. Dally. A VLSI Architecture for Concurrent Data Structures. Kluw er Academic Pub lish ers, 1987.
- [Dal91] William J. Dally. Express Cub es: Improving the performance kfary *n*-cub e interconnection net w ork *EEE Transactions on Computers*, 40(9):1016–1023, Sept emb er 1991.
- [DeH90] André DeHon. Fat -Tree Rout ing For Transit . AI Tech nical Report 1224, MIT Artial Int elligence Lab orat ory, April 1990.

- [DeH91] André DeHon. Pract ical Sch emes for Fat -Tree Net w ork Const ruct ion. In Carlo H. Séquin, edit or, Advanced Research in VLSI: International Conference 1991. MIT Press, March 1991.
- [DeH92] André DeHon. Scan-Based Test ab ilit y for Fault -t olerant Arch it ect ures. In Duncan M. Walker and Fab rizio Lomb ardi, edit or Receedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pages 90–99. IEEE, IEEE Comput er Societ y Press, 1992.
- [Div89] Cinch Connect or Division. CIN::APSE Product Broch ure, 1989.
- [DKS93] André DeHon, Th omas F. Knigh t Jr., and Th omas Simon. Aut omat ic Impedance Cont rol. In*ISSCC Digest of Technical Papers*, pages 164–165. IEEE, Feb ruary 1993.
- [DS86] William J. Dally and Ch arles L. Siet *The Torus Routing Chip*, volume 1 of *Distributed Computing*, pages 187–196. Springer-Verlag, 1986.
- [DZ83] J. D. Day and J. Zimmermann. The OSI Reference Model. *IEEE Transactions on Communications*, 71:1334–1340, Decemb er 1983.
- [E⁺92] Th orst en von Eicken et al. Act ive Messages: a Mech anism for Int egrat ed Communicat ion and Comput at ion. If roceedings of the 19th Annual Symposium on Computer Architecture, Queensland, Aust ralia, May 1992.
- [Fuj92] Fujipoly. Connect or W Series, 1992.
- [GC82] C. Clark Jr. George and J. B. Cain. *Error-Correction Coding for Digital Communications.* Plenum Press, New York, 1982.
- [GK92] Th addeus J. Gab ara and Scott C. Knauer. Digit ally Adjust ab le Resist ors in CMOS for High -Performance Applicat ions *IEEE Journal of Solid-State Circuits*, 27(8):1176– 1185, August 1992.
- [GL85] Ronald I. Greenb erg and Ch arles E. Leiserson. Randomized Rout ing on Fat -Trees. In *IEEE 26th Annual Symposium on the Foundations of Computer Science*. IEEE, Novemb er 1985.
- [GM82] P. Goel and M. T. McMah on. Elect ronic Ch ip-In-Place Test. *Rnoceedings* 1982 International Test Conference, pages 83–90. IEEE, 1982.
- [GPM92] Dimit ry Grab b e, Ryszard Prypot niew icz, and Henri Merkelo. AMPSTAR Connect or Family, 1992.
- [HLw n] Joh an Hast ad and Tom Leigh t on. Analysis of Backoff Prot ocols for Mult iple Access Ch annels. InUnknown. Unknow n, Unknow n.
- [Hui90] Joseph Y. Hui. Switching and Traffic Theory for Integrated Broadband Networks. Kluw er Academic Pub lish ers, Bost on, 1990.

- [Inc90] AMP Incorporat ed. Conduct ive Carb on Fib er Connect ors Product Announcement, July 1990. Cat alog 90-749.
- [Int 89] Int el Corporat ion, Lit erat ure Sales, P.O. Box 58130, Sant a Clara, CA 95052-8130. 80960CA User's Manual, 1989.
- [Joh 88] Mark G. Joh nson. A Variab le Delay Line PLL for CPU-Coprocessor Synch ronizat ion. *IEEE Journal of Solid-State Circuits*, 23(5):1218–1223, Oct ob er 1988.
- [Joh 92] Kirk L. Joh nson. The Impact of Communicat ion Localit y on Large-Scale Mult iprocessor Performance. In *Proceedings of the 19th Annual International Symposium on Computer Architecture*, Queensland, Aust ralia, May 1992.
- [Jor83] J. F. Jordan. Performance Measurement on HEP– A pipelined MIMD Computer. In *Proceedings of the 19th Annual International Symposium on Computer Architecture*. IEEE, June 1983.
- [Kah 91] Nab il Kah ale. Bet t er Expansion for Ramanujan Graph *32/ld* Annual Symposium on Foundations of Computer Science, pages 398–404. IEEE, Oct ob er 1991.
- [KK88] Th omas F. Knigh t Jr. and Alexander Krymm. A Self-Terminat ing Low -Volt age Sw ing CMOS Out put Driver*IEEE Journal of Solid-State Circuits*, 23(2), April 1988.
- [KLS90] Kat h leen Knob e, Joan D. Lukas, and Guy L. St eele, Jr. Dat a Opt imizat ion: Allocat ion of Arrays t o Reduce Communicat ion on SIMD Mach ines*Iournal of Parallel and Distributed Computing*, 8:102–118, 1990.
- [KMZ79] Bernd Könemann, Joach im Much a, and icht h er Zw ieh off. Built -In Logic Block Ob servat ion Tech niques. *Proceedings 1979 International Test Conference*, pages 37–41. IEEE, 1979.
- [KR89] Vijay P. Kumar and Andrew L. Reib man. Failure Dependent Performance Analysis of a Fault -Tolerant Mult ist age Int erconnect ion Net wIEEE Transactions on Computers, 38(12):1703–1713, Decemb er 1989.
- [KS86] Clyde P. Kruskal and Marc Snir. A Unified Theory of Interconnection Net work Structure. In *Theoretical Computer Science*, pages 75–94, 1986.
- [Lak86] Ron Lake. A Fast 20K Gat e Array w it h On-Ch ip Test SyMesth Systems Design, 7(6):46–55, June 1986.
- [LeB84] Joh nny J. LeBlanc. LOCST: A Built -In Self-Test Tech niqueEEE Design and Test, pages 45–52, Novemb er 1984.
- [Lei85] Ch arles E. Leiserson. Fat -Trees: Universal Net w orks for Hardw afrei Efft Supercomputing. *IEEE Transactions on Computers*, C-34(10):892–901, Oct ob er 1985.
- [Lei89] Ch arles E. Leiserson. VLSI Th eory and Parallel Supercomputing. MIT/ LCS/ TM 402, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, May 1989. Also appears as an invit ed present at ion at the 1989 Calt ech Decennial VLSI Conference.

- [LHM⁺89] Ant h ony L. Lent ine, H. Scot t Hint on, David A. B. Miller, Jill E. Henry, J. E. Cunningh am, and Leo M. F. Ch irovsky. Symmetr ric Self-Elect roopt ic Effect Device: Opt ical Set -Reset Lat ch , Different ial Logic Gat e, and Different ial Modulat or/ Det HEEE. Journal of Quantum Electronics, 25(8):1928–1936, August 1989.
- [LLG⁺91] Daniel Lenoski, James Laudon, Kourosh Gh arach orloo, Wolf-Diet rich Web er, Anoop Gupt a, and Joh n Hennessy. Overview and St at us of t h e St anford DASH Mult iprocessor. In Norih isa Suzuki, edit or *Proceedings of the International Symposium on Shared Memory Multiprocessing*, pages 102–108. Informat ion Processing Societ y of Japan, April 1991.
- [LM89] Tom Leigh t on and Bruce Maggs. Expanders Migh t Be Pract ical: Fast Algorith ms for Rout ing Around Fault s on Mult ib utflies. In *IEEE 30th Annual Symposium on Foundations of Computer Science*, 1989.
- [LM92] Tom Leigh t on and Bruce Maggs. Fast Algorit h ms for Rout ing Around Fault s in Mult ib ut there and Randomly-Wired Split t er Net w or **KEEE** Transactions on Computers, 41(5):1–10, May 1992.
- [LP83] Duncan Law rie and Krish nan Padmanab h an. A Class of Redundant Pat h Mult ist age Int erconnect ion Net w or *LEEE Tr. on Computers*, C-32(12):1099–1108, Decemb er 1983.
- [LR86] Frank T. Leigh t on and Arnold L. Rosenb erg. Th ree-Dimensional Circuit Layout s. *SIAM Journal on Computing*, 15(3):793–813, August 1986.
- [Mal91] David Maliniak. Pinless Land-Grid Array Socket Houses Int ek 80386SL Microprocessor. *Electronic Design*, March 28 1991.
- [MB88] Glenford J. Myers and David L. Budde. *The 80960 Microprocessor Architecture*. Wiley-Int erscience, 1988.
- [MDK91] Henry Minsky, André DeHon, and Thomas F. Knight Jr. RN1: Low -Latency, Dilated, Crossb ar Router. In *Hot Chips Symposium III*, 1991.
- [Mil91] David Miller. *International Trends in Optics*, ch apt er 2, pages 1-323. Academic Press, Inc., 1991.
- [Min91] Henry Q. Minsky. A Parallel Crossb ar Rout ing Ch ip for a Sh ared Memory Mult iprocessor. AI memo 1284, MIT Art ficial Int elligence Lab orat ory, 545 Tech nology Sq., Camb ridge, MA 02139, 1991.
- [MR91] Silvio Micali and Ph illip Rogaw ay. Secure Comput at ion. MIT/ LCS/ TR 513, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, August 1991.
- [MT90] Colin M. Maunder and Rodh am E. Tulloss, editors. *The Test Access Port and Boundary-Scan Architecture*, ch apt er 20, pages 205213. IEEE, 1990. Ch apt er b y: Pat rick F. McHugh and Lee Wh et sel.

- [ND90] Mich ael Noakes and William J. Dally. Syst em Design of t h e J-Mach ine. In William J. Dally, edit or, Advanced Research in VLSI: Proceedings of the Sixth MIT Conference, pages 179–194, Camb ridge, Massach uset t s, 1990. MIT Press.
- [NPA91] R. S. Nikh il, G. M. Papadopoulos, and Arvind. *T: A Killer Micro for A Brave New World. CSG Memo 325, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, 1991.
- [NPA92] Rish iyur S. Nikh il, Gregory M. Papadopoulous, and Arvind. *T: A Mult it h readed Massively Parallel Arch it ect ure. *Paroceedings of the 19th International Symposium on Computer ARchitecture*. ACM, May 1992.
- [oD86] U.S. Depart ment of Defense *Military Standardization Handbook: Reliability Prediction of Electronic Equipment*, mil-h db k-217e edit ion, 1986. Th is h andb ook is updat ed periodically t o t rack t h e evolut ion of elect ronic equipment t ech nology. MIL-HDBK-217 w afsirst issued in 1965.
- [PC90] G. M. Papadopoulos and D. E. Culler. Monsson: an Explicit Token-St ore Arch it ect ure. In Proceedings of the 17th Annual International Symposium on Computer Architecture. IEEE, 1990.
- [Pol90] Sh in Et su Poly. Sh in-Flex GD Product Summary, 1990.
- [Pos81] (Ed.) Jon Post el. Transmission Cont rol Prot ocol DARPA Int ernet Program Prot ocol Specificat ion. RFC 793, USC/ ISI, Informat ion Sciences Inst it ut e, Universit y of Sout h ern California, 4676 Admiralt y Way, Marina del Rey, California, 90291, Sept emb er 1981.
- [PW72] W. Wesley Pet erson and E.J. Weldon Jr. Error-Correcting Codes. MIT Press, Camb ridge, MA, 1972.
- [RWD84] Simon Ramo, Joh n R. Wh innery, and Th eodore Van Duze*Fields and Waves in Communication Electronics*. Joh n Wiley and Sons, 2nd edit ion, 1984.
- [SBCvE90] R. Saavedra-Barrerra, D. E. Culler, and T. von Eicken. Analysis of Mult it h readed Arch it ect ures for Parallel Comput ing. *Proceedings of the 2nd Annual Symposium on Parallel Algorithms and Architectures*, July 1990.
- [Sim92] Th omas Simon. Mat ch ed Delay Clock Dist rib ut ion. Personal Communicat ions, 1992.
- [Smi78] B. J. Smith . A Pipelined, Sh ared-Resource MIMD Computer. *Proceedings of the* 1978 International Conference on Parallel Processing, pages 6–8, 1978.
- [Smo85] R. Smolley. But t on Board, A New Tech nology Interconnect for 2 and 3 Dimensional Packaging. In International Society for Hybrid Microelectronics Conference, Novemb er 1985.
- [SS92] Daniel P. Siew iorek and Rob ert S. Sw Regliable Computer Systems: Design and *Evaluation*. Digit al Press, Burlingt on, MA, 2nd edit ion, 1992.
- [Tec88] Elast omeric Tech nologies. Elast omeric Connect or Applicat ion Guide, 1988.
- [Tex91] Texas Inst rument sShrink Small Outline Package Surface Mounting Packages, 1991.
- [Th i91] Th inking Mach ines Corporat ion, Camb ridge, *XIM5 Technical Summary*, Oct ob er 1991.
- [Th o80] C. D. Th ompson. A Complexit y Th eory of VLSI. Tech nical Report CMU-CS-80-140, Depart ment of Comput er Science, Carnegie-Mellon Universit y, 1980.
- [Upf89] E. Upfal. An $O(\log N)$ det erminist ic packet rout ing sch eme. *Thist Annual ACM Symposium on Theory of Computing*, pages 241–250. ACM, May 1989.
- [Wag87] Paul T. Wagner. Interconnect Testing with Boundary Scan. Princeedings 1987 International Test Conference, pages 52–57. IEEE, 1987.
- [Wal92] Deb orah Wallach . PHD: A Hierarch ical Cach e Coh erent Protocol. 'Mastessis, MIT, 545 Tech nology Sq., Camb ridge, MA 02139, Sept emb er 1992.
- [WBJ⁺87] W. H. Wu, L. A. Bergman, A. R. Joh nst on, C. C. Guest, S. C. Esener, P. K. Yo, M. R. Feldman, and S. H. Lee. Implement at ion of Opt ical Int erconnect ions for VLSEEE Transactions on Electron Devices, 34(3):706–714, March 1987.
- [Web 90] St eve Web b er. Th e St rat us Arch it ect ure. St rat us Tech nical Report TR-1, St at us Comput er, Inc., 55 Fairb anks Blvd., Marlb oro, Massach uset t s 01752, 1990.