# 7200/7300 Processing Unit

Maintenance Manual

2601.001-01



# Computer System

Products

November 1972 Edition

Memorex Corporation Santa Clara, California 95052

Requests for copies of Memorex publications should be made to your Memorex representative or to the Memorex branch office serving your locality.

This publication is provided for informational purposes. Contact Memorex for the latest periodic enhancement.

A readers' comments form is provided at the back of this publication. If the form has been removed, comments may be addressed to the Memorex Corporation, Publications Dept., Santa Clara, California 95052.

© 1972, MEMOREX CORPORATION

# TABLE OF CONTENTS

	Page
SECTION 1. INTRODUCTION	1-1
SCOPE OF MANUAL RELATION TO SUPPORT DIAGRAMS MANUAL DIFFERENCES AMONG MODELS AND FEATURES	1-1 1-1 1-2
	2.1
SECTION Z. INSTALLATION	2-1
SITE PREPARATION PRE-INSTALLATION CHECKS Air Conditioning - Humidity Control	2-1 2-1 2-1
Primary Power - Facility Grounding Floor Preparation Storage Facilities	2-1 2-3 2-3
System Records	2-3 2-3 2-3
SYSTEM CABLING DATA Cable Identification	2-4 2-5
Cable Placement	2-5 2-5 2-5
Input Power Transformer Adjustment	2-9 2-9,
CABLE CONNECTIONS	2-10 2-12 2-12
POWER AND SIGNAL CABLE CONNECTIONS Power Cable Connections to TB05 3010 Console Card Reader Connection	2-24 2-24 2-24
1240 Console Connection Peripheral Power Line (PPL) Cable Connection 5120 Line Printer Connection	2-25 2-25 2-27
8025 Card Reader/Punch Connection	2-27 2-27
5664 DISC Drive Connection	2-21

Page

POST-INSTALLATION CHECK-OUT TERMINAL BLOCK CHECKS RESISTANCE CHECKS VOLTAGE CHECKS EMERGENCY POWER OFF (EPO) CHECKS SHARED RESOURCES OPERATIONAL CHECK DISC SUBSYSTEM OPERATIONAL CHECK 1240 CONSOLE OPERATIONAL CHECK BASIC DATA CHANNEL OPERATIONAL CHECK SYSTEM TEST UNDER BIAS CONDITIONS INSTALLATION REPORT	2-28 2-28 2-29 2-31 2-31 2-33 2-33 2-35 2-35 2-35
SECTION 3. OPERATING DATA AND PROCEDURES	3-1
INTRODUCTION CUNTROLS AND INDICATORS OPERATOR GROUP MAINTENANCE GROUP SYSTEM ACTIVITY DISPLAY GROUP COMMUNICATIONS ACTIVITY DISPLAY GROUP OPERATING PROCEDURES GENERAL Modes of Operation Breakpoint Facility SWITCHING POWER GN AND OFF LUADING CONTROL STORAGE FROM DISC Power On Condition Operator Mode Program Mode Maintenance Mode LUADING CONTROL STURAGE FROM CARDS Power Un Condition Operator Mode Program Mode Maintenance Mode LUADING CONTROL STURAGE FROM CARDS Power Un Condition Operator Mode Maintenance Mode Program Mode Program Mode Program Mode Program Mode Program Mode Program Mode Maintenance Mode Program Mode Program Mode Program Mode	3-1125 3-1145666699990011122444455566
LUADING MAIN STURAGE FROM DISC	3-28 3-29

Р	age	

LUADING MAIN STOKAGE FROM CARDS	3-29
Preconditions	3-29
Orogoduro	2.20
	5-20
READING CUNIKUL STURAGE	3-30
Preconditions	<b>3-</b> 30
Procedure	3-31
	2 21
breakpoint Scan	3-31
Displaying Contents of Consecutive Locations	3-31
WRITING CUNTROL STORAGE	3-32
Preconditions	3-32
Procedure	3-32
Branknaint Scan	222
	5-24
Entering Data	3-33
READING MAIN STORAGE	3 <b>-</b> 33
Preconditions	3-33
Procedure	3-34
NETTING MAD STORAGE	3-24
	<u>フーフ4</u> コーコル
	3-34
Procedure	3-35
READING REGISTERS OF REGISTER FILES	3-36
Preconditions	3-36
Procedure	3-36
LOADING REGISTERS OF RECISION FILES	2 2 2 2
	2 20
Freconditions	<b>2</b> -20
Procedure	3-33
READING REGISTERS OF REGISTER OPTION	3-32
Preconditions	3-39
Procedure	3-35
LUADING REGISTERS OF REGISTER OPTION	3-40
Preconditions	3-4.
Procoduro	2-10
	2 1 2
READING SHARED RESUDRCES REGISTERS	5-43
Freconditions	3-43
Procedure	3-43
EXECUTING PROGRAMS	3-43
Preconditions	3-13
Procoduro	2 4 2
	2-42

SECTION 4.	PREVENTIVE	MAINTENANCE	AND MA	IIITEIIA.ICE	AIOS	4-1
PREVENTIVE	MAINTENANCE		• • • • • • •			4-1
AREAUV ING/ I	NSERTING MODU	JLES WITH PO	WER On			4-1
CUMPONENT	LUCATIONS					4-1

	Page
REGISTER FILE MICRO-INSTRUCTION REPERTOIRE MICRO-INSTRUCTION FORMATS MACHINE-LANGUAGE INSTRUCTION REPERTOIRE CODE CHARTS CONVERSION TABLES TOOLS AND TEST EQUIPMENT	4-2 4-6 4-6 4-16 4-25 4-25
SECTION 5. DIAGNOSTIC PROGRAMS	5-1
SECTION 6. SHARED RESOURCES	6-1
GENERAL INFORMATION TIMING CHECKS CPU TIMING CHECKS Initial Checks Excursions Counter Timing Chain I MS TIMING CHECKS Timer Delay Adjustment Refresh Timing Checks Timing Module Adjustments	6-1 6-8 6-8 6-8 6-9 6-9 6-9 6-9 6-12 6-12
SECTION 7. INTEGRATED COMMUNICATIONS ADAPTER	7-1
COMMAND WORD FORMATS LINE ADAPTER ADDRESSING RS-232C SIGNAL INTERCHANGE	7-1 7-6 7-7
SECTION 8. BASIC DATA CHANNEL	8-1
SECTION 9. INTEGRATED FILE ADAPTER	9-1

Page

SECTION 10. POWER SUPPLY	10-1
SECTION 10. POWER SUPPLY TROUBLESHOOTING FUSE CHECKS VOLTAGE CHECKS SEQUENCER RELAY CHECKS Version 4 Processing Units Version 5 Processing Units PHASE-LOCK MODULE SCR FIRING CHECKS ALARM CIRCUIT CHECK ADJUSTMENTS OVERVOLTAGE THRESHOLD ADJUSTMENTS Initial Conditions +23 VDC Threshold Adjustment +19 VDC Threshold Adjustment +5 VDC & Threshold Adjustment +5 VDC & Threshold Adjustment -12, -5, -3, +3, +5, and +12 VDC Threshold Adjustments PHASE LOCK SCE FIRING ADJUSTMENTS	10-1 10-1 10-3 10-3 10-3 10-3 10-3 10-4 10-4 10-4 10-4 10-4 10-4 10-5 10-5 10-5 10-6 10-7 10-7

SECTION	11.	SYST	ΈM	CONTROL	PAREL	• • • • •	• • • • • •	• • • •	• • • •	 • • • •	11-1
PAREL CI	ONTROI	_S CH	ECK							 	11-1
RESOURCE	E ALLI	DCAT I	ON	NE TWORK	CHECK					 	11-2
CONTROL	STOR	AGE A	ND	ADDRESS	TABLE	LOAD	CHECK	• • •		 	11-3
PANEL LA	AMP CI	IECK	• • •							 	11-3

# TOTAL PAGES: 187

# LIST OF ILLUSTRATIONS

# Figure

# Title

Page

2-1 $2-2$ $2-3$ $2-4$ $2-5$ $2-6$ $2-7$ $2-8$ $2-9$ $2-10$ $2-11$ $2-12$ $2-13$ $2-14$ $2-15$ $2-16$ $2-17$ $2-18$	Pre-Installation Sequence Cable Identification Processor Grounding Scheme Peripheral Equipment Grounding Scheme Processing Unit Transport Dollies Card Reader/Punch Shipping Block I/U Panel EPU Distribution Panel AC Distribution Panel Peripheral Power Lines AC Power In 8010 Console Card Reader Cable Connections 1240 Console Cable Connections 5120 Line Printer Cable Connections 8025 Card Reader/Punch Cable Connections 3237 Master Tape Drive Cable Connections 1664 Disc Drive Cable Connections PPL Cable Connections	2-2 2-6 2-7 2-8 2-11 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 2-21 2-20 2-21 2-22 2-23 2-26
3-1 3-2 3-3	Register File and Associated Register Addresses Register Option Address Format	.3-37 3-41 3-42
4-1 4-2 4-3	Component Locations, Processing Unit PC Module Layout Nicro-Instruction Formats	4-3 4-4 4-6
6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8	Gray Code Counter and E-Timing Waveforms Normal Priority Timing ERF Group I kead/Write Timing CS Page Organization CS Address Selection MS Addressing Scheme Timer Delay Waveforms Timing Adjustment Potentiometers	6-2 6-3 6-4 6-5 6-6 6-7 6-10 6-15
7-1	RS-232C Signal Interchange	7-9

T	i	t	1	$\mathbf{e}$
---	---	---	---	--------------

Figure	Title	Page
9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-10 9-11 9-12 9-13 9-13 9-14 9-15 9-16 9-17 9-18 9-19	Write Command Format Write Command Read Command Read Without Transfer Command INP Instruction Format Select Drive Command CS Load Command Diagnostics Command Control Commands Write Hardware Status Command Write Other Status Command Track Format Home Address Record Zero Gaps Special Track Format for CS Load - Drive Zero Write Timing 1 Write Timing 2 Read Timing	9-2 9-3 9-3 9-4 9-4 9-6 9-7 9-7 9-11 9-11 9-13
10-1	Phase Lock SCR Waveform	<b>10-1</b> 0

PAGE 1

# LIST OF TABLES

Table	Title	Page
2-1 2-2 2-3	Sample Manpower Allocation Resistance Checks Bias Testing	2-4 2-29 2-36
4-1 4-2 4-3 4-4	Preventive Maintenance Schedule FRJ Decode Branch Addresses Machine-Language Instruction Repertoire Arranged by Function Code Machine-Language Instruction Repertoire	4-2 4-8 4-9
4-5 4-6 4-7 4-8 4-9 4-10 4-11 4-12 4-13 4-14 4-15	Arranged by Mnemonic ASCII Character to MS Bit Position ASCII Character to Hex Equivalent EBCDIC Character to MS Bit Position EBCDIC Character to Hex Equivalent EBCDIC/ASCII Character Conversions Hollerith Punching Codes Powers of Two Table Hexadecimal/Decimal Integer Conversion Table Hexadecimal Addition and Subtraction Table Hexadecimal Multiplication Table	$\begin{array}{r} 4-12 \\ 4-15 \\ 4-16 \\ 4-17 \\ 4-18 \\ 4-20 \\ 4-23 \\ 4-23 \\ 4-24 \\ 4-25 \\ 4-25 \\ 4-25 \\ 4-26 \end{array}$
6-1	CPU Timing	6-11
7-1 7-2 7-3 7-4 7-5 7-6	ICA to Shared Resources (Asynchronous) Shared Resources to ICA (Asynchronous) ICA to Shared Resources (Synchronous) Shared Resources to ICA (Synchronous) Line Adapter Address Bits, ER 1D and ER 1F EIA Standard RS-232C Signals	7-2 7-3 7-4 7-5 7-6 7-7
8–1 ರ–2	BDC Device Command Codes	8-2 8-5
9-1	IFA Register Assignments	9-1
10-1 10-2	Fuse Chart Threshold Adjustment Data	10-2 10-8

PAGE 1

#### PREFACE

This manual contains installation, operating, instructions, and maintenance information for the Memorex 7200/7300 Processing Unit for use by Memorex Field Engineers. The manual is organized as follows:

Section 1, Introduction, discusses the scope and intended use of the manual.

Section 2, Installation, contains unpacking instructions, procedures for connecting each peripheral subsystem or device to the Processing Unit, and a post-installation checkout procedure.

Section 3, Operating Data and Procedures, describes all controls and indicators on the System Control Panel, plus some of the more commonly used operating procedures using this Panel.

Sections 4 through 11 cover maintenance of all assemblies comprising the Processing Unit, including shared resources, supplies and sequencer circuits, and integrated power adapters for I/O processors. (Maintenance information about a particular peripheral device connected to the Processing Unit can be found in separate maintenance manuals for each listed on the following page.) These eight sections device general areas: "memory-jogging" into be divided two can instruction repertoires maintenance aids. such as and apply to the complete Processing conversion tables. which Unit (Section 4 and 5); and specific maintenance information relating to each assembly of the Processing Unit, such as shared resources and integrated adapters (Sections 6 through 11).

As a prerequisite for making maximum use of this manual, the reader should be thoroughly familiar with the 7300 Processing Unit Design Description Manual, Volumes I through IV (Publications Numbers 2501.001 through 2501.004).

This manual is designed for use with other related documents to provide a complete maintenance support package for the entire MRX/40/50 System. These manuals are listed on the following page by both title and number. The six-digit number (xxxxxx) is an Engineering Part Number and the seven-digit number (xxxx.xxx) is a Publications Number.

- 506109 MRX 7200/7300 Processing Unit Support Diagrams Manual, Volumes 1, 2, and 3
- 2801.001 7300 Processing Unit Illustrated Parts Catalog
- 2680.010 8010 Card Reader Model 001 Maintenance Manual
- 2680.020 8010 Card Reader Model 002 Maintenance Manual
- 2680.030 8010 Card Reader Model 003 Maintenance Manual
- 2581.001 8025 Card Reader/Punch Theory of Operation/ Diagrams/Maintenance Aids
- 2681.001 8025 Card Reader/Punch Maintenance Manual
- 2881.001 8025 Card Reader/Punch Illustrated Parts Breakdown
- 2650.001 5120 Printer Maintenance Manual
- 2850.001 5120 Printer Diagrams/Parts List
- 2630.001 3237 Magnetic Tape Transport Model II NRZI Operation and Servicing Manual
- 2830.001 3237 Magnetic Tape Transport Model II NRZI Illustrated Parts Breakdown
- 2645.001 3664 Maintenance Manual
- 203516 3664 Logic Diagrams Manual
- 2845.001 3664 Illustrated Parts Catalog
- 804011A 1240 Maintenance Manual
- 2861.001 1240 Illustrated Parts Catalog
- 2610.002 MRX/40 and 50 Systems Field Support Site Planning Manual

1

#### SECTION 1. INTRODUCTION

#### SCOPE OF MANUAL

The 7200/7300 Processing Unit Maintenance Manual provides information necessary to install, operate, and maintain the 7200 and 7300 Processing Units used in the Memorex (MRX) 40 and 50 Systems, respectively. The Processing Unit is the system central processing unit, performing all necessary computing and control functions required by the System. The main intent of this manual to provide information about the Processing Unit only; is however, some details of the peripheral devices that connect to the Processing Unit are also provided in the installation section. Diagnostic programs referenced in this manual also check functions of the peripheral devices as well as those of the Processing Unit. Hardware-oriented maintenance contained in this manual, however, is restricted only to logic present in the Processing Unit. Information required to maintain the peripheral devices which are separate from the Processing Unit is found in applicable peripheral device manuals referenced in the Preface.

### RELATION TO SUPPORT DIAGRAMS MANUAL

This maintenance manual has been written to complement as much as possible the MRX 7200/7300 Processing Unit Support Diagrams Manual to provide an integral maintenance package for the Processing Unit. The Support Diagrams Manual contains all logic and schematic diagrams for the Processing Unit, plus many maintenance-oriented diagrams such as supplementary block diagrams and register formats. These drawings are contained in three volumes, with the supplementary diagrams contained in the first half of Volume 1 and the power schematics and logic diagrams contained in the second half of Volume 1, and Volumes 2 and 3. If a particular maintenance-oriented diagram is already in the Support Diagrams Manual, it is not repeated here; instead, a reference is made to the drawing in the Support Diagrams Manual by both the drawing number and the volume in which it is located. For information about the conventions and symbology used in the Support Diagrams Manual, refer to the introduction in the manual.

#### DIFFERENCES AMONG MODELS AND FEATURES

Maintenance information in this manual is applicable to both the 7200 and 7300 Processing Units, Versions 4 (60 Hz only) and 5 (50 or 60 Hz), with any or all features present. Differences between the 7200 and 7300 models, versions 4 and 5, and the presence or absence of particular features are called out on applicable PC module location maps in the Support Diagrams Manual and in appropriate locations in this manual.

#### SECTION 2. INSTALLATION

This section contains information for installing the MRX/40/50 System at the customer's site. Subjects covered are: site preparation, unpacking, cable connections, and post-installation checkout.

#### SITE PREPARATION

#### PRE-INSTALLATION CHECKS

Prior to installing the system, the installation site should be checked to verify that all facility requirements conform to those specified in the MRX/40 and 50 Systems Field Support Site Planning Manual and the customer's particular site plan. These requirements are shown in Figure 2-1 and summarized in the following paragraphs.

#### Air conditioning - Humidity Control

Optimum operating conditions for the facility are 70 degrees F (21 degrees C) and 50% relative humidity under conditions of actual operation. The specified temperature and humidity optimum must be maintained at all times, including non-operating hours. Refer to the Site Planning Manual for detailed specifications for each device in a particular customer's system.

#### Primary Power - Facility Grounding

The facility power system should conform to that specified in the Site Planning manual with special emphasis on facility grounding. Each required receptacle should be inspected for grounding, electrical short, and correct phase rotation prior to turning power on. The power system should conform in general to the examples shown in the Site Planning Manual for 60 Hz and 50 Hz systems. Have the customer correct any input phasing problems.



#### Figure 2-1. Pre-installation Sequence

#### Floor Preparation

If the facility is equipped with a raised floor, check that the cable cutouts or raceway match the approved floor plan. If the area under the raised floor is used as an air plenum, make sure the customer has adequately cleaned the area, including vacuuming if necessary. Also check that the customer has removed any sharp edges from cable ducts to prevent personnel injuries or cable damage. Underfloor cables should be installed before the units are positioned.

#### Storage Facilities

Customer storage facilities should be checked to insure that the facilities are suitable for file storage and offer adequate security and fire protection. The FSR storage area should be checked to insure that adequate space has been provided for equipment storage and the required number of convenience receptacles are present.

#### Special Tools and Test Equipment

In addition to the standard FSR tools and test equipment, the following special tools and test equipment will be useful for pre-installation checking.

- Oscilloscope, Tektronix Model 422
- AC Voltmeter (1/2% accuracy or better)
- Sling Psychrometer
- Three-foot carpenter's level

#### Manpower Allocation

A sample guide for manpower assignments is shown in Table 2-1. The times shown are for a system composed of three disc drives, three tape units, one card reader/punch and one printer. The system is assumed to have no unforeseen technical problems and all pre-installation preparations are assumed to be complete. In addition, the time estimate is based on installation by personnel familiar with the MRX/40/50 system, two men to a shift.

ACTIVITY	DURATION (HRS.)
Supervise unloading	4
Unpack and position equipment	8
Install sub-floor cabling	8
Connect cabling	2
Perform voltage checks	6
Perform off-line checks	4
Perform micro-diagnostics	8
Perform diagnostics	12
Perform system check	4
Install skins and covers	4

TABLE 2-1.	SAMPLE	MANPOWER	ALLOCATION
------------	--------	----------	------------

Sample System Contains:

- 3 Disc Drives
- 3 Tape Units
- 1 Card Reader/Punch
- 1 Printer

SYSTEM CABLING DATA

All cables are shipped in the same container with their respective "FROM" unit\*. The documentation supporting the cable shipment is contained in the packing list attached to the outside of the processing unit shipping container.

\*The "FROM" unit is the most remote device by cabling from the Processing Unit. This convention applies to all types of cables except primary cords and signal cabling for communications equipment. See Section 6 of the Field Support Site Planning Manual for more details.

#### Cable Identification

System cables are identified by part number tags attached near both ends of each cable. A third tag denoting the engineering change (EC) level of the cable is attached near one end of the cable (see Figure 2-2). After removing all cables from their respective cartons, check them against the shipping list and the system requirements. Damaged or omitted cables should be reported to the field manager.

#### Terminations

The last device on the disc multiplex cable and the last device on both selector channels (bus and tag cables) must be terminated. The bus and tag cable terminator part numbers are 700063 and 700064, respectively. The multiplex cable terminator part number is 203202. Bus tag, and disc multiplexer cable terminators are shipped inside the Processing Unit table.

#### Cable Placement

Sub-floor cables must be installed prior to positioning the equipment. Cables to be installed at floor-level should be sorted and routed between equipment after positioning. Cables at floor-level will require protective ramps. Place bus and tag cables so that a dark plug will connect to a light receptacle and vice versa (see Figure 2-2).

#### System Grounding Cables

In addition to the normal grounding provided via the I/O and power cables, a supplementary "star" grounding must be installed on each component not powered directly from the computer. "Star" grounding refers to the physical geometry of the wiring scheme. Using this technique, the computer is made the center of the system with radiating ground wires to all of the peripheral devices involved (see Figures 2-3 and 2-4).





Figure 2-3. Processor Grounding Scheme

SECTION 2 PAGE



#### Input Power Transformer Adjustment

As a convenience in ordering and manufacturing machines, all supply voltage transformers in the Processing Unit are pre-tapped at the factory for an input voltage of either 208 VAC for 60-Hz machines or 220/380 VAC for 50-Hz machines. If the input voltage at the particular site is different from these two values, the transformer taps must be changed accordingly. Information for making these changes is found in the following Primary Input Voltage Adjust drawings in Volume 1 of the Support Diagrams Manual: 507092 for Version 4 machines, 507089 for Version 5 60-Hz machines, and 5070088 for Version 5 50-Hz machines. If necessary, refer to drawing 504472 in Volume 1 for locations of terminal blocks.

#### <u>UNPACKING</u>

- 1. Have delivering carriers or other trained personnel move packages to system site before unpacking.
- Prior to unpacking, make an inspection of all package exteriors. If damage to exterior of package is note, contact carrier to make physical examination of damage. Carrier is required to complete a sign of damage report form. If no damage is noted, continue with next step.
- 3. Proceed to unpack units in accordance with unpacking instructions fastened to outside of each carton. (Small parts such as card extenders, test cards, and special set-up tools are shipped in a separate package inside the shipping carton for each unit.)
- 4. After unpacking each carton, inspect the unit for damage, loose or missing parts, etc. Particular attention should be paid to the following items:
  - Breakage or incorrect assembly
  - Bent, broken, or pushed out pins
  - Loose strands or wire or frayed insulation
  - Loose logic cards or incorrectly placed logic cards
  - Loose or missing nuts, bolts, or foreign objects
  - Cuts in cables
  - Improperly seated or broken indicator lamps

• Levers, knobs, and switches for proper operation

Items that cannot be repaired on site should be reported to the field manager.

- 5. Place equipment in locations specified by the customer's site plan.
- 6. Remove transport dollies under Processing Unit (Figure 2-5) as follows:
  - a. Jack up rear of processing unit. (Block unit up for safety.)
  - b. Remove rear processing unit dolly. Remove blocks and jack.
  - c. Jack up processing unit bat wings. (Block unit up for safety.)
  - d. Remove processing unit bat wing dollies. Remove block and jack.
- 7. Immobilize Processing Unit by screwing jack pads down and level using carpenter's level.
- 8. Refer to installation section of OEM manuals for any special installation instructions for the peripheral devices.
- 9. Before discarding packing material, examine for small parts that may have been missed. Also, do not throw away any returnable unpacking tools.

#### ASSEMBLY

- Open two magnetic latches securing L-shaped door to left of System Control Panel.
- 2. Release two spring-lock fasteners securing Panel door on left side of door.
- 3. Open Panel door to gain access to large bolt hole centered behind bottom of Panel door.
- 4. Attach operator's table to front of CPU by means of bolt through bolt hole and two bolts in lower unit.



Figure 2-5. Processing Unit Transport Dollies

- 5. Lift top cover of card reader/punch to gain access to reader/punch assembly.
- 6. Locate shipping block on right side of reader/punch assembly. This block is located behind the triangular assembly mounting bracket, as shown in Figure 2-6. During shipment, this block is oriented in a downward position to immobilize the assembly, as shown in the figure. During operation, however, the block must be swung upward so that the assembly may float freely to prevent possible cracking of the frame casting during operation. Loosen screw and swing block upward.
- Check installation of sections of card reader, tape subsystem, and disc subsystem for removing shipping blocks in these devices.

#### CABLE CONNECTIONS

In the following procedures, refer if necessary to Figure 4-1 for locations of all connector panels and other assemblies.

#### GROUND WIRE CONNECTIONS

- 1. Remove left side panel from processor by pulling bottom out and lifting up.
- 2. Raise right side panel to maximum height.
- Remove panels that cover the I/O signal and power connectors from under operator's table. These connectors are shown in Figures 2-7 through 2-11.
- 4. Connect green ground wires between ground terminals on each peripheral device and individual terminals on TB01 (Figure 2-9). Locations of ground terminals on each peripheral device are shown in Figures 2-12 through 2-17. All terminals on TB01 may be used except terminal 1.



SECTION 2 PAGE 14-



Figure 2-7. I/O Panel



Figure 2-8. EPO Distribution Panel

.



Figure 2-9. AC Distribution Panel

твз		PLUG PINS	AMP RATING	COLOR CODE	AWG SIZE
TB3         0       0	<ol> <li>PHA</li> <li>PHB</li> <li>PHC</li> <li>GND</li> <li>120V</li> <li>120V</li> <li>120VN</li> <li>GND</li> <li>PHA</li> <li>PHA</li> <li>PHB</li> <li>GND</li> <li>J30*-</li> <li>J31*-</li> <li>J31*-</li> <li>J31*-</li> <li>J31*-</li> <li>J31*-</li> <li>J31*-</li> <li>J32*-</li> </ol>	PLUG PINS A B C D E F G A B C D E F G A B C D E F G A D E F G A D E F G C D E F C D E F C D E F C D E F C D E F C D E F C D E F D E C D E F D E C D E F D E C D E F D E C D E F D E C D E C D E C D E C D E C D E C D E C D D D D	AMP <u>RATING</u> PHA	COLOR CODE BLK RED WH GRN BLK WH GRN BLK WH SHIE BLK RED WH GRN BLK RED WH GRN	AWG SIZE 12 AWG 12 AWG 12 AWG 12 AWG 16 AWG 16 AWG 12 AWG 12 AWG 16 AWG 16 AWG 16 AWG 16 AWG 16 AWG 16 AWG 12 AWG 12 AWG 12 AWG 12 AWG 12 AWG
	18 GND 19 120V 20 120VN 21 GND	C E F G	GND> 16A 120V> 8A 120VN> 8A GND	GRN BLK ŴH ──► SHIE	12 AWG 16 AWG 16 AWG LD

AC POWER CABLE FEMALE PLUG MALE PLUG 60 00 F B ૣૢૼૼૼૼ В g B PINS USED: ALL

\*MRX PART NO. 005040-6 CONDUCTOR POWER CABLE, THREE CABLES PROVIDED.

NOTE:

THESE CONNECTIONS NOT REQUIRED FOR 50-HZ MACHINES

# Figure 2-10. Peripheral Power Lines



a. 60 HZ CONFIGURATION



NOTE:

AFTER INSTALLING POWER LINES, CHECK FOR PROPER FAN ROTATION. IF IMPROPER, CHECK CUSTOMER'S MAIN SUPPLY.





Figure 2-12. 8010 Console Card Reader Cable Connections



Figure 2-13. 1240 Console Cable Connections



\*\*REMOVE POWER PANEL COVER TO CONNECT WIRE TO GROUND LUG

SECTION 2 PAGE 20







Figure 2-16. 3237 Master Tape Drive Cable Connections


Figure 2-17. 1664 Disc Drive Cable Connections

## POWER AND SIGNAL CABLE CONNECTIONS

Connect power and signal cables between the CPU and the peripheral device in accordance with the procedures below. (In Figures 2-12 through 2-17 referenced in these procedures, orderable cables are identified by cable group number and non-orderable cables by part number. In adition usage of the terms "FROM" and "TO" as cable origin/destination points is as defined in Section 6 of the Field Support Site Planning Manual.)

## Power Cable Connections to TB05

Peripheral devices which require 120 VAC 60 Hz or 230 VAC 50 Hz single-phase power are supplied with this power from cables connected to TB05 under the operator's table. This terminal board permits connection of two power cables, which will usually be used to supply power to the 8010 console card reader and 1240 console. Connect the terminal ends of these cables to TB05 as follows:

	wire Color	Signal	Terminal
8010	(Green	Grd	T805-9
Console	(White	Neutral	TB05-8
Card Reader	(third wire)	AC	TB05-7
	<b>/</b> Green	Grd	TB05-6
1240	(White	Neutral	TB05-5
Console	(third wire)	AC	TB05-4

## 8010 Console Card Reader Connection

Connect the card reader to the CPU as described below. Locations of connectors on the card reader are shown in Figure 2-12.

- 1. Connect power cable between card reader power receptacle and source of 120 VAC, 10 power (TB05 pins 7, 8, and 9
- Connect twisted-pair signal cable between card reader signal receptacle and CPU back panel pins at 1003. At CPU, plug with black wires (grounds) connects to pins 4 through 42 (left column) and plug with white wires (signals) connects to plugs 3 through 41 (right column).

## 1240 Console Connection

Connect the console to the CPU as described below. Location of connectors on the console are shown in Figure 2-13.

- 1. Connect power cable between console power receptacle and source of 120 VAC,  $1\emptyset$  power (TB05 pins 4, 5, and 6).
- 2. Connect twisted-pair signal cable between console signal receptacle and CPU back panel pins at 1001. At CPU, plug with black wires (grounds) connects to pins 60 through 98 (left column), and plug with white wires (signals) connects to pins 59 through 97 (left column).

## Peripheral Power Line (PPL) Cable Connection\*

Peripheral devices which require three-phase power are supplied power by means of three PPL cables from the CPU. Up to nine devices can be powered from these cables, three devices per cable. Connections are made to each peripheral device in daisy-chain fashion via the AC IN and AC OUT receptacles in each device. To maintain optimum phase loading from one device to the next, each device rotates the phase fed to the next device by one phase leg. The three PPL cables are connected to the CPU by means of a junction box located under the operator's table to the lower right (Figure 2-18). This junction box, in turn, is fed with three-phase power from TB03. Connect cables from the junction box to TB03 in accordance with the information below:

Wire Color	Signal	DISC GRP 1	Terminal DISC GRP 2	DISC GRP 3
Large Black	ØA	TB03-15	TB03-8	TB03-1
Large Red	ØB	TB03-16	TB03-9	TB03-2
Large White	ØC	TB03-17	TB03-10	TB03-3
Large Grn/Ylw	GRD	TB03-18	TB03-11	TB03-4
Small Black	120	TB03-19	TB03-12	TB03-5
Small White	120 Conv	TB03-20	TB03-13	TB03-6
Grd Shield	GRD	TB03-21	TB03-14	TB03-7

\* These connections are not required for 50 Hz machines.



# Figure 2-18. PPL Cable Connections

## NOTE

When the daisy-chain method is used to supply 3-phase power to the devices discussed below, the following restrictions must be heeded:

- a. All disc drives must be powered from the PPL's.
- b. No more than three devices may be daisychained on one cable.
- c. Disc drives may not be daisy-chained on a cable with other devices.
- d. Power may not be daisy-chained through a tape subsystem to another subsystem.

## 5120 Line Printer Connection

Connect the line printer to the CPU as shown in Figure 2-14. Power cabling is subject to the restrictions of the preceding Note.

### 8025 Card Reader/Punch Connection

Connect the card reader/punch to the CPU as shown in Figure 2-15. Power cabling is subject to the restrictions of the preceding Note. At the CPU, connect the signal plug with black wires (grounds) to pins 58 through 96 of 1C23 and signal plug with white wires (signals) to pins 57 through 95 of 1C23.

## 3237 Master Tape Drive Connection

Connect the tape drive to the CPU as shown in Figure 2-16. Power and signal cabling are subject to the restrictions of the preceding Note.

## 3664 Disc Drive Connection

Connect the disc drive to the CPU as shown in Figure 2-17. Power cabling is subject to the restrictions of the preceding Note.

## FINAL CONNECTIONS

- 1. Plug terminators, P/N 501220, into unused power sequence/EPU receptacles in power sequence control panel.
- 2. Connect wire end of main power cable to TB02 as shown below. Route wires through hole in bottom of terminal board box.

Wire	Signal	Terminal
Black	ØA	TB02-1
Red	øв	TB02-2
White	ØC	TB02-3
Blue (if used)	Neutral	TB02-4
Grn/Ylw	Grd	TBOw-5

If power cable is shielded, connect shield wire to terminal 5.

### POST-INSTALLATION CHECKOUT

## TERMINAL BLOCK CHECKS

Check to see that screws are tight on the following terminal blocks and other assemblies. Refer to drawing 504472, Terminal Block Locations, in the 7200/7300 Processor Support Diagrams Manual for locations.

- TB1, TB2, TB3, TB5; fuse blocks F4, terminals A, B, and C; CB1, terminals 1 through 6; KP2, terminals 1 through 6 and C1 and C2. All assemblies located on AC distribution unit.
- 2. TB6, TB7, TB8, TB9, TB50, also grounds to frame on TB55. Check that relays KP3, 5, and 6 are seated correctly. All located on AC switch assembly.
- 3. TB12, TB13, on auxiliary and storage transformers.
- 4. TB58 (SCR gates) located above SCR<sup>-</sup>s. Check that PC module is located correctly.
- 5. Tighten all Phillips head screws on chassis 3 backpanel. Look for loose screws and washers.

- 6. TB59 on logic bulk supply transformer.
- 7. TB10, TB11 on +24V control supply.
- 8. TB65 on lamp supply (swing open System Control Panel).
- 9. TB54 on DC common bus right (front) end.

## RESISTANCE CHECKS

Make resistance checks as follows:

- Check for short circuits from supply to ground and between supplies by performing resistance checks in accordance with Table 2-2. (Refer to drawing 504480, Busing System in the Support Diagrams Manual for locations of buses).
- Check resistance between +24 VDC control supply heat sink and frame (ground). Resistance should be at least 2.5 ohms.

Supply Name	Meter From Supply Output	Meter To Ground	Nominal Reading ohms	
			High	LOW
+5 A +5 B +5 C -5 +3 -3 +12 -12 +19 +23 +24 +28	Bus 2 Bus 3 3E03-LL 3E03-UR 3E04-LL 3E04-UR 3C02-LL 3C02-UR Bus 7 Bus 6 TB11-7 TB65-9	Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 Bus 4 TB11-3 TB65-11	3.5 4.5 8.5 10.5 3.3 9.0 25 25 25 25 20 50 20	1.5 2.3 3.8 3.5 3.3 4.8 6.5 7 6 4.5 20 4.5

#### NOTE

kesistance readings may vary from those given and therefore, are listed as a guide only. To obtain second reading, reverse ohmmeter leads after making first reading.

## VOLTAGE CHECKS

Check voltages in system as follows:

- 1. Pull all logic and memory modules in chassis 1 and 2 except 1A01. There is no need to remove them completely, just far enough to disengage pins.
- 2. Check that the following circuit breakers are set (pushed in):
  - a. CB2 (+12 VDC), CB3 (-12 VDC), and CB4 (storage) at rear of machine on left side.
  - b. Logic drive supply CB located on supply above the auxiliary/storage transformer (left side).
  - c. +24 VDC control supply CB.
- 3. Check that all modules in chassis 3 are pushed fully home. (If this is not done, it is possible to have a short-circuit from the backpanel to a module.
- 4. Plug receptacle end of main power cable into three-phase power source.
- 5. Turn main power switch S1 (located near bottom of AC distribution panel on right side) to DN. Check that POWER OFF lamp on System Control Panel lights.
- 6. Press POWER ON button. POWER ON and POWER OFF lamps should stay on together for about 15 seconds, then POWER OFF lamp should go out. This shows that the power up sequence is complete.
- 7. Check blower for correct rotation (air upwards). If blower runs backwards, turn power off, disconnect supply, and check color-coding of main power cable wires to TB2. If wired correctly, check phasing of customer's power mains.
- 8. Check all voltages using the DEVIATION METER and voltage selector in the top section of the System Control Panel. (If cover is closed, open by placing thumb in upper right corner of cover and pressing down.) All voltages should be within ±5%, except the 24 VDC control and 28 VDC lamp supples which may be ±10%.

## EMERGENCY POWER OFF (EPO) CHECKS

The emergency power off capability cannot be checked directly by pulling the EMERGENCY PULL knob on the System Control Panel because of possible equipment damage that might result. Therefore, an indirect procedure is used as described below:

- 1. Shut down system power by pressing the POWER OFF pushbutton on the Panel.
- 2. Pull the EMERGENCY PULL knob and listen for the EPO relays to unlatch.
- 3. Attempt to restore power to system by pressing the POWER ON pushbutton. It should be impossible to do so until the EMERGENCY PULL knob is manually reset. (Reset by opening Panel door and pressing up on catch to left of switch looking from rear.)

SHARED RESOURCES OPERATIONAL CHECK

Make an operational check of the shared resources (CPU and MS) as follows:

- Insert the following modules into chassis 1 and 2, one by one, while monitoring +5 VDC on the bus corresponding to each chassis row:
  - a. 1A02 through 1A30 (both +5 and -5 VDC must be monitored when AT module at 1A12 is inserted.)
  - b. 1B16 through 1B24 and 1B26 through 1B29
  - c. 1009, 1010, and 1011; and 1003 through 1006 (if system has card reader) or 1023 through 1027 (if system has reader/punch)
  - d. 2A11, 2A12, 2B11, 2B12, 2C11, and 2C12.

## CAUTION

Turn system power off by pressing POWER OFF pushbutton when inserting or removing HH modules.

- 2. Insert HH modules in rows A, B, and C.
- 3. Load CPU1, CPU2, and CPU3 micro-diagnostic programs from cards using the card reader or reader/punch. (Refer to

the listing for operating procedures.) Run the micro-diagnostics under marginal voltages of +5, +4.7, and +5.3 VDC. (Before running margins, adjust +5 VDC to exactly +5.0 VDC via LOGIC A pot so that voltage margins will be within tolerance.)

- 4. Load the main storage micro-diagnostics from cards. (Refer to the listing for operating procedures.)
- 5. Run the routines under the following timing and voltage margins. Each margin should be tested for about two minutes for a 16K byte memory and about 5 minutes for a 65K byte memory. (Before running margins, adjust +19.8 VDC to exactly +19.8 VDC via MAIN STORAGE pot so that voltage margins will be within tolerance.)
  - a. Voltages normal Timing switch on 2B13 in the normal (up) position.
  - b. Voltages normal Timing switch in the middle position.
  - c. Voltages normal Timing switch in the down position.
  - d. V(ss) (+19.8 volts) up 5% to 20.8 Timing normal.
  - e. V(ss) at 20.8 Timing switch in the middle position.
  - f. V(ss) at 20.8 Timing switch in the down position.
  - g. V(ss) down 5% to 18.8 Timing normal.
  - h. V(ss) at 18.8 Timing switch in the middle position.
  - i. V(ss) at 18.8 Timing switch in the down position.
- 6. Return timing and voltage to normal.
- 7. Load the standard microcode into control storage from cards.
- 8. Load Quick Look, Control, and Command MLI diagnostic programs (part of the Design Verfication Routines set) cards. Run these diagnostics under the voltage and timing margins described in Step 3.
- 9. Repeat Step 6.

## DISC SUBSYSTEM OPERATIONAL CHECK

Make an operational check of the disc subsystem as follows:

1. Insert IFA modules in the following locations while monitoring the chassis 1, row B +5, -5, +12, and -12 VDC buses:

1801	1B10	1B13
1802	1B11	1814
1B09	1B12	1B15

- 2. Load and run the Disc Checkout diagnostics.
- 3. Load and run the Disc Exerciser diagnostics under control of the Maintenance Monitor. Select all available subtests and run each under the voltage margin conditions listed below:
  - a. +5 VDC A for chassis 1, row B at 5 VDC
  - b. +5 VDC A for chassis 1, row B at 5.3 VDC
  - c. +5 VDC A for chassis 1, row B at 4.7 VDC
- 4. Repeat step 3 for all UNIT connectors J4 through J12.

## 1240 CONSOLE OPERATIONAL CHECK

Make an operational check of the 1240 Console as follows:

- Insert ICA outbound register and queue modules in 1C14 a 1C15, and ICA channel 0 modules in chassis 1, row D, whi monitoring the +5 VDC bus. (Refer to module placement map, if necessary, to determine which modules are associated with channel 0.)
- 2. Load and run the Communication Checkout diagnostics to check out the Console connected to channel 0.
- 3. Repeat Steps 1 and 2 to check out other channels of the system. If necessary, reconnect the terminal device to modules associated with these other channels.

## BASIC DATA CHANNEL OPERATIONAL CHECK

Make an operational check of the basic data channels as follows:

- Load the IDC Checkout and Card Reader Exerciser diagnostics. Run these diagnostics to check card reader read operations under marginal voltages of +5, +4.7, and +5.3 VDC.
- Insert the IRPA modules in locations 1C23 through 1C27, one by one, while monitoring the +5, -5, +12, and -12 VDC buses.
- 3. Perform a reset/load and run the micro-diagnostics.
- Load the IOC Checkout and Reader/Punch Exerciser MLI diagnostics. Check both reader and punch devices under marginal voltages of +5, +4.7, and +5.3 VDC.
- 5. Insert BDC2 external interface module 1CO2 while monitoring the +5 VDC bus.
- Load and run the IOC Checkout and Printer Exerciser diagnostics under voltage margins of +5, +4.7, and +5.3 VDC.
- 7. Insert BDC1 and BDC2 assembly/disassembly modules 1C01 and 1C02 while monitoring the +5 VDC bus.
- Load the IOC Checkout diagnostics. Use these diagnostics to check BDC devices in assembly/ disassembly mode (not byte mode).
- 9. Remove BDC2 external interface module 1CO2 and insert BDC1 external interface module 1CO1.
- 10. Remove line printer bus and tag cables connected to P14 and P13 (BDC 2) and re-connect to P29 and P28 (BDC 1).
  - 11. Load and run the IOC Checkout diagnostics to check the printer under voltage margins of +5, +4.7, and +5.3 VDC.
  - 12. Using the IOC Checkout diagnostics, perform simultaneous checks on the card reader and reader/punch (BDC 2) and line printer (BDC 1). Make each check under voltage margins of +5, +4.7, and +5.3 VDC.
- 13. Using the IOC Checkout diagnostics, check the printer in the assembly/disassembly mode.
- 14. Remove BDC 1 external interface module 1CO1 and insert BDC 2 external interface module 1CO2.

- 15. Remove line printer bus and tag cables connected to P29 and P28 (BDC 1) and re-connect to P14 and P13 (BDC 2).
- 16. Using the IOC Checkout diagnostics, perform simultaneous checks on the card reader, reader/punch, and line printer (all BDC 2). Make each check under voltage margins of +5, +4.7, and +5.3 VDC.
- 17. Run the Card Reader, Reader/Punch, and Line Printer Exercisers simultaneously under voltage margins.
  - 18. Insert BDC 1 external interface module 1CO1.
  - 19. Connect tape drive bus and tag cables to P29 and P28 (BDC 1).
  - 20. Using IOC Checkout and Tape Exerciser diagnostics check all tape drive functions.

## SYSTEM TEST UNDER BIAS CONDITIONS

Check the system with diagnostics under bias conditions in accordance with Table 2-3. Check voltage percent deviation with digital voltmeter.

INSTALLATION REPORT

Upon completing installation of the system, fill out MRX/40/50 Installation Report form MEG/FS 7167.

TABLE 2-3. BIAS TESTING

BIAS	+5 A & B P/S, +5%	+5 A & B P/S, -5%	+5 A, +5% +5 B, -5%	+5 A, -5% +5 B, +5%		<b>1999-1999 - 1999 - 1999</b>	
CPU1 CPU2 CPU3							
·	+5 A & B P/S, +5%	+5 A & B P/S, -5%	MS P/S +5%	MS P/S -5%	A & B, +5% MS, -5%	A & B, -5% MS, +5%	MS TIMING + & -
CONTROL COMMAND QUICKLOOK							
	+5 A & B P/S, +5%	+5 A & B P/S, -5%	+5 A, +5% +5 B, -5%.	+5 A, -5% +5 B, +5%	MS P/S +5% A & B, -5%	MS P/S, -5% A & B, +5%	MS TIMING + & -
STORAGE w/o ECC STORAGE w/ECC							
	+5 A & B P/S, +5%	+5 A & B P/S, -5%	+5 A, +5% +5 B, -5%	+5 A, -5% +5 B, +5%		· · · ·	
IFA IRA IRPA CHAN1 CHAN2 1240 COMM ICA						·	

## SECTION 3. OPERATING DATA AND PROCEDURES

## INTRODUCTION

This section provides a functional description of each switch and indicator on the System Control Panel. Also included are step-by-step procedures for the most commonly used operations which may be executed through the panel.

## CONTROLS AND INDICATORS

Controls and indicators on the System Control Panel are divided into five groups:

- Operator Group
- Programmer Group
- Maintenance Group
- System Activity Display Group
- Communications Activity Display Group

The following paragraphs provide a functional description for each control and indicator on the panel. The descriptions are arranged by panel group, starting with the bottom right control in each group and proceeding in a leftward and upward manner. The System Control Panel is illustrated in drawing 506104, Console Component Locations, in the Support Diagrams Manual, Volume 1.

#### NOTE

All pushbuttons are of the momentary-action type unless otherwise specified.

### OPERATOR GROUP

• EMERGENCY PULL Knob

When pulled, instantly removes all power from system except AC power to and DC power from the +24 vdc control supply (does not go through normal power-down sequence which is the case when using POWER OFF pushbutton).

#### NOTE

The EMERGENCY PULL knob is not meant for normal "power-off" sequencing since it can cause extensive equipment damage when pulled. Whenever this switch is used to remove power from the system, power cannot be reapplied until a mechanical interlock within the cabinet is released. (This is a maintenance activity.) Thus, the EMERGENCY PULL knob is intended to be used only in emergency situations (circumstances involving a safety hazard).

• POWER OFF Pushbutton/Indicator

Turns system power off when POWER MODE switch is in LOCAL. This switch assures proper power-down sequencing. (The POWER OFF pushbutton has no effect while the POWER MODE switch is in REMOTE.)

#### NOTE

The POWER OFF indicator will be lit unless one of the following conditions exist: no primary power is available, the Main Disconnect switch is off, the EMERGENCY PULL knob has been pulled, or power is on (that period between the completion of a power-up sequence and the initialization of a power-down sequence).

POWER ON Pushbutton/Indicator

Turns system power on when the POWER MODE switch in the Maintenance Group is in LOCAL. This switch insures proper power-up sequencing. (The POWER ON pushbutton has no effect while the POWER MODE switch is in REMOTE.)

#### NOTE

Upon completion of the power-up sequence, a Reset/Load sequence is automatically initiated. Moreover, at completion of the Reset/Load sequence, an Autoload sequence is automatically initiated

provided the maintenance mode has not been selected. Further detail is provided in the procedures for loading CS and MS in either the operator or program mode.

## AUTOLOAD Pushbutton

Causes main storage to be loaded, starting at a location in Control Storage determined by the microprogram subroutine with data obtained either from disc drive zero (when LOAD SELECT switch is in DISC) or from cards (when LOAD SELECT switch is in CR or R/P). Starting addresses of the microprogram load routines are 0113 (hex) for a load from disc and 0112 (hex) for a load from cards.

## • LOAD SELECT Switch

Determines input device used during a Reset/Load and/or Autoload sequence. Down position (R/P) selects card reader/punch as the input device. Center position (DISC) selects disc subsystem as the input device. Up position (CR) selects console card reader as the input device.

SPEAKER VOLUME Control

Adjusts volume of the speaker located in upperright side of panel enclosure. This speaker is driven by the circuits associated with bit positions 13, 14, and 15 of the CONSOLE DATA REGISTER DISPLAY indicators.

#### NOTE

The relative loudness levels of these bits through the speaker are these: bit 14 will be twice as loud as bit 13 and bit 15 twices as loud as bit 14.

• I/O FAULT Pushbutton/Indicator

I/O FAULT will light if any of the following conditions occur:

- 1. Channel 1 Transmission Parity Error
- 2. Channel 2 Transmission Parity Error
- 3. Channel 1 Control Check Error
- 4. Channel 2 Control Check Error

- 5. Burst Check Error (during a Reset/Load operation from disc)
- 6. Failure of disc heads to retract during power-down sequence

Pressing I/O FAULT extinguishes the indicator. (Refer to individual I/O fault indications in the System Activity Display Group further in this section.)

• PROC FAULT Pushbutton/Indicator

PROC FAULT will light if any of the following conditions occur:

- 1. Control Storage Parity Error
- 2. Main Storage Parity Error
- 3. DC Voltage Fault
- 4. Over-Temperature condition

Pressing PROC FAULT extinguishes the indicator except in the case of a DC Voltage Fault or an Over-Temperature condition. In this case, the cause must be corrected for the switch to have effect.

• ALARM (located behind Panel)

Furnishes an audible signal when the LAMP TEST pushbutton is pressed or when any of the following conditions exist:

- 1. Blower failure within the computer
- 2. DC voltage fault
- 3. Failure of disc heads to retract during a power-down sequence

#### NOTE

When blower failure or DC fault conditions exist for approximately 60 seconds, the power-down sequence is automatically initiated. If the heads fail to retract from a disc during the power-down sequence, DC voltages will be removed within the computer. The power-down sequence will stop at that point until the problem is corrected. ALARM DISABLE Pushbutton/Indicator

Pressing this pushbutton, if the audible alarm is on, causes the alarm to stop and the ALARM DISABLE to illuminate. When the alarm condition is corrected, the ALARM DISABLE will extinguish.

• LAMP TEST Pushbutton

Pressing this switch causes all indicators to light and the alarm to sound. Releasing the switch returns them to their prior state.

• RESET/LOAD Pushbutton

Causes data to be read from either cards or disc and transferred to either control storage and first-level decode address table or main storage, depending on whether the CONSOLE MODE SELECT selector is set to CS-WR or MS-WR and if the Maintenance Mode has been selected. Selection of cards or disc as input medium is determined by position of the LOAD SELECT switch. (See the procedures for performing CS loads for explicit instructions regarding the use of this pushbutton.)

Upon completion of a Reset/Load operation from disc, an Autoload operation will automatically be initiated, providing Maintenance mode has not been selected.

PROGRAMMER GROUP

## NOTE

Controls within this group are conditioned by the PROGRAM MODE pushbutton/indicator, except where otherwise designated.

• CONSOLE MODE SELECT Selector

Selects basic mode of operation for panel:

RO-RD - register option read

RO-WR - register option write

RF-WR - register file write

RF-RD - register file read

- OFF selector disabled
- MS-RD main storage read
- MS-WR main storage write
- CS-RD control storage and first-level decode address table read or scan (enabled in Maintenance mode only)
- CS-WR control storage write (enabled in Maintenance mode only, except during a Reset/Load operation)
- CONSOLE RUN Pushbutton

Initiates the function selected on the CONSOLE MODE SELECT selector in a manner determined by the CONSOLE CONTROL SELECT switch.

• CONSOLE CONTROL SELECT Switch

The three-position switch governing the way in which a selected console control operation is executed:

STOP/STEP - stop and step

NORMAL - run continuously

BREAKPOINT - run as far as breakpoint (applies to CS-RD, CS-WR, MS-RD, and MS-WR only).

• CONSOLE MAIN STORAGE Switch

#### NOTE

This switch has no effect unless the relocation and Protection feature is installed.

This switch determines whether the contents of the S Register are interpreted as a System or Physical Main Storage Address during Panel-initiated MS references; i.e., MS-RD or MS-WR. When in the RELOCATE (up) position, the contents of the S Register are interpreted as a System Main Storage Address and is converted by the relocation mechanism into a Physical Main Storage Address. When in the OFF (down) position, the contents of the S Register are directly interpreted as a Physical Main Storage Address and will bypass the relocation mechanism. • SYSTEM RESET Pushbutton

The SYSTEM RESET pushbutton clears the following registers:

1. EXTENDED REGISTER FILE

Group I: Pu of all processor states

- Group II: Busy/Active, Tie-Breaker, Control, Privileged, Boundary-Crossing, Control Storage Scan, Console Address, and Data.
- 2. SHARED RESOURCE REGISTERS

Au, Bu, D, Su, Fu-1, Fu-2, and Forced Carry Register.

• PROGRAM MODE Pushbutton/Indicator

Pressing this switch enables those switches located in the programmer group area of the panel. The pushbutton is illuminated when Program mode is selected.

• CONSOLE DATA REGISTER SELECT Selector

Selects one of eleven registers to be displayed by the CONSOLE DATA REGISTER DISPLAY indicators. (Does not affect the pushbutton function.)

- Fu2 Micro-Command Function register, rank 2 (enabled in Maintenance mode only)
- Ful Micro-Command Function register, rank 1 (enabled in Maintenance mode only)
- RTC Real-Time Clock register (enabled in Maintenance mode only)
- CSS Control Storage Scan register (enabled in Maintenance mode only)
- B/A Busy/Active register
- DATA Console Data register
- D Main Storage Data register (enabled in Maintenance mode only)
- Au ALU Feeder register Au (enabled in Maintenance mode only)

- Bu ALU Feeder register Bu (enabled in Maintenance mode only)
- SUM output of ALU (sum of Au and Bu) (enabled in Maintenance mode only)
- BC Boundary-Crossing register (enabled in Maintenance mode only)
- CLEAR DATA Pushbutton

Clears contents of Console Data register.

• CONSOLE DATA REGISTER DISPLAY Pushbutton/Indicators

Twenty pushbutton/indicators horizontally located as five groups of four bits each. These groups function as follows:

1. Pushbutton/indicators X0 - X3

NOTE

These pushbutton/indicators are not functional unless the Relocation and Protection feature is present.

In the presence of the Relocation and Protection feature, pressing these pushbuttons will set corresponding bits in the segment tag portion of the Console Data register, causing the associated indicators to light.

2. Pushbutton/indicators 00 - 15

Pressing these pushbuttons will set corresponding bits in the Console Data register only, causing the associated indicators to light. During register display operations, however, the indicators light for corresponding bits set at the Fu2, Fu1, RTC, CSS, B/A, DATA, D, Au, Bu, SUM, or BC outputs as determined by the CONSOLE DATA REGISTER SELECT selector.

The digital inputs to the Console Data register display lamp drivers in bit positions 13, 14, and 15 are also used as inputs to the panel speaker drivers.

- CONSOLE ADDRESS REGISTER SELECT Selector
- Selects one of four registers to be displayed by the CONSOLE
  ADDRESS REGISTER DISPLAY indicators. (Does not affect the pushbutton function.)
  - S Main Storage Address register
  - Su Control Storage Address register (enabled in Maintenance mode only)
  - ADDRESS Console Address register
  - PE Main Storage Parity Error Address register (enabled in Maintenance mode only)
- CLEAR ADDRESS Pushbutton

Clears contents of Console Address register.

• CONSOLE ADDRESS REGISTER DISPLAY Pushbutton/Indicators

Twenty pushbutton/indicators horizontally located as five groups of four bits each. These groups function as follows:

1. Pushbutton/indicators X0 - X3

#### NOTE

These pushbutton/indicators are not functional unless the Relocation and Protection Feature is present in the 7200/7300 computer.

In the presence of the Relocation and Protection Feature, pressing these pushbuttons wi11 set corresponding bits in the segment tag portion of the Console Address register only, causing the associated light. During indicators to register display however, light operations, the indicators for corresponding bits set in the segment tag portions of and PE registers the S, Console Address, as determined by the CONSOLE ADDRESS REGISTER SELECT selector.

2. Pushbutton/indicators 00 - 15

Pressing these pushbuttons sets corresponding bits in the Console Address register only, causing the associated indicators to light. During register display operations, however, the indicators light for corresponding bits set in the Su, S, Console Address, and PE registers as determined by the CONSOLE ADDRESS REGISTER SELECT selector.

- BREAKPOINT MODE SELECT Switches:
  - 1. WRITE DATA Switch

When up (on), causes breakpoint stop at end of each main storage reference cycle in which data was written at breakpoint address.

2. READ DATA Switch

When up (on), causes breakpoint stop at end of each main storage reference cycle in which data was read at breakpoint address.

3. READ INSTR Switch

When up (on), causes breakpoint stop immediately after the machine language instruction is read at breakpoint address.

4. RELOCATE/PHYSICAL Switch

NOTE

This switch has no effect unless the Relocation and Protection Feature is installed.

This switch determines whether the System or Physical Main Storage Address is compared with the Breakpoint Address selection. Additionally, this switch determines whether the System or Physical Main Storage Addresses are sent to the CONSOLE ADDRESS REGISTER DISPLAY indicators when the SELECT selector is set to the S position. When in the RELOCATE (up) position, System Main Storage Addresses are selected. When in the PHYSICAL (down) position, Physical Main Storage Addresses are selected.

• BREAKPOINT ADDRESS SELECT Selectors

Five selectors which provide a hexadecimal stop address for processor state(s) operating in the breakpoint mode. Also applies to console mode, MS-RD, MS-WR, CS-RD, and CS-WR selections.

PROCESSOR SELECT Selector

Selects one of the eight processor states to execute in the mode selected by the corresponding PROCESSOR CONTROL SELECT switches.

PROCESSOR RUN Pushbutton

Starts the processor state selected by the PROCESSOR SELECT selector.

• PROCESSOR CONTROL SELECT Switches

Eight three-position switches which place individual processor states in one of three modes:

- STOP/STEP Stop and step selected processor state.
- NORMAL Allows selected processor state to run continuously.

BREAKPOINT - Allows selected processor state to run until a breakpoint-comparison equality occurs.

## MAINTENANCE GROUP

• POWER MODE Switch

When in LOCAL position, places power on/off function under control of POWER ON and POWER OFF pushbutton/indicators. When in REMOTE position, transfers on/off function to remote control.

LOGIC B Adjust

Adjusts the +5 VDC supplied to chassis 2.

• LOGIC A Adjust

Adjusts the +5 VDC supplied to chassis 1.

MAIN STORAGE Adjust
 Adjusts the +19.8 and +23.3 VDC supplied to main storage.

CYCLE STEP Switch

This switch is for any processor state in the STOP/STEP mode; the switch causes the basic step to be one machine instruction when down (off) or one major cycle when up (on).

• EXECUTIVE DISABLE Switch

When up (on), prevents Processor state 4 from being automatically started every 16.3 milliseconds by the real-time clock.

• INSTRUCTION REPEAT Switch

When up (on), causes all processor's states to repeatedly execute the current machine language instruction. This applies to all processor modes.

• CS DISABLE Switch

When up (on), causes all output from control storage to consist of 0's (equivalent to a succession of NOP (No Operation) micro-instructions).

• STORAGE PARITY DISABLE Switch

When up (on), disables main and control storage parity error stops and traps. Does not disable MS PARITY ERROR or CS PARITY ERROR indicators.

• SELECT EVEN PARITY BYTE 0 Pushbutton (Alternate-action Switch)

Pressing this pushbutton changes parity generation from odd to even for byte 0 of the word currently being written into main storage. Parity changes back to odd when pushbutton is pressed a second time.

• SELECT EVEN PARITY BYTE 1 Pushbutton (Alternate-action Switch)

Pressing this pushbutton changes parity generation from odd to even for byte 1 of the word currently being written into main storage. Parity changes back to odd when pushbutton is pressed a second time.

## MAINTENANCE MODE Pushbutton/Indicator

When in the ON position, this switch enables all System Control Panel controls in both the Program and Maintenance Groups. When in the OFF position, this switch disables all controls in the Maintenance Group only.

Voltage Test Selector

Selects voltage to be measured for deviation.

• Voltmeter

Displays voltage deviation in that supply selected by Voltage Test Selector.

• SET D

These two pushbutton/indicators perform as follows:

1. SET Au Pushbutton/Indicator (Alternate-action switch)

Sets all 1's into Au register.

## NOTE

When SET Au and SET Bu pushbuttons are pressed simultaneously, all 1's are set into the D-Register and a carry is forced into the primary ALU adder as long as the pushbuttons are held pressed.

2. SET Bu Pushbutton/Indicator (Alternate-action switch)

Set all 1's into Bu register. (Note for SET Au pushbutton applies.)

## SELECT CS MINIMUM/OFF

When pressed to the ON (illuminated) position, this pushbutton selects Control Store size of 4096 words maximum for Control Storage proper and 256 words maximum for the Address Table.

## NOTE

Hardware information relative to the sizes of Control Storage and the FRJ decode Address Table are effective only during Console Control Storage Read, Console Storage Write, and Reset/Load operations. When pressed to the OFF (non-illuminated) position, this pushbutton has no effect.

• Time Meter (located on left side of Panel)

Displays elapsed time that computer power has been on.

SYSTEM ACTIVITY DISPLAY GROUP

• PROCESSOR STATE Indicators

Dynamically indicate which processor states are executing major cycles.

• Status Indicators

Twelve indicators that illuminate particular status conditions:

- MS PARITY BYTE 0 Displays parity bit state of leftmost byte (bits 0 through 7) of the last word read out of MS. (Not enabled if ECC is present.)
- 2. MS PARITY BYTE 1 Displays parity bit state of rightmost byte (bits 8 through 15) of the last word read out of MS. (Not enabled if ECC is present.)
- 3. MS PARITY ERROR Displays state of MS Parity Error flipflop. Indicator is on if flip-flop is set and off if flip-flop is cleared.
- 4. CS PARITY ERROR Indicates a parity error in CS or firstlevel decode address table.
- 5. D.C. FAULT Indicates that one or more DC power supply in system is not within allowable output range. Remains on until condition is corrected.
- 6. OVER TEMP. Indicates a blower failure condition within cabinet.
- 7. HEADS EXTENDED Indicates that heads in one or more disc files fail to retract during the power-down sequence.
- 8. BURST CHECK Indicates detection of a burst check error during a Reset/Load sequence from the disc file.
- CHANNEL 1 DATA CHECK Indicates state of Channel 1 transmission flip-flop.

- 10. CHANNEL 1 CNTRL. CHECK Indicates state of Channel 1 Control Check flip-flop.
- 11. CHANNEL 2 DATA CHECK Indicates state of Channel 2 Transmission flip-flop.
- 12. CHANNEL 2 CNTRL. CHECK Indicates state of Channel 2 Control Check flip-flop.

COMMUNICATIONS ACTIVITY DISPLAY GROUP

These indicators show the adapter/modem status for the 15 communications channels and the integrated communications adapter as follows:

- RECEIVED DATA (BB) The DN condition indicates that the line is in the spacing condition (i.e., a binary zero). The DFF condition indicates that the line is in the marking condition (i.e., a binary one).
- TRANSMITTED DATA (BA) The ON condition indicates that the line is in the spacing condition (i.e., a binary zero). The OFF condition indicates that the line is in the marking condition (i.e., a binary one).
- CLEAR TO SEND (CB) The ON condition together with the ON condition on circuits CA, CC, and CD, indicates that the channel is in a transmit condition.
- RECEIVED LINE SIGNAL DETECTOR (CF) The ON condition indicates that the modem is receiving a signal which meets its suitability criteria for demodulation.
- SECONDARY RECEIVED LINE SIGNAL DETECTOR (SCF) The ON condition indicates the proper reception (where applicable) of the SECONDARY CHANNEL signal. It is used to indicate the circuit assurance status and to signal a reverse channel interrupt condition.
- DATA SET READY (CC) The ON condition on this circuit is presented to indicate that the modem is connected to a communication channel and, for an auto answer network, has completed the transmission of the answer tone. For a private line, the ON condition indicates that the modem is ready.

- UFF HOOK (OH) When answering a call, this signal ultimately completes a dc path to the serving Central Office, activating the incoming ringing signal. When originating a call, this lead is operated to obtain dial tone and then pulsed to generate the desired dial digits.
- RING INDICATOR (CE) The ON condition indicates that a ringing signal is being received on the communication channel.

#### NOTE

Since under normal operation the communications handler will answer a call on the leading edge of the ringing signal, the ON condition on this indicator implies either a malfunction or that the channel is not enabled.

 ENABLE (EN) - The ON condition indicates that the line adapter is enabled and is therefore not in the master clear or loop test mode.

## OPERATING PROCEDURES

#### GENERAL

This paragraph contains procedures which may be executed from the System Control Panel. These procedures enable loading control or main storage from either disc or cards, reading from or writing into main storage or registers within register files or register options, and executing programs.

## Modes of Operation

The System Control Panel enables the system to operate in one of two fundamental control modes: processor control and console control. These two modes are not mutually exclusive from the hardware point of view, but should be clearly distinguished and kept separate in operating practice. This separation is necessary since the console mode can directly alter the contents of storage and registers and in this way could completely disrupt processor mode operations.

- The processor control mode is selected basically by the eight PROCESSOR CONTROL SELECT switches, the PROCESSOR SELECT selector, and the PROCESSOR RUN pushbutton. This mode enables the operator, in connection with programmed operations, to directly control execution of instructions by all eight processor states. Thus, individual processor states may be switched on and off or may be made to run one instruction at a time (STOP/STEP mode), etc. Except for the internal effects of the programs themselves, the processor mode does not enable the contents of storage to be altered.
- The console control mode is selected basically by the CONSOLE CONTROL SELECT switch, the CONSOLE MODE SELECT selector, and the CONSOLE RUN pushbutton. This mode does not involve any actual execution of instructions by a processor state, but allows any individual cell of main or control storage or any of the hardware registers to be displayed or altered under either hardware or software control. The panel is allocated major cycles just as though it were a ninth processor.

Each of the fundamental control modes is influenced by the three operating modes: operator mode, program mode, and maintenance mode. The three modes each determine a certain level of operating capability available to the operator.

- 1. The operator mode, selected when neither the PROGRAM MODE or MAINTENANCE MODE pushbutton is activated, restricts the operator to use of the operator group controls only. This group allows the operator to turn on and turn off the system, perform reset/load and autoload operations, and detect fault and status conditions. These operations are always available to the operator regardless of whether the system is in the processor mode or console mode.
- 2. The program mode, selected by the PROGRAM MODE pushbutton, enables an operator to use the controls of the programmer group as well as those of the operator group. This additional capability allows the operator to place the system in either the processor control or console control mode, thus enabling operations associated with these two control modes to be carried out.
- 3. The maintenance mode, selected by the MAINTENANCE MODE pushbutton, enabled an operator to use controls of the maintenance group in addition to those of the operator and program group. These controls allow the operator to initiate maintenance-related activities when operating in either the processor control or console control mode.

## Breakpoint Facility

The breakpoint facility provides a way of terminating processor mode or console mode operations at a specific point in either main storage or control storage (including the first-level decode address table). This facility may be invoked if the selected processor is started either from the panel (PROCESSOR RUN pushbutton) or by internal operations, or if the computer is already executing instructions. During processor mode operations, breakpoint operation is initiated by setting one of the the PROCESSOR CONTROL SELECT switches to BREAKPOINT. The processor then proceeds until the storage location selected on the BREAKPOINT MODE SELECT selectors is accessed, at which point the processor stops. This breakpoint stop is interpreted in one of three ways, as selected by a corresponding breakpoint mode switch: READ INSTR, READ DATA, and WRITE DATA. Activating the READ INSTR switch will stop the processor after it reads the instruction at the breakpoint address. Activating the READ DATA switch will stop the processor after it reads the operand at the breakpoint address. Activating the WRITE DATA switch will stop the processor after it stores the operand at the breakpoint address.

## NOTE

Word mode addressing will not result in a breakpoint stop where the right-most byte (odd-numbered) address of the referenced word is designated in the breakpoint address switches. An example is the case of MS-RD or MS-WR operations which will not perform a breakpoint stop if the right-most byte address is designated by the breakpoint address switches.

A breakpoint stop activated by the READ INSTR switch will load only the first two bytes of an instruction. Thus, the reading of the M1, M2, L1, and L2 portions of 4-, 6-, and 8-byte instructions are treated as operand references for breakpoint purposes.

For console mode operations (when the CONSOLE CONTROL SELECT switch is set to BREAKPOINT), the breakpoint stop will always occur at the end of the storage reference cycle in which data is read or written at the breakpoint address.

## SWITCHING POWER ON AND OFF

## CAUTION

During an emergency situation (conditions involving a safety hazard), power may be shut down by pulling the EMERGENCY PULL knob. However, pulling this knob can result in extensive equipment damage, including disc head crashing and loss of data in main storage. Use this knob <u>only</u> when a definite emergency situation exists; otherwise, use the POWER OFF switch described below.

To turn the computer on, insure that the LOCAL/REMOTE switch is in the LOCAL position; then simply press the POWER ON pushbutton. Upon completion of the power-up sequence, the POWER ON indicator will light. (The internal power-up switching sequence for the computer and disc drives is performed by the hardware.)

To turn the computer off, press and hold the POWER OFF pushbutton for about two seconds. (The delayed action of this switch is designed to prevent turning off power inadvertently.) The POWER OFF indicator will light.

LOADING CONTROL STORAGE FROM DISC

Loading control storage (CS) from the disc via the Panel can be performed in one of two ways: from a power-on condition or using the RESET/LOAD pushbutton. Essentially, the power-on condition loads CS when power is initially applied to the system (pressing the POWER ON pushbutton); using the RESET/LOAD pushbutton loads in the same manner as pressing the POWER DN pushbutton, but CS after power has been applied. Each of the two ways depends in which operating mode the Panel has been placed; operator mode, program mode, or maintenance mode. Generally, operator mode provides the maximum amount of internal hardware control with the amount of operator intervention. In contrast, maintenance least mode requires the greatest amount of operator intervention, but the greatest amount of flexibility in using the panel provides controls.

### Power-On Condition

Loading CS from the disc by a power-on condition is normally performed in either the operator mode or program mode.

#### Operator Mode

- 1. Set the LOAD SELECT switch to DISC.
- Select one, and only one, of the disc drives as logical drive
  0 by partially inserting plug 0 into the drive select slot.
  (Do not insert plug all the way in at this time.)
- 3. Mount disc pack and enable power to disc drive 0 by pressing the START switch. (Insure that the READ ONLY and ENABLE switches are set.)
- 4. Press the POWER ON pushbutton. Upon completion of the powerup sequence and the restore operation (about 1 minute), drive number 0 in the select plug will light.
- 5. Set the MAINTENANCE MODE and PROGRAM MODE pushbuttons to the off position (can be done while step 4 progresses).
- 6. Complete selection of disc drive 0 by fully inserting plug 0. When drive heads have been restored and the power-on sequence has been completed, CS load will begin. Disc data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table, automatically followed by a load of MS.

#### Program Mode

- 1. Set the CONSOLE MODE SELECT selector to OFF and the CONSOLE DATA REGISTER SELECT selector to DATA.
- 2. Set the LOAD SELECT switch to DISC.
- 3. Select one, and only one, of the disc drives as logical drive 0 by partially inserting plug 0 into the drive select slot. (Do not insert plug all the way in at this time.)
- 4. Mount disc pack and enable power to disc drive 0 by pressing the START switch. (Insure that the READ ONLY and ENABLE switches are set.)
- 5. Press the POWER ON pushbutton. Upon completion of the powerup sequence and the restore operation (about 1 minute), drive number 0 in the select plug will light.
- 6. Set the MAINTENANCE MODE pushbutton to the off position and the PROGRAM MODE pushbutton to the on position (can be done while step 5 progresses).
- 7. Complete selection of disc drive 0 by fully inserting plug 0. When drive heads have been restored and the power-on sequence has been completed, CS load will begin. Disc data will be

loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table, automatically followed by a load of MS.

## Reset/Load Condition

Loading CS from the disc by pressing the RESET/LOAD pushbutton can be performed in the operator mode, program mode, or maintenance mode.

Operator Mode

- 1. Set the MAINTENANCE MODE and the PROGRAM MODE pushbuttons to the off position.
- 2. Set the LOAD SELECT switch to DISC.
- 3. Place disc pack on the disc drive selected as logical 0 and enable power to the drive by pressing the START switch. (Insure that the READ ONLY and ENABLE switches are pressed.)
- 4. Press the RESET/LOAD pushbutton. Disc data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table, automatically followed by a load of MS.

## Program Mode

- 1. Set the MAINTENANCE MODE pushbutton to the off position and the PROGRAM MODE pushbutton to the on position.
- 2. Set the CONSOLE MODE SELECT selector to OFF and the CONSOLE DATA REGISTER SELECT selector to DATA.
- 3. Set the LOAD SELECT switch to DISC.
- 4. Place disc pack on the disc drive selected as logical 0 and enable power to the drive by pressing the START switch. (Insure that the READ ONLY and ENABLE switches are pressed.)
- 5. Press the RESET/LOAD pushbutton. Disc data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table, automatically followed by a load of MS.

Maintenance Mode

Preconditions.

NOTE

In all procedures listed, preconditions must be satisfied before the procedure can be executed.

- 1. MAINTENANCE MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at CS-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE DATA REGISTER SELECT selector at DATA.\*

Procedure for Loading Standard Microcode From 0000 (Hex)

- 1. Set the LOAD SELECT switch to DISC.
- Place disc pack on the disc drive selected as logical 0 and enable power to the drive by pressing the START switch. (Insure that the READ ONLY and ENABLE switches are pressed.)
- If disc pack is already mounted but disc heads are at an unknown position, restore them to cylinder 0 by partially removing and reinserting select plug 0.
- 4. Press SYSTEM RESET pushbutton.
- 5. Press RESET/LOAD pushbutton. Disc data will be read into control storage starting at the location contained in the Su-Register (in this case, 0000, since pressing SYSTEM RESET pushbutton generated a system reset condition). If load runs to completion, Control Storage and Address Table will be completely loaded. If load stops before completion (occurrence of burst check error), Su will contain address of last word loaded +1.
- \*This step is optional since a CS write operation unconditionally forces data to be entered into the data register and contents of Su to be displayed via the address register indicators, regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed.
6. Upon completion of load, note BURST CHECK indicator in the maintenance group. If indicator is off, data was transferred from disc without a cyclic error. If indicator is lit, a cyclic error occurred.\* Repeat steps 3, 4, and 5 to try a reload.

Verification (Optional). To check that control storage has been loaded properly, execute a control storage scan as follows:

- 1. Set CONSOLE MODE SELECT selector to CS-RD.
- 2. Set CONSOLE ADDRESS REGISTER DISPLAY selector to Su and CONSOLE DATA REGISTER DISPLAY selector to CSS.\*\*
- 3. Position CONSOLE CONTROL SELECT switch to NORMAL.
- 4. Position STORAGE PARITY DISABLE switch to OFF.
- 5. Press SYSTEM RESET pushbutton.
- 6. Press CONSOLE RUN pushbutton. Su-Register display will stop on last address of first page (256-word block) in which a longitudinal parity error occurred, and on last address of succeeding pages containing parity errors upon pressing CONSOLE RUN button after last error stop. Su-Register display will also stop on last address of first unused page. Upon stopping at error, CSS register display will contain all 1's except in positions of bits that failed (and bits 9 and 10, which are not used). If no errors occur, it will keep running. Parity errors within the address table are detected by performing a horizontal parity check on bits 7 through 15 of each word stored (bits 0 through 6 are forced by hardware and are not checked). Check will stop on address of error where even parity was detected.

\*Bit 00 of the Console Address register display will also be lit if a cyclic error occurred.

\*\*These steps are optional since a CS read operation unconditionally forces contents of Su to be displayed via address register indicators and contents of CSS to be displayed via data register indicators regardless of the address and data register selector settings. It is suggested, however, that these steps be performed as an aid in recalling which register contents are being displayed.

# 7. Stop the CS scan operation by momentarily setting the CONSOLE CONTROL SELECT switch to the STOP position.

#### LOADING CONTROL STORAGE FROM CARDS

Loading control storage (CS) from cards can be performed in one of two ways: from a power-on condition or using the RESET/LOAD pushbutton. Essentially, the power-on condition loads CS when power is initially applied to the system (pressing the POWER ON pushbutton); using the RESET/LOAD pushbutton loads CS in the same manner as pressing the POWER ON pushbutton, but is used after power is already on. Each of the two ways depends in which operating mode the Panel has been placed: operator mode, program mode, or maintenance mode. Generally, the operator mode provides the maximum amount of internal hardware control with the least amount of operator intervention. In contrast, the maintenance mode requires the greatest amount of flexibility in using the Panel controls.

#### Power-On Condition

Loading CS from cards by a power-on condition is normally performed in either the operator mode or the program mode.

Operator Node

- 1. Set the LOAD SELECT switch to CR (if loading from card reader) or to R/P (if loading from reader/punch).
- 2. Press the POWER ON pushbutton.
- 3. Set the MAINTENANCE MODE and PROGRAM MODE pushbuttons to the OFF position.
- 4. Place microprogram card deck in the card hopper and start the card reader device. Card data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table.

Program Mode

- 1. Set the LOAD SELECT switch to CR (if loading from card reader) or to R/P (if loading from reader/punch).
- 2. Press the POWER ON pushbutton.
- 3. Set the MAINTENANCE MODE pushbutton to the OFF position and the PROGRAM MODE pushbutton to the DN position.
- 4. Set the CONSOLE MODE SELECT selector to OFF and the CONSOLE DATA REGISTER SELECT selector to DATA.
- 5. Place microprogram card deck in the card hopper and start the card reader device. Card data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table.

#### Reset/Load Condition

Loading CS from cards by pressing the RESET/LDAD pushbutton can be performed in the operator mode, program mode, or maintenance mode.

Operator Mode

- 1. Set the MAINTENANCE MODE and PROGRAM MODE pushbuttons to the OFF position.
- 2. Set the LOAD SELECT switch to CR (if loading from card reader) or R/P (if loading from reader/punch).
- 3. Place microprogram card deck in the card hopper and start the card reader device.
- 4. Press the RESET/LOAD pushbutton. Card data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table.

Program Mode

- 1. Set the MAINTENANCE MODE pushbutton to the OFF position and the PROGRAM MODE pushbutton to the ON position.
- 2. Set the CONSOLE MODE SELECT selector to CS-WR and the CONSOLE DATA REGISTER SELECT selector to DATA.
- 3. Set the LOAD SELECT switch to CR (if loading from card reader) or R/P (if loading from reader/punch).
- 4. Place microprogram card deck in the card hopper and start the card reader device.
- 5. Press the RESET/LOAD pushbutton. Card data will be loaded in sequential locations starting at address 0000 (hex) into both CS and the FRJ Decode Address Table.

Maintenance Mode

Preconditions.

- 1. MAINTENANCE MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at CS-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE DATA REGISTER SELECT selector at DATA.\*

<sup>\*</sup>This step is optional since a CS write operation unconditionally forces data to be entered into the data register and contents of Su to be displayed via the address register indicators, regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed.

Procedure for Loading Standard Microcode From 000 (Hex).

- 1. Position LOAD SELECT switch to CR (if loading from card reader) or R/P (if loading from reader/punch).
- 2. Place microprogram card deck in card hopper and start the card reader device.
- 3. Press SYSTEM RESET pushbutton.
- 4. Press RESET/LOAD pushbutton. Cards will be read into control storage starting at the location contained in the Su-Register (in this case, 0000, since pressing SYSTEM RESET generated a system reset condition). On completion of the load, Su will contain the last word address +1, unless Control Storage and Address Table were completely loaded.

Procedure for Loading at Locations Other Than 0000 (Hex).

- 1. Select starting load location on BREAKPOINT ADDRESS SELECT selectors.
- 2. Set CONSOLE ADDRESS REGISTER SELECT selector to Su.\*
- 3. Position CONSOLE CONTROL SELECT switch to BREAKPOINT.
- 4. Press CONSOLE RUN pushbutton. The Su-Register will now contain selected breakpoint address (indicated in COHSOLE ADDRESS REGISTER DISPLAY indicators).
- 5. Position LOAD SELECT switch to ALTERNATE (for card reader load).
- 6. Place microprogram card deck to be loaded in card reader and press the START button on the card reader.
- 7. Press RESET/LUAD pushbutton. Cards will be read into storage, starting at the location contained in the Su-Register. If load runs to completion, Control Storage and Address Table will be completely loaded. If load stops before completion, S will contain address of last word loaded +1.

\*This step is optional since a CS write operation unconditionally forces data to be entered into the data register and contents of Su to be displayed via the address register indicators, regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed. Verification (Optional). To check that control storage has been loaded properly, execute a control storage scan as follows:

- 1. Set CONSOLE MODE SELECT selector to CS-RD.
- 2. Set CONSOLE ADDRESS REGISTER DISPLAY selector to Su and CONSOLE DATA REGISTER DISPLAY selector to CSS.\*
- 3. Position CONSOLE CONTROL SELECT switch to NORMAL position.
- 4. Position STORAGE PARITY DISABLE switch to OFF.
- 5. Press SYSTEM RESET pushbutton.
- 6. Press CONSOLE RUN Pushbutton. Su-Register display will stop on last address of first page (256-word block) in which a longitudinal parity error occurred, and on last address of succeeding pages containing parity errors upon pressing CONSOLE RUN pushbutton after last error stop. Su-Register display will also stop on last address of first unused page. Upon stopping at error, CSS register display will contain all 1's except in positions of bits that failed (and bits 9 and 10, which are not used). If there are no errors, it will keep running. Parity errors within the address table are bits 7 through 15 of each word stored (bits 0 through 6 are forced by hardware and are not checked). Check will stop on address of error where even parity was detected.
- 7. Stop the CS scan operation by momentarily setting the CONSOLE CONTROL SELECT switch to the STOP position.

LOADING MAIN STORAGE FROM DISC

Loading main storage (MS) from the disc can be accomplished in one of two ways: from a power-on condition or using the AUTOLOAD pushbutton. An MS load occurs automatically upon completion of the CS and FRJ Decode Address Table load if CS was loaded from a power-on or reset/load condition in either the operator mode or program mode. This paragraph, therefore, only describes loading of MS using the AUTOLOAD pushbutton in any of the three modes.

<sup>\*</sup>These steps are optional since a CS read operation unconditionally forces contents of Su to be displayed via address register indicators and contents of CSS to be displayed via data register indicators regardless of the address and data register selector settings. It is suggested, however, that these steps be performed as an aid in recalling which register contents are being displayed.

#### Autoload Condition

#### NOTE

Control storage must have been previously loaded to perform this operation.

- 1. If in Maintenance mode, set CS DISABLE, SET Au, SET Bu, and SELECT EVEN PARITY BYTE 0 and 1 switches at OFF.
- 2. Set LOAD SELECT switch to DISC.
- 3. Press AUTOLOAD pushbutton. Disc data will be loaded into MS in sequential locations starting at address 0000 (hex). Upon completion of the load, the address register indicators will contain the last word address +2.

#### LOADING MAIN STORAGE FROM CARDS

Loading MS from cards is accomplished by using the RESET/LOAD pushbutton. The operation can be performed only in the Maintenance mode.

#### Preconditions

#### NOTE

Control Storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE pushbutton/indicator ON.
- 2. CS DISABLE, SET Au, SET Bu, and SELECT EVEN PARITY BYTE 0 and 1 switches at OFF.
- 3. CONSOLE MODE SELECT selector at MS-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedure

- 1. Position LOAD SELECT switch to CR (if loading from card reader) or R/P (if loading from reader/punch).
- 2. Place card deck in card hopper and start the card reader device.
- 3. Set CONSOLE ADDRESS REGISTER DISPLAY pushbuttons to starting address.
- 4. Press RESET/LOAD pushbutton. Cards will be read into main storage using the contents of the Console Address register as the starting address. Upon completion of the load, the address register indicators will contain the last word address +2.

READING CONTROL STORAGE

#### Preconditions

- 1. MAINTENANCE MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF (down).
- 3. CONSOLE MODE SELECT selector at CS-RD.
- 4. CONSOLE DATA REGISTER SELECT selector at CSS.\*

<sup>\*</sup>This step is optional since a CS read operation unconditionally forces contents of Su to be displayed via address register indicators and contents of CSS to be displayed via data register indicators regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed.

#### Procedure

It is not possible to read directly from any control storage location or block of locations other than 0000 (hex) without first performing a breakpoint scan up to the starting location minus 1, since Su cannot be entered directly. For locations near 0000 (hex), however, it is easier to manually step to the desired location by setting the CONSOLE MODE SELECT selector to CS-RD, CONSOLE CONTRUL SELECT switch to STOP/STEP, and pressing the CONSOLE RUN button for each address to be stepped.

Breakpoint Scan

- 1. Set CONSOLE MODE SELECT selector to CS-RD.
- Position BREAKPOINT ADDRESS SELECT selectors to address minus
  1 of location to be read.
- 3. Position CONSOLE CONTROL SELECT switch to BREAKPOINT.
- 4. Press CONSOLE RUN pushbutton. The Su-Register will be counted up to the breakpoint address. (Set CONSOLE ADDRESS REGISTER selector to Su to observe.)\* The CONSOLE DATA REGISTER indicators (CSS) will now display a partial check sum. (All bit positions are used except 9 and 10.)

Displaying Contents of Consecutive Locations

After breakpoint scan:

- 1. Position CONSOLE CONTROL SELECT switch to STOP/STEP.
- 2. Press CONSOLE RUN pushbutton. Each time CONSOLE RUN button is pressed, Su will be increased by 1 and the contents of the next location will be displayed in the CONSOLE DATA REGISTER DISPLAY indicators.
- \*This step is optional since a CS read operation unconditionally forces contents of Su to be displayed via address register indicators and contents of CSS to be displayed via data register indicators regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed.

WRITING CONTROL STORAGE

#### Preconditions

- 1. MAINTENANCE MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at CS-RD.
- 4. CONSOLE DATA REGISTER SELECT selector at CSS.\*

#### Procedure

It is not possible to write directly into any control storage location or block of locations other than 0000 (hex) without first performing a breakpoint scan up to the starting location, since Su cannot be entered directly. For locations near 0000 (hex), however, it is easier to manually step to the desired location by setting the CONSOLE MODE SELECT selector to CS-RD, CONTROL SELECT switch to STOP/STEP, and pressing the CONSOLE RUN button for each address to be stepped.

Breakpoint Scan

- 1. Set CONSOLE MODE SELECT selector to CS-RD.
- 2. Position BREAKPOINT ADDRESS SELECT selectors to address of location to be written.
- 3. Position CONSOLE CONTROL SELECT switch to DREAKPOINT.
- 4. Press CONSOLE RUN pushbutton. The Su-Register will be counted up to the breakpoint address. (Set CONSOLE ADDRESS REGISTER selector to Su to observe.) The CONSOLE DATA REGISTER indicators (CSS) will now display a partial check sum.

\*This step is optional since a CS read operation unconditionally forces contents of Su to be displayed via address register indicators and contents of CSS to be displayed via data register indicators regardless of the address and data register selector settings. It is suggested, however, that this step be performed as an aid in recalling which register contents are being displayed. Entering Data

After breakpoint scan:

- 1. Set CONSOLE MODE SELECT selector to CS-WR.
- 2. Position CONSOLE CONTROL SELECT switch to STOP/STEP.
- 3. Set the 14-bit word to be written (not using bits 9 and 10) into the Console Data register. Make sure that odd parity is maintained (bit 8 is parity bit).
- 4. Press CONSOLE RUN pushbutton. Each time CONSOLE RUN pushbutton is pressed, contents of the Console Data register display will be written into storage location specified by Su, and Su count will be increased by 1. To insure proper scan operation, the check word in the particular page must also be corrected.
- 5. To enter the contents of the Console Data register into all control storage locations, set CONSOLE CONTROL SELECT switch to NORMAL position and depress the CONSOLE RUN pushbutton.

READING MAIN STORAGE

Preconditions

#### NOTE

Control storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator ON.
- 2. If in Maintenance mode, set CS DISABLE, SET Au, and SET Bu switches at OFF.
- 3. CONSOLE MODE SELECT selector at MS-RD.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedure

- 1. Press CLEAR ADDRESS pushbutton.
- 2. Set the address of the main storage location to be read into the CONSOLE ADDRESS REGISTER DISPLAY pushbuttons.
- 3. Press the CONSOLE RUN pushbutton. Contents of selected location will be displayed in the CONSOLE DATA REGISTER DISPLAY indicators.
- 4. To read up to an address, enter starting address of block into CONSOLE ADDRESS REGISTER DISPLAY pushbuttons and ending address into BREAKPOINT ADDRESS SELECT selectors. Position CONSOLE CONTROL SELECT switch to BREAKPOINT and press CONSOLE RUN pushbutton.
- 5. To step through individual storage locations, repeat Step 4, except position CONSOLE CONTROL SELECT switch to STUP/STEP. Contents of each storage location will be displayed in sequence each time CONSOLE RUN pushbutton is pressed.
- 6. To dynamically read a storage location in the normal (continuous) mode, enter the word address of the location into the CONSOLE ADDRESS REGISTER DISPLAY pushbuttons with bit position 15 set. Set the CONSOLE CONTROL SELECT switch to NORMAL position and press the CONSOLE RUN pushbutton. The contents of the storage location entered in the console address register will be continuously displayed in the CONSOLE DATA REGISTER DISPLAY indicators.

WRITING MAIN STORAGE

Preconditions

#### NOTE

Control storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator OR.
- 2. If in Maintenance mode, set CS DISABLE, SET Au, and SET Bu switches at OFF.

- 3. CONSOLE MODE SELECT selector at MS-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.
- 7. SELECT EVEN PARITY BYTE 0 and 1 pushbuttons to off position (if either is on, incorrect parity will be written and detected during subsequent read operation).

#### Procedure

- 1. Press CLEAR ADDRESS and CLEAR DATA pushbuttons.
- 2. Set the address of the main storage location to be written via the CONSOLE ADDRESS REGISTER DISPLAY pushbuttons.
- 3. Set the data to be written via the CONSOLE DATA REGISTER DISPLAY pushbuttons.
- 4. Press the CONSOLE RUN pushbutton. Contents of the data register will be written at the address specified in the CONSOLE ADDRESS REGISTER DISPLAY indicators.
- 5. To write the contents into all storage locations, set CONSULE CONTROL SELECT switch to the NORMAL position and press the CONSOLE RUN pushbutton.
- 6. To write a block of data, enter starting address of block into the CONSOLE ADDRESS REGISTER SELECT pushbuttons and ending address into BREAKPOINT ADDRESS SELECT selectors. Position CONSOLE CONTROL SELECT switch to BREAKPOINT and press the CONSOLE RUN pushbutton. Contents of the data register will be written in sequence into all locations within the block.
- 7. To write data into individual storage locations within the block, repeat Step 6, except set the CONSOLE CONTROL SELECT switch to STOP/STEP. Contents of the data register will be written in individual locations in sequence each time the CONSOLE RUN pushbutton is pressed.

### READING REGISTERS OF REGISTER FILES

#### Preconditions

#### NOTE

Control storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at RF-RD.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedure

- 1. Press CLEAR ADDRESS pushbutton.
- 2. Set processor state number and number of the register in basic file or extended file (Group I or II\*) into the CONSOLE ADDRESS REGISTER SELECT pushbuttons. Addresses of basic file and extended file, Groups I and II are listed in Figure 3-1.
- 3. Press CONSOLE RUN pushbutton. Contents of selected register will be displayed in bits 00 through 15 indicators of the CONSOLE DATA REGISTER DISPLAY. If the relocation and protection feature of the Register Option is present, contents of the segment tag register corresponding to the BRF register selected will be displayed in the X0 through X3 indicators of the CONSOLE DATA REGISTER DISPLAY.
- 4. To dynamically read a register in the normal (continuous) mode, repeat Steps 1 through 3, except set the CONSOLE CONTROL SELECT switch to the NORMAL position. The Console Data register indicators will continuously display the register contents as the running processor alters the contents.

<sup>\*</sup>The Group III registers of the extended register file many not be addressed by this mechanism.



Figure 3-1. Register File and Associated Register Addresses

## LOADING REGISTERS OF REGISTER FILES

#### Preconditions

NOTE

Control storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at RF-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSULE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedures

- 1. Press CLEAR ADDRESS and CLEAR DATA pushbuttons.
- 2. Set processor state number and number of the register in basic file or extended file (Group I or II\*) via the CONSULE ADDRESS REGISTER DISPLAY pushbuttons. Addresses of basic file and extended file, Groups I and II, are listed in Figure 3-1.
- 3. Set data to be loaded via the 00 through 15 pushbuttons of the CONSOLE DATA REGISTER DISPLAY. If the relocation and protection feature of the Register Option is present, load the segment tag associated with a selected BRF register into the X0 through X3 pushbuttons of the CONSOLE DATA REGISTER DISPLAY.
- Press CUNSOLE RUN pushbutton. Contents of Console Data register will be loaded into the selected processor register and corresponding segment tag register.

\*The Group III registers of the extended register file may not be addressed by this mechanism.

# READING REGISTERS OF REGISTER OPTION

Preconditions

#### NOTE

Control Storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at RO-RD.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedure

- 1. Press CLEAR ADDRESS button.
- 2. Set feature number, processor state number, and register number into the CONSOLE ADDRESS REGISTER DISPLAY pushbuttons as shown in Figure 3-2. There are two basic register address formats, depending on the feature selected. The first format is used to address feature registers associated with particular processor states. This format requires specifying the feature number only. Addresses of all registers in the register option are shown in Figure 3-3.
- 3. Press CONSOLE RUN pushbutton. Contents of selected register will be displayed in the CONSOLE DATA REGISTER DISPLAY registers.

#### LOADING REGISTERS OF REGISTER OPTION

#### Preconditions

#### NOTE

Control storage must have been previously loaded to perform this operation.

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicator ON.
- 2. CS DISABLE switch at OFF.
- 3. CONSOLE MODE SELECT selector at RO-WR.
- 4. CONSOLE CONTROL SELECT switch at STOP/STEP.
- 5. CONSOLE ADDRESS REGISTER SELECT selector at ADDRESS.
- 6. CONSOLE DATA REGISTER SELECT selector at DATA.

#### Procedure

- 1. Press CLEAR ADDRESS and CLEAR DATA pushbuttons.
- 2. Set feature number, processor state number, and register number via the CONSOLE ADDRESS REGISTER DISPLAY pushbuttons as shown in Figure 3-2. Addresses of all registers of the option are listed in Figure 3-3.
- 3. Set the data to be loaded via the CONSOLE DATA REGISTER DISPLAY pushbuttons.
- 4. Press CONSOLE RUN pushbutton. Contents of the Console Data register will be loaded into the selected register.



# Figure 3-2. Register Option Address Format



ω •υ •υ Register Option and Assoc -۵ ited Regis ter Addresses

PAGE 42

### READING SHARED RESOURCES REGISTERS

#### Preconditions

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton ON.
- 2. CS DISABLE switch at OFF.

#### Procedure

- 1. Press CLEAR ADDRESS and CLEAR DATA pushbuttons.
- 2. Set either CONSOLE ADDRESS REGISTER SELECT or CONSOLE DATA REGISTER SELECT selector to the register to be read. The contents of the register selected will be dynamically displayed in either the CONSOLE ADDRESS or CONSOLE DATA REGISTER DISPLAY indicators.

EXECUTING PROGRAMS

#### Preconditions

- 1. MAINTENANCE MODE or PROGRAM MODE pushbutton/indicators ON.
- 2. CS DISABLE switch at OFF.

#### Procedure

 Use the Loading-Register-of-Register-File procedure to load desired main storage starting address into the P-Register (R9) of the processor to be run.

Console	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Address Register	0	0	0	0	0	0	0	0	P N	roc o.	•	0	1	0.	0	1



2. Use the Loading-Register-of-Register-File procedure to load 0000 (hex) into the Pu-Register (extended R1) of the processor\* to be run:

Console	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Address Register	0	0	0	0	0	0	0	1	P N	roc lo.	•	0	0	0	0	1
Console	0															15
Data Register	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- 3. If it is desired to start the processor at a particular location other than 0000 (hex) in control storage (microcode), use the above procedure to load the address of this location into Pu from the CONSOLE DATA REGISTER DISPLAY pushbuttons.
- 4. Select processor state on the PROCESSOR SELECT selector.
- 5. Select mode of operation on appropriate PROCESSOR CONTROL SELECT switch.\*\*
- 6. If processor state is set to the breakpoint mode, select breakpoint address on BREAKPOINT ADDRESS SELECT selectors and select type of breakpoint on READ INSTR, READ DATA, or WRITE DATA switches.\*\*

NOTE

Selecting the breakpoint mode for processor state 4 will stop and lock out all processor start signals except those orginating from the panel.

- \*If no other processor states are in use (executing uI subroutines), the SYSTEM RESET button may be used to clear Pu (it clears Pu of all processor states).
- \*\*Steps 5 and 6 may be executed after Step 7 for program stop/ step or breakpoint operations.

- 7. Press PROCESSOR RUN pushbutton. Selected processor state will execute instructions commencing at location contained in its P- (or Pu-) Register. (If the PROCESSOR CONTROL SELECT switch is set to the STOP/STEP position, only one machine language instruction is executed each time the PROCESSOR RUN pushbutton is pressed. The STOP/STEP position also disables 1/0-originated start signals (Request and Attention) for processor states 0 through 3.)
- 8. Repeat steps 1 through 7 for other processors to be run.

#### SECTION 4. PREVENTIVE MAINTENANCE AND MAINTENANCE AIDS

#### PREVENTIVE MAINTENANCE

Run preventive maintenance (PM) checks on the 7200/7300 Processing Unit at the intervals listed in Table 4-1.

### REMOVING/INSERTING MODULES WITH POWER ON

Any module of chassis 1 or 2 may be removed or inserted with power applied to the system (PDWER ON pushbutton on System Control Panel set to ON), except the following:

- 1. The HH modules in chassis 2 may not be removed or inserted with power on.
- 2. The integrated adapter modules in chassis 1 may be removed or inserted only if power to the corresponding external subsystem is shut down.

No module of chassis 3 may be removed or inserted with power applied to the system.

#### COMPONENT LOCATIONS

Locations of major assemblies comprising the Processing Unit are shown in Figure 4-1. Locations of PC modules in chassis 1, 2, and 3 are shown in the following drawings contained in the 7200/7300 Processing Unit Support Diagrams Manual:

Drawing No.

#### Title

505963,	Vol.	2	Module	Placement,	Chassis	1
505965,	Vol.	3	Module	Placement,	Chassis	2
504485,	Vol.	1	Module	Placement,	Chassis	3

Locations of IC elements on each PC module in chassis 1 and 2 are shown in Figure 4-2.

ACTION	INTERVAL
Run MS micro-diagnostics (Section 5).	l-week intervals un- til 2000 hrs. accumu- lated on elapsed time meter, then 3 months
Run CPU micro-diagnostics (Section 5).	3 months
Check power supply voltages. If out of tolerance, troubleshoot in accordance with Section 10.	6 months
Check air filter. Replace if necessary.	6 months
Check for frayed or otherwise damaged cables.	6 months
Check that all access panels are properly mounted.	6 months
Clean dust and dirt off covers.	6 months

### TABLE 4-1. PREVENTIVE MAINTENANCE SCHEDULE

### REGISTER FILE

Organization of the register file, both the BRF and ERF, is shown in drawing 505983, sheet 1, of the Support Diagrams Manual, Volume 1. Sheet 2 of this drawing defines the meaning of bits in each register of the BRF and Groups 1 and 2 of the ERF that are set under hardware control. Bits set in Group 3 registers of the ERF (I/O registers) are defined in the respective section of the manual that covers each peripheral adapter (ICA, BDC, and IFA).

#### MICRO-INSTRUCTION REPERTOIRE

Drawing 504674, Microcommand Repertoire, of the Support Diagrams Manual contains the micro-instruction (uI) repertoire. Table 4-3 lists the FRJ decode branch addresses for each machine language instruction (MLI).



ω

PAGE





Figure 4-2. PC Module Layout

#### MICRO-INSTRUCTION FORMATS

Figure 4-3 illustrates the ten different formats used by the uls, with a list of uls using each format.

#### MACHINE-LANGUAGE INSTRUCTION REPERTOIRE

The MLI repertoire is contained in the MRX/OS Programmer's Reference Card. For added convenience, a cross-reference of MLI's from mnemonic identifier in alphabetical order to function code, and from function code in numerical order to mnemonic identifier, is listed in Tables 4-3 and 4-4, respectively.

#### CODE CHARTS

Character assignments for both ASCII and EBCDIC transmission codes and Hollerith punching code information are tabulated in Tables 4-5 through 4-10. Tables 4-5 and 4-6 list ASCII code characters, coded both in MS bit position form and hexadecimal form. Tables 4-7 and 4-8 list the same information but for EBCDIC code characters. Table 4-9 lists character conversions between ASCII and EBCDDIC codes. Hollerith punching codes are listed in Table 4-10.

#### CONVERSION TABLES

Table 4-11 lists the decimal equivalents of powers of two from 0 to 35. Table 4-12 enables converting a number in hexadecimal form to equivalent decimal form. Tables 4-13 and 4-14 enable adding, subtracting, and multiplying single digits in hexadecimal form.

#### TOOLS AND TEST EQUIPMENT

A list of tools and test equipment required to maintain the Processing Unit is tabulated in Table 4-15.



Figure 4-3. Micro-Instruction Formats (Page 1 of 2)





BITS	0	3	4	5	67	8	9 10	11 15
		OP. CODE (F)	s <sub>0</sub>	s <sub>1</sub>	NOT USED	Ρ	NOT USED	REG. DESIG. (X)
					RN RN	1   2		·







															and the second se	and the second se	-
4-7 0-3	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F	
0	20-29 R <sub>1</sub> R <sub>2</sub>	20-29 R <sub>1</sub> (R <sub>2</sub> )	20-29 (R <sub>1</sub> ) R <sub>2</sub>	20-29 (R <sub>1</sub> )(R <sub>2</sub> )	2A R <sub>1</sub> R <sub>2</sub>	2A R <sub>1</sub> (R <sub>2</sub> )	2A (R <sub>1</sub> ) R <sub>2</sub>	2A (R <sub>1</sub> )(R <sub>2</sub> )	28 R <sub>1</sub> R <sub>2</sub>	2B R <sub>1</sub> (R <sub>2</sub> )	2B (R <sub>1</sub> ) R <sub>2</sub>	2B (R <sub>1</sub> ) (R <sub>2</sub> )	2C-2F R <sub>1</sub> R <sub>2</sub>	2C-2F R <sub>1</sub> (R <sub>2</sub> )	2C-2F (R <sub>1</sub> ) R <sub>2</sub>	2C-2F (R <sub>1</sub> )(R <sub>2</sub> )	
1	30-39	30-39	30-39	30-39	3A	3A	3A	3A	3B	3B	3B	3B	3C-3F	3C-3F	3C-3F	3C-3F	1
2	A0-A9	A0-A9	A0-A9	A0-A9	AA	AA	AA	AA	AB	AB	AB	AB	AC-AF	AC-AF	AC-AF	AC-AF	
3	B0-B9	B0-B9	B0-B9	B0-B9	ВА	ВА	ВА	BA	BB	BB	BB	BB	BC-BF	BC-BF	BC-BF	BC-BF	}
4	60-63	60-63	60-63	60-63	64-67	64-67	64-67	64-67	68-6B	68-6B	68-6B	68-6B	6C-6F	6C-6F	6C-6F	6C-6F	
5	70-73	70-73	70-73	70-73	74-77	74-77	74-77	74-77	78-7B	78-7B	78-7B	78-7B	7C-7F	7C-7F	7C-7F	7C-7F	
6	00-03	04-07	08-0B	0C-0F	10-13	14-17	18-1B	1C-1F	40-43	44-47	48-4B	4C-4F	50-53	54-57	58-5B	5C-5F	<b>]</b> },
7	80-83	84-87	88-8B	8C-8F	90-93	94-97	98-9B	9C-9F	C0-C3	C4-C7	C8-CB	CC-CF	D0-D3	D4-D7	D8-DB	DC-DF	
8	E0	E0	E0	E0	E1	E1	E1	E1	E2	E2	E2	E2	E3	E3	E3	E3	]]
9	E4	E4	E4	E4	E5	E5	E5	E5	E6	E6	E6	E6	E7	E7	E7	E7	
A	E8	E8	E8	E8	E9	E9	E9	E9	EA	EA	EA	EA	EB	EB	EB	EB	
В	EC	EC	EC	EC	ED	ED	ED	ED	EE	EE	EE	EE	EF	EF	EF	EF	] ,
С	F0	FO	F0	F0	F1	F1	F1	F1	F2	F2	F2	F2	F3	F3	F3	F3	
D	F4	F4	F4	F4	F5	F5	F5	F5	F6	F6	F6	F6	F7	F7	F7	F7	
E	F8	F8	F8	F8	F9	F9	F9	F9	FA	FA	FA	FA	FB	FB	FB	FB	
F	FC	FC	FC	FC	FD	FD	FD	FD	FE	FE	FE	FE	FF	FF	FF	FF	

TABLE 4-2. FRJ DECODE BRANCH ADDRESSES

\*Value of A and B same as Row F \*\*Values of A and B do not apply NOTE: (Boxheads represent hexadecimal address in a 256-word address table that points to the starting address, as modified by bits 2-6 of S $\mu$ , for implementing the machine-language instruction indicated in the matrix.) Actual starting addresses in CS are listed in the CS printout.

# TABLE 4-3. MACHINE LANGUAGE INSTRUCTION REPERTOIRE ARRANGED BY FUNCTION CODE (Page 1 of 3)

Function Code	Mnemonic	Class	Format	Description
10 10 11 12 13 14 14 15 15	RBA SBA TST CTB SR RCN SCN RPM SPM	CT CT CT CT CT CT CT CT	RR9 Rk9 RR10 RR10 RR10 RR11 RR11 RR11 RR12 RR12	RESET BUSY/ACTIVE REGISTER SET DUSY/ACTIVE REGISTER TEST AND SET THE-BRAKER REGISTER CLEAR THE-BRAKER REGISTER SERVICE REQUEST RESET CONTROL REGISTER SET CONTROL REGISTER RESET PRIVILEGED MODE REGISTER SET PRIVILEDCED MODE REGISTER
20 21 22 23 24 25 26 27 28 29 2A 29 2A 28 20 2C 2D 22F	MOVR CMPR ADDR SUBR INVR ANDR EORR IORR DIVR CSTR CLDR LLSR LLSR LRSR RLSR ARSR	DT CP AR DT BO BO BO AR AR DT DT SH SH SH	RR1 RR1 RR1 RR1 RR1 RR1 RR1 RR1 RR1 RR1	MOVE REGISTER - REGISTER COMPARE REGISTER - REGISTER ADD REGISTER - REGISTER SUBTRACT REGISTER - REGISTER LOGICAL PRODUCT REGISTER - REGISTER EXCLUSIVE OR REGISTER - REGISTER MULTIPLY REGISTER - REGISTER DIVIDE REGISTER - REGISTER CONDITION REGISTER - REGISTER CONDITION REGISTER LOAD LOGICAL LEFT SINGLE SHIFT-BY-REGISTER ROTATING LEFT SINGLE SHIFT-BY-REGISTER ARITHMETIC RIGHT SINGLE SHIFT-BY-REGISTER
30 31 32 33 34 35 36 37 38 39 34 39 34 30 30 30 30 32 31 32 32 35	LODI CMPI ADDI SUBI INVI ANDI EORI IORI MPYI DIVI PSTR SHFK LLDR LRDR RLDR ARDR	DT CP AR AR DT BO BO AR AR SH SH SH SH SH	RR2 RR2 RR2 RR2 RR2 RR2 RR2 RR2 RR2 RR2	LOAD INMEDIATE COMPARE INMEDIATE ADD INMEDIATE SUBTRACT INMEDIATE INVERSE MOVE INMEDIATE EXCLUSIVE OR INMEDIATE INCLUSIVE OR INMEDIATE NULTIPLY INMEDIATE DIVIDE INMEDIATE PROGRAM ADDRESS STORE SHIFT PACKED DCCIMAL LOGICAL LEFT DOUBLE SHIFT-BY-REGISTER ROTATING LEFT DOUBLE SHIFT-BY-REGISTER ROTATING LEFT DOUBLE SHIFT-BY-REGISTER ROTATING LEFT DOUBLE SHIFT-BY-REGISTER ROTATING LEFT DOUBLE SHIFT-BY-REGISTER
40 41 42 43 44 45 46 47 48 49 48 49 4A 48 40 4A 4B 4C 4D 4E 4F	SRZF SRZB SRIF SRIB SRPF SRPB SRMF SRMF SCFF SCFF SCFF SCFB LLSI LRSI RLSI ARSI	xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx	RR3 RR3 RR3 RR3 RR3 RR3 RR3 RR7 RR7 RR7	SKIP IF REGISTER IS ZERO - FORWARD SKIP IF REGISTER IS ZERO - BACKMARD SKIP IF REGISTER NOT ZERO - FORWARD SKIP IF REGISTER NOT ZERO - BACKMARD SKIP IF REGISTER IS PLUS - FORMARD SKIP IF REGISTER IS PLUS - BACKMARD SKIP IF REGISTER IS MINUS - BACKMARD SKIP IF REGISTER IS MINUS - BACKMARD SKIP ON CONDITION REGISTER TRUE - FORMARD SKIP ON CONDITION REGISTER FALSE - FORMARD SKIP ON CONDITION REGISTER FALSE - FORMARD SKIP ON CONDITION REGISTER FALSE - BACKMARD DSKIP ON CONDITION REGISTER FALSE - BACKMARD LOGICAL LEFT SINGLE SHIFT IMMEDIATE LOGICAL REFT SINGLE SHIFT IMMEDIATE ARITHMETIC RIGHT SINGLE SHIFT IMMEDIATE
50 51 52 53 54 55 56 57 58 59 5A 59 5A 5C 5D 5E 5F	ZADK CMPK ADDK SUBK MOVX CMPX TRNX EDTX PAKX UNPX MOVL LLDI LRDI RLDI RLDI ARDI	AR CP AR DT CP DC DC DC DC DC DC SH SH SH	SS1 SS1 SS1 SS1 SS1 SS2 SS1 SS1 SS3 RR3 RR3 RR3 RR3 RR3	ZERO AND ADD DECIMAL COMPARE PACKED DECIMAL ADD PACKED DECIMAL SUBTRACT PACKED DECIMAL MOVE CIMARACTERS COMPARE CHARACTERS TRANSLATE PACKED DECIMAL/ALPHA EDIT PACK UNPACK MOVE LONG LOGICAL LEFT DOUBLE SHIFT IMMEDIATE LOGICAL RIGHT DOUBLE SHIFT IMMEDIATE ROTATING LEFT DOUBLE SHIFT IMMEDIATE ARITHMETIC RIGHT DOUBLE SHIFT IMMEDIATE

TABLE	4-3.	MACHINE	LAN	GUAGE	INS	TRUCT	ION	REF	PER	TO	IRE
		ARRANGED	BY	FUNC	TION	CODE	(Pa	age	2	of	3)

Function Code	Mnerion i c	Class	Format	Description	
60 61 62 63 65 66 68 69 68 68 68 66 66 66 66 66	MOVM -CMPM ADDM SUBM INVM ANDM EORM IORM MPYM DIVM MOVB DBYM TONR RONR TOFR ROFR	DT CP AR ADT BO BO BAR AR DCP BT BT BT	XX1 XX1 XX1 XX1 XX1 XX1 XX1 XX1 XX1 XX1	MEMORY - MEMORY COMPARE MEMORY - MEMORY ADD MEMORY - MEMORY SUBTRACT MEMORY - MEMORY INVERSE MOVE MEMORY - MEMORY LOGICAL PRODUCT MEMORY - MEMORY EXCLUSIVE OR MEMORY - MEMORY MULTIPLY MEMORY - MEMORY MULTIPLY MEMORY - MEMORY DIVIDE MEMORY - MEMORY DIVIDE MEMORY - MEMORY DIVIDE MEMORY - MEMORY EXTER ST COMPARE BYTE MEMORY - MEMORY TEST FOR ON-BIT TEST FOR OFF-BIT REVERSE OFF-BIT	
70 71 72 73	LODT CMPT ADDT SUBT	DT CP AR AR	RX1 RX1 RX1 RX1 RX1	LOAD TWO WORD Compare Two-Word Add Two-Word Subtract Two-Word	
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA A9 AA AB AB	LOD CMP ADD SUB INV AND EOR IOR MPY DIV CVB CVB CVD CVD	DT CP AR AR DT BO BO BO AR AR DC DC DC DC	RX1 RX1 RX1 RX1 RX1 RX1 RX1 RX1 RX1 RX1	LOAD MEMORY - REGISTER COMPARE MEMORY - REGISTER ADD MEMORY - REGISTER INVERSE MOVE MEMORY - REGISTER LOGICAL PRODUCT MEMORY - REGISTER EXCLUSIVE OR MEMORY - REGISTER INCLUSIVE OR MEMORY - REGISTER MULTIPLY MEMORY - REGISTER DIVIDE MEMORY - REGISTER CONVERT TO BINARY CONVERT TO BINARY CONVERT TO DECIMAL CONVERT TO DECIMAL	
B0 B1 B2 B3 B4 B5 B6 B7 B8 B7 B8 B9 BA B8 BC B5 B5 B5 B5	LODD CMPD ADDD SUBD INVD AIIDD EORD IORD MPYD DIVD SF SB SBIT RBIT TBIT IBIT	DT CP AR DT BO BO BO AR AR SK SK BT BT BT BT	RX2 RX2 RX2 RX2 RX2 RX2 RX2 RX2 RX2 RX2	LOAD DIRECT COMPARE DIRECT ADD DIRECT SUBTRACT DIRECT INVERSE MOVE DIRECT LOGICAL PRODUCT DIRECT EXCLUSIVE OR DIRECT INCLUSIVE OR DIRECT MULTIPLY DIRECT DIVIOE DIRECT SKIP UNCONDITIONAL - FORWARD SKIP UNCONDITIONAL - BACKWARD SET BIT RESET BIT TEST BIT INVERT BIT	
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 E8 E0 E0 E0 E0 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1	BRZ BRN BOF BON BA1 BA2 BS1 BS2 BS2 BCF BCF BCF BCF BCH BR BCH BCM	BR BR BR BR BR BR BR BR BR BR BR CT	RX1 RX1 RX3 RX1 RX1 RX1 RX1 RX3 RX3 RX3 RX3 RX5 RX6 RX6 RX6 RX1 RR13	BRANCH IF REGISTER IS ZERO BRANCH IF REGISTER IS NOT ZERO BRANCH IF BIT OFF BRANCH IF BIT OH BRANCH ADD 1 BRANCH ADD 2 BRANCH SUBTRACT 1 BRANCH SUBTRACT 2 BRANCH ON CONDITION REGISTER FALSE BRANCH ON CONDITION REGISTER FALSE BRANCH ON CONDITION REGISTER BRANCH TO ADDRESS IN REGISTER BRANCH - PRE-INDEXING BRANCH - POST INDEXING BRANCH TO CONTROL MEMORY	
F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA	RDX WRX S10 D10 RDC WRC INP OUT LODB STOB CBY STO	CT CT 10 10 10 10 10 10 0 0 0 0 0 0 0 0 0 0	RR14 RR14 RR4 RR5 RR13 RR2 RR2 RX1 RX1 RX1 RX1 RX1	READ EXTENDED REGISTER WRITE EXTENDED REGISTER SYSTEM I/O DISK I/O COMMUNICATIONS I/O COMMUNICATIONS OUTPUT COMMAND INPUT FROM I/O REGISTER OUTPUT TO I/O REGISTER LOAD BYTE STORE BYTE COMPARE BYTE STORE REGISTER - MEMORY	

Function Code	Mnemonic	Class	Format	Description
FB FD FD FE FE FF FF	STOT RRO WRO RAR WAR RSAR SAR SAR	DT CT CT CT CT CT CT	RX1 RX7 RX7 RX7 RX7 RX7 RX7 RX7	STORE TWO-WORD READ REGISTER OPTION WRITE REGISTER OPTION READ ANY REGISTER WRITE ANY REGISTER RESTORE ALL REGISTERS SAVE ALL REGISTERS

# TABLE 4-3. MACHINE LANGUAGE INSTRUCTION REPERTOIRE ARRANGED BY FUNCTION CODE (Page 3 of 3)

# TABLE 4-4.MACHINE LANGUAGE INSTRUCTION REPERTOIRE<br/>ARRANGED BY MNEMONIC (Page 1 of 3)

Function	Mnorrania	Class	Format	Description
A2 B2 32 52 62 22 72 A5 85 35 5F 65 3F 4F 2F	ADD ADDD ADDD ADDK ADDR ADDR ADDR ADDR A	AR AR AR AR AR AR AR BO BO BO BO SH SH SH SH	RX1 RX2 RR2 SS1 XX1 RX1 RX1 RX1 RX2 RR2 RR1 RR3 XX1 RR3 XX1 RR4 RR3 RR4	ADD MEMORY - REGISTER ADD DIRECT ADD IN#EDIATE ADD PACKED DECIMAL ADD MEMORY - MEMORY ADD REGISTER - REGISTER ADD TWO-WORD LOGICAL PRODUCT MEMORY - REGISTER LOGICAL PRODUCT IN#EDIATE LOGICAL PRODUCT IN#EDIATE LOGICAL PRODUCT REGISTER - REGISTER ARITHMETIC RIGHT DUBLE SHIFT - IMMEDIATE LOGICAL PRODUCT MEMORY - MEMORY ARITHMETIC RIGHT DUBLE SHIFT-BY-REGISTER ARITHMETIC RIGHT SINGLE SHIFT - IMMEDIATE ARITHMETIC RIGHT SINGLE SHIFT - IMMEDIATE ARITHMETIC RIGHT SINGLE SHIFT-BY-REGISTER
ED E4 E5 E6 E7 E8 E2 E3 E8 E1 E0 E6 E7 E4	B BA1 BA2 BCF BCH BCT BOF BON BRN BRN BRN BRN BRN BRN BRN BRZ BS1 BS2 BSR	BR BR BR BR BR BR BR BR BR BR BR BR BR B	RX6 RX1 RX3 RX6 RR13 RX3 RX3 RX3 RX3 RX1 RX1 RX1 RX1 RX1 RX1 RX1 RX1	BRANCH-POST INDEXING BRANCH ADD 1 BRANCH ADD 2 BRANCH ON CONDITION REGISTER FALSE BRANCH - PRE-INDEXING BRANCH TO CONTROL MEMORY BRANCH ON CONDITION REGISTER TRUE BRANCH IF BIT OFF BRANCH IF BIT OFF BRANCH IF REGISTER IS NOT ZERO BRANCH IF REGISTER IS ZERO BRANCH SUBTRACT 1 BRANCH SUBTRACT 2 BRANCH AND SAVE RETURN
F9 6B 2B 31 31 61 21 55 2A 12 2A AA AA AA AB	CBY CBYM CLDR CMPD CMPD CMPT CMPR CMPR CMPT CMPT CMPT CMPT CMPT CMPT CMPT CMPT	СР DT P СР P C P C P C P C P C P C P C P C P C P	RX1 XX1 RX5 RX1 RX2 RR2 S\$1 XX1 RX1 S\$1 RX1 S\$1 RX16 RR16 RR10 RX4 RX4 RX4 RX4 RX4 RX4 RX4	COMPARE BYTE COMPARE BYTE CONDITION REGISTER LOAD COMPARE MEMORY - REGISTER COMPARE DIRECT COMPARE IMMEDIATE COMPARE PACKED DECIMAL COMPARE MEMORY - MEMORY COMPARE MEMORY - MEMORY COMPARE TWO-WORD COMPARE TWO-WORD COMPARE CHARACTERS COIDITION REGISTER STORE CLEAR TIE-BRAKER REGISTER CONVERT TO BINARY CONVERT TO BINARY-TWO WORD CONVERT TO DECIMAL CONVERT TO DECIMAL
F2 A9 B9 39 69 29	DIO DIV DIVD DIVI DIVM DIVR	IO AR AR AR AR AR	RR4 RX1 RX2 RR2 XX1 RR1	DISK I/O DIVIDE MEMORY - REGISTER DIVIDE DIRECT DIVIDE HAMEDIATE DIVIDE HEMORY - MEMORY DIVIDE REGISTER - REGISTER
57 A6 B6 36 66 26	EDTX EOR EORD EORI EORM EORR	DC 80 80 80 80 80 80	SS1 RX1 RX2 RR2 XX1 RR1	PACKED DECIMAL/ALPHA EDIT EXCLUSIVE OR MEMORY - REGISTER EXCLUSIVE OR DIRECT EXCLUSIVE OR IMIEDIATE EXCLUSIVE OR MEMORY - MEMORY EXCLUSIVE OR REGISTER - REGISTER
8F F5 A4 84 64 24 27 87 37 67 27	IBIT INP INV INVD INVT INVR INVR IOR IORD IORD IORI IORR	8T 10 DT DT DT B0 80 80 80 80 80	RX5 RR2 RX1 RX2 RR2 XX1 RR1 RX1 RX1 RX2 RR2 XX1 RR1	INVERT BIT INPUT FROM I/O REGISTER INVERSE MOVE MEMORY - REGISTER INVERSE MOVE DIRECT INVERSE MOVE JIMEDIATE INVERSE MOVE MEMORY - MEMORY INVERSE MOVE REGISTER - REGISTER INCLUSIVE OR MEMORY - REGISTER INCLUSIVE OR IMMEDIATE INCLUSIVE OR MEMORY - MEMORY INCLUSIVE OR REGISTER - REGISTER
# TABLE 4-4.MACHINE LANGUAGE INSTRUCTION REPERTOIRE<br/>ARRANGED BY MNEMONIC (Page 2 of 3)

E				
Code	Mnemonic	Class	Format	Description
5C 3C 4C 2C AO F7 30 BO 70 5D 3D 2D 4D	LDA LLDI LLDR LLSR LOD LODB LODI LODI LODT LRDI LRDR LRSR LRST	다 왕 왕 왕 와 다 다 다 와 와 와 와 다 다 가 와 와 와 다 다 다 다 가 와 와 와 다 다 다 다	RX1 RR3 RR4 RR3 RR4 RX1 RX1 RX2 RX1 RR2 RX1 RR3 RR4 RR4 RR4 RR4 RR3 RX1	LOAD ADDRESS LOGICAL LEFT DOUBLE SHIFT IMMEDIATE LOGICAL LEFT DOUBLE SHIFT IMMEDIATE LOGICAL LEFT SINGLE SHIFT-BY-REGISTER LOAD MEMORY - REGISTER LOAD MEMORY - REGISTER LOAD MMEDIATE LOAD DIRECT LOAD TWO WORD LOGICAL RIGHT DOUBLE SHIFT IMMEDIATE LOGICAL RIGHT DOUBLE SHIFT-BY-REGISTER LOGICAL RIGHT SINGLE SHIFT-BY-REGISTER LOGICAL RIGHT SINGLE SHIFT-BY-REGISTER LOGICAL RIGHT SINGLE SHIFT IMMEDIATE LOGICAL RIGHT SINGLE SHIFT IMMEDIATE LOGICAL RIGHT AND
6A 5A 60 20 54 A8 88 38 68 28	MOVA MOVB MOVL MOVM MOVR MOVR MPY MPYD MPYD MPYM MPYR MSTR	DT DT DT DT DT DT AR AR AR AR AR DT	RR1 XX1 SS3 XX1 RR1 SS1 RX1 RX2 RR2 XX1 RR1 RR1 RR1	MOVE ADDRESS MOVE BYTE MOVE LONG MEMORY - MEMORY MOVE REGISTER - REGISTER MOVE CHARACTERS MULTIPLY MEMORY - REGISTER MULTIPLY IMMEDIATE MULTIPLY MEMORY - MEMORY MULTIPLY REGISTER - REGISTER MOVE SEGMENT TAG
EE	NOP		RXI	NO OPERATION
. F6	ол	10	RR2	OUTPUT TO 1/0 REGISTER
58 3A	PAKX PSTR	DC DT	SS1 RR16	PACK PROGRAM ADDRESS STORE
FE 10 BD 14 F3 F0 5E 3E 4E 2E 6F 6D 15 FF	RAMR RAR RBA RDIT RCN RDC RDX RLDI RLDR RLDR RLSR ROFR ROFR ROFR ROFR RPS RSAR	CT CT CT B CT OCT SH SH SH B B CT CT CT	RR9 RX7 RR9 RX5 RR11 RR15 RR14 RR3 RR4 RR3 RR4 RR1 RR1 RR12 RX7 RX7	RESET ADDRESS-MODE REGISTER READ ANY REGISTER RESET BUSY/ACTIVE REGISTER RESET DIT RESET CONTRLL REGISTER COMMUNICATIONS I/O READ EXTENDED REGISTER ROTATING LEFT DOUBLE SHIFT IMMEDIATE ROTATING LEFT DOUBLE SHIFT IMMEDIATE ROTATING LEFT SINGLE SHIFT RESEN REVERSE OFF-BIT REVERSE OFF-BIT REVERSE OFF-BIT RESET PRIVILEDGED MODE REGISTER RESTORE PROCESSOR STATE RESTORE ALL REGISTERS
FF BB 10 BC 49 14 49 14 48 BA 38 F1 15 15 13 47 46 43 42 45	SAMR SAR SBA SBA SBA SCFF SCN SCFF SCN SCTF SCN SCTF SFF SFF SPM SPS SPS SPS SRMB SRMF SRNB SRNF SRPB	CT CT SK CT SK	RR9 RX7 RR6 RX5 RR7 RR7 RR7 RR7 RR7 RR7 RR7 RR7 RR7 RR	SET ADDRESS-MODE REGISTER SAVE ALL REGISTERS SKIP UNCONDITIONAL - BACKWARD SET BUSY/ACTIVE REGISTER SET BIT SKIP ON CONDITION REGISTER FALSE - BACKWARD SKIP ON CONDITION REGISTER FALSE - FORWARD SET CONTROL REGISTER SKIP ON CONDITION REGISTER TRUE - BACKWARD SKIP ON CONDITION REGISTER TRUE - FORWARD SKIP UNCONDITION AL - FORWARD SKIP UNCONDITIONAL - FORWARD SHIFT PACKED DECIMAL SYSTEM I/O SET PRIVILEDGED MODE REGISTER SAVE PROCESSOR STATE STORE PROGRAM SEGMENT TAG SERVICE REQUEST SKIP IF REGISTER IS MINUS - BACKWARD SKIP IF REGISTER NOT ZERO - FORWARD SKIP IF REGISTER NOT ZERO - FORWARD SKIP IF REGISTER IS PLUS - BACKWARD SKIP IF REGISTER IS PLUS - BACKWARD

TABLE 4-4.	MACHINE LANGUAGE INSTRUCTION REPERTOIRE ARRANGED BY MNEMONIC (Page 3 of 3)	

Function				** m
Code	Mnemonic	Class	Format	Description
44 41 40 FA FB A3 83 33 53 63 23 73	SRPF SRZB SRZF SST STA STO STO SUB SUBD SUBD SUBI SUBM SUBM SUBM SUBM SUBM SUBM	SKK SK DT DT DT AR AR AR AR AR AR	RR3 RR3 RX1 RX1 RX1 RX1 RX1 RX1 RX2 RX2 SS1 XX1 RX2 RX2 SS1 XX1 RX1	SKIP IF REGISTER IS PLUS - FORWARD SKIP IF REGISTER IS ZERO - BACKWARD SKIP IF REGISTER IS ZERO - FORWARD STORE SEGMENT TAG STORE ADDRESS STORE RUGISTER - MEMORY STORE BYTE STORE THQ-WORD SUBTRACT MEMORY - REGISTER SUBTRACT DIRECT SUBTRACT PACKED DECIMAL SUBTRACT MEMORY - MEMORY SUBTRACT MEMORY - MEMORY SUBTRACT MEMORY - MEMORY SUBTRACT THMEDIATE SUBTRACT THMEDIATE SUBTRACT THMEDIATE SUBTRACT THMEDIATE SUBTRACT THOONY - MEMORY
BE 6E 6C 56 11	TBIT TOFR TONR TRNX TST	BT BT DC CT	RX5 RR1 RR1 SS2 RR10	TEST BIT TEST FOR OFF-BIT TEST FOR ON-BIT TRANSLATE TEST AND SET TIE-BRAKER - REGISTER
59	UNPX	DC	SS1	UNPACK
FE F4 F0	WAR WRC WRX	CT 10 CT	RX7 RR13 RR14	WRITE ANY REGISTER COMMUNICATIONS OUTPUT COMMAND WRITE EXTENDED REG®STER
50	ZADK	AR	SS1	ZERO AND ADD DECIMAL

								Main St	orage Bi	t Positio	ns 0, 1,	2, 3					
Bit Positions	1.794 Q. 2-199	0000	1000	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
4, 5, 6, 7	HEX	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
0000	0	NUL	DLE	SP	o	(ā	P	`	р								
0001	1	soh	DC1	1	}	A	Q	a	9								
0010	2	STX	DC2		2	В	R	ь	r								
0011	3	ΕΤΧ	DC3	#	3	с	s	с	5								
0100	4	EOT	DC4	\$	4	D	т	d	t								1
0101	5	ENQ	NAK	%	5	E	U	e	U								
0110	6	АСК	SYN	&	6	F	v	f	v								
0111	7	BEL	ЕТВ		· 7	G	w	g	w								
1000	8	BS	CAN	(	8	н	x	h	×								
1001	9	нт	EM	)	9	1	Y	i	у								
1010	A	LF	SUB	*	:	ſ	z	i	z								
1011	8	VT	ESC	+	;	к	С	k	{								
1100	с	FF	FS		<	L	~		1								
1101	D	CR	GS	-	=	м	כ	m	}								
1110	E	so	RS		>	N	-	n	~								
1111_	F	\$1	US	1	?	0	_	0	DEL								

1

TABLE 4-5. ASCII CHARACTER TO MS BIT POSITION

~	<u> </u>	1	
Character	Hex		Character
A	41		4
8	42		5
с	43		6
D	44		7
E	45		8
F	46	•	9
G	47		Space
н	48		
I	49		
J	4A		
ĸ	48		3
L	40		%
M	4D		ě.
N	45		
0	41		
	50		
G,	52		+
ŝ	53		
Ť	54		1 1
ů	55		
v	56		;
x	58		
Ŷ	59		
z	5A		Ż
a	61		÷.
ь	62		>
c	63		?
d	64		a
e	65		ו
f	66		
9	6/		] ]
h	08		<u> </u>
	07		-
1 L	48		i i
î.	60		[ \ \
-	60		1
n	6E		
0	6F		BEL
D	70		BS
q	71		CAN
r.	72		CR
s	73		DCI
+	74		DC2
U	75		DC3
v	76		DC4
w	77		DEL
×	70		DLE
У	74		
ó	30		FOT
ĭ	31		ESC
2	32		ETB
3	33		ETX

TABLE	4-6.	ASCII	CHARACTER	TO	HEX	EQUIVALENT

Hex

3333738902122324567889A8CD2FFA8CD2FFA8CD2FF608CD77D7708801121314F1095481703

Character	Hex
FF	0C
FS	l IC
GS	10
нт	09
LF	0A
NAK	15
NUL	00
25	18
SI	OF
so	OE
SOH	01
STX	02
SUB	1A
SYN	16
US	1F
VŤ	08

									Main S	torage B	it Positi	ons 0, 1	, 2, 3				
Bit Positic 4, 5, 6,	ons 7	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	Hex	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
0000	o	NUL	DLE	DS		SP	&	-						{	}	X	0
0001	1	soh	DC1	sos						a	j	2		A	ſ		١
0010	2	STX	DC2	FS	SYN					ь	k	s		8	к	S	2
0011	3	ETX	DC3							с	I	,		с	L	T	3
0100	4	PF	RES	вүр	PN					d	m	U		D_	м	υ	4
0101	5	нт	NL	LF	RS					e	n	v		E	и	v	5
0110	6	۱C	BS	EOB ETB	υc					f	o	~		F	0	w	6
0111	7	DEL	۱L	PRE ESC	EOT					9	P	×		G	Р	×	7
1000	8		CAN							h	q	у		н	Q	Y	8
1001	9	RLF	EM						\	i	r	z		1	R	z	9
1010	A	SMM	сс	SM		¢	!	;	:								
1011	В	VT				•	\$	,	#								
1100	с	FF	IFS		DC4	<	•	%	æ								
1101	D	CR	IGS	ENQ	NAK	(	)		I					-			
1110	Е	so	IRS	АСК		÷	÷	>	=								
1111	F	SI	IUS	BEL	SUB	1		?	"	,							

TABLE 4-7. EBCDIC CHARACTER TO MS BIT POSITION

.

Duplicate Assignment



Hex

4A 5A 7A 7B 68 84 45 C C C 4D D 60 7D 4E 5E 6F F C 00 E0 11 79 6A F 16 42 18 1A 00 11 12 13 C 70 10 20 19 D 26 37 77 66 30 C 22 05 C 10 17 1E F 66 25 D 15 00 43 477 14 09

Character	Hex	Character
ABCDEFGHijKLMNOPQRSTUVWXYZ abcdef 9h;ik mnoPqrstuvwxyz0123456789&-/\$	C1 C2 C3 C4 C5 C6 C7 C8 C9 D1 D2 D3 C4 D5 D6 D7 B5 D9 E2 E3 E4 E5 E6 E7 E8 E9 E1 B2 B3 E4 B5 B6 B7 B8 B9 19 29 34 55 96 77 88 59 22 A3 A4 A5 A6 A7 A8 A9 D6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3 F3 F3 F4 F5 F6 F7 F8 F9 50 60 F3 B5 C6 F1 F3	

Character	Hex
RS	35
SI	OF
SM	2A
SMM	0A
so	OE
SOH	01
sos	21
Space	40
STX	02
SUB	3F
SYN	32
UC	36
∨ĭ	08

\*ETB and EOB have the same hex assignment. PRE and ESC have the same hex assignment.

# TABLE 4-9. EBCIDIC/ASCII CHARACTER CONVERSIONS

Data Link	Code Chart Sequence						
Character	EBCDIC	USASCII					
SYN	nc	nc					
SOH	nc	nc					
STX	nc	nc					
ETB	EOB(ETB)	nc					
ETX	nc	nc					
EOT	nc	nc					
ENQ	nc	nç					
ACK 0	DLE '70'	DLE 0					
ACK 1	DLE /	DLE 1					
NAK	nc	nc					
DLE	nc	nc					
ITB	IUS	US					
WACK	DLE,	DLE;					
RVI	DLE @	DLE <					
TTD	STX ENQ	STX ENQ					

nc~~no change ' '--Indicates the hexadecimal representation (no graphic assignment).

# TABLE 4-10. HOLLERITH PUNCHING CODES (Page 1 of 3)

Т

1

GRAPHIC	CARD	CODE
	ESCDIC	USASCII
•		]
0 •	0	
	·	<u>├</u>
	,	I
•		
2 •	2	
•		2
•		ļ
3 •	3	
-	4	
		4
•		
5.0	5	
•		5
•		
6 •	6	<b>↓</b>
•		·
	7	┟┦
		<u>├────</u> ┤
		<u>├</u>
8 •	8	
•		8
•		
9 •	9	
•		
•		
	12-1	12-1
		!2-!
A .	12-2	
•		12-2
•		·
<b>C</b> •	12-3	
•		12-3
D: •	12-4	12-4
E e	12-5	
•		12-5
•		
F •	12-6	
<u> </u>		12-6
	12-7	
<u> </u>	12-7	12-7
		·/
н •	12-8	
•		12-8
•		
•	12-9	
•		12-9
<u> </u>		
	11-1	
	11-2	
<u>^</u>		11-2
•		
1.	11-3	
•		11-3

GRAPHIC	CARD CODE					
	EBCDIC	USASCII				
M •	11-4					
•		11-4				
•						
<u>N</u> •	11-5	11-5				
•						
0•	11-6					
•		11-5				
ρ.	11-7					
•		11-7				
	11-8					
•		11-8				
•						
<u>к</u> .		11-9				
•						
<u>s</u> •	0-2					
· · ·		0-2				
I •	0-3					
•		0-3				
<u> </u>	0-4					
•		0-4				
•						
<u> </u>	0-5	0-5				
•						
•	0-6	0.4				
X •	0-7					
<u> </u>		0-7				
Y •	0-8					
•		0-8				
	0-9					
	· · · · · · · · · · · · · · · · · · ·	0-9				
•	12-0-1	12-0-1				
b_	12-0-2	12.0.2				
·····	ļ	12-0-2				
c •	12-0-3					
•		12-0-3				
d •	12-0-4					
•		12-0-4				
	12.0.0	ļ				
	12-0-5	12-0-5				
í •	12-0-6	12-0-4				
· · ·	<u> </u>	12-0-0				
g •	12-0-7					
•	Į	12-0-7				
h •	12-0-8					
	1	12-0-8				

GRAPHIC	CARD CODE					
	EBCDIC	USASCII				
· i •	12-0-9					
•		12-0-9				
j •	12-11-1					
•		12-11-1				
k •	12-11-2					
· · ·		12-11-2				
1.	12-11-3					
••		12-11-3				
m •	12-11-4					
·•		12-11-4				
n •	12-11-5	12 11 5				
•		12-11-5				
•	12-11-6					
· ·		12-11-6				
P •	12-11-7					
		12-11-7				
<b>q</b> •	12-11-8					
•		12-11-8				
r •	12-11-9					
<b></b>		12-11-9				
<u> </u>	11-0-2					
<b></b>		11-0-2				
+ •	11-0-3					
<b>•</b>		11-0-3				
U •	11-0-4					
<b>•</b>		11-0-4				
v •	11-0-5					
<b>-</b>	<u> </u>	11-0+5				
w •	11-0-6					
<u> </u>	<u> </u>	11-0-0				
ו	11-0-7	11 0-7				
		11-0-7				
y •	11-0-8	11 0 0				
		11-0-0				
Z •	11-0-9	11 0.0				
<u> </u>	<u> </u>	11-0-7				
· •	12-3-8	12-3-8				
•	<u> </u>	12-3-5				
H		mm				
•	<u>f</u>	//////////////////////////////////////				
<u> </u>	12	12				
		·				
Space	BLANK	BLANK				

• Dot indicates printable graphic

Shaded area indicates that card code and translator are not available for that graphic

# TABLE 4-10. HOLLERITH PUNCHING CODES (Page 2 of 3)

7

ſ

Т

GRAPHIC	CARD CODE				
	EBCDIC	USASCII			
•					
<u> </u>	11-38	11-3-8			
•		11-3-0			
* •	11-4-8				
• •		11-4-8			
	11	<u> </u>			
•		11			
		<u> </u>			
•		0-1			
•					
<u>⊢</u>	0-3-8	0-2-9			
	<b></b>				
% •	0-4-8				
<u>.</u>		0-4-8			
- a •	4-8	┝━━━━┥			
•		4-8			
	3_9				
•	<u> </u>	3-8			
ć •	12-2-8	mm			
< •	12-4-8				
••		12-4-8			
(•	12-5-8				
•		12-5-8			
+ •	12-6-8				
•	14-0-0	12-6-8			
•	12-7-8	12-7-8			
1		10			
		12-11			
1 •	11-2-8				
) •	11-5-8				
•		11-5-8			
	11 ( 0				
	8-0-11	11-6-8			
	11-7-8	11 7 0			
		11-/-8			
- •	0-5-8				
		0-5-8			
> •	0-6-8				
•		0-6-8			
2	0-7 0				
•	0-7-8	0-7-8			
_ : •	2-8	2.0			
		4-8			

GRAPHIC	CARD	CODE
_	EBCDIC	USASCII
• •	5-8	
•	· · · · · ·	5-8
	A-8	
•	<b>Q</b> =0	6-8
H .	7-8	
•		/-8
	77777777	
•	<u></u>	12-8-2
<u> </u>	<u>IIIIIIii</u>	0.0.2
		0-8-2
	777777777	
•	and the second	11-8-2
<u>`</u>		
		<u> ~8</u>
(		
		12-0
]		11.0
~	77777777	
		11-0-1
NUL	12-0-1-8-9	12 0 1 9 0
		12-0-1-0-7
SOH	12-1-9	
		12-1-9
	10.0.0	
21X	12-2-9	12-2-9
ETX	12-3-9	
		12-3-9
ne	1.2.4.0	
	12-4-9	
HT	12-5-9	
		12-5-9
	12-4-0	
<u> </u>	12-0-7	
DEL	12-7-9	10 7 0
		12-7-9
SMM	12-2-8-9	
	<u> </u>	
VT	12-3-8-9	
		12-3-8-9
FF	12-4-8-9	
		12-4-8-9
CR	12-5-8-9	10 6 0 6
L	L	Y-3-6-7

GRAPHIC	CARD CODE				
	EBCOIC	USASCII			
so	12-6-8-9				
		12-6-8-9			
61	10 7 0 0				
-21	12-7-8-9	12-7-9-9			
		1.2-7-0-7			
DLE	12-11-1-8-9	>			
		12-11-1-8-9			
	<u>}</u>				
DCI	11-1-9				
		11-1-9			
DC2	11-2-9	<u> </u>			
		11-2-9			
000		1			
L(TMY)	11-3-9	1			
((((()))))		11-3-9			
RES	11-4-9				
-	ļ	<i>¥////////////////////////////////////</i>			
NI	11 5 0	<u> </u>			
	11-3-9	mmm			
BS	11-6-9				
		11-6-9			
11	11-7-9				
CAN					
CAIN		11-0-0			
		11-5-7			
EM	11-1-8-9				
		11-1-8-9			
cc	11-2-8-9				
155	11 4 0 0				
11.2	11-4-0-7	mmm			
IGS	11-5-8-9				
RS	5-9				
		11-6-8-9			
110	mmm				
05		11-7-9-9			
· · · ·					
DS	11-0-1-8-9				
sos	0-1-9				
55	0.2.0				
	0-4-7	11-4-8-9			
BYP	0-4-9				
LF	0-5-9				
		0-5-9 0			

Dot indicates printable graphic

Shaded area indicates that card cade and translator are not available for that graphic

TABLE 4-10. HOLLERITH PUNCHING CODES (Page 3 of 3)

GRAPHIC	CARD CODE					
	EBCDIC	USASCII				
ETB						
.(EOB)	0-6-9	1010				
		0-0-7				
-ESC	0_7_9					
-(PRE)	0=/=/	0-7-9				
SM	0-2-8-9					
		<u> </u>				
ENIO	0 5 9 9					
EING2	0-3-8-7	0-5-8-9				
		+				
ACK	0-6-8-9	1				
		0-6-8-9				
		<u> </u>				
BEL	0-7-8-9					
		0-7-8-9				
SYN	2-9	<u> </u>				
		2-9				
		1				
PN	4-9	-				
		V///////				
120		+				
IKS	11-0-8-7	mmm				
		1				
UC	6-9	1				
		Villen.				
EOT	7-9					
		+/-Y				
DC4	4-8-9	1				
		4-8-9				
		1				
NAK	5-8-9					
		5-8-9				
CI 10		+				
208	7-8-7	7-8-9				
		/-6-/				
GS		1				
		11-5-8-9				
IUS	11-7-8-9					
1		X/////////				

• Dot indicates printable graphic

Shaded area indicates that card code and translator are not available for that graphic

## TABLE 4-11. POWERS OF TWO TABLE

	LEFT-	MOST B	TE	RIGHT-MOST BYTE			
BITS	0,1,2,3	BITS	4,5,6,7	BITS	8,9,10,11	BITS	12,13,14,15
HEX	DECIMAL	HEX	DECIMAL	HEX	DECIMAL	HEX	DECIMAL
0 1 2 3 4 5 6 7 8 9 A B C D E F	0 4096 8192 12288 16384 20480 24576 28672 32768 36864 40960 45056 49192 53248 57344 61440	0 1 2 3 4 5 6 7 8 9 A B C D E F	0 256 512 768 1024 1280 1536 1792 2048 2304 2560 2816 3072 3328 3584 3840	0123456789ABCDEF	0 16 32 48 64 80 96 112 128 144 160 176 192 208 224 240	0 1 2 3 4 5 6 7 8 9 A B C D E F	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

TABLE 4-12. HEXADECIMAL/DECIMAL INTEGER CONVERSION TABLE

EXAMPLE:

Convert A4C7 to decimal 16



	1	2	3	4	5	6	7	8	9	•	B	С	D	E	F
1	02	03	04	05	06	07	08	09	0A	OB	oc	OD	OE	OF	10
2	03	04	05	06	07	08	09	0A	ОВ	ос	0D	OE	OF	10	11
3	04	05	06	07	08	09	0A	OB	oc	OD	OE	OF	10	11	12
4	05	06	07	08	09	0A	OB	0C	0D	OE	0F	10	11	12	13
5	06	07	08	09	0A	ОВ	0C	0D	OE	OF	10	11	12	13	14
6	07	08	09	0A	OB	0C	0D	QE	OF	10	11	12	13	14	15
7 ·	08	09	0A	OB	0C	0D	OE	OF	10	11	12	13	14	15	16
8	09	0A	OB	0C	0D	OE	OF	10	11	12	13	14	15	16	17
9	0A	ОВ	• <b>0</b> C	0D	OE	OF	10	11	12	13	14	15	16	17	18
A	08	0C	0D	OE	OF	10	11	12	13	14	15	16	17	18	19
B	<b>0</b> C	0D	OE	OF	10	11	12	13	14	15	16	17	18	19	1A
с	00	OE	0₹	10	11	12	13	14	15	16	17	18	19	1A	18
D	0E	OF	10	11	12	13	14	15	16	17	18	19	1A	18	1C
E	OF	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	١D
F	10	11	12	13	14	15	16	17	18	19	14	18	1C	1D	1E

## TABLE 4-13. HEXADECIMAL ADDITION AND SUBTRACTION TABLE

TABLE 4-14. HEXADECIMAL MULTIPLICATION TABLE

	Example: $2 \times 4 = 08$ , $F \times 2 = 1E$														
	1 1 -	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
1	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D'	OE	0F
2	02	04	06	08	0A	0C	OE	10	12	14	16	18	1A	1C	1E
3	03	06	09	0C	OF	12	15	18	1B	16	21	24	27	2A	2D
4	04	08	0C	10	14	18	IC	20	24	28	2C	30	34	38	3C
5	05	0A	OF	14	19	١E	23	28	2D	32	37	зc	41	46	<b>4</b> B
6	06	0C	12	18	1E	24	2A	30	36	30	42	48	4E	54	5A
7	07	OE	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69
8	06	10	18	20	28	30	38	40	48	50	58	60	68	70	78
9	09	12	18	24	2D	36	3F	48	51	5A	63	6C	75	7E	87
A	0A	14	16	28	32	3C	46	50	5A	64	6E	78	82	8C	%
8	08	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A5
с	oc	18	24	30	3C	48	54	60	6C	78	84	90	9C	A8	B4
D	00	1A	27	34	41	<b>4</b> E	5B	68	75	82	8F	<b>%</b>	A9	<b>B6</b>	C3
E	OE	1C	2A	38	46	54	62	70	7E	8C	9A	<b>A8</b>	B6	· C4	D2
F	OF	1E	2D	3C	<b>4</b> B	5A	69	78	87	96	A5	B4	C3	D2	E1

Description	MRX Part No.
Oscilloscope, Tektronix 465 or equivalent	203161
Digital Voltmeter	203154
Module Extender, 3-Layer Logic	505623
Module Extender, Power Logic	505554
Module Extender, Power with Lugs	505555
	l

TABLE 4-15. TOOLS AND TEST EQUIPMENT

#### SECTION 5. DIAGNOSTIC PROGRAMS

Diagnostic programs run on the 7300 Processing Unit are divided into two groups: micro-diagnostics and MLI diagnostics.

The micro-diagnostics (also referred to as fault isolation routines) are coded in micro-instruction (uI) form and check the shared resources (CPU and main storage) by means of four programs: CPU1, CPU2, CPU3, and Main Storage.

The MLI diagnostics (also referred to as Design Verification Routines or DVR's) are coded in machine-language instruction (MLI) format and check both the shared resources and peripheral cevices, including the adapters. The MLI diagnostics are divided into three classes of tests: Autoload, Stand Alone, and Maintenance Monitor.

Letails about the MLI diagnostics, including procedures for running the programs and interpreting the results, are contained in the MRX/40 and 50 System Machine Language Diagnostics Operator's Guide. Descriptions of the micro-diagnostics and operating procedures are presently contained in the program listing for each program. At some future date, this information will be included in a formal fault isolation manual.

#### SECTION 6. SHARED RESOURCES

#### GENERAL INFORMATION

Information of a general nature which may assist in troubleshooting shared resources (CPU and MS) is presented in selected illustrations contained in both the Support Diagrams Manual and this manual. Illustrations in the Support Diagrams Manual consist of block diagrams and related figures which present overall characteristics of the CPU and MS. Illustrations in this manual are extracted from the 7300 Processing Unit Design Description Manual and consist of selected "memory-jogging" information, such as details of ERF Group I read/write operations. Illustrations related to the CPU are listed below:

Manual	Title	Draw/Fig.	No.
7200/7300	CPU block Diagram	503247	
Support	Microcommand Repertoire	504674	
Diagrams,	Register File Organization	505983	
Volume 1	7300 Major Cycle Timing	505988	
	7300 Minor Cycle Timing	505989	
	CS Proper/Address Table Block Diagram	505985	
	Basic Storage Protect Block Diagram	506092	
	Relocation and Protect Block Diagram	506093	
	Job Accounting Block Diagram	506091	
7200/7300 Maintenance	Gray Code Counter and E-Timing Waveforms	6-1	
Manual	Normal Priority Timing	6-2	
	ERF Group I Read/Write Timing	6-3	
	CS Page Organization	6-4	
	CS Address Selection	6-5	

Illustrations related to MS are listed below:

Manual	Title	Draw/Fig. No.
7200/7300 Support Diagrams Manual	MS Special Conventions MS With Parity Block Diagram MS With ECC Block Diagram	506024 506067 506066
7200/7300 Maintenance Manual	MS Addressing Scheme	6-6







PAGE

S

SECTION 6



Figure 6-3. ERF Group I Read/Write Timing



Figure 6-4. CS Page Organization

SECTION 6 PAGE

S



14-BIT CS ADDRESS



PAGE

7

SECTION

6

#### TIMING CHECKS

#### NOTE

The following timing checks are very similar to those used to adjust timing during manufacture, modified only as necessary for use in the field. As such, they must be made with extreme care by qualified personnel using proper test equipment that is accurately calibrated. Of utmost importance is that you are convinced; after carefully analyzing other possible causes, that the difficulty is due to faulty timing. NEVER ATTEMPT TO Α "TUNE OUT" PROBLEM BY ADJUSTING TIMING JUST AS A CONVENIENT METHOD OF GETTING THE SYSTEM BACK UP. The result invariably causes the problem to reappear somewhere else in the system. This time, however, the problem is doubly difficult to pinpoint because the real cause is being concealed by a faulty timing adjustment.

#### CPU TIMING CHECKS

#### Initial Checks

- 1. Insure that the power sequencer and power supplies have been tested and are working.
- Be certain that there are no power-to-ground shorts on any of the PC modules.

NOTE

When reading the timing on the scope, assume that at 1.5 volts the logic switches from a logical "O" to a logical "1" and from a logical "1" to a "O".

#### Excursions Counter

 Extend module TA15 and insure that time E0 through E7 are each 100 nanoseconds long for 7300 machines or 200 nanoseconds long for 7200 machines and are occuring consecutively. It may be necessary to start on the timing module at 1A12 (BB for 7300 machines or AT for 7200 machines) because times TX40-3 and TX00-2 are needed to drive the excursions counter.

#### <u>Timing Chain I</u>

- Set up the oscilloscope using the 1 volt per centimeter scale,
  0.1 usec per centimeter divided by 10, and sync internally.
- 2. Monitor 1A12 TP17 and adjust R17 for a 30-nsec negative pulse. Repetition rate must be 100 nanoseconds for 7300 machines or 200 nanoseconds for 7200 machines.
- 3. Sync on 1A12 TP17 and look at 1A16 TP19. Sweep R3 to see the range of movement of this pulse.
- 4. Adjust R3 to the center of its range and adjust R24 for a 30 nsec pulse at 1A16 TP19.
- 5. Sync on 1A16 TP19.
- 6. Check timing of all CPU clock and clock-related pulses in accordance with the following drawings in the Support Diagrams Manual, Volume 1: drawing 506194 for the 7300 CPU or drawing 507063 for the 7200 CPU. These drawings tabulate start times, pulse widths, signal polarity, test points, and modules to be removed in order to obtain the correct pulse. If timing is not as indicated, adjust corresponding pair of potentiometers on module 1A12 as listed in Table 6-1. Because adjustment of all signals by any one pair of pots is interrelated, it may be necessary to readjust all other signals of a group if any one has been adjusted.

#### MS TIMING CHECKS

#### NOTE

A three-wire, grounded soldering iron must be used when working on the modules. The HH modules (HK modules for 7200, phase 2 and 3 machines) should not be inserted until the timing is set up on the corresponding timing module and the proper signals are getting to the HH (HK) module slots.

#### Timer Delay Adjustment

The following procedure is used to adjust the width of the TIMER pulse from module 1A13, which is used to generate pulses E0<sup>-</sup> and E0<sup>--</sup> from the on-time E-timing chain on module 1A15.

- Insure that the System is not operating in the consecutive-cycle mode by clearing bits 8 through 15 of the Control register.
- 2. Sync the oscilloscope on 1A13 TP2, set the display mode selector to CHOPPED, and set up for simultaneous display of the TIMER waveform at 1A13 TP2 and the TX20 waveform at 1A13 TP10. (See Figure 6-7.) Leading edge of the TIMER waveform will start somewhere between E650 and E700 (not critical).
- 3. If the System has only the non-ECC portion of the Register Option (RO) present (chassis 1), adjust pot R14 on 1A13 so that the trailing edge of the TIMER pulse falls exactly midway between the leading edges of the second and third TX20 pulses from the leading edge of the TIMER pulse; i.e., at E070 (point A on Figure 6-7). This produces a TIMER pulse of about 200 nanoseconds in width, which generates E0 on module 1A15.
- If the System has both the non-ECC portion (chassis 1) 4. and ECC portion (chassis 2) of the RO present, adjust pot R14 on 1A13 so that the trailing edge of the TIMER pulse falls exactly midway between the leading edges of the third and fourth TX20 pulses from the leading edge of the TIMER pulse; i.e., at E070<sup>-</sup> (point B on Figure produces a TIMER pulse of about 300 6-7). This in width, which generates both E0<sup>-</sup> and E0<sup>-</sup> nanos econds on module 1A15.



Figure 6-7. Timer Delay Waveforms

SIGNAL	POT ADJUST
+CLKFM-0 +CLKFM-1 +CLKFB/FR0 +CLKFB/FR1 +TX00-N	R01 and R02
+TX00-1 +TX00-2 +TX00-3 +TX00-4	R03 and R04
+CLKAM/BM0 +CLKAM/BM1 +CLKDR +TX20-1 +TX20-2	R05 and R06
+TX40-1 +TX40-2 +TX40-3	R07 and R08
+TX60-1 +TX60-2 +TX60-3 +CLKBUFF +TX60-4	R09 and R10
+CLK-S/RO +CLK-S/R1 +CLKS/RDR +TX80-N +TX80-N1	R11 and R12
+CLKMR/NR +CLKSM/PB +CLKPP +1X80-1 +TX80-2 +TX80-3 +CLKERFG2	R13 and R14
+CLKSR	R15 and R16
+NORMWR	R18 and R19

+LATEWR

+BRFWRITE

R20 and R21

R22 and R23

TABLE 6-1. CPU TIMING POTENTIOMETERS

#### Refresh Timing Checks

 Check to see that a clock pulse recurring every 800 nanoseconds (if a 7300 machine) or every 1600 nanoseconds (if a 7200 machine) is present on the following modules, unless ECC is installed (7300 machines only):

7300	7200,Ø1	<u>7200, Ø2</u>	<u>7200, Ø3</u>
2B12 TP2	2B12 TP2	2A10 TP1	2A10 TP1

- 2. Check operation of refresh counter by checking toggling rate of the following test points:
  - a. 7300 and 7200,01 machines:

2B11 TP2 - 42 usec 2B11 TP3 - 84 usec 2B11 TP4 - 167 usec 2B11 TP6 - 333 usec 2B11 TP7 - 665 usec

b. 7200,02 and 7200,03 machines:

2A10 TP10 - 42 usec

3. Check that REFRESH REQUEST and REFRESH signals occur every 42 usec at the following test points:

	7300	7200,Ø1	7200,Ø2	7200,Ø3
REFRESH REQ. Test Point Polarity	2B12 TP6 +	2B12 TP6 +	2A10 TP6	2A10_TP6 _
REFRESH Test Point Polarity	2B12 TP10 +	2B12 TP10 +	2A10_TP11	2A10_TP11

#### Timing Module Adjustments

Adjust the pulses below in accordance with timing data listed in the following timing diagrams, depending on the system model:

7300	7200,Ø1	7200,Ø2	7200,Ø3
506195 (parity) 506196 (ECC)	507065	-	507068

These timing diagrams, contained in Volume 1 of the Support Diagrams Manual, list test points, pulse widths, and leading and trailing edges for each pulse. Scope each pulse by syncing negative and using the main storage clock pulse as a reference. Refer to step 1 of the Refresh Timing Check procedure above for test points at which this clock pulse appears. Each pulse is adjusted by means of a potentiometer contained on the timing module in each machine. This module contains twelve 15-turn screwdriver adjust potentiometers as shown in Figure 6-8. The type and location of this module for each machine model is as follows:

7300	7200,Ø1	7200,Ø2	7200,Ø3
HG,2B12 (parity) HC,2B12 (ECC)	HM,2B13	HK,2A10	HK,2A10

1. Gate Access Enable

The critical point is the positive-going edge of the pulse. Adjust via GATE A.E. ADJ pot R22 on Figure 6-8.

2. Address Time (Set)

Set CONSOLE MODE SELECT selector to MS-RD. Adjust the positive-going edge at this time via ADDRESS SET ADJ pot R24. The negative-going edge must be set later.

3. Precharge

Set CONSOLE MODE SELECT selector to MS-WR. The negative-going edge is set via PRECHARGE DELAY ADJ pot R23. The positive-going edge of this signal has a switch for the purpose of running timing margins on the storage system. This switch is labeled TIMING MARGINS in Figure 6-8. With this switch in the upper (normal) position, the positive-going edge of the precharge signal should be set via PRECHARGE WIDTH ADJ pot R21. With the switch in the middle position, the positive-going edge should be 12  $\pm 2$  nanoseconds later than the normal position. With the switch in the lower position, the positive-going edge should be  $12 \pm 2$  nanoseconds earlier than the normal position.

4. Column Select

Set CONSOLE MODE SELECT selector to MS-WR. The negative-going edge is set via COLUMN SELECT DELAY ADJ pot R26. Adjust the positive-going edge via COLUMN SELECT WIDTH ADJ pot R29.

5. Strobe/Clear SDR

Set CONSOLE MODE SELECT selector to MS-RD. Adjust the positive-going edge of the Clear SDR signal via STROBE ADJ pot R30. After this adjustment has been set, the Strobe signal should be verified.

6. Address Time (Clear)

Set CONSOLE MODE SELECT selector to MS-RD. The positive-going edge has been adjusted in step 2. Now adjust the negative-going edge via ADDRESS CLEAR ADJ pot R25.

7. Write

Set CONSOLE MODE SELECT selector to MS-WR. Adjust the positive-going edge of this signal via WRITE DELAY ADJ pot R28 and the negative-going edge via WRITE WIDTH ADJ pot R27.

8. Digit

Set CONSOLE MODE SELECT selector to MS-WR. Adjust the positive-going edge via DIGIT DELAY ADJ pot R31 and the negative-going edge via DIGIT WIDTH ADJ pot R32.

TIMING MARGINS	Normal Late Early	>	]
Precharge Wid	dth Adj.	Ľ	R21
Gate A.E. Ad	ij.	[	R22
Precharge De	lay Adj.	[	R23
Address Set A	Adj.	Ľ	R24
Address Clear	r Adj.		R25
Column Selec	ct Delay Adj.	Ľ	R26
Write Width /	Adj.	Ľ	R27
Write Delay A	Adj.		R <b>28</b>
Column Selec	ct Width Adj.	Ľ	R29
Strobe Adj.		Ľ	R30
Digit Delay A	dj.	Ľ	R31
Digit Width A	Adj.		R32

Figure 6-8. Timing Adjustment Potentiometers

1

#### SECTION 7. INTEGRATED COMMUNICATIONS ADAPTER

#### COMMAND WORD FORMATS

Tables 7-1 through 7-5 present the bit structure for each of the words transmitted between the shared resources and the Integrated Communication Adapter (ICA). Tables 7-1 and 7-2 illustrate formats for inbound (ICA to shared resources) and outbound (shared resources to ICA) words for asynchronous data transmission. Tables 7-3 and 7-4 present the same information but for synchronous transmission.

ER13		OUTPUT REQUEST		INPUT CHARACTER		UNSOLICITED STATUS			SOLICITED STATUS		STATUS			
00	0	REQ. OFF 1 REQ.	ON	REQ. OF	F 1	REQ. ON	0	REQ. OFF	1	REQ. ON	0	REQ. OFF	1	REQ. ON
01	0	IDENTIFIER			DENTI	FIER	1	IDENT	IF	IER	1	IDENT	IF	IER
02	0	BITS		L	BITS	5	0	B	ITS	5	1	BI	TS	
03	0	NOT		)	NOT		x	N	OT		0	NO	Т	·
04	0	USED			USE	)	x	U	SEI	ט	0	US	ED	
05	0						x				0			
06	X.	)		GOOD	1	BAD	x				0	ECHOPLEX	1	ECHOPLEX
07	x		-	NOT A	1	CONTRL.	x		•		0	EVEN	1	ODD DADITY
08	X		- +-	(M.S.B. OR	0 = 0	GOOD	0	DATA SET	1	DATA SET	0	DATA TERM	1	DATA TERM
09	x	SAME AS		(	1 = [	ARITY BAD	0	CLEAR TO	1	CLEAR TO	0	REQ. TO	1	REQ. TO
10	x			(	ł	ARIT	0	RCVD LINE	1	RCVD LINE	0	XMIT DATA	1	XMIT SPACE
11	X	B112 0 15		(	DATA		0	SEC. RCVD	1	SEC. RCVD	0	SEC. REQ.	1	SEC. REQ.
12	x			( C	HARAC	EK	0	RING	1	RING	0	ON HOOK	1	OFF HOOK
13	x			(			0	NO-OP	1	LOST	X			
14	x			¢			0	NO-OP	1	NO STOP BIT	х	BAUD-	R/	ATE
15	x			(L.S.B.			0	NO-OP	1	CHANGE IN STATUS	x	CODE	(	D

$\bigcirc$	BAUD-RATE CODE
0	RESERVED
1	RESERVED
2	1200 B, SYNC.
3	1200 B, 120 C.P.S.
4	600 B, 60 C.P.S.
5	300 B, 30 C.P.S.
6	150 B, 15 C.P.S.
7	110 B, 10 C.P.S.

TABLE 7-1. ICA TO SHARED RESOURCES (ASYNCHRONOUS)

ER12		INPUT REQUEST.	OUTPUT CHARACTER			PORT COMMAND	LINK COMMAND		
00	Х	NOT USED	0	NOT 1 BR'DCAST BR'DCAST	0	NOT 1 BR'DCAST 0 NO BR'DCAST 1 BR'DCAST 0 RO	T 1 BR'DCAST		
01	0	IDENTIFIER	0	IDENTIFIER	1	IDENTIFIER 1	IDENTIFIER		
02	0	BITS	1	BITS	0	BITS 1	BITS		
03	Х		X		X	X			
04	X		X	NOT	X	NOT X	NOT		
05	X		X	0520	X	USED X	USED		
06	X		0	DATA 1 DIAL	0	NO-OP 1 RETURN 0			
07	Х		X	NOT USED	0	NO-OP 1 RETURN 0			
08	X		X	M.S.B.	0	NO-OP 1 CLEAR 0	RESERVED		
09	X	NOT USED	X	DATA	X				
10	X		X	CHARACTER	X				
11	х		X		0	REVOKE 1 INVOKE 0	•		
12	X		X		X	NOT SPLIT 1 SPLIT X	COMMAND CODE		
13	X		X		X		3		
14	X		X		X		<u>پ</u>		
15	x	J	X	L.S.B.	X	0 RES	SET 1 SET D. CMD.		

P		
D MODE CODE	· ② BAUD-RATE CODE	COMMAND CODE
0 ASCII, EVEN PARITY	0 RESERVED	O DATA TERMINAL RDY.
1 ASCII, ODD PARITY	1 RESERVED	1 REQUEST TO SEND
2 ASCII, NO PARITY	2 1200 B, SYNC.	2 XMIT SPACE CLAMP
3   EBCDIC, NO PARITY	3 1200 B, 120 C.P.S.	3 SEC. REQ. TO SEND
	4 600 B, 60 C.P.S.	4 OFF HOOK
	5 300 B, 30 C.P.S.	5 DIAL REQUEST
	6 150 B, 15 C.P.S.	6   HALF DUPLEX
	7   110 B, 10 C.P.S.	7 NOT LOOP TEST

TABLE 7-2. SHARED RESOURCES TO ICA (ASYNCHRONOUS)

SECTION 7 PAGE

ω

ER13		OUTPUT REQUEST		INPUT CHARACTER		UNSOLICIT	ΓEΙ	) STATUS		SOLICIT	ED	STATUS
00	0	REQ. OFF 1 REQ. ON	0	REQ. OFF 1 REQ. ON	0	REQ. OFF	1	REQ. ON	0	REQ. OFF	1	REQ. ON
01	0	IDENTIFIER	0	IDENTIFIER	1	IDENT	TIF	IER	1	IDEN	TI	FIER
02	0	BITS	1	BITS	0	BI	ITS	5	1	В	IT:	S
03	0	NOT	0	NOT	Х	N	ЭT		0	N	OT	
04	0	USED	0	USED	х	US	SEC	)	0	U	SEI	D
05	0		0		Х				0			
06	X		0	GOOD 1 BAD PARITY PARITY	0	NO-OP		B.C.C. RCVD.	0	XPARNT MD. DISABLED	1	XPARNT MD. ENABLED
07	x		0	NOT A 1 CNTRL. CNTRL CHAR CHAR	0	NO-OP		B.C.C. FRROR	0	L.A. IS	1	L.A. IS ASCII
<sup>.</sup> 08	x		X	M.S.B. OR $O = GOOD$	0	DATA SET	1	DATA SET	0	DATA TERM	1	DATA TERM
09	x		X	1 = BAD	0	CLEAR TO	1	CLEAR TO	0	REQ. TO	1	REQ. TO
10	x	STATUS BITS 6 15	X	ΠΔΤΔ	0	RCVD. LINE	1	RCVD. LINE	0	NOT XPARNT	1	XPARNT MODE
11	X	5115 0 15	X	CHADACTED	0	SEC. RCVD.	1	SEC. RCVD.	0	SEC. REQ.	1	SEC. REQ.
12	X		х		0	RING	1		0	ON HOOK	1	OFF HOOK
13	x		x		0	NO-OP	1	LOST	0	NO-OP	1	EOT SEARCH
14	x		X		0	NO-OP	1	TIMER	0	SYNC NOT	1	SYNC
15	X	J	x	L.S.B.	0	NO-OP	1	CHANGE IN STATUS	0	NOT DELETE SYNC MODE		DELETE SYNC MODE ON

NOTE: INPUT CHAR BIT 06 - USED FOR ASCII CODE NOT IN TRANSPARENT MODE

PAGE

SECTION 7

4
ER12		INPUT REQUEST		OUTPUT. CHARACTER	PORT COMMAND LINK COMMAN		. LINK COMMAND	
00	х	NOT USED	0	NOT 1 BR'DCAST	0	NOT 1 BR'DCAST BR'DCAST	0	NOT 1 BR'DCAST BR'DCAST
01	0	IDENTIFIER	0	IDENTIFIER	1	IDENTIFIER	1	IDENTIFIER
02	0	BITS	1	BITS	0	BITS	1	BITS
03	х		x	NŐT	X	NOT	х	NOT
04	x		x	USED	Х	USED	х	USED
05	x		X		х		x	
.06	x		0	DATA 1 DIAL	0	NO-OP 1 RETURN	Х	
07	x		0	NOT XPARNT 1 XPARENT	0	NO-OP 1 RETURN	Х	
08	x		X	M.S.B.	σ	NO-OP 1 CLEAR	χ	RESERVED
09	x	NOT USED	X		X	NOT	х	· · ·
10	x		x	DATA	х	USED	х	
11	х		x	CHARACTER	0	NO-OP 1 RESYNC	0	DISABLE 1 EN-XPARNT
12	x	· · ·	x		X		X	APARNI MODE I MODE
13	x		X		x	NOT	х	COMMAND
14	x		X	•	x	USED	x	CODE ①
15	x		X	L.S.B.	x		0	RESET 1 SET CMD. CMD.

NOTE: MASTER CLEAR

1 REQUEST TO XMIT 2 NOT DELETE SYNC MODE 3 SEC. REQ. TO SEND

4 OFF HOOK 5 DIAL REQUEST

.

7

6 EOT SEARCH MODE 7 NOT LOOP TEST

.

TABLE 7-4.
SHARED
RESOURCES
TO
ICA
(SYNCHRONOUS)

SECTION 7 PAGE

J

LINE ADAPTER ADDRESSING

Table 7-5 shows the format for the line adapter address. This address is identical for both inbound (ER 1F) and outbound (ER 1D) command words, except that the Input Request command word requires no line address. These address bits are associated with each of the 16 line adapter modules as shown in drawing 506008, Communication Line Address Structure, in the Support Diagrams Manual.

TABLE 7-5. LINE ADAPTER ADDRESS BITS, ER 1D AND ER 1F

	00	THESE EXTENDED ADDRESS
	01	BITS MUST BE ZEROS FOR
	02	LA ADDRESS O-F
	03	
	04	
	05	LINE ADAPTER
	06	ADDRESS
	07	(O-F)
	08	
	09	
	10	
	11	RESERVED
	12	
-	13	
	14 .	
	15	

## RS-232C SIGNAL INTERCHANGE

lable 7-6 lists the names of EIA Standard RS-232C interface signals between the ICA and data modem, together with corresponding connector pin numbers and Bell System Alphabetical designations.

Signal Name	Connector Pin No.	Bell System Design.
Signal Name Protective Ground Transmitted Data Received Data Request to Send Clear to Send Data Set Ready Signal Ground Return (Common) Keceived Line Signal Detector (Reserved for Data Set Testing) (Reserved for data Set Testing) (Unassigned) Sec. Received Line Signal Detector Sec. Clear to Send Sec. Transmitted Data Transmitter Signal Element Timing Sec. Received Data Receiver Signal Element Timing (Unassigned) Sec. Request to Send Data Terminal Ready Signal Quality Detector Ring Indicator Data Signal Rate Selector	Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	Design. Design. AA BA BB CA CB CC AB CF  SCF SCB SBA DB SSB DD  SCA CD CG CE CH/CI
(Unassigned)	24 25	

TABLE 7-6. EIA STANDARD RS-232C SIGNALS

	Interchange Voltage			
Notation	Negative	Positive		
Binary State	1	0		
Sig. Condition	Marking	Spacing		
Function	OFF	ON		

Figure 7-1 diagrams the direction of the RS-232C signal exchanges across the interface between the ICA and either an external modem or a local terminal. It shows that the Transmitted Data signal from the ICA appears at the modem as Transmitted Data (top half of figure) as Received Data. Other signals may be traced in the same manner.

(Note that the Off Hook signal from the ICA goes not to the modem, but to the Bell System's Data Access Arrangement. This line is required when the comm line uses a modem that has not been supplied by the Bell System.)



MB PIN NO.

66

64

80

78

72-

· 86 ·

94

92 ·

·76

TERMINAL

Rcvd Data Xmtd Data

Sec. Rcvd. L'S. Det. Sec. Req. to Send

Data Set Rdy Data Term. Rdy

1

Rcvd L.S. Detector

Request to Send Clear to Send

Rcvr Sig. Elem. Timing Xmtr Sig. Elem. Timing



ICA

Xmtd Data

**Rcvd Data** 

Sec. Req. to Send

Data Term. Rdy

Data Set Rdy

Req. to Send

Clear to Send

Sec. Rcvd L.S. Det.

Figure 7-1. RS-232C Signal Exchange

## SECTION 8. BASIC DATA CHANNEL

Command codes used to initiate operations in peripheral devices that communicate with the 7200/7300 Processing Unit via the basic data channel (BDC) are listed in Table 8-1. ERF Group III registers associated with the BDC and bit set therein are listed in Table 8-2.

.

# TABLE 8-1. BDC DEVICE COMMAND CODES (Page 1 of 3)

Device	Op <b>er</b> ation	Command Code
Card Reader	Read (and Feed): EBCDIC Mode Card Image Mode	
	Test I/O No Operation Sense	00 03 04
Line Printer	Write (no Line Spacing)	01
	Write and Space: Space 1 line Space 2 lines Space 3 Lines Space 4 lines Space 14 Lines Space 15 Lines	09 11 19 21 • • 71 79
	Space Immediate: Space 1 Line Space 2 Lines Space 3 Lines Space 4 Lines Space 14 Lines Space 15 Lines	08 13 18 23 • • 73 78
	Write and Skip: Skip to Channel 1 (top of form) Skip to Channel 2 Skip to Channel 3 Skip to Channel 4 Skip to Channel 11 Skip to Channel 12	CS 91 99 A1 • D9 E1

Device	Operation	Command Code
Line Printer	Skip Immediate: Skip to Channel 1 (top of form) Skip to Channel 2 Skip to Channel 3 Skip to Channel 4 Skip to Channel 11 Skip to Channel 12	8B 93 9B A3 • • D9 E1
	Test I/O No Operation Sense	00 03 04
Card Reader/Punch	Read Only: EBCDIC Mode Card Image Mode	0A 2A
	Feed and Select Stacker: Without Offset With Offset	23 A3
	Read, Feed, and Select Stacker: EBCDIC Mode, Without Offset EBCDIC Mode, With Offset Card Image Mode, Without Offset Card Image Mode, With Offset	02 82 22 A2
	Punch, Feed, and Select Stacker: EBCDIC Mode, Without Offset EBCDIC Mode, With Offset Card Image Mode, Without Offset Card Image Mode, With Offset	01 81 21 A1
	Test I/O No Operation Sense	00 03 04

TABLE 8-1. BDC DEVICE COMMAND CODES (Page 2 of 3)

.

## TABLE 8-1. BDC DEVICE COMMAND CODES (Page 3 of 3)

Device	Ope <b>r</b> ation	Command Code
Magnetic Tape	Write Forward Read Forward Rewind Rewind and Unload	01 02 07 0F
	Backspace: Block File	27 2F
	Forward Space: Block File	37 3F
	Write Tapemark (End-of-File) Erase Gap	1F 17
	Force Error Mode: Set Clear	E3 D3
	Test I/O No Operation	00 X5 X6 XD XF
	Sense	04

	والمصاحبة بالمجاذبين ومتجاه بمرتبا الأربية والمحول واز	ويستقابها ويستعده فبالتناب بباعتها والتكار فاطرعهم والمتكار	ومستكالا المحود بسريان المتوالكي ويهر وتشريب الشروعي فيتراج ويستخلف فيستحد	المستشفات الألبيب يسبسنيه بالاجيمية الفقادية فستناز	يوجه والمراجع المراجع المراجع المراجع والمراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع	ومختل أرجاع المحير أستر فاستكره المجرجة فالزلة التناكر ويريها والمالية الجوير والمستخر بعالي
-	Reg. Bit	BUS IN (ERF 10)	STATUS (ERF 10)	TAG IN (ERF 11)	TAG OUT (ERF 11)	RD CHAN Cont (ERF 12)
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	BUS IN 0 BUS IN 1 BUS IN 2 BUS IN 3 BUS IN 4 BUS IN 5 BUS IN 6 BUS IN 7 BUS IN 0 BUS IN 1 BUS IN 2 BUS IN 3 BUS IN 3 BUS IN 5 BUS IN 6 BUS IN 7	ATTN STAT MODIF CONT UN END BUSY CHAN END DEV CHK UN CHK UN EXEC- INT SEL FL COMM INV WRG ADRS IN NO REQ IN CONT CHK XMN CHK ILL LGTH *	ADRS IN STATUS IN SVC IN OPRTL IN SEL IN REQ IN DATA IN DISC IN * * * *	* * ADRS OUT COMM OUT SVC OUT OPRTL IN SEL OUT SUPP OUT DATA OUT *	HDW CNT XFR RD OPER DIAGN MD DATA CHAIN CONT CHK XMN CHK ILL LGTH IND ASM/DISASM MARK O IN * * * *
	Reg. Bit	RD BYTE CNT (ERF 13)	WR CHAN CONT (EKF 13)	BUS OUT (ERF 14)	WR BYTE CNT (ERF 18)	
	0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	HUW CNT XFR RD OPER DIAGN MD DATA CHAIN * * ASM/DISASM * * * * *	BUS OUT 0 BUS OUT 1 BUS OUT 2 BUS OUT 3 BUS OUT 3 BUS OUT 4 BUS OUT 5 BUS OUT 6 BUS OUT 7 BUS OUT 0 BUS OUT 2 BUS OUT 2 BUS OUT 3 BUS OUT 4 BUS OUT 5 BUS OUT 6 BUS OUT 7 BUS OUT 7 BUS OUT 8	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	

TABLE 8-2. BDC REGISTER BIT ASSIGNMENTS

\* = Bit not defined

#### SECTION 9. INTEGRATED FILE ADAPTER

Information of a general nature which may assist in troubleshooting the disc Integrated File Adapter (IFA) is presented in selected illustrations contained in both the MRX 7200/7300 Support Diagrams Manual and this manual. Illustrations Support Diagrams Manual consist of unit and bus in the (multiplex) connector wiring diagrams referenced below:

#### Title

Drawing No.

Disc	File	Unit Connectors J04-J12 Wiring	506076,	Vol.	1
Disc	File	Bus Connector J15 Wiring	506077,	Vol.	1

Illustrations in this manual are extracted from the 7300 Processing Unit Design Description Manual and consist of selected "memory-jogging" information relating to command word, track, record, and gap formats. Command word formats are presented in Table 9-1, which lists each command word and associated ERF Group III register in which it is placed, and Figures 9-2 through 9-10, which show bit assignments of each command word listed in Table 9-1. Various track, record, and gap formats are shown in Figures 9-11 through 9-18.

MLI	Command	Reg. Address	Fig. Ref.
DIO	Write Format Write Read Read Without Transfer Search (same as Read)	Write ER 11 and 15 Write ER 11 and 15	9-1 9-2 9-3 9-4 9-3
INP			9-5
OUT	Select Drive CS Load Diagnostics Control Write Hardware Status Write Other Status	Write ER 10 Write ER 11 Write ER 11 Write ER 11 Write ER 12 Write ER 13 or 17	9-6 9-7 9-8 9-9 9-10 9-11

TABLE 9-1. IFA REGISTER ASSIGNMENTS









Figure 9-2. Format Write Command



Figure 9-3. Read Command



Figure 9-4. Read Without Transfer Command



Figure 9-5. INP Instruction Format





	78	15
COMMAN (01) CODE	D	NOT USED







Figure 9-8. Diagnostics Command



Figure 9-9. Control Commands

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L Bit	t Meaning														
0 1	ł		IFA IFA	Stat Mise	us N Sed V	lot \ Nind	Valio Iow	l or or C	Com com	ıman nand	d Ea Ear	rly ly			
2		IFA Window													
3		IFA Track Boundary													
5		IFA Burst Check Error													
6		IFA Lost Data													
7		IFA No Sync Compare													
8		IFA 3rd Rev Sync Find													
9		Disc Not On Line or Seek Incomplete and Not File Unsafe													
10		Disc File Unsafe or Seek Incomplete and Not File Unsafe													
11		1	Disc	Rea	d O	nly									
12		1	Disc	Pac	k Ch	ang	9								
13		1	Disc	End	of	Cyli	nder	•							
14		Disc Write Current Sense													
15		Disc Busy													

.

Figure 9-10. Write Hardware Status Command



Figure 9-11. Write Other Status Command



Figure 9-12. Track Format



Figure 9-13. Home Address



**1 BYTE** F = FLAG CC = CYLINDER NUMBER\*\* **2 BYTES** HH = HEAD NUMBER\*\* **2 BYTES** = TRACK RECORD NUMBER 1 BYTE - INDICATES SEQUENTIAL NUMBER OF RECORD ON THE TRACK R = KEY FIELD LENGTH 1 BYTE - DOES NOT INCLUDE BURST CHECK BYTES К DD = DATA FIELD LENGTH 2 BYTES - DOES NOT INCLUDE BURST CHECK BYTES 1 BYTE FB = FIRST BYTE OF CYCLIC CODE SB = SECOND BYTE OF CYCLIC CODE **1 BYTE BURST CHECK** IC = INDICATOR BYTE\* **1 BYTE** BC = BIT COUNT BYTE **1 BYTE** 

\* IC ALWAYS SET TO ZERO \*\* FIRST BYTE ALWAYS SET TO ZERO

**RO - RN COUNT FIELD FLAG BYTE** 

BIT 0	AM DETECTION - ALWAYS
	ZERO IN RO, ALTERNATES
	ZERO TO ONE IN SUBSEQUENT
	RECORDS
BITS 1-5	ALWAYS ZERO
BIT 6	TRACK CONDITION
	0 = OPERATIVE

- 1 = DEFECTIVE
- BIT 7 TRACK USE 0 = PRIMARY1 = SECONDARY

Figure 9-14. Record Zero



Figure 9-15. Gaps

9







Figure 9-17. Write Timing 1

SECTION 9 PAGE

\_\_\_ \_\_\_



Figure 9-18. Write Timing 2

SECTION 9 PAGE 12



G4: 65 BYTES (NORMAL), 197 BYTES (HA ERROR) G2: 33 BYTES G0: 33 BYTES + 0.043 (K<sub>L</sub> + 0<sub>L</sub>) - 8 Bytes GWT6/GW17 Bit Sequence - 0, 17, 16, 15, 14, 13, 12, 11 10, 7, 6, 5, 4, 3, 2, 1

NORMAL BIT SEQUENCE 0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17

Figure 9-19. Read Timing

#### SECTION 10. POWER SUPPLY SYSTEM

This section consists of troubleshooting checks and adjustments to restore power supply system to proper operating condition.

#### CAUTION

Use extreme caution when servicing any portion of the Power System. Lethal voltages (up to 450 VRMS) exist in some areas. In addition, extremely high current capacity exists in many areas.

Always follow these rules for your personal safety:

- 1. Remove all rings, watches, cuff links and all other metallic items from your arms.
- 2. When possible, work with only one hand.
- 3. Work with power off and/or the system unplugged whenever possible.
- 4. When the system is unplugged for servicing, tag the plug so that someone else won't plug it in.
- 5. When working in hazardous areas, do not work alone.
- 6. Keep safety covers on at all times, except when actually working in the protected area.
- 7. If safety devices must be bypassed, use extreme caution, and be sure to restore them to normal.
- 8. Electrical burns are deep. Get medical attention immediately.

#### TROUBLESHOOTING

#### FUSE CHECKS

Check for blown fuses in accordance with Table 10-1. Use applicable columns of this table, depending on version of power supply system.

REF.	VER	4	VER. 5	50 HZ	VER. 5 60 HZ				
DES.	RATING	MRX P/N	RATING	MRX P/N	RATING	MRX P/N			
AC Switch Assembly									
F2A F2B F9A F9B F9C F8A F8B F8C F10A F10B F10C F3A F3B F3C F5 F6 F7	6 AMP 6 AMP 15 AMP 15 AMP 15 AMP 10 AMP 10 AMP 20 AMP 20 AMP 20 AMP 10 AMP 10 AMP 10 AMP 10 AMP	501859 501859 501861 501861 501860 501860 501860 501862 501862 501862 501862 501862 501860 * 501859 501859 501859	10 AMP * 15 AMP 15 AMP 15 AMP 15 AMP 20 AMP 20 AMP 20 AMP 20 AMP 20 AMP 20 AMP 20 AMP	501860 * 501861 501861 501861 * * 501862 501862 501862 501862 501862 501859 501859 501859	6 AMP 6 AMP 15 AMP 15 AMP 15 AMP 15 AMP 20 AMP 20 AMP 20 AMP 10 AMP 10 AMP 10 AMP 6 AMP 2 AMP	501859 501859 501861 501861 * * 501862 501862 501862 501862 501860 501860 * 501859 501859 501859			
	J Fail	501050	J AI 4	501050	) AI II	501050			
AC Power Distribution									
F1A F1B F1C F4A F4B F4C	50 AMP 50 AMP 50 AMP 30 AMP 30 AMP 30 AMP	501864 501864 501864 501868 501868 501868	* * 20 AMP 20 AMP 20 AMP	* * 501862 501862 501862	* 35 AMP 35 AMP 35 AMP 35 AMP	* * 501865 501865 501865			

TABLE 10-1. FUSE CHART

\*not used

### VOLTAGE CHECKS

- 7. Check for presence of all voltages using DEVIATION METER on System Control Panel. The +24 VDC may be so low as not to indicate, also the +28 VDC. All other voltages selected should give a reading. Any voltage missing indicates fault in meter circuit or failure of sequences. (Module 3F03 should detect the missing voltage and cause the PROC FAULT lamp to light, the alarm to sound, and the system to power down.)
- Connect meter between bus 1 (reg +11V) and DC COMM bus (ground) with meter on 12 VDC range. Meter should indicate 8-10 VDC.

#### SEQUENCER RELAY CHECKS

Make a visual check of all power sequencer relays for proper energizing sequence as follows.

#### Version 4 Processing Units

Relays are located on the power sequencer assembly and energize in the following order: K1, K2-K3-K4, K6, K7, K8-K9, K14, K15, K26, K10-K11, K12, K13, K16, K17, K18, K19, K20, K21, K22, K23, K24, and K25. Relay K5 is energized if the POWER MODE switch is set to REMOTE and de-energized if set to LOCAL.

#### Version 5 Processing Units

Kelays are located on power sequencer modules JV, JW, and JY, and emergize in the following order: K1, K2-K3-K4, K6, K7, K<sup>2</sup>, K9, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, K20, K21, K22, K23, K24, K25, and K26. Relay K5 is energized if the PDWER MODE switch is set to REMOTE and de-energized if set to LOCAL.

#### PHASE-LOCK MODULE SCR FIRING CHECKS

Connect meter between bus 1 (reg +11V) and DC COMM bus (ground). Turn power on and observe that the voltage rises slowly to its maximum value. This indicates that the "soft turn-on" of the SCR's is functioning properly.

#### ALARM CIRCUIT CHECK

Block holes in airflow sensor. After a few seconds the alarm should sound and the DVERTEMP light on the Panel should come on. Allow machine to complete power-off sequence and time the delay. Delay should be 60 seconds if current limit is present (or 30 seconds if no current limit). If necessary, adjust for correct delay by means of potentiometer on module 3F03.

#### **ADJUSTMENTS**

#### OVERVOLTAGE THRESHOLD ADJUSTMENTS

#### Initial Conditions

Before making any of the overvoltage adjustments described below, perform the following steps:

- 1. Check that all EPO sockets are jumpered with plugs wired: 1-2, 3-4, 5-6 (J16 to J23, J26 and J27).
- 2. Insert a jumper between pins U and V of disc-drive multiplex connector J15.
- 3. Connect jumper between 3F03-43 and 3F03-44. This prevents the machine powering off after 60 seconds upon detection of an overvoltage condition.

An adjustment table containing location of adjustment pots and voltage settings is included in drawing 504468, Adjustment Table, in the Support Diagrams Manual.

#### +23 VDC Threshold Adjustment

- 1. Turn power off to system and remove wires from 3D04-UL, UR, LL, and LR (+12, -12, +23, and +19V shunts). Tape the ends to prevent short circuits.
- Mount a 25-ohm, 25-watt resistor onto the DC common bus by clamping one end in good electrical contact with the bus bar. (Suitable screw holes will be found in the bus below chassis 3.) Connect the free end of the resistor to 3D02-LL using a lead and crocodile clips.
- 3. Connect a DVM between ground and 3D02-UL to monitor output voltage. Connect another meter (50 VDC scale) across the 25-ohm resistor.
- 4. Turn power on to the system. Using the MAIN STORAGE adjust pot on the System Control Panel, increase the voltage to the overvoltage limit (25.4 volts) as measured by the DVM\_ When the limit is reached, the OV shunt circuit should turn on, indicated by a reading of approximately 25 volts appearing on the meter across the shunt. If the setting is correct, return the output voltage to its correct value (23.3V). The OV shunt should turn off, indicated by the shunt meter reading zero. (It may be necessary to bring the output voltage to below its correct value to reset the shunt, or even to power the machine off and on again.) Then return the output to nominal and proceed to the +19VDC Threshold Adjust procedure. If the setting is not correct (too low or too high) proceed to step 5.
- 5. Turn potentiometer 3D03 No. 1 (top pot) fully clockwise to desensitize the OV detect circuit. Then increase the output voltage to 25.4 volts using the MAIN STORAGE adjust pot. If this does not allow sufficient adjustment, turn pot 3F02 No. 3 clockwise to raise output voltage V(out). Then turn the overvoltage limit pot (3D03 No. 1) counterclockwise until the shunt meter deflects (about 25 VDC), indicating the shunt has turned on. Check setting by returning V(out) to nominal, or reducing it sufficiently to turn the OV shunt off. Then raise V(out) again and check that the OV shunt turns on at 25.4 volts. Readjust if necessary.

#### +19 VDC Threshold Adjustment

- 1. Turn power off to the system and move the shunt resistor lead from 3D02-LL to 3D02-LR. Also move DVM lead from 3D02-UL to 3D02-UR.
- 2. Turn power on to system and increase V(out) from 19.8 to 21.9 volts using the MAIN STORAGE adjust pot and, if necessary, by

turning pot 3F02 No. 4 clockwise. The overvoltage shunt should turn on at 21.9 volts, indicated by the shunt meter. If the setting is incorrect, proceed to step 3.

- 3. Turn the OV limit pot (3D03 No. 2) fully clockwise. Set the output voltage to the OV limit (21.9V) using the MAIN STORAGE adjust and 3F02 No. 4. Now turn 3D03 No. 2 counterclockwise until the OV turns on, indicated by a reading of approximately 21.9 volts appearing on the shunt meter. Check the setting using step 2 above.
- 4. Finally, disconnect the shunt resistor and turn the MAIN STURAGE adjust pot fully clockwise for maximum output. Then, using pot 3F02 No. 4, set the 19 VDC supply output to 21 volts. Return the 19V output to nominal (19.8 volts) using the MAIN STURAGE adjust pot, and check that the deviation meter reads zero. (If not, adjust pot No. 5 on VMTR-BD, shown on drawing 506081, Console Maintenance Group of the Support Diagrams Manual.) Then monitor the 23V output by putting the DVM lead onto 3D02-UL and adjust V(out) to nominal (23.3V) using pot 3F02-3. (This procedure insures that the storage supplies cannot be raised above the OV limit by the MAIN STORAGE adjust pot.)
- 5. Replace the +12, -12, +23, and +19 VDC shunts.

#### +5 VDC A Threshold Adjustment

- Turn power off to the system and remove bus 4 (+5V A and B overvoltage shunt) connecting 3C04-LL/LR through 3C07-LL/LR to ground.
- 2. Connect the shunt resistor lead to 3CO7-LR and the DVM lead to 3CO7-UR.
- 3. Turn power on to the system and increase V(out) to 5.65 volts using LOGIC A adjust pot on the Panel and, if necessary, pot 3F07 No. 1. The overvoltage shunt should turn on at 5.65 volts, indicated by a reading of approximately 5 VDC on the shunt meter (change scale if necessary).
- 4. If adjustment is necessary, turn 3E07 No. 1 fully clockwise, set V(out) to 5.65 volts, and turn 3E07 No. 1 counterclockwise until OV turns on. Then repeat step 3.

#### +5 VDC B Threshold Adjustment

- Follow the same basic procedure as for +5 VDC A above. Connect the shunt resistor to 3C05-LR and the DVM lead to 3C05-UR. Adjust V(out) to 5.65 volts using LOGIC B adjust pot and the 3F07 No. 2 pot, if necessary. If overvoltage adjustment is necessary, use pot 3E07 No. 2 to make the adjustment, as described in step 3 above.
- 2. Finally, disconnect shunt resistor and turn LOGIC A and LOGIC B adjust pots fully clockwise. Monitor 5 VDC A voltage and set to 5.5 volts using 3F07 No. 1, then return it to 5.0 volts with the LOGIC A pot. Monitor 5 VDC B voltage and set to 5.5 volts using 3F07 No. 2, then return it to 5.00 volts with LOGIC B pot. (This insures that the 5 VDC A and B supplies cannot be put into the overvoltage condition from the panel.)
- 3. Replace the +5 VDC A and B shunt.

#### -12, -5, -3, +3, +5, and +12 VDC Threshold Adjustments

- Turn power off to the system and remove bus 8 (-5V and -3V shunt) from 3E05-UR and 3E06-UR and bus 9 (+5V and +3V shunt) from 3E05-LL and 3E06-LL.
- 2. Adjust the -12 VDC on threshold by connecting shunt resistor lead to 3C03-UR and DVM lead to 3C03-LR (Table 10-2). Turn power back on and turn pot 3F04 No. 1 clockwise to bring V(out) to -13.4 volts. At this point, the OV shunt should turn on, indicated by the shunt meter reading approximately -13V (reverse polarity and adjust range).
- 3. If adjustment is required, turn OV limit pot 3D05 No. 2 fully clockwise, then set V(out) to -13.4 volts using 3F04 No. 1. Turn 3D05 No. 2 counterclockwise until the OV turns on. Return V(out) to nominal -12V, then check using step 2. Finally, set V(out) to -12 volts.
- 4. Adjust the OV threshold for the remaining supplies using the procedure described in steps 2 and 3 above. Use the voltages and locations given in Table 10-2 for all adjustments. Note that +3V tracks off of (i.e., regulates from) -3V; therefore, -3V should be adjusted first. Also note that pot No. 1 on 3F05 may not be physically present; therefore, the top pot is No. 2.
- 5. Replace the shunts removed in Step 1.

SUPPLY NAME = V(OUT)	CONNECT D.V.M. (V OUT)	CONNECT SHUNT RESISTOR	V(OUT) ADJUST POT	D.V. Adjust Pot	O.V. LIMIT (VOLTS)
-12V	3C03-LR	3C03-UR	3F04 No. 3	3005 No. 2	-13.4
-5V	3E05-LR	3E05-UR	3F05 No. 3	3E05 No. 2	-5.65
-3V	3E06-LR	3E06-UR	3F04 No. 1	3E06 No. 2	-3.4
+3V	3E06-UL	3E06 <b>-</b> LL	3F04 No. 7	3E06 No. 1	+3.4
+5V	3E05-U0	3E05-11	3F05 No. 2	3E05 No. 7	+5.3
+12V	3C03-UL	3C03-LL	3F04 No. 5	3005 No. 7	+13.4

TABLE 10-2. THRESHOLD ADJUSTMENT DATA

PHASE LOCK SCR FIRING ADJUSTMENTS

To set up the phase lock (P/L) amplifier which fires the SCR's in the bulk logic supply (REG +11) pre-regulator, proceed as follows:

- With machine powered off (POWER OFF pushbutton set to OFF) but main breaker S1 turned on, connect a meter between TP1 and TP2 of the P/L amplifier module. It should read 2.5V DC. If not, adjust the BIAS (top) potentiometer on the P/L module.
- 2. Press the POWER ON button. The voltage between TP1 and TP2 should rise slowly and settle in the range 3.5-3.8 volts.
- 3. Now connect a moving-coil meter (not a DVM), using 10V DC scale, between bus 1 and DC common bus to monitor the REG +11 voltage. The voltage should be 8-10 volts. If not, adjust it to 8.5 volts with the GV (second) potentiometer on the P/L module.
- 4. Using 5V per division scale, 5 mV per division time base, and sync internal normal, scope the heat sinks of CR2 through CR7 in the logic bulk supply. The waveforms should be similar to that shown in Figure 10-1. In a perfectly adjusted system, the waveforms for all SCR's should be identical; i.e., the dx for all SCR's for both positive and negative halves of the cycle should be the same. If they are not, adjust in accordance with steps a and b on the following page.

9

a. Achieving the waveform shown in Figure 10-1 for the three pairs of SCR's depends on two interrelated adjustments: (1) making dx as close as possible for the three pairs of SCR's and (2) keeping dx as small as possible for stable firing. Making dx the same for all three pairs of SCR's is necessary to insure that all turn on to the same degree so that all supply an equal amount of current to the load. Adjustment of dx is provided by three phase adjust pots on the P/L module:

- 1) Phase A pot (No. 3) controls CR6 and CR7
- 2) Phase B pot (No. 4) controls CR4 and CR5
- 3) Phase C pot (No. 5) controls CR2 and CR3

If any one pair turns on harder (larger amount of dx) than the other two, turn its associated phase adjust pot counterclockwise. After reducing dx a little, scope the other two phases, whose dx's should have increased slightly. If two phases are now the same but the third is not turning on as hard, turn the phase adjust for that phase clockwise to make all three phases equal. By this means, it is possible to "balance" the SCR's. (However, any imbalance between two SCR's on the same phase, between the positive and negative halves of the cycle, cannot be cured since there is no adjustment provided.)


# SECTION 11. SYSTEM CONTROL PANEL

Difficulties associated with the System Control Parel and associated Panel logic may be isolated by the procedures below. If necessary, refer to Section 3 of this manual for a functional description of all controls and indicators.

# PANEL CONTROLS CHECK

- 1. Insure the proper operation of the following:
  - a. CONSOLE ADDRESS and CONSOLE DATA REGISTER DISPLAY pushbuttons and indicators
  - b. CLEAR ADDRESS, CLEAR DATA, and SYSTEM RESET pushbuttons
  - c. CONSOLE ADDRESS and CONSOLE DATA REGISTER SELECT selectors
- 2. Set the Console Data register selector to Au and press the SET Au pushbutton. All the bits in the Console Data register should set.
- 3. Set the Console Data Register selector to Bu and press the SET Bu pushbutton. All the bits in the Console Data register should set. De-select the SET Au and SET Bu pushbuttons.
- 4. Set the Console Data Register selector to SUM. With all the bits in both Au and Bu set, the sum should equal FFFE (negative 2).
- 5. Set the Console Data register selector to D and press the SET Au and SET Bu pushbuttons at the same time. All the bits in the Console Data register should set.
- 6. Insure that the real time clock increments once every 16.6 milliseconds or once every 1.6 milliseconds, depending on whether a slow or fast real time clock is installed.
- 7. Start processors.
  - a. Place all eight PROCESSOR CONTROL SELECT switches in the NORMAL position.

- b. Press the PROCESSOR RUN button each time as the PROCESSO. SELECT switch is positioned in sequence from 0 through 7. The corresponding state lights should turn on.
- c. Ubserve that the Busy/Active (B/A) register has an FF07 in it when all eight processor states are running.
- 8. Stop all eight processors by placing their PROCESSOR CONTROL SELECT switches in the STOP/STEP position. The Busy/Active register should now be cleared.
- 9. Place the CONSOLE MODE SELECT selector in the CS-MR position. This should select the Su and Console Data registers for display on the Console Address and Console Data register selectors.
- 10. Press the CONSOLE RUN button. Su should increment from 0000 through OFFF, then jump to 4000 and increment to 40FF, and then jump to 1100. This holds true for each 4K increment of control storage and 256 words of address table.

RESOURCE ALLOCATION NETWORK CHECK

- 1. Extend module 1A16.
- 2. Insure that consecutive cycle mode is not enabled (CC bit of Control register not set).
- 3. Start processor 0 and check the state flip-flops with an oscilloscope to insure that the processor is running every other time slice.
- 4. Now start processor 1 and observe that each of the two processors is running during alternate time slices.
- 5. Start processor 2 and observe that all three processors are running an equal amount of time.
- 6. Start the remaining processors and insure that each processor gets to run an equal amount of time.
- With all eight processors running, observe the B/A register. It should contain FF07. Stop all processors. The S/A register should be cleared.
- 8. Set the CS DISABLE switch to the up position.

# CONTROL STORAGE AND ADDRESS TABLE LOAD CHECK

#### NOTE

Do not leave any AB modules on an extender for longer than 15 minutes, because the memory chips will overheat.

- 1. By doing a few control storage writes and then reading these locations, insure that the first few locations will hold all ones and also all zeros. (Bits 9 and 10 are not used.)
- 2. Write ones throughout control storage and then write zeros in every 256th location (every XXFF location). From location 4000 to location 40FF, write only bit 0 to a one.
- 3. Perform a CS scan operation. There should be no parity errors.
- 4. Write zeros throughout control storage and then write ones in every 256th location (every XXFF location). From location 4000 to location 40FF, write only bit 0 to a one.
- 5. Repeat step 3.

### PANEL LAMP CHECK

1. Press LAMP TEST pushbutton. All Panel lamps should light and the alarm should sound.

1

INDEX

Basic Data Channel (see "BDC") BDC command word formats 8-1 cable connections grounding 2-5 power (see "power") signal (see "connection to Processing Unit" of device wanted) identification 2-5 placement 2-5 terminations 2-5 card reader connection to Processing Unit around 2-12signal and power 2-24 maintenance 1-1 operational check 2-34 unpacking 2-9 card reader/punch connection to Processing Unit ground 2-12signal and power 2-27 maintenance 1-1 operational check 2-34 shipping block adjustment 2-12 unpacking 2-9 central processing unit (see "CPU") code charts ASCII 4-15,4-16 EBCDIC 4-17,4-18 EBCDIC to ASCII 4-19 Hollerith punching 4-20 component locations in Processing Unit 4-3 on PC modules 4-4 connector locations peripheral device (see "connection to Processing Unit" of device wanted) Processing Unit 2-14, 2-15, 2-16 Control Storage (see "CS")

```
conversion tables
   hexadecimal addition and subtraction 4-25
   hexadecimal multiplication 4-25
   hexadecimal to decimal 4-24
   powers of two 4-23
CPU
   operation check 2-31
   timing checks 6-8
CS
   address selection 6-6
   loading from
      cards 3-24
disc 3-19
   page organization 6-5
   reading 3-30
   writing 3-32
diagnostic programs
   (see "maintenance")
disc subsystem
   connection to Processing Unit
      ground 2-12
      signal and power 2-27
   maintenance 1-1
   operational check 2-33
   unpacking 2-9
ICA
   command word formats 7-1
IFA
   command word formats
                         9-2,9-3,9-4,9-5,9-6
   register assignments
                        9-1
Integrated Communications Adapter
   (see "ICA")
Integrated File Adapter
   (see "IFA")
line printer
   connection to Processing Unit
      ground 2-12
      signal and power 2-27
   maintenance 1-1
   operational check 2-34
   unpacking 2-9
machine-language instruction repertoire
   by function code 4-9
   by mnemonic 4-12
main storage
   (see "MS")
micro-instructions
   formats 4-5
   repertoire 4-2
```

MS addressing scheme 6-7 block diagram 6-1 loading 3-28,3-29 operational check 2-31 reading 3-33 timing checks 6-9 writing 3-34 PC modules locations in Processing Unit 4-1 location of IC elements on 4-1 removing/inserting with power on 4-1 preventive maintenance schedule 4-1 power cable connections to devices (see "connection to Processing Unit" of device wanted) PPL 2-25 TB05 2-24 wall power 2-28 supply adjustments 10-4 supply troubleshooting 10-1 Processing Unit assembly 2-10 cable connections I/O device (see "connection to Processing Unit" of device wanted) power (see "power") maintenance diagnostic programs 5-1 (see also "timing checks" under "CPU" and "MS") operation checks (see "CPU" and "MS") unpacking 2-9 register file ERF Group I read/write timing 6-4 loading registers of 3-38 organization 4-2 reading registers of 3-36 Register Option block diagrams 6-1 3-40 loading registers of reading registers of 3-39 shared resources block diagram 6-1 reading registers of 3-43

System Control Panel checks 11-1 control and indicators description 3-1 location 3-1 opening Panel door 2-10 operating procedures initiated from (see procedure wanted) tape drive connection to Processing Unit ground 2-12 signal and power 2-27 maintenance 1-1 operational check 2-34 unpacking 2-12 tools and test equipment installation 2-3 maintenance 4-5 1240 Console connection to Processing Unit ground 2-12 signal and power 2-25 maintenance 1-1 operational check 2-33 unpacking 2-12

# **COMMENTS FORM**

#### 7200/7300 Processing Unit, Maintenance Manual - 2601.001-01

Please send us your comments, to help us produce better publications. Use the space below to qualify your responses to the following questions, if you wish, or to comment on other aspects of the publication. Please use specific page and paragraph/line references where appropriate. All comments become the property of the Memorex Corporation.

Is the	e material:	Yes	No
	Easy to understand?		
	Conveniently organized?		
	Complete?		
	Well illustrated?		
	Accurate?		
	Suitable for its intended audience?		
	Adequately indexed?		

• For what purpose did you use this publication (reference, general interest, etc.)?

Please state your department's function: \_\_\_\_\_\_

.

.

Please use the space below to describe any specific comments which you feel will help us to produce a better publication.

First Class

Permit No. 250 Santa Clara California 95050

#### **Business Reply Mail**

No Postage Necessary if Mailed in the United States

Postage Will be Paid By

#### **Memorex Corporation**

Santa Clara Publications Mail Stop 00-21 1200 Memorex Drive Santa Clara, California 95052

Thank you for your information.....

Our goal is to provide better, more useful manuals, and your comments will help us to do so.

......Memorex Publications