# COMMON ASSEMBLY LANGUAGE (CAL/32) Reference Manual

OS/32 Version R08-03 and higher

48-050 F01 R03



MANUAL UPDATE PACKAGE COVER SHEET

MANUAL TITLE:	COMMON ASSEMB Manual	LY LANGUAGE/32	(CAL/32)	Reference
PUBLICATION NUMBER:	48-050	OLD REVISION	LEVEL:	F00 R03

NEW REVISION LEVEL: F01 R03

This package of affected pages updates the current version of the subject manual. New features, as well as changes, deletions and additions to information in this manual are indicated by change bars in the page margins. Please discard the indicated old pages and replace or insert them with the supplied new pages.

OLD PAGES	NEW PAGES
	Title Sheet/Disclaimer, F01 R03
Sheets i through v, F00 R03	Sheets i through v, F01 R03
	Sheets vii through xii, F01 R03
Sheet vii, F00 R03	Sheet xiii, FOl RO3
Sheets 1-1 through 1-17, F00     R03	Sheets 1-1 through 1-18, F01 R03*
Sheet 5-3, F00 R03	Sheet 3-19, F01 R03 Sheet 3-20, F01 R03 Sheet 3-25, F01 R03 Sheet 3-26, F01 R03 Sheet 3-26, F01 R03 Sheet 3-27, F01 R03 Sheet 3-28, F01 R03 Sheet 3-35, F01 R03 Sheet 3-36, F00 R03 Sheet 3-58, F01 R03 Sheet 3-63, F00 R03 Sheet 3-64, F01 R03 Sheet 3-66, F01 R03 Sheet 5-3, F01 R03
	Sheet 5-4, FOO RO3 Sheets IND-1 through IND-6, FO1 RO3

\* Due to the time-consuming task of updating manuals, this chapter is being reissued for your convenience.

# TABLE OF CONTENTS

SYNTAX CONVENTIONS	vii	I
PREFACE	xiii	1

### CHAPTERS

1	BASIC CONCEPTS		
	1.1	INTRODUCTION	1-1
	1.2 1.2.1	THE PROCESSOR Temporary Storage (Registers)	1-1 1-4
	1.2.2 1.2.3 1.2.3.1 1.2.4 1.2.5	Program Status Word (PSW) Input/Output (I/O) Interface Main Memory Software Relocation Hardware Relocation	1-5 1-6 1-6 1-6 1-7
	1.3 1.3.1 1.3.2	Register and Indexed Storage (RX)	1-7 1-7
	1.3.3 1.3.4	Instructions Register and Immediate (RI) Instructions Short Form (SF) Instructions	1-8 1-9 1-9
	1.4 1.4.1 1.4.2	Register and Indexed Storage One (RX1)	1-10 1-10
	1.4.3 1.4.4	Instructions Register and Indexed Storage Two (RX2) Instructions Register and Indexed Storage Three (RX3)	1-11 1-11
	1.4.4 1.4.5 1.4.6 1.4.7 1.4.8	Instructions Register and Immediate One (RII) Instructions	
	1.5 1.5.1 1.5.2 1.5.3	VARIATIONS ON INSTRUCTION FORMATS	1-17 1-17 1-18 1-18

i

|

# CHAPTERS (Continued)

2	SYMBOLIC	REPRESENTATION	
	2.1	INTRODUCTION	2-1
	2.2	SYMBOLS AND EXPRESSIONS	2-1
		SYMBOLS AND THEIR VALUES Implicit Symbols Global Symbols	2-3 2-3 2-5
3	THE SOUR	CE PROGRAM	
	3.1	INTRODUCTION	3-1
	3.2	COMMENT STATEMENTS	3-1
		INSTRUCTION STATEMENTS Fixed Format Source Programming Free Format Source Programming	3-2 3-2 3-3
	3.4.3 3.4.3.1 3.4.3.2 3.4.3.3	COMMON ASSEMBLY LANGUAGE/32 (CAL/32) INSTRUCTION REPRESENTATION Name Field Operation Field Operand Field Register-to-Register (RR) Instructions Register and Indexed Storage (RX) Instructions Register and Immediate (RI) Instructions Register and Indexed Storage/Register and Indexed Storage (RXRX) Instructions	3-4 3-5 3-6 3-6 3-7 3-8 3-9
	3.5 3.5.1 3.5.2 3.5.3	COMMON ASSEMBLY LANGUAGE/32 (CAL/32) MACHINE INSTRUCTIONS Usual Branch Mnemonics for the 3280, 3280E MPS, and Micro3200 Systems CAL/32 Machine Instructions for 3280, 3280E MPS, and Micro3200 Systems Instructions for the Input/Output Processor (IOP)	3-11 3-25 3-27 3-29
		Equate (EQU) Instruction External, Entry, Weak External, Weak Entry and Data Entry (EXTRN, ENTRY,	3-30 3-30 3-30
		WXTRN, WNTRY and DNTRY) Instructions Include (INCLD) Instruction Data Definition Instructions Define Storage (DS, DSH and DSF) Instruction Define Constant (DC and DCF) Instruction Hexadecimal Constants Integer Constants Address Constants	3-33 3-36 3-37 3-37 3-39 3-40 3-42 3-44

3.6.2.6	Floating Point Constants	3-46
3.6.2.7	Character Constants	3-47
3.6.2.8	Decimal String Constants	3-47
3.6.3	Define Pute (DP) Instruction	3-50
3.0.3	Define byte (DD) instruction	2-50
3.6.4	Define List (DLIST) Instruction	3-51
3.6.5	Define Command (DCMD) Instruction	3-52
3.6.6	Location Counter (LOC) Instructions	3-52
3.6.6.1	Floating Point Constants Character Constants Decimal String Constants Define Byte (DB) Instruction Define List (DLIST) Instruction Define Command (DCMD) Instruction Location Counter (LOC) Instructions Pure (PURE) Instruction	3-52
3.6.6.2	Impure (IMPUR) Instruction	3-53
3.6.6.3		3-53
3.6.6.4		3-54
		3-54
3.6.6.5		
3.6.6.6	Conditional No Operation (CNOP) Instruction	3-55
3.6.7	Assembler Control Instructions	3-56
3.6.7.1	Target (TARGT) Instruction	3-56
3.6.7.2	End (END) Instruction	3-56
3.6.7.3	Copy Library (CLIB) Instruction	3-57
3.6.7.4	Copy (COPY) Instruction	3-57
3 6 7 5	File Conv (FCOPV) Instruction	3-58
3.0.7.5	Conditional No Operation (CNOP) Instruction Assembler Control Instructions Target (TARGT) Instruction End (END) Instruction Copy Library (CLIB) Instruction Copy (COPY) Instruction File Copy (FCOPY) Instruction Lower-Case (LCASE) Instruction No Lower-Case (NLCASE) Instruction Pause (PAUSE) Instruction	3 50
3.0./.0	Lower-Case (LCASE) Instruction	3-59
3.6././	NO LOWER-Case (NLCASE) Instruction	3-59
3.6.7.8	Pause (PAUSE) Instruction	3-59
3.6.7.9	Squeeze (SQUEZ and NOSQZ) Instructions	3-60
3.6.7.10	Squeeze Related (ERSQZ and NORX3) Instructions	3-63
~ ~		
	Instructions	3-64
3 6 7 12	Scratch (SCDAT) Instruction	3-64
$3 \cdot 0 \cdot 7 \cdot 12$	Sequence Checking (SQCHK and NOSEQ) Instructions Scratch (SCRAT) Instruction Pass Pause (PPAUS) Instruction Message (MSG) Instruction Batch Assembly (BATCH and BEND) Instructions	2
3.0.7.13	Pass Pause (PPAUS) Instruction	3-05
3.6./.14	Message (MSG) Instruction	3-65
3.6.7.15	Batch Assembly (BATCH and BEND) Instructions	3-65
	Unreferenced Externals (UREX and NUREX)	
	Instructions Assembly Performance (HPM and NHPM) Instructions	3-66
3.6.7.17	Assembly Performance (HPM and NHPM)	
	Instructions	3-66
3 6 7 18	16-Bit Object Code (CAL and NOCAL)	
3.0.7.10	Instructions	3-67
2 6 9		3-67
3.0.0	Conditional Assembly Instructions	3-07
3.6.8.1	Compound Conditional (IFx, ELSE and ENDC)	
	Instructions	3-67
3.6.8.2	Simple If (IF) Instruction	3-71
3.6.8.3	Do (DO) Instruction	3-72
3.6.9		3-73
3.6.9.1		• • •
3.0.3.1	Instructions	3-73
2602		5-75
3.6.9.2	•	
	Instructions	3-75
	Listing Control Instructions	3-77
3.6.10.1	Listing Identification (PROG and TITLE)	
	Instructions	3-77
3.6.10.2	Format Control (LCNT, EJECT, SPACE and	
–	WIDTH) Instructions	3-77
3.6.10.3	Content Control Instructions	3-78
3.6.11	Auxiliary Processing Unit (APU) and NAPU	5.0
7 • V • T T	Options	3-81
	oberoup.	<b>JO</b> T

1

ł

I

4

5

|

3.7	ASSEMBLY LISTING	3-81
COMMON MC	DDE PROGRAMMING	
4.1	INTRODUCTION	4-1
4.2	ADDRESS OPERATION INSTRUCTIONS	4-1
4.3	COMMON MODE IMMEDIATE OPERATIONS	4-3
4.4 4.4.1 4.4.1.1	Data Definition Instructions	4-3 4-4
	Instruction	4-4
4.4.1.2 4.4.2	Define Address Length Storage (DAS) Instruction Assembler Control (CAL and NOCAL) Instructions	4-4 4-5
4.5	MIXED MODE COMPUTATIONS	4-5
4.6	GLOBAL SYMBOLS	4-6
4.7	SPECIAL INSTRUCTIONS	4-8
COMMON AS	SSEMBLY LANGUAGE/32 (CAL/32) OPERATING IONS	
5.1	INTRODUCTION	5-1
5.2	OPERATING INSTRUCTIONS FOR ESTABLISHING COMMON ASSEMBLY LANGUAGE/32 (CAL/32) AS A TASK	5-1
5.3 5.3.1 5.3.2	COMMON ASSEMBLY LANGUAGE/32 (CAL/32) START OPTIONS High Performance Method (HPM) Assembly Assigning Logical Units	5-3 5-7 5-9
5.3.3	Starting Common Assembly Language/32 (CAL/32) Using Command Substitutions (CSS) Common Assembly Language/32 (CAL/32) Assembler	5-11
	End of Task (EOT) Codes	5-13

# APPENDIXES

A	COMMON	ASSEMBLY LANGUAGE/32 (CAL/32) ERROR CODES	A-1
В	OBJECT	CODE FORMAT	B-1

$ \begin{array}{c} 1-1\\ 1-2\\ 1-3\\ 1-4\\ 1-5\\ 1-6\\ 1-7\\ 1-8\\ 1-9\\ 1-10\\ 1-11\\ 1-12\\ 1-13\\ 1-14\\ 1-15\\ \end{array} $	Configuration of a Typical Uniprocessing System Configuration of a Typical Multiprocessing System Configuration of a Typical 3280/Micro3200 System RR Format (16-Bit) RX Format (16-Bit) RI Format (16-Bit) SF Format (16-Bit) RX1 Format (32-Bit) RX1 Format (32-Bit) RX2 Format (32-Bit) RX3 Format (32-Bit) RI1 Format (32-Bit) RI2 Format (32-Bit) SF Format (32-Bit) SF Format (32-Bit) RXRX Format (32-Bit)	$1-2 \\ 1-2 \\ 1-3 \\ 1-8 \\ 1-9 \\ 1-9 \\ 1-10 \\ 1-11 \\ 1-11 \\ 1-12 \\ 1-13 \\ 1-14 \\ 1-14 \\ 1-15 $
3-1	Comment Statement Column Positioning	3-2
3-2	Source Program Sequence Identification	3-2
3-3	Instruction Statement Positioning (Fixed Format)	3-3

# TABLES

3-1	SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND	
	MNEMONICS	3-12
3-2	CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR	
	THE 3200MPS FAMILY OF PROCESSORS	3-20
3-3	SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND	
	MNEMONICS FOR THE SERIES 3211 PROCESSORS	3-21
3-4	EXTENDED BRANCH MNEMONICS	3-23
	USUAL EXTENDED BRANCH MNEMONICS FOR THE	
	3280, 3280E MPS, AND MICRO3200 SYSTEMS	3-25
3-6	SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND	
	MNEMONICS FOR 3280, 3280E MPS, AND MICRO3200	3-27
	SYSTEMS	
3-7	SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND	
5 7	MNEMONICS FOR IOPS	3-29
3-8	CONSTANT TYPES	3-40
5.0	CONDIMIT TITLD	5 40
4-1	COMMON MODE ADDRESS OPERATIONS	4-1
5-1	MEMORY REQUIREMENTS FOR HPM	5-1
	HPM MEMORY UTILIZATION	5-8
		5-8
5-4	CAL/32 LOGICAL UNITS	5-9
5-4	CAL/ 52 LOGICAL UNITS	5-9
B-1	32-BIT LOADER ITEM DEFINITIONS	B-2
	16-BIT LOADER ITEM DEFINITIONS	B-2 B-4
D-2	TO-DII POWDER TIEW DEFINITIOND	D-4

INDEX

IND-1

48-050 F00 R03

v

I

1

#### SYNTAX CONVENTIONS

#### GENERAL SYNTAX RULES

These rules clarify the syntax of the commands in this document. Refer to these conventions when interpreting the command syntax.

Multiple commands may appear on one line, but each one must be separated by a semicolon (;). When multiple commands are entered on the same line, they are executed sequentially. If an error occurs, any subsequent commands on the line are ignored.

If the first character of any command input is an asterisk (\*), the remainder of that line is considered to be a comment and is not executed. It is copied to the system log device if logging is active.

In a batch environment, continue parameters by entering a comma as the last character and continuing the parameters on the following line.

#### Statement Syntax Conventions

The following conventions are used in all statement, command, and instruction formats. They point out differences between information that must be entered exactly as shown and that which denotes information provided by the user. However, when entering this information, upper- or lower-case can be used.

Underlining points out the mnemonic of the entry and means that at least the underlined portion must be entered. If an entry is not underlined at all, the entire entry must be entered.

#### PAUSE

Commands and parameters are represented in upper-case and must be entered as shown.

#### DELETE actno

Variables are represented in lower-case and denote information provided by the user:

#### ACCOUNT n

Punctuation must be entered exactly as shown.

#### 48-050 F01 R03

Commas separate parameters and substitute for missing positional parameters:

LIST [actno, [, actno<sub>2</sub>]]

Commas preceding braces inside brackets must be entered if one of the optional parameters is chosen:

$$\frac{PRIVILEGE}{actno_1 [-actno_2]} \left[, \left\{ \begin{array}{c} priv_1 [, priv_2] \\ \star \end{array} \right\} \right]$$

Commas inside brackets must be entered if the optional parameter is chosen:

```
EOU [NOSAVE], UNPROTECT]
```

An ellipsis represents an indefinite number of parameters or range of parameters:

IOTAB (classno, classid [, iocount]), ..., (classno, classid [, iocount])

Brackets represent optional parameters:

ENCRYPT [fd]

Braces represent required parameters of which one must be chosen:

$$\text{log} \left\{ \begin{matrix} \text{ON} \\ \\ \text{OFF} \end{matrix} \right\}$$

Shading represents default options:

ERRMODE EQU 
$$\begin{cases} 0 \\ 1 \end{cases}$$

An equals sign associates a parameter with its keyword:



#### Upper- and Lower-Case Characters

All commands and parameters can be entered in either upper- or lower-case. Parameters that are retained internally (such as task identifiers) are translated to uppercase. Subsequent displays show the uppercase version.

## Decimal and Hexadecimal Numbers

The OS/32 commands use decimal rather than hexadecimal numbers for most numeric operands. One exception is addresses, which are expressed in hexadecimal. Numeric operands are always integers except for the SET SYS and TCOM commands, and the segment size increment field of the LOAD command where the decimal point is permissible. Leading zeros can be omitted in numeric operands, whether decimal or hexadecimal.

#### Task Identifiers

Task identifiers must consist of 1 to 8 alphanumeric characters; the first character must be alphabetic. Valid task identifiers are:

TASK3

MAX

Х

**T997XY25** 

Examples of invalid task identifiers are:

34TASK	First	character	is	not	alphabetic
--------	-------	-----------	----	-----	------------

- T43.2 Contains a nonalphanumeric character
- TASK12345 Contains more than eight characters

The background task has the special identifier .BG[nnnnn].

48-050 F01 R03

# File Descriptors

Many of the command formats in this manual require the user to enter a file descriptor (fd). File descriptors are entered in the following format:

#### Format:

 [{voln:}
 [filename] [.[ext]]
 [actno]

 dev:
 [file class]

### **Parameters:**

- voln: is the name of the disk volume on which the file resides. It may be from one to four characters long. The first character must be alphabetic and the remaining alphanumeric. This parameter need not be specified. If this parameter is not specified, the default user volume is used. When voln is not specified, the colon separating voln and filename must not be entered.
- dev: is a 1- to 4-character device name. The first character must be alphabetic and the remaining alphanumeric. A colon must follow the device name, and neither the filename or the extension is entered.
- filename is the name of a file and is from one to eight characters long. The first character must be alphabetic and the remaining alphanumeric. If a filename is specified when a device mnemonic is specified as dev:, the filename is ignored.
- .ext is a 1- to 3-character alphanumeric string preceded by a period (.) specifying the extension to a filename. If the period and extension are omitted, a default extension is appended to the filename, if appropriate for that particular command; otherwise, it remains blank. If the period is specified and the extension is omitted, the default is a blank extension.

- is a decimal number ranging from 0 to 65,535 actno specifying the account number associated with the file. Account numbers 1 through 65,535 (excluding 255) are used by MTM. Account 255 for number is reserved the MTM administrator. Account number 0 is used for system files and is the default for all operator commands.
- file class is the class name of the file and consists of one character. The class names are:
  - /P for private file
  - /G for group file
  - /S for system file

The file class can be specified by a terminal user or the system operator. If the system operator specifies /P, /G, or /S, the operation is performed to account 0 only.

#### Examples:

In the following example, PACK: is the volume name, CAL is the filename, .TSK is the extension name and 0 is the account number.

PACK:CAL.TSK/0

In the following example, CONV is the filename, and .CAL is the extension name with a default account number on the default volume.

CONV.CAL

In the following example, all filenames beginning with CGG as the first three characters and ending with the extension GG are requested.

CGG-.\*GG Possible filenames are:

CGG1.AGG	CGG12.AGG	CGG123.AGG
CGG1.BGG	CGG12.BGG	CGG123.BGG
CGG1.CGG	CGG12.CGG	CGG123.CGG
•	•	•
•	•	•
CGG12345.XGG	CGGABCDE.ZGG	CGG.YGG

In the following example, CAL is the filename with a default extension, default account number, and default volume.

CAL

In the following example, M300: is the volume name, and MAR is the filename with a default extension and default account number.

M300:MAR

In the following example, CARD: is the device mnemonic.

CARD:

#### PREFACE

This manual describes the Common Assembly Language/32 (CAL/32). Chapter 1 is an introduction to the basic concepts of the assembler, central processing unit (CPU) and main memory. Also described are the instruction formats for 16- and 32-bitmachines, as well as variations in the formats. Chapter 2 introduces assembly language symbolic representation and describes symbolic values. Chapter 3 defines the source program and contains a list of machine instructions, mnemonics and detailed descriptions of assembler instructions. Common mode programming and common mode operations are explained in Chapter 4. CAL/32 operating instructions are listed in Chapter 5.

Appendix A contains CAL/32 error codes. Appendix B describes the 16- and 32-bit object code formats.

The F01 R03 version of the manual presents a model of a typical 3280/Micro3200 System in Chapter 1. Chapter 3 presents a 16-bit value mode for the EXTRN instruction. The chapter also provides additional information concerning the SCRAT instruction.

This manual is intended for use with the OS/32 R08-03 software release and higher.

#### CHAPTER 1 BASIC CONCEPTS

#### 1.1 INTRODUCTION

Like all assemblers, Common Assembly Language/32 (CAL/32) simplifies the direct control of the processor by providing the programmer with a way of representing actual machine operations in an easily understood symbolic form. Assemblers translate symbolic representations of machine instructions into binary form to be executed by the processor. CAL/32 also includes such features as relocation, segmentation, complex data definitions, and expression analysis. CAL/32 can run on any 32-bit processor and produce machine code for any 32-bit processor.

Because assembly language programming is so close to actual machine operations, it is essential that the assembly language programmer have a good understanding of system architecture. This chapter contains introductory architectural descriptions for uniprocessing systems and multiprocessing systems. See the appropriate Processor User Manual or Instruction Set Reference Manual for more detailed information.


#### 1.2 THE PROCESSOR

The main components of a processor are the central processing unit (CPU) and main memory. All processors, whether in a uniprocessing or a multiprocessing system, are stored-program, multiregister machines.

There are four iterations of the processor:

1

- A standard processor for a uniprocessing system. Figure 1-1 depicts the configuration of a typical uniprocessing system.
- A CPU in a multiprocessing system.
- Up to nine auxiliary or input/output processing units | (attached processors) in a multiprocessing system. Figure 1-2 | depicts the configuration of a typical multiprocessing system.
- Figure 1-3 shows a typical 3280/Micro3200 system.



050-1

TYPICAL UNIPROCESSOR

Figure 1-1 Configuration of a Typical Uniprocessing System




Figure 1-2 Configuration of a Typical Multiprocessing System

48-050 F01 R03




Figure 1-3 Configuration of a Typical 3280/Micro3200 System

In addition to the standard tasks performed by the operating system in a uniprocessing system, the operating system in a multiprocessing system:

- controls all auxiliary processing units (APUs)
- monitors all activity in the multiprocessing system,
- services all APU exceptions,
- dispatches application tasks created for existing CPUs or the CPU in the 3200MPS Family of Processors, and
- dispatches tasks to the APUs and IOPs for execution in the 3200MPS Family of Processors.

The function of an APU is to execute tasks concurrently with the CPU and other APUs. The function of the IOP is to handle all input/output (I/O) devices configured under it, thereby relieving the CPU of I/O overhead.

1.2.1 Temporary Storage (Registers)

All processors have some amount of temporary storage that can be used as accumulators or index registers. There are three types of temporary storage:

- General-purpose registers (GR)
- Single precision floating point registers (SFR)
- Double precision floating point registers (DFR)

All processors have at least one set of 16 general-purpose registers. In the 16-bit processors, each general-purpose register holds 16 bits; in the 32-bit processors, each holds 32 bits. General-purpose registers can be used for integer arithmetic, address arithmetic, logical operations, and character operations. Floating point registers are used only for floating point arithmetic operations. Processors with floating point registers have either eight single precision registers or eight double precision registers. The single precision registers hold 32 bits. The double precision registers hold 64 bits.

For a multiprocessing system, there are up to ten sets of registers; one for each of the nine APUs that can be part of the system, plus a set in the CPU; (i.e., ten processors each having 16 general register sets, eight SFRs, and eight DFRs).

#### 1.2.2 Program Status Word (PSW)

The PSW defines the current state of a processing unit. The uniprocessing system has one current PSW. Since the 3200MPS Family of Processors consists of multiple processors, there is one current PSW for each processor. The PSW consists of three major parts:

- Status descriptor
- Condition code (CC)
- Location counter (LOC)

Individual bits and bit fields within the status descriptor portion of the PSW define the current state of interrupts and various hardware features of the processor. By setting or resetting bits within the status descriptor, the programmer can enable or disable such interrupts as I/O, arithmetic fault, and machine malfunction (MMF). On those processors with multiple sets of general-purpose registers, a field in the status descriptor defines which set is currently in use. Programmers writing user level programs, as opposed to operating system or stand-alone programs, cannot directly access the status descriptor. In this case, the operating system maintains control of interrupts and registers.

The CC provides a means of controlling program flow, based on the results of instruction execution. As certain instructions are executed, the value in the CC changes to indicate the nature of the result. For example, if an operation produces a zero result, the CC may be changed to a zero value. With branch instructions, the programmer can test the value in the CC and branch or not, depending on that value. Not all instruction executions affect the CC. See the appropriate processor reference manual for more details.

The LOC controls the order of instruction execution. Normally, the processor executes instructions sequentially and uses the LOC to keep track of where the instructions are in main memory, then fetches the instruction from the memory location specified by the address contained in the LOC. It increments the LOC by the length of the instruction, executes the instruction and fetches the next instruction. Branch instructions, when executed, change the contents of the LOC and, thereby, affect the branch.

In 32-bit machines, the PSW contains 64 bits; the least significant 24 bits are reserved for the LOC. In 16-bit machines, the PSW contains 32 bits; the least significant 16 bits are reserved for the LOC.

# 1.2.3 Input/Output (I/O) Interface

The execution of certain machine instructions allows the programmer to control external devices and to cause the transfer of data between external devices and main memory or registers. The actual programming of I/O operations is very much dependent upon the hardware of both the processor and the peripherals. I/O instructions are restricted to operating systems and stand-alone programs. User programs can communicate with I/O devices through facilities provided by the operating system.

# 1.2.3.1 Main Memory

To the assembly language programmer, main memory appears as a block of contiguous storage locations. The smallest unit of memory the programmer can access is the byte (eight bits). The programmer can also access halfwords (two bytes), fullwords (four bytes), and doublewords (eight bytes). Each byte in memory is accessed by a unique address. Memory addresses start with zero and are incremented by one for each succeeding byte. Memory addresses in the 32-bit processors always consist of 24 bits. In the 16-bit processors, memory addresses consist of 16 bits. When accessing bytes, any memory address within the limits of the particular hardware configuration is considered valid. Halfwords must be accessed with halfword addresses. Fullwords must be accessed with addresses that are multiples of four. Doublewords must be accessed with addresses that are multiples of eight.

#### 1.2.4 Software Relocation

Programs written in CAL/32 can be absolute or relocatable. An absolute program is one whose origin (starting location) is specified at assembly time as being at a fixed halfword location in memory. Subsequent addresses within the program, whether referring to instructions or data, are fixed at assembly time. For execution, absolute programs must always be loaded into memory at the location specified as the origin. This type of programming is useful in stand-alone applications and some operating system situations. A user program written with absolute addresses is relocatable, but the addresses that are used refer to their absolute values relative to task address 0. It is the actual location of this task, 0, which is relocatable.

Relocatable programs can be loaded for execution beginning at any halfword location in memory. The origin of a relocatable program is assumed to be relocatable zero. The CAL/32 output for this type of program specifies all addresses in the program as relative displacements from the origin. At link time, the linkage editor resolves all addresses within the program by adding a relocation value (the actual memory address for the start of the program) to the relative addresses supplied by CAL/32. Relocation applies only to addresses within the program. Relocatable programs can contain absolute data.

# 1.2.5 Hardware Relocation

Some processors and their operating systems support hardware relocation and segmentation. Programs prepared for these systems start out as relocatable. A linkage editor processes the relocatable output from CAL/32 to link in any needed subprograms. The output of this process is an absolute program that, because of the relocating hardware, can be loaded beginning at any memory address that is a multiple of 256 for memory access controller (MAC) machines, 2,048 for memory address translator (MAT) machines, or 4,096 for virtual address translator (VAT) machines. At run-time, the relocating hardware adds the required relocation value to all addresses supplied by the program. This relocating hardware also provides for program segmentation, where the program is divided into pieces that can be loaded into noncontiguous blocks of memory.

CAL/32 supports segmentation by allowing the programmer to divide the program into pure and impure segments. The pure segment of a program consists of machine instructions and constant data and cannot be modified at run-time. (The operating system and the hardware prevent modification.) The impure segment consists of the data base which can be modified at run-time. Programs prepared as pure and impure segments can be shared (executed concurrently) by several users. Only one copy of the pure segment resides in memory during execution while there is one copy of the impure segment for each user.

#### 1.3 INSTRUCTION FORMATS (16-BIT)

The 16-bit processors have four types of machine instructions: register-to-register (RR), register and indexed storage (RX), register and immediate (RI) and short form (SF). The following abbreviations illustrate the instruction formats:

- OP Operation
- Rl First operand register
- R2 Second operand register
- N A 4-bit immediate value
- X2 Second operand index register
- A2 Second operand direct address
- 12 Second operand immediate value

Most instructions require two operands, the first of which is contained in a register. The result usually replaces the contents of the first operand register. Exceptions to these rules are noted in Section 1.5.

#### 1.3.1 Register-to-Register (RR) Instructions

RR instructions cause operations to take place between operands contained in registers. RR instructions are 16 bits long, as shown in Figure 1-4.




Figure 1-4 RR Format (16-Bit)

The first eight bits of the instruction define the operation. The next four bits identify the first operand register. The final four bits identify the second operand register. In most RR instructions, the specified operation takes place between the contents of the first operand register and the contents of the second operand register. The result of the operation replaces the contents of the first operand register.

### 1.3.2 Register and Indexed Storage (RX) Instructions

RX instructions cause an operation to take place between a first operand, contained in a register, and a second operand, located in main memory. These instructions require 32 bits, as shown in Figure 1-5.




Figure 1-5 RX Format (32-Bit)

The first eight bits define the operation. The next four bits identify the first operand register and the next four bits identify an optional index register. The remaining 16 bits specify an address in main memory. The operation takes place between the contents of the first operand register and the contents of the memory location specified. The actual address of the second operand is determined by adding the contents of the index register to the contents of the address field. If the index field of the instruction contains zero, no indexing takes place. In most cases, the result of the operation replaces the contents of the first operand register.

# 1.3.3 Register and Immediate (RI) Instructions

RI instructions cause operations to take place between the contents of a register and the contents of an immediate field embedded in the instruction itself. They are 32 bits long, as shown in Figure 1-6.

050-5




Figure 1-6 RI Format (32-Bit)

The first eight bits specify the operation; the next four bits identify the first operand register; the next four bits identify an optional index register; the final 16 bits are the immediate value. The first operand is the contents of the first operand register. The second operand is obtained by adding the contents of the index register to the contents of the immediate field. If the index field contains zero, no addition takes place. The result of the operation usually replaces the contents of the first operand register.

#### 1.3.4 Short Form (SF) Instructions

SF instructions are variations on the RI instructions in which the second operand is small enough to be expressed in four bits. SF instructions require 16 bits, as shown in Figure 1-7.




Figure 1-7 SF Format (16-Bit)

The first eight bits indicate the operation. The next four bits identify the first operand register and the 4-bit immediate field. The next four bits contain the immediate value. Operations take place between the contents of the first operand register and the 4-bit immediate operand. The result of the operation usually replaces the contents of the first operand register.

#### 1.4 INSTRUCTION FORMATS (32-BIT)

The 32-bit processors recognize seven different types of instructions. They are: RR, three variations on RX, two variations on RI, and SF. The following abbreviations are used to illustrate instruction formats:

OP	Operation
Rl	First operand register
R2	Second operand register
N	A 4-bit immediate value
X2	Second operand single index register
D2	Second operand displacement
FX2	Second operand first index register
SX2	Second operand second index register
A2	Second operand direct address
12	Second operand immediate value
Ll	Length of first operand string
L2	Length of second operand string

Most instructions require two operands. The first is the contents of a register. The result of the operation usually replaces the contents of the first operand register. Exceptions to these rules are noted in Section 1.5.

# 1.4.1 Register-to-Register (RR) Instructions

The format and function of these instructions are the same as for the 16-bit processors. They cause operations to take place between operands contained in registers and they require 16 bits. These instructions are shown in Figure 1-8.

050--7

	OP		<b>R1</b>		R2	
BITS:	0	7 8	8	11	12	15

Figure 1-8 RR Format (32-Bit)

The first eight bits specify the operation. The next four bits identify the first operand register and the last four bits identify the second operand register. The processor performs the indicated operation between the contents of the first operand register and the contents of the second operand register. In most RR instructions, the result replaces the contents of the first operand register.

# 1.4.2 Register and Indexed Storage One (RX1) Instructions

RX1 instructions define an operation between the contents of a register and the contents of a main memory location. They require 32 bits, as shown in Figure 1-9.

050-8




Figure 1-9 RX1 Format (32-Bit)

The first eight bits define the operation. The next four bits identify the first operand register and the next four bits identify the optional index register. The next two bits, 16 and 17, must be zeros. The next 14 bits constitute a direct program address in a range from 0 to 16,383.

The address of the second operand is obtained by adding the contents of the index register to the contents of the 14-bit address field. If the index register field contains zero, this addition does not take place and the contents of the address field are used as the address. The operation takes place between the contents of the first operand register and the contents of the specified memory location. The result usually replaces the contents of the first operand register.

#### 1.4.3 Register and Indexed Storage Two (RX2) Instructions

RX2 instructions define operations between the contents of a register and the contents of a location in main memory. RX2 instructions are like the RX1 instructions; they require 32 bits. They differ from the RX1 instructions in the method of calculating the second operand address. See Figure 1-10.




Figure 1-10 RX2 Format (32-Bit)

The first eight bits define the operation; the next four bits identify the first operand register and the next four bits identify the optional index register. The next bit, 16, must be a one. The remaining 15 bits are treated as a signed integer in two's complement notation. Bit 17 is the sign bit which, if one, indicates a negative quantity, and if zero, indicates a positive quantity.

The address of the second operand is obtained in two steps.

- The signed integer, with sign bit extended to produce a 32-bit integer, is added to the contents of the index register.
- 2. This intermediate result is added to the value in the incremented LOC. The result is truncated to 24 bits.

If the index register field is zero, the first addition does not take place. The indicated operation takes place between the contents of the first operand register and the contents of the specified memory location. The result usually replaces the contents of the first operand register.

1.4.4 Register and Indexed Storage Three (RX3) Instructions

RX3 instructions are analogous to the RX instructions in the 16-bit processors. They call for operations between the contents of a register and the contents of an indexed memory location and require 48 bits. See Figure 1-11.




Figure 1-11 RX3 Format (32-Bit)

The first eight bits specify the operation; the next four bits identify the first operand register and the next four bits identify the optional first index register. Bit 16 must be zero. Bit 17 must be one. Bits 18 and 19 must be zero. The next four bits identify the optional second index register. The final 24 bits contain a direct memory address. The address of the second operand is obtained by adding the contents of the first index register to the contents of the second index register. This intermediate result is then added to the contents of the direct address field, and the final result is truncated to 24 bits.

If either of the index register fields contains zero, that level of indexing does not take place. If both are zero, no indexing takes place. In most RX3 instructions, the operation takes place between the contents of the first operand register and the contents of the specified memory location. The result usually replaces the contents of the first operand register.

#### 1.4.5 Register and Immediate One (RII) Instructions

RIl instructions are similar to the RI instructions in the 16-bit processors. They specify operations that take place between the contents of a register and the contents of a field that is part of the instruction. They require 32 bits, as shown in Figure 1-12.




Figure 1-12 RIL Format (32-Bit)

The first eight bits indicate the operation. The next four bits identify the first operand register and the next four bits identify an index register. The final 16 bits are the immediate value. The second operand is obtained by extending the contents of the immediate field to 32 bits, by propagating the sign bit and then adding this quantity to the contents of the index register. If the index register field is zero, no addition takes place and the extended immediate value is the second operand. The operation takes place between the contents of the first operand register and the immediate value. The result usually replaces the contents of the first operand register.

# 1.4.6 Register and Immediate Two (RI2) Instructions

RI2 instructions are similar to the RI1 instructions except that the immediate field contains a 32-bit value and the instruction itself requires 48 bits. See Figure 1-13.




Figure 1-13 RI2 Format (32-Bit)

The first eight bits define the operation. The next four bits identify the first operand register. The next four bits identify the optional index register. The final 32 bits are the immediate value. The second operand is obtained by adding the contents of the index register to the contents of the immediate field. If the index register field is zero, no addition takes place and the immediate value is the second operand. The operation takes place between the contents of the first operand register and the immediate value. The result usually replaces the contents of the first operand register.

# 1.4.7 Short Form (SF) Instructions

SF instructions are similar to the SF instructions in the 16-bit processors. They specify operations between the contents of a register and the contents of an immediate field whose value is small enough to be expressed in four bits. These instructions require 16 bits, as shown in Figure 1-14.




Figure 1-14 SF Format (32-Bit)

The first eight bits define the operation. The next four bits identify the first operand register. The next four bits are the immediate field. The operation then takes place between this value and the contents of the first operand register. The result usually replaces the contents of the first operand register.

# 1.4.8 Register and Indexed Storage/Register and Indexed Storage (RXRX) Instructions

RXRX instructions resemble a pair of adjacent RX instructions, but represent one cohesive string-processing instruction. An RXRX instruction is comprised of two instruction members. Each member can be any one of the RX1, RX2, or RX3 machine formats, independent of the other member's format. For example, the first instruction member might be of the RX1 format and the second instruction member might be of the RX3 format, yielding a 10-byte RXRX instruction. Thus, an RXRX instruction length might range from 8, 10, or 12 bytes.

The first eight bits of the first instruction member, OP, specify the operation class. The particular RXRX operation is specified by the contents of the operation-modifier (OP-MOD) field in the first eight bits of the second instruction member. OP-MOD is actually generated by the assembler according to the specific RXRX operation mnemonic and the R1/L1 or R2/L2 fields programmed by the user in source code. See Figure 1-15.

050-14




Figure 1-15 RXRX Format (32-Bit)

The next four bits in the first instruction member, Rl/Ll, identify either Rl, the string's length-specifying register or Ll, the string's actual length. The user specifies to the assembler whether the value in the Rl/Ll field is a register or an immediate value. The Rl/Ll field is assumed to be a register unless an equal sign (=) precedes the Ll source expression. In machine format, the ILl field is set when the =Ll source field specifies an immediate value as length. The IL2 field in machine format is reset when the Rl field is used to specify a register that contains the string's length. When the length is an immediate value, its value may range from 0 through 15. When the length is in a register, the register may contain a length that ranges from 0 through exponent 2 -1. A length of 0 indicates a null string.

The remaining bits, 12 through 31 or 12 through 47, of the first instruction member, OPN1, contain the address/location of the lowest addressable byte of a string or its storage location. The field, OPN1, is then similar to the indexed address portion of an RX1, RX2, or RX3 machine format.

The first eight bits of the second instruction member, OP-MOD, are an operation-modifier field containing OPNI's length indicator, IL1, in bit 0; OPN2's length indicator, IL2, in bit 1; a special circumstances bit, C, in bit 2, and in bits 3 through 7, FUNC, the specific function code of the general operation class, OP. As described above, ILl and IL2 are determined by the assembler. The special circumstances bit, C, and function code, FUNC, determined bv the assembler are from the operation-mnemonic. The C bit is used by some RXRX instructions to indicate that the result of the operation will be forced positive.

The next four bits, bits 8 through 11, of the second instruction member, R2/L2, identify either R2, this string's length-specifying register or L2, the string's actual length. Again, the user specifies in source format to the assembler whether the value in the R2/L2 field is a register or an immediate value. The R2/L2 source format field is assumed to be a register unless an equal sign (=) precedes the L2 source expression. In machine format, IL2 is set when the =L2 field is used to specify an immediate value. IL2 is reset when R2 is used to specify a register. When the length is an immediate value, expressed as =L2, its value may range from 0 through 15. When the length is in a register, its value may range from 0 through exponent 2 -1. A zero length indicates a null string.

The remaining bits, 12 through 31 or 12 through 47, of the second instruction member, OPN2, contain the address/location of the lowest addressable byte of a second member's string. Both OPN1 and OPN2 are similar in format to the indexed address portion of an RX1, RX2, or RX3 machine format. The particular format of either OPN1 or OPN2 is selectively generated by the assembler, independently, according to the user source program.

In RX1 machine format, bits 16 and 17 are zero. Bits 12 through 15 identify the index register, X2, the contents of which are added to the absolute 14-bit value, D, to formulate the string's address.

In RX2 machine format, bit 16 is set. Bits 12 through 15 identify the index register, X2, the contents of which are added to the 15-bit displacement value, D2, to formulate the string's address.

In RX3 machine format, bits 16 through 19 are 0100 binary. Bits 12 through 15 identify the first index register, FX2 and bits 20 through 23 identify the second index register, SX2. The contents of both are added to the 24-bit address value, A, to formulate the string's address.

#### NOTES

- When the first member's OPNI represents the string's address in RX2 format, the displacement value, D2, is relative to the end address of the first instruction member, not to the end of the full RXRX instruction.
- 2. When the second member's OPN2 represents the string's address in RX2 format, the displacement value is relative to the end of the second instruction member, which is also the end of the full RXRX instruction.

#### 1.5 VARIATIONS ON INSTRUCTION FORMATS

Not all instructions follow the preceeding instruction formats. Instructions may also have the following formats:

• Fields are redefined

1

- Instructions require two operands
- Instructions do not change the first operand
- Instructions change the second operand
- Instructions change neither operand

#### 1.5.1 Conditional Branch Instructions

Conditional branch instructions use formats that resemble RR, RX and SF instructions. However, the interpretation of the fields differs from the standard, as does the actual operation. In all conditional branch instructions, the first operand identification is interpreted as a mask that is ANDed with the condition code. If the result of this test indicates that the branch is to be taken, then the second operand address is the location to which the processor must go to obtain the next instruction.

48-050 F01 R03

In the RR instructions, the second operand register contains the branch address. In the RX instructions, the branch address is obtained by one of the standard methods for obtaining second operand addresses. In the SF instructions, the immediate field is interpreted as a halfword displacement, either forward or backward, from the current LOC. The branch address is obtained by adding or subtracting this quantity from the current LOC.

# 1.5.2 Branch and Link Instructions

These instructions facilitate branching to and returning from subroutines. They use formats similar to RR and RX where the first operand register is the link register. Before the branch is taken, the address of the next memory location following the branch instruction is placed in this register. In the RR instructions, the branch location is the contents of the second operand register. In the RX instruction, the branch address is obtained by one of the usual methods for obtaining second operand addresses.

### 1.5.3 Other Variations

Some instructions change the second operand rather than the first. Most notable among these are the store instructions and the instructions that add the contents of a register to the contents of a memory location.

Test instructions and compare instructions change neither operand. The indicated operation takes place between the two operands, but neither is changed. The result of the operation is indicated by the condition code.

Certain other instructions, such as Load PSW and Simulate Interrupt, do not always require a first operand. In addition, all of the I/O instructions do not follow the general rules. For detailed information on how these instructions work, see the appropriate Processor Reference Manual.

#### CHAPTER 2 SYMBOLIC REPRESENTATION

#### 2.1 INTRODUCTION

When writing assembly language programs, the programmer uses meaningful symbols to represent the binary language interpreted by both Common Assembly Language/32 (CAL/32) and the processor. Symbols consist of printable ASCII characters, either singly or in combination. CAL/32 recognizes the complete set of printable ASCII characters. However, depending on the context, there can be restrictions on the use of the complete set. See Chapter 3 for further details.

#### 2.2 SYMBOLS AND EXPRESSIONS

Symbols represent addresses, register identifiers, absolute values, operation identifiers and constants. Examples of symbols are:

A LOOP BXLE PART1 REG5 16

Symbols can be combined to form expressions. The arithmetic operators: add, subtract, multiply and divide are represented in CAL/32 by the symbols: +, -, \* and /. They combine with other symbols to form arithmetic expressions. Examples of these arithmetic expressions are:

A+B LAST-FIRST\*TWO A-16

Blanks and parentheses are not permitted within an expression. For example, the following sequence would not be interpreted by CAL/32 as an expression.

A - B \* (C + D)

Depending on the context, CAL/32 might misinterpret the symbols, generate incorrect code and fail to detect the error. Where CAL/32 can recognize the error, it generates an error message.

The evaluation of expressions takes place from left to right with no rules of precedence. Thus, CAL/32 evaluates the expression:

#### LAST-FIRST\*TWO

by subtracting the value of FIRST from the value of LAST, and multiplying this result by the value of TWO.

Logical expressions consist of symbols joined by the logical operators AND and inclusive OR. They are represented in CAL/32 by the symbols & and !. Examples of logical expressions are:

X&Y!A CHAR&NULL

Logical expressions are evaluated from left to right with no rules of precedence. Blanks and parentheses are not permitted in logical expressions.

Mixed expressions are formed by combining logical and arithmetic operators. For example:

A-B!TWO

CAL/32 evaluates this expression by first subtracting the value of B from the value of A and then ORing the result with the value of TWO. Mixed expressions are like arithmetic and logical expressions in that blanks and parentheses are not allowed and the method of evaluation is from left to right with no rules of precedence.

Symbols represent either absolute or relocatable quantities. At assembly time, relocatable quantities have a value equal to their displacement from some fixed point within the program, usually but not necessarily, the origin or starting location. At load time, the relocatable quantity is replaced by an absolute quantity whose value is calculated by adding the relocation value to the relocatable quantity. Absolute quantities are known to the assembler at assembly time and are not changed at load time.

The operations: multiply, divide, AND and OR are permitted only between absolute data. The plus and minus operators can be used on mixed data. The results of such operations are:

RATION
--------

RESULT

Absolute + Absolute	Absolute
Absolute - Absolute	Absolute
Relocatable + Relocatable	Invalid
Relocatable - Relocatable	Absolute
Relocatable + Absolute	Relocatable
Relocatable - Absolute	Relocatable
Absolute + Relocatable	Relocatable
Absolute - Relocatable	Invalid

## 2.3 SYMBOLS AND THEIR VALUES

By definition, certain symbols used in CAL/32 programming have implicit values; that is, the value of the symbol is determined by the way in which it is expressed and used. Examples of this kind of symbol are the decimal, hexadecimal and character symbols used as operands in instructions. There are also global symbols in CAL/32. These symbols have preset values that cannot be redefined by the programmer. The programmer can define the value of a symbol explicitly by using the equate statement. This section covers the use of implicit and global symbols. Chapter 3 covers the explicit use and definition of symbols.

#### 2.3.1 Implicit Symbols

When used in the correct context, a string of decimal digits is automatically assigned the actual value of the number represented by the string. For example, the expression:

#### A+14

has a value that the assembler determines by adding the quantity 14 to the value A, which must be defined by some other means.

CAL/32 also recognizes the implicit value of special character strings the programmer uses to represent decimal, hexadecimal and character values. These strings are made up of a single letter that indicates the particular type, followed by a group of characters enclosed in apostrophes that represents the value. The code characters are:

CODE	
CHARACTER	TYPE

H	Halfword	decimal
F	Fullword	decimal
X	Halfword	hexadecimal
Y	Fullword	hexadecimal
С	Character	

Decimal numbers consist of an optional sign (+ or -) followed by decimal digits representing the actual value. Commas are not allowed in the representation. Halfword decimal values can be represented by one to five decimal digits, with a range from -32,768 to +32,767. Fullword values can be represented by one to ten decimal digits, with a range from -2,147,483,648 to +2,147,483,647. CAL/32 converts these decimal numbers into two's complement binary integers. Examples of decimal symbols, with their internal representation expressed in hexadecimal notation, are:

VALU	JE
007D	
7FFD	
7FFD	
FFFl	
0001	E0F3
0000	0001
FFFF	FFFE
	7FFD 7FFD FFF1 0001 0000

Hexadecimal symbols consist of the X or Y type code followed by a string of hexadecimal digits enclosed in apostrophes. Halfword symbols can use from one to four digits. Fullword symbols can use from one to eight digits. Leading zeros are not required and the value is right justified. Examples of hexadecimal symbols are:

SYMBOL VALUE

X'F'	000F	
X'D4E'	0D4E	
Y'030'	0000	0030
Y'A'	0000	000A
Y'0'	0000	0000

Character symbols consist of one to four ASCII characters enclosed in apostrophes and preceded by the type code C. Characters are right justified, with zero fill. Depending on the context, either a halfword or a fullword results. Examples of character symbols are:

SYMBOL	VALUE (HALFWORD)	VALU (FULLU	
C'*'	002A	0000	002A
C'12'	3132	0000	3132
C'AB'	4142	0000	4142
C'1234'	3334	3132	3334

In the last example, where a halfword value was generated, only the right-most two characters were used. Where the context dictates a halfword and a longer string is used, a truncation error results. One final type of implicit assignment occurs in the use of symbols as statement identifiers. Where a symbol is used in the name field of a statement, it is automatically assigned a value equal to the value of the current location counter (LOC). This type of assignment is covered in Chapter 4.

#### 2.3.2 Global Symbols

Six symbols recognized by CAL/32 have predetermined values. They are:

ADC LADC PURETOP IMPTOP ABSTOP

The use of these symbols is somewhat restricted and they cannot be redefined by the programmer.

In programs written for 32-bit processors, the address length constant (ADC) always has a value of 4, the length of an address constant in bytes. (In 32-bit processors, addresses must be contained in fullwords, even though the actual address is only 24 bits in length.) In programs for which CAL/32 is to generate 16-bit code, the ADC has the value of 2. In programs written for 32-bit processors, the log (base 2) of the address length constant (LADC) always has a value of 2. In programs for 16-bit processors, the LADC always has a value of 1. Both of these symbols, the ADC and the LADC, are used most frequently in common mode programming. See Chapter 4.

The symbols PURETOP, IMPTOP, and ABSTOP have values equal to:

PURETOPThe next available location in the pure segmentIMPTOPThe next available location in the impure segmentABSTOPThe next available location in the absolute segment

Because these values change during assembly, the symbols must be used carefully. They can be used as second operand identifiers in machine instructions and as operands in assembler instructions where they are treated as address values. They cannot be used in assembler instructions that control the LOC. The asterisk symbol (\*), used as an operand rather than an operator in an expression, always has a value equal to the value of the current LOC. Throughout the assembly process, CAL/32 maintains a LOC analogous to the hardware LOC contained in the central processing unit (CPU). Depending on the organization of the program, this LOC can contain any one of several values. For 32-bit programs, the LOC may point to the current location in the absolute segment, the pure segment or the impure segment. For 16-bit assemblies, the LOC may point to the current absolute location or the current relocatable location.

## NOTE

While processing within block data programs, common block definitions or structure definitions, LOC has an absolute nonrelocatable value. This value is equivalent to the offset from the beginning of the block, common or structure definition to the current location.

# CHAPTER 3 THE SOURCE PROGRAM

#### 3.1 INTRODUCTION

The source program consists of a set of assembly language statements that perform the following functions:

- Specify the operations to be performed by the processor
- Define the constants and storage areas for the program
- Control the assembly process to produce the desired output

Source statements for Common Assembly Language/32 (CAL/32) are of statements. two types: comment statements and instruction provide documentation Comment statements of assembly This aids in the readibility of the program, which instructions. is essential when debugging or enhancing the source code. Instruction' statements are divided into machine instructions and assembler instructions. Each statement consists of an 80-character record, in which symbols and expressions identify the statement, and where necessary, indicate the operation and locate the operands.

#### 3.2 COMMENT STATEMENTS

Comment statements can appear anywhere in the source program. They allow the programmer to include easy-to-read documentation in the source program listing. They produce no object code. The assembler does not process comment statements except to check for proper sequencing and scan for invalid characters.

Comment statements must always start with an asterisk (\*) in the first character position. Positions 2 through 71 can contain any printable ASCII character, including lower-case alphabetic characters. Blanks are considered to be "printable" characters. If a nonprintable character turns up in a comment statement, CAL/32 replaces it with a pound sign (#). Figure 3-1 illustrates comment statement syntax.

	LABEL		OPER/	ATION		OPERAND	COMMENTS
1	التي وي و المحمد الحمد و المحمد الم و الم	8	10	14	16		71
*11	IS IS A COM	MENT 8	TATEMENT				
			ASTERISK (*)				
			HERE WITHIN '			••	

Figure 3-1 Comment Statement Column Positioning

Positions 72 through 80 are ignored by CAL/32; however, positions 73 through 80 can, at the programmer's option, be used for sequence identification. The sequence field can contain any printable ASCII character other than lower-case alphabetic characters. Where sequence checking is requested, each successive sequence identifier must be greater, in the ASCII collating sequence, than the previous identifier. Figure 3-2 illustrates the use of sequence identification within a user created source program.

<b>SEQUI</b>	ENCE
 73	80
GET 0	0001
GET 0	0002
GET 0	0003

Figure 3-2 Source Program Sequence Identification

# 3.3 INSTRUCTION STATEMENTS

050-17

Instruction statements can be written in fixed format or in free format. For either format, there are five distinct fields in each statement and limitations on the length of certain fields. The five fields are as follows:

Name field

1

1

1

- Operation field
- Operand field
- Comment field
- | Sequence field

| 3.3.1 Fixed Format Source Programming

Fixed format requires that the instruction and comment statements be positioned within specific columns when coding a CAL/32 program.

# CHARACTER POSITIONS

DEFINITION

1	through	8	Name field
10	through	14	Operation field
	through		Operand field
	through		Comment field
73	through	80	Sequence field

Positions 9 and 15 must always contain blank characters. The operand field and the comment field are variable in length, and the first blank character after position 16 serves as a delimiter between the operand field and the comment field. Because of the way the output listing is tabulated, the comment field cannot contain more than 37 characters. If more than 37 characters appear, only the first 37 are printed on the output listing. Figure 3-3 illustrates instruction statement positioning using the fixed format method.

050-18

LABEL.		OPER	ATION	OPERAND	COMMENTS
1	8	10	14	16	71
ADD1		DC		TABLE	ADDRESS OF TABLE

Figure 3-3 Instruction Statement Positioning (Fixed Format)

# 3.3.2 Free Format Source Programming

CAL/32 does not require source statements to be written in fixed It accepts free format source programs, in which blank format. characters serve as delimiters. If, for example, the name field is not used, a blank character in the first position indicates that the next nonblank character is the start of the operation field. Similarly, if the operation field requires fewer than five characters, the first blank character following the operation code indicates that the next nonblank character is the first character of the operand field. As in the fixed format statement, the first blank character following the operand field indicates the end of that field and the beginning of the comment There are two restrictions on the use of free format: field.

1. Comment length is limited to 37 characters, including blanks.

2. The sequence field must start in position 73.

The second restriction is because CAL/32 cannot distinguish between a blank character as part of a comment and a blank character intended to separate the comment from the sequence field.

If there are no nonblank characters in positions 1 through 20, CAL/32 assumes that the statement is a comment and lists it as such with a warning note. If more than 15 blanks separate the name field from the operation field, CAL/32 assumes that the operation field is not present. Similarly, if more than 15 blanks separate the operation field from the operand field, CAL/32 assumes that the operand field is not present. In both cases, CAL/32 generates an error message.

# 3.4 COMMON ASSEMBLY LANGUAGE (CAL/32) INSTRUCTION REPRESENTATION

When writing CAL/32 instruction statements, the programmer uses symbolic representation in the name field, the operation field and the operand field. The following sections describe the use of symbols and expressions in these fields.

#### | 3.4.1 Name Field

Where a symbol appears in the name field, it represents the value of the current location counter (LOC) for that particular instruction. This allows the programmer to refer to specific locations symbolically, without having to know the actual value of the LOC. The following five restrictions apply to the formation of names:

- The first character of a name must be an upper-case or lower-case alphabetic character or one of the following special characters:
  - commercial at sign (@)
  - dot (.)
  - dollar sign (\$)
  - underscore (\_)

#### NOTE

Lower-case letters are converted internally to upper-case except in string constants and when the NLCASE directive is in effect.

- The remaining characters can be made up of any combination of valid first characters, plus the numeric characters 0 through 9.
- 3. The name must consist of one to eight characters.
- 4. The name must start in the first character position of the source record.
- 5. Embedded blanks are not permitted.

Examples of valid names are:

LABEL LOOP1 .SIN @GOTO \$\$GET5

Examples of incorrect names are:

lloop	First character is numeric
LOOPCOUNTER	More than eight characters
AB?C	Question mark is illegal

As a general rule, a given symbolic string can appear only once in the program where it defines a location. That is, the same symbol may not appear in the name field of more than one instruction. The exception to this is the Equate instruction. This is covered in the section on assembler instructions.

## 3.4.2 Operation Field

The use of symbols in the operation field is severely restricted. Only previously defined symbols can appear in this field. The symbols that appear in the operation field are called mnemonics; they represent operations to be performed by the processor at run-time, or operations to be performed by the assembler. CAL/32 recognizes mnemonics that represent all machine operations for all processors. It also recognizes a large set of assembler mnemonics that allows the programmer to control the assembly process.

Mnemonics can consist of no more than five characters. They are formed in the same way as names and use the same character set. CAL/32 permits users to define mnemonics. This process is described in the section that deals with the Equate instruction. Specific mnemonics that define machine operations and assembler operations are described later in this chapter. Examples of operation mnemonics are:

AR	Machine	Add register
S	Machine	Subtract
CLI	Machine	Compare logical immediate
ORG	Assembler	Set location counter

# | 3.4.3 Operand Field

CAL/32 permits the use of both symbols and expressions in the operand field of instructions. Symbols used in the operand field can be implicitly defined or can be explicitly defined. The rules for forming operands for assembler instructions vary from instruction to instruction, and each is described individually later in this chapter.

Most machine instructions require two operands while some require only one. Where two operands are required, the first is separated from the second by a comma. Following are the general rules for forming operands for machine instructions.

# 3.4.3.1 Register-to-Register (RR) Instructions

Both the first and the second operand must be represented by symbols or expressions with values between 0 and 15 inclusive. If the value is greater than 15 or less than 0, the assembler sets it to 0 and generates an error message. For example, if the symbols 1 and 2 appear in the operand field of the Add Register instruction:

AR 1,2

CAL/32 generates the machine code to add the contents of register 2 to the contents of register 1 and store the result in register 1. The use of 1 and 2 here is an example of how decimal numbers have an implicit value when used in the proper context. Another example:

AR X'1',X'2'

shows how hexadecimal symbols can be used as register identifiers. This is an exception to the previously stated rule that hexadecimal symbols generate halfword or fullword values. Where used as register identifiers, decimal, hexadecimal and character symbols cause the assembler to generate 4-bit values.

Expressions can be used in identifying registers, as in:

AR A+B, C'A'-X'40'

where CAL/32 evaluates the expressions and uses the results as the register identifiers. This is not a universally useful feature of the language, although it has some applications in common mode programming.

A more useful way to identify registers is to use explicitly defined symbols. Suppose the symbols SUM and INC are defined to have values of 1 and 2, respectively. Then the instruction:

AR SUM, INC

has the same effect as:

AR 1,2

3.4.3.2 Register and Indexed Storage (RX) Instructions

If the first operand is required, it must be a valid register identifier as described for RR instructions. The second operand, separated from the first by a comma, can be

- a symbol,
- an expression, or
- a symbol or an expression followed by an index register identifier enclosed in parentheses.

Where indexing is used, identification of the registers follows the same rules as those for specifying first or second operand registers. In double-indexed instructions, the first and second index identifiers are separated by a comma. An example of how (RX) instructions are written is:

S 1,A

where the first operand is the contents of general register 1, and the second operand is the value at location A in memory. Another example:

S SUM, TABLE (PTR)

shows how single indexing is expressed. In this case, the first operand is the value contained in the register identified by the symbol SUM, and the second operand is the value at memory location table plus the contents of the index register PTR. Another example:

S SUM, LAST-FIRST (BASE, PTR)

shows the use of double indexing along with the use of an expression in the operand field. A final example:

S SUM, 0 (ADDR)

illustrates where an address of a second operand is contained in the index register. Here, there must be a symbol in the address field even if it is equal to zero.

3.4.3.3 Register and Immediate (RI) Instructions

The first operand must be specified by a valid register identifier. The second operand can be

- a symbol,
- an expression, or
- a symbol or an expression followed by an index register identifier enclosed in parentheses.

Example:

CLI STRNG, C'ABCD'

causes the character string ABCD, represented internally as the fullword character value 4142 4344, to be compared with the contents of the register identified by the symbol STRNG. In another example:

CLI ADDR, LAST-FIRST(PTR)

the expression LAST-FIRST is evaluated by CAL/32 at assembly time. At run-time this value is added to the contents of the index register before the comparison takes place. In another example: CLI ADDR, Y'2000'(PTR)

the fullword, hexadecimal quantity 0000 2000, is added to the contents of the index register. The result is then compared with the contents of the register identified by the symbol ADDR.

# 3.4.3.4 Register and Indexed Storage/Register and Indexed Storage (RXRX) Instructions

The RXRX instructions have four basic source operand fields, each of which is separated from the other by a comma. The first operand field can be

- a valid register identifier, symbol, or expression with a defined absolute value in the range 0 to 15; or
- an equal sign (=) preceding a symbol or an expression with a defined absolute value in the range 0 to 15.

The second source operand field, separated from the first by a comma, can be

- a symbol or an expression;
- a symbol or an expression, optionally followed by an index register identifier enclosed in parentheses; or
- a symbol or an expression, optionally followed by a pair of index register identifiers, separated by a comma, with the pair enclosed in parentheses.

The third source operand field, separated from the second by a comma, can be

- a valid register identifier, symbol, or expression with a defined absolute value in the range 0 to 15; or
- an equal sign (=) preceding a symbol or an expression with a defined absolute value in the range 0 to 15.

The fourth source operand field, separated from the third by a comma, can be

- a symbol or an expression;
- a symbol or an expression, optionally followed by an index register identifier enclosed in parentheses; or

 a symbol or an expression, optionally followed by a pair of index register identifiers, separated by a comma, with the pair enclosed in parentheses.

Examples of how these instructions are written are:

MOVE = LENGTH2, HERE, = LENGTH1, THERE

which moves the string of length, LENGTH1, at location THERE to the location HERE up to the number of bytes indicated by LENGTH2. If LENGTH1 is less than LENGTH2, this instruction pads the extra bytes with the right-justified character in general register zero.

In the preceding example, the first operand field is the immediate value of symbol LENGTH2. The equal sign that specifies LENGTH2's value is an immediate value and not a register identifier. The second operand field is the storage address at location HERE. The third operand field is the immediate value of symbol LENGTH1 (its immediacy is again indicated by the equal sign). The fourth operand field is the string at location THERE. Another example is:

MOVEP R7, PRINTOUT(LINE, COL2), R8, MESSAGE(CLASSX, ERRINDX)

which moves the string of the length specified in general register R8, found at the memory location computed by summing the address value of MESSAGE with the contents of both index registers CLASSX and ERRINDX. The string is moved to a storage location whose address value is computed by summing the address value of PRINTOUT plus the contents of both index registers, LINE and COL2. The number of bytes to be filled is the length specified in general register R7. If the length in R8 is less than that in R7, the MOVEP instruction, by definition, pads the extra bytes with the default character, a space.

In the preceding example, the first operand field is the register identifier, R7; the second operand field is the storage address at location PRINTOUT, as double indexed by the register identifiers, LINE and COL2; the third operand field is the register identifier, R8; and the fourth operand field is the string's location MESSAGE, as double indexed by the register identifiers, CLASSX and ERRINDX. Another example is:

PMV =8, DECSUMS (SALESID), 5, TOTALS (ORDERX)

which packs and moves the unpacked decimal data digit string whose length is indicated in general register 5. Note that the 5 means a general register because no equal sign precedes it.

The unpacked decimal data digit string is found at the memory location computed by summing the address value of TOTALS with the contents of the single index register identifier ORDERX. For details on how this conversion takes place, refer to the instruction definitions in the appropriate processor manuals. Generally, the unpacked decimal data is converted to packed decimal data up to the number of digits that may occupy the reserved byte length, indicated by the =8 expression. In this case, eight bytes are reserved, providing storage for 15 decimal packed digits and a position for the sign-indicator. The PMV instruction, by definition, has various safequards for illegal digit cases and overflow, and provides leading zeros as needed, when the number of positions available for either the unpacked digits and the packed digits is of unequal length. The memory location to which the converted digit data is moved is computed by summing the address value of DECSUMS with the contents of the single index register SALESID.

In the preceding example, the first operand field is the immediate value =8. Note that the equal sign specifies that 8 is an immediate value and not a register identifier. The second operand field is the address location DECSUMS as singly indexed by the register identifier, SALESID. The third operand field is the register identifier 5; and the fourth operand field is the address location TOTALS, as indexed by the single index register identifier ORDERX.

## 3.5 COMMON ASSEMBLY LANGUAGE/32 (CAL/32) MACHINE INSTRUCTIONS

Table 3-1 lists the mnemonics for CAL/32 machine instructions. Where there is no entry in the format column, that instruction is not available for that particular line of processors.

#### NOTE

Some machine instructions are illegal on the auxiliary processing unit (APU) in the 3200MPS Family of Processors and are so noted in Table 3-1.

الله وال عليه والو علي علي علي علي علي علي علي علي علي الله علي عليه علي			
			16-BIT
INSTRUCTION	MNEMONIC	FORMAT	FORMAT
Add	A	RX	RX*
Add DP floating point	AD	RX	RX
Add DP floating point			
register	ADR	RR	RR
Add to bottom of list	ABL	RX	RX
Add to bottom of list			
flagged	ABLF		RX**
Add with carry halfword	ACH		RX
Add with carry halfword			
register	ACHR		RR
Acknowledge interrupt	ACK		RX
Acknowledge interrupt			
register	ACKR		RR
Add floating point	AE	RX	RX
Add floating point			
register	AER	RR	RR
Add halfword	AH	RX	RX
Add halfword immediate	AHI	RII	RI
Add halfword to memory	AHM	RX	RX
Add halfword register	AHR	RR*	RR
Acknowledge interrupt	AI	הדס	RX* RI*
Add immediate	AI	RI2	RI*
Acknowledge interrupt	AIR		RR
register   Add immediate short	AIS	SF	SF
Autoload	AL#	RX%	RX
	лцт	ΙΛΛΌ	
Add to memory	АМ	RX	RX
Add register	AR	RR	RR
Add to top of list	ATL	RX	RX
Add to top of list flagged	ATLF		RX
Branch and link	BAL	RX	RX
Branch and link register	BALR	RR	RR
Branch to control storage	BDCS	RX	RI
Branch on equal status			İ
high speed	BESHS		RX**
1			
Branch on false condition			
backward short	BFBS	SF	SF

ter gan ann ann ann ann ann ann ann ann ann	17 Cara Gan Gan Gan Gan Gan Gan Gan Gan Gan		
INSTRUCTION	MNEMONIC		16-BIT     FORMAT
		FORMAT	
Branch on false condition	BFC	RX	RX
Branch on false condition			
register	BFCR	RR	RR
Branch on false condition	[		
forward short	BFFS	SF	SF
Branch on not equal status			
high speed	BNSHS		RX**
Branch on true condition		<u>an</u>	
backward short	BTBS	SF	SF
   Branch on true condition	втс	RX	RX
Branch on true condition	DIC	IXA IXA	
register	BTCR	RR	RR
Branch on true condition			
forward short	BTFS	SF	SF
Branch on index high	BXH	RX	RX
Branch on index low or			
equal	BXLE	RX	RX
Compare	C	RX	RX*
Complement bit	CBT	RX	
Compare DP floating point	CD	RX	RX
Compare DP floating point   register	CDR	RR	RR
Compare floating point	CE	RX	
Compare floating point		1121	
register	CER	RR	RR
Compare halfword	СН	RX	RX
Compare halfword immediate	CHI	RII	RI
Compare halfword register	CHR	RR*	RR
Convert to halfword value			
register	CHVR	RR	
Compare immediate	CI	RI2	RI*
Compare logical	CL CLB	RX RX	RX*   RX
Compare logical byte   Compare logical halfword	CLB	RX	RX
Compare logical halfword		INV I	
immediate	CLHI	RIl	RI
Compare logical halfword			
register	CLHR	RR*	RR

Gine Sain Sain Sain Sain Sain Sain Sain Sain			tal Anni Mari, Bay Anna Allin Sana Sana Sana
l	1	32-BIT	16-BIT
INSTRUCTION	MNEMONIC	FORMAT	FORMAT
Compare logical immediate	CLI	I RIL	RI*
Compare logical register		RR	RR*
Compare register		RR	RR*
Cyclic redundancy check			
modulo 12	CRC12	RX	RX**
		КЛ 	
Cyclic redundancy check			i i
modulo 16	CRC16	RX	RX**
Decrement counter high	1		
speed	DCHS		RX**
Divide	D	RX	RX*
Divide DP floating point	DD	RX	RX
Divide DP floating point			
register	DDR	RR	RR
Ĩ			l İ
Divide floating point	DE	RX	RX
Divide floating point			
register	DER	RR	RR
Divide halfword	DH	RX	RX
Divide halfword register	DHR	RR*	RR
Divide register	DR	RR	RR*
Enter control storage	ECS	RIl	SF
Exchange program status			
register	EPSR	RR	RR
Exchange byte register	EXBR	RR	RR
Exchange halfword register	EXHR	RR	
Float DP register	FLDR	RR	RR
Float register	FLR	RR	RR
Fix DP register	FXDR	RR	RR
Fix register	FXR	RR	RR
Generate interprocess			
interrupt	GIPI		RR**
Load		RX	RX*
Load address	LA	RX	RI*
Load byte	LB	RX	RX
   Load byte high speed	LBHS	1	RI**
Load byte high speed			
indirect	LBHSI		RX**
Load byte register	LBR	RR	RR
, ere eregeneer			

INSTRUCTION32-BTT16-BTTLoad Complement shortLCSSFSFLoad DP floating pointLDRXRXLoad DP floating pointLDRXRXLoad DP floating pointLDRXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad halfwordLHRXRXLoad halfword immediateLHIRIRXLoad halfword logicalLHHRXRX*Load immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMMRXRXLoad multiple floatingImage: RXRXpointLMDRXRXLoad program statusLPSWRXLoad registerLRARXLoad registerLRARXLoad registerLURRR+Load unnormalized floatingImage: RXpointLWRX+Load unnormalized DPImage: RRfloating pointImage: RRLoad unnormalized DPImage: RRfloating pointImage: RRLoad unnormalized DPImage: RRfloating pointImage: RRMultiply Df floating pointMDMultiply Df floating pointImage: RRMultiply Df floatin	and dail bais die des die des aus die die der des ges die aus ges ges des des des die des des des des des des d			
Load complement shortLCSSFSFLoad DP floating pointLDRXRXLoad DP floating pointLDRRRRRLoad floating pointLDRRRRRLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERRRRregisterLERRRRRLoad halfwordLHRXRX*Load halfword registerLHRRR*RRLoad immediateLIRIRILoad immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingIMERXRXload program statusLPSRXRXLoad orgisterLPSRRRRRLoad program status wordLPSWRXRXLoad unnormalized floatingIIpointLURRR+ILoad unnormalized floatingIIpointLWRRR+Load unnormalized floatingIpointIWRX +Load unnormalized floatingIpointIWRXRXMULtiply DF floating pointMDRXRXRXMultiply DF floating pointMDRXRXMultiply halfword musignedMHUMultiply halfword unsignedMHUMultiply halfword unsigned<	1		32-BIT	16-BIT
Load complement shortLCSSFSFLoad DP floating pointLDRXRXregisterLDRRRRRLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERXRXLoad halfwordLHRXRXLoad halfword immediateLHIRIRILoad halfword registerLHRRR*RRLoad immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingIMDRXRXpointLMERXRXRXLoad program statusLPSRRRXLoad unormalized floatingLPSWRRRRXregisterLRARXRXLoad unnormalized floatingLURRX+Load unnormalized floatingIIpointLOAd unnormalized floatingIfloating pointMDRXRXMultiply DP floating pointMDRXRXMultiply DP floating pointMDRXRXMultiply floating pointMDRXRXMultiply floating pointMERRRRRMultiply halfwordMHRRRRRMultiply halfwordMHRRRRX <td>INSTRUCTION</td> <td>MNEMONIC</td> <td>FORMAT</td> <td>FORMAT</td>	INSTRUCTION	MNEMONIC	FORMAT	FORMAT
Load DP floating pointLDRXRXLoad DP floating pointLDRRNRNRNregisterLDRRNRNRNLoad floating pointLERXRXLoad floating pointLERXRXLoad floating pointLERNRNI coad halfwordLHRNRXLoad halfword immediateLHIRIIRILoad halfword registerLHRRR*RRLoad immediateLIRIZRI*Load immediate shortLISSFSFLoad immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingLMERXRXpointLMERXRXLoad program statusLPSRRRI coad program status wordLPSWRXLoad registerLRARXLoad registerLRARXLoad unnormalized floatingIpointLURRR+Load unnormalized DPIfloating pointLWRRX+Multiply DP floating pointMultiply DP floating pointMDRRRRRMultiply DP floating pointMRRRRRRMultiply AlfwordMHRRXRXMultiply halfwordMHRRXRX		: E:: 5: 5: 5: 5: 5: 5: 5: 5: 5: 5: 5: 5		
Load DP floating pointLDRRRRRregisterLDRRRRXRXLoad floating pointLERXRXregisterLERRRRRLoad halfwordLHRXRXLoad halfword immediateLHIRIRILoad halfword oregisterLHRRXRX*Load halfword registerLHRRRRRLoad immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingIMRRXpointLMERXRXLoad multiple floatingIMRRXpointLMERXRXLoad program statusLPSRRLoad program status wordLPSWRXRRLoad unnormalized floatingINLoad unnormalized floatingINLoad unnormalized floatingINLoad unnormalized DPINLoad unnormalized DPINfloating pointMDRXRXMultiply DP floating pointMDRXRXMultiply DP floating pointRRRRRRRRRRRMRRRRRRRARX <td< td=""><td></td><td>LCS</td><td>SF</td><td>SF  </td></td<>		LCS	SF	SF
registerLDRRRRRRRLoad floating pointLERRXRXRXload floating pointLERRRRRregisterLERRRRRRRLoad halfwordLHRRXRXRXLoad halfword immediateLHIRIIRILoad halfword registerLHIRIXRX*Load immediateLIRI2RI*Load immediateLIRI2RI*Load immediateLIRI2RI*Load multipleLMRXRXLoad multiple floatingIMRXRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXRegisterLPSWRXLoad registerLRARXLoad registerLRARXLoad unnormalized floatingIMpointLURX+Load unnormalized floatingIMpointLWLoad unnormalized floatingIMfloating pointIMLoad unnormalized DPIMfloating point registerLWRRR+Multiply Dfloating pointregisterMDRXRXMultiply thoting pointRRRRRRMultiply halfwordMHRRRRRMultiply halfwordMHRRRRRMultiply halfwordMHRRRRR <td>  Load DP floating point</td> <td>LD</td> <td>RX</td> <td>RX  </td>	Load DP floating point	LD	RX	RX
Load floating pointLERXRXLoad floating pointIERRRRregisterLERRRRRLoad halfword immediateLHIRIRILoad halfword registerLHIRIRILoad halfword registerLHRRX*RX*Load immediateLIRI*RR*Load immediate shortLISSFSFLoad multipleLMRXRX*Load multiple DP floatingIMRXRXpointLMERXRXRXLoad multiple floatingImRXRXLoad program statusLPSRXRXLoad program status wordLPSWRXRXLoad registerLRARXRXLoad unnormalized floatingImImpointLWRX+ImLoad unnormalized floatingImImpointLWRX+ImLoad unnormalized floatingImImpointImRRRR*Load unnormalized floatingImImpointImRXRXMultiply DP floating pointMDRXMultiply DP floating pointImRRMultiply floating pointImRRMultiply halfwordMHRXMultiply halfwordMHRRR*Multiply halfwordImRXMultiply halfwordImMultiply halfwordImMultiply halfword <td></td> <td>   </td> <td></td> <td>   </td>				
Load floating pointLERRRRRregisterLERRRRRLoad halfwordLHRXRXLoad halfword logicalLHLRXRX*Load halfword registerLHRRR*RRLoad immediateLIRI2RI*Load immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingImmediateImmediatepointLMDRXRXLoad multiple floatingImmediateLMEpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXLoad program status wordLPSWRXLoad unnormalized floatingImmediateImmediatepointLuRRRRLoad unnormalized floatingImmediateImmediatepointLoad unnormalized floatingImmediatepointLWRX+Load unnormalized DPImmediatefloating pointMDRXMultiply DP floating pointRRMultiply floating pointRRRRRRMultiply floating pointRRRRRRMultiply halfwordMHRRXRXMultiply halfwordMHRRXRXMultiply halfwordMHRRRRR		LDR	RR	RR
registerLERRRRRLoad halfwordLHRRXRXLoad halfword immediateLHIRIIRIILoad halfword registerLHLRXRX*Load halfword registerLHRRR*RRLoad immediateLIRXRX*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple floatingLMDRXRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXRLoad unormalized floatingRRregisterLRRRLoad unnormalized floatingINpointLWRRR+Load unnormalized DPINfloating pointLWRRRXRRXRRXRRRMUTiply DP floating pointRMRRRRMultiply floating pointRMRRRRMultiply		LE	RX	RX
Load halfwordLHRXRXLoad halfword immediateLHIRI1RI1Load halfword registerLHRRXRX*Load halfword registerLHRRR*RRLoad immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingIMDRXRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXLoad registerLPSWRRLoad registerLRARXLoad registerLRARXLoad normalized floatingLURX+Load unnormalized floatingIURX+Load unnormalized DPIfloating pointLWRRuntiplyMRXRXMultiply DP floating pointMDRXMultiply floating pointMRRRMultiply floating pointMRMultiply floating pointMRMultiply halfwordMHMultiply halfwordMHRRRRRMultiply halfwordMHRRRRRMultiply halfwordMHRRRRRMultiply halfwordMHRRRRRMultiply halfwordMHR		1 1		
Load halfword immediateLHIRI1RILoad halfword logicalLHLRXRX*Load halfword registerLHRRXRX*Load immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingImage: SFSFpointLMDRXRXLoad multiple floatingImage: SFRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXLoad registerLPSWRXLoad registerLRARXLoad registerLRARXLoad unnormalized floatingImage: StatusImage: StatuspointImage: StatusLURRR*Load registerLURRRLoad unnormalized floatingImage: StatuspointImage: StatusImage: Status <td>register</td> <td>LER</td> <td>RR</td> <td>RR  </td>	register	LER	RR	RR
Load halfword immediateLHIRI1RILoad halfword logicalLHLRXRX*Load halfword registerLHRRXRX*Load immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingImage: SFSFpointLMDRXRXLoad multiple floatingImage: SFRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXLoad registerLPSWRXLoad registerLRARXLoad registerLRARXLoad unnormalized floatingImage: StatusImage: StatuspointImage: StatusLURRR*Load registerLURRRLoad unnormalized floatingImage: StatuspointImage: StatusImage: Status <td></td> <td></td> <td></td> <td></td>				
Load halfword logicalLHLRXRX*Load halfword registerLHRRR*RRLoad immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingImage: Constraint of the system of	•			
Load halfword registerLHRRR*RRLoad immediateLIRI2RI*Load immediate shortLISSFSFLoad multipleLMRXRXpointLMDRXRXLoad multiple floatingImage: Constraint of the state of the s		•		
Load immediateLTRI2RI*Load immediate shortLTSSFSFLoad multipleLMRXRXLoad multiple DP floatingLMDRXRXLoad multiple floatingLMDRXRXLoad program statusLPSRXRXLoad program statusLPSRXRXLoad program statusLPSRXRXLoad program status wordLPSWRXRXLoad program status wordLPSWRRRXLoad program status wordLPSWRRRRXLoad registerLRRRRXLoad real addressLRARXRXLoad unnormalized floatingLURX+Image: Composited training the state of	Load halfword logical			
Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingLMDRXRXpointLMDRXRXLoad multiple floatingLMERXRXpointLMERXRXLoad program statusLPSRXregisterLPSRRRLoad program status wordLPSWRXRaddressLRARXLoad registerLRRRLoad registerLRRRLoad unnormalized floatingLURX+pointLua unnormalized floatingINpointLWRX+Load unnormalized floatingINfloating pointLWRX+Load unnormalized DPINfloating pointMDRXMultiply DP floating pointMDMultiply floating pointMDMultiply floating pointMERMultiply floating pointMERMultiply floating pointMERMultiply halfwordMHHMultiply halfwordMHRMultiply halfword unsignedMHUMultiply halfword unsignedMHU	Load halfword register	LHR	RR*	RR
Load immediate shortLISSFSFLoad multipleLMRXRXLoad multiple DP floatingLMDRXRXpointLMDRXRXLoad multiple floatingLMERXRXpointLMERXRXLoad program statusLPSRXregisterLPSRRRLoad program status wordLPSWRXRaddressLRARXLoad registerLRRRLoad registerLRRRLoad unnormalized floatingLURX+pointLua unnormalized floatingINpointLWRX+Load unnormalized floatingINfloating pointLWRX+Load unnormalized DPINfloating pointMDRXMultiply DP floating pointMDMultiply floating pointMDMultiply floating pointMERMultiply floating pointMERMultiply floating pointMERMultiply halfwordMHHMultiply halfwordMHRMultiply halfword unsignedMHUMultiply halfword unsignedMHU				
Load multipleLMRXRXLoad multiple DP floatingLMDRXRXpointLMDRXRXLoad multiple floatingImage: Constraint of the second secon		•		
Load multiple DP floatingLMDRXRXpointLMDRXRXLoad multiple floatingIMERXRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSWRXRad program status wordLPSWRXLoad program status wordLPSWRXLoad program status wordLPSWRXRad registerLRRRLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointLURRR+Load unnormalized floatingImage: State of the state				
pointLMDRXRXLoad multiple floatingLMDRXRXpointLMERXRXLoad program statusLPSRXLoad program status wordLPSRRRLoad program status wordLPSWRXLoad program status wordLPSWRXLoad program status wordLPSWRXLoad program status wordLPSWRXRegisterLPSWRXLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointImage: Status wordLURLoad unnormalized floatingImage: Status wordI floating pointLWWRX+Load unnormalized floatingImage: Status wordI floating pointMDRXMultiplyMRXMultiply DP floating pointMDRXRXMultiply floating pointMEMultiply floating pointMERXRXMultiply halfword registerMHRMultiply halfword unsignedMHUMultiply halfword unsignedMHU			RX	RX
Load multiple floatingLMERXRXload program statusLPSRXLoad program statusLPSRXregisterLPSRRRLoad program status wordLPSWRXLoad program status wordLPSWRXLoad program status wordLPSWRXLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingURX+pointLURX+Load unnormalized floatingIfloating pointLWRX+Load unnormalized DPIfloating pointLWRX+Multiply DP floating pointMDRXMultiply floating pointMERRRMultiply floating pointMERRRMultiply halfwordMHRRXMultiply halfword unsignedMHURX				
pointLMERXRX  Load program statusLPSRX  registerLPSRRR  Load program status wordLPSWRX  Load program status wordLPSWRX  Load program status wordLPSWRRR  Load real addressLRARX  Load registerLRRR  Load registerLRRR  Load unnormalized floatingIURX+  pointIuRX+  Load unnormalized floatingIu  floating pointLWRX+  floating pointLWRX+  floating pointMDRX  multiplyMRX  multiply floating pointMDRRR  registerMDRRR  multiply floating pointMERX  multiply floating pointMERX  multiply halfwordMHRRR  multiply halfword unsignedMHURX			RX	RX
Load program statusLPSRXLoad program statusLPSRRRregisterLPSRRRLoad program status wordLPSWRXLoad program status wordLPSWRRRLoad registerLRARXLoad registerLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointImage: Status wordLWRLoad unnormalized floatingImage: StatuspointLURRR+Load unnormalized floatingImage: Statuspoint registerLURRR+Load unnormalized DPImage: Statusfloating pointLWRRR+Multiply DP floating pointMDRXMultiply DP floating pointMERRRMultiply floating pointMERRRMultiply halfwordMHRRXMultiply halfword unsignedMHURXRX				
Load program statusLPSRRRregisterLPSRRRLoad program status wordLPSWRXRad program status wordLPSWRRRregisterLPSWRRRLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointImage: Status and the status			RX	
registerLPSRRR  Load program status wordLPSWRXRX  Load program status wordLPSWRRRRX  Load registerLRRRRX  Load registerLRRRRX  Load unnormalized floatingLURX+Image: Comparison of the comparison of the				RX
Load program status wordLPSWRXRXLoad program status wordLPSWRRRregisterLPSWRRRLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointImage: StarsLURpointImage: StarsLURpointImage: StarsLURload unnormalized floatingImage: StarspointImage: StarsLURload unnormalized floatingImage: Starspoint registerLURload unnormalized DPImage: Starsfloating pointLWRRX+Image: StarsMultiplyMNultiply DP floating pointMDMultiply DP floating pointMEregisterMERMultiply floating pointMEregisterMERMultiply halfwordMHHRXRXMultiply halfword unsignedMHURXRX				
Load program status wordLPSWRRRregisterLRARXLoad real addressLRARXLoad registerLRRRLoad unnormalized floatingLURX+pointILoad unnormalized floatingIIIpointIIIILoad unnormalized floatingIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII				• •
registerLoad real addressLRARXLoad registerLRRRRRLoad unnormalized floatingLURX+pointLURX+load unnormalized floatingImage: Constraint of the state of the st				
Load real addressLRARXLoad registerLRRRRRLoad unnormalized floatingLURX+pointLuRRR+Load unnormalized floatingLURRR+Load unnormalized DPLWRX+floating pointLWRX+load unnormalized DPImage: Comparison of the state of		LPSWR	RR	
Load registerLRRRRR*Load unnormalized floatingLURX+pointLoad unnormalized floatingImage: Constraint of the state of the stat		ד דם א	DV	
Load unnormalized floatingLURX+pointLoad unnormalized floatingImage: Constraint of the state of the stat				
point   Load unnormalized floating  point registerLUR  Load unnormalized DP  floating pointLW  floating point registerLWR  floating point register  floating point register  MultiplyMultiply DP floating point  MDR  register  Multiply floating point  MER  Multiply floating point  MER  Multiply floating point  MER  Multiply floating point  MER  Multiply floating point  RX  Multiply floating point  MER  Multiply halfword  MHR  MUtiply halfword unsigned  MHU  Multiply halfword unsigned				
Load unnormalized floatingLURRR+point registerLURRR+Load unnormalized DPLWRX+I floating pointLWRX+I floating point registerLWRRR+MultiplyMRXRX*Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply hlafwordMHRRRRRMultiply halfword registerMHRRXRXMultiply halfword unsignedMHURXRX			NAT-	
point registerLURRR+Load unnormalized DPLWRX+floating pointLWRX+Load unnormalized DPImage: Constraint of the second sec		1		
Load unnormalized DPLWRX+floating pointLWRX+Load unnormalized DPImage: Constraint of the state of the s			RR+	
floating pointLWRX+Load unnormalized DPImage: Constraint of the systemRX+floating point registerLWRRR+MultiplyMRXRX*Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRImage: Constraint of the systemMDRRRRRMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURX				
Load unnormalized DPImage: LWRRR+floating point registerLWRRR+MultiplyMRXRX*Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERRRRMultiply floating pointMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURX		т.w	RX+	
floating point registerLWRRR+MultiplyMRXRX*Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRregisterMDRRRRRMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERXRXMultiply floating pointMERRRRMultiply floating pointMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURXMultiply halfword unsignedMHURX		1		
MultiplyMRXRX*Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRregisterMDRRERXRXMultiply floating pointMERXRXMultiply floating pointMERRRRRMultiply floating pointMERRRRRMultiply floating pointMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURX		LWR	RR+	i i
Multiply DP floating pointMDRXRXMultiply DP floating pointMDRRRRRregisterMDRMERXRXMultiply floating pointMERXRXMultiply floating pointMERRRRRMultiply floating pointMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURX				RX*
Multiply DP floating pointMDRRRRRregisterMDRRRRRRRMultiply floating pointMERXRXMultiply floating pointMERRRRRregisterMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURX		MD		
registerMDRRRRR  Multiply floating pointMERXRX  Multiply floating pointII  registerMERRRRR  Multiply halfwordMHRXRX  Multiply halfword registerMHRRR*RR  Multiply halfword unsignedMHURXRX				1
Multiply floating pointMERXRXMultiply floating pointIIregisterMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURXRXMultiply halfword unsignedII		MDR	RR	RR
Multiply floating point    registerMERRR  Multiply halfwordMHRX  Multiply halfword registerMHRRR*  Multiply halfword unsignedMHURX  Multiply halfword unsignedImage: Compare the second sec	Multiply floating point			
registerMERRRRRMultiply halfwordMHRXRXMultiply halfword registerMHRRR*RRMultiply halfword unsignedMHURXMultiply halfword unsignedHURX	Multiply floating point	1 1		I İ
Multiply halfword register   MHR   RR*   RR   Multiply halfword unsigned   MHU   RX     Multiply halfword unsigned	register			•
Multiply halfword unsigned   MHU     RX     Multiply halfword unsigned		MH		
Multiply halfword unsigned			RR*	• •
		MHU		RX
register   MHUR     RR				
	register	MHUR		RR

الله فقل أحج الله، وله فقد الله فقد الله، ولي وعد عمد أحد عبد وعد وله الله، فع أحد الله أحد أحد الله الله الله، وم ال			
1		32-BIT	16-BIT
INSTRUCTION	MNEMONIC	FORMAT	FORMAT
Move and process byte	1	1	i i
string register	MPBSR	RR%%	
Multiply register	MR	RR	RR*
AND	N	RX	RX*
AND halfword	NH	RX	RX
AND halfword immediate	NHI	RII	RI
AND immediate	NI	RI2	RI*
AND halfword register	NHR	RR*	RR
AND register	NR	RR	RR*
OR	0	RX	RX*
	oc	RX	RX
Output command		КЛ I	
Output command register	OCR	RR	RR
OR halfword	OH	RX	RX
		RII	RI
OR halfword immediate	OHI	KTT	RX**
OR halfword to memory	OHM	<b>DD*</b>	
OR halfword register	OHR	RR*	RR
OR immediate	OI	RI2	RI*
OR register	OR	RR	RR*
Process byte	PB	RX%	
Process byte register	PBR	RR%	
Read block	RB	RX%%	RX
Remove from bottom of list	RBL	RX	RX
Remove from bottom of list		IXX.	
flagged	RBLF		RX**
Read block register	RBR	RR% %	RR
Reset bit	RBT	RX	
Read data	RD	RX	RX
•	RDCS	RR	RR
Read DCS	RDHS		RX**
Read data high speed			
Read data high speed	RDRHS		RR**
register		סס	
Read data register		RR RX	RR RX
Read halfword			RR
Read halfword register	RHR	RR	
Rotate left logical	RLL	RIl	RI
Rotate left logical short	RLLS	****	SF**
I NOULLE TELL TOATCAT BHOLL			

	MNEMONIC	32-BIT FORMAT	16-BIT   FORMAT
Read process data high speed Replace PSW	RPDHS RPSW		RX** RR**
Rotate right logical Rotate right logical short Remove from top of list	RRL RRLS RTL	RI1 RX	RI SF** RX
Remove from top of list   flagged   Subtract 	RTLF S	RX	RX** RX*
Store byte high speed   indirect   Set bit   Subtract with carry	SBHSI SBT	RX	RI**
halfword   Subtract with carry	SCH		RX
halfword register Simulate channel program	SCHR SCP	RX%	RR
Subtract DP floating point   Subtract DP floating point	SD	RX	RX
register	SDR	RR	RR
Subtract floating point   Subtract floating point	SE	RX	RX
register   Set program mask	SER SETM	RR	RR RX
Set program mask register Subtract halfword Subtract halfword immediate	SETMR SH SHI	RX RI1	RR RX RI
Subtract halfword from   memory   Subtract halfword register	SHM SHR	RR*	RX** RR
Subtract immediate	SI	RI2	RI*
Simulate interrupt	SINT	RII	RI
Subtract immediate short	SIS	SF	SF
Shift left arithmetic	SLA	RIl	RI

•

and any day any data and data gas, and data any any data dang gas, and data and data data data data data d			
1		32-BIT	16-BIT
INSTRUCTION	MNEMONIC	FORMAT	FORMAT
<b> </b>		**********	======
Shift left halfword			
arithmetic	SLHA	RIl	RI
Shift left halfword			
logical	SLHL	RII	RI
Shift left logical	$\operatorname{SLL}$	RIl	RI
Shift left halfword		<b>6</b> 5	
logical short	SLHLS	SF	RI
Shift left logical short	SLLS	SF	SF RR**
Store PSW	SPSW		KK**
Subtract register	SR	RR	RR*
Shift right arithmetic	SRA	RII	RI
Shift right halfword	DIN	KII.	
arithmetic	SRHA	RII	RI
Shift right halfword	Dian	NII	
logical	SRHL	RIl	RI
Shift right logical	SRL	RII	RI
	510		
Shift right halfword			i i
logical short	SRHLS	SF	SF
Shift right logical short	SRLS	SF	SF
			i i
Sense status	SS	RX	RX
Sense status register	SSR	RR	RR
Store	ST	RX	RX*
	<b>6</b> mp	DV	
Store byte	STB	RX	RX RX**
Store byte high speed	STBHS	DD	•
Store byte register	STBR	RR RX	RR RX
Store DP floating point	STD	RX RX	
Store floating point	STE	KX	RA
Store halfword	STH	RX	RX
Store multiple	STM	RX	
Store multiple DP floating			
point	STMD	RX	RX
Store multiple floating			
point	STME	RX	RX
. Forme			

و بری میں میں سے بین سے بین بین بین بین سے اپنے من این میں این میں این میں میں میں میں سے ای ای میں میں میں ای			
		32-BIT	16-BIT
INSTRUCTION	MNEMONIC	FORMAT	FORMAT
	===========		=========
Supervisor call	SVC	RX	RX
Test bit	TBT	RX	
Test halfword immediate	THI	RIl	RI
Test immediate	TI	RI2	RI*
Translate	TLATE	RX	RX**
Test and set	TS	RX	
Unchain	UNC		RR**
Write block	WB	RX%%	RX
Write block register	WBR	RR%%	RR
Write data	WD	RX	RX
Write DCS	WDCS	RR	RR
Write data register	WDR	RR	RR
Write data high-speed	WDHS		RX**
Write data high-speed			
register	WDRHS	<b></b>	RR**
Write halfword	WH	RX	RX
Write halfword register	WHR	RR	RR
Write processed data high-			RX**
speed	W PDH S	RX	RX*
Exclusive OR	X	RX	
Exclusive OR halfword   Exclusive OR halfword	ХН	KX	RX
immediate	ХНІ	RII	RI
Exclusive OR halfword		KTT -	
register	XHR	RR*	RR
I TEATOLET		IVIV	1/1/
Exclusive OR to memory	ХНМ		RX**
Exclusive OR to memory	XII	RI2	RI*
Exclusive OR register	XR	RR	RR*
		· · · · · · · · · · · · · · · · · · ·	

\* The indicated mnemonic operation code is generated, and the listing is flagged with a question mark to indicate a potential error.

\*\* Model 50 instruction set.

- % These instructions are illegal on the APU of the 3200MPS Family of Processors
- %% For 8/32 only, and/or not supported by Series 3200 Family of Processors.

.

+ The indicated instruction pertains to the Model 3203 and 3205 Processors, and to the 3280, 3280E MPS, and Micro3200 Systems only. When any of these instructions is encountered during assembly, a pound sign (#) is placed in the first column of the listing. A single DCMD is placed in the object code. The text of the DCMD is:

\*\*\*\*MODULE XXXX CONTAINS NON-NORMALIZING LOADS

Where:

1

1

xxxx is the name of the module.

.

The no processor specific warning (NPWRN) instruction can be used to suppress the warning and the DCMD output that is generated for these instructions.

There are three machine instructions for the APU of the 3200MPS Family of Processors. They are summarized in Table 3-2. See the appropriate instruction set reference manual for an explanation of these new machine instructions.

# TABLE 3-2 CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR THE 3200MPS FAMILY OF PROCESSORS

INSTRUCTION	MNEMONIC	32-BIT   FORMAT
		========
Generate Signal	GSIG	RR
Read real-time counter	RRTC	RR
Reschedule	RSCH*	SF

\* This instruction is not supported by the IOP for the 3230MPS or 3260MPS.

The current release simulates these instructions on other processors.

The semantics of the privileged system function (PSF) are modified for the APU of the 3200MPS Family of Processors. Table 3-3 lists the mnemonics of machine instructions and mnemonics for the Series 3200 Processors. The 16-bit format is not applicable. If these instructions are encountered and the APU option has not been specified, the line containing the instruction will be flagged on the listing with a pound sign (#). A single DCMD is placed in the object code. The text of the DCMD is:

\*\*\*\*MODULE XXXX CONTAINS APU INSTRUCTIONS

Where:

xxxx is the name of the module.

The NPWRN instruction can be used to suppress the warning and the DCMD output that is generated for instructions not available on all processors.

# TABLE 3-3 SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR SERIES 3200 PROCESSORS

1		32-BIT
INSTRUCTIONS	MNEMONIC	FORMAT
Breakpoint	BRK	
Compare alphanumeric (R0=pad)	CPAN	RXRX#
Compare alphanumeric (Ro-pad)		
	CPANP	I RXRX#
pad	,	
Load interruptible state	ISRST*	RX
Save interruptible state	ISSV*	RX
Load complement SP register	LCER	RR
Load complement DP register	LCDR	RR
Load DP register from SP memory	LDE	RX
Load DP register from SP register	LDER	RR
Load DP register from general	Ì	1
register pair	LDGR	RR
l rogrocor part	1	iiii
Load process state	LDPS*	I RX I
Load SP register from DP memory	LED	RX
Load SP register from DP register	LEDR	I RR I
Load SP register from general		i i
register	LEGR	
Load general register pair from		ן מס ו
DP register	LGDR	

TABLE 3-3 SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR SERIES 3200 PROCESSORS (Continued)

		-
i		32-BIT
INSTRUCTIONS	MNEMONIC	•
Load general register from SP		
register	LGER	RR
Load packed decimal string as		Í
binary	LPB	RX#
Load positive DP register	LPDR	RR
Load positive SP register	LPER	RR
Load process segment table		Í
descriptor	LPSTD*	RX
Load shared segment table		i
descriptor	LSSTD*	RX
Move and pad (R0=pad)	MOVE	RXRX#
Move and pad default pad	MOVEP	RXRX#
Move translated until	MVTU	RXRX#
Pack and move	PMV	RXRX#
Pack and move absolute	PMVA	RXRX#
Read error logger	REL*	RX1
Reset memory voltage failure	RMVF*	RX1+
Store DP register in SP memory	STDE	RX
Store binary as packed decimal		1
string	STPB	RX#
Store process state	STPS*	RX
Unpack and move	UMV	RXRX#
Unpack and move absolute	UMVA	RXRX#
Store byte with no ECC	XSTB*	RX

\* PSF modified for APU.

- + No register or other operands allowed in source format.
- # These instructions are not supported by the IOP of a 3200MPS Family of Processors.

In addition to the set of mnemonics listed in Tables 3-1 through 3-3, CAL/32 recognizes a complete set of extended branch mnemonics. These instructions allow the programmer to call for conditional branch instructions without having to state explicitly the condition code (CC) mask. Table 3-4 lists these instructions.

# TABLE 3-4 EXTENDED BRANCH MNEMONICS

		n an an an an an an an an an an an an
I	NSTRUCTION	MNEMONIC
Drevel ou		
Branch on		BC
	carry register	BCR
Branch on	carry short	BCS
   Branch on	no carry	BNC
	no carry register	BNCR
	no carry short	BNCS
	no carry shore	
Branch on	equal	BE
Branch on	equal register	BER
Branch on	equal register equal short	BES
1		
Branch on	not equal	BNE
Branch on	not equal register	BNER
Branch on	not equal short	BNES
1	-	
Branch on		BL
	low register	BLR
Branch on	low short	BLS
Branch on		BNL
	not low register	BNLR
Branch on	not low short	BNLS
   Branch on	minue	BM
	minus register	BMR
	minus short	BMS
	minus shore	
Branch on	not minus	BNM
•	not minus register	BNMR
	not minus short	BNMS
Branch on		BP
	plus register	BPR
	plus short	BPS
I		
Branch on		BNP
	not plus register	BNPR
Branch on	not plus short	BNPS
Duanat		DO
Branch on		BO
	overflow register	BOR
Branch On	overflow short	BOS
Branch on	no overflow	BNO
	no overflow register	BNOR
	no overflow short	BNOS
	II OVCLLOW MICEC	5.00 1

# TABLE 3-4 EXTENDED BRANCH MNEMONICS (Continued)

. |

•

INSTRUCTION	MNEMONIC
	========
Branch on zero	BZ
Branch on zero register	BZR
Branch on zero short	BZS
	1
Branch on not zero	BNZ
Branch on not zero register	BNZR
Branch on not zero short	BNZS
	1
Branch unconditional	в
Branch unconditional register	BR
Branch unconditional short	BS
	j
No operation	NOP
No operation register	NOPR

The extended branch instructions are essentially single operand instructions where the first operand (mask) value is included in the operation mnemonic. The programmer supplies only the operand or branch location. For short branches, the programmer does not have to specify the forward or backward direction. CAL/32 determines the direction of the branch and generates the appropriate machine code. For example:

LOOPl	$\mathbf{L}$	STRNG, TABLE(PTR)	LOAD STRING FROM TABLE
	CLR	STRNG, INPUT	COMPARE WITH INPUT
	BES	END	EQUIVALENT FOUND
	AIS	PTR,4	NOT FOUND INCREMENT PTR
	BNZ S	LOOP1	GET NEXT STRING
	LIS	STRNG,0	NOT FOUND END OF TABLE
END	ST	STRNG, RETURN	RETURN VALUE

In this program, CAL/32 determines the locations of LOOP1 and END and generates the required forward and backward branch instructions.

Two more CAL/32 instructions that do not have direct machine equivalents are:

INSTRUCTION	MNEMONIC
-------------	----------

Branch on true condition short BTCS Branch on false condition short BFCS With these instructions, the programmer must specify the mask value and the branch location. CAL/32 determines the direction, forward or backward, and the appropriate machine operation is generated.

# 3.5.1 Usual Branch Mnemonics for the 3280, 3280E MPS, and Micro3200 Systems

The Usual Extended Branch Mnemonics instructions supported by the 3280, 3280E MPS, and Micro3200 Systems extend the define set of Extended Branch Mnemonics and provide a Usual Branch instruction for each member of the Extended Branch Mnemonics set. These instructions operate in a way that is similar to the Extended Branch Mnemonics, but will allow the user to indicate to the processor that the branch is usually taken. This allows the pipeline mechanism to prefetch the correct succeeding instruction more frequently, reducing delays. Table 3-5 lists these instructions.

TABLE 3-5	USUAL EXTENDED BRANCH MNEMONICS
	FOR THE 3280, 3280E MPS, AND
	MICRO3200 SYSTEMS

هي هو الله عنه الله الله الله الله الله الله الله ال	
	MNEMONIC
=======================================	
Usual branch on carry	UBC
Usual branch on carry register	UBCR
Usual branch on carry short	UBCS
Usual branch on no carry	UBNC
Usual branch on no carry	UBNCR
register	
Usual branch on no carry short	UBNCS
Usual branch on equal	UBE
Usual branch on equal short	UBES I
1	
Usual branch on not equal	UBNE
Usual branch on not equal	UBNER
· •	UDNER
register	
Usual branch on not equal short	UBNES
Usual branch on low	UBL
Usual branch on low register	UBLR
Usual branch on low short	UBLS
	ן מעמט ן
l I IIgual branch an nat las	UBNL I
Usual branch on not low	
Usual branch on not low	UBNLR
register	
Usual branch on not low short	UBNLS
1	
Usual branch on minus	UBM I
Usual branch on minus register	
i opaar pranon on minup register	

I

t

1

1

# TABLE 3-5USUAL EXTENDED BRANCH MNEMONICS<br/>FOR THE 3280, 3280E MPS, AND<br/>MICRO3200 SYSTEMS (Continued)

	MNEMONIC
	UBMS
Usual branch on not minus Usual branch on not minus	UBNM
register   Usual branch on not minus short	UBNMR UBNMS
1	
Usual branch on plus	UBP
Usual branch on plus register	UBPR
Usual branch on plus short	UBPS
Usual branch on not plus	UBNP
Usual branch on not plus	
register	UBNPR
Usual branch on not plus short	UBNPS
Usual branch on overflow	UBO
Usual branch on overflow	
register	UBOR
Usual branch on overflow short	UBOS
Usual branch on no overflow	UBNO
Usual branch on no overflow	
register	UBNOR
Usual branch on no overflow	
short	UBNOS
Usual branch on zero	UBZ
Usual branch on zero register	UBZ R
Usual branch on zero short	UBZS
   Usual branch on not zero	UBNZ
Usual branch on not zero	1
register	UBNZ R
Usual branch on not zero short	UBNZ S
   Usual branch unconditional	ÚB
Usual branch unconditional	1
register	UBR
Usual branch unconditional short	UBS

# 3.5.2 CAL/32 Machine Instructions for 3280, 3280E MPS, and Micro3200 Systems

In addition to the sets of instructions listed in the preceding tables, the 3280, 3280E MPS, and Micro3200 Systems recognize a set of new instructions which is listed in Table 3-6. See the 3280 System Instruction Set Reference Manual for a detailed explanation of these new instructions.

# TABLE 3-6 SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR THE 3280, 3280E MPS, AND MICRO3200 SYSTEMS

		32-BIT
INSTRUCTIONS	MNEMONIC	FORMAT
		========
Branch and synchronize	BSYNC	RX1,RX2
		RX3
Branch on count down	BCD	RX3
Branch on count down backward		
short	BCDBS	SF
Control/Diagnostic System read	RCDSR	RR
Control/Diagnostic System write	WCDSR	RR
Data base management system		
checksum	CKSUM	RR
Disable extended real addressing	XMOFF	RR
Enable extended real addressing	XMON	RR
Fill string	FILSC	RXRX
Fill vector with fullword	FILVG	
Fill vector with doubleword	FILVW	RXRX
Floating point arctangent	ATNER	RR
Floating point double precision	ATNDR	
arctangent	COSER	
Floating point cosine   Floating point double precision	COBER	
cosine	COSDR	
Floating point exponential	EXPER	
Floating point double precision		1 1
exponential	EXPDR	
Floating point to a floating		
point power	EXXER	RR
Floating point to a double		i i
precision floating point power	EXXDR	RR
Floating point logarithm base 10	L10ER	RR
Floating point double precision		
logarithm base 10	L10DR	RR
Floating point natural logorithm	LOGER	RR
Floating point double precision		
natural logorithm	LOGDR	RR
Floating point sine	SINER	RR
Floating point double precision		! !
sine	SINDR	RR
Floating point sine and cosine	SNCER	RR
Floating point double precision		I I

1

1

1

# TABLE 3-6 SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR THE 3280, 3280E MPS, AND MICRO3200 SYSTEMS (Continued)

		32-BIT
INSTRUCTIONS	MNEMONIC	FORMAT
=======================================		EEEEEEEE
sine and cosine	SNCDR	RR
Floating point square root	SQRER	RR
Floating point double precision		l I
square root	SQRDR	RR
Get user register	GUR	RX
Load real address block	LRAB	RXRX
		RX3
Load test control register	LTCR	RX
Load unnormalized	LU	RXRX,
		RX3
Load unnormalized register	LUR	RR
Load unnormalized double precision	LW	RXRX,
		RX3
Load unnormalized double precision		
register	LWR	RR
Move string	MOVS	RXRX
Move vector	MOVV	RXRX
Put user register	PUR	RX
Send processor message	GIPS	RR
Start real-time clock	SRTC	RR
Store fullword, no ECC	XSTF	RX1,RX2
		RX3
Store test control register	STCR	RX
System bus read	RSR	RR
System bus write	WSR	RR
Usual branch on false condition	UBFC	RXRX,
1		RX3
Usual branch on false condition		
register	UBFCR	RR
Usual branch on false condition		
backward short	UBFBS	SF
Usual branch on false condition		
forward short	UBFFS	SF
Usual branch on true condition	UBTC	RXRX,
		RX3
Usual branch on true condition		
register	UBTCR	RR
Usual branch on true condition		
backward short	UBTBS	SF
Usual branch on true condition		
forward short	UBTFS	SF

Whenever any of the 3280, 3280E MPS, or Micro3200 System commands are encountered during assembly, a pound sign (#) is printed in the first column of the line if a listing is requested, and a single DCMD is placed in the object code. The text of the DCMD is:

1

1

I

Where:

xxxx represents the name of the program.

The no processor specific warning (NPWRN) instruction can be used to suppress the warning and the DCMD output that is generated for instructions not available on all processors.

3.5.3 Instructions for the Input/Output Processor (IOP)

There are machine instructions to be used only on an IOP for the 3230MPS and 3260MPS. Table 3-7 provides a summary of these instructions and the applicable format. See the appropriate Instruction Set Reference Manual for a detailed explanation of these machine instructions.

INSTRUCTIONSMNEMONIC32-BITINSTRUCTIONSMNEMONICFORMATCPU attentionATCPURRExitXITRRLoad APBLAAPBRRLoad ISPLAISPRRLoad wait timeLDWTRRPost interruptPINTRRReset lockRLOCKRR			
ExitXITRRLoad APBLAAPBRRLoad ISPLAISPRRLoad wait timeLDWTRRPost interruptPINTRRReset lockRLOCKRR	INSTRUCTIONS	   MNEMONIC	
Set lock   SLOCK   RX	Exit   Load APB   Load ISP   Load wait time   Post interrupt	XIT   LAAPB   LAISP   LDWT   PINT	RR RR RR RR RR RR

# TABLE 3-7 SUMMARY OF CAL/32 MACHINE INSTRUCTIONS AND MNEMONICS FOR IOPS

When an IOP instruction is encountered, the line containing the instruction on the listing is flagged with a pound sign (#). A single DCMD is placed in the object code. The text of the DCMD is:

\*\*\*\* MODULE XXXX CONTAINS I/O PROCESSOR INSTRUCTIONS

1

I

1

# Where:

xxxx is the name of the module.

The NPWRN instruction can be used to suppress the warning and the DCMD output that is generated for instructions not available on all processors.

# 3.6 ASSEMBLER INSTRUCTIONS

Assembler instructions control the assembly process. Although they may resemble machine instructions in form, they do not generate any machine executable code. They are used to define symbols, reserve storage, generate data constants and control the final output.

# 3.6.1 Symbol Definition Instructions

Symbol definition instructions allow the programmer to assign values to symbols and set up communication paths between separately assembled programs. The latter operation facilitates the use of subroutines because they can be written and assembled separately from the main program. At load time, a linking loader uses information supplied by CAL/32 to resolve addresses between main programs and subroutines to set up the correct linkage.

# 3.6.1.1 Equate (EQU) Instruction

This is one of the most commonly used assembler instructions. It assigns values to symbols and it has the form:

	NAME		OPERATION	OPE	RAND
A	symbolic	name	EQU	An exp	ression

Examples of EQU instructions are:

EQU	LOOPl
EQU	END-64
EQU	BOTTOM-TOP
EQU	*
EQU	X'10FE'
EQU	1
EQU	2
	EQU EQU EQU EQU EQU

EQU instructions can appear anywhere in the program. CAL/32 requires that each EQU instruction have a symbol in the name field and treats the absence of this symbol as an error. The value assigned to a symbol by an EQU instruction is absolute or relocatable, depending on the type of expression in the operand field.

If the operand of an EQU statement contains a forward reference, CAL/32 will perform any additional passes required to define all symbols. CAL/32 does not reserve storage for symbols defined by an EQU instruction. Wherever it encounters the symbol in the program, CAL/32 replaces the symbol with the value defined in the EQU instruction. For example:

STRNG	EQU	1	
PTR	EQU	2	
INPUT	EQU	3	
	•		
	•		
	•		
LOOPl	L	STRNG, TABLE (PTR)	LOAD STRING FROM TABLE
	CLR	STRNG, INPUT	COMPARE WITH INPUT

In this case, CAL/32 generates the code to load register 1 with four bytes located at the address specified by TABLE, indexed by register 2. The next instruction causes CAL/32 to generate the code to compare the four bytes in register 1 with the contents of register 3. The use of the EQU instruction here allows the programmer to assign meaningful names to the registers that hold the character strings, and index into the table. It also provides a simple way to redefine the values assigned to these symbols. By changing the EQU instructions and reassembling, it is possible to change the values assigned to the symbols without extensive editing to change each individual statement where these registers are used.

It is also possible, although not recommended, to redefine a symbol within a program. For example:

LOOPI EQU \*

When the symbol LOOPI is encountered in the first EQU instruction, CAL/32 assigns it the value of the LOC. Subsequent references to LOOPI receive this value. Following the second EQU instruction, the value of LOOPI is changed to the value of the new LOC. Because such redefinitions might not be intentional, CAL/32 issues a warning message wherever a symbol is redefined by an EQU instruction. (In the example, the programmer might have intended to write LOOP2 instead of LOOP1 in the second EQU instruction.) The user must guard against circular LOC dependency, as shown in the following example:

Α	EQU	*
	DS	1
	DS	B-A
В	EQU	*
	END	

CAL/32 will flag an "MOO1 xxxTOP" error where xxx is PURE, IMP, or ABS, depending upon the current LOC.

As stated earlier, CAL/32 permits the user to define operation mnemonics within the program. To do this, the user defines the new mnemonic in an EQU instruction in which the new operation mnemonic is in the name field and the operand field contains a hexadecimal constant of the form X'nnxy'. Here, nn is the machine language operation code, and x and y are descriptors that tell CAL/32 how to handle the new mnemonic. The values of x and y inform CAL/32 of the instruction format. The values are defined as follows:

Х	=	Ο,	У	=	8	RR or SF format
X	=	Ο,	У	=	2	RX or RI format
х	=	Ο,	У	=	4	RIL format
X	-	Ο,	У	=	1	RI2 format

To define extended branch mnemonics, x gets a value equal to the Rl field (mask) and y gets one of the following values:

.

У	=	3	RX	format
Ŷ	=	С	RR	format
Ŷ	=	D	$\mathbf{SF}$	format

For example, in the instruction:

BTC 15, ADDR

the branch on true condition mnemonic and the mask field 15 can be combined into an extended branch instruction as follows:

BTCF EQU X'42F3'

in which BTCF is the new mnemonic; 42 is the machine code for the branch on true condition instruction; F is the mask value (15); and 3 specifies RX format. Once this new mnemonic is defined, the programmer can write:

BTCF ADDR

instead of:

BTC 15, ADDR

The new mnemonic definition remains in effect only for the program in which it is defined. The new mnemonic must be different from all other mnemonics recognized by CAL/32.

There are three things to remember in using equate statements:

- 1. The name field must always contain a valid symbol.
- 2. The operand field must always contain a defined symbol or expression.
- 3. The symbol that appears in the name field of an Equate instruction must not appear in the name field of any other instruction, except another Equate instruction.

If any of these rules are violated, CAL/32 generates an appropriate error message.

3.6.1.2 External, Entry, Weak External, Weak Entry and Data Entry (EXTRN, ENTRY, WXTRN, WNTRY and DNTRY) Instructions

These instructions are listed together since they perform corresponding functions to establish links between main programs and subroutines, and between programs with a common data base. These instruction forms are:

OPERAND

Not used	EXTRN	One or more symbols
(illegal)		separated by commas
Not used	ENTRY	One or more symbols
(illegal)		separated by commas
Not used	WXTRN	One or more symbols
(illegal)		separated by commas
Not used	WNTRY	One or more symbols
(illegal)		separated by commas
Not used	DNTRY	One or more symbols
(illegal)		separated by commas


OPERATION

NAME

The EXTRN instruction identifies symbols referenced by the program but defined outside the program. The ENTRY instruction identifies symbols defined within the program and referenced externally. (They can be referenced internally as well.)

OS/32 supports a 24-bit addressing mode and a 32 bit value mode. EXTRN and ENTRY instructions are designed for addresses rather than values and may only hold a 24-bit address. Using these instructions for 32-bit values produces unexpected results.

For example, consider two programs: one calculates the sine and cosine of an angle, the other uses the sine and cosine. The first is a general-purpose program that could be used by many other programs. The ENTRY and EXTRN instructions make this possible without having to assemble the sine and cosine program every time it is needed. The sine and cosine program would contain an ENTRY instruction and entry points such as:



The symbols SIN and COS appear as operands in the ENTRY instruction and as names in the EQU instructions. When CAL/32 assembles this program, CAL/32 informs the linking loader that the locations identified by the names SIN and COS are entry points into the program.

The program that uses sine and cosine would contain an external statement and branch instructions such as:

EXTRN SIN, COS BAL LINK, SIN BAL LINK, COS

1

1

At assembly time, CAL/32 generates object data to inform the linkage editor that the symbols SIN and COS are externally defined. At link time, the linkage editor uses this information, along with the information generated by the Entry instruction in the other program, to provide the necessary linkage.

#### NOTE

See the OS/32 Link Reference Manual for information on linking multiple object modules.

OS/32 also allows a 16-bit value mode. A 16-bit EXTRN value is created as follows:

EXTRN Z(LABEL)

The WXTRN instruction is essentially equivalent to the EXTRN instruction. However, WXTRN symbols are subject to the following exception processing by Link:

- An error condition does not arise if the symbol is not resolved. A warning message, n UNDEFINED WEAK EXTERNAL SYMBOL(s), is output if any weak external symbols remain unresolved after the image is built.
- Object libraries are not searched in order to satisfy a weak external.
- If a module containing an entry point referenced by a WXTRN symbol is included, then the entry point will be used to satisfy WXTRN references to it in the normal way.

The WNTRY instruction is essentially equivalent to the ENTRY instruction. However, WNTRY symbols are subject to the following exception processing by Link.

- Weak entry points are not examined when searching an object library. Therefore, a program module containing a weak entry point is not included to satisfy an external reference.
- If a program module containing a weak entry point is included from a module, the weak entry point will be used to satisfy external references in the normal way.

The DNTRY instruction is essentially equivalent to the ENTRY instruction. Rather than providing access to executable code being referenced by another module, DNTRY provides access to labeled data areas. When building overlaid modules, one overlay may require access to a data area identified in another overlay. The DNTRY instruction is used to identify these labeled data areas in overlay modules. This instruction identifies a symbol defined local to the program containing the DNTRY instruction. 1

To help protect references to data in higher level nodes, Link automatically loads the entire path of overlays starting at the overlay containing data and ending with the overlay making the reference to a data entry point (DNTRY). A reference to a program section positioned in a higher level node, via the POSITION command, is treated the same way. A reference to data or a program section in the root does not cause a path of overlays to be loaded.

If a DNTRY is referenced in a lower level node, an SVC5 manual overlay load might be required to ensure that the overlay is in memory at the time of the reference.

Restrictions on the use of external and entry instructions are:

- The operand field of an external instruction must not contain an expression, such as SIN+4.
- Expressions involving externally defined symbols must be of the form:
  - External symbol + absolute expression
  - External symbol absolute expression

BAL R15,SIN+4

is a legal use of an externally defined symbol.

- Externally defined symbols cannot be used internally as instruction identifiers.
- Any symbol identified as an entry must appear internally in the name of an instruction.
- Symbols identified as entries cannot be redefined by multiple equate instructions.

# 3.6.1.3 Include (INCLD) Instruction

This information provides Link with a mechanism to guarantee the inclusion of object modules without other linkage references to it. It has the form:

NAME	OPERATION	OPERAND
Not used (illegal)	INCLD	One or more symbols separated by commas

The INCLD is used in the same fashion as the EXTRN to linking references. However, this instruction is used to nominate program modules rather than external symbols.

# NOTE

CAL/32 generates the same object as in the past, provided none of the following instructions are used: external with offset, DCMD, DNTRY, WNTRY, WXTRN or INCLD. The assembly of any of these instructions produces an object that TET will reject. Link is required to process modules containing this extended object. These instructions are only valid in a Target 32 assembly and have no effect on 16-bit object generation.

# 3.6.2 Data Definition Instructions

The following instructions allow the programmer to reserve areas of memory to be used at run-time. Some of these instructions allow the programmer to specify values with which these areas can be initialized at load time. Other data definition instructions provide easy access to complex data structures.

# 3.6.2.1 Define Storage (DS, DSH and DSF) Instruction

This instruction causes CAL/32 to reserve a block of storage within the program without initializing the reserved locations to any value. It has the form:

NAME	OPERATION	OPERAND	
A symbol (optional)	DS	A previously defined absolute expression	
A symbol (optional)	DSH	A previously defined absolute expression	
A symbol (optional)	DSF	A previously defined absolute expression	

The DS mnemonic causes CAL/32 to reserve the specified block of storage starting from the value of the current LOC. In the DSH form, CAL/32 first aligns the LOC on a halfword boundary and then reserves the storage. In the DSF form, CAL/32 first aligns the LOC on a fullword boundary. Examples of the define storage instruction are:

BUF1	DS	100
BUF2	DSH	125
BUF3	DSF	16

In the first example, CAL/32 reserves 100 bytes of storage by simply adding 100 to the LOC. In the second example, CAL/32 reserves 125 halfwords (250 bytes) of storage. CAL/32 does this by aligning the LOC on a halfword boundary, if it is not already properly aligned, and then adding 250 to it. In the third example, CAL/32 ensures that the LOC is aligned on a fullword boundary and then adds 64 (the byte equivalent of 16 fullwords) to it.

Define storage instructions are commonly used to reserve storage areas for transient data. Examples of this are I/O buffers and register save areas. For example:

LINK	ENTRY EXTRN EQU	RSAVE SIN,COS 15
	•	
	•	
	•	
	BAL	LINK, SIN
	•	
	•	
RSAVE	DSF	16
	•	
	•	
	•	
		1

shows how a main program might set up a register save area within itself. The code for the called program might look like:

R0		SIN,COS RSAVE 0
	•	
	•	
SIN	EQU STM	* R0,RSAVE
	•	
	•	
	•	1

where the subroutine stores the general registers in the externally defined area, RSAVE. When using define storage instructions remember that:

- The DSH and DSF forms of the instruction ensure halfword and fullword alignment.
- The define storage instructions do not initialize memory to any particular value.
- Only one operand is allowed in a define storage instruction, and it must be a defined, absolute symbol or expression.

### 3.6.2.2 Define Constant (DC and DCF) Instruction

The define constant instruction allows the programmer to reserve areas of memory and at the same time specify the initial value to be loaded into them. The define constant instruction has two forms:

NAME	OPERATION	OPERAND
A symbol (optional)	DC	One or more operands separated by commas
A symbol (optional)	DCF	One or more operands separated by commas

The DC mnemonic ensures that the first of the operands is aligned on a halfword boundary. The DCF mnemonic ensures that the first of the operands is aligned on a fullword boundary. Operands of different types can be used in the same define constant instruction. However, where alignment is a concern, the programmer must be careful in mixing operands of different types. Types of operands are described below.

A single character code indicates the type of constant. This character code is not always required, and the exceptions are noted as they occur. The assembler determines from the character code how it is to interpret the constant and translate it into the proper object format. Table 3-8 lists the character codes recognized by CAL/32, their meanings, and the types of constants generated.

		In man and day day day day day day day day day da
CODE	MEANING	MACHINE FORMAT
Lasses		
X	Hexadecimal	16-bit binary
Y	Hexadecimal	32-bit binary
H	Integer	16-bit signed binary
F	Integer	32-bit signed binary
A	Address	32-bit value of address
	Address	16-bit value of address
T	Address	One half of 16-bit address
E	Single precision	32-bit floating point
1	floating point	format
D	Double precision	64-bit floating point
1	floating point	format
C	Character	An 8-bit code per
1		character (7-bit ASCII)
P	Packed decimal	Fixed point sign-coded
1	string	integer of binary en-
i		coded 4-bit decimal
i i		digits in a string of
i		variable byte length.
I II	Unpacked decimal	Fixed point sign-coded
	string	integer of 7-bit ASCII
	SCLING	
		encoded decimal digits
		(8-bits per digit) in a
1		string of variable byte
I		length.
	n, daan, bind diine diine dinas dinas dinas dinas dinas dinas dinas danas dinas dinas dinas dinas dinas di	er men dies der men der gen der den des des des des des des des des des des

# 3.6.2.3 Hexadecimal Constants

A hexadecimal constant consists of one or more hexadecimal digits, 0 through 9 and A through F, enclosed in apostrophes and preceded by the type code X or Y. Where the X type is used, CAL/32 reserves two bytes of storage and generates the loader information that will cause those two bytes to be initialized at load time with the binary representation of the hexadecimal number. The Y type causes four bytes to be reserved and initialized. Examples of hexadecimal constants are:

CONSTANT		VALUE	
DC	X'1234'	1234	
DC	Y'1234'	0000	1234
DCF	X'20'	0020	
DCF	Y'0064'	0000	0064
DC	X'1234ABC'	4 AB C	

The first example shows a halfword hexadecimal constant which, because of the DC operation code, is aligned on a halfword boundary. The second example shows a fullword hexadecimal constant. In this case, fullword alignment is not guaranteed. The third example shows a halfword constant aligned on a fullword boundary. The fourth example shows how to force fullword alignment for a fullword constant. The last example shows what happens when too many digits are given. CAL/32 truncates the constant to the least significant digits and generates an error message. The maximum number of digits for an X type constant is four. The maximum number for a Y type constant is eight.

### NOTE

Where fewer than the maximum number of digits are given, CAL/32 right-justifies the value in the location and fills in the missing digits with zeros.

Two special mnemonics facilitate the building of hexadecimal tables by eliminating the need to specify the X or Y type code. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	DCX	One or more operands separated by commas
A symbol (optional)	DCY	One or more operands separated by commas

Operands for these instructions consist of one to four hexadecimal digits for the DCX instruction and one to eight hexadecimal digits for the DCY instruction. Examples of these constants are:

DCX 1,0,14AE,20,4040 DCY 1,2FFFE,64,80000000

The DCX instruction generates five halfword constants:

The DCY instruction generates four fullword constants:

0000 0001 0002 FFFE 0000 0064 8000 0000

Before generating the constants, CAL/32 ensures that they are properly aligned with halfword constants aligned on halfword boundaries and fullword constants aligned on fullword boundaries.

### 3.6.2.4 Integer Constants

Integer constants can be either halfword or fullword. Halfword constants are expressed by the character code H followed by a string of from one to five decimal digits enclosed in apostrophes. Fullword constants are expressed by the character code F followed by a string of from one to ten decimal digits enclosed in apostrophes. The range of halfword constants is from  $-2^{15}$  to  $2^{15} - 1$ . The range of fullword constants is from  $-2^{31}$  to  $2^{31} - 1$ . The range of halfword and fullword constants is shown below. The decimal strings used in these constants must not include commas or blanks. A sign, + or -, can precede the string.

		1	MINIMUM VALUE	1	MAXIMUM VALUE	ł
	Halfword	1	-32768	1	+32767	
1	Fullword		-2147483648		+2147483647	İ

The internal representation of integer constants is two's complement binary. In this notation, positive numbers and zero have their true binary form. For example, a halfword integer with a value of 25 is represented internally (hexadecimal notation) as 19.

Negative numbers are expressed in accordance with the formula:

Value =  $2^n - x$ 

where n is the number of bits used to express the value, and x is the absolute value of the number. For example, to represent minus 10 in a halfword constant:

 $\begin{array}{l} n = 16 \ (10_{16}) \\ x = 10 \ (A_{16}) \\ Value = 10000_{16} \ - \ A_{16} = FFF6_{16} \end{array}$ 

Examples of integer constants are:

C	ONSTANT	VAI	LUE
DC	Н'32767'	7FFF	
DC	H <b>'-</b> 32768'	8000	
DC	F'l' ,	0000	0001
DC	Н'-2'	FFFE	
DCF	F'25'	0000	0019

The H and F codes themselves do not guarantee correct alignment. To ensure that a fullword integer is aligned on a fullword boundary, the programmer should use the DCF instruction.

CAL/32 does not require that integer constants be defined with the character codes and decimal strings enclosed in apostrophes. A simple decimal string can be used. For example:

DC 1 DC -7

The length of the integer constants generated by these instructions depends on the processor on which the program is to run. For 32-bit processors such instructions generate fullword constants, such as:

CONSTANT	VALUE

DC	1	0000	0001
DCF	-7	FFFF	FFF9

For 16-bit processors, these instructions generate halfword constants, such as:

DC	1	0001
DC	-7	FFF9

It is possible to force a fullword alignment by using the DCF mnemonic with a simple decimal string. The use of a DCF instruction affects only the alignment of the first of the integer constants; the length of the constant is determined solely by the processor on which the program is to be run. Thus, when using these instructions with operands which are simple decimal strings, it is not possible to generate a halfword constant for a 32-bit processor.

### 3.6.2.5 Address Constants

Address constants consist of a single character type code followed by a symbol or an expression enclosed in parentheses. The three types of address constants are A, Z and T. Type A constants generate fullword address constants in programs intended to be run on 32-bit processors; they generate halfword address constants in programs intended to be run on 16-bit processors. Types Z and T address constants always generate halfword values. Examples of address constants are:

DC	A(LOOP+2)
DC	A(TABLE)
DC	A (TOP-BOTTOM)
DC	Z (IOVECTOR)
DC	T(ALPHATAB)

For 32-bit processors, the first three examples cause CAL/32 to reserve a fullword of storage, initialized at load time to contain the value of the expression or symbol enclosed in parentheses. This value can be absolute or relocatable, depending on the nature of the expression. The address quantity is right-justified in the least significant 24 bits of the fullword, and the most significant eight bits are forced to zero. However, it is possible to use the most significant bits for some purpose. They might be used as flag bits as in the example:

PARAM ADDR	DS DC EXTRN	4 A(PARAM+Y'A0000000') SIN
LINK	EQU	15
ADREG	EQU	14
	•	
	•	
	STE	R0, PARAM
	L	ADREG, ADDR
	BAL	LINK, SIN
	•	
	•	
	•	

At the time of the branch and link instruction, register 14 contains the address of the location PARAM in the least significant 24 bits. The most significant eight bits contain the value X'AO'. The subroutine can use the address portion and the flag portion independently, as:

SIN	• EQU	*	
	· · · · ·	R4,0(ADREG) ADREG,Y'A0000000'	GET PARAMETER TEST FLAGS

The Z type address constants generate halfword values. They can be used in programs for 32-bit processors if the programmer is certain that the actual address cannot exceed 65,535, the maximum unsigned value that can be expressed in a halfword.

The T type address constants are used as entries in translation tables. These instructions cause CAL/32 to reserve a halfword of storage initialized with one half of the actual address, right justified. The most significant bit is zero. These constants are intended for use with the translation tables associated with the Translate instruction and with the auto driver channel.

Address constants can be written without the type code and parentheses, as in:

TABLE BUFF1	DS DS	16 64				
	•					
	•					
	•					
ADD1	DC	TABLE	ADDRESS	OF	TABLE	
ADD2	DC	BUFF1	ADDRESS	OF	BUFFER	ONE
	•					
	•					
	•					

Where this convention is used, the size of the generated constant depends on the processor for which the program is written. For 32-bit assemblies, CAL/32 generates fullword constants. For 16-bit assemblies, CAL/32 generates halfword constants. The programmer can force halfword constants to be generated by using the mnemonic DCZ, as:

48-050 F00 R03

DCZ TABLE, BUFF1

which causes a series of halfword address constants to be generated.

3.6.2.6 Floating Point Constants

The source form for floating point constants consists of a decimal number enclosed in apostrophes and preceded by the letter E for single precision, or the letter D for double precision. The decimal number consists of:

- an optional plus sign or minus sign,
- one or more decimal digits that may include a decimal point,
- an optional E character followed by an optional plus sign or minus sign, followed by one or two decimal digits denoting a power of 10.

Single precision floating point constants require a fullword of storage. Double precision floating point constants require a doubleword of storage. Internally, floating point constants are represented in excess 64 notation. In this kind of notation, each floating point number consists of a sign, an exponent and a fraction. The first bit of the number is the sign bit. If this bit is a 1, the number is negative; if it is a 0, the number is positive. The next seven bits represent the exponent, expressed in excess 64 notation. This field can contain any value between 0 and 127 inclusive. The remaining bits, 24 for single precision and 56 for double precision, represent the fraction with an implied radix point before the first bit.

The true value of the floating point number is obtained by multiplying the fraction by 16 raised to the power indicated by the exponent field. In excess 64 notation, this power is determined by subtracting 64 from the value in the exponent field. In this way, values equal to or greater than 64 produce a 0 or positive power. Raising 16 to this power and then multiplying by the fraction produces values between .0625 and 7.2 x  $10^{75}$ . Exponent field values that are less than 64 negative produce power and values between a .06249... and 5.4 x  $10^{-79}$ . Floating point 0 is represented by a fullword or a doubleword of zeros.

See the appropriate Processor User Manual for more detailed information.

## CONSTANT

INTERNAL REPRESENTATION

DC	E'l'	4110	0000		
DC	E'0.0'	0000	0000		
DC	E'7.2E74'	7F19	7817		
DC	D'10.5'	<b>41</b> A8	0000	0000	0000
DC	D'5.4E-79'	0010	01D1	33A9	49F6
DC	D'7.2E+75'	7ffe	B0E3	AD97	8760

In the internal representation of floating point constants, the fractional part can consist of from one to six hexadecimal digits for single precision, and up to 14 hexadecimal digits for double precision. If the decimal number exceeds this degree of accuracy, the magnitude of the number is preserved but the precision is lost. In performing the conversion from decimal to internal floating point, CAL/32 carries guard digits to ensure six hexadecimal digit accuracy for single precision and 14 hexadecimal digit accuracy for double precision. The programmer must ensure proper alignment.

## 3.6.2.7 Character Constants

Character constants consist of the single letter code C followed by a string of ASCII characters enclosed in apostrophes. All characters are translated into 7-bit ASCII, in which the most significant bit is always 0. Examples of character constants are:

DC C'NAME' DC C'APOSTROPHE = '''

The second example shows how an apostrophe is included in a character constant. Between enclosing apostrophes, a double apostrophe is treated as a single character. The maximum number of characters that can be defined in a single character constant is 64. If the number of characters in a constant is odd, CAL/32 appends a blank character at the end to maintain halfword alignment.

#### 3.6.2.8 Decimal String Constants

The source format for decimal string constants consists of a decimal number enclosed in apostrophes and preceded by the letter P for packed decimal string constants, or by the letter U for unpacked decimal string constants. The decimal number is an integer and consists of an optional plus sign or minus sign, followed by 1 to 31 decimal digits.

The machine internal representation of the packed decimal string constant is a fixed point, sign-coded integer, where each digit occupies four bits and each byte holds two digits. That is, each decimal digit, 0 through 9, is binary encoded in a 4-bit hexadecimal digit. As the number of decimal digits varies from 1 to 31, the length in bytes of the decimal string varies from 1 to 16 bytes. The last hexadecimal digit contains a 4-bit code for sign; a hexadecimal C for plus or a hexadecimal D for minus.

The integer representation is right-justified within the variable length string, so the least significant digit of the decimal number occupies the hexadecimal digit just preceding the sign code. Each digit is thus consecutively packed, with the most significant digit (zero or nonzero) in bit positions 0 through 3 of the left-most byte of the string. See the examples that follow for the differences in internal representation, when the packed decimal string constant is defined by either the Define Constant (DC) instruction or the Define Byte (DB) instruction.

The machine internal representation of the unpacked decimal string constant is a fixed point, sign-coded integer, where each zoned digit occupies a byte. That is, each decimal digit, 0 through 9, is encoded in 7-bit ASCII with the left-most bit 0 providing an 8-bit byte with the left hexadecimal diait containing a zone code of 3 and the right hexadecimal digit containing the binary encoded decimal digit. As the number of decimal digits varies from 1 to 31, the length in bytes of the decimal string varies from 1 to 31 bytes. The integer representation is right-justified within the variable length string. The right-most byte contains the least significant digit in its right-most hexadecimal digit and the sign code in its left-most hexadecimal digit. The sign code is a 4-bit code, described above with a hexadecimal C for plus and a hexadecimal D for minus. Each digit is thus consecutively coded into bytes, with the most significant digit (zoned zero or zoned nonzero). See the following examples for the differences in internal representation, when the unpacked decimal string constant is defined by either the DC instruction or the DB instruction.

The address of the string is the address of the left-most byte containing the most significant digit (zero or nonzero). The address generated for either the packed decimal string constant or the unpacked decimal string constant is that associated with the label of the source statements and the current LOC. Examples of the packed decimal string (PDS) constants are:

SOU	RCE FORMAT	REPR	NTERNI ESENTI ADECII	ATION	
DB	P'1'	1C			
DB	P'+50'	050C			
DB	P'-879'	879D			
DB	P'+1234'	0123	4C		
DB	P'-12345'	1234	5D		
DB	P'1234567890123456789012345678901'	1234	5678	9012	3456
		7890	1234	5678	901C
DC	P'1'	001C			
DC	P'+50'	050C			
CD	P'-879'	879D			
DC	P'+1234'	0001	234C		
DC	P'12345'	0012	345C		
DC	P'1234567890123456789012345678901'	1234	5678	9012	3456
		7890	1234	5678	901C

Note that as string-processing instructions are intended to operate at the lowest addressable level, on byte-addressable locations, these constants are most efficiently generated by the DB instructions described in the define byte instruction section. If the DC instruction is used, an extra byte of leading zeros is generated when the number of digits is a multiple of 4 or is an odd number of digits not divisible by 3. Examples of unpacked decimal string (zoned) constants are:

			NTERNA ESENTA		
SOU	RCE FORMAT	(HEX	ADECII	MAL)	
DB DB DB DB DB DB	U'l' U'+50' U'-879' U'+1234' U'12345' U'123455' U'1234567890123456789012345678901'	3132 3132 3930	33C4 3334 3334 3132	C5 3536 3334 3132	3536
DC DC DC DC DC DC	U'1' U'+50' U'-879' U'+1234' U'-12345' U'1234567890123456789012345678901'	3536 30C1 35C0 3038 3132 3031 3031 3839 3637	3738 37D9 33C4 3233 3233	3930 34D5 3435 3233 3031	Cl

As string-processing instructions require programmed length attributes, familiarization with the internal storage requirements for both packed decimal string and unpacked decimal string constants is advisable. In the previous examples, the relationship of number of digits to byte length is as follows:

CONSTANT I	EFINED BY	BYTE LENGTH
Packed	DB	(integer of n/2) + 1
Packed	DC	2*(integer of n/4) + 2
Unpacked	DB	n
Unpacked	DC	n, for n even n + 1, for n odd

where n is the number of decimal digits in the source formats of the decimal constants.

# 3.6.3 Define Byte (DB) Instruction

This instruction defines consecutive 8-bit bytes of data. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	DB	One or more operands separated by commas

The symbol used in the name field of the DB instruction is assigned the value of the current LOC. There is no automatic alignment. The programmer must ensure proper alignment where the symbolic name of a DB instruction is used as an operand identifier in an instruction requiring its operand to be located on a halfword, fullword or doubleword boundary.

The operand field can contain one or more operands, separated by commas. There can be an even or an odd number of operands. The operands can be any symbol or expression value. For any operand other than character or decimal string expressions, the least significant eight bits of the operand value are used to generate one byte of data. Examples of the DB instructions are:

DB	X'F7'
DB	128
DB	-1
DB	C'A'
DB	C'ABCDEFG'

As seen in the examples, the operand of a DB instruction can be signed integer. In this case, the integer can have any value between -128 and +127, inclusive.

A special form of the DB instruction:

DB

forces alignment of the LOC to a halfword boundary. If, when this instruction is encountered, the LOC contains an odd value, one byte of zero value is generated, and the LOC is made even. If the LOC is already even, this instruction has no effect.

3.6.4 Define List (DLIST) Instruction

This instruction provides a simple means for defining circular lists used by the machine instructions:

Add to top of list

- Add to bottom of list
- Remove from top of list
- Remove from bottom of list

The Define List instruction has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	DLIST	A previously defined absolute expression

The absolute expression in the operand field specifies the number of slots in the list. For 32-bit assemblies, CAL/32 reserves four halfwords of storage for list pointers, followed by the specified number of fullwords (slots). The first halfword list pointer is initialized with a value equal to the number of slots in the list. The remaining three pointers are initialized to zero. For 16-bit assemblies, CAL/32 reserves four bytes of storage for list pointers, followed by the specified number of halfwords. The first byte pointer is initialized to a value equal to the number of slots in the list. The remaining byte pointers are initialized to zero. An example of the DLIST instruction is:

LISTI DLIST 100

48-050 F00 R03

In a 32-bit assembly, this has the same effect as:

LIST1 DCF X'64',X'0',X'0',X'0' DS 400

The DLIST instruction forces alignment to a fullword boundary in 32-bit assemblies. It forces alignment to a halfword boundary for 16-bit assemblies.

## 3.6.5 Define Command (DCMD) Instruction

This instruction causes the string within the set of apostrophes to be passed directly to the object code.

NAME	OPERATION	OPERAND
A symbol (optional)	DCMD	C'command string'

The operand of the DCMD instruction is subject to the same syntactic rules as any other character string. CAL/32 performs no syntax checking on the command string.

CAL/32 will generate the same object as in the past, provided the DCMD instruction is not used. The assembly of this instruction will produce an object that TET will reject. Link is required to process modules containing this extended object. The DCMD instruction is valid only in a Target 32 assembly and has no effect on the 16-bit object generation.

# 3.6.6 Location Counter (LOC) Instructions

The following instructions allow the programmer to select the current LOC and set its value. For 32-bit assemblies, CAL/32 maintains three LOCs: pure, impure, and absolute. For 16-bit assemblies, it maintains two LOCs: relocatable and absolute. At any given time, only one LOC can be in use. With these instructions, the programmer can control the program segmentation and relocation.

## 3.6.6.1 Pure (PURE) Instruction

This instruction causes all subsequent machine instructions to be assembled as part of the pure segment. It has the form:

NAME	OPERATION	OPERAND
NAME	OPERATION	OPERAND

A symbol	PURE	None
(optional)		(ignored)

The current LOC is saved and the new LOC is set to point to the next halfword boundary beyond the most recently used location in the pure segment. If a PURE instruction occurs in a relocatable 16-bit program, it has no effect. If it occurs in an absolute 16-bit program, it causes a switch to the relocatable LOC.

#### 3.6.6.2 Impure (IMPUR) Instruction

This instruction causes all subsequent instructions to be assembled as part of the impure segment. It has the form:

NAME	OPERATION	OPERAND

A symbol	IMPUR	None	(ignored)
(optional)			

The current LOC is saved and the new halfword boundary is set beyond the most recently used impure address. In 16-bit assemblies, this instruction has no effect if the program is already in relocatable mode. If it is in absolute mode, the LOC is switched to relocatable.

### NOTE

Unless otherwise specified by the programmer, impure mode is assumed.

3.6.6.3 Origin (ORG) Instruction

This instruction selects a LOC and sets it to a defined value. It has the form:

NAME OPERATION OPERAND	NAME	OPERATION	OPERAND
------------------------	------	-----------	---------

A symbol	ORG	A previously defined symbol
(optional)		or expression

The operand of the origin instruction determines which LOC is selected and the value it is given. If the value of the operand is pure relocatable, impure relocatable or absolute, the corresponding LOC is selected and set to the operand value. If the operand contains a forward reference, CAL/32 performs any additional passes required to define all symbols. The user must guard against circular LOC dependency, as in the following example:

	ORG	A
	LIS	4,4
A	EQU	₿
	$\mathtt{LIS}$	4,4
В	EQU	*
	END	

CAL/32 will flag an "MOOl xxxTOP" error, where xxx is PURE, IMP, or ABS depending on the current LOC.

#### NOTE

If no ORG instruction appears at the beginning of a program, CAL/32 assumes it to be relocatable starting at relocatable zero. For 32-bit programs it also assumes the impure segment.

3.6.6.4 Absolute (ABS) Instruction

This instruction causes the LOC to be put in the absolute mode. It has the form:

NAME OPERATION OPERAND

A symbol ABS None (ignored) (optional)

The current LOC is saved and the new LOC is set to point to the next halfword boundary beyond the most recently used absolute location. If the absolute LOC was not previously used, it is set to zero.

### 3.6.6.5 Align (ALIGN) Instruction

This instruction conditionally aligns the current LOC to the next highest value that is divisible by the specified operand. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	ALIGN	A symbol or expression

The value contained in the operand field determines the type of alignment. Symbols used in the operand field must be previously defined. The value in the operand field must be absolute and equal to either 2, 4, 8, 16, etc. (power of 2). If the operand value is 2, CAL/32 adjusts the LOC to ensure that it contains a halfword address. CAL/32 forces fullword alignment if the operand value is 4 and doubleword alignment if the value is 8.

If at the time of this instruction the LOC is already properly aligned, CAL/32 does not change it. If it is not properly aligned, CAL/32 increments it by the minimum amount necessary to force proper alignment. A symbol, if used in the name field, receives the value of the LOC after the alignment is performed.

### NOTE

If the value of the operand is not absolute, or if it is not correctly defined, CAL/32 forces fullword alignment, and generates an error message.

3.6.6.6 Conditional No Operation (CNOP) Instruction

This instruction is similar to the ALIGN instruction in that it conditionally aligns the LOC to a power of 2. It has the form:

Α	symbol	CNOP	A symbol or
(0	optional)		expression

The CNOP differs from the ALIGN instruction in that instead of merely incrementing the LOC, it actually inserts no operation instructions into the program stream. The value of the operand must be absolute and equal to a power of 2. Symbols used in the operand field must have been previously defined. If at the time this instruction is encountered, the LOC is on an odd boundary, CAL/32 increments it by one to make it even, inserts the required number of CNOP instructions to force alignment and generates an error message. This instruction has no effect if the LOC is already properly aligned. A symbol, if used in the name field, receives the value of the LOC associated with the first CNOP instruction generated.

# 3.6.7 Assembler Control Instructions

These instructions allow the programmer to control the assembly process itself, identify the type of processor on which the program is to be run, temporarily halt the assembly operation, and request a limited amount of optimization.

# 3.6.7.1 Target (TARGT) Instruction

This instruction identifies the type of processor on which the program is to be run. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	TARGT	A symbol or expression

The value of the operand expression must be either 16 or 32, absolute. Symbols used in the operand field must be previously defined. If the operand value is 16, CAL/32 generates object code for 16-bit processors. If the value is 32, it generates object code for 32-bit processors. If the value is anything else, CAL/32 generates a warning message and generates code for the same type of processor on which it is running. If there is no TARGT instruction in the program, CAL/32 assumes the target machine to be the same as the machine on which the assembly is running.

#### NOTE

The TARGT instruction must precede any PURE or IMPUR instructions or any instruction that generates machine code.

3.6.7.2 End (END) Instruction

This instruction indicates the end of the source input. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	END	A symbol or expression (optional)

Because of its function, this statement must be the last instruction in the source input file. The optional operand, if used, identifies the starting location of the program. For example:

MAIN EQU \*

The END instruction, with the operand MAIN, causes CAL/32 to output information identifying the location MAIN as the starting location of the program. The loader and the operating system use this information to ensure that the program starts at the requested location. If there is no operand, the END instruction merely terminates the assembly process without outputting any loader information. The END instruction is required in all CAL/32 programs.

3.6.7.3 Copy Library (CLIB) Instruction

This instruction allows the user to specify or change library files from within a program. It has the form:

CLIB vol:filename.ext

Each CLIB statement logically concatenates the new library file (operand of CLIB) to any existing library file. If the new library file cannot be assigned, CAL/32 will log an error message and pause.

3.6.7.4 Copy (COPY) Instruction

This instruction allows the programmer to insert source code from library files into the source code received from the regular source input file. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	COPY	A symbol[,vol:fname.ext] (required)

CAL/32 assumes that the library file was assigned to logical unit 7 (lu7) (see Chapter 5). CAL/32 also assumes that the file is made up of 80-character records. It searches through the logical file, looking only at the first ten characters of each record until it finds a file label of the form:

RECORD POSITION	CONTENTS
l and 2 3 through 10	** A valid symbolic name of from 1- to 8-characters

in which the symbolic name exactly matches the symbol in the operand field. If the search is unsuccessful, CAL/32 logs the message:

COPY ERROR: XXXXXXX

in which xxxxxxx is replaced by the name of the file being sought. This might happen in the case of incorrect file assignment. The operator can change the assignment and resume the assembly process from the location of the COPY instruction. The COPY instruction allows only one operand. The programmer must provide one COPY instruction for each file to be copied into the source stream.

If the optional second operand is supplied, CAL/32 will assign and search only that physical file and ignore any files logically attached by CLIB. If the file cannot be assigned, CAL/32 will log an error message and pause.

The copy process terminates when an END statement is encountered in the file, or when a record with either /\* or /& in the first two character positions is encountered. Where an END instruction is encountered in the copy file, it does not mean the end of the source file, but only the end of the copy file. At this point, CAL/32 resumes reading from the source input file. COPY instructions may not appear in files which are themselves being included in a source program by means of a COPY instruction.

# 3.6.7.5 File Copy (FCOPY) Instruction

The assembler instruction, FCOPY, allows the user to copy an entire library file. It has the form:

FCOPY vol:filename.ext

When FCOPY is in effect, a /\* starting in column 1 or an END in the opcode field will be skipped, and copying will continue until an end of file is reached. If the file cannot be assigned, CAL/32 will log an error message and pause.

#### **3.6.7.6** Lower-Case (LCASE) Instruction

This instruction allows the programmer to prevent the conversion of lower-case characters to their upper-case equivalents. This instruction applies to symbols only.

	NAME	OPERATION	OPERAND
--	------	-----------	---------

A symbol	LCASE	None	(ignored)
(optional)			-

This option can be invoked as an instream operation or as a START option (see Section 5.2). When encountered, this instruction prevents the conversion of lower-case characters to their upper-case equivalents. If this option is invoked as a START option, all instream occurrences are ignored.

3.6.7.7 No Lower-Case (NLCASE) Instruction

This instruction allows the programmer to enable the conversion of lower-case characters to their upper-case equivalents. This is the default instruction.

NAME OFERATION OFERAN	NAME	OPERATION	OPERAND
-----------------------	------	-----------	---------

A symbol NLCASE None (ignored) (optional)

This option can be invoked as an instream operation or as a START option (see Section 5.2). When encountered, this instruction enables the conversion of lower-case characters to their upper-case equivalents. This instruction applies to symbols only. If this option is invoked as a START option, all instream occurrences are ignored.

# 3.6.7.8 Pause (PAUSE) Instruction

This instruction allows the programmer to halt the assembly process. It has the form:

NAME	OPERATION	OPERAND
------	-----------	---------

A symbol PAUSE None (ignored) (optional)

The PAUSE instruction temporarily halts the assembly process. When the assembler encounters a PAUSE instruction, the assembler requests the operating system under which it is running to suspend execution. The system notifies the operator. The operator can resume execution of the assembler at the instruction immediately following the PAUSE instruction by using the operating system command CONTINUE. For example, the PAUSE instruction can be used by the operator to reassign a copy file, such as:

COPY REGEQUS COPY REGISTER EQUATES PAUSE COPY COMBLKS COPY COMMON BLOCKS

| 3.6.7.9 Squeeze (SQUEZ and NOSQZ) Instructions

| This instruction puts CAL/32 into squeeze or no-squeeze mode in which it performs a limited amount of space optimization. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	SQUEZ	A symbol or expression (optional)
A symbol (optional)	NOSQ Z	Not used (ignored)

- The no-squeeze instruction (NOSQZ) has the effect of turning off the optimization processes initiated by a previous SQUEZ instruction. Optimization can be restarted by a subsequent squeeze statement. NOSQZ overrides a squeeze start option.
- | When in optimization mode (SQUEZ), CAL/32 makes multiple passes over the source input. During each pass, it attempts to reduce long instructions (48 and 32 bits) to shorter forms (32 and 16 bits). The value of the operand expressions sets the maximum number of passes. If CAL/32 can complete the optimization in fewer passes, it stops the optimization process and completes the assembly.

The value of the operand expression must be an absolute number between 1 and 99. Any symbols used in the expression must have been previously defined. If the operand value is 0, or if there is no operand, CAL/32 assumes a maximum of nine passes.

1

1

1

1

If there are user-induced errors in the source stream (illegal mnemonics or undefined symbols), CAL/32 terminates the squeeze operation and goes on to produce the final assembler output. Some instructions in this output may have been squeezed, depending on where in the process the errors were discovered.

CAL/32 performs three types of space optimization:

- 1. Changes RX3 instructions to RX2 or RX1
- 2. Changes operation codes to allow the use of an equivalent, but shorter, instruction
- 3. Eliminates unconditional branch instructions to the next halfword location

An example of the first type of optimization is the forward reference instruction. In this instruction, the operand is defined in the program at some point beyond the instruction to which it refers.

Example:

	•	
	•	
	•	<b>N</b>
	A	Rl,VALUE
	•	
	•	
578 T 1713	•	<b>D110E1</b>
VALUE	DCF	F'125'
	•	
	•	
	•	

When CAL/32 processes the ADD instruction, it cannot tell if the location of the second operand, identified by the symbol VALUE, is within the range of either an RX1 or RX2 instruction. It has to assume that an RX3 instruction is necessary. By making additional passes over the source input after all addresses have been resolved, CAL/32 has the needed information to determine if the reference to VALUE is within the range of either an RX1 or an RX2 instruction and make the substitution.

48-050 F00 R03

An example of the second type of optimization is:

LI R3,-1

In the optimization mode, CAL/32 reduces this instruction to:

LCS R3,1

which reduces the length of the instruction from 48 bits to 16 bits, without changing the effect. Depending on the processor, the substituted instruction might be faster or slower than the original instruction.

NOTE

CAL/32 changes an operation code only in the object output. The original instruction remains in the listing, flagged with an asterisk.

The third type of optimization does not occur in normal programming, but it does sometimes appear in compiler-generated CAL/32. For example:

	•	
	•	
CONTINUE	• ST B L	R1,SAVE CONTINUE R1,TEMP
	•	
	•	
	•	

In this case, CAL/32 simply eliminates the unnecessary branch instruction, although the branch instruction does appear in the assembly listing, flagged with an asterisk.

More than one SQUEZ instruction can appear in the program. The first SQUEZ instruction sets the number of additional passes. Subsequent SQUEZ instructions put CAL/32 back into optimization mode after a NOSQZ instruction took it out of the optimization mode. Operands may appear in the subsequent SQUEZ instructions, but they are ignored. Because CAL/32 looks at only one instruction at a time, and because its global data is limited to the symbol table, squeezing might introduce errors into the program. This is most likely to happen when data and instructions are mixed.

## Example:

	•	
	•	
	é.	
	BTC	8,LOOP1
	•	
	•	
	•	
LOOPl	EQU	*
	•	
	•	
	•	
	BFC	O,LOOP2
	DS	26
	AL IGN	4
CONST	DC	F'256'
LOOP2	EQU	*
	•	
	•	
	-	
	•	

If on one pass, CONST is already aligned on a fullword boundary, the branch to LOOP2 can be converted to a short format branch. A subsequent pass may allow the branch to LOOP1 to be shortened. When this happens, CONST is no longer on a fullword boundary, and CAL/32 adds two to the LOC to align it properly. This forces LOOP2 out of the range of a short branch instruction. CAL/32 will recover from this situation by changing the branch instruction back to its original format and marking it internally as unsqueezable.

3.6.7.10 Squeeze Related (ERSQZ and NORX3) Instructions

There are two additional instructions that can be used to control squeezing and optimization of the source input file. They have the form:

NAME	OPERATION	OPERAND
A symbol	ERSQZ	Not used
(optional)		(ignored)
A symbol	NORX3	Not used
(optional)		(ignored)

The Error Squeeze instruction, (ERSQZ) can be used with the SQUEZ instruction. It forces CAL/32 to continue squeezing even after assembly errors are detected.

The No RX3 instruction (NORX3) provides a simpler form of optimization during a normal 2-pass assembly. Once this instruction is encountered, CAL/32 forces RX instructions to the RX1 or RX2 format. RX3 instruction formats are still generated if double indexing is specified, or if the instruction references an element of a common block or an externally defined symbol. This instruction can be safely used in programs that are smaller than 16kb. It must not be used in segmented (pure and impure), programs.

3.6.7.11 Sequence Checking (SQCHK and NOSEQ) Instructions

The Sequence Checking instructions enable and disable the sequence checking of source. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	SQCHK	Not used (ignored)
A symbol (optional)	NOS EQ	Not used (ignored)

The Sequence Check instruction (SQCHK) causes CAL/32 to compare each source statement sequence number with the number of the preceding statement. Each successive number must be greater in the ASCII collating sequence than the preceding one. CAL/32's initial sequence value is equal to eight spaces, so that numbers can be right-justified in the field without leading zeros. If a source statement contains a value equal to or less than the preceding statement, CAL/32 generates an error message. The sequence fields of statements included in the program by a COPY instruction are not checked.

The No Sequence Check instruction (NOSEQ) disables the sequence checking process. The sequence field of this instruction is checked, if sequence checking was in effect at the time. The default mode of CAL/32 is NOSEQ.

#### **3.6.7.12** Scratch (SCRAT) Instruction

This instruction causes CAL/32 to copy the source input file to a scratch device during pass one. It also causes CAL/32 to allocate an 800 byte scratch file. This instruction has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	SCRAT	Not used (ignored)

Subsequent passes over the source input file are read from the scratch device. Since no statement preceding the SCRAT instruction can be copied, the SCRAT instruction should be the first statement in the program.

#### NOTE

SCRAT can be used either as a start option or in the source file.

3.6.7.13 Pass Pause (PPAUS) Instruction

This instruction causes CAL/32 to issue a pause request to the operating system at the end of each pass. It has the form:

NAME	OPERATION	OPERAND
A <sup>`</sup> symbol (ignored)	PPAUS	Not used (ignored)

The purpose of the PPAUS instruction is to allow the operator to reset the source input file to the beginning for the next pass. This is useful in situations where no scratch file is available, and the source input file is not rewindable.

## NOTE

Where neither the SCRAT instruction nor the PPAUS instruction is used, CAL/32 issues a rewind command to the source input lu at the end of each pass.

#### 3.6.7.14 Message (MSG) Instruction

This instruction allows the programmer to log a message to the system console or a multi-terminal monitor (MTM) terminal. It has the form:

NAME	OPERATION	OPERAND

A symbol MSG Text (optional)

The operand field contains the text of the message. All characters following the operation field, up to and including position 71, are sent to the system console as a message. This instruction can appear anywhere in the program, and the message is logged on every pass.

I

I

1

These instructions provide a means for assembling more than one complete program in a batch stream. They have the form:

NAME	OPERATION	OPERAND
None	BATCH	Not used
(illegal)		(ignored)
None	BEND	Not used
(illegal)		(ignored)

The Batch instruction (BATCH) initiates the batch stream. It has the effect of redefining the END instruction so CAL/32 does not terminate itself at the end of the required number of passes. Rather, CAL/32 terminates the assembly of that particular program, reinitializes itself, and starts reading the next program from the source input file. The BATCH instruction must be the first statement in the stream of programs. If it is used, CAL/32 assumes that there is a scratch device. Options specified in the operating system START command remain in effect for the entire batch assembly (see Chapter 5).

The Batch End instruction (BEND) terminates the batch assembly. It must appear immediately following the END instruction in the last program of the stream. The BEND instruction tells CAL/32 to go to end of task when final assembly is completed. The end of task code returned is equal to the highest code generated during the batch assemblies. CAL/32 will also terminate a batch assembly normally if end of file or end of medium status is detected when attempting to read the first statement after the END of an assembly.

3.6.7.16 Unreferenced Externals (UREX and NUREX) Instructions

These instructions permit or suppress the output of object code for unreferenced externals. The default state is UREX. They have the form:

NAME	OPERATION	OPERAND
Not used (ignored)	UREX	Not used (ignored)
Not used (ignored)	NUREX	Not used (ignored)

# 3.6.7.17 Assembly Performance (HPM and NHPM) Instructions

These instructions enable or disable the high performance method of source program assembly.

NAME	OPERATION	OPERAND
Not used (ignored)	HPM	Not used (ignored)
Not used (ignored)	NHPM	Not used (ignored)

The HPM assembly process is automatically invoked by CAL/32 as the default setting. However, if insufficient memory workspace has been allocated when CAL/32 is loaded and memory is exhausted, assembly halts and recommences assembly from the beginning of the source file using the standard method of assembly. For further information concerning the HPM assembly process and memory workspace allocation, see Section 5.3.1.

3.6.7.18 16-Bit Object Code (CAL and NOCAL) Instructions

These instructions allow the assembly of a source program on a 32-bit machine into either 16- or 32-bit format. NOCAL produces 32-bit format while CAL produces 16-bit format. NOCAL is the default setting invoked by CAL/32 during assembly.

NAME	OPERATION	OPERAND
Not used (ignored)	CAL	Not used (ignored)
Not used (ignored)	NOCAL	Not used (ignored)

CAL/32 may not run as a system task on a 16-bit machine, however, 16-bit object code may be produced using the CAL instruction during assembly of the source code.

### 3.6.8 Conditional Assembly Instructions

These instructions allow the programmer to include code sequences in the program that may or may not be assembled, depending on some condition. By simply reassembling the program and redefining the conditions, a single program can be made to serve more than one purpose.

3.6.8.1 Compound Conditional (IFx, ELSE and ENDC) Instructions There are three instructions in this set. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	IFX	A symbol or expression
A symbol (optional)	ELSE	A symbol or expression (ignored)
A symbol (optional)	ENDC	A symbol or expression (ignored)

The compound conditional instructions are used to provide complete conditional assembly capability. A symbol used in the name field of an IF instruction is defined if the condition described by the instruction is true. A symbol used in the name field of an ELSE instruction is defined if the corresponding IF condition is false. Symbols used in the name fields of end condition instructions are always defined.

In the first instruction, the compound IF instruction, x represents the actual condition. Following is a list of the various mnemonics for these instructions:

MNEMONIC	MEANING	MNEMONIC		MEANING
IFZ	If zero	IFNM	If	nonminus
IFNZ	If nonzero	IFE	If	even
IFP	If plus	IFO	If	odd
IFNP	If nonplus	IFU	If	undefined
IFM	If minus	IFD	If	defined

CAL/32 tests the value of the operand when processing compound IF instructions. If the operand meets the condition specified by the operation, the instructions immediately following the IF instruction (until the corresponding ELSE or ENDC instruction) are assembled. If the operand does not meet the specified condition, the instructions immediately following the IF instruction are not assembled.

The ELSE instruction reverses the state of the assembler as set by a previous compound IF statement. If the assembler was not assembling code because a previous IF statement turned off the assembly process, the appearance of an ELSE instruction would cause the assembler to resume assembling, starting with the instruction immediately following the ELSE instruction. If the assembler was assembling code because a previous IF condition was met, the appearance of the ELSE instruction would prevent the instructions immediately following the ELSE instruction (until the corresponding ENDC instruction) from being assembled. An ELSE instruction is not required to appear in a block of conditionally assembled code. The third instruction of this set is the End Condition instruction (ENDC) which terminates the presently active condition. Normal assembly process resumes with the next instruction. Any compound IF instruction used in the program must have a corresponding ENDC instruction. If the end of the source file is reached before an existing condition terminates, CAL/32 terminates the condition, generates an error message, and resumes normal assembly on the next pass. If the operand of the IFx contains a forward reference, CAL/32 will perform any additional passes required to define all symbols. As an example of conditional assembly, consider a subroutine that can receive its parameters in either of two ways: first, the parameters are located by referencing a list of addresses immediately following the branch and link instruction in the main program; second, the address of the actual parameter list is contained in register 14. The subroutine could handle both of these situations with conditional assembly, shown in the following example:

Example:

	•		
	•		
	IFZ	CALL1	
SUB	$\mathbf{L}\mathbf{H}$	R1,0(RF)	GET FIRST PARAMETER ADDRESS
	$\mathbf{L}\mathbf{H}$	R1,0(R1)	GET FIRST PARAMETER
	$\mathbf{L}\mathbf{H}$	R2,2(RF)	GET SECOND PARAMETER ADDRESS
	$\mathbf{L}\mathbf{H}$	R2,0(R2)	GET SECOND PARAMETER
	AIS	RF,4	ADJUST RETURN ADDRESS
	ELSE		LIST NOT IN LINE
SUB	$\mathbf{L}\mathbf{H}$	R1,0(RE)	GET FIRST PARAMETER
	$\mathbf{L}\mathbf{H}$	R2,2(RE)	GET SECOND PARAMETER
	ENDC		
	•	,	
	•		
	•		
RETURN	BR	RF	RETURN TO CALLER
	•		
	•		
	•		

If, at assembly time, the value of CALL1 is zero, the instructions between the IF instruction and the ELSE instruction are assembled and the instructions between the ELSE instruction and ENDC instruction are not assembled. If the value of CALL1 is other than zero, only the instructions between the ELSE instruction and the ENDC instruction are assembled. Another example of conditional assembly shows how conditions can be nested:

	IFNP	LGTH	CONDITION #1
ERROR	EQU 1 ELSE		LGTH IS NOT POSITIVE CONDITION #1
EDDOD	IFZ	SRC-DST	CONDITION #2
ERROR	EQU2 ELSE		SRC IS EQUAL TO DST CONDITION #2
	LHI	Rl,LGTH	
	IFP		CONDITION #3
	LHI	R2,SRC	
	LHI	R3,DST	
	ELSE		CONDITION #3
	LHI	R2,DST	
	LHI	R3,SRC	
	ENDC		END CONDITION #3
	ENDC		END CONDITION #2
	ENDC		END CONDITION #1
	•		
	•		
	•		

This set of nested conditionals depends on the values of three symbols: LGTH, SRC and DST. If LGTH is negative or zero, only the statement:

ERROR EQU 1

٠

#### LGTH IS NOT POSITIVE

is assembled. If LGTH is positive, and SRC is equal to DST, only the second statement:

ERROR EQU 2

#### SRC IS EQUAL TO DST

is assembled. If LGTH is positive, and SRC is greater than DST, the following instructions:

LHI R1,LGTH LHI R2,SRC LHI R3,DSC

are assembled. If LGTH is positive, and SRC is less than DST, the following instructions are assembled:

LHI	Rl,LGTH
LHI	R2,DST
LHI	R3,SRC

The user must be careful, when using a forward reference in the operand field of the IFU instruction, to avoid the following type of code:

	IFU	Α
В	EQU	8
	ENDC	
А	EQU	1
	IFNZ	в
	DS	10
	ENDC	
В	EQU	0
	END	

CAL/32 will flag this code with an "M001 xxxTOP" error where xxx is PURE, IMP or ABS, depending upon the LOC used.

#### NOTE

A condition once set by an IF instruction remains in effect until the corresponding ENDC instruction is encountered. Thus, as in the next to the last example, when the first condition was met, the first statement was assembled. The ELSE instruction reversed this state, and no subsequent code was assembled.

3.6.8.2 Simple If (IF) Instruction

This instruction is retained in CAL/32 to maintain compatibility with previous assemblers. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	IF	A symbol or expression

What CAL/32 does on encountering an IF instruction depends on the value of the operand. If the operand has a nonzero value, CAL/32 assembles all statements following the IF instruction, until the end of the source file is reached, or until another IF instruction is encountered in which the operand value is zero. At this point, CAL/32 stops assembling the source input until the END instruction, or another IF instruction with a nonzero operand value, is encountered. If the operand contains a forward reference, CAL/32 will perform any additional passes required to define all symbols.

#### NOTE

Do not use simple IF instructions and compound IF instructions in the same program. Simple IF instructions must not be used in nested conditionals.

## 3.6.8.3 Do (DO) Instruction

This instruction provides a form of conditional and multiple assembly capability. It has the form:

NAME	OPERATION	OPERAND
A symbol (optional)	DO	A previously defined absolute symbol or expression

The DO instruction causes the statement immediately following it to be assembled as many times as specified by the value of the operand. The value of the operand must be between 0 and 32,767. If the value of the operand is 0, the next instruction is skipped. If the operand contains a forward reference, CAL/32 will perform any additional passes required to define all symbols.

The user must guard against circular LOC dependency, as in the following example:

A	EQU	*
	DO	B-A
	DS	2
В	EQU	*
	END	

CAL/32 will flag an "M001 xxxTOP" error, where xxx is PURE, IMP, or ABS, depending upon the current LOC.

#### 3.6.9 Instructions for Data Structures

These instructions allow the programmer to define complex data structures. Some of these instructions allow the programmer to define and initialize data blocks compatible with FORTRAN common.

3.6.9.1 Structure Definition (COMN, STRUC and ENDS) Instructions

Structure definition instructions are used to define data structures. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	COMN	Not used (ignored)
A symbol (optional)	STRUC	Not used (ignored)
A symbol (optional)	ENDS	Not used (ignored)

The Common instruction (COMN) defines FORTRAN-compatible common blocks. The Structure instruction (STRUC) defines other types of data structures. The End Structure instruction (ENDS) terminates both common definitions and data definitions.

The symbol in the name field of a COMN or STRUC statement contains the absolute value of the length of the structure or common block. The symbol specified with the ENDS instruction is associated with the current value of the offset counter.

A symbol is always required in the name field of a COMN instruction. To define FORTRAN compatible blank common, a special symbol consisting of two slashes (//) must appear in the first two positions of the name field. The remaining positions must be blank. If the name field is blank, CAL/32 will assume (//) was intended for a FORTRAN blank common.

The scope of the common block consists of all the storage definitions between the COMN instruction itself and the next ENDS statement. Only define storage, origin, and equate instructions are permitted between a COMN and its corresponding ENDS instruction. The define storage instructions included within the common block definition do not actually reserve storage; they define offsets within the common block. Origin statements can be used to modify the offset counter. The equate instructions can be used to define symbols relative to elements in the common block. Common blocks cannot be nested within other common blocks or within other structure definitions.

The following is an example of the definition of FORTRAN compatible common blocks:

C FORTRAN PROGRAM INTEGER\*2 I,J,K,KK,K2,L COMMON A(10), I, J(3,20) COMMON/COMONE/B(30), K(4), KK COMMON/COMTWO/X,Y,Z,K2,L(24)

The CAL/32 code to define these common blocks is:

11	COMN		DEFINE BLANK COMMON
A	DS	40	TEN FLOATING POINT NUMBERS
I	DS	2	ONE TWO-BYTE INTEGER
J	DS	120	SIXTY TWO-BYTE INTEGERS
	ENDS		END OF BLANK COMMON DEFINITION
COMONE	COMN		DEFINE COMMON BLOCK COMONE
В	DS	120	THIRTY FLOATING POINT NUMBERS
K	DS	8	FOUR TWO-BYTE INTEGERS
KK	DS	2	ONE TWO-BYTE INTEGER
	ENDS		END COMMON BLOCK COMONE
COMTWO	COMN		DEFINE COMMON BLOCK COMTWO
Х	DS	4	ONE FLOATING POINT NUMBER
Y	DS	4	ONE FLOATING POINT NUMBER
Z	DS	4	ONE FLOATING POINT NUMBER
К2	DS	2	ONE TWO-BYTE INTEGER
$\mathbf{L}$	DS	48	TWENTY FOUR TWO-BYTE INTEGERS
	ENDS		

Common block definitions must precede any statements that reference the common block. Referencing a common element plus a displacement is permitted in the operand of a machine instruction, in a define constant instruction, or in a block data origin instruction defined below.

STRUC is used to define general-purpose data structures. The scope of this data structure consists of all the storage definitions between the instruction structure and its corresponding ENDS instruction. Only define storage, origin and equate instructions can be used in a structure definition. The define storage instructions do not actually reserve storage; they define offsets within the data structure. Origin statements can be used to modify the value of the offset counter. Equate statements can be used to define names relative to elements in the data structure. Data structures cannot be nested within definitions or within common block other data structure definitions. Within the scope of a STRUC or COMN definition, the value of the LOC is absolute and nonrelocatable. The LOC value is equivalent to the offset from the origin of the STRUC or COMN definition to the current location.

To define a linked list structure, each node of which contains a 2-byte forward pointer, a 2-byte backward pointer and a set of values such as four bytes, one byte, one byte and six bytes, the programmer might write:

NODE	STRU	С	
FWD	DS	2	DEFINE FORWARD POINTER
BAK	DS	2	DEFINE BACKWARD POINTER
VALA	DS	4	DEFINE FOUR-BYTE VALUE
VALB	DS	1	DEFINE ONE-BYTE VALUE
VALC	DS	1	DEFINE ONE-BYTE VALUE
VALD	DS	6	DEFINE SIX-BYTE VALUE
	ENDS		

The effect of this definition is the same as:

NODE	EQU	16
FWD	EQU	0
BAK	EQU	2
VALA	EQU	4
VALB	EQU	8
VALC	EQU	9
VALD	EQU	10

Once NODE is defined, it can be used as follows:

	•		
	•		
,	LHI	R5, POOL	GET ADDRESS OF POOL
	LB	RO, VALB(R5)	GET VALUE B OF FIRST NODE
	LH	R5, FWD(R5)	GET POINTER TO NEXT NODE
	•		
	•		
2007	•		
POOL	DS	100*NODE	
	•		
٠	•		
	•		

Data structure definitions must precede any references to their elements in RX3 format instructions, unless the NORX3 instruction or the SQUEZ instruction was used.

3.6.9.2 Structure Initialization (BDATA and BORG) Instructions

Structure initialization instructions define FORTRAN compatible block data subprograms that consist of labeled common blocks. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	BDATA	Not used (ignored)
A symbol (optional)	BORG	Common block and element names, or offset

The Block Data instruction (BDATA) must precede any statements that generate data, and the block data subprogram must not contain any executable code. The common blocks to be initialized must be defined at the beginning of the block data subprogram. Once they are defined, the Block Origin instruction (BORG) is used to initialize the data elements of the common blocks. The operand of the block origin instruction consists of the common block name followed immediately by the element name or its displacement enclosed in parentheses. Only one operand is allowed. Within the scope of the BDATA definition, the value of the LOC is an absolute, nonrelocatable value. The LOC value is offset from the origin to the current location. The BORG statement sets the LOC to the value specified by the operand field. The following is an example of a block data subprogram.

	BDATA		
	* * *		COMMON BLOCK DEFINITION
BLK	COMN		
A	DS	4	
В	DS	40	
Y	DS		
$\mathbf{Z}$	DS	4	
	ENDS *		
	*		INITIALIZE ELEMENTS A, B+8, AND Z
	*		
	BORG	BLK (A)	REFERENCE BY NAME
	DC	E'10'	
	BORG		REFERENCE BY DISPLACEMENT
	DC	E'20'	
	BORG	BLK(B+8)	REFERENCE BY NAME AND
			DISPLACEMENT
	DC	E'30'	
	END		

This program initializes A to a floating point value of 10; Z to a floating point value of 20; and the third fullword of B to a floating point value of 30.

#### 3.6.10 Listing Control Instructions

These instructions allow the programmer to exercise some control over the format and the content of the source listing produced by CAL/32 on the final pass of the assembly.

3.6.10.1 Listing Identification (PROG and TITLE) Instructions

These instructions are used to force CAL/32 to print header information at the top of each page of the source listing. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	PROG	Text
A symbol (optional)	TITLE	Text

The Program instruction (PROG) specifies the primary heading for each page of the listing. In addition, it causes the symbol in the name field to be placed at the beginning of the object file for program identification. On 16-bit assemblies, only the first six characters of the name field are put in the object file.

All characters in the operand field (a maximum of 56), up to and including position 71, are printed in the primary header line of each page of the listing. If more than one PROG instruction is encountered in a module, the last PROG instruction will override all previous ones.

The Title instruction (TITLE) is a way to specify subheadings that can be changed within the program. The text contained in the operand field, up to and including position 71, is printed on the line immediately below the heading produced by the PROG instruction. As many TITLE instructions as required can appear in the source input file. Each time a TITLE instruction is encountered, CAL/32 starts a new listing page with the new subheading when the next printable statement is processed. Subsequent pages contain this same subheading, until another TITLE instruction appears. If two or more TITLE instructions occur together in sequence, only the last TITLE instruction affects the subheading content since a new page is printed only when a printable statement is encountered. TITLE instructions themselves are not printed although they are included in the statement count.

## 3.6.10.2 Format Control (LCNT, EJECT, SPACE and WIDTH) Instructions

These instructions allow the programmer to control the format of the listing. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	LCNT	A symbol or expression
A symbol (optional)	EJECT	A symbol or expression
A symbol (optional)	SPACE	A symbol or expression
A symbol (optional)	WIDTH	A symbol or expression

The operand field of the Line Count instruction (LCNT) specifies the number of lines to be printed on each page of the listing. The operand value must be an absolute number no greater than 99 and no less than 10. The default value of the line count is 58.

Whenever the Eject instruction (EJECT) appears, it overrides the specified or default line count, and causes CAL/32 to start a new page when the next printable statement is processed. The new page starts with whatever headings are in use. This statement is included in the statement count, but it is not printed. If one more EJECT instructions occur together in sequence, only one or page is advanced since the actual advance occurs only when a instruction is encountered. EJECT instructions printable themselves are not printed although they are included in the statement count.

The operand field of the Space instruction (SPACE) specifies the number of lines to be skipped in the listing. The value of the operand must be absolute. If the number of lines to be skipped exceeds the number of lines remaining on the page, this instruction has the same effect as an EJECT instruction and is included in the statement count, but not printed.

The operand field of the Width instruction (WIDTH) specifies the number of columns to be printed across the page. The value of the operand field must be an absolute number, not greater than 132 and not less than 64. The default value is 132.

## 3.6.10.3 Content Control Instructions

The content control instructions control the content of the listing. They have the form:

NAME	OPERATION	OPERAND
A symbol	NLIST	Not used
(optional)		(ignored)
A symbol (optional)	LIST	Not used (ignored)
A symbol	LSTC	Not used
(optional)		(ignored)
A symbol	NLSTC	Not used
(optional)	EDT GM	(ignored)
A symbol (optional)	ERLST	Not used (ignored)
A symbol	LSTM	Not used
(optional)		(ignored)
A symbol	NLSTM	Not used
(optional)		(ignored)
A symbol (optional)	FREZE	Not used (ignored)
A symbol	NFREZ	Not used
(optional)		(ignored)
A symbol	CROSS	Not used
(optional)	NCDOC	(ignored)
A symbol (optional)	NCROS	Not used (ignored)
A symbol	LSTUR	Not used
(optional)		(ignored)
A symbol	NLSTU	Not used
(optional) A symbol	WARN	(ignored) Not used
(optional)	WARN	(ignored)
A symbol	NWARN	Not used
(optional)		(ignored)
A symbol	NPWRN	Not used
(optional) A symbol	PW RN	(ignored) Not used
(optional)	E MA L/LA	(ignored)
, , , , , , , , , , , , , , , , , , , ,		(= ) = = = = = = = = = )

The No List instruction (NLIST) suppresses listing of the source program. Only those statements that contain errors are printed. The NLIST option does not suppress MNOTE messages. MNOTE messages are printed under all circumstances.

The List instruction (LIST) reverses this situation, and all source statements are printed. The assembler default is to print all source statements.

The List Conditionals instruction (LSTC) permits printing of unassembled conditional assembly statements. This is the normal default mode of the assembler.

The No List Conditionals instruction (NLSTC) suppresses printing of unassembled conditional statements.

The Error List instruction (ERLST) causes CAL/32 to print all assembly errors by type, along with the number of each statement on which the error occurred, immediately after symbol table listing. The default does not print this list.

The List Macro instruction (LSTM) permits printing of all macro expansions that are part of the source input file. The macro instruction, the expanded source code, and the generated object code are printed. A plus character (+) precedes each statement number in the expanded source to identify those statements as part of a macro. This is the normal mode of the assembler.

The No List Macro instruction (NLSTM) suppresses printing of macro expansions. Only the macro statement itself is printed. The NLSTM option does not suppress MNOTE messages. MNOTE messages will be printed under all circumstances.

The Freeze instruction (FREZE) halts incrementing of the statement counter when a copy file or macro expansion are included in the source input file. All statements in the copy file or macro expansion receive the same statement number as that of the COPY instruction. This is the normal mode of the assembler.

The No Freeze instruction (NFREZ) increments the statement counter for every statement encountered in the source input.

The Cross Reference instruction (CROSS) uses CAL/32 to generate and print a cross reference listing of all the symbols used in the program. Each symbol is listed in alphabetical order, along with identification of the statements in which it is referenced. The statement in which it is defined is flagged with an asterisk. This is the normal mode of the assembler.

The No Cross instruction (NCROS) prevents the generation of a cross reference listing.

The List Unreferenced Symbols instruction (LSTUR) causes unreferenced symbols to be listed in the symbol list. This is the normal mode of the assembler.

The No List Unreferenced Symbols instruction (NLSTU) suppresses the listing of unreferenced symbols in the symbol list.

The Warning instruction (WARN) allows CAL/32 to flag warnings in the listing and tally the number of warnings encountered. This is the normal mode of the assembler.

The No Warning instruction (NWARN) suppresses both the warnings and the warning count from the listing.

The No Processor Specific Warning instruction (NPWRN) suppresses the warning and the DCMD output generated for instructions not available on all processors. The Processor Specific Warning instruction (PWRN) enables the warning and DCMD output upon encountering instructions not available on all processors. This is the default condition.

#### 3.6.11 Auxiliary Processing Unit (APU) and NAPU Options

The APU and NAPU start options and the APU and NAPU pseudo instructions turn the APU option on or off. The APU and NAPU start options override the corresponding APU and NAPU pseudo instructions. If more than one APU or NAPU option appears in a START option, the latest option takes precedence. The default for this option is off.

If SVC, WCS or non-APU instructions are encountered when the APU option is on, their occurrences are flagged in the listing by the carat character (^) as CAL warnings which have no affect on the end of task code. When the APU option is in effect for each program containing SVC, WCS or non-APU instructions, CAL/32 automatically generates and inserts one or more DCMD commands into the object code. The text of these DCMD commands is:

\*\*\*\* MODULE XXXX CONTAINS SVC INSTRUCTIONS \*\*\*\* MODULE XXXX CONTAINS WCS INSTRUCTIONS \*\*\*\* MODULE XXXX CONTAINS INSTRUCTIONS ILLEGAL FOR APU

Where:

xxxx represents the name of the program.

#### 3.7 ASSEMBLY LISTING

The assembly listing consists of two sections: the source and object program statements and the symbol cross-reference table. The format for printing the source and object program statements is basically the same for either 16-bit assemblies or 32-bit assemblies. The only difference is in the number of characters printed for the LOC and the object data.

- In 16-bit assemblies, only four hexadecimal digits are printed for the LOC and a maximum of eight hexadecimal digits for the data. The letter R is appended to the LOC value if the relocatable LOC is being used.
- In 32-bit assemblies, six hexadecimal digits are printed for the LOC and a maximum of 12 hexadecimal digits for the object data. In addition, the actual second operand address of RX2 and SF instructions is printed next to the object data. This address is preceded by an equal sign (=). The letter I is appended to the LOC if the impure LOC is being used. The letter P is appended to the LOC if the pure LOC is being used.

• In both 16- and 32-bit assemblies, the letter F is appended to the data field to indicate that the statement references an externally defined symbol, a symbol in a common block or an undefined symbol.

The statement number is a decimal number between 1 and 99,999. Each source statement read by the assembler is assigned a unique statement number, beginning with 1, except for source statements from a copy file or macro expansion with the FREZE instruction. The first column of the listing can contain any of the following characters:

#### CHARACTER

?

#### MEANING

- ! The name field of this instruction contains a symbol that was redefined by an EQUATE instruction.
  - A machine instruction not available on the target machine was used; an operand that was improper existed and was substituted, or

a machine dependent instruction was used in assembling a common but could be assembled, or

an assembler instruction was used with an operand that was improper but could be assembled, or

a SCRAT card was encountered as other than the first statement or when batch mode is in effect, or

an EXTRN/ENTRY symbol is longer than six characters for target 16, or

a DS instruction was encountered in a pure section.

- A machine instruction was shortened or modified by squeezing.
  - The APU option is in effect, and the instruction on this line is a Supervisor Call (SVC) instruction, a Writable Control Store (WCS) instruction, or an instruction illegal for an APU.
- # The instruction used is not valid on all
  processors.

The following information is printed at the beginning of the cross reference listing:

- Start options in the START command.
- The number of errors detected by the macro processor if the program assembled was generated by the macro processor.
- Number of CAL/32 errors and the page number of the last error
- Number of CAL/32 warnings and the page number of the last warning
- Number of passes
- Message indicating the use of symbol table paging to disk
- Message indicating abnormal termination of squeezing because of squeeze-induced errors
- Message indicating the amount of required table space

Following this, each symbol used in the program is listed in alphabetical order along with its value. If a cross reference was requested, the statement number of each statement containing a reference to the symbol is printed following the value. The statement number in which the symbol is defined is printed with an asterisk (\*) following. Associated with each symbol is a flag used to indicate one of the following:

БТ	ΔC	
	AG.	

MEANING

ø	Properly defined local symbol
M	Multiply defined symbol
U	Undefined symbol
<	Entry symbol
<u< td=""><td>Undefined entry</td></u<>	Undefined entry
>	Externally defined symbol
>M	Multiply defined external
**	Unreferenced external

The flag is printed in the first column of the line containing the symbol.

If an error is detected in a source statement, the following message is printed immediately after the error statement:

\*\* Annn \*\*

A indicates the general type of error, and nnn is a decimal number that further identifies the error. Appendix A contains a complete list of CAL/32 error codes. · · · · .

#### CHAPTER 4 COMMON MODE PROGRAMMING

#### 4.1 INTRODUCTION

A useful feature of Common Assembly Language/32 (CAL/32) is common mode programming where a single source file can be used to produce object code for either 16- or 32-bit processors. In creating a common mode source file, the programmer must be aware of certain restrictions and safeguards and, in some cases, must use special operation mnemonics that can be translated into either 16- or 32-bit operations.

## 4.2 ADDRESS OPERATION INSTRUCTIONS

Addresses for 16-bit processors occupy 16 bits, a halfword. For the 32-bit processors, addresses occupy the least significant 24 bits of a fullword. In normal mode, CAL/32 makes no distinction between operations on address quantities and operations on other data types. However, when writing in common mode, the programmer must use special operation mnemonics for address operations so CAL/32 can translate them into the correct target machine code. Table 4-1 lists these instructions, their mnemonics and the target machine translations.

	     MNEMONIC	32-BIT   TRANS-   LATION	16-BIT     TRANS-     LATION
Add address Add address immediate Add address RR Add address to memory Compare address	AA   AAI   AAR   AAM   CA	A   AI   AR   AM   C	AH     AHI     AHR     AHR     AHM     CH
<pre>  Compare address immediat   Compare address RR   Compare logical address   Compare logical address   immediate   Compare logical address   Immediate</pre>	CAR   CLA     CLAI	CI   CR   CL   CLI   CLI   CLR   CLI	CHI   CHR   CLR   CLH   CLHI   CLHR   CLHI

## TABLE 4-1 COMMON MODE ADDRESS OPERATIONS

میں بینے سے چین کرنے جب ایس جی جس جی جس جی جب جب جب جب جب جب جب جب جب جب جب جب جب			-
		32-BIT TRANS- LATION	16-BIT   TRANS-   LATION
INSTRUCTIÓN	MNEMONIC	LATION	LATION
Load address	LDA	L	LH
Load address immediate	LDAI	LA	LHI
Load address RR	LDAR	LR	LHR
AND address	NA	N	NH
AND address	NAI	NI	NHI
AND address RR	NAR	NR	NHR
OR address	OA	O	OH
OR address immediate	OAI	OI	OHI
OR address RR	OAR	OR	OHR
Subtract address	SA	S	SH
Subtract address immediate	SAI	SI	SHI
Subtract address RR	SAR	SR	SHR
Shift left address arithmetic	SLAA	SLA	SLHA
Shift left address logical	SLAL	SLL	SLHL
Shift right address arithmetic	SRAA	SRA	SRHA
Shift right address logical	SRAL	SRL	SRHL
Store address	STA	ST	STH
Test address immediate	TAI	TI	THI
Exclusive OR address	XA	X	XH
Exclusive OR address immediate	XAI	XI	XHI
Exclusive OR address RR	XAR	XR	XHR
Multiply address	MA	M	MH
Multiply address RR	MAR	MR	MHR
Divide address	DA	D	DH
Divide address RR	DAR	DR	DHR

TABLE 4-1 COMMON MODE ADDRESS OPERATIONS (Continued)

CAL/32 translates these instructions into halfword or fullword instructions, depending on the target machine. For example:

	•	
	•	
	LDA	Rl,ADDl
	AA	R1,DISP
	•	
	•	
	•	
ADD1	DC	A(TABLE)
DISP	DC	2
	•	
	•	
	•	

•

When CAL/32 assembles these instructions for 16-bit execution, it produces object code that would normally correspond to:

LH R1,ADD1 AH R1,DISP

For 32-bit programs, CAL/32 produces code that would correspond to:

L R1,ADD1 A R1,DISP

Translation is at the object code level; CAL/32 prints the original common mode code on the listing.

## 4.3 COMMON MODE IMMEDIATE OPERATIONS

CAL/32 provides a common mode immediate operation for the load immediate LDI instruction. Depending on the target machine, the LDI is translated into a fullword-referencing LI instruction for the 32-bit machine, or a halfword-referencing LHI instruction for the 16-bit machine, as follows:

INSTRUCTION	COMMON	32-BIT	16-BIT
	MNEMONIC	TRANSLATION	TRANSLATION
Load Immediate	LDI	LI	LHI

#### 4.4 COMMON MODE ASSEMBLER INSTRUCTIONS

In addition to all of the regular assembler instructions described in Chapter 3, CAL/32 recognizes four assembler instructions primarily for use in common mode programming. Two of these are data definition type instructions; the other two are assembler control type instructions.

## 4.4.1 Data Definition Instructions

The common mode data definition instructions are: Define Address Length Constant and Define Address Length Storage. They have the form:

NAME	OPERATION	OPERAND
A symbol (optional)	DAC	One or more operands separated by commas
A symbol (optional)	DAS	A symbol or expression

## 4.4.1.1 Define Address Length Constant (DAC) Instruction

The DAC constant instruction is equivalent to the Define Constant instruction. It is used in common mode programming to reserve storage to be initialized with address length constants. For 32-bit assemblies, the constants are fullwords aligned on fullword boundaries. For 16-bit assemblies, the constants are halfwords aligned on halfword boundaries.

## 4.4.1.2 Define Address Length Storage (DAS) Instruction

The DAS instruction is equivalent to the Define Storage instruction. In 32-bit assemblies, the instruction reserves the specified amount of fullwords aligned on a fullword boundary. In 16-bit assemblies, it reserves the specified amount of halfwords aligned on a halfword boundary. Examples of the use of these instructions are:

> DAC A(TABLE) DAS 16

When assembled for 32-bit execution, the DAC instruction generates a fullword containing the address of TABLE. The DAS instruction reserves 16 fullwords of storage. When assembled for 16-bit execution, these instructions cause CAL/32 to generate a halfword containing the address of TABLE, along with a storage area of 16 halfwords. DAS instructions can be used in common block and structure definitions.

#### 4.4.2 Assembler Control (CAL and NOCAL) Instructions

Two special assembler instructions control error checking. Their form is:

NAME	OPERATION	OPERAND
A symbol (optional)	CAL	Not used (ignored)
A symbol (optional)	NOCAL	Not used (ignored)

The first of these instructions, CAL, establishes the common mode and enables common mode error checking. In this mode, any machine-dependent instruction causes a nonfatal error and a warning flag is printed on the assembly listing.

The NOCAL instruction disables the common mode and its error checking mechanisms until the next CAL instruction is encountered. This is the assembler default mode in which an operation code mnemonic, not valid for the targeted processor but for which there is a valid equivalent, is assembled using the valid equivalent. A question mark (?) is then printed in the left hand margin of the listing.

## 4.5 MIXED MODE COMPUTATIONS

On 32-bit processors, mixed mode computations, such as adding a halfword quantity to an address length quantity contained in a register, can be performed. In general, any halfword arithmetic or logical operation can be performed on address length quantities contained in registers. The exceptions are: shifts, multiply and divide. The halfword forms of these instructions should never be used with address length quantities. Instead, use the special address operation instructions.

## 4.6 GLOBAL SYMBOLS

The global symbols, ADC and LADC, are used primarily in common mode programming. In 32-bit assemblies, ADC has a value of four, the length in bytes of an address length constant. LADC has a value of two, the log (base 2) of the address length. In 16-bit assemblies, ADC has a value of two and LADC has a value of one. Illustrated are these symbol uses in which a main program calls a subroutine and passes parameters to the subroutine in a list of addresses immediately following the branch and link instruction:

RETURN	DAC EQU	RF,SUB A(PARM1),A(PARM2),A(PARM3) *
	•	
	•	
	•	

The subroutine picks up the parameters and calculates the return address as follows:

SUB	AIS	RF, LADC	ADJUST RF FOR
	NAI	RF, - ADC	ALIGNMENT
	LDA	R1,0(RF)	ADDRESS OF FIRST PARAMETER
	LDA	R2, ADC(RF)	ADDRESS OF SECOND PARAMETER
	LDA	R3,2*ADC(RF)	ADDRESS OF THIRD PARAMETER
SUBEND	• • • •	3*ADC(RF)	RETURN TO CALLER

The Add Immediate Short instruction and the And Address Immediate instruction are needed in the subroutine because alignment of address constants in 32-bit assemblies can cause a halfword of filler to be inserted between the branch and link instruction and the first address constant. In this case, the address in register 15 is the address of this halfword, and these instructions increment the address in register 15 to make it point to the first address constant. If no filler is required, because the first constant is naturally aligned on a fullword boundary, register 15 points to the first constant and these two instructions have no effect. Another use of LADC is in shift instructions where a byte pointer must be converted into an address pointer, as:

> LBR1, INDEXGET BYTE POINTERSLALR1, LADCCONVERT TO ADDRESS POINTERLDAR2, TABLE(R1)GET ADDRESS FROM TABLE R2 BR . ٠ .

In 16-bit assemblies, LADC has a value of one and the Shift Left Logical instruction has the effect of doubling the value of the byte pointer, converting it into a halfword pointer. In 32-bit assemblies, LADC has a value of two, and the Shift instruction has the effect of quadrupling the value of the byte pointer, converting it into a fullword pointer.

The LADC symbol can also be used where machine dependent code must be written within a common mode program. For example:

> IF NOT ZERO USE 32 BIT CODE LOAD FULLWORD IN RF ADD FULLWORD B IFNZ LADC-1 RF,A RF,B RF,A STORE IN A LOAD FULLWORD IN RE AND RF ADD LOW ORDER B ADD HIGH ORDER B STORE TN A ELSE LM RE,A RF, B+2 AH ACH RE, B STM RE,A ENDC

shows how fullword addition, requiring double registers in 16-bit assemblies and single registers in 32-bit assemblies, can be handled in a common mode program.

٠ ٠

L

Α

• ٠ •

ST

## 4.7 SPECIAL INSTRUCTIONS

By definition, the instructions Load Multiple, Store Multiple, and Load PSW, operate on address length data. This is why there are no address operation mnemonics for these instructions. Where these instructions are used in common mode programming, the data on which they operate must be defined by the Define Address Length Constant (DAC) and the Define Address Length Storage (DAS) instructions. For example:

	-	
	•	
	•	
	LPSW	NEWPSW
	•	
	•	
	•	
START	STM	RO, SAVE
	LM	RO,PARAM
	•	
	•	
	•	
		-
NEWPSW	DAC	STATUS, A (START)
RSAVE	DAS	16
PARAM	DAC	CON1,CON2,
	•	
	•	1
	•	Î

ł

List processing instructions operate on address length quantities within the list. There is some incompatibility between the 16and the 32-bit versions of these instructions. The 16-bit list instructions require byte pointers at the head of the list. The 32-bit list instructions require halfword pointers. List instructions can be used in common mode programming as long as the number of slots in the list does not exceed 255. Lists always should be defined with the Define List instruction. Use byte instructions where it is necessary to refer to the list pointers in the program. Define displacement into the list pointer fields in terms of the LADC symbol. For example:

•

SLOTS USED CTOP NBOT	• EQU EQU EQU EQU	LADC-1 2*LADC-1 3*LADC-1 4*LADC-1	NUMBER NUMBER CURRENI NEXT BC	TOP
	•			
	•			
	LB	Rl,LIST+CTOP		
	•			
	•			
	•			
LIST	DLIST	32		
	•			
	•			
	•			

In this example, the Load Byte instruction is used along with the value of CTOP to access the current top pointer in the list.

. .

#### CHAPTER 5 COMMON ASSEMBLY LANGUAGE/32 (CAL/32) OPERATING INSTRUCTIONS

#### 5.1 INTRODUCTION

The CAL/32 assembler is utilized to assemble a user-created source file, thus producing a machine language object file. The object code, once successfully assembled and linked, may be executed by the user.

CAL/32 is loaded and started directly from a user terminal with various START options available. The START options permit a user to tailor the assembled output in the desired manner. This chapter directs the user through the assembler process, including the assignment of logical units; allocating memory workspace; options; and the creation of specifving START a command substitution system (CSS) to load and start CAL/32. Also included in this chapter is a section designed to direct the system administrator on how to establish CAL/32 as a task under OS/32.

# 5.2 OPERATING INSTRUCTIONS FOR ESTABLISHING COMMON ASSEMBLY LANGUAGE/32 (CAL/32) AS A TASK

If CAL/32 has not been established as a task under OS/32, the relocatable object code supplied for CAL/32 must be linked as an operating system task. This procedure may only be performed from a system console. The following command sequence is a typical process for establishing CAL/32 as a task using OS/32 LINK:

LO .BG,LINK T .BG ST >ES TA >OP WORK=(X30000,XE0000),SYS=X7FFFFF,SEG,ROL >IN CAL32 >BU CAL32 >END

CAL/32 is segmented into pure and impure code for shared use with operating systems that support this capability. To establish CAL/32 as a nonsharable task, remove the SEG option from the above command sequence.

When assembly is completed, CAL/32 terminates through the operating system, which logs this message:

END OF TASK n

Where:

 n

specifies the end of task code.

An EOT code other than 0 or 1, indicates that CAL/32 was not successfully linked and did not produce a usable task image. See the OS/32 Link Reference Manual for further details concerning linking object modules to produce task images under OS/32.

## 5.3 COMMON ASSEMBLY LANGUAGE/32 (CAL/32) START OPTIONS

When operating under OS/32, CAL/32 accepts certain control options as arguments of the START command. The start options override assembler instructions and cause a carat (^) to appear in the first line of the listing. Any combination of spaces and/or commas can separate or follow the options specification.

Format:

$$\begin{array}{c} \text{START,} \left[ \left\{ \begin{array}{c} \text{APU} \\ \text{NAPU} \end{array} \right\} & \left[ \text{BATCH} \right] \left[ \left\{ \begin{array}{c} \text{CAL} \\ \text{NOCAL} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{NCROS} \\ \text{CROSS} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{DEL} \\ \text{NDEL} \end{array} \right\} \right] \\ \left[ \text{ERLIST} & \left[ \text{ERSO2} \right] & \left[ \left\{ \begin{array}{c} \text{NFREZ} \\ \text{FREZE} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{NHPM} \\ \text{HPM} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{LCASE} \\ \text{NLCASE} \end{array} \right\} \right] \\ \left[ \text{LCNT=} 10-99 \right] & \left[ \left\{ \begin{array}{c} \text{NLIST} \\ \text{LIST} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{NLSTC} \\ \text{LSTC} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{NLSTM} \\ \text{LSTM} \end{array} \right\} \right] \\ \left[ \left\{ \begin{array}{c} \text{NLSTU} \\ \text{LSTUR} \end{array} \right\} & \left[ \text{NDISC} & \left[ \text{NFIX} & \left[ \text{NORXT} \right] & \left[ \text{NORX3} \right] \\ \\ \left[ \begin{array}{c} \text{PPAUSE} \right] & \left[ \left\{ \begin{array}{c} \text{NPWRN} \\ \text{PWRN} \end{array} \right\} & \left[ \begin{array}{c} \text{SCRAT} & \left[ \left\{ \begin{array}{c} \text{SOUEZ=10-99} \\ \text{NOSOZ} \end{array} \right\} \right] \\ \\ \left[ \begin{array}{c} \text{TARGT=} \\ \\ \\ \end{array} \right] & \left[ \left\{ \begin{array}{c} \text{NUREX} \\ \text{UREX} \end{array} \right\} & \left[ \left\{ \begin{array}{c} \text{NWARN} \\ \text{WARN} \end{array} \right\} & \left[ WIDTH \right] \end{array} \right] \end{array} \right]$$

Options:

APU	turns on warnings.	auxiliary	processing	unit	(APU)
NAPU		APU warning or this opti	s. This is on.	the	default

- BATCH initiates a batch stream to allow the assembly of more than one program. See Section 3.6.7.15 for further details. CAL assembles a source program to run on a 16-bit machine. NOCAL assembles a source program to run on a 32-bit machine. This is the default setting. CROSS generates a cross reference listing of all symbols used in a source program. NCROS prevents the generation of a cross reference listing. DEL deletes and reallocates object and listing files as required during CAL/32 assembly. This option deletes and reallocates logical unit 2 (lu2) and lu3 (both previously unassigned), and assigns them to fd.OBJ and fd.LST, respectively. NDEL returns an 8100 error if fd.OBJ and fd.LST have not been allocated and assigned to lu2 and lu3, respectively. This is the default setting. ERLST prints all assembly errors by type and the statement number where the error was encountered. ERSQZ controls squeezing and optimization of the source file by continuing the squeeze process after assembly errors are detected. FREZ E halts the incrementation of the statement counter when a copy file or macro expansion is included in the source file. This is the default setting.
- NFREZ increments the statement counter for each statement encountered in the source file.
- HPM enables the high performance method of assembly. This is the default setting. See Section 5.3.1 for further details concerning HPM assembly.
- NHPM disables the high performance method of assembly and assembles the source program using the standard method.
- LCASE prevents the conversion of lower-case characters to their upper-case equivalents.

the NLCASE enables conversion of lower-case 1 characters to their upper-case equivalents. 1 specifies the number of lines to be printed on LCNT each page of the listing. The number of lines printed per page may be no less than 10 and no more than 99. prints all source program statements LIST to the is the default program listings. This sequence. NLIST suppresses the listing of all source program statements. LSTC permits the listing of unassembled conditional assembly statments. NLSTC suppresses of the listing unassembled conditional assembly statements. LSTM permits the listing of all macro expansions contained in the source program. This is the normal mode of the CAL/32 assembler. NLSTM suppresses the listing of all macro expansions contained in the source program. LSTUR lists unreferenced symbols in the symbol table. This is the default setting. NLSTU suppresses the listing of unreferenced symbols in the symbol table. NDISC disables symbol table paging to disk. NFIX prevents CAL/32 from making extra passes to correct squeeze induced errors. NORX3 provides a simple optimization during a normal assembly. CAL/32forces two-pass RX instructions to either RX1 or RX2 format. NORXT is an alias for NORX3. PPAUS issues a pause request to the operating system at the end of each pass. **PWRN** enables the warning and DCMD output generated for instructions not available on all processors. This is the default setting. disables the warning and DCMD output generated NPWRN for instructions not available all on processors.

copies the source file to a scratch device SCRAT during the first pass. Subsequent passes of the source file are read from the scratch device. compares each source statement sequence number SQCHK with the number of the preceding statement. disables the source statement sequence number NOSEQ checking process. limited amount of SQUEZ performs а space source file during optimization of the assembly. NOSOZ disables the optimization processes of the SOUEZ option. TARGT identifies the processor type on which the program is to be run. If the value 16 is targeted, CAL/32 generates object code for a 16-bit processor. If the value 32 is targeted, CAL/32 generates object code for a 32-bit processor. for unreferenced UREX outputs object code externals. This is the default setting. suppresses the output of object code for NUREX unreferenced externals. flags warnings in the listing and outputs the WARN warning messages and the total number of warnings encountered during assembly. This is the default setting. NWARN suppresses both warning messages and the warning count from the listing. specifies the number of columns to be printed WIDTH across the page.

Functional Details:

A typical start command for a CAL/32 assembly with start options is:

ST , DEL, SQUEZ=99, NCROS

When CAL/32 encounters conflicting start options such as CROSS and NCROS, it will regard the last option encountered as the intended option. This allows the user to redefine the default start options via CSS. See Section 5.3.2 for further details pertaining to the redefinition of CAL/32 START options within a CSS.

1

I

#### 5.3.1 High Performance Method (HPM) Assembly

CAL/32 is equipped with a START option that assembles a source program faster than the standard method of assembly. The HPM option is automatically invoked by CAL/32 as a default setting. See Section 5.3 for START option command conventions. If insufficient memory space is allocated, CAL/32 halts the assembly process using the HPM option and restarts assembly using the standard method. The following message is displayed to the terminal if insufficient memory is allocated for the HPM option:

Table space exceeded - defaulting to the standard method.

The HPM option may be disabled prior to source program assembly by specifying the NHPM option in the START command. This prevents CAL/32 from invoking the HPM option. This option is desirable for installations with insufficient memory overhead to assemble using the HPM option or for the assembly of programs that consistently exceed memory allocation.

CAL/32 reports the minimum memory expansion workspace necessary to assemble a source program using the HPM option. This feature is beneficial to maximize memory allocation for future assembly of the same source program. If too much memory is allocated upon initial assembly, future allocation of memory may be tailored to efficiently assemble the source program and maximize system resources. The formula needed to determine the amount of memory space required to assemble a source program using HPM is depicted in Table 5-1.

ASSEMBLY METHOD	PROGRAM ASSEMBLY   (GENERATING SYMBOL TABLE)	ADDITIONAL MEMORY   FOR CROSS-REFERENCE
Standard	28 bytes/symbol 	2 512-byte buffers for symbols     1 256-byte buffer for bit map
   Faster   	   44 bytes/symbol 	8 bytes/symbol (at most 2 bits/symbol for bit map)

#### TABLE 5-1 MEMORY REQUIREMENTS FOR HPM

In order for CAL/32 to successfully utilize the HPM option, sufficient memory overhead is required. Table 5-2 shows the increased memory requirements necessary for HPM.

1

1

1

## TABLE 5-2 HPM MEMORY UTILIZATION

NUMBER OF SYMBOLS   IN A PROGRAM	NUMBER OF BYTES USED   IN STANDARD METHOD	NUMBER OF BYTES USED   IN FASTER METHOD	%INCREASE     OF MEMORY
			===========
500	12,768	26,250	I 78 İ
1000	28,768	52,250	82
2000	56,768	104,500	84
3000	84,768	156,750	85
5000	140,768	261,250	86
10,000	280,768	522,500	86
20,000	420,768	783,750	86

CAL/32 processor time for the standard and faster modes of assembly are relatively equal; however, the HPM option considerably reduces input/output (I/O) time during assembly. Table 5-3 shows CAL/32 assembly performance improvement for the high performance method as compared to the standard method of assembly. The source programs utilized for this comparison varied in source statement content to best test the HPM option. The amount of performance improvement is dependent upon the number of symbols utilized in the source program and number of times each symbol is referenced.

## TABLE 5-3 ASSEMBLY PERFORMANCE IMPROVEMENT USING HPM

	SOURCE			.	ELAPSED TIME		ELAPSED TIME	19	REDUCTIO
# OF	LINES	# OI	F SYMBOLS	1	STANDARD METHOD	i	FASTER METHOD		IN TIME
2	 14		250		0:35	1	0:11		68
10	23	i	181	i.	1:05	İ	1:04	i	0
43	86	1	643	Ì	5:24	Ì	3:49	Í	29
70	23	1 2	2200	Ì	11:00	1	3:44	Í	66
124	87	1 3	3606	1	15:20	1	7:20	1	52
185	68	1 2	2683	İ	21:31	1	8:35		60

#### NOTE

To maximize CAL/32 performance efficiency when expanding using MACRO/32, a record length of 800 should be specified for the .CAL file.

1

1

## 5.3.2 Assigning Logical Units

The CAL/32 assembler requires a minimum of one lu and up to a maximum of 11 logical units for operation, depending on the options selected and the features invoked by the source program. All of these logical units can be assigned by the user. However, if an lu is needed and not assigned, CAL/32 will allocate temporary system files for logical units 4, 5, 6, 8, 9, 11, 12 and 13. CAL/32 will delete and reallocate permanent files for logical units 2 and 3, provided they were not previously assigned and the DEL start option was specified.

The files used for scratch, cross-reference, paging, forward equates, parameter control block (PCB) directory PCB name directory and error summarywill be allocated by CAL/32 as temporary operating system files if they are needed and were not previously assigned by the user. The logical units used are shown in Table 5-4.

	USE	LOGICAL   RECORD	ALLOCATED BY CAL/32	
	Source input device. The source input to be assembled is read from this device on pass one. This device is re- wound prior to each subsequent pass unless BATCH is specified and the source input is not on a random access device, or scratch (SCRAT) or pass pause (PPAUS) is specified.	80	No	All
2	Binary output device. Assembled object pro- gram is written to this device on the last pass.	108 T=16 126 T=32		All
3	Assembly listing output device. Assembly list- ing is written to this device on the last pass.	64 - 132	If DEL specified	All

## TABLE 5-4 CAL/32 LOGICAL UNITS

## TABLE 5-4 CAL/32 LOGICAL UNITS (Continued)

	u, gan ann gan dh' gan, gan gan gan gan dan dan din ann allt and gan han ann da't ann ann ann dan ann an	LOGICAL	ALLOCATED	REQUIRED
LU	USE	RECORD	BY CAL/32	FOR
4	Source scratch device. The source input is copied to this device during pass one. The source input is read from this device on all subsequent passes.	80	Yes	SCRAT   BATCH   
5	Symbol cross-reference scratch device. Cross- reference information is built on this device during the last pass. A device assigned to this lu must support random access.	256	Yes	CROSS
6	Symbol table paging device. Symbol table information is paged to this device during all passes. A device assigned to this lu must support random access.	512	Yes	Insuffi- cient memory
7	Source library input device. Source inform- ation to be included in the main assembly is read from this device on each pass unless SCRAT or BATCH was specified. Then the library is searched and read on pass one only.	80	NO	COPY
8	Forward equate scratch device. This lu can be used if forward refer- enced equates exist in the source input. This device must support random access.	256	Yes	Forward   equates     

TABLE 5-4 CAL/32 LOGICAL UNITS (Continued)

	USE	LOGICAL RECORD	ALLOCATED BY CAL/32	REQUIRED   FOR
9	Error tabulation device. Error messages and their associated line numbers are written in binary to this device during the last pass and written to lu3 after completion of the assembly and symbol table listing.	80	Yes	ERLST
	Copy file information directory. This device must support random access.	256	Yes	СОРҮ
12	Parameter control block (PCB) file directory scratch device. This device must support random access.	256	Yes	CLIB
13	PCB name directory scratch device. This device must support random access.	256	Yes	СОРҮ

5.3.3 Starting Common Assembly Language (CAL/32) Using Command Command Substitution System (CSS)

CAL/32 may be tailored for each installation's needs with the use of a simple CSS. The following sample CSS, named CAL.CSS for illustrative purposes, loads CAL/32; allocates desired memory workspace; assigns the source file to lul; and starts the assembly process with the desired START options.

Example:

LO CAL32,02 AS 1,01.CAL ST ,NCROS DEL 03 04 \$EXIT

48-050 F00 R03

1

1

The first statement in CAL.CSS loads CAL/32 with the @2 variable accepting the memory workspace allocation for the current session of CAL/32 assembly. The value of @2 is specified during CSS execution and is substituted within the CSS when the variables are expanded. (Variable substitution is discussed later in this section.)

The second statement assigns the source file to lul and places the extension .CAL at the end of the source file being assembled. The source file is represented by the CSS variable @1. This sample CSS makes it unnecessary to enter in the source file with the CAL/32 extension identifier. The .CAL extension is added to the source filename automatically when the variable @1 is expanded.

The third statement starts CAL/32 with the START options: NCROS and DEL. The @3 and @4 variables allow the user to do one of two things. The user has the option of either specifying two different START options or altering the START options already specified.

The \$EXIT ends CSS execution and returns control to the command processor.

CAL.CSS is excuted in the following manner:

CAL SOURCE, 300, CROSS, SQUEZ

| Where:

1

I

1

l

- CAL is the CSS call to commence execution of CAL/32.
  - SOURCE is the name of the source file to be assembled, minus the .CAL extension.
  - 300 is the allocated memory workspace in kB desired for CAL/32 execution. This value varies in accordance with source program memory requirements.
  - CROSS alters the NCROS option of the START command, thus producing a cross reference of the source file assembled.

SQUEZ performs a limited amount of space optimization of the source file during assembly.

In the above CSS call, variable substitution is used to allow flexibility during execution. CSS variable substitution is represented in the CSS call statement as follows:

CAL @1,@2,@3,@4

All CSS variables are expanded at the time of execution and replace the corresponding @n value in CAL.CSS

Successful execution of CAL.CSS does not require that all variables be specified in the CSS call statement. For instance, CAL.CSS may be executed without memory workspace specified.

Example:

CAL SOURCE, CROSS, NHPM

In the above example, the @2 CSS variable is not specified, therefore, expanding only the @1, @3 and @4 variables in CAL.CSS.

CAL.CSS is only one example of the use of CSS calls to simplify the use of CAL/32. For more information pertaining to CSS programming, refer to the Multi-Terminal Monitor (MTM) Reference Manual.

5.3.4 CAL/32 Assembler End of Task (EOT) Codes

When an assembly terminates, an EOF code is passed to the operating system in the operand field of the Supervisor Call 3 (SVC3) instruction. The meanings of the possible end of task codes are:

END OF TASK CODE	MEANING
0	Assembly complete without errors.
1	Illegal option passed with the START command. Assembly is aborted after logging the illegal options to the console. The user should retry.
2	One or more errors detected during the assembly. This end of task code is also used if errors are detected in one or more programs of a batch assembly.
3	Misplaced BEND.
4	Symbol table overflow.
5	A cross-reference option problem. Try to reassemble or use the NCROSS option to turn

off the CROSS option.

----

: . .

: .

### APPENDIX A COMMON ASSEMBLY LANGUAGE/32 (CAL/32) ERROR CODES

.

A001	the address	The address is out of range for the specified instruction format.
A002	the address	The address is out of range for an RX2 instruction.
A003	the operand	The operand of a previously Squeezed instruction was changed making the Squeezed instruction invalid.
B001	alignment	The address of the operand is on an incorrect boundary for the instruction specified.
B002	alignment	An odd address used in a T constant location counter (LOC) was not even when the instruction was specified.
C001	common mode	An opcode that is not part of the common mode set is used in a common mode assembly.
D001	data structure	An illegal statement appears in a STRUC or COMN definition.
E001	END placement	An END statement was encountered within a STRUC or COMN definition or within an unterminated conditional.
F001	missing operand	A required operand is missing.
F002	register specification	A register value is not in the range of 0 to 15, or an odd register value is used where an even value is required.
F003	invalid source field	Invalid label in the source field, a label in the name field is not followed by a space, or a required label is missing; e.g., on EQU.
F004	invalid symbol	More than eight characters were specified in a symbol.

F005	EXTRN	An invalid type for EXTRN; e.g., common block or EXTRN was used in an expression.
F006	immediate field	The value of data is too large to fit into the immediate field. A fullword EXTRN is used in RII instruction. A character string used as an immediate field is too long.
F007	ENTRY	A symbol declared as an ENTRY is undefined. Improper type for ENTRY; e.g., common block name.
F008	delimiter	Operands are not separated by commas. Unrecognizable operator. The last operand is not followed by a CR or a blank. Unbalanced parentheses. Opcode is not followed by a space or a carriage return (CR).
F009	invalid expression	Expression uses common element names not in the same block.
F010	apostrophe	No ending apostrophe in C,D,E,F, H,P,U,X or Y constant. Illegal character encountered in C,D,E,F,H,P,U,X or Y constant prior to the ending apostrophe.
F011	invalid operand	T constant was specified in TARGT 16 assembly. Argument mode of T constant is not ABS, PURE or IMPURE. Illegal data specified in BDATA program. Fullword EXTRN used as an operand of DCZ. Value of DB operand must be absolute. Value of DS, DSF, DSH is illegal. Invalid symbol used for ENTRY name. Symbol used as ENTRY must be ABS, PURE, IMPURE, or Relocatable. Invalid symbol used for EXTRN name. Invalid data in BORG. Operand of CNOP or ALIGN is not absolute.
F012	improper statement	Improper type for EXTRN operand; e.g., common block name. Transfer address on END statement is an improper type; e.g., EXTRN. Illegal operand on EQU.


- F013 file descriptor Syntax error on file descriptor (fd) of a COPY, FCOPY, or CLIB statement.
  F014 missing string No characters between apostrophes of C,E,D,F,H,P,U,X or Y constant.
  F015 invalid character Illegal character encountered
- F015 invalid character Illegal character encountered between apostrophes of an E or D constant.
- I001 conditional An ELSE or ENDC statement found without a matching IFx.
- M001 symbol definition The symbol in the name field is also used in the name field of another statement. The value or type of a symbol changed from its definition on a previous pass. (This can occur by illegal use of conditionals, ORG, DO, DS or a misplaced SCRAT statement.) Forward referenced symbol used where a previously defined symbol is required.
- M002 symbol definition An attempt was made to redefine a symbol with an EQU that is the name field of a statement.
- 0001 illegal opcode The opcode used is totally unrecognizable or illegal for the specified TARGT.
- P001 location counter The location counter exceeded  $2^{16} 1$ on a TARGT-16 or  $2^{32} - 1$  on a TARGT-32 assembly.
- P002 reentrancy check The instruction attempts to modify PURE code.
- R001 relocation error An invalid combination of relocatable terms in an expression. A relocatable operand follows a unary minus.
- S001 sequence check The value in the sequence numbers field is not greater than the previous sequence number.

SOO2 COPY COPY Statement appears within a file being copied. An invalid symbol used as COPY operand. The operand of COPY is not followed by a space, comma or CR.

S003	invalid option sequence	A COPY, PAUSE, MSG or DO statement immediately follows a DO statement.
S004	invalid option	An argument is not absolute or exceeds 32,767. An argument of LCNT is not in the range of 10 to 99. An argument of WIDTH is not in the range of 64 to 132. An argument of TARGT does not evaluate to either 16 or 32. An argument of SQUEZ is not in the range of 1 to 99.
S005	PROG	Multiple PROG statements were encountered in a program.
T001	overflow	The intermediate or final result of an arithmetic expression exceeded 2 - 1.
T002	floating point	An overflow occurred during conversion of floating point constant.
T003	value	The data item exceeds the range for specified type; e.g., X'12345'.
T004	divisor	A division by 0 is attempted.
U001	not used	
U002	undefined symbol	A referenced symbol is not defined in the program.
U003	undefined symbol	An attempt was made to circularly define a symbol; e.g.:
		A EQU B B EQU A
U004		File specified as an operand of FCOPY, CLIB or COPY does not exist.
U005		Program name is not found in any of the PCB libraries.

#### APPENDIX B OBJECT CODE FORMAT

Modules in object code format produced by Common Assembly Language/32 (CAL/32) are divided into records. Each record contains 126 bytes of information for 32-bit object code or 108 bytes of information for 16-bit object code. The first four bytes of each record of the object code format are organized as follows:



The sequence numbers are sequential negative integers -1, -2, -3, etc., represented in two's complement form. The first record in a program must have sequence number -1. Subsequent records must be in proper order to be loaded.

The checksum is an exclusive OR sum of all halfwords in the record, except itself, exclusive ORed with a halfword of all 1's.

The remainder of the record is a sequence of items; an item is a byte of loader information. There are two types of items: loader items and data items. Each loader item is followed by a certain number (which can be 0) of data items. The loader items and their meanings are listed in Tables B-1 and B-2.

# TABLE B-1 32-BIT LOADER ITEM DEFINITIONS

LOADER ITEM	MEANING	NUMBER OF DATA
0 1 2 3	End of record End of program Reset sequence number Block data indicator	None None None 8-byte name, 3-byte displacement,
4 5	Absolute program address Pure relocatable program	any absolute data     item (20-5B)     3-byte address     3-byte address
6	address Impure relocatable program address	3-byte address
7	2 bytes of pure relocatable data	2-byte address
8	2 bytes of impure relocatable data	2-byte address   
9	4 bytes of pure relocatable data	4-byte address   
A	4 bytes of impure relocatable data	4-byte address
В	Common reference	8-byte address     3-byte displacement
С	EXTRN	8-byte name, fol-lowed by item 4,5, or 6
D	ENTRY	8-byte name fol-
Е	Common definition	5, or 6     8-byte name fol-     lowed by a 3-byte     length
F 10	Program label 3 bytes absolute and 3	8-character name     6 bytes
11	bytes pure relocatable 3 bytes absolute and 3 bytes impure relocatable	6 bytes
12 13	Load program transfer Define start of chain	Item 4, 5, or 6
14	(reference) Load chain definition	Item 4, 5, or 6
15	address 2 bytes absolute and 2	4 bytes
16	bytes pure relocatable 2 bytes absolute and 2 bytes impure relocatable	4 bytes   

## TABLE B-1 32-BIT LOADER ITEM DEFINITIONS (Continued)

LOADER	MEANING	NUMBER OF DATA ITEMS FOLLOWING
17	Short form EXTRN	8-byte name and
18	Length of impure and pure segments	Item 4, 5 or 6 3-byte impure length and 3-byte pure length
19	Perform fullword chain	None
1A	Perform halfword chain	None
1B	No operation	None
1C	2-byte pure translation table address	2 bytes
1D	2-byte impure translation table address	2 bytes
I IE	Not used	N/A
1F	l-byte absolute data	l byte
20	2 bytes absolute data	2 bytes
21	4 bytes absolute data	4 bytes
22	6 bytes absolute data	6 bytes
23	8 bytes absolute data	8 bytes
•	•	•
•	•	•
• • • • • • • • • • • • • • • • • • •	•     100 hutoa ahaaluto data	120 bytes
5B	120 bytes absolute data Define pure location counter	
	Derine pure rocación councer	number
1		8-byte section name
i i		8-byte pool name
5D	Define impure location	1-byte location
i -	counter	number
	1	8-byte section name
		8-byte pool name
5E	No operation	None
5F	Load program address	1-byte location
		number
		3-byte relocate
		address
60	2 bytes relocatable data	2 bytes
61	4 bytes relocatable data	4 bytes
62	2 bytes ABS/ 2 bytes	4 bytes
62	relocation	6 bytes
63	3 bytes ABS/ 3 bytes relocation	U Dy Les
64	Load translate table	1-byte location
	address	number
		2-bytes data

,

-

### TABLE B-1 32-BIT LOADER ITEM DEFINITIONS (Continued)

LOADER ITEM	MEANING	NUMBER OF DATA   ITEMS FOLLOWING
65	Extended EXTRN re	symbol name   1-byte flag   xxxx xx00 standard   EXTRN   xxxx xx01 weak   EXTRN   xxxx xx10 include
66	Extended entry	EXTRN 4-byte offset 1tem 4, 5 or 6 8-byte entry symbol 1-byte flag xxxx xx00 standard entry xxxx xx01 data entry
67	Link commands	xxxx xxl0 weak   entry   Item 4, 5 or 6   1-byte length   1-80 characters   of command

## TABLE B-2 16-BIT LOADER ITEM DEFINITIONS

LOADER   ITEM	MEANING	NUMBER OF DATA
0	End of record	None
i i	End of program	None
	Perform chain	None
i <u>3</u>	Toggle absolute/relocatable	None
1	mode	i i
4	Transfer address	2-byte address
5	Load program address (ORG)	2-byte address
6	Load reference address	2-byte address
7	Load definition value	2-byte address
8	2 bytes absolute data	2 bytes data
9	2 bytes relocatable data	2 bytes data
A	4 bytes absolute data	4 bytes data
B	2 bytes absolute and 2	4 bytes data
	bytes relocatable data	
I C	EXTRN reference	6-byte name

#### TABLE B-2 16-BIT LOADER ITEM DEFINITIONS (Continued)

LOADER		NUMBER OF DATA
ITEM	MEANING	I ITEMS FOLLOWING
========		
D	ENTRY definition	6-byte name
E	Decode next item	Next item
E0	Declare common block	6-byte name
1		2-byte size
El	Load common block	6-byte name
1	definition value	2-byte offset
E2	2 bytes absolute block data	6-byte name
1		2-byte offset
		2 bytes data
E3	4 bytes absolute block data	6-byte name
		2-byte offset
1		4 bytes data
E4	Reset sequence number to -1	None
E5	1-byte absolute data	1-byte data
E6	1-byte absolute block data	6-byte name
1		2-byte offset
1	· · · · · · · · · · · · · · · · · · ·	1-byte data
F	Program label	6-byte name

All items are given in hexadecimal. Note that item E is actually a compound item whose interpretation depends on the item it follows. Item E and the following item are considered a single control item and cannot be split across object records. This effectively allows more than 16 different control items though most of them require only one nibble.

B-5

:

: .

. .

·

#### INDEX

I

A

1

A	
ABS instruction Absolute instruction. See ABS.	3-54
Add immediate short instruction Address constants	4-6
types Address operation	3-44
instructions ALIGN instruction And address immediate	4-1 3-54
instruction APU instruction APU option	4-6 3-81
start options Arithmetic expressions Arithmetic operators	3-81 2-1 2-1
Assembler control instructions batch assembly copy copy library end file copy high performance method lower-case message no lower-case no squeeze pass pause pause scratch sequence checking squeeze squeeze related target unreferenced externals Assembler instructions absolute align common mode compound conditional conditional no operation data definition data entry define byte define constant define list define storage do end entry equate external high performance method impure include LOC	4-5-5-5-5-86959059440366 -5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-5-3-5-3-5-3-5-3-5-3-5-3-5-3-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5

Assembler instructions (Continued)	
no squeeze	3-60
origin	3-53
pure	3-52
÷	3-71
simple IF	
symbol definition	3-30
weak entry	3-35
weak external	3-35
Assembly listing	
cross reference listing	3-83
object program statements	3-81
source program statements	3-81
symbol cross-reference	
table	3-81
Auxiliary processing unit.	•••
See APU.	
DEC MID.	

#### в

Batch end instruction. See BEND.	
BATCH instruction	3-66
BDATA instruction	3-76
BEND instruction	3-66
Block data instruction. See BDATA.	
Block origin instruction.	
See BORG.	
BORG instruction	3-76
Branch and link instructions	1-18

#### С

CAL instruction	4-5
CAL/32	
machine instructions	3-11
3200MPS Family of	
Processors	3-20
3280 System	3-27
mnemonics	3-12
Series 3200 Processors	3-21
summary	3-12
	5-12
operating instructions	5-1
start options	
task establishment	5-1
Character constants	3-47
CLIB instruction	3-57
CNOP instruction	3-55
Comment statements	
examples	3-1
Common Assembly Language/32.	
See CAL/32.	
Common instruction. See COMN.	
Common mode assembler	
instructions	4-3
Common mode immediate	4-2
	4 2
operations	4-3
Common mode programming	4-1

COMN instruction	3-73	Define address length
Compound conditional		constant instruction. See
instructions	3-67	DAC.
Conditional assembly		Define address length
instructions	2.66	storage instruction. See D
compound conditional	3-66	Define byte instruction. Se
do	3-72 3-71	DB. Define command instruction
simple IF Conditional branch	3-71	Define constant instruction
instructions	1-17	fullword alignment
branch and link	1-18	halfword alignment
Conditional no operation	1-10	Define list instruction. Se
instruction. See CNOP.	3-55	DLIST.
Constant types	5 55	Define storage instruction
address	3-44	fullword alignment
character	3-47	halfword alignment
decimal string	3-47	DLIST instruction
floating point	3-46	DNTRY instruction
hexadecimal	3-40	DO instruction
integer	3-42	DS instruction
Content control instructions	3-78	DSF instruction
cross reference	3-80	DSH instruction
error list	3-80	
freeze	3-80	
list	3-79	E
list conditionals	3-79	i I DIDOM in chanachian
list macro	3-80	EJECT instruction
list unreferenced symbols	3-80	ELSE instruction End condition instruction.
no cross no freeze	3-80 3-80	See ENDC instruction.
no list	3-79	END instruction
no list conditionals	3-79	End of task codes. See EOT.
no list macro	3-80	End structure instruction.
no list unreferenced	5 6 6	See ENDS.
symbols	3-80	ENDC instruction
no processor specific		ENDS instruction
warning	3-80	ENTRY instruction
no warning	3-80	EOT codes
processor specific		EQU instruction
warning	3-80	Equate instruction. See EQU
warning	3-80	ERLIST instruction
COPY instruction	3-57	Error checking
Copy library instruction.		Error codes
See CLIB.	_	Error list instruction. See
CROSS instruction	3-80	ERLIST.
Cross reference instruction.		Error squeeze instruction.
See CROSS.		See ERSQZ.
		ERSQZ instruction
<b>n</b>		Expressions
D		evaluations
DAC instruction	4-4	Extended branch instruction Extended branch mnemonics
DAS instruction	4-4	External instruction. See
Data definition instructions	4-4	EXTRN.
common mode data		EXTRN instruction
definition	4-4	
define constant	3-39	
define storage	3-37	F
Data entry instruction. See		· · · ·
DNTRY.		FCOPY instruction
DB instruction	3-50	File copy instruction. See
DC instruction	3-39	FCOPY.
DCF instruction	3-39	Floating point constants
Decimal string constants	3-47	double precision
packed	3-47	internal representation
unpacked	3-47	single_precision

address length nt instruction. See address length e instruction. See DAS byte instruction. See command instruction 3-52 constant instruction word alignment 3-39 word alignment 3-39 list instruction. See storage instruction word alignment 3-37 word alignment 3-37 nstruction 3-51 3-36 3-72 nstruction ruction ruction 3-37 truction 3-37 3-37 truction Е py instruction. See

EJECT instruction	3-78
ELSE instruction	3-68
End condition instruction	on.
See ENDC instruction.	2.50
END instruction   End of task codes. See B	3-56
End structure instruction	
See ENDS.	/11•
ENDC instruction	3-6.9
ENDS instruction	3-74
ENTRY instruction	3-34
EOT codes	5-13
EQU instruction	3-30
Equate instruction. See	EQU.
ERLIST instruction	3-80
Error checking	4-5
Error codes	A-1
Error list instruction.	
Error squeeze instruction	on.
See ERSQZ.	
ERSQZ instruction	3-63
Expressions	
evaluations	2-2
<pre>Extended branch instruct Extended branch mnemonic</pre>	
External instruction. Se	
EXTRN.	
EXTRN instruction	3-34
F	
FCOPY instruction	3-58
File copy instruction.	Bee

3-58

3-46

3-47 3-46

Floating point registers double precision	1-4	Instruction formats (Continued)	
single precision Format control instructions	1-4	register-to-register	1-7 1-10
eject	3-78	register/immediate one	1-10
line count	3-78	register/immediate two	1-13
space	3-78	register/indexed storage	1-8
width	3-78	register/indexed storage	
Freeze instruction. See	• • • •	one	1-11
FREZE.		register/indexed storage	
FREZE instruction	3-80	three	1-12
		<pre>register/indexed storage</pre>	
_		two	1-11
G		short form	1-9
Olehel surphale	0 F		1-14
Global symbols ADC	2-5 4-6	variations	1-17
LADC	4-6	Instruction statements   assembler	3-1
ENDC	4-0	character position	3-3
		fixed format	3-2
Н		free format	3-3
		machine	3-1
Hardware		restrictions	3-3
relocation	1-7	Instruction variations	1-17
segmentation	1-7	Instructions	
Hexadecimal constants	3-40	compare	1-18
High performance assembly.		conditional branch	1-17
See HPM.		1/0	1-18
High performance method		load PSW	1-18
assembly	5-7	simulate interrupt	1-18
instruction	5-7	store   test	1-18 1-18
memory requirements memory utilization	5-8	usual extended branch	1-10
performance	5-8	mnemonics	3-25
HPM instruction	3-66	Instructions for data	5 25
		structures	
		structure definition	3-73
I,J,K		<pre>structure initialization</pre>	3-75
		Integer constants	
I/O operations	1-6	alignment	3-44
IF instruction	2 6 0	examples	3-43
conditional	3-68	range	3-42
simple	3-71 2-3	IOP   instructions for 3260MPS	
Implicit symbols character	2-3	System	3-29
decimal	2-3		J 2 J
hexadecimal	2-3		
IMPUR instruction	3-53	L	
Impure instruction. See		1	
IMPUR,		LCASE instruction	3-59
INCLD instruction	3-36	LCNT instruction	3-78
Include instruction. See		Line count instruction. See	
INCLD.		LCNT.	
Input/output processor. See		List conditionals	
IOP.		instruction. See LSTC.	3-79
Instruction execution	1-5	LIST instruction   List macro instruction. See	3-19
order Instruction formats	1-5	LIST MACTO INSCLUCTION. See	
Instruction formats 16-bit	1-7	List unreferenced symbols	
32-bit	1-10	instruction. See LSTUR.	
abbreviations	1-7	Listing control instructions	
	1-10	content control	3-78
reg & index storage/reg		format control	3-77
& index storage	1-15	listing identification	3-77
register and immediate	1-9	1	
		1	

•

No list unreferenced symbols instruction. See NLSTU. No lower-case instruction. See NLCASE.	
No processor specific	
warning instruction. See	
NPWRN.	
No sequence checking	
instruction. See NOSEQ.	
No squeeze instruction. See	
NOSQZ.	
No warning instruction. See	
NWARN.	
NOCAL instruction 4-	5
NORX3 instruction 3-	63
NOSEQ instruction 3-4	54
NOSQZ instruction 3-4	50
NPWRN instruction 3-	80
NUREX instruction 3-	56
NWARN instruction 3-	80

#### 0

Object code format Operand field	B-1
reg & index stor/reg &	
index stor instruction	3-8
register-to-register	
instruction	3-6
register/immediate	
instruction	3-7
register/indexed storage	
instruction	3-7
Operation field	
examples	3-5
mnemonics	3-5
restrictions	3-5
ORG instruction	3-53
Origin instruction. See ORG.	

### Р

Packed decimal string constant	
examples	3-49
internal representation	3-48
Pass pause instruction. See	
PPAUS.	
PAUSE instruction	3-59
PPAUS instruction	3-65
Processor specific warning	
instruction. See PWRN.	_
PROG instruction	3-77
Program instruction. See PROG.	
Program status word. See PSW.	
Programs	
absolute	1-6
relocatable	1-6
PSW	
condition code	1-5
location counter	1-5
status descriptor	1-5

PURE	instruction	3-52
PW RN	instruction	3-80

t

#### Q

Quantities	
absolute	2-2
relocatable	2-2

R

Reg/index storage one instruction (32-bit). See RX1. Reg/index storage three instruction (32-bit). See RX Reg/index storage two instruction (32-bit). See RX2. Register and immediate instruction. See RI. Register and immediate one instruction (32-bit). See RI1. Register and immediate two instruction (32-bit). See RI2. Register and index/register and index instruction. See RXRX. Register-to-register instruction. See RR. Register/indexed storage instructions. See RX. Restricted symbols ABSTOP 2 - 5ADC 2-5 2-5 IMPTOP 2-5 LADC PURETOP 2-5 1-9 RI instructions operand representation 3-8 RI1 instruction 1-13 RI2 instruction 1-13 RR instructions 1-7 16-bit 32-bit 1 - 10operand representation 3-6 RX instructions 1 - 816-bit 1-8 32-bit 3-7 operand representation 1-11 RX1 instruction RX2 instruction 1-11 RX3 instruction 1-12 1-15 **RXRX** instruction operand representation 3-9

S

Scratch instruction. See

SCRAT instruction

Sequence checking instruction. See SQCHK. Series 3200 Processors	
machine	
instructions/mnemonics	3-21
SF instructions	•
l6-bit	1-9
32-bit	1-14
Short form instructions.	
See SF.	
Source statements	
comment	3-1
instruction	3-1
SPACE instruction	3-78
Special instructions	4-8 3-64
SQCHK instruction Squeeze instruction. See	3-64
SQUEZ.	
Squeeze related instructions	
error squeeze	3-63
no RX3	3-63
SOUEZ instruction	3-60
SQUEZ instruction START command	5-3
Starting CAL/32	5-3
assigning logical units	5-9
end of task (EOT) codes	5-13
error codes	A-1
object code format	B-1
using CSS Statements	5-11
assembler	3-1
machine	3-1
String-processing instruction	1 - 15
STRUC instruction	3-74
Structure definition	
instructions	
common instruction	3-73
end structure instruction	3-73
structure instruction	3-73
Structure initialization	
instructions	
block data	3-76 3-76
block origin Structure instruction. See	3-70
STRUC.	
Subroutines	
branching to	1-18
returning from	1-18
Symbol definition	
instructions	3-30
Symbols	
global	2-5
implicit	2-3 2-3
restricted	2-3
Symbols and expressions	2-1
examples System architecture	<i>4</i> . − 1
multiprocessing	1-1
uniprocessing	ī-ī
<b>-</b> · · ··· <b>-</b>	<b>,</b>
Т	

3-64 | Target instruction. See | TARGT. | TARGT instruction 3-56

SCRAT.

Task establishment	5-1	W
Temporary storage types	1-4	W
TITLE instruction	3-77	   W   W
U, V		I W
Unpacked decimal string constant		   3
examples	3-49	
internal representation Unreferenced externals	3-48	
instructions. See UREX and NUREX.		
UREX instruction	3-66	
Usual extended branch mnemonics	3-25	
W,X,Y,Z		
WARN instruction Warning instruction. See	3-80	   
WARN.		1

Ì

İ.

ł


.

Weak entry instruction. See WNTRY. Weak external instruction. See WXTRN. WIDTH instruction WNTRY instruction WXTRN instruction 3-78 3-35 3-35

3200MPS Family of Processors	
machine	
instructions/mnemonics	3-20
3260MPS System	
IOPs	3-29
3280, 3280E and M3200 Systems	
CAL/32 machine	
instructions	3-27
3280, 3280E, and M3200	
Systems	
usual extended branch	
mnemonics	3-25



In reference to	COMMON ASSEMBLY LANGUAG 48–050 F01 R03	E/32 (CA	L/32) Reference	Manual —	
	We try to make our documentation from errors. We invite your commour documentation to suit your n	nents and			
	Please send us comments, correct to report software documentation			. Use the SC	CR syster
I think this manual	is easy to read is easily understood is concise & to the point covers the subject has enough detail is well organized provides easy-to-locate information is aesthetically pleasing has clear illustrations has enough illustrations	Strongly Agree	Agree	Disagree	Strongly Disagre
	has meaningful examples has a helpful index				
My other comments	Please make any additional spec figure number.)	ific comm	nents. (Include o	chapter, pag	ge, table
About myself	Job Function: Dev. Engineer		Sys. Analyst Administrator Operator		/App. Pro ual user er
What hardware system are you using?					
	What revision level of system so	ftware ar	e you using?		
	Name/Title:				
	Company/Organization:				
	Address:				
	May we contact you?				
	Telephone:		Date:	<b>M</b> an all and a second strain to the second strain	





## PUBLICATION COMMENT FORM

We try to make our publications easy to understand and free of errors. Our users are an integral source of information for improving future revisions. Please use this postage paid form to send us comments, corrections, suggestions, etc.

1.	Publication number
2.	Title of publication
3.	Describe, providing page numbers, any technical errors you found. Attach additional sheet if necessary.
4.	Was the publication easy to understand? If no, why not?
5.	Were illustrations adequate?
6.	What additions or deletions would you suggest?
7.	Other comments:
From	Date
Positi	ion/Title
Com	oany
Addre	9\$8

		· · · · · · · · · · · · · · · · · · ·	
		1	
		1	
		I	
		1	
	i	1	
		Ì	
		1	
OLD		FOLD	
		1	
		I	
		NO POSTAGE	
		NECESSARY   '	
		IF MAILED	
	:	IN THE UNITED STATES	
		UNITED STATES	
	ſ <u></u>		
	BUSINESS REPLY MAIL		
	FIRST CLASS PERMIT NO. 22 OCEANPORT, N.J.		
	POSTAGE WILL BE PAID BY ADDRESSEE		
	Concurrent Computer Corporation		
	Oncarrent Computer Corporation		
	2 Crescent Place		
	Oceanport, NJ 07757		
<b>TTN:</b>		1	
ECHNIC	AL SYSTEMS PUBLICATIONS DEPT.		
Lonno,			
OLD		FOLD	
		· · · · · · · · · · · · · · · · · · ·	
		1	
		1	
		1	
	·	1	
		i	
	,	i	
		1	
		I	
TAPLE		STAPLE	
		STAPLE	941(
			- <b>T</b> IL

-