OS/32 SYSTEM LEVEL Programmer Reference Manual

OS/32 Version 8.2 or Higher

48-040 F00 R05



The information in this document is subject to change without notice and should not be construed as a commitment by Concurrent Computer Corporation. Concurrent Computer Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license, and it can be used or copied only in a manner permitted by that license. Any copy of the described software must include any copyright notice, trademarks, or other legends or credits of Concurrent Computer Corporation and/or its suppliers. Title to and ownership of the described software and any copies thereof shall remain in Concurrent Computer Corporation and/or its suppliers.

The licensed program described herein may contain certain encryptions or other devices which may prevent or detect unauthorized use of the Licensed Software. Temporary use permitted by the terms of the License Agreement may require assistance from Concurrent Computer Corporation.

Concurrent Computer Corporation assumes no responsibility for the use or reliability of the software on equipment that is not supplied by Concurrent Computer Corporation.

Reliance is a trademark of Concurrent Computer Corporation.

[©] 1981, 1983, 1984, 1986 Concurrent Computer Corporation — All Rights Reserved

Concurrent Computer Corporation, 2 Crescent Place

Oceanport, New Jersey 07757

Printed in the United States of America

TABLE OF CONTENTS

PREFACE

CHAPTERS

1 OS/32 SUBSYSTEMS

1.1	INTRODUCTION	1-1
1.1.1	OS/32 Multiprocessing Support	1-2
1.2	SOFTWARE SUBSYSTEMS	1-3
1.2.1	Task Management Subsystem	1-6
1.2.1.1	Task Scheduling on the 3200MPS Family of	
	Processors	1-11
1.2.2	Job Accounting Subsystem	1-14
1.2.3	Memory Management Subsystem	1-14
1.2.4	Timer Management Subsystem	1-15
1.2.5	File Management Subsystem	1-16
1.2.6	Input/Output (I/O) Subsystem	1-17
1.2.7	Error Recording Subsystem	1-17
1.2.8	Memory Diagnostics Subsystem	1-18
1.2.9	Loader and Segmentation Subsystem	1-18
1.2.10	Basic Data Communications Subsystem	1-19
1.2.11	Console Monitor Subsystem	1-19
1.2.12	Command Processor Subsystem	1-20
1.2.13	System Initialization Subsystem	1-20
1.2.14	Internal Interrupt Subsystem	1-21
1.2.15	Optional User Supervisor Call (SVC) Subsystem	1-21
1.2.16	Floating Point Subsystem	1-21

,

2 PRIVILEGED TASKS

2.1	INTRODUCTION	2-1
2.2 2.2.1 2.2.2 2.2.3 2.2.4	EXECUTIVE TASKS (E-TASKS) Relocatable Executive Tasks (E-Tasks) Writing Executive Tasks (E-Tasks) Writing Relocatable Executive Tasks (E-Tasks) OS/32 Data Structures Used by Executive	2-2 2-2 2-2 2-3
	Tasks (E-tasks)	2-4
2.3	PRIVILEGED USER TASKS (U-TASKS)	2-8
2.4	DIAGNOSTIC TASKS (D-TASKS)	2-9

v

I

1

3	PROGRAMMING	IN	THE	3200MPS	FAMILY	OF	PROCESSORS
	MULTIPROCESS	SING	G ENV	IRONMEN'	Г		

3.1	INTRODUCTION	3-1
3.2	DESIGNING TASKS TO RUN ON A MULTIPROCESSING SYSTEM	3-2
3.3 3.3.1	PREPARING AN AUXILIARY PROCESSING UNIT (APU) FOR TASK EXECUTION Queue Assignments	3-3 3-3
3.3.2	Auxiliary Processing Unit (APU) Operating States APU-Only Queue Operating States	3-3 3-4
3.3.4	Logical Processing Unit (LPU) Mapping	3-6
3.4	ASSIGNING TASKS TO A PROCESSOR QUEUE	3-7
3.5	CONTROLLING TASK ORDER OF EXECUTION Changing Auxiliary Processing Unit (APU)	3-8
2 5 0	Task Queue Ordering	3-8
3.5.2	Unit (APU) Task Execution Transferring a Task from an Auviliary	3-10
3.3.3	Processing Unit (APU) to the Central	2.10
3.5.4	Internal Task Control of Auxiliary Processing	3-10
3.5.5	Unit (APU) Execution Verifying Task Transfer to an Auxiliary	3-17
3.5.6	Processing Unit (APU) Customizing Auxiliary Processing Unit (APU)	3-18
	Fault and Supervisor Call (SVC) Handling	3-19
3.6	PREVENTING MEMORY ACCESS CONFLICTS	3-20
2.0.1	Avolding System Deadlock	3-21
3.7	MEASURING REAL-TIME PERFORMANCE ON THE 3200MPS FAMILY OF PROCESSORS	3-22
3.8	WHERE TO GO FOR MORE INFORMATION	3-24
SUPERVISO	OR CALL (SVC) INTERCEPTION	
4.1	INTRODUCTION	4-1
4.2	HOW SUPERVISOR CALL (SVC) INTERCEPTION WORKS	4-2
4.3	PREPARING A TASK FOR SUPERVISOR CALL (SVC) INTERCEPTION	4-3
4.3.1	Request Descriptor Block (RDB) Buffers Circular List for Request Descriptor Block	4-4
	(RDB) Buffers	4-6

4.3.3	Task Event Trap	4-8
4.4	CREATING INTERCEPT PATHS (ICREATE)	4-8
4.5	HOW TO CREATE A PSEUDO DEVICE OR TASK WITH ICREATE	4-8
4.6	USE OF GENERIC NAMING FOR PSEUDO DEVICES AND TASKS	4-9
4.7	FUNCTIONAL SUMMARY OF SUPERVISOR CALL (SVC) INTERCEPTION	4-10
4.8	FULL AND MONITOR CONTROL INTERCEPT PATHS	4-11
4.9	HOW INTERCEPT PATHS HANDLE SUPERVISOR CALLS (SVCs) OCCURRING AT END OF TASK	4-13
4.10	TERMINATING THE INTERCEPTED SUPERVISOR CALLS (SVCs)	4-13
4.11	HOW TO REMOVE INTERCEPT PATHS	4-14
4.12	ERROR HANDLING	4-14
4.13 4.13.1 4.13.2 4.13.3 4.13.4 4.13.5 4.13.6 4.13.7 4.13.8 4.13.9 4.13.10 4.13.11	MACROS USED WITH SUPERVISOR CALL (SVC) INTERCEPTION ICREATE Macro IREMOVE Macro IGET Macro IPUT Macro ICONT Macro IPROCEED Macro IROLL Macro ITERM Macro ITERM Macro ITRAP Macro SRDB Macro	$\begin{array}{r} 4-16\\ 4-24\\ 4-25\\ 4-27\\ 4-28\\ 4-29\\ 4-30\\ 4-31\\ 4-32\\ 4-34\\ 4-36\end{array}$
4.14	SAMPLE SUPERVISOR CALL (SVC) INTERCEPTION PROGRAMS	4-36

APPENDIXES

A	SUPPORTED	VERTICAL	FORMS	CONTROL	(VFC)		
	CHARACTER	SET				2	A-1

I

FIGURES

 	1-1	Typical 3200MPS Faily of Processors Configuration		
	3-1	Valid APU Operating States	3-4	
	3-2	Valid APU Queue Operating States	3-5	
I	4-1	Request Descriptor Block	4-4	
	4-2	System Task Buffer List (Standard Circular List)	4-7	

TABLES

1	1-1	OS/32 SOFTWARE SUPPORT	1-4
	2-1 2-2	OS/32 DATA STRUCTURES MACRO LIBRARY MTM DATA STRUCTURES MACRO LIBRARY	2-5 2-8
1	3-1 3-2 3-3	QUEUE PRIORITY ASSIGNMENTS TIMER MACROS ADDITIONAL INFORMATION SOURCES FOR THE 3200 MPS	3-9 3-23
İ	5.5	FAMILY OF PROCESSORS PROGRAMMING	3-25
1	4-1 4-2 4-3	SYSTEM MACROS FOR SVC INTERCEPTION ERROR CODES RETURNED FOR INTERCEPT MACROS VALUE COMBINATIONS FOR SVC. MODE AND NAME	4-1 4-15
	1 5	PARAMETERS	4-20

INDEX

IND-1

PREFACE

This manual describes operating system features intended for use by system programmers, system analysts, designers, engineers and training instructors.

Chapter 1 presents an overview of the operating system and the software subsystems it supports. Chapter 2 describes the privileged task types supported by OS/32. Chapter 3 describes the techniques used in writing system level control programs that take advantage of the increased throughput offered by the 3200MPS Family of Processors. Chapter 4 contains a functional description of the supervisor call (SVC) interception feature. The vertical forms control (VFC) feature is described in Appendix Α.

The R05 revision of this manual includes two new operands in the ICREATE macro. The NOTIFY operand distinguishes an intercepting task as either an entry or exit intercept for use with the AUDIT32 security disk/tape audit utility. The RDB.RID field in the request descriptor block (RDB) has been utilized for this The IOPT operand resolves system task deadlocks by task. removing a task from wait state. Also the SVC= operand of the ICREATE macro has been enhanced to permit an extended option to the SVC7 parameter. This enhancement includes the addition of an SVC7 extended block (RDB.EXT) after the SVC7 parameter block in the RDB. The RDB.EXT field is utilized to hold the name of a file assigned to a logical unit (lu) that is to be passed to the AUDIT32 utility.

Revision F00 R05 is intended for use with the OS/32 R08.2 software release or higher.

L

CHAPTER 1 OS/32 SUBSYSTEMS

1.1 INTRODUCTION

OS/32 is a general-purpose, event-driven operating system for 32-bit computer systems. Custom versions of OS/32 are created through the use of a system generation program (Sysgen/32) that provides OS/32parameters for tailoring to a specific The combined hardware and software capabilities of installation. a 32-bit computer system provide support for all phases of program and system development. OS/32 supports concurrent multiprogramming, with up to 252 user programs written in any of supported languages. The program development facilities are the designed to minimize the time and effort needed to test, debua and integrate application programs and systems. In addition, the OS/32 command language allows complex jobs to be performed with minimum operator intervention.

OS/32 incorporates a powerful interrupt handling capability at the task level. This capability permits a task to be interrupted during its normal execution sequence by a variety of hardware and software conditions.

The OS/32 virtual task manager (VTM) allows the memory requirements of a task running under OS/32 to exceed available task memory. VTM has a virtual memory capability that allows tasks consisting of up to 16MB of code and data to execute in as little as 128kB of memory. This feature is provided by the OS/32 linkage editor. See the OS/32 Link Reference Manual for more information.

The roll function allows segments of a task to be rolled out to disk until enough memory is available for the entire task. In real-time applications, rolling is commonly used to queue low priority tasks while tasks of higher priority are active. The roll eligibility of a task is established when the task is linkedited. However, a task option is provided to prevent rolling of a task when necessary (e.g., when the task must be able to respond to real-time events).

A basic data communications facilities package is supplied with OS/32. This package also provides support for higher level data communications products.

The scope and power of the operating system can be extended through the following OS/32 companion products:

- Multi-terminal monitor (MTM)
- Reliance™

MTM is a subsystem monitor that uses the subtasking capabilities of OS/32 to provide a time-sliced, interactive program development environment for up to 64 concurrent terminal users. MTM simultaneously supports both on-line terminal users and batch background tasks. MTM terminal users are also provided with an input/output (I/O) spooler for use with slow speed devices.

Reliance is a transaction software system consisting of the integrated transaction controller (ITC), data management system (DMS/32) and industry standard COBOL. ITC allocates system resources, develops screen formats and controls terminals. DMS/32 supervises disk allocation and data access.

1.1.1 OS/32 Multiprocessing Support

OS/32 provides a transparent multiprocessing capability for use with the 3200MPS Family of Processors. This system consists of one central processing unit (CPU) and any combination of one to nine auxiliary processing units (APUs) or input/output processors (IOPs) (see Figure 1-1). A task can execute on an APU unless it is going to take advantage of certain features specific to the multiprocessing system (e.g., APU assignment, APU control, etc.). IOPs are processors specifically designed to handle the I/O portion of I/O intensive tasks. These processors cut down the overhead incurred by the CPU when handling I/O requests, therefore, enhancing system performance.

OS/32 defines a set of logical processing units (LPUs) that are used to schedule tasks to APU queues for execution on an APU. Tasks are assigned to an LPU that is mapped to an APU queue. The logical processor mapping table (LPMT) defined by OS/32 contains the mapping arrangement between the LPUs and APU execution queues. (More than one LPU can be mapped to an APU queue.)

Each APU and/or IOP in the 3200MPS Family of Processors is assigned a unique identifying number. Each APU is assigned to an APU queue. (More than one APU can be assigned to a queue.) Tasks on an APU queue execute on an APU assigned to the queue.

If a task is mainly computation intensive, executing that task on an APU increases overall system performance. If a task is I/O-intensive, execution should be performed on the CPU. This

Reliance is a trademark of Concurrent Computer Corporation.

will also increase system performance. IOPs perform physical I/O, they do not perform I/O to the console or to Integrated Telecommunications Access Method (ITAM) devices. An I/O-intensive task executing on an APU is transferred to the CPU when an I/O request is encountered. The task is then transferred to an IOP for I/O servicing. The IOP does the physical I/O and sends it back to the APU via the CPU. An I/O-intensive task, if directed solely to an APU, decreases system performance since each I/O request requires the task to be transferred back to the CPU for OS/32 I/O support services.

The main performance advantage of a multiprocessing system is achieved when a problem is broken down into parts so that several tasks on several processors can work on the problem at the same time or when multiple independent tasks can be executed simultaneously. See Chapter 3 for more information on programming within the 3200MPS Family of Processors environment.



Figure 1-1 Typical 3200MPS Family of Processors Configuration

1.2 SOFTWARE SUBSYSTEMS

OS/32 consists of the following subsystems:

- Task management
- Job accounting
- Memory management
- Timer management
- File management

1

Ŧ

- I/O management
- Error recording and reporting Memory diagnostics •
- •
- Loader and segmentation
- Basic communications •
- Console monitor
- Command processor
- System initialization
- Internal interrupt •
- Optional user supervisor call 14 (SVC14)
- Floating point

Table 1-1 summarizes the software supported by OS/32.

TABLE 1-1 OS/32 SOFTWARE SUPPORT

TYPESOFTWARE PRODUCTSTANDARDOPTIONALProgramTask managementxdevelop-Job accountingxmentMemory managementxFile managementxIfle managementxIfle managementxIfle managementxIf/O managementxIcoader and segmentationxIcoader and segmentationxIcoader and segmentationxIcoader and processorxIfficition pointxIfficition point<				
Program Task management x develop- Job accounting x ment Memory management x File management x I/O management x Error recording and reporting x Loader and segmentation x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x DeBUG/32 x Data base DMS* ment x Data base DMS* ment x Communi- Character synchronous communications x Bit synchronous communications x Bit synchronous communications x AS270 emulation x HASP/32 x	TYPE	SOFTWARE PRODUCT	STANDARD	OPTIONAL
Program Task management x develop- Job accounting x ment Memory management x Timer management x File management x I/O management x Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Floating point x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x Data base DMS* manage- x ment x Data Asynchronous data communications x Bit synchronous communications x Bit synchronous communications x AS270 emulation x HASP/32 x	===============		erefeerdees:	
develop- ment Job accounting x Memory management x Timer management x File management x I/O management x Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x Data base DMS* x manage- ment x Data Asynchronous data communications x Sit synchronous communications x x Bit synchronous communications x x	Program	Task management	x	
ment Memory management x Timer management x File management x I/O management x Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Data base DMS* manage- x manage- x manage- x Data base DMS* Bit synchronous data communications x Bit synchronous communications x 2780/3780 RJE emulation x Asynchronous communications x Bit synchronous communications x Bit synchronous communications x	develop-	Job accounting	x	
Timer management x File management x I/O management x I/O management x Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x Data base DMS* manage- x ment x Data Asynchronous data communications x Rit synchronous communica- x Bit synchronous communications x x Bit Synchronou	ment	Memory management	x	1
File management x I/O management x Error recording and reporting x Loader and segmentation x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x Data base DMS* x ment x x Data Asynchronous data communications x Cations tions x Bit synchronous communications x x Bi		Timer management	x	
I/O management x Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Synchronous data communications x Sit synchronous communications x Bit synchronous communications x Sit synchronous communications x Bit synchronous communications x Sit synchronous communications x Bit synchronous communicatio		File management	x	
Error recording and reporting x Memory diagnostics x Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x Data base DMS* manage- x ment x Data Asynchronous data communications x Data Synchronous communications x Bit synchronous communications x x Bit synchronous communications x x AST0 emulation x x AST0 emulation x x		I/O management	x	
Memory diagnostics x Loader and segmentation x Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) x DEBUG/32 x Data base DMS* ment x Data Asynchronous data communications x Bit synchronous communications x Bit synchronous communications x Bit synchronous communications x A3270 emulation x HASP/32 x		Error recording and reporting	x	
Loader and segmentation x Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* ment x Data Asynchronous data communications communications Sit synchronous communications x Bit synchronous communications x Bit synchronous communications x HASF/32 x Theoret communications x		Memory diagnostics	x	
Console monitor x Command processor x Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Data base DMS* Bit synchronous data communications x Bit synchronous communications x Bit synchronous communications x A3270 emulation x HASF/32 x		Loader and segmentation	x	
Command processorxFloating pointxInternal interrupt subsystemxITC*xWritable control store (WCS)xMTMxProgramAutomatic interactive debuggingdebuggingsystem (AIDS)DEBUG/32xData baseDMS*manage-xmentXDataAsynchronous data communicationsCommuni-Character synchronous communica-cationsBit synchronous communicationsXXBit synchronous communicationsXXBit synchronous communicationsXXBit synchronous communicationsXBit synchronous communicationsX <tr< td=""><td></td><td>Console monitor</td><td>x</td><td></td></tr<>		Console monitor	x	
Floating point x Internal interrupt subsystem x ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications Communi- Character synchronous communica- Cations tions Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x		Command processor	x	
Internal interrupt subsystemxITC*xWritable control store (WCS)xMTMxProgramAutomatic interactive debuggingdebuggingsystem (AIDS)DEBUG/32xData baseDMS*manage-xmentxDataAsynchronous data communicationsDataAsynchronous communicationscationstionsBit synchronous communicationsxSit synchronous communicationsXBit synchronous communicationsXAsynchronous communicationsXBit synchronous communicationsXAsynchronous communicationsXBit synchronous communicationsXAsynchronous communicationsXBit synchronous communicationsX		Floating point	x	
ITC* x Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications communi- Character synchronous communica- cations x Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x		Internal interrupt subsystem	x	
Writable control store (WCS) x MTM x Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications communi- Character synchronous communica- cations tions Bit synchronous communications x Bit synchronous communications x Asynchronous communications x HASP/32 x		ITC*		x
MTM x Program Automatic interactive debugging x debugging system (AIDS) x DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications Communi- Character synchronous communica- cations tions Bit synchronous communications x Bit synchronous communications x Asynchronous communications x HASP/32 x		Writable control store (WCS)	ľ '	x
Program debugging Automatic interactive debugging system (AIDS) DEBUG/32 x Data base 		MTM		x
Program Automatic interactive debugging debugging system (AIDS) DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications x Data Asynchronous data communications x communi- Character synchronous communica- x cations tions x Bit synchronous communications x x 2780/3780 RJE emulation x x HASP/32 x x			-	
debugging system (AIDS) x DEBUG/32 x Data base DMS* manage- x ment x Data Asynchronous data communications Data Asynchronous data communications communi- Character synchronous communica- cations tions Bit synchronous communications x Bit synchronous communications x Jata Asynchronous communications K X Bit synchronous communications x Jata X Bit synchronous communications x Jata X K X Bit synchronous communications x Jata X Bit synchronous communications x Jata X K X K X	Program	Automatic interactive debugging	t	1
Data base DMS* x manage- x ment x Data Asynchronous data communications x Data Asynchronous data communications x Data Asynchronous communications x Data Asynchronous communications x Data Asynchronous communications x Data Asynchronous communications x Bit synchronous communications x 2780/3780 RJE emulation x HASP/32 x	debugging	system (ATDS)	x Ì	1
Data base DMS* manage- x ment x Data Asynchronous data communications x Data Asynchronous data communications x Data Character synchronous communica- x cations tions x Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x		DEBIG/32		l x
Data base manage- mentDMS*xMentxData communi- cationsAsynchronous data communications Character synchronous communica- tionsxBit synchronous communications Bit synchronous communicationsxBit synchronous communications 2780/3780 RJE emulation 3270 emulationxKX </td <td></td> <td></td> <td></td> <td></td>				
manage- ment x Data Asynchronous data communications x communi- Character synchronous communica- cations x Bit synchronous communications x Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x	Data base	DMS*	1	1
ment Image:	manage-		1	x
Data Asynchronous data communications x communi- Character synchronous communica- x cations tions x Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x	ment			
DataAsynchronous data communicationsxcommuni-Character synchronous communica-cationstionsxBit synchronous communicationsx2780/3780 RJE emulationx3270 emulationxHASP/32x			- 1	9 26. 1025 1024 1025 1027 1027 1027 1026 1027 1027 1027
communi- Character synchronous communica- cations tions Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x	Data	Asynchronous data communications	l x	I
cationstionsxBit synchronous communicationsx2780/3780 RJE emulationx3270 emulationxHASP/32x	communi-	Character synchronous communica-		İ
Bit synchronous communications x 2780/3780 RJE emulation x 3270 emulation x HASP/32 x	cations	tions	x	İ
2780/3780 RJE emulation x 3270 emulation x HASP/32 x		Bit synchronous communications		I x
3270 emulation x HASP/32 x		2780/3780 RJE emulation	1	l x
HASP/32 x		3270 emulation		
		HASP/32	1	x x
		Ethernet communications	x	

TABLE 1-1 OS/32 SOFTWARE SUPPORT (Continued)

TYPE	SOFTWARE PRODUCT	STANDARD	OPTIONAL
Languages	<pre>Common microcode assembler (MICROCAL) Common assembly language/32 (CAL/32) CAL macro/32 FORTRAN VII development (D) compiler FORTRAN VII global optimizing (O) compiler FORTRAN VII universal optimizing (Z) compiler COBOL* BASIC Level II CORAL 66 RPG II Pascal C on OS/32</pre>	X X	x x x x x x x x x x x x x x x x x
Utilities	Link Edit Medit Text Source Updater Copy Library Loader Macro Library Sort/Merge II Patch OS/32 Spooler SPL/32 Fastchek Fastback Fastback Fastcopy Account Reporting Backup Error Reporting Disk Dump Dump Print Mirror Disk Synchronization AUDIT32 Virtual Console Facility (VCF) System Performance Monitor (SPM)	X X X X X X X X X X X X X X X X X X X	x x x

 TTC, COBOL and DMS/32 comprise the Reliance software system designed for transaction processing. I

1.2.1 Task Management Subsystem

The task management subsystem consists of five major parts:

- Self-initialization
- Task dispatcher
- Machine state control
- Task queueing
- Task trap support

Self-initialization is invoked during system initialization. It sets up the subsystem for those aspects of machine architecture pertinent to the task manager (number of register sets and floating point support) and system configuration (number of tasks). This process also defines console monitor and command processor subsystems as tasks.

The task dispatcher allocates processor time and activates memory space allocation for the tasks executing in an OS/32 multitasking memory multiplexing environment. The task dispatcher is first invoked upon completion of system initialization to dispatch the command processor and console monitor tasks. It is subsequently invoked upon conclusion of every scheduling event; i.e., (every interrupt signal).

The Task Dispatcher:

- selects the highest priority task from the current task, CPU ready tasks and ready to roll-in tasks. When no current CPU ready or ready to roll-in task exists, the task dispatcher selects a task off the top of APU queue 0 (for 3200MPS Family of Processors only).
- enforces any task status set while the task was outside the control of the dispatcher; i.e., (cancel, pause, roll-in, etc.).
- transfers the task to an APU queue (3200MPS Family of Processors only) based on its LPU and existing LPU to queue mapping arrangement.
- sets up the task's time slice.
- switches task context (program status word (PSW), registers) and transfers control to the selected task.

Several task queues are maintained under task management:

- CPU ready queue, a sequence of the CPU ready tasks in priority order.
- Roll-in queue, a sequence of the ready to roll-in tasks in priority order.
- APU queues, (3200MPS Family of Processors only) numbered 0 | through n, where n is the number of APUs (maximum of 9). Each APU queue is a sequence of APU ready tasks in a priority or first-in/first-out (FIFO) order.

The machine state control portion of the task management subsystem is invoked every time there is a need in the operating system to change the PSW to one of the following established values:

- USER TASK (UT) state; memory relocation protection (MAC/MAT/VAT) is enabled, privileged instructions are illegal, SVCs are legal, system queue service (SQS) is enabled and register set X'F' is selected.
- EXECUTIVE TASKS (ET) state; memory relocation protection (MAC/MAT/VAT) is enabled, privileged instructions and SVCs are legal, SQS is enabled and the user register set X'F' is selected.
- DIAGNOSTIC TASKS (DT) state; memory relocation protection (MAC/MAT/VAT) is enabled, privileged instructions and SVCs are | legal, SQS is enabled and the register set X'F' is selected.
- REENTRANT SYSTEM (RS) state; memory relocation protection (MAC/MAT/VAT) is disabled, privileged instructions and SVCs are legal and SQS is enabled, except when accessing system structures. On a 2-register set machine, register X'F' of register set 6 is selected.
- REENTRANT SYSTEM ALTERNATE (RSA) state; memory relocation protection (MAC/MAT/VAT) is disabled, privileged instructions and SVCs are legal and SQS is enabled except when accessing system structures. RSA is similar to RS state except an alternate context block is utilized; it is normally used to access supervisor services from the supervisor itself.
- NONREENTRANT SYSTEM (NS) state; memory relocation protection (MAC/MAT/VAT) is disabled, privileged instructions are legal, SVCs are illegal, SQS is disabled and registers 8 through X'F' of register set 0 are used. This is used to execute noninterruptible portions of the operating system.

- NONREENTRANT USER (NSU) state; memory relocation protection (MAC/MAT/VAT) is disabled, privileged instructions are legal, SVCs are illegal, SQS is disabled and registers 0 through X'F' of register set X'F' are used. This is utilized by the OS/32 command processor.
- EVENT SERVICE (ES) state; memory relocation protection (MAC/MAT/VAT) are disabled, privileged instructions are legal, SVCs are illegal and SQS is disabled. On a 2-register set machine, register X'F' of register set 5 is selected.
- INTERCEPT SERVICES (IS) state; memory relocation protection is disabled, privileged instructions are legal, SVCs are illegal, SQS is disabled and registers 0 through 7 of register set 0 are used. This state is used by drivers.
- INTERCEPT SERVICE USER (ISU) state; relocation protection (MAC/MAT/VAT) are disabled, privileged instructions are legal, SVCs are illegal, SQS is disabled and registers 0 through X'F' of register set X'F' are used.

NOTE

For more information regarding PSW settings, see the Processor User Manuals or Instruction Set Reference Manuals.

OS/32 allows a task to specify private interrupt processing or trap routines. The task supplies a task status word (TSW) for each supported trap in a dedicated area known as the user-dedicated location (UDL). If a trap condition occurs, the operating system stores the current TSW, loads the respective new TSW from the UDL and transfers control accordingly. Upon completion, the trap routine restores the current TSW and returns control back to the main routine.

The task management subsystem allocates processor time for each of the tasks executing in an OS/32 multitasking environment. The task manager determines the order in which each task gains processor control on a user-defined priority basis. Task priority levels range from 0 to 254 (0 being the highest priority level). Of these 255 priority levels, 10 through 249 are available for user-written tasks, while 1 through 9 and 250 through 254 are reserved for system use.

The task manager maintains four priority levels for each task:

- Maximum
- Task

- Run
- Dispatch

Maximum priority, set by Link, is the highest priority level (i.e., the smallest number) that can be assigned to a task. Task priority is the priority that is currently assigned to a task. Initially, task priority is set when the task is linked, but this priority can be changed after the task is loaded. Task priority can never be set higher than the maximum priority set by Link.

Run priority can be set dynamically to a value ranging from the task priority to task priority plus n. The value of n is based on the behavior of the task. Run priority can only be set for tasks that have dynamic time-slice/priority scheduling enabled. If dynamic scheduling is not enabled, a task's run priority is equal to its task priority. Currently, only MTM enables dynamic time-slice/priority scheduling.

A dispatched task usually has a priority level equal to its task priority even if dynamic scheduling is enabled. Nevertheless, if a higher priority task requires specific system resources (e.g., a disk directory or bit map) that are currently controlled by a lower priority task, the dispatch priority of this lower priority task is raised to the priority of the higher priority task waiting for the resource. When a task releases control of a system resource, its dispatch priority is reset to its run priority.

Tasks competing for processor time are maintained in priority order on a task control block (TCB) queue known as the ready queue. Tasks competing for both memory and processor time are maintained in priority order on the roll-in queue. Tasks at the same priority level are serviced on a round-robin basis; i.e., tasks are added to the ready queue or roll-in queue behind tasks of the same priority.

In the absence of time-slicing, once a task gains control of the processor, it continues executing until it voluntarily relinquishes that control or is preempted by a higher priority task.

A task will relinquish control of the processor to another task when one of the following occurs:

- It is paused by the system operator.
- It is cancelled by the system operator, user or another task.
- A higher priority task becomes ready due to an external event, such as the completion of an outstanding I/O request.
- It executes an SVC that places it in a wait, paused or dormant state.

- It initiates I/O to a device.
- Its time-slice expires.

After the task relinquishes control of the processor, it is returned to the ready queue where its TCB is placed behind the TCBs of tasks of equal priority. This allows the other tasks on the queue to be given a turn on the processor.

To determine which task should have control of the processor, the task manager chooses the highest priority task among those on the ready queue, the roll-in queue and any currently executing task. If a task is chosen from one of the queues, the currently executing task is placed back on the ready queue and the chosen task becomes the current task.

The task manager supports two types of time-slicing:

- System time-slice
- Dynamic time-slice

System time-slicing limits the execution of a task so that round-robin scheduling of priority tasks can take effect. Time-slicing allows tasks of equal priority to receive equal shares of processing time.

At sysgen, system time-slicing can be enabled through the use of the SLICE command. This allows time-slice scheduling to be activated automatically by the system. Thereafter, the operator SET SLICE command can be used to override the SLICE value set at sysgen.

Dynamic time-slicing is enabled only for MTM subtasks. The dynamic time-slice is calculated as:

slice = 1 + 2**m

Where:

m = task priority - run priority + 1

The slice is measured in units of line frequency clock (LFC) ticks (one LFC tick = 8.333ms, 60Hz).

Run priority is adjusted whenever a task uses up a time-slice, is removed from a wait state or has its priority modified by the operator SET PRIORITY command. When a task uses up a time-slice, its run priority is adjusted as follows: New run priority = run priority + 1 or task priority + k (whichever is smaller)

Where:

Because a task that is placed in a wait state does not use up its last assigned time-slice, the run priority of the task, when it is removed from suspension, is adjusted as follows:

Run priority = run priority - 1 or task priority (whichever is larger)

The task manager also performs intratask context switches to allow tasks to receive and handle task traps in response to synchronous and asynchronous trap-causing events. Synchronous events include task-initiated faults (e.g., arithmetic, memory access, illegal instruction, etc.) and SVC14 traps. Asynchronous events originate outside of a task and include the task queue traps (e.g., I/O and timer completion, SVC6 send message/data and queue parameter, etc.) and the task event traps currently associated only with SVC intercept support.

In addition to task scheduling and task trap support, the task manager handles the state of a task during execution. Task execution state is determined by the setting of the PSW. The task manager switches or exits tasks from one execution state to another.

1.2.1.1 Task Scheduling on the 3200MPS Family of Processors

The OS/32 task manager uses four different types of queues to facilitate task scheduling:

- CPU ready queue
- CPU receive queue
- CPU roll-in queue
- APU execution queue

An APU execution queue can be one of four different types:

- APU idle queue, not serviced by any processor
- APU private queue, serviced by a single APU
- APU shared queue, serviced by several APUs
- CPU/APU shared queue, serviced by the CPU whenever its own ready queue is empty and/or by one or more APUs; this is always APU execution queue 0.

Each APU execution queue can be designated either no-priority or priority-ordered. Priority-ordered queues can be either enforced or not enforced. For a priority queue that is not enforced, a new task entry is placed on the queue according to its priority. The currently executing task is not affected. An entry with a higher priority than another entry is placed at the front of the queue to be serviced when the current task relinquishes control. For a priority-enforced queue, if the priority of the new task entry is higher than that of the currently executing task, the executing task is interrupted and the new entry becomes the current task. With enforced priority, any entry of high enough priority will preempt the currently executing task. After system initialization, the CPU ready queue is priority-enforced and the CPU receive queue is no-priority.

When a task requests processor time, the task manager adds the TCB for that task to the CPU ready queue. The task manager selects a task for execution from the queue on a strict priority basis. After selecting a task, the task manager then decides whether the task is to be executed on the CPU or placed on one of the APU queues in the system. A task is transferred to an APU queue for processing only when all of the following conditions are true:

- The task must be executing in the user state, not in the system state.
- The task's "LPU-directed" status must be set. (In MTM, when the load-leveling executive (LLE) is active, subtasks of MTM cannot be LPU-directed unless the user has SVC6 privileges.)
- The TSW does not specify CPU-override status. (If the CPU-override status bit of the TSW is set, the task is executed on the CPU.)

When all of the above conditions are true for the highest priority task on the CPU ready queue, the task manager transfers the TCB for that task from the CPU ready queue to an APU queue. If the APU is waiting for the task (i.e., APU processing has been suspended until the task arrives), the TCB becomes the current TCB and execution begins immediately. If the APU is not waiting for the task, the TCB is placed on the APU queue.

Whenever it is not processing a task, the APU continually checks its APU queue. If the APU finds entries on the queue, it will execute the task at the top of the queue.

Once the APU starts a task, the task will execute until it:

- relinquishes control voluntarily (reschedules itself),
- encounters a fault,
- issues an SVC, or
- is returned to the CPU via an operating system request on behalf of a monitoring task, operator command, etc.

The task may reschedule itself to the rear of the APU queue or to the CPU. In a no-priority APU queue, the task is placed at the bottom of the queue. In a priority APU queue, the task is placed behind all tasks of equal or higher priority or at the queue top if there is no task of equal or higher priority on the queue. In a priority-enforced APU queue, the task is placed on the queue in the same manner as for a priority queue. In addition, whenever the task happens to be placed at the queue top, the operating system executes the preempt procedure to ensure execution of the highest priority tasks even if a lower priority task is currently executing.

The task is returned to the CPU receive queue if it is rescheduled to the CPU, if a fault occurs or if an SVC or operating system request occurs. The task waits on the receive queue until the CPU places the task on the CPU ready queue.

If the task is placed on the receive queue as a result of a fault, the task is moved to the CPU ready queue. If the appropriate bits in the TSW are set, the task's TSW location is set to the address of the task trap handler. The task can then be dispatched back to the APU queue.

If the task is placed on the receive queue as a result of issuing an SVC, the task is moved to the CPU ready queue and executed on the CPU until SVC processing is complete. The task can then automatically move back to the APU queue.

Rollable tasks are moved from the roll-in queue to the CPU ready queue and are processed in the same manner as any other currently executing tasks. Rollable tasks may be dispatched to an APU. Tasks running under MTM will run on APUs as determined by the LLE at a priority scheduled by the priority scheduling mechanism (PSM). When the LLE is active, MTM controls whether the task or request will be assigned to one of the APUs, IOPs or to the CPU.

1.2.2 Job Accounting Subsystem

The job accounting subsystem reports CPU usage and time elapsed, memory and disk space utilized and number and length of I/O transfers by device class. The OS/32 job accounting subsystem now reports APU usage, IOP usage and time elapsed in the 3200MPS Family of Processors. The job accounting subsystem contains the:

- Data Collection Facility
- Account Reporting Utility

The Data Collection Facility collects accounting data on all user activities and stores this information in the accounting transaction file (ATF) when the task terminates.

The Account Reporting Utility is designed to accommodate specific customer site requirements. The performance information gathered by the Data Collection Facility is prepared by the Account Reporting Utility for use by system maintenance personnel. Reports can be requested for individual user accounts, summaries of user accounts and system usage. For more information, see the OS/32 System Support Utilities Reference Manual.

Through the DISPLAY ACCOUNTING command, the system operator has access to accounting data for one or all tasks in the system. This command also gives MTM users access to accounting data for a task monitored by MTM on their behalf.

1.2.3 Memory Management Subsystem

When a task is loaded, the memory management subsystem dynamically allocates necessary space in memory. OS/32 supports three types of memory:

- Local
- Shared
- System

Local memory is physically contiguous starting from location 0 and contains the operating system, task space and system space. Local memory is allocated on a first-fit basis when sufficient memory is available for a specific task. Free segments are allocated in ascending address order. When no space is available for a task, the memory manager determines which tasks are to be rolled out to ensure that higher priority tasks take percedence. When memory becomes free, adjacent areas are merged together to minimize search time and to provide large free blocks of memory for bigger tasks.

Shared memory is located above local memory and is not required to be contiguous. Global task common (TCOM) segments, located in shared memory can be used by more than one processor.

System task space is maintained by the memory manager and is dynamically allocated when a task or device structure is built. System memory is shared by all processors in the 3200MPS Family of Processors. System memory contains both local and shared areas with local memory areas used by the CPU and all APUs.

The memory manager maintains task space through free and allocated lists. Segments are allocated dynamically on a first-fit basis by searching the free lists. When free task space is allocated to a segment, it is removed from the free list and connected to the allocated list. This list is called the segment control list (SCL). Similarly, whenever a segment is released, its memory space is removed from the allocated list and connected to (or merged into) the free list.

1.2.4 Timer Management Subsystem

The timer management subsystem provides tasks with a set of timer management/maintenance services. These services control all time-dependent functions (e.g., time-slicing, I/O, job accounting and file dating) through the universal clock (UCLOCK).

The following timer queues are maintained by the timer management subsystem:

- Time of day
- Device time-out
- Communications device time-out
- Interval timer

There are several timer routines that service these queues. Entries are placed on the time of day queue and the interval timer queue as a result of SVC2 timer requests. The control blocks on the time of day queue are referred to as timer queue elements (TMQs). The interval timer queue has the same format as the time of day queue but is maintained as a separate queue.

The UCLOCK consists of an LFC and a precision interval clock (PIC). In a 60Hz system, the LFC generates an interrupt every 8.3ms or 120 times per second. In a 50Hz system, the LFC generates an interrupt every 10ms or 100 times per second. The PIC interrupts when a task's requested time interval has expired or at intervals of 4,096ms, whichever is shorter. If the interval terminates or the time of day is reached, the TMQ is removed from system space and a trap is generated or the task is removed from timer wait.

In the 3200MPS Family of Processors configuration, the real-time support module (RTSM) provides each processor, having only APU's and IOP's, with a 32-bit real-time counter for timing program execution. These counters are incremented every microsecond by a 1MHz on-board oscillator. The read real time clock (RRTC) instruction allows tasks to read the counters. See the appropriate instruction set reference manual for more information.

1.2.5 File Management Subsystem

The OS/32 file management subsystem stores and retrieves information for a task on secondary storage devices (disks, floppy disks, etc.). The file manager partitions this storage into smaller areas, called files, that can be used by tasks for data and program storage. In addition, the file manager provides tasks with the following support services for file management:

- Allocate creates a file by allocating space on a secondary storage device.
- Delete removes a file from a secondary storage device.
- Rename changes the name of a file.
- Open assigns a logical unit (lu) to a file.
- Close cancels the lu assignment.

Fetch examines the attributes of a file.

attributes

Checkpoint ensures that all data in an output buffer is written to a secondary storage device.

Software selects recording density for 6,250 bits density per inch (bpi) magnetic tape drives. selection

1.2.6 Input/Output (I/O) Subsystem

The I/O subsystem provides a uniform programming interface between the task and external devices. I/O operations can occur in the following task modes:

- Wait halts execution until data transfer is completed.
- Proceed I/O continues task execution during data transfer.
- Halt I/O allows the task to cancel previous proceed I/O requests.
- Queued I/O allows a task to queue I/O requests to a busy device and continue execution until the device is free.

A task trap mechanism can be used to report each completed I/O operation. Wait-only and test I/O functions allow the task to synchronize its execution with the completed I/O operations.

1.2.7 Error Recording Subsystem

The error recording subsystem logs all memory errors, file manager errors, system milestones and system detected errors on a disk for the Error Reporting Utility, which analyzes the data and generates reports.

OS/32 memory error recording software supports the memory error log hardware of the Series 3200 processors. Error log hardware keeps a history of the single-bit corrected memory errors. The operating system reads the error log hardware and stores the error information into an internal error log buffer. On a 3280 System, the operating system requests error log information through the Control Diagnostic System (CDS). When the error log buffer is full, its contents are stored on an error recording file with the date and time of the last error recorded. When the error recording file is almost full, a warning message is displayed on the system console indicating that a new error recording file should be allocated or that the Error Reporting Utility should be initiated. The Error Reporting Utility provides reports on the previously recorded error information in the error recording file.

The current error status can be displayed to the system console by using the DISPLAY ERRORS command. The internal error log read-out period can be changed by the system operator.

1.2.8 Memory Diagnostics Subsystem

The memory diagnostics subsystem eliminates inoperable memory areas from the system without affecting task execution. It allows the operating system to execute when portions of real memory have been removed (holes) or when a part of the system is powered down for maintenance. Memory can be tested and marked on and off through the operator MEMORY command or when the operating system is initialized.

The marked-off areas are noted as allocated in the memory map. Memory is marked on when previously marked-off memory is to be used again. If an irrecoverable memory error occurs during task execution on a Series 3200 processor, the operating system automatically marks off the area occupied by the task.

1.2.9 Loader and Segmentation Subsystem

The OS/32 resident loader is responsible for loading tasks, reentrant libraries, TCOM segments and partial images. These tasks and segments must have been built by Link. Each task image generated by Link contains information related to the task (e.g., task options, size, libraries referenced) in a record called the loader information block (LIB). The OS/32 resident loader uses this information to generate data areas, set the task options, create segment tables for the tasks and map the task segments into the memory space of the processor.

All user tasks (u-tasks) in OS/32 are built as though they were loaded at physical address 0 in memory. The relocation/protection hardware automatically relocates the task relative addresses at run-time by using the task segment table. This process is totally transparent to the user.

The loader is also responsible for creating the task environment, allocating roll files, creating, maintaining and deleting segment tables, maintaining a segment control list and mapping and unmapping partial images.

The task image can be divided into pure and impure segments. A pure segment is one that is read and execute only, while an impure segment is one that is read, write and excute. Pure and impure segments are defined by specifying the SEGMENTED task option when the task is built by Link. Regardless of the number of times a task is loaded, the loader will allow only one copy of the task's pure segment in memory at any one time. A separate copy of the task's impure segment is loaded each time the task is loaded. The relocation/protection hardware ensures the integrity of pure segments by allowing read-only and execute-only access privileges to those segments.

I

FORTRAN and assembly programs utilize TCOM segments. Access to TCOM is achieved mnemonically, that is by reference to the name of the segment. Linkages to these TCOM segments are resolved by Link. Link commands are also used to request read, write and execute privileges for TCOM blocks. See the OS/32 Link Reference Manual for more information.

1.2.10 Basic Data Communications Subsystem

The basic data communications subsystem provides a software interface between tasks and common carrier facilities. Basic data communications facilities allow the user to access remote terminals or computers as though they were locally attached peripherals. For example, with OS/32 Data Communications software, a task performs I/O to a remote terminal in the same manner as I/O to a local device.

In addition to providing device-independent (logical I/O) access to the task, the subsystem provides a device-dependent I/O capability that allows the systems programmer to tailor a communications package to a particular installation. Such a package can include device-dependent and device-independent support of asynchronous line devices as well as device-dependent support of binary synchronous lines.

The OS/32 Basic Data Communications software support package is required for all 32-bit communications products; e.g., HASP, 2780/3780 Remote Job Entry, the zero-bit data link control (ZDLC) Channel Terminal Manager and the Ethernet Data Link Controller (EDLC), which support the synchronous data logic control (SDLC), high-level data link controller (HDLC) and advanced data communications control procedure (ADCCP) protocols.

1.2.11 Console Monitor Subsystem

The console monitor subsystem processes all I/O requests directed to the system console device and the system log device from all tasks including the command processor task. The console driver is responsible for intercepting system console I/O requests and for directing them to the console monitor or to another monitor task such as MTM. All I/O operations between the system console and tasks running under MTM are routed to the user's terminal through MTM and not through the console monitor.

When a command is issued from the system console, the console monitor issues an SVC6 to the command processor notifying it of a command to be processed. The command processor interprets the command and issues an SVC6 to the console monitor indicating that it is ready to accept another command.

The console driver is a part of the OS/32 I/O subsystem and is the module that intercepts I/O requests to the system console, processes them and gives them to MTM or to the console monitor to perform the actual I/O. ł.

The console monitor is the first task dispatched at OS/32 initialization. The console monitor initializes both itself and the "dummy" device control block (DCB) used by the console driver to intercept requests from the system console. The monitor then issues an SVC6 to start the command processor.

1.2.12 Command Processor Subsystem

The command processor subsystem accepts commands from the system console monitor, decodes them and calls the appropriate executor. Commands can be input to the command processor by entering them directly through the system console or issuing them through a foreground task that uses the system console as an interactive I/O device. Commands input from a foreground task are executed by the command processor in the same manner as commands entered from the system console. If an error occurs during execution of a command, the command processor outputs an error message to the console.

An extension to the command processor, the command substitution system (CSS), allows commonly performed sequences of operations to be executed with one command. The CSS routines provide the user with the ability to build, execute and control files of operator and MTM commands. The user establishes command files that are called from the user console and executed in the user-defined sequence. In this way, complex operations can be carried out by the user with few commands. These commands are analogous to macro instructions in assembly language.

The CSS provides a set of logical CSS commands to conditionally control the precise sequence of commands to be executed. Parameters can be passed as part of a CSS call so that general sequences can be written that take on specific meaning only when the parameters are substituted. Other calls to CSS files can be imbedded within a CSS file (nested calls).

The command processor normally runs at the second highest priority level after the console monitor in OS/32. This task is strictly trap driven and responds to the SVC6 task queue parameter calls from the console monitor to service a command request. When the command is processed, it signals the console monitor for a new command read via an SVC6 queue parameter call and then enters into a trap wait state. The command processor priority can be decreased by the operator ATTN command. This command can be used in a real-time application environment to allow a task to run at a higher priority than the command processor.

1.2.13 System Initialization Subsystem

After the operating system is loaded, the system initialization subsystem initializes the memory diagnostics subsystem, error recording subsystems and system control blocks and tables in memory. It then dispatches the console monitor, which readies the command processor to accept commands from the system console.

1.2.14 Internal Interrupt Subsystem

The internal interrupt subsystem is responsible for:

- handling illegal instruction faults,
- handling arithmetic faults,
- detecting memory faults,
- handling SQS interrupts,
- handling relocation/protection hardware faults,
- handling data format/alignment faults,
- handling power fail and power restore conditions,
- restoring an interrupted task to its previous program state upon resumption of the task,
- handling parameter block errors,
- handling illegal SVCs and SVC interrupts,
- handling machine malfunction interrupts, and
- performing memory image dumps.

Processor-dependent interrupt handlers comprise the internal interrupt subsystem. This subsystem does not support external I/O interrupts; they are handled by the appropriate device drivers.

On the 3200MPS Family of Processors, the CPU handles all fault | conditions or interrupts that occur during execution of a task on an APU. Thus, the APU can execute another task while the CPU is handling the fault or interrupt.

1.2.15 Optional User Supervisor Call (SVC) Subsystem

SVC14 is provided as an optional SVC that can be defined by the user. On execution, the task receives a task trap for SVC14. See the Supervisor Call (SVC) Reference Manual for information on | how to implement the SVC14 trap feature.

1.2.16 Floating Point Subsystem

A task has optional access to single and/or double precision floating point instructions under OS/32. Floating point instructions can be executed through hardware or simulated by software. Systems that do not support floating point options handle all floating point instructions as illegal instructions.

CHAPTER 2 PRIVILEGED TASKS

2.1 INTRODUCTION

improper use machine In a multiuser system, of certain instructions, called privileged instructions, can have a detrimental effect on system integrity. Privileged instructions include storage protection setting, interrupt handling, timer control, input/output (I/O) and some processor status-setting instructions. To prevent accidental or intentional misuse of these instructions, OS/32 provides a privileged operating state in which tasks can execute these instructions. In addition to the privileged operating state, OS/32 provides a privileged task state in which tasks can access the file account and bare disk OS/32 supervisor routines.

Only privileged tasks can execute in a privileged operating or task state. OS/32 allows three types of privileged tasks:

- Executive tasks (e-tasks)
- Privileged user tasks (u-tasks)
- Diagnostic tasks (d-tasks)

A task can be linked as a privileged task by specifying one or more of the following task options in the Link OPTION command:

ETASK, ACPRIVILEGE, DISC, DTASK

See the OS/32 Link Reference Manual.

This chapter describes the privileges that are available to each type of privileged task through the Link OPTION command.

2.2 EXECUTIVE TASKS (E-TASKS)

E-tasks run with the memory address relocation/protection hardware disabled and are allowed to execute all instructions provided by the hardware. E-tasks always have file account and bare disk privileges. In addition, e-tasks can execute code that modifies or enhances the OS/32 system software. For example, an e-task can modify one of the system modules to enhance an existing OS/32 feature. E-tasks can also function as drivers that support nonstandard peripheral devices. A task can be linked as an e-task by specifying the ETASK task option in the Link OPTION command. The following sections detail the programming considerations that must be taken into account when writing e-tasks.

2.2.1 Relocatable Executive Tasks (E-tasks)

A relocatable e-task is a method by which a programmer is freed from the traditional restrictions associated with writing an e-task. Within a relocatable e-task, a programmer can specify address constants and (RX3) instructions without having to relocate them manually from within the program. The programmer can also write programs in modules, which means that overlays can also be developed. All relocation is user-transparent so that the programmer does not have to worry about any special housekeeping or additional memory requirements.

2.2.2 Writing Executive Tasks (E-Tasks)

Because e-tasks execute in a privileged state, certain precautions must be taken when e-tasks are programmed.

When an e-task is executing, no memory address protection or relocation is provided and all interrupts are enabled. The task has access to all machine instructions and memory address space in the system. In addition, the e-task can access system tables and control information via the system pointer table (SPT). The address of the SPT is stored in the halfword at location X'62' in memory.

Link builds the image for an e-task as if it were loaded at absolute location zero. The loader, however, is free to load the e-task into any available memory location. Therefore, an e-task must be coded as if it were positionally independent; an e-task must not contain relocatable code unless the the RELOCATE option is specified.

Because Link relocates e-task addresses to absolute zero, e-tasks cannot assemble code containing address constants, as shown in the following example.

Example:

SVC7BLK DB X'80',7 DAC ADDR

An e-task must dynamically set the addresses required by the task. To reference addresses in the 16kB range, use the following technique:

LA UE, BUFSTART LA UF, BUFEND LA U3, SVC1PBK STM UE, SVC1.SAD(U3) SVC 1,0(U3)

References to addresses exceeding the 16kB range can be made in the following manner.

Example:

BASE	LA	U4,BASE
	LA	UE, BUFSTART-BASE(U4)
	LA	UF, BUFEND-BASE(U4)
	LA	U3, SVC1BLK-BASE(U4)
	STM	UE, SVCl.SAD(U3)
	SVC	1,0(U3)

E-tasks smaller than 16kB must use the no RX3 (NORX3) (CAL/32) instruction to force all RX instructions to the RX1 or RX2 format. The tasks must not contain any RX1 or RX3 instructions with relocatable addresses. See the Common Assembly Language/32 (CAL/32) Programming Reference Manual.

2.2.3 Writing Relocatable Executive Tasks (E-Tasks)

When writing relocatable e-tasks, any 3- or 4-byte instruction can be used within the task; this includes address constants such as RX3 and RI2 instructions along with external instructions. Halfword address constants and absolute data will not be relocated. Due to previous restrictions, only programs written in Common Assembly Language (CAL) may be used with relocation features since some of the object code generated by the compilers may reference absolute address locations. All other restrictions associated with e-tasks apply (e.g., shared segments can not be specified); on the other hand, a program may be linked with overlays. Common blocks can also be referenced, as long as the common block is not linked as a sharable segment.

48-040 F00 R05

2-3

To declare an e-task as relocatable, the user must specify it to be relocatable at link time via the OPTION command.

Example:

OPTION ETASK, RELOCATE

Both options must be specified in order for the relocation tables to be built. If ETASK is omitted, the RELOCATE option is ignored; if RELOCATE is omitted, an e-task is established with no relocation tables being built.

NOTE

No attempt should be made to run any utilities as relocatable e-tasks. This is due to the fact that some of these utilities refer to absolute address locations.

For information on linking a relocatable e-task, see the OS/32 Link Reference Manual.

A relocatable e-task requires no additional memory to run, since the relocation tables are only used at load time. However, an extra 256-byte buffer is reserved within the task control block (TCB) for a task established with overlays; this buffer is used to read the relocation table every time an overlay is loaded.

2.2.4 OS/32 Data Structures Used by Executive Tasks (E-Tasks)

OS/32 provides two macro libraries that contain OS/32 and multi-terminal monitor (MTM) data structures. The OS/32 data structure macro library is stored in file SYSSTRUC.MLB. Table 2-1 contains a list of the macros and corresponding data structures in this library. Data structures specific to the MTM subsystem are stored in file MTMSTRUC.MLB. The contents of this library are listed in Table 2-2.

Using the OS/32 e-task capability and the data structures available to e-tasks, the system level programmer can incorporate changes or add user-written modules to the source of the OS/32 system modules.

TABLE 2-1 OS/32 DATA STRUCTURES MACRO LIBRARY

MACRO	DATA STRUCTURE
=====================================	Directory access control block (ACB)
SACTCD	Input/output processor (IOP) action code
SAOPT	Auxiliary processing unit (APH) options
SAPB	Auxiliary processor block (APB)
	SADE SADE SADE SADE
\$APD7	Pageback reagen godes and equator
I ÇAFAC	ADD status solar and equates
i şapar	APB status codes and equates
ŞAPST	APU status codes, error codes and equates
I ŞATF I	Account transaction file (ATF)
\$CABINET	Cabinet configuration (3280 System only)
\$CCB	Channel control block (CCB)
\$CDS	Control Diagnostic Subsystem (CDS) (3280
1	System only : unsolicited message format)
SCDSHDR	CDS message header (3280 System only)
SCDSTTME	CDS time (3280 Systems only: request time
	response format)
SCMMADDP	Composite memory module (CMM) address (3280
	System only)
SCMMCONF	CMM configuration (3280 System only)
SCMMMSG	CMM message (3280 System only)
SCTX	U-task context block
	o cubr concert brook
\$DATB	Device attributes equates
\$DCB\$	\$PDCB, \$DDCB, DCB EQUATE, \$DFLAG, \$DATB, \$DXFL
SDDCB	Device-dependent device control block (DCB)
	Error log data structure
SDFLG	
	Primary directory entry
	Dick-outondod flaga
	Disk-excended liags
SEMIL	System milestone recording entries
SEFMG	Bulk device error recording entries
SEREGS	16 executive registers (El=register 1)
	SGERC, SEEMG, SESVS, SEMIL, SMERC
	Sustem error recording entries
	System error recording encires
\$EVIN	Event node
\$FCB	File control block (FCB)
\$FCB \$	FCB and FCB flags
SFDE	Free block descriptor entry
SFFLG	FCB flags
\$FD	File descriptor (fd)
\$GERC	General error recording information
 \$HB	Help subroutine argument block
INTCPARM	Supervisor call (SVC) intercept information

MACRO	DATA STRUCTURE
\$ICB \$IOB \$IOB\$ \$IOB\$ \$IOBF \$IOH \$IOH	Intercept control block I/O block I/O and I/O flags I/O block flags I/O handler list I/O parameter block (IPB)
\$IPCB	Intercept path control block
\$IRCB	Intercept control block
ŞIVT	Initial value table
\$L IB \$L IB \$ \$LLE \$LPMT \$LOPT \$LSG \$LTCB	Loader information block (LIB) LIB and loader options Load-leveling executive (LLE) Logical processor mapping table (LPMT) Loader options Load segment Loader TCB redefinitions
\$MAGDCB \$MERC	Magnetic tape DCB Memory error recording entry
\$OCB \$ODT \$ORT	Overlay control block Overlay descriptor table (ODT) structure Overlay reference table
\$PDCB \$PFCB \$PSCMSG \$PSDCB \$PSTCB \$PSW	Primary (device-independent) DCB Private FCB Power supply cabinet (3280 System only) Pseudo DCB structure (device-dependent) Pseudo TCB Program status word (PSW)
\$QCB \$QCHEAD \$QH \$QPB \$QPB\$ \$QPSTAT	Queue control block (QCB) Queue control block header (QCHEAD) SVC intercept queue handler structure Queue parameter block (QPB) \$QPB, \$QPSTAT QPB status
\$RCTX \$REGS\$ \$REL \$REQSTAT \$RLST \$RREGS \$RREL	RS/RSA context block \$SOPT, \$UREGS, \$EREGS, \$RREGS, \$PSW Read error logger (REL) (3280 System only) Request status (3280 System only) Roll selection list 16 general user registers (Rl = register 1) Response for read error logger (3280 System only) Reeptrant system state alternate save area
AVDAKCAI	Reencrant system state atternate save area
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
------------------------	------------------------------------------------
MACRO	DATA STRUCTURE
	CTCl outon dod outions works
\$2TYO	SVCI extended options masks
	Send data magaza black
\$50   ¢005	Send data message block
I ŞSDE	Segment descriptor element
SENDREL	Send read error logger (3280 System only)
SOPT	System options
I SCIM	Spoorer message structures
I SOPT	System pointer table (SPT)
I SOPIE	SPT extern definitions
	Spooler message
1 \$550B	Shared Segment Usage DIOCK
1 99.1E	brandletorg ((NAM) processing)
	Commont privilege flogg
I SOFK	segment privilege flags
	SVCI
	SVCI and SVCI error codes
	SVCL error codes   SVCL error codes
SSVCIMTE	Svci magnetic tape specific error codes
	System SVC - reserved
	SVCS parameter block
	SVC0 parameter block
\$6707   \$9707 FYM	Extended SUC7 functions
SSVC7SPL	Spooler SVC7 parameter block
	SVC13 parameter block
I SSVC13S	SVOIS purameter brock
I SSVT	System value tab
SSYP	System space structure
I SSSPT	SPT table definitions
STABL\$	Structure/extern generating macro
\$TCB	TCB, \$SDE, \$IOB\$, \$TCB, \$CTX
\$TCB\$	STCB, STOPT, STSTT, STWT, STLFL, SPSTCB, SOCB,
	STOE, STFL, STPRC, TOH
\$TFL	TCB flags
\$TKQ	Task queue head
\$TLFL	Logical unit (lu) table of flags
\$TMQ	Timer queue entry
\$TOPT	Task options flags
STPRC	Task passback codes
\$TQ E	Task event queue entry
\$TQH	Task event queue header
\$TQ27	SVC2 code 27 parameter block
STSTT	Internal task status flags
STSW	Task status word (TSW)
I STTB	APU trap block
ŞTWT	Task wait status flags
   \$UDL	User-dedicated locations (UDLs)

TABLE 2-1 OS/32 DATA STRUCTURES MACRO LIBRARY (Continued)

MACRO	DATA STRUCTURE
\$UDL \$ \$UREG S	UDL and TSW 16 general user registers (Ul = register l)
\$VD \$VFCHARS \$VFDCB \$VSTE	Volume descriptor Vertical forms control (VFC) characters Common VFC DCB structure Virtual address translator (VAT) segment table entry (VSTE) (3280 System only)
   \$WAP	Read/write access matrix header structure

TABLE 2-2 MTM DATA STRUCTURES MACRO LIBRARY

MACRO	DATA STRUCTURE
====================================	Terminal user block Authorized user file (AUF) record Terminal state definitions User privileges CSS variable flags and structures Batch queue header and entry structures Command buffer structure Log/broadcast message buffer structures Common buffer header structure Command substitution system (CSS) pointer stack structure

#### 2.3 PRIVILEGED USER TASKS (U-TASKS)

Privileged u-tasks run with the memory address relocation/protection hardware enabled and are restricted to a subset of instructions known as nonprivileged instructions. If a u-task attempts to execute a privileged instruction, it causes an illegal instruction fault. However, unlike nonprivileged u-tasks, privileged u-tasks have file account and bare disk privileges. File account privileges allow tasks to specify an account number in the file account/class field of an fd. Bare disk privileges allow tasks to perform I/O operations to a bare disk device. See the OS/32 Supervisor Call (SVC) Reference Manual. A u-task acquires file account and bare disk privileges by specifying the ACPRIVILEGE and DISC task options, respectively, in the Link OPTION command when the task is built.

#### 2.4 DIAGNOSTIC TASKS (D-TASKS)

D-tasks, like e-tasks, can execute all instructions provided by the hardware. However, like u-tasks, d-tasks run with the memory address relocation/protection hardware enabled and execute in the nonprivileged task state. D-tasks are designed for use in diagnostic applications, loading writable control store (WCS), and direct execution of I/O instructions.

A task can be linked as a d-task by specifying the DTASK task option in the Link OPTION command. To execute in the privileged task state, a d-task must be built with the ACPRIVILEGE and DISC task options enabled.

#### CHAPTER 3 PROGRAMMING IN THE 3200MPS FAMILY OF PROCESSORS MULTIPROCESSING ENVIRONMENT

#### 3.1 INTRODUCTION

Programming in a multiprocessing environment is similar to programming in a uniprocessing environment. However, due to the nature of the hardware configuration, the multiprocessing environment offers one major programming advantage: increased throughput. For efficient use of this expanded computing ability, the system level programmer should take the following into consideration:

- The selection of tasks or input/output (I/O) requests that are to be executed on a central processing unit (CPU), auxiliary processing units (APUs), or I/O Processors (IOPs).
- The preparation of the APUs for task execution.
- The assignment of tasks to processor queues.
- The establishment and control over the order of task execution.
- The prevention of invalid data variables, caused when two tasks running on different processors are allowed to concurrently read and modify a common data structure or memory location.
- The measurement of real-time performance of the individual tasks in the system.
- The customization of APU fault handling.

This chapter focuses on some techniques that can be used by an assembly language programmer in solving unique programming problems in a multiprocessing environment. For additional programming information, see Table 3-3.

#### 3.2 DESIGNING TASKS TO RUN ON A MULTIPROCESSING SYSTEM

The main performance advantage of designing an application to run on a multiprocessing system is that a job can be broken down into several parts that can be run on different processors simultaneously.

A job can be divided among a number of tasks that control individual operations, such as processing I/O, performing calculations resulting from a particular action and providing an operator interface for reporting and responding to the results of the calculations.

The individual APUs running these tasks can transmit all status information regarding the components of the system to another task, called the supervisor monitor. The supervisor monitor can then output messages to a console or printer as the status is received. Another function of the supervisor monitor is to store a code in a status word in memory that can be accessed by a stand-by task. The stand-by task would then be able to periodically check the status of the system and adjust task execution accordingly.

Once the programmer has divided a job into several tasks that can be run simultaneously, the next step should be to assign each task to an APU for execution. It should be remembered, that generally, execution of a computation-intensive task on an APU increases overall system performance, while an I/O-intensive task running on an APU decreases system performance. Because the operating system executes exclusively on the CPU, each physical I/O request made by an APU task causes the task's execution to transfer back to the CPU for operating system support. For this reason, all I/O-intensive tasks should be assigned to the CPU for execution. An I/O request from an APU will be passed to the CPU, which in turn passes it to an IOP, if one or more are available.

Tasks that perform extensive supervisor calls (SVCs) (other than SVCls to an indexed file with large blocking factors), are best left for the CPU to execute. Tasks that perform I/O to indexed files or proceed I/O to contiguous files should be executed on This takes advantage of an APU's ability to efficiently APUs. perform logical I/O. Computational-intensive tasks are most efficiently executed on APUs leaving the CPU free to service other tasks. Tasks that perform I/O to indexed files with one to one blocking factors or to contiguous files that are not proceed I/Os that I/0 (or proceed are not followed by computational-intensive routines) should be scheduled to the CPU.

# 3.3 PREPARING AN AUXILIARY PROCESSING UNIT (APU) FOR TASK EXECUTION

OS/32 supports a multiprocessing configuration consisting of one CPU and any combination of one to nine APUs or IOPs. The operating system schedules tasks for execution by arranging them in queues. These queues consist of a CPU ready queue and APU execution queues.

#### 3.3.1 Queue Assignments

The CPU ready queue is intended for SVC I/O-intensive tasks and is serviced by the CPU. The APU execution queues are numbered 0 through n, where n represents the number of APUs in the system. They are intended for the computation-intensive tasks and are serviced by APUs assigned to them. APU queue 0 is serviced by the CPU when the CPU ready queue is empty. The APU execution queues numbered 1 and above are also referred to as APU-only queues.

The APU-only queues may have the following assignment possibilities:

- The queue is idle with no APUs assigned.
- The queue is private and has one APU assigned.
- The queue is shared with two or more APUs assigned.

When the operating system is loaded, each of the APU-only queues is designated as a private queue and is assigned to one APU. The number of the queue will correspond to the number of the APU to which it is assigned. Subsequently, the APUs may be reassigned using a corresponding SVC13 control function or the operator command APC. To employ an SVC13 control function, a task must be linked using the OPTION APCONTROL command of LINK.

#### 3.3.2 Auxiliary Processing Unit (APU) Operating States

OS/32 maintains two operating states for an APU. Each differs in the degree of APU readiness for task execution. These states are:

- DISABLED APU is unavailable for all purposes except running the power-up link check procedure.
- ENABLED APU has successfully passed the power-up link check procedure and is ready for task execution.

All APUs are put into the DISABLED state upon operating system load or power restore. On a power fail restart, an attempt is made to upgrade each APU not disabled prior to the power fail to the ENABLED state.

The transition from one APU state to another can be accomplished along the paths shown in Figure 3-1. These transitions are executed by the corresponding SVC13 control functions or the operator APC command. The APU firmware logic requires resetting the APU state after it is disabled in order to be enabled again. The resetting is done using the appropriate button on the APU board or by powering down the APU cabinet.



Figure 3-1 Valid APU Operating States

#### 3.3.3 APU-Only Queue Operating States

OS/32 maintains three operating states for each APU-only queue. Each differs in the degree of queue availability for task scheduling. These states are:

- OFF APU queue is not available for task scheduling.
- ON EXCLUSIVE APU queue has only a designated task scheduled to it. (Only an idle or private APU queue can be marked ON EXCLUSIVE.)
- ON APU queue is fully available for task scheduling.

All the APU-only queues are put into the OFF state upon operating system load. Upon a power fail restart, the load power fail monitor (LPFM) restores the queue states. The queue 0 is always maintained in the ON state.

The transition from one APU queue state to another can be accomplished along the paths shown in Figure 3-2. These transitions are executed by the corresponding SVC13 mapping functions or the operator QUEUE command. To use an SVC13 mapping function, a task must be linked using an OPTION APMAPPING command of LINK.



Figure 3-2 Valid APU Queue Operating States

*******	* * * * * * * * * * * * * * * * * * * *	¥
*	The following code demonstrates how SVC13	*
*	is used to enable an APU and mark on the queue	*
*	for task scheduling. This example does not	*
*	check for SVC13 execution errors. A task incor-	*
*	porating this code must be linked using a LINK	*
*	command OPTION APCONTROL, APMAPPING.	*
*******	***************************************	×

\$SVC13 ALIGN 4 SVC13 ALLOCATE STORAGE FOR SVC 13 PARBLK ENABLE DS ENABLEE EQU + *GAIN CONTROL RIGHTS, ENABLE APU, START APU, ASSIGN TO QUEUE, ***RELEASE CONTROL RIGHTS** ORG ENABLE+SV13.OPT DB X'CD' ORG ENABLE+SV13.FUN FUNCTION CODE=3 DB X'03' ORG ENABLE+SV13.DOP SEND START APU COMMAND DB X'01' ORG ENABLE+SV13.APN APU NUMBER DB 2 ENABLE+SV13.USE ORG ASSIGN APU TO OUEUE DCX 3 ORG ENABLEE ***BUILD SVC 13 PARAMETER BLOCK FOR MARKING QUEUE ALIGN 4 ALLOCATE STORAGE FOR SVC 13 PARBLK MARK DS SVC13. EQU * MARKE *GAIN MAPPING RIGHTS, MARK QUEUE ON, MAP LPU, ***RELEASE MAPPING RIGHTS** MARK+SV13.OPT ORG DB X'B1' ORG MARK+SV13.FUN FUNCTION CODE=2 DB 2 ORG MARK+SV13.DOP LPU NUMBER TO BE MAPPED DB 2 ORG MARK+SV13.APN OUEUE TO MAP LPU TO DB 3 ORG MARKE ******ISSUE SVC 13 TO ENABLE APU AND MARK QUEUE******* 13, ENABLE ENABLE APU SVC MARK QUEUE ON SVC 13,MARK

#### 3.3.4 Logical Processing Unit (LPU) Mapping

For the purpose of directing tasks to the queues, OS/32 defines LPUs ranging from 0 to 255. LPUs are mapped into the APU queues while each task is associated with a particular LPU.

All the LPUs are initially mapped to queue 0 at operating system load time. LPUs 1 through 255 can later be mapped to other queues using a corresponding SVC13 mapping function or the operator LPU command. LPU 0 always remains mapped to queue 0.

#### 3.4 ASSIGNING TASKS TO A PROCESSOR QUEUE

As mentioned previously, each task in the 3200MPS Family of Processors is associated with an LPU. The initial LPU value is 1 established at task link editing time to be either LPU=0 by default or a value specified in the OPTION LPU command of Link. The LPU value may be changed at task load time or whenever the task is paused via a corresponding SVC6 function or with an operator OPTION LPU command.

Each task's LPU mapping (association with an APU queue) is enabled or disabled in a task status either by default or via a corresponding SVC6 function or via operator OPTION LPU and OPTION NLPU commands. By default, LPU mapping is disabled if the task linked with LPU=0 and is enabled if the task is linked with a is nonzero LPU. The operator OPTION LPU command, however, sets the specified LPU and also enables mapping even if LPU=0 was previously specified. The operator OPTION NLPU command enables mapping without changing the LPU number.

All tasks with mapping enabled are called LPU-directed tasks. OS/32 places the LPU-directed tasks onto corresponding APU queues. Tasks with mapping disabled and CPU-directed tasks are placed onto the CPU ready queue.

* * * This example loads and starts a copy of a task * and makes it LPU-directed via the SVC6 function. * 4 \$SVC6 ALIGN 4 PARBLK DS SVC6 ALLOCATE STORAGE FOR PARBLK ENDBLK EOU *SET LOAD, ASSIGN LPU, LPU-DIRECTED, & START FUNC CODES ORG PARBLK+SVC6.FUN DC SFUN.DOM!SFUN.LM!SFUN.LPM!SFUN.XLM!SFUN.SIM ORG PARBLK+SVC6.LU DB LU OF DIRECTED.TSK (IMAGE) 5 ORG PARBLK+SVC6.SAD DC TASK EXECUTION START ADDR ORG PARBLK+SVC6.SOP DC START OPTIONS (none) Ω ORG PARBLK+SVC6.SEG DC Y'40' TASK WORKSPACE ENDBLK ORG START EOU *SETUP NAME OF TASK TO BE LOADED R1,C'APU1' LI ST R1, PARBLK LI R1, C'TASK' ST R1, PARBLK+4

*ASSIGN LPU NUMBER LIS R1,2 STB R1,PARBLK+SVC6.LPU *ISSUE SVC6 TO LOAD TASK FROM LU5 SVC 6,PARBLK END START

After the SVC6 in the previous example is executed, the task will be loaded into memory from the file (DIRECTED.TSK) with a workspace of 64 (X'40') bytes. When the task is started, the task manager dispatches it to the APU queue into which LPU2 is mapped.

#### 3.5 CONTROLLING TASK ORDER OF EXECUTION

In a uniprocessor system, priority scheduling determines the execution flow of the tasks in the system. In order to affect task scheduling, a programmer must change the priority of the tasks in the system. In a multiprocessing environment, there is a choice of options to control the order of task execution as described in the following sections.

3.5.1 Changing Auxiliary Processing Unit (APU) Task Queue Ordering

Each of the APU queues can be set to handle its assigned tasks through the following priority disciplines.

- The no-priority queue services tasks in a first-in/first-out (FIFO) order, regardless of task priority.
- The priority queue services its highest priority tasks first and its equal priority tasks in a FIFO order. No preemption of currently executing tasks by higher priority tasks will occur.
- The priority-enforced queue services its tasks in the same manner as the priority queue; however, higher priority tasks are allowed to preempt lower priority tasks being executed on the processor assigned to the queue.

At operating system load time, the queues are initially set with the following priority assignments or disciplines. See Table 3-1. TABLE 3-1 QUEUE PRIORITY ASSIGNMENTS

				-				
ļ		QUEUE			1	PRIORITY	DISCIPLINE	
I	=====			===:	:: <b>::: :</b>	***********		
İ	CPU	Ready	Que	ue	1	Priority-	-enforced	
I	APU	Oueue	0		1	Priority-	-enforced	1
İ	APU	Queue	1 t	o n	Ť,	No-priori	ity	1
	-							

These initial settings can be subsequently altered via a corresponding SVC13 mapping function or with an operator QUEUE command.

* The following example uses SVC13 to change a queue priority discipline. If the discipline of this queue prior to the SVC13 call was no-priority, OS/32 will reorder the queue according * * * * * to the task priorities subsequent to the SVC13 * A task incorporating this code must be * * call. linked using the LINK command OPTION APMAPPING. 

Example:

\$SVC13 ALIGN 4 SVC13 ALLOCATE STORAGE FOR SVC13 PARBLK DISCIP DS SETD EOU * *GAIN MAPPING RIGHTS, SET QUEUE DISCIPLINE, ***RELEASE MAPPING RIGHTS** ORG DISCIP+SVC13.OPT DB X'85' ORG DISCIP+SVC13.FUN DB 2 FUNCTION CODE=2 ORG DISCIP+SVC13.APN DB QUEUE NUMBER 3 ORG DISCIP+SVC13.USE H'1' PRIORITY DISCIPLINE DC SETD ORG *ISSUE SVC13 TO CHANGE QUEUE DISCIPLINE SVC13, DISCIP

### 3.5.2 Monitoring and Preempting Auxiliary Processing Unit (APU) Task Execution

| The 3200MPS Family of Processors provide facilities to monitor APU operation via the mechanism of task trap service. The APU reports its significant events to OS/32 by issuing asynchronous status signals.

An APU status signal is a byte with the following format:

PAR   RUN   N	NON-   WAIT   RE TASK	SP   ERROR   	MOD1   MC 	)D2
Bits: 0 1	2 3 4	5	6 7	1
PAR	is the parity maintain odd pa	bit which rity for the	is adju byte.	isted to
RUN	is set to l if The APU may be performing serv as: selecting releasing a tas a task fault, e	the APU is c executing t icing functi a task k back to th etc.	urrently r ask instru ons (NON-7 from the e queue, p	not idle. actions or FASK) such e queue, processing
NON-TASK	is set to l if the servicing f	the APU is unctions.	performing	g any of
WAIT	is set to l if state imposed u task.	the APU is i pon it by	dle and ir the last	h the wait executed
RESP	is set to l if in response t (normally an s this bit is asynchronous st	the APU is r to a comman WC13 read AP always re tatus signal.	eturning t d from U status f set in	the status the CPU function); an APU
ERROR	is set to l if in system dat entered an idle	the APU has a structure state.	detected s and sub	an error psequently
MOD1, MOD2	are set or rese status informat	et to suppl	y some a	additional

When the last three bits are set to 1, they have the values of 4, 2 and 1, respectively. The actual value of these three bits reflects the APU status condition as follows:

0	Undefined.
1	The APU has detected that the queue to which it is assigned is empty (contains no tasks).
2	The APU has rescheduled (released) a task to the APU queue as a result of an RSCH1 instruction in the task or as a result of an appropriate command issued via an SVC13 control function.
3	The APU has rescheduled a task to the CPU ready queue as a result of an RSCH O instruction in the task, an appropriate command issued via an SVC13 control function, a nonexecutable APU instruction (normally an SVC) or a task fault.
4	The APU has detected an error in data structures at an arbitrary moment.
5	The APU has detected an error in data structures while attempting to select a task from its queue.
6	The APU has detected an error in data structures while attempting to lock its queue. Each processor locks its assigned queue prior to manipulating it.
7	Undefined.

Detailed information regarding the data structure errors detected by the APU can be obtained using SVC13 read APU status function.

#### NOTE

In the absence of an APU monitor task, OS/32 reports APU errors via the operator console.

This section will examine the methods used by an APU monitor task to:

• receive status signals from an APU, and

.

• preempt the current task executing on an APU with another task after a certain time interval has elapsed.

To receive a status signal from an APU, the APU must be connected and thawed (via SVC6) as a trap-generating device to the monitor task. In addition, the monitor task must have the appropriate bits in its task status word (TSW) set, a task queue to receive the status signal and a task queue trap-handling routine to service the trap.

#### Example:

**** + * ALIGN 4 TASKO DLIST 100 DEFINE TASK O OF 100 ELEMENTS. * * * Put the address of task queue in UDL (UDL.TSKQ) * * R14, TASKQ LA STR14, UDL. TSKQ * * * * Set TSW bits to enable the applicable task traps. * * LI R14, TSW. TSKM+TSW. APTM * * * TSW.TSKM enables task queue service traps * TSW.APTM enables signals from APU * Save TSW values to enable APU signals and task Q entries * × R14, ENTRIES SAVE TSW VALUES ST * TO ENABLE APU SIGNALS AND TASK Q ENTRIES * * SET UP TSW FOR TRAPS IN UDL * * 4 R15, QSERVICE LA STM R14, UDL. TSKN SET UP TSW ON TRAPS IN UDL SVC 9, UDL. TSKN ENABLE TASK QUEUE ENTRIES For information on writing a task queue trap handling routine that removes the APU status entries from the task queue, see the OS/32 Application Level Programmer Reference Manual.

Example:

* Enable each APU in the system if it is not enabled and then * 4 * connect to each APU, but first * read APU assignment information to obtain the * * number of APUs in the system. * + SVC START 13, APUASGN LB R1,BUFFER1+1 LOAD MAX APU NO. INTO R1 * SET UP SVC13 PARAMETER BLOCK TO * FETCH APU STATUS LIS R3,X'80' STB R3, FETAPU+SV13.OPT SET APU STATUS OPTION LIS R3,1 STB R3, FETAPU+SV13.FUN SET UP FUNCTION CODE 1 R4, APUBUF LA ST R4, FETAPU+SV13.BUF SET UP BUFFER ADDR. LHI R3,40 STH R3, FETAPU+SV13, LEN SET UP BUFFER LENGTH SET UP SVC13 PARAMETER BLOCK TO ENABLE THE APU * * LIS R3,3 SET UP SVC 13 FUNC CODE 3 STB R3, ENABAPU+SV13.FUN SET UP CONTROL OPTIONS LIS R3,X'C1' STB R3, ENABAPU+SV13.OPT GAIN, ENABLE, RELEASE * + * GET THE APU STATUS. IF APU IS DISABLED, * * ATTEMPT TO ENABLE IT. IF APU CAN'T BE * ENABLED, LOG MESSAGE TO CONSOLE AND * * CONNECT TO IT ANYWAY JUST IN CASE IT IS * * ENABLED LATER. * APULOOP EOU * * GET APU STATUS STB Rl,FETAPU+SV13.APN SET UP APU NO. SVC **ISSUE SVC 13** 13, FETAPU LH R4, FETAPU+SV13.ERR GET SVC 13 ERROR STATUS ΒZ GETSTAT IF NO ERROR-GET APU STATUS BNE ER.ROUTE IF ERROR, BRANCH TO ER. ROUTE LB R5, APUBUF+5 GET 2ND BYTE OF APU S-STATUS NOT DISABLED, GO CONNECT BNZ CONNECT *APU IS DISABLED; ISSUE SVC 13 TO ENABLE IT. R1, ENABAPU+SV13.APU SAVE APU NUMBER STB SVC 13, ENABAPU ENABLE THE APU  $\mathbf{LH}$ R3, ENABAPU+SV13.ERR GET SVC 13 ERROR STATUS ENAB.ERR BRANCH TO ERROR ROUTINE ON ERROR BNZ CONNECT EOU * * *SAVE APU NO. AS PART OF APU'S TGD MNEMONIC STB R1, SVC6.DEV ***ISSUE SVC6 TO CONNECT AND THAW THE APU** 

	SVC LH BZ	6,APUTRAPS R6,SVC6.STA NEXT.APU	GET SVC 6 ERROR STATUS NO ERROR-GO CONNECT TO NEXT
*			APU
	STB	R1, CONB. ERR+24	SAVE APU NO. IN MESSAGE
	SVC	2,LOGMSG	LOG MESSAGE: COULD NOT
*		•	CONNECT TO APUX
NEXT.APU	SIS	R1,1	MOVE ON TO NEXT LOWEST APU NO.
•	BP	APULOOP	GO HANDLE NEXT APU.

The parameter blocks used in the previous example are defined as follows:

*SVC 13 1	Read Al	PU Assignment Paramet 4	er Block and Buffer	
APUASGN ENDPBK	DS EQU	SVC13 *		
	ORG DB	APUASGN+SV13.FUN X'00'	SET FUNC CODE 0	
	DAC ORG	BUFFER 1 APUASGN+SV13.LEN	DATA BUFFER ADDR	
	DC ORG ALIGN	H'50' ENDPBK 4	MAX LENGTH OF BUFF	
BUFFER *	DS	50		*
* SVC13 H * * FETAPU	Fetch A ALIGN DS	APU Status Parameter 4 SVC13	Block & Buffer	*
APUBUF *	ALIGN DS	4 40		
*** SVC13	8 Enabl	Le APU Parameter Bloo	⊳k	
ENABAPU *	ALIGN DS	4 SVC13.		*
* SVC 6 ( *	Connect	t & Thaw APU Paramete	er Block	*
APUTRAPS ENDAPUTB	\$SVC6 ALIGN DS EQU ORG DS	4 SVC6. * APUTRAPS+SVC6.FUN Y'C000 C000'	SVC6 FUNC CODE-	
*			SELF-DIRECTED, CONNECT & T	HAW
*	ORG DC ORG	APUTRAPS+SVC6.DEV C'APU' ENDAPUTB	TRAP-GENERATING DEVICE MNE	MONIC

**** SVC 2 Log Message Parameter Block * LOGMSG DB 0,7 DCZ CONE.ERR-CONB.ERR CONB.ERR DB C'UNABLE TO CONNECT TO APU' CONE.ERR EQU *

The code in the previous example allows the monitor to receive traps from the APUs. Status returned from these traps can be reported to the console (via SVCl or SVC2 code 7) or to a file designated for the APU output (via SVCl). In addition, this monitor program can be coded to run a certain task (TASKl) every ten minutes on a specific APU. To do this, the monitor sets an interval timer via SVC2 code 23. Upon expiration of the timer, the monitor task issues an SVCl3 code 3 to preempt the current executing task on the APU, as shown below. This preemption mechanism is only allowed on no-priority queues. It is used when the overhead associated with maintaining a priority queue is to be avoided.

Example:

	SVC	13,PREQ		
	•			
	•			
	•	•		
	ALIGN	4		
* PREEMP7	r task	EXECUTION, RE	ESTART	APU
PREQ.OPT	DB	X'B9'		SET SVC 13 OPTIONS:
PREQ.FUN	DB	X'03'		SET FUNCTION CODE-
*				CONTROL FUNCTION
PREQ.DOP	DB	X'01'		DIRECTIVE OPTION-
*				START APU
PREQ.APN	DB	X'01'		APU NO APU 1
PREQ.APS	DS	2		APU HARDWARE STATUS
PREQ.ERR	DS	2		SVC 13 ERROR STATUS
PREQ.BUF	DAC	BUF2		DATA BUFFER ADDRESS
PREQ.USE	DS	2		LENGTH OF BUFFER USED
PREQ.LEN	DC	H'8'		MAX LENGTH OF BUFFER
	ALIGN	4		
BUF2	DC	C'TASK1 ØØØ'		TASK ID BUFFER

Execution of the previous SVCl3 will cause the monitor to gain control rights to the specified APU (APUl), provided that the task has been link-edited with the APCONTROL task option and no other task has control rights to the APU. The control options, specified in the SVCl3 parameter block, will then cause the following actions:

• Execution of the current executing task on the APU will be stopped.

- The current task will be rescheduled to the end of the APU queue.
- The APU's queue pointer will be repositioned to point to TASK1. (This will cause TASK1 to be selected as the next task to be executed on the APU.)
- The APU will be restarted for execution of TASK1.
- The monitor task will release the control rights to the APU.

The remaining code in the monitor program should check the PREQ.ERR field of the PREQ parameter block for errors as follows.

Example:

LH R2, SV13.ERR BNZ ERR.PREQ

If an error has occurred, ERR.PREQ can log a message to the console.

Finally, to reexecute TASK1 in ten minutes, the interval timer (via SVC2 code 23) should be reset so that the SVC13 code 3 to preempt the current APU task can be reissued when ten minutes have elapsed.

See the OS/32 Supervisor Call (SVC) Reference Manual for more information on SVC13, SVC6 and SVC2 code 23.

#### 3.5.3 Transferring a Task from an Auxiliary Processing Unit (APU) to the Central Processing Unit (CPU)

Under certain conditions, a monitor task may need to transfer some other task back to the CPU ready queue. The task to be transferred may be executing on an APU or waiting on its queue. The monitor task can transfer a task back to the CPU ready queue by issuing an SVC6, specifying the following function codes:

- Suspend (SFUN.SM)
- Transfer to CPU (SFUN.XCM)
- Release (SFUN.RM)

The suspend will transfer the task back to the CPU ready queue and then the LPU-directed task status is reset. Upon release, the task will stay on the CPU ready queue and not be dispatched according to its LPU assignment. Example:

	SVC	6,CPUDIR	
	•		
	٠		
	ALIGN \$SVC6	4	
CPUDIR	DS	SVC6.	
CPUDIRE	EQU	*	
	ORG	CPUDIR+SVC6.ID	
	DC	C'TASK1ØØØ' ID OF TASK TO BE	
*		TRANSFERRED	
	ORG	CPUDIR+SVC6.FUN	
* SET OTH	IER-DIE	RECTED, SUSPEND, TRANSFER TO CPU, & RELEASE FUNC (	CODES
* FOR TAS	SKl		
	DB	SFUN.DOM!SFUN.SM!SFUN.XCM!SFUN.RM	
	ORG	CPUDIRE	

Execution of this SVC6 causes TASK1 to be suspended (if it is not already in a wait state) and transferred to the CPU ready queue. Resetting the LPU-directed status directs the task manager to ignore its LPU mapping and to schedule this task for execution on the CPU ready queue. When released, the task will execute on the CPU at the location following the instruction that was executed before the task was suspended. If the SVC6 in the previous example did not reset the LPU-directed status bit, the task will again be dispatched to the APU queue into which its LPU is mapped upon release from the suspended state.

#### 3.5.4 Internal Task Control of Auxiliary Processing Unit (APU) Execution

A task can exercise control over its own execution on an APU through the SVC6 mechanism described previously since SVC6 can be made self-directed; however, there are more efficient mechanisms achieving the same result that are particularly valuable for real-time and APU diagnostic applications.

1. A task wishing to relinquish use of an APU while remaining on the same processor queue may issue the following instruction:

RSCH R1,1

The APU places the task at the queue tail and immediately picks up the task residing at the queue head. OS/32 will restore the queue order according to the queue discipline, if necessary.

2. A task wishing to transfer to the CPU indefinitely, may issue the following instruction:

RSCH R1,0

The APU sends the task to the CPU and then immediately picks up the task residing at its queue head. OS/32 resets the tasks LPU-directed status, which prevents the task from going anywhere but the CPU receive queue.

3. A task wishing to transfer to an APU indefinitely, according to its LPU mapping, may issue the following instruction:

RSCH R1,2

OS/32 insures that the task is scheduled to the appropriate APU queue according to the task's priority and the queue discipline.

- 4. A task may manipulate its TSW CPU-override status to enable or disable its transfer to the APU, for a given reason, to which the TSW corresponds. Bit TSW.CPOB (currently bit 8) prevents task scheduling to an APU queue when set to 1. This is necessary when a particular task fault, not a single instruction, should be executed on the APU.
- 3.5.5 Verifying Task Transfer to an Auxiliary Processing Unit (APU)

It may be necessary for a task to verify whether or not it has actually been transferred to an APU queue. For example, suppose a task on the CPU is assigned to LPU3 and executes the following instruction:

RSCH R1,2

Execution of this instruction will cause OS/32 to set the LPU-directed status of the task. The OS/32 task manager will then attempt to transfer the task to the APU queue into which LPU3 has been mapped. Suppose LPU3 is mapped to APU queue 3 and APU4 is assigned to this queue. To verify that the task is indeed executing on APU4, the next instructions executed by the task could be:

*	LIS TO PULSE	R1,0	GET RTSM PULSE LINE
	IO FOLDE	DO 15	
	1 1	KZ 1 1 3	LIPP IN WEATD
	GSIG	R1,R2	GENERATE SIGNAL
*	HERE THE NO.	(15) CAN NEVER MATC	CH
*	THE APU ID IN	N THE RTSM. NO SIGN	VAL WILL BE
*	SENT. INSTER	AD, ONLY THE APU ID	IS RETURNED TO R1

After execution of GSIG, Rl will contain the number of the APU that the task is currently executing. See the appropriate instruction set reference manual for more information on the RSCH and GSIG instructions.

#### 3.5.6 Customizing Auxiliary Processing Unit (APU) Fault and Supervisor Call (SVC) Handling

OS/32 allows customization of fault and SVC handling by the APUs. When consistently pursued, this route may allow reduction of the task traffic between the APUs and the CPU caused by SVCs or it may provide for APU I/O handling "invisible" to OS/32 and subsequently more efficient.

As an example of this customized handling, an APU can be made to wait for a task return while the task fault or SVC is processed by the CPU. This may be needed to leave private queue orders undisturbed by occasional SVCs.

This feature is not fully supported by OS/32 and therefore, is intentionally made difficult to use. However, software tools may be easily developed to exploit the customization feature.

In order to allow for custom processing of the faults and SVCs in a given task by the APUs, the following actions must be performed:

- An APU trap block has to be allocated in memory. This block will contain pairs of fullwords, each being a program status word (PSW) for a given APU detected reason in this order:
  - arithmetic fault
  - illegal instruction
  - memory controller fault
  - instruction format fault
  - SVC
  - machine malfunction fault
- A single trap block is allocated during OS/32 system generation (sysgen) and is designated in the map under a symbol TBLK1. Any additional blocks can be allocated using the MODULE command at sysgen.

- The trap block has to be patched with zeros for various reasons. If an APU wait is desired, the first word of the pair is set to X'8000' (bit 16 set) and the second word is ignored. However, if custom processing is desired, the first word of the pair is set to the required status and the second word is set to the location where the custom processing begins.
- The APU queue parameter block (QPB) fullword at location QPB.TPTR, (currently X'8' in QPB) has to be patched to the address of the APU trap block after task loading. This patching can be performed using the operator MODIFY command or via a dedicated executive task (e-task) assembled with the appropriate data structures.

When a task executes on an APU assigned to the patched queue and a fault is detected for which the PSW in the trap block is not zero, the APU transfers control according to this PSW. In the case of the bit 16 of the first word set in PSW, the APU transfers the task to the CPU ready queue and awaits the task's return. OS/32 will restart the APU when the task is scheduled back to it. OS/32 also restarts the APU when the task for which the APU is waiting is cancelled or terminated.

If the customized processing needs to be done on a per task rather than per queue basis, this can be arranged by patching out the OS/32 code in module APSV routine TMCKAPU that loads the QPB.TPTR into every TCB scheduled to the queue. Then, instead of patching QPB.TPTR with the selected task's TCB at location TCB.TPTR (currently X'20' in TCB), it can be patched with the address of the trap block. This task level trap block support is used in the operating system to intercept SVC calls from tasks running on APUs. This intercept is used to enhance index file I/O performance. The SVC trap blocks vectors to the routine FLIHAPU in APSV, so any further processing that the user wishes to do with SVC requests should be done by modifying this routine.

#### 3.6 PREVENTING MEMORY ACCESS CONFLICTS

When several processors are executing simultaneously, it is possible for tasks running on two or more processors to require access to the same data. For example, suppose two tasks share a buffer list consisting of 30 buffers defined as follows:

ELISTBIT DS 2 BUFLIST DLIST 30

BUFLIST contains the addresses of the buffers. BUFLIST and the actual buffers reside in an area of memory shared by the two tasks. One task collects data, writes it to a buffer and adds the address of that buffer to the bottom of the list. The other task removes an address of a buffer from the top of the list and processes it. Since both tasks can be run simultaneously on different APUs, both tasks may attempt to access the list at the same time. The Test and Set instruction (TS) can be used to ensure that only one task at a time can access the buffer.

To ensure that only one task at a time can access BUFLIST, a test and set operation is performed on BLISTBIT. BLISTBIT acts as a lock-out mechanism that is set and reset. A task can only access BUFLIST if BLISTBIT is not set.

#### 3.6.1 Avoiding System Deadlock

When using the test and set operation, care should be taken to ensure that system deadlock is avoided.

For example, suppose task A uses TS to lock out data structure X while task B is locking out data structure Y. Task A now finds that it needs to access data structure Y, so it waits for Y to be released. Similarly, Task B finds it needs to access data structure X, so it waits for X to be released. Since each task holds the data structure needed by the other, processing stops. Both tasks are deadlocked.

To avoid system deadlock, the Test and Set instruction should be used with a time-out mechanism.

Example:

	TS	BLISTBIT	TASK CHECKS IF IT CAN GET	
*			ACCESS TO LIST	
	BNM	CONTINUE	PROCESS LIST IF FREE	
	LI	R2,50	LOAD TIMEOUT VALUE OF 50	
*			MICROSEC IN R2	
SETBITLP	EQU	*	TIMER ROUTINE	
	SIS	R2,1	DECREMENT TIMEOUT COUNT	
	BM	TIMEOUT	BRANCH TO TIMEOUT ROUTINE	
*IF BRANG	СН ТО Л	FIMEOUT IS TAKEN IT N	MEANS THAT THE	*
*TASK ST	ILL COU	ILD NOT GET ACCESS TO	) LIST	*
*THE TIME	EOUT RO	OUTINE PRINTS A MESSA	AGE TO THE CONSOLE	*
*SO OPERA	ATOR CA	AN TAKE NECESSARY ACT	FION	*
*ELSE CON	NTINUE			*

LH R4,BLISTBIT USE APU CACHE TO MATCH LOCKS BMS SETBITLP BUFLIST NOT AVAILABLE YET; + TRY AGAIN TS BLISTBIT BUFLIST IS AVAILABLE SO ATTEMPT TO GRAB ACCESS + SETBITLP BMS NOT QUICK ENOUGH, RETRY ** ****IF SUCCESSFUL, PROCESS LIST** * * CONTINUE EOU * * * * 4 * * *ACCESS BUFLIST EITHER BY ABL (ADD TO BOTTOM OF LIST *INSTRUCTION) OR RTL (REMOVE FROM TOP OF LIST INSTRUCTION). * * * * * * * * *AFTER PROCESSING BUFFER, UNLOCK BLISTBIT SO OTHER TASK CAN * *ACCESS IT. * * LIS R4,0 R4,BLISTBIT RBT

## 3.7 MEASURING REAL-TIME PERFORMANCE ON THE 3200MPS FAMILY OF PROCESSORS

The OS/32 system macro library provides a set of timer macros that can be used to measure the real-time performance of individual tasks currently exeucting. These macros allow the programmer to set up a named timer in memory. A named timer can be compared to a stopwatch that measures the amount of time elapsed from the time the watch is started to the time it is stopped. The following example shows the data structure setup in memory for a timer named TIMRNAME. The timer macro, CRTIMERS, is used to set up timer data areas.

Example:

1

	ALIGN	4	
TIMRNAME	DCF	C'TIMRNAME'	TIMER NAME (8 CHAR MAX)
	DCF	0	TIMER COUNTER
	DCF	0	TIMER START VALUE
	DCF	0	ACCUMULATED TIME
	DCF	0	REGISTER SAVE AREA

The timer macros are used to set the watch and read the accumulated time after a specified interval has elapsed. The timer macros are listed in Table 3-2.

	MACRO	FUNCTION
CRTIMERS	(NAME1[,NAME2,])	Creates a data area for each   named timer.
STRTIME	NAME (, REG)	Starts the named timer.
STOPTIME	NAME(, REG)	Stops the named timer.
GETIME	NAME, REG	Gets the total time accumulated   by the named timer.
READTCNT	NAME, REG	Gets the number of intervals   that have been timed by this   timer.
RESETIME	NAME	Resets accumulated time counts.

### Example:

* Create a data area for the timer	*
* for MAIN and the timer for SUB	*
*	*
CRTIMERS (MAIN, SUB)	*
t Charle bimon for MATN	+
* Start timer for MAIN.	*
START EQU * STRTIME MAIN	*
•	
•	
BAL R15, SUBPROG	*
•	
•	
* Stop timer for MAIN STOPTIME MAIN	*
* Get total time accumulated by MAIN	*
* Timer. Load into REG 0	*

GETIME MAIN, RO * Log MAIN program execution time. * Get total time accumulated by SUB * timer. Load into REG 3 GETIME SUB, R3 * * Get number of intervals timed by * SUB timer. Load into R0 * READTCNT SUB, RO * 4 * Compute average subroutine execution * time. * DR R2, R0 . SUBPROG EOU * * * Start timer for SUB * STRTIME SUB . * * Stop timer for SUB STOPTIME SUB R15 BR

Detailed descriptions of the timer macros can be found in the OS/32 System Macro Library Reference Manual.

#### 3.8 WHERE TO GO FOR MORE INFORMATION

This chapter is intended to demonstrate assembly language programming techniques used in designing system level control programs that take advantage of the 3200MPS Family of Processors capabilities. However, all the programming facilities available for writing system level control programs are not shown. Table 3-3 summarizes additional facilities and lists the manuals in which they are described.

# TABLE 3-3ADDITIONAL INFORMATION SOURCES FOR THE 3200MPSFAMILY OF PROCESSORS PROGRAMMING

MANUAL	PROGRAMMING METHODS DESCRIBED
3260MPS Instruction Set and System Architecture Reference Manual	Describes the machine instructions   specific to each processor with a   discussion of the APU processor
3280MPS Instruction Set and System Architecture Reference Manual	states.
3230XP Instruction Set and System Architecture Reference Manual	
3230MPS Supplement to the 3230XP Instruction Set and System Architecture Reference Manual	
OS/32 System Support Run Time Library (RTL) Reference Manual	All RTL routines available for the writing of system level control programs that perform the functions described.
OS/32 Operator Reference Manual	Describes the operator commands that can be used to perform SVC13 mapping and control functions. APU-related functions included APC, LPU, OPTION LPU, QUEUE.
OS/32 Supervisor Call (SVC) Reference Manual	Gives details on how to use SVC6, SVC13 and assembly language program- ming SVCs.
OS/32 System Macro Library Reference Manual	Describes the time and SVC13 macros.
OS/32 Link Reference Manual	Describes the use of OPTION LPU, APCONTROL and APMAPPING at task linkage time.
OS/32 Application Level Programmer Reference Manual	Gives details on writing a task trap handling routine that can be used to handle APU-related events.
OS/32 System Generation (Sysgen/32) Reference Manual	Describes the use of the MODULE command.

1

### CHAPTER 4 SUPERVISOR CALL (SVC) INTERCEPTION

#### 4.1 INTRODUCTION

SVC interception software is used to write programs that can emulate the SVC processing ability of OS/32. This software consists of macros that allow a task (intercepting task) to intercept the SVC of another task before it goes to the operating system for processing. Once intercepted, the SVC can be monitored by the intercepting task and sent to the operating system for processing or it can be processed by the intercepting task. Table 4-1 lists the system macros used for SVC interception.

#### TABLE 4-1SYSTEM MACROS FOR SVC INTERCEPTION

MACRO	FUNCTION
ICREATE	Creates an SVC intercept path.
IREMOVE	Removes a previously created path.
IGET	Gets data from a data area of the task that issued an intercepted SVC.
IPUT	Puts data into a data area of the task that issued an intercepted SVC.
ICONT	Continues standard execution of an intercepted SVC by passing control to an OS/32 SVC executor.
IPROCEED	Allows the task that issued the intercepted SVC to proceed with its execution.
IROLL	Makes an intercepted task rollable.
ITERM	Terminates an intercepted SVC after processing.
ITRAP	Sends a task queue trap to a task.
IERRTST	Evaluates errors returned by any of the above macros and branches execution to specific error routines within the intercepting task.

The intercepting task tells the OS/32 SVC executor which SVC it will process or monitor. When the intercepting task is sent an SVC from the executor, the intercepting task handles the intercepted SVC while the task that issued the SVC is placed in a wait state. While executing the intercepted SVC, the intercepting task can read from or write to the address space of the task that issued the SVC.

A task is not aware that its SVC has been intercepted unless it is informed by the intercepting task.

SVC interception software must be configured in OS/32 at the time of system generation (sysgen). See the INTERCEPT configuration statement in the OS/32 System Generation (Sysgen/32) Reference Manual.

A task can intercept SVC calls only after it is linked with the intercept task option enabled (OPTION INTERCEPT). See the OS/32 Link Reference Manual for further details. The task can then be programmed to intercept any of the following SVCs issued by any application task in the system:

- SVCl
- SVC2 code 7
- SVC3
- SVC6
- SVC7

Intercepting tasks can be loaded and executed under the multi-terminal monitor (MTM). However, the intercepting task must be loaded from an account that has executive task (e-task) load privileges. See the OS/32 Multi-Terminal Monitor (MTM) System Planning and Operation Reference Manual for more information regarding e-task privileges.

#### 4.2 HOW SUPERVISOR CALL (SVC) INTERCEPTION WORKS

In general, SVC interception software functions as follows:

- 1. A task with SVC interception enabled is built by Link. This intercepting task must:
  - reserve memory for a set of request descriptor block (RDB) buffers for each SVC to be intercepted,
  - build a circular list for storing addresses of RDB buffers containing information on intercepted SVCs,

- create, via the ICREATE macro, intercept paths that designate the SVCs to be intercepted, and
- define, via the ICREATE macro, what control the intercepting task has over the SVCs it intercepts.
- 2. An application task issues an SVC.
- 3. If no intercept path was created for that particular SVC, one of the standard OS/32 executors services the SVC.
- 4. If an intercept path has been created for that SVC, the operating system:
  - intercepts the SVC before it reaches the OS/32 executor,
  - removes an RDB address from the circular list of the intercepting task,
  - loads the SVC's parameter block and identifying information into the RDB, and
  - sends a task event trap to the intercepting task to notify the task that an SVC has been intercepted.
- 5. Execution of the intercepting task branches to the task event trap-handling routine. The address of this routine is specified when the path is created via the ICREATE macro.
- 6. If the intercept path was built to monitor this SVC, the task event trap-handling routine issues an ICONT macro to return the SVC to the OS/32 executor for execution.
- 7. If the intercept path was built to service the SVC, the task event trap-handling routine processes the SVC by the intercept macros IGET, IPUT, IROLL and ITRAP. Also, the routine can issue the IPROCEED macro to allow the application task to continue executing during SVC processing.
- 8. After the task event trap-handling routine processes the SVC, it issues an ITERM macro that transfers control back to the application task that issued the SVC.
- 9. The intercepting task exits the trap handler through the TEXIT macro.

4.3 PREPARING A TASK FOR SUPERVISOR CALL (SVC) INTERCEPTION Before creating an intercept path, an intercepting task must:

• build a set of RDB buffers for each type of SVC to be intercepted,

- build a circular list to store the addresses of the RDB buffers, and
- be prepared to handle a task event trap.

#### 4.3.1 Request Descriptor Block (RDB) Buffers

The size of each RDB buffer built by the intercepting task depends on the size of the parameter block for the particular SVC to be intercepted. For example, a set of buffers allocated for SVC6 interception will be larger than a set of buffers for SVC1 interception. When an intercepting task uses one set of buffers for intercepting two or more SVC types, the buffer size must equal the size of the RDB needed to hold the largest parameter block associated with the SVCs to be intercepted. Figure 4-1 shows the RDB fields. To define a structure containing these fields, use the \$RDB macro.

0(00)Entry/Exit2(02)Intercept pathSVC7 Flagidentifier(RDB.RID)(RDB.PID)(RDB.RID)6(06)4(04)6(06)Parameter block offsetSVC type(RDB.OFF)(RDB.SVC)(RDB.TPRI) 8(08) Operating system task identifier (RDB.TID) 12(0C) SVC parameter block address (RDB.PAD) Instruction address following 16(10) intercepted SVC instruction (RDB.SVAD) SVC parameter block 20(14) (RDB.PB) Extended SVC7 block |n(n) (RDB.EXT)

Figure 4-1 Request Descriptor Block

The fields contained within the RDB are described as follows:

Fields:

halfword field containing Exit/Entry is a an SVC7 This flag is utilized exclusively to SVC7 Flag flag. distinguish entry (RDB.RID) intercepts from exit intercepts. This field contains '00' on an entry intercept and '01' on an exit intercept. The RDB.RID field is only valid if an SVC7 intercept path is established. field containing Intercept is a halfword an SVC path intercept path identifier exclusively reserved identifier for one particular SVC interception. (RDB.PID) NOTE RDB.PID is not to be mistaken for the PID returned by ICREATE and used in IREMOVE. Parameter is a halfword field containing the hexadecimal block offset value for the parameter block field offset within the RDB. (RDB.OFF) SVC is a 1-byte field containing a decimal number specifying the type of SVC that is to be type  $(\overline{R}\overline{D}B, SVC)$ intercepted. 01 indicates SVC1. . 02 indicates SVC2, code 7. 03 indicates SVC3. 06 indicates SVC6. 07 indicates SVC7. Task 1-byte field containing a decimal number is a priority specifying the priority of the task that issued the intercepted SVC. (RDB.TPRI) OS task is a 4-byte field containing the operating identifier system task identifier for the task that issued the intercepted SVC. (RDB.TID)

T

is a 4-byte field containing a hexadecimal SVC parameter number specifying the address of the parameter block address (RDB.PAD) block for the SVC being intercepted. For SVC3 interceptions, this field contains the end of task code. is a 4-byte field containing a hexadecimal Instruction number specifying the address of the instrucaddress following tion following the intercepted SVC instruction. This field is set to 0 intercepted for SVC3 interceptions. SVC instruction (RDB, SVAD) SVC parameter is a variable length field containing the parameter block of the intercepted SVC. block (RDB.PB) Extended SVC7 is a 32-byte field containing the name of the file assigned to a logical unit (lu). This block (RDB.EXT) field is only utilized if the

4.3.2 Circular List for Request Descriptor Block (RDB) Buffers

operand is specified in the ICREATE macro.

The intercepting task must have a standard circular list to hold the address of each RDB buffer. Figure 4-2 shows the fields of the standard circular list. When an SVC is sent to the intercepting task for processing, one RDB buffer address is automatically removed from the circular list and the RDB is filled with information identifying the intercepted SVC. The circular list can be created by the assembler instruction DLIST. See the appropriate Series 3200 Processor User's Manual or the Instruction Set Reference Manual for a more detailed explanation of the standard circular list.

SVC = (7, X)

1

1
0(00) Maximum number of buffers 0(02) Current number of buffers 0f buffers of buffers 4(04) 6(06) Current top Next bottom -----8(08) A (buffer 1) -12(0C) A (buffer 2) A (buffer n)

Figure 4-2 System Task Buffer List (Standard Circular List)

## Fields:

Maximum number of buffers	is a halfword field indicating the maximum number of fullwords in the entire list.
Current number of buffers	is a halfword field indicating the number of fullwords currently in use. When this field equals zero, the list is empty. When this field equals the number of fullwords in the list, the list is full.
Current top	is a halfword field indicating the address of the RDB buffer that is currently at the top of the list.
Next bottom	is a halfword field indicating the address of the next RDB buffer that is at the bottom of the list.
A (buffer n)	indicates the address of an RDB buffer.

## 4.3.3 Task Event Trap

To receive a task event trap, an intercepting task must have the TSW.TESB bit in its task status word (TSW) set. See the OS/32 Application Level Programmer Reference Manual for more information on TSW bit settings. If this bit is not set, the task event trap will be queued until a TSW is loaded with this bit set. In addition, a task cannot receive a task event trap or task queue trap during execution of the task event trap-handling routine. These traps will be queued until the task exits from the routine.

Before execution branches to the task event trap-handling routine, the operating system places the address of the RDB in register 1 and a unique intercept identifier in register 0. To prevent the data in these registers from being lost during execution of the task event trap-handling routine, the intercepting task should be link-edited with the TEQSAVE task option. TEQSAVE informs the operating system which register contents should be saved and restored when a task enters or exits the task event trap-handling routine. See the OS/32 Link Reference Manual for more information on TEQSAVE.

## 4.4 CREATING INTERCEPT PATHS (ICREATE)

Before an intercepting task can intercept an SVC, it must create a path to the application task that contains the SVC to be intercepted. This path is created by executing code built by the ICREATE macro that informs the OS/32 SVC executor which SVC is to be intercepted by this path. The intercepting task also accesses the application task's address space through the intercept path.

An intercept path remains in effect until it is removed by the intercepting task creating it or until the intercepting task terminates. Although only one type of SVC can be intercepted by each path, there is no limit to the number of paths that can be created by one intercepting task.

The mode parameter of the ICREATE macro specifies when an SVC is to be intercepted. Under caller mode, the specified SVC is intercepted every time it is issued by the application task. When the recipient existent mode is specified, the SVC is intercepted only when it is directed toward a specified task, device, pseudo task or pseudo device that exists in the system. Under the recipient nonexistent mode, the SVC is intercepted only when it is directed toward a specified pseudo task or pseudo device created by execution of code built by the ICREATE macro.

## 4.5 HOW TO CREATE A PSEUDO DEVICE OR TASK WITH ICREATE

A pseudo device consists of a name and the SVCl or SVC7 intercept paths attached to it. The pseudo device name, which is known to the system but does not actually refer to any system device or file, consists of a device name, filename and extension. A device name that does not already exist for a real device or disk volume must be used. Pseudo devices ignore the file class/account number field of the file descriptor (fd).

 $\bullet = \int_{-\infty}^{\infty} (e^{-i\omega t} e^{-i\omega t$ 

When the operating system cannot find a device or filename in the system, it will search the list of pseudo devices. If a match occurs, the system will continue processing the SVC using the pseudo device.

To create a pseudo device using SVC interception software, the ICREATE macro should be set to specify either an SVCl or SVC7. The recipient nonexistent mode should also be specified. An SVCl intercept path must be in effect when an input/output (I/O) operation is attempted to a pseudo device; otherwise, an invalid function (X'CO') error status is returned.

A pseudo task consists of a name attached to one or more SVC6 intercept paths. A pseudo task name is known to the system but does not refer to an actual task existing in the system.

To create a pseudo task, issue the ICREATE macro specifying SVC6 and the recipient nonexistent mode. Because a pseudo task does not refer to a real task, the pseudo task cannot be cancelled. Both pseudo tasks and pseudo devices can be deleted by removing all intercept paths attached to them.

4.6 USE OF GENERIC NAMING FOR PSEUDO DEVICES AND TASKS

A pseudo device or task can be generically named. The following characters can be used for generic naming:

- An asterisk (*) represents any character or blank.
- A backward slash (\) represents any character.

If a pseudo device or task name specifies the filename and extension fields as blanks, the system substitutes filename and extension fields filled with asterisks. This has the effect of generically naming the filename and extension fields so that they will always match the input filename and extension.

If the operands of an ICREATE macro specify the recipient existent mode and a generic pseudo device or task name, a pseudo device or task must exist with its name exactly matching the one specified by ICREATE. An error will result if the names do not match. For example, a system is asked to create the following pseudo devices:

- FAKE:FILE1
- FAKE:FILE*
- FAKE:
- FAKE:FILE*.EXT

Normally, the following input will match the above pseudo devices:

INPUT NAME	SELECTED PSEUDO DEVICE
FAKE:	FAKE:
FAKE:FILE3	FAKE:FILE*
FAKE:FILE1	FAKE:FILE1
FAKE:FILE11	FAKE:
FAKE:FILEX.EXT	FAKE:FILE*.EXT
FAKE:FILEX.EX	FAKE:

When the code built by the ICREATE macro is issued specifying recipient nonexistent mode and the pseudo device FAKE:, the ICREATE function will not be performed because the pseudo device already exists. Consequently, when an ICREATE macro is used specifying recipient existent mode along with the pseudo device FAKE:FILE*, ICREATE will be executed because the pseudo device FAKE:FILE* already exists.

## 4.7 FUNCTIONAL SUMMARY OF SUPERVISOR CALL (SVC) INTERCEPTION

The following describes how interception works for each SVC and mode:

SVC1 caller	Any SVCl issued by the specified task is intercepted.
SVCl recipient existent	Any SVCl directed to an lu assigned to the specified device or pseudo device is intercepted. (Note that disk volume interception is not supported for SVCl.)
SVCl recipient nonexistent	The pseudo device is created and any SVCl call specifying an lu assigned to this pseudo device is intercepted.
SVC2 code 7 caller	Any SVC2 code 7 issued by the specified task is intercepted.
SVC2 code 7 recipient existent	This call is invalid.

This call is invalid. SVC2 code 7 recipient nonexistent SVC3 caller If the specified task goes to end of task for any reason, an SVC3 intercept will occur. This call is invalid. SVC3 recipient existent SVC3 This call is invalid. recipient nonexistent SVC6 caller Any SVC6 issued by the specified task is intercepted. SVC6 Any SVC6 directed to the specified task recipient or pseudo task is intercepted. existent SVC6 The pseudo task is created, and any SVC6 call directed to this pseudo task is recipient nonexistent intercepted. Any SVC7 issued by the specified task SVC7 caller is intercepted. SVC7 Any SVC7 directed to the specified device, recipient disk volume or pseudo device is intercepted. existent The pseudo device is created and any SVC7 call SVC7 recipient specifying this pseudo device is intercepted. nonexistent

4.8 FULL AND MONITOR CONTROL INTERCEPT PATHS

The ICREATE macro specifies the level of control that the intercept path allows an intercepting task to have over an application task.

A full control intercept path allows the intercepting task to exert full control over a task whose SVC has been intercepted. Specifically, the intercepting task can perform the following procedures:

• Make the task rollable via the IROLL macro. When an SVC is intercepted, the task that issued the SVC is placed in a wait state and made nonrollable. At the discretion of the intercepting task, the application task can be made rollable (assuming the application task can be rolled).

- Allow the application task to execute while it processes a proceed SVC via code built by the IPROCEED macro. When an SVC is intercepted, the application task that issued the SVC is placed in a wait state and made nonrollable. At the discretion of the intercepting task, the application task that issued the intercepted SVC can proceed with its execution while the intercepting task processes the SVC.
- Obtain data from the application task memory space via the IGET macro.
- Write data into the writable memory space of the application task via the IPUT macro.
- Send a task queue trap to the application task via the ITRAP macro. While processing the SVC, the intercepting task may find it necessary to send a task queue trap to the application task. The task queue item sent must have a valid OS/32 reason code in the high-order byte. In addition, the TSW of the application task must have the task queue entry (TQE) bit associated with the reason code set.

A monitor control intercept path allows the intercepting task to be notified whenever one of the designated SVCs is issued by an application task. Monitor control differs from full control in that once OS/32 has sent the task event trap to the intercepting task, the SVC is passed to the appropriate OS/32 executor and the task that issued the SVC proceeds with normal processing.

The following guidelines should be followed when assigning a level of control to the intercept path:

- Only one full control intercept path can be attached to a device or task (or pseudo device or task) for each type of SVC to be intercepted.
- A task or device (or pseudo task or device) can be attached to any number of monitor control intercept paths.

In the following example, a full control SVC7 intercept path is attached to device MAG:. A full control SVC1 intercept path is also attached to MAG:. No other SVC1 or SVC7 full control intercept paths can be attached. Of course, any number of SVC1 and SVC7 monitor control intercept paths can be attached to MAG:; here, one SVC7 and one SVC1 monitor control paths are attached. ICREATE NAME=DEVNAME, MODE=RX, CONTROL=FC, SVC=(7) ICREATE NAME=DEVNAME, MODE=RX, CONTROL=FC, SVC=(1) ICREATE NAME=DEVNAME, MODE=RX, CONTROL=MC, SVC=(7) ICREATE NAME=DEVNAME, MODE=RX, CONTROL=MC, SVC=(1) DEVNAME DC C' ' DEFINE 8 BLANK CHARACTERS DC C'MAG ' DC C' ' DEFINE 8 BLANK CHARACTERS (FD) DC C' ' DEFINE 8 BLANK CHARACTERS (FD)

#### 4.9 HOW INTERCEPT PATHS HANDLE SUPERVISOR CALLS (SVCs) OCCURRING AT END OF TASK

SVC1 and SVC7 can be intercepted during end of task processing (including end of task processing after cancel), if intercept paths exist from these SVCs to devices assigned to the task's logical units. The intercepting task must be careful when writing into the operating system address space while executing these SVCs so as not to destroy the system's integrity.

If the application task is cancelled while the intercepting task is processing the SVC, SVC processing is aborted and the application task proceeds to end of task.

## 4.10 TERMINATING THE INTERCEPTED SUPERVISOR CALLS (SVCs)

When the intercepting task receives an SVC from a full control intercept path, the intercepting task has the option of returning the SVC to the operating system for processing. To do this, the intercepting task executes code built by an ICONT macro that allows the operating system to resume processing the intercepted SVC as if the intercept had never occurred. The ICONT macro cannot be used if an IPROCEED or IROLL macro has been used.

If the intercepting task chooses to process the SVC, the intercepting task executes code built by an ITERM macro after the SVC is processed. ITERM terminates the interception and, if no IPROCEED has been issued, allows the application task to resume execution with the instruction immediately following the intercepted SVC instruction.

Either ICONT or ITERM can be used to terminate interception from a monitor control intercept path. The system does not differentiate between the two calls in this case. Here the ICONT or ITERM macro replaces the RDB buffer address back on the circular list. It is very important that the ICONT or ITERM macro be used to replace the RDB. Cancelling an application task under monitor or full control aborts the processing of the intercepted SVC in progress. The intercepting task must still issue an ICONT or ITERM to terminate the SVC interception.

## 4.11 HOW TO REMOVE INTERCEPT PATHS

An intercepting task can remove an intercept path by executing code built by an IREMOVE macro specifying the path to be removed. IREMOVE can be used for both immediate and delayed termination depending on whether the controlled shutdown or abort option is chosen.

The controlled shutdown option refuses all incoming requests and completes the servicing of all existing queued and executing SVCs. When processing of the last existing SVC intercepted by the path is completed, the path is removed from the system.

The abort option terminates all existing queued and executing SVCs before removing the intercept path from the system.

## 4.12 ERROR HANDLING

Run-time errors that result from executing intercept macro code are handled by user-written error routines within the intercepting task. When an error occurs, execution branches to the routine specified by either the IERRTST macro statement or the error parameter associated with each macro.

The IERRTST macro is issued immediately after a macro for which the error parameter has been omitted. If an error occurs, execution of the intercepting task will branch to a user-written error routine to handle the error. Error codes returned by the IERRTST macro are listed in Table 4-2. If no error occurs, execution continues at the instruction following the IERRTST macro.

If the ERROR parameter is specified with an intercept macro and an error occurs, execution branches to the specified error routine within the intercepting task. If no error occurs, execution proceeds to the next executable statement. The error routine pointed to by the ERROR parameter can contain an IERRTST macro to identify what error has occurred. TABLE 4-2 ERROR CODES RETURNED FOR INTERCEPT MACROS

ERROR CODE	MEANING	RELEVANT   MACROS
MO	Invalid interception mode	ICREATE
AD	Invalid address in parameter control block   (PCB)       	ICREATE   ITERM   ICONT   IREMOVE   ITRAP   IGET   IPUT
EX	<pre>When MODE=RX, it indicates that no device or task of the given name exists. When MODE=RN, it indicates that the speci- fied pseudo device or task could not be created because a device or task of the same name was found to exist.</pre>	ICREATE
	Insufficient system space to do request,   or NINTC > 64 or PBSIZE > 998,     	ICREATE   ITERM   ITRAP   IGET   IPUT
	Full control already selected.       	ICREATE   IROLL   IPROCEED   ITRAP   IGET   IPUT
HA	Invalid queue handler name.	ICREATE
FD	Invalid device name or task name.	ICREATE
ST	Invalid state for call; e.g., IROLL   followed by ICONT or issuing INPUT with   monitor control intercept path.   	ICONT   IREMOVE   IROLL   IPROCEED   ITRAP   IGET   IPUT
TP	Task queue item not added.	ITRAP

TABLE 4-2	ERROR	CODES	RETURNED	FOR	INTERCEPT	MACROS	(Continued)
-----------	-------	-------	----------	-----	-----------	--------	-------------

ERROR CODE	MEANING	RELEVANT   MACROS
RD	Invalid RDB.	ITERM   ICONT   IROLL   IPROCEED   ITRAP   IGET   IPUT
ID	Intercept path corresponding to this path ID does not exist.	IREMOVE 
WR	Attempt to copy SVC parameter block back into write-protected area.	ITERM 
CD	Invalid subcode in SVC parameter block. SVC interception software not included at sysgen.	All
NT   	Intercepted task has gone to end of task.	IROLL   IPROCEED   ITRAP   IGET   IPUT

## 4.13 MACROS USED WITH SUPERVISOR CALL (SVC) INTERCEPTION

Once configured for SVC interception, the operating system allows tasks to execute code built by macros for SVC interception provided the tasks were linked with the intercept option.

This section gives the syntax for the SVC macros described in the previous sections. See the OS/32 System Macro Library Reference Manual for a list of syntax rules.

## 4.13.1 ICREATE Macro

The ICREATE macro creates an intercept path for a particular SVC type. See Table 4-3 for valid combinations for the SVC, MODE and NAME parameters.

NAME	OPERATION	OPERAND
symbol	I CREATE	$SVC = \begin{cases} (1) \\ (2,7) \\ (3) \\ (6) \\ (7[,X]) \end{cases}$
		, MODE = $\left\{ \begin{array}{c} CL \\ RX \\ RN \end{array} \right\}$
		,NAME=pointer
		,TID=pointer
		, CONTROL = $\begin{cases} FC \\ MC \end{cases}$
		,BUFFERL=pointer
		[,HANDLER=pointer]
		,PID=pointer
		,EXEC=pointer
		[,PBSIZE=n]
		[,SVAR=pointer]
		[,ERROR=pointer]
		[,PCB=pointer]
		[,FORM=L]
		[,NINTC=n]
		$\left[, \text{NOTIFY} = \left\{ \begin{array}{c} \text{EX} \\ \text{EN} \\ \text{NX} \end{array} \right\} \right]$
		$\left[, \text{IOPT}=\left\{ \begin{array}{c} \text{YES} \\ \text{NO} \end{array} \right\} \right]$

1

## Operands:

ł

SVC= is an integer, enclosed by parentheses, that indicates the type of intercept path to be created:

- (1) indicates SVC1.
- (2,7) indicates SVC2 code 7.
- (3) indicates SVC3.
- (6) indicates SVC6.
- (7,X) indicates SVC7. X indicates an optional SVC7 intercept by lu when the lu is assigned to a file.

MODE= indicates one of the following interception modes:

- CL indicates caller mode
- RX indicates recipient existent mode
- RN indicates recipient nonexistent mode

When CL is specified, an intercept path is created for all SVCs (selected by the SVC parameter) issued from the task specified in the NAME or TID parameter.

When RX is specified, an intercept path is created for all SVCs (selected by the SVC parameter) directed to an existing task, device, pseudo task or pseudo device specified in the NAME parameter.

When RN is specified, a pseudo device is created for SVC1 or SVC7, or a pseudo task is created for SVC6. The pseudo device or task is attached to the intercept path created by the call. A pseudo task or pseudo device is deleted when all intercept paths attached to it are removed. When a pseudo device is assigned without SVC7 interception, the requested access privileges are ignored and shared read/shared write privileges are granted. If an SVC1 is attempted to a pseudo device without an interception in effect, an invalid function error (X'C0') is returned.

NAME= indicates the address of the memory location specifying the name of a device task, pseudo device or pseudo task. This location must be fullword boundary-aligned and contain eight bytes of blanks followed by a standard file descriptor (fd) or task identifier (taskid). An fd must be packed, left-justified and padded with blanks within the fullword. A taskid must be left-justified and padded with blanks.

> When RX or RN is specified by the MODE parameter, the standard fd or taskid given with the NAME parameter can include an asterisk (*) or a backward slash (\) to allow generic naming. See Section 4.6 for more information on the use of generic naming of pseudo devices and tasks.

1

TABLE 4-3 VALID COMBINATIONS FOR SVC, MODE AND NAME PARAMETERS

ICREAT	re paran	1ETERS	n der den den den den den den den den der den den den den den den den den den den
SVC=	MODE=	NAME=	FUNCTION
(1)	CL	taskid	Intercepts any SVCl issued from the task.
1	RX	fð	Intercepts any SVCl directed to the existing device.
1	RN	fd	Creates a pseudo device and intercepts any SVCl directed to it.
(2,7)	CL	taskid	Intercepts any SVC2 code 7 issued
1	RX		No function; specifying fd or taskid
	RN		Results in error.
(3)	CL	taskid	End of task interception; occurs no matter how a task terminates
   	RX		No function; specifying fd or taskid
	RN		Results in error.
(6)	CL	taskid	Intercepts any SVC6 issued from
	RX	taskid	Intercepts any SVC6 directed to the
   	RN	taskiđ	Creates a pseudo task and intercepts any SVC6 directed to it.
(7)	CL	taskid	Intercepts any SVC7 issued from the
1 1	RX	fd	Intercepts any SVC7 directed to the
	RN	fd	Creates a pseudo device and intercepts any SVC7 directed to it.

TID= indicates the address of a fullword location containing a taskid. This parameter, which is mutually exclusive with the NAME= parameter, can be used when MODE=CL or MODE=RX with SVC6, to identify the task to be intercepted. The TID can be obtained from field RDB.TID of an RDB from a previously intercepted SVC call.

CONTROL= contains a mnemonic indicating either full control (FC) or monitor control (MC) over intercepted SVCs. When CONTROL=FC, an intercepting task can exert full control over an application task's intercepted SVCs.

When CONTROL=MC, an intercepting task acts as a monitor only; it has no control over an intercepted SVC.

BUFFERL= indicates the address of the standard circular list that contains the addresses of available RDB buffers.

> The RDB used by the intercepting task to identify an intercepted SVC must not be moved to a new location after the interception takes place. The system ensures that the address of this RDB is the same as the address of the RDB that was passed to the intercepting task when the interception occurred.

HANDLER= indicates the address of a fullword location containing the name of a queue handler. This name, a maximum of eight characters, is left-justified and padded with blanks. If this parameter is omitted, the default queue handler is invoked.

#### NOTE

Currently, user-defined queue handlers are not supported.

PID= indicates the address of a halfword location that is used by the system to store the path identifier for the intercept path.

#### NOTE

PID= is not to be confused with RDB.PID. PID= identifies the path issued by the IREMOVE statement.

EXEC= is the address of an SVC intercept executor routine within the intercepting task. This routine will process intercepted SVCs of the type specified with the SVC parameter. During SVC interception, the system removes an RDB specified by the list, fills it with information and queues a task event trap with the specified executor address to the intercepting task. On entry to an executor routine, general register 0 contains the PID of the intercept path and general register 1 contains the address of the RDB buffer associated with the intercepted SVC. The executor routine executes as a task event service routine.

PBSIZE= specifies the number of bytes in the parameter block for the SVC indicated by the SVC parameter.

> When this parameter is omitted, the parameter block size defaults to the standard sizes documented for each type of SVC in the OS/32 Supervisor Call (SVC) Reference Manual, except for SVC2 code 7 interception, which defaults to eight bytes.

> The size of the RDB.PB field in the RDB for this interception path is the value of the PBSIZE parameter (or its default if PBSIZE is not specified).

SVAR= is the address of a fullword location containing user-defined data. This data is passed to the intercept logic. The queue handler named by the HANDLER parameter can later access the data. The SVAR parameter is for user-defined purposes when needed by a user-defined queue handler.

#### NOTE

Currently, user-defined queue handlers are not supported.

ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following code built by the macro.

PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter.

> When no PCB parameter is included, macro code automatically builds a new PCB and initializes it with values corresponding to the other specified parameters.

FORM= L requests a PCB to be built but not executed. Macro code constructs a PCB for this macro and initializes it with values. Subsequent macros can reference this PCB via the PCB parameter.

- NINTC= n specifies the number of interceptions that can be handled concurrently for this intercept If there are more SVC interceptions path. outstanding than can be handled concurrently, the excess interceptions are queued. The default value for n is 1. The default value of 1 means that the intercepting task will receive notification of a single intercept, regardless of the number of RDBs. To allow an intercepting task to handle multiple concurrent intercepts (e.g., proceed I/O, halt I/O, etc.) this value should be greater than 1.
- NOTIFY= designates the time at which a task is informed of an SVC7 intercept.
  - EX intercepts on an exit from the SVC7 handler only
  - EN intercepts on an entry from the SVC7 handler only
  - NX intercepts on both entry and exit from the SVC7 handler

Where entry means the intercept occurs before the SVC7 is handled and exit means the intercept occurs after the SVC7 is handled.

IOPT= aids in preventing a system task deadlock between two system tasks that create intercept paths for SVC's issued to each other. If the YES option is specified, the system task creating the intercept path is temporarily removed from a wait state and rejects any intercept directed to it from another system task. Upon failing the intercept, the system task is placed back into intercept wait state. This option may be issued on a per path basis within a system task. The IOPT operand does not guarantee that a system deadlock will always be prevented; however, since the system task is temporarily removed from a wait state and dispatched to handle its TEQ, a user is given the capability to detect the possible deadlock situation and take corrective action. This option default is NO.

1

1

I

# 4.13.2 IREMOVE Macro

The IREMOVE macro allows an intercepting task to remove one or all previously created SVC intercept paths.

## Format:

NAME	OPERATION	   OPERAND
symbol	IREMOVE	PID=pointer
		, TERM= $\begin{cases} CS \\ AB \end{cases}$
		[,ERROR=pointer]
		[,PCB=pointer]
		   [,FORM=L] 

# Operands:

PID=	is the address of the path identifier specifying the path being removed. A zero value in the PID halfword removes all existing intercept paths.
TERM=	indicates either of two termination modes for intercepted SVCs already queued for the intercepting task:
	<ul> <li>AB indicates abort. OS/32 aborts all currently queued requests before path removal.</li> </ul>
	<ul> <li>CS indicates controlled shutdown. OS/32 services only currently queued requests before path removal; requests made after TERM=CS is issued cannot be queued or processed.</li> </ul>
	If this parameter is omitted, AB is the default.

ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the macro.

PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter.

> If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.

FORM= L requests that a PCB be built but not executed. A PCB is built by this macro and initialized with values. Subsequent macros can reference this PCB via the PCB parameter.

#### 4.13.3 IGET Macro

The IGET macro allows an intercepting task to get data from the application task whose SVC is intercepted.

NAME	OPERATION	OPERAND
symbol	IGET	RDB=pointer
	· · · ·	,ADST=pointer
		,ADEND=pointer
		,SDST=pointer
		,SDEND=pointer
	1 	[,ERROR=pointer]
		[,PCB=pointer]
		[,FORM=L]
	1	[,DONE=addr]
	1	1

## Operands:

- RDB= is the address of the RDB buffer built for the intercepted SVC.
- ADST= is the start address of a data area within the application task whose SVC is intercepted. The contents of this area are transferred to an intercepting task data area.
- ADEND= is the end address of the data area within the application task whose SVC is intercepted.
- SDST= is the start address of a data area within the intercepting task. This area receives the data from the application task.
- SDEND= is the end address of the data area within the intercepting task.
- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the macro.
- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests a PCB be built but not executed. A PCB is built for this macro and initialized with values. Subsequent macros can reference this PCB via the PCB parameter.
- DONE= is an address that specifies that the macro is to be a PROCEED call. When the call is completed, a task event interrupt occurs, using the routine specified by the address in the DONE parameter. This routine enters with R0 containing the error code for the call and R1 pointing to the macro's parameter block. Once this routine has finished processing, it exits using the code built by the TEXIT macro.

The proceed form of the IGET macro must be used if an IROLL macro was issued to the application task whose SVC is intercepted. The system cannot guarantee that the application task is in memory or that it can be rolled into memory within a reasonable time.

# 4.13.4 IPUT Macro

The IPUT macro lets an intercepting task put data into a data area of the application task whose SVC is intercepted.

## Format:

NAME	OPERATION	   OPERAND
symbol	IPUT	RDB=pointer
		,ADST=pointer
		,ADEND=pointer
		,SDST=pointer
		,SDEND=pointer
		[,ERROR=pointer]
		[,PCB=pointer]
		[,FORM=L]
		[,DONE=addr]

# Operands:

RDB=	is the address of the RDB buffer built for the intercepted SVC.
ADST=	is the start address of a data area within the application task. This area receives the contents of an intercepting task data area.
ADEND=	is the end address of the data area within the application task.
SDST=	is the start address of a data area within the intercepting task. The contents of this area are put into the application task data area.
SDEND=	is the end address of the data within the application task.
ERROR=	is the address of an error routine within the intercepting task. If a run-time error occurs for code built by this macro, execution branches to this error routine.

If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the macro.

- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests a PCB be built but not executed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.
- DONE= is an address that specifies that the macro is to be a proceed call. When the call is completed, a task event interrupt occurs, using the routine specified by the address in the DONE parameter. This routine enters with general register 0 containing the error code for the call and general register 1 pointing to the macro's parameter block. Once this routine has finished processing, it exits using the code built by the TEXIT macro.

The proceed form of the IPUT macro must be used if an IROLL macro was issued to the application task. The system cannot guarantee that the application task is in memory or that it can be rolled into memory within a reasonable time.

## 4.13.5 ICONT Macro

The ICONT macro relinquishes control of an intercepted SVC by returning control to an OS/32 SVC executor.

ERATION	OPERAND
ICONT	RDB=pointer
	[,ERROR=pointer]
	[,PCB=pointer]
	[,FORM=L]
	ERATION

#### Operands:

- RDB= is the address of the RDB buffer built for the intercepted SVC.
- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for code built by this macro, execution branches to this error routine.

If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the code built by the macro.

PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter.

> If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.

FORM= L requests a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.

## 4.13.6 IPROCEED Macro

After an SVC has been intercepted, the intercepting task can execute code built by an IPROCEED macro to allow the application task that issued the SVC to proceed with its execution. Until the intercepting task executes code built by an IPROCEED macro, the application task is in a wait state.



## Operands:

- RDB= is the address of the RDB buffer built for the intercepted SVC.
- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for code built by this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following code built by the macro.
- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.
- CC= n is a decimal number specifying the setting of the application task program status word (PSW) condition code after the SVC instruction execution. If the CC parameter is omitted, the condition code of the application task PSW is set to zero.

## 4.13.7 IROLL Macro

After an SVC is intercepted, an IROLL macro lets an intercepting task change the status of the application task from nonrollable to rollable, provided that the task was established as rollable by Link. This allows OS/32 to roll out a task having an intercepted SVC that requires lengthy processing.

NAME	OPERATION	OPERAND
symbol	IROLL	RDB=pointer
		[,ERROR=pointer]
		[,PCB=pointer]
1		, FORM=L]

- RDB= is the address of the RDB buffer built for the intercepted SVC.
- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the macro.
- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.

#### 4.13.8 ITERM Macro

The ITERM macro terminates SVC processing. It also allows an intercepting task to return the parameter block of the SVC it processed to the application task that issued the SVC. The returned parameter block can have updated information such as status, number of bytes transferred, etc.

NAME	OPERATION	OPERAND
symbol	ITERM	RDB=pointer
		,TRAP=pointer
		, $COPY = \begin{cases} Y \\ N \end{cases}$
!		[,ERROR=pointer]
		[,PCB=pointer]
		[,FORM=L]
		[, CC=n]

## Operands:

- RDB= is the address of the RDB buffer built for the intercepted SVC.
- TRAP= is the address of a fullword that contains an item to be added to the task queue of the application task whose SVC is intercepted.
- COPY= Y (yes) indicates that the SVC parameter block in the RDB is to be copied back into the parameter block of the intercepted SVC.

N (no) indicates the copy operation is not performed. If this parameter is omitted, N is the default.

- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for code built by this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the code built by the macro.
- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests that a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.
- CC= n is a decimal number specifying the setting of the application task PSW condition code after the SVC instruction execution. If the CC parameter is omitted, the condition code of the application task PSW is set to zero.

## 4.13.9 ITRAP Macro

The ITRAP macro allows an intercepting task to send a task queue item to an application task whose SVC is intercepted. The task queue item can be any of the task queue items supported by OS/32.

NAME	OPERATION	OPERAND
symbol	ITRAP	<pre>{ RDB=pointer TID=pointer [,TRAP=pointer] [,ERROR=pointer] [,PCB=pointer] [,FORM=L] [,DONE=addr]</pre>

. .

## Operands:

RDB=	is the address of the RDB buffer built for the intercepted SVC.
TID=	is the address of a fullword containing the taskid for the task. Before issuing an ITRAP macro with the TID parameter, the intercepting task must have obtained the task identifier from an RDB and placed it into the fullword location.

#### NOTE

The TID form of this macro can be used to send a trap to a task that is not being intercepted.

- TRAP= is the address of a fullword that contains an item to be added to the task queue of the application task having an SVC that is intercepted.
- ERROR= is the address of an error routine within the intercepting task. If a run-time error occurs for code built by this macro, execution branches to this error routine. If this parameter is omitted and a run-time error occurs, execution resumes with the instruction following the code built by the macro.

PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.

- FORM= L requests that a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.
- DONE= is an address that specifies that the macro is to be a PROCEED call. When the call is completed, a task event interrupt occurs, using the routine whose address is specified in the DONE parameter. This routine enters with general register 0 containing the error code for the call and general register 1 pointing to the macro's parameter block. Once this routine has finished processing, the intercepting task exits using code built by the TEXIT macro.

The proceed form of the ITRAP macro must be used if an IROLL macro was specified in the application task having an SVC that is intercepted. The system cannot guarantee that the application task is in memory or that it can be rolled into memory within a reasonable time.

## 4.13.10 IERRTST Macro

The IERRTST macro allows an intercepting task to evaluate errors resulting from execution of code built by intercept macros in order to branch to appropriate error handling routines.

NAME	OPERATION	   OPERAND
symbol	IERRTST	xx=pointer
		•
		[xx=pointer]
		[ELSE=pointer]
		[PCB=pointer]
		[FORM=L]

xx= is a 2-character alphabetic string specifying one of the error codes for the intercept macros. See Table 4-2.

pointer specifies the name of an intercepting task error routine that handles errors having a returned error code identical to the one specified by the xx parameter. For instance, an IERRTST macro might include these parameters for evaluating an IPUT macro:

IERRTST AD=pointer, NT=pointer, RD=pointer

These parameters specify the addresses of the error routines to which execution will branch whenever the returned error code equals AD, NT or RD.

ELSE= is the name of an error routine to be executed for errors other than those specified in the xx parameter. If this parameter is omitted, one of the following actions occurs for returned errors:

- If the returned error code corresponds to the one specified by the xx parameter, execution branches to a specific error routine.
- If the returned error code does not correspond to the one specified by the xx parameter, execution branches to the instruction immediately following the code built by the IERRTST macro.
- PCB= is the address of a PCB previously constructed and initialized by the FORM=L parameter. If this parameter is omitted, a new PCB is automatically built and initialized with values corresponding to the other specified parameters.
- FORM= L requests that a PCB be built but not accessed. A PCB is built for this macro and initialized with values. Subsequent macros can refer to this PCB via the PCB parameter.

## 4.13.11 \$RDB Macro

SVC 1 CALL INTERCEPTED

The \$RDB macro is used to define a structure containing the symbolic names for all of the RDB fields. It is recommended that symbolic names be used to refer to the RDB fields instead of coding the hexadecimal offsets to the fields.

Format:

NAME OPERATION OPERAND symbol \$RDB

#### 4.14 SAMPLE SUPERVISOR CALL (SVC) INTERCEPTION PROGRAMS

The following program uses SVC interception software to intercept SVCl to the existing real device MAGL. Each time an SVCl is issued to MAGL, the program prints the following message:

SVCl is terminated with a device unavailable error code, X'A0'. DEFINES AN RDB STRUCTURE SRDB * ADD AN RDB BUFFER ADDRESS TO THE RDB BUFFER ADDRESS LIST. LOAD THE ADDRESS OF THE RDB 0, RDB LA + INTO REGISTER 0 0,BUFLIST ADD THE ADDRESS OF THE RDB ABL 4 TO THE CIRCULAR LIST CREATE THE INTERCEPT PATH *

ICREATE NAME=INTNAME,	FD FOR DEVICE NAME	X
MODE=RX,	RECIPIENT-EXISTENT MODE	Х
CONTROL=FC,	GIVES INTERCEPTING TASK FULL CONTROL	X
SVC=(1),	ALL SVC 1 ARE TO BE INTERCEPTED	X
EXEC=INTRTN,	POINTS TO THE SVC EXECUTOR ROUTINE	X
BUFFERL=BUFLIST,	ASSIGNS POINTER TO FREE BUFFER LIST	x
PID=PATHID,	DATA AREA FOR INTERCEPT PATH ID	Х
ERROR=BOMBOUT	ERROR ROUTINE FOR ICREATE MACRO	

IF ERROR OCCURS IN ICREATE MACRO ENABLE TASK EVENT TRAP SO TASK CAN GO INTO TRAP WAIT FOR INTERCEPTS TO OCCUR * LOAD TSW WITH WAIT STATE SET AND TASK EVENT TRAPS ENABLED LTSW TETS,WT COME HERE IF ERROR OCCURS IN ICREATE MACRO * BOMBOUT SVC 3,1 FAIL TASK ON ERROR * ALLOCATE DATA AREA FOR ICREATE ALIGN 4 C' 1 INTNAME DC NODE NAME C' DC 1 RESERVED C'MAG1' DC DEVICE NAME 1 C' DC FILE NAME PART 1 C' . DC FILE NAME PART 2 C' 1 DC EXTENSION DESIGNATE 1 RDB IN CIRCULAR LIST BUFLIST DLIST 1 RDB.PB+20 RDB DS ALLOCATES SIZE OF RDB + SVC 1 PATHID DS 2 DESIGNATE AREA FOR PATH ID TRAP EVENT SERVICE ROUTINE THE FOLLOWING ROUTINE IS EXECUTED WHEN AN SVC IS INTERCEPTED INTRIN SVC 2, NOTIFY LOG MESSAGE THAT SVC 1 WAS INTER-CEPTED LHI 0,X'A000' RETURN DEVICE UNAVAILABLE STATUS * FOR INTERCEPTED SVC 1 SAVE SVC 1 STATUS IN STATUS FIELD STH 0, RDB. PB+2(1)OF RDB * TERMINATE THE INTERCEPTED CALL, COPYING THE MODIFIED SVC * PARAMETER BLOCK IN THE RDB BACK OVER THE USER'S SVC PARAMETER * BLOCK. ITERM RDB=(1), COPY=Y TEXIT EXIT THE TASK EVENT ROUTINE ALLOCATE DATA AREA FOR TRAP EVENT SERVICE ROUTINE ALIGN 4 DB 0,7,0,22 NOTIFY C'SVC 1 CALL INTERCEPTED' DC END

The following program creates a pseudo device to which a user task (u-task) can assign and write. The user's data buffer is passed to the OS/32 command processor via SVC2 code 14 to be executed as a command line.

IRDR	PROG SVC INTERCEPT EXAMPLE - INTERNAL READER
*******	***************************************
*******	***************************************
*	*
*	*
*	This task creates a pseudo device to which a u-task *
*	Can assign and write. The user's data buffer is *
*	passed to the operating system command processor via *
*	an SVC2 code 14 to be executed as a command line.
*	
*	*
*******	*************************
*******	*************************
R00	EOTI O
R01	EOU 1
R02	FOU 2
R03	EOII 3
R04	
R05	
R06	
R07	EQU 7
R0 8	EOII 8
R09	
R10	
RII	EOU 11
R12	EQU 12
R13	EOU 13
R14	
R15	ROII 15
	SPACE 3
	NT.STM
	NL STII
	\$SVC1
	\$SVC7
	ŚRDB
	TITLE INTERCEPT PATH CREATION
*******	***************************************
*	*
*	SET UP INTERCEPT PATHS *
*	*
*******	***************************************

***		•		
IRDR	EQU		CHE NAME OF OVOREN CONCOLE	
	SVC	Z, PEEKUI	GET NAME OF SISTEM CONSOLE	
	ц ц	RUU, CUN		
	ST	RUO, SVC7.VOL+SVC7CON		
	LHI	RUU, SV/.ASGNISV/.SRW		
	SLL	RU0,16	ASSIGN LU U SRW	
	ST	R00, SVC7.OPT+SVC7CON		
	SVC	7, SVC7CON	ASSIGN TO SYSTEM CONSOLE	
	LB	R00, SVC7.STA+SVC7CON		
	LR	R00,R00	WAS THE ASSIGN OK?	
	BNZ	BADCON	NO	
	LIS	R00,0	CHANGE SVC 7 TO FETCH ATTR	
	STH	R00, SVC7.OPT+SVC7CON	1	
	SVC	7, SVC7CON	FETCH ATTRIBUTES ON CON:	
	LB	R00, SVC7.STA+SVC7CON	<b>I</b> .	
	LR	R00,R00	WAS THE FETCH OK?	
	BNZ	BADCON	NO	
	LHI	R00,SV7.CLOS	CHANGE SVC 7 TO CLOSE	
	SRLS	R00,8	DO NOT DESTROY DEVICE CODE	
	STB	R00, SVC7.OPT+SVC7CON	1	
	SVC	7, SVC7CON	CLOSE THE SYSTEM CONSOLE	
	LB	R00, SVC7.STA+SVC7CON	7	
	LR	R00, R00	WAS THE CLOSE OK?	
	BNZ	BADCON	NO	
	LHI	R00,X'7FFF'	BAD LENGTH FOR SVC 2,14 TO GET	
	STH	R00, COMMAND+4	MAX LENGTH ALLOWED BY SYSTEM	
	SVC	2.COMMAND	WILL GET ERROR STATUS 3	
	LH	R00.COMMAND+6	USE AS IRDR LENGTH	
	STH	$R00 \cdot SVC7 \cdot LRC+SVC7CON$		
	SPACE	1	•	
	LHT	ROO RDBNUM	NUMBER OF RDB'S	
	Τ. Δ	R01 RDBPOOL	ADDRESS OF RDB POOL	
TNTRDB	EOII	*		
	Δ <u>Ω</u> Ο ΔΠΤ.	RUI BUBD	ADD RDB TO OUFUE	
	AIL AUT	DOI DDBST7F	ADDRESS OF NEYT PDB	
	CTC		ALL DRIG ADDED TO OUFUE?	
	DND			
			NO	
	SPACE	$\frac{1}{1000}$		v
	ICKEA	$\frac{1}{2} = \frac{1}{2}	Λ	
	7 11 11 11 11	CONTROL=FC, BUFFERI	ELCE DADAL	
	IERKT	ST FD=BADFD, EX=BADEX,	ELSE=BADALL	v
	ICREAT	$\mathbf{E}  \mathbf{SVC} = (1), \mathbf{MODE} = \mathbf{RX}, \mathbf{NA}$	MENAME, PBSIZE=SVCIX,	X
		CONTROL=FC, BUFFERI	RDBP, PID=PID, EXEC=INTI	
	IERRIA	ST FD=BADFD, EX=BADEX,	ELSE=BADALL	
	SPACE			
	LTSW	WT, TETS	ENTER TRAP WAIT	
	SPACE	3		
BADFD	SVC	2,LOGFD		
	SVC	3,1		
BADEX	SVC	Z,LOGEX		
	SVC	3,1		
BADALL	SVC	Z, STRANGE		
	SVC	3,1		
BADCON	SVC	2,LOGCON		
	SVC	3,1		
	SPACE	1		

	ALIGN	4	
LOGFD	DC	H'7',H'8'	
	DC	C'FD ERROR'	
LOGEX	DC	H171_H181	
	DC	CIFY FDDODI	
	DC		
DIKANGE	DC		
T OC CON	DC	UITI BRKOR	
LOGCON	DC	H'/',H'12'	
	DC	C'IICON ERROR	
	SPACE	1	
NAME	DC	C' IRDR	I
PID	DSF	1	
	SPACE	1	
RDBNUM	EQU	3	NUMBER OF RDB'S IN POOL
RDBSIZE	EQU	RDB + SVC7.	MAXIMUM SIZE OF RDB
RDBP	DLIST	RDBNUM	RDB POOL
RDBPOOL	DS	RDBSIZE*RDBNUM	RDB BUFFERS
	TITLE	SVC 7 TEO HANDLER	
*******	*****	*****	***********
*			*
*	SVC 7	TNTERCEDT EXECTITOR	*
*	BVC /	INTERCEPT EXECUTOR	*
*******	******	****	**********
TN07	FOI	*	
TNT			CALLE DOD DOTNINDD
			SAVE RDB POINTER
	LK	RII, RIU	
	AH	RII, RDB.OFF(RLU)	ADDRESS OF SVC 7 PBLK
		R00, SVC7.OPT(R11)	GET SVC 7 OPTIONS
	LR	R00,R00	FETCH ATTRIBUTES?
	BZ	DOFETCH	YES
	CLHI	ROO,X'FF'	EXTENDED SVC 7 FUNCTIONS?
	BE	INT7.NS	YES - NOT SUPPORTED
	THI	R00,X'40'	ASSIGN?
	BNZ	DOOPEN	YES
	тнт	R00.X'04'	CLOSE?
	BNZ	DOCLOSE	YES
	тнт	R00.X'21'	CHAP OR CHECKPOINT?
	BNZ	TNT7 TC	VES - TONORE
	SDACE	1	
TNT7 NC	FOIL	*	
TNT/ NO	EQU EVC	······································	DUM CUC 7 ODWION IN EDDOD MECCACE
	000	2, UNPACK /	NUD LOC EDDOD NECCACE
	500	2,LOG/ERRC	AND LOG ERROR MESSAGE
		RUU,1	RETURN ILLEGAL FUNCTION TO USER
	STB	RUU, SVC7.STA(RII)	AS AN ERROR STATUS
	1TERM	PCB=TERM, RDB=(RI0)	TERMINATE THIS SVC 7
	TEXIT	PCB=EXIT	EXIT FROM TEQ HANDLER
	SPACE	3	
*			
*	IGNORE	E SVC 7 COMMAND PROC	ESSOR
×			
INT7.IG	EQU	*	
	ITERM	PCB=TERM, RDB=(R10)	IGNORE THIS SVC 7
	TEXIT	PCB=EXIT	EXIT FROM TEQ HANDLER
	SPACE	3	
*			
*	OPEN H	PROCESSOR	,

*			
DOOPEN	EQU LB SRLS CLHI BL B SPACE	* R15,SVC7.OPT+1(R11) R15,5 R15,2 OPEN.ERR OPEN.OK 2	GET ACCESS PRIVILEGES SRO = 0 & ERO = 1 REQUESTING READ ONLY ACCESS? YES - ERROR SKIP SECURITY CHECK
*		-USER DEFINED SECURI	TY CHECK FOLLOWS
	L ST SVC LM CLI BNE CLI BNE L CLI BNE L CLI BNE L CLHI BNE L CLHI BNE	R15, RDB.TID(R10) R15, TID 2, PEEK03 R14, MONITOR R14, C'.MTM' OPEN.OK R15, C' OPEN.OK R14, TASKNAME R14, C'LEE' OPEN.ERR R15, C' OPEN.ERR R15, LEGACY R15, LEGACY R15, LEGACY R15, C'CT42' OPEN.ERR R15, ACCT.P R15, 29 OPEN.ERR R15, ACCT.G R15, 18 OPEN.ERR	MOVE TID FOR PEEK03 INFO ON USER TASK GET NAME OF USERS MONITOR TASK A SUB-TASK OF MTM? NO BE SURE NO? GET NAME OF USER IS IT ME? NO BE SURE NO? GET NAME OF USERS TERMINAL IS IT MINE? NO GET USERS PRIVATE ACCOUNT NUMBER AM I IN MY ACCOUNT? NO GET USERS GROUP ACCOUNT NUMBER DO I HAVE MY CORRECT GROUP ACCOUNT? NO
*			
OPEN.OK	SPACE EQU ICONT TEXIT SPACE	2 * PCB=CONT, RDB=(R10) PCB=EXIT 2	RETURN TO OS SVC 7 EXECUTOR EXIT FROM TEQ HANDLER
OPEN.ERR	EQU LIS	* R15,9 D15 (7 (7)))	RETURN ASSIGNMENT ERROR TO USER
÷	ITERM TEXIT SPACE	PCB=TERM, RDB=(R10) PCB=EXIT 3	RETURN BAD STATUS TO USER EXIT FROM TEQ HANDLER
*	CLOSE	PROCESSOR	
*			
DOCLOSE	EQU ICONT TEXIT SPACE	* PCB=CONT, RDB=(R10) PCB=EXIT 3	RETURN OS OS SVC 7 EXECUTOR EXIT FROM TEQ HANDLER
*	FETCH	ATTRIBUTES PROCESSO	3
*			
DOFETCH	EQU LA LB	<pre>* R09,SVC7CON R15,SVC7.OPT+1(R09)</pre>	GET ADDRESS OF FETCH ATTR OF CON MOVE DEVICE CODE

STB R15, SVC7.OPT+1(R11) LIS R15,0 GOOD STATUS STB R15, SVC7.STA(R11)R15, SVC7.KEY(R09) DEVICE ATTR & RECORD LENGTH L STR15, SVC7.KEY(R11)L R15, NAME+8 IRDR DEVICE NAME R15, SVC7.VOL(R11)ST LM R12, SVC7.FNM(R09)R12, SVC7.FNM(R11) STM ITERM PCB=TERM, RDB=(R10) RETURN SVC 7 FETCH PBLK TO USER TEXIT PCB=EXIT EXIT FROM TEQ HANDLER TITLE SVC 1 TEQ HANDLER * SVC 1 INTERCEPT EXECUTOR * INT1 EOU * LR R10,R01 SAVE RDB ADDRESS LR R07,R10 AH R07, RDB.OFF(R10)ADDRESS OF SVC 1 PBLK LIS R14,0 NO ERROR ON COMMAND FUNCTION LIS R15,0 LENGTH OF TRANSFER R13, SVC1.FC(R07) GET FUNCTION CODE  $\mathbf{LB}$ R13,SV1.CMDF THI COMMAND FUNCTION? BNZ ECHODONE YES - TREAT AS A NOP IS USER DOING A WRITE? THI R13,SV1.WRIT BNZ INTL.WRT YES * * A read from the internal reader will give the * user an illegal function status. LHI R14,X'C000' ILLEGAL FUNCTION ON READ ECHODONE R FINISH UP * Queue the user's command line to the internal reader * INTL.WRT EOU R11, SVC1.SAD(R07) GET START ADDRESS L AND END ADDRESS R12, SVC1.EAD(R07) $\mathbf{L}$ IGET RDB=(R10), SDST=BUFFER, SDEND=BUFEND, ADST=(R11), ADEND=(R12)SR R12,R11 GET LENGTH-1 OF STRING R15,R12 LR AIS R15,1 LENGTH OF USER COMMAND LINE STH R15, COMMAND+4 SVC 2, COMMAND PASS COMMAND TO IREADER LH R14, COMMAND+2 COMMAND QUEUED TO IREADER? ΒZ ECHODONE YES LHI R14,X'A000' NO - GIVE DEVICE UNAVAILABLE SPACE 1 ECHODONE EQU R14, SVC1.STA(R07) RETURN STATUS R15, SVC1.LXF(R07) RETURN LENGTH STH  $\mathbf{ST}$ IS USER REQUEST A WAIT? THI R13,SV1.WAIT BNZ ECHOWAIT YES - NO NEED FOR A TRAP

*
SPACE 1 R15, RDB. PAD(R10) GET ADDRESS OF USER SVC 1 PBLK R15, Y'08000000' I/O PROCEED COMPLETION PARAMETER  $\mathbf{L}$ OI ST R15, TRAP SPACE 1 ITERM RDB=(R10), TRAP=TRAP, COPY=Y TERMINATE WITH TRAP TEXIT PCB=EXIT EXIT FROM TEO HANDLER SPACE 1 ECHOWAIT EOU ITERM PCB=TERM, RDB=(R10) TERMINATE THIS SVC 1 TEXIT PCB=EXIT EXIT FROM TEO HANDLER EJECT ALIGN 4 PUT SVC 7 ERROR CODE IN UNPACK7 DB 2,6,0,0 DAC SVC7ERRC LOG7ERRC DB 0,7 DC Z(LOG7 ERRX-*)DB C'UNSUPPORTED SVC 7 FUNCTION ' SVC7ERRC DB C'.. INTERCEPTED ' LOG7ERRX EQU *-1 SPACE 2 ALIGN 4 TRAP DS I/O PROCEED COMPLETION TRAP 4 SPACE 2 ALIGN 4 ICONT FORM=L CONT CONTINUE SVC SPACE 2 ALIGN 4 TERM ITERM FORM=L, COPY=Y TERMINATE SVC SPACE 2 ALIGN 4 EXIT TEXIT FORM=L EXIT SVC SPACE 2 ALIGN 4 PEEK01 DB 1,19 22 DS CON DS 4 SYSTEM CONSOLE NAME SPACE 2 ALIGN 4 SVC7CON DS SVC7. SPACE 2 ALIGN 4 PEEK03 DB 3,19,0,0 GET INFO AN USER TASK TID DSF 1 USER TASK ID TASKNAME DSF 2 NAME OF USER TASK CURRENT TASK STATUS WORD CTSW DSF 1 DSF 1 TASK OPTIONS TOPT WAITS DSF 1 TASK WAITS ACCT.P DSF 1 USER'S PRIVATE ACCOUNT NUMBER ACCT.G DSF 1 USER'S GROUP ACCOUNT NUMBER L.VOL DSF 1 LOAD VOLUME NAME DSF 2 L.FD LOAD FILE NAME L.EXT LOAD EXTENSION & FILE CLASS DSF 1 MONITOR DSF 2 NAME OF MONITOR TASK

LEGACY PRIO	DSF DS DS SPACE ALIGN	1 1 3 3 4	NAME MTM USERS TERMINAL TASK PRIORITY (RESERVED)
COMMAND	DB DCX DCX	1,14,0,0 0 0	QUEUE COMMAND TO IREADER STATUS
BUFFER BUFEND	DC SPACE AL IGN DS EQU END	A (BUFFER) 1 4 128 *-1 IRDR	ADDRESS OF BUFFER

## APPENDIX A SUPPORTED VERTICAL FORMS CONTROL (VFC) CHARACTER SET

1	1	OPERATIONS AFFECTING
і нех	CHAR	LINE SPACING
1 00	1 បក	Horigontal tab
		Sot wortigal tab
	I VI	(FUEL no print)
		(EVFU, no princ)
20	I D	1 line D/print
2B	+	No line advance
2D	-	3 lines b/print
30	0	2 lines b/print
31	1	Top of form b/print
32	2	Select VFU-2 b/print
33	3	Select VFU-3 b/print
34	4	Select VFU-4 b/print
1 35	1 5	Select VFU-5 b/print
36	6	Select VFU-6 b/print
1 37	1 7	Select VFU-7 b/print
1 30		Soloct VEU-8 b/print
1 20		Soloct VEU-0 b/print
1 33		Select VFU-9 D/print
		Select VFU-10 D/print
42		Select VFU-11 D/print
43		Select VFU-12 D/print
45	E	l line a/print
46	F	No line advance
47	l G	3 lines a/print
48	H	2 lines a/print
49	I	Top of form a/print
4A	JJ	Select VFU-2 a/print
<b>4</b> B	K	Select VFU-3 a/print
1 4C	İ L	Select VFU-4 a/print
1 4D	i m	Select VFU-5 a/print
1 4 E	I N	Select VFU-6 a/print
		Select VFU-7 a/print
		Select VFU-8 a/print
		Sologt VEU-0 a/print
1 51		Select VFU-9 a/print
		Select VFU-10 a/print
	- 1 m	Select Vru-11 a/print
1 24		Berect vru-12 a/print
1 60		NO line advance
	l a	I line b/print
62	d	2 lines b/print
63	C	3 lines b/print
64	l d	4 lines b/print
65	е	5 lines b/print
66	f	6 lines b/print
67	l g	7 lines b/print

			OPERATIONS AFFECTING
i	HEX		
	68	h	8 lines b/print
1	69	i	9 lines b/print
	6A	i	10 lines b/print
ĺ	<b>6</b> B	ĸ	ll lines b/print
1	6C	1	12 lines b/print
	6D	m	13 lines b/print
	6E	n	14 lines b/print
1	0F	0 2	15 lines D/print
1	70	p a	10 lines D/print
1	72	r y	18 lines b/print
	73	s	19 lines b/print
1	74	ť	20 lines b/print
	75	u	21 lines b/print
	76	v	22 lines b/print
1	77	W	23 lines b/print
	78	Х	24 lines b/print
	79	У	25 lines b/print
	7A 7D	Z	26 lines b/print
			2/ lines D/print
	ר /C סל	1	28 lines D/print
1	75 75	۲ ۲	30 lines b/print
1	7E 7F	DEL	31 lines b/print
	80		32 lines b/print
ĺ	81		33 lines b/print
1	82		34 lines b/print
ļ	83	l	35 lines b/print
	84		36 lines b/print
	85		37 lines b/print
1	00		38 lines D/print
l	0/     88		40 lines b/print
1	89		41 lines b/print
	8A		42 lines b/print
ĺ	8B		43 lines b/print
ĺ	8C		44 lines b/print
	8D		45 lines b/print
	8E		46 lines b/print
	8F		47 lines b/print
	91		48 lines D/print
	92		51 lines b/print
	94		52 lines b/print
1	95		53 lines b/print
	96		54 lines b/print
	97		55 lines b/print
ĺ	98		56 lines b/print
l	99		57 lines b/print
[	9A		58 lines b/print
	<b>9</b> B		59 lines b/print

   HEX	I CHAR	OPERATIONS AFFECTING
i 9c	1	60 lines b/print
90	i	61 lines b/print
1 9E	1 1	62 lines b/print
1 017	1	63 lines b/print
	1	64 lines b/print
	1	65 lines b/print
	!	65 lines b/print
	1	66 lines D/print
A3	!	6/ lines D/print
A4		68 lines b/print
A5		69 lines b/print
A6		70 lines b/print
A7		71 lines b/print
A8	1	72 lines b/print
A9	1	73 lines b/print
AA	1	74 lines b/print
AB	1	75 lines b/print
AC	1	76 lines b/print
AD	1	77 lines b/print
AE	1	78 lines b/print
AF	1	79 lines b/print
і во	1	No line space
I BI	ĺ	l line a/print
B2		2 lines a/print
B3		3 lines a/print
	1	A lines a/print
		5 lines a/print
	 	5 lines a/print
	1	7 lines a/print
	1	/ lines a/print
		8 lines a/print
I B9		9 lines a/print
BA		10 lines a/print
BB	1	Il lines a/print
BC		12 lines a/print
BD		13 lines a/print
BE		14 lines a/print
BF	1	15 lines a/print
C0		16 lines a/print
C1		17 lines a/print
C2	1	18 lines a/print
C3	1	19 lines a/print
C4	1	20 lines a/print
C5	l	21 lines a/print
C6	1	22 lines a/print
C7		23 lines a/print
<b>C</b> 8	<b>i</b> 1	24 lines a/print
I C9	1	25 lines a/print
Í ČÁ	i	26 lines a/print
I CB	i	27 lines a/print
i cc	i	28 lines a/print
		29 lines a/print
CE	1	30 lines a/print
	l l	31 lines a/print
	1	a rines a brinc

HEX	CHAR	OPERATIONS AFFECTING LINE SPACING
HEX D0 D1 D2 D2 D3 D4 D5 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D7 D7 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	CHAR	32 lines a/print 32 lines a/print 34 lines a/print 35 lines a/print 36 lines a/print 37 lines a/print 38 lines a/print 40 lines a/print 40 lines a/print 41 lines a/print 42 lines a/print 43 lines a/print 44 lines a/print 45 lines a/print 46 lines a/print 47 lines a/print 48 lines a/print 50 lines a/print 50 lines a/print 51 lines a/print 51 lines a/print 53 lines a/print 54 lines a/print 55 lines a/print 56 lines a/print 57 lines a/print 58 lines a/print 59 lines a/print 60 lines a/print 61 lines a/print 61 lines a/print 61 lines a/print 62 lines a/print 63 lines a/print 64 lines a/print 65 lines a/print 61 lines a/print 61 lines a/print 62 lines a/print 63 lines a/print 64 lines a/print 65 lines a/print 65 lines a/print 61 lines a/print 63 lines a/print 64 lines a/print 65 lines a/print 65 lines a/print 64 lines a/print 65 lines a/print 65 lines a/print 64 lines a/print 65 lines a/print 65 lines a/print 65 lines a/print 65 lines a/print 65 lines a/print 66 lines a/print 71 lines a/print 71 lines a/print 73 lines a/print 74 lines a/print 75 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print 77 lines a/print
FF	İ	79 lines a/print

## INDEX

A	I	CPU	
	1	task transferring	3-16
Account Reporting Utility	1-14	CPU-override status	1-12
ACPRIVILEGE	2-9	CSS	1-20
ADCCP	1-19		
Advanced data communications		R	
ADU	10	U	
customizing fault	3-10	D-tacks	1-7
disabled	3-19 1	ACPRIVILEGE option	2-9
enabled	3-3 1	DISC option	2-9
internal task control	55	Data Collection facility	1-14
execution	3–17 İ	Data structures	2-5
monitor task	3-11	DCB	1-19
monitoring task execution	3-10	Device control block. See	
only, queue operating		DCB.	
states	3-4	Diagnostic tasks. See	
operating states	3-3	d-tasks.	
preempting task execution	3-10	DISPLAY ACCOUNTING command	1-14
queue pointer	3-16	DISPLAY ERRORS COmmand	1-1/
status signai	3-10	DLIST INSTRUCTION	4-0
task execution	3-8	Dunamic	1-7
task transferring	3-16	scheduling	1-9
verifving task transfer	3-18	time-slice	1-10
Asynchronous events	1-11		
ATTN command	1-20		
Auxiliary processing unit.	1	E	
See APU.	1		
	l	E-tasks	1-7
	1	data structures used by	2-4
В	1	relocatable	2-2
Desig John communications		RELOCATE option	2-2
auboustom	1_10	writing rologatable	2-2
Subsyscem	1-19	Error recording subsystem	1-17
	i	Error Reporting Utility	1-17
С	i	ES state	1-8
-	i	ET state	1-7
Caller mode. See CL.	I	Executive tasks. See	
CDS	1-17	e-tasks.	
Central processing unit.	1		
See CPU.			
CL	4-18	F,G	
Command processor subsystem	1-20		
Command substitution system.		File management	1 16
Dee CDD. Commande		support services	1-16
ATTN	1-20	Floating point	1-10
DISPLAY ACCOUNTING	1-14	instructions	1-21
DISPLAY ERRORS	1-17	subsystem	1-21
MEMORY	1-18		
OPTION	2-1		
	2-4	Н	
QUEUE	3-9		
SET PRIORITY	1-10	HASP	1-19
Computational-intensive task	3-2	HDLC	1-19
Console monitor subsystem	T-TA	I HIGH LEVEL GATA INK	
See CDS.		concrotter. See mbbc.	

I,J,K		Macros (Continued)
	1	IERRTST
1/0		IGET
intensive	1-2	IPROCEED
processors	1-2	
	1-1/ 1	
ICONT MACIO	4-20	
ICREATE MACTO	4-16	
TERRTST macro	4-34	ŚRDR
IGET macro	4-25	Memory
Input/output processor. See		local
IOP.	I	map
Input/output. See I/O.	1	preventing access
Intercept paths	4-13	conflicts
creating	4-8	shared
full and monitor control	4-11	system
how to remove	4-14	MEMORY command
Interception program	4.26	Memory diagnostics subsystem
sample SVC	4-30	MTM
Internal interrupt subsystem	1-21	data structures macro
IDP IDPOCEED magico	4-20	libraries Multi terminal meniter (ac
IPROCEED Macro	4-23	Multi-terminal monitor, see
TREMOVE mácro	4-24	Multiprocessing
TROLL macro	4-30	support
IS state	1-8	puppore
ISU state	1-8	
ITERM macro	4-31 İ	N
ITRAP macro	4-32	
		Nested calls
		NS state
L		NSU state
	i	
LFC	i 1-10 i	
LFC LIB	1-10   1-18	0
LFC LIB Line frequency clock. See	1-10   1-18	0
LFC LIB Line frequency clock. See LFC.	1-10   1-18   	O OPTION command
LFC LIB Line frequency clock. See LFC. LLE	1-10 1-18	O OPTION command
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive.	1-10   1-18   1-12	O OPTION command Optional user SVC subsystems
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE.	1-10   1-18   1-12	O OPTION command Optional user SVC subsystems OS/32
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor.	1-10 1-18	O OPTION command Optional user SVC subsystems OS/32 basic data communications
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation	1-10 1-18	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation Subsystem	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block.	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB.	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit.	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU.	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT.	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM	1-10 1-18 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT	1-10 1-18 1-12 1-12	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU	1-10 1-18 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-2 1-2 1-2	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping	1-10 1-18 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-12 1-2 1-2 1-2 1-2 1-2	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping	1-10 1-18 1-12 1-12 1-18 1-18 3-4 1-2 1-2 3-6	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LFM. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping	1-10 1-18 1-12 1-12 1-18 1-18 3-4 1-2 1-2 3-6	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory management optional user SVC
LFC LIB Line frequency clock. See LFC. LE Coad-leveling executive. See LLE. Coad power fail monitor. See LPM. Coader and segmentation subsystem Coader information block. See LPM. Cogical processing unit. See LPU. Cogical processor mapping table. See LPMT. LPFM LPMT LPU mapping	1-10 1-18 1-12 1-12 1-18 1-18 3-4 1-2 1-2 3-6	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping M	1-10 1-18 1-12 1-12 1-18 1-18 1-18 1-18 1-2 1-2 1-2 3-6 1-1 1-6	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping M Machine architecture Macro libraries	1-10 1-18 1-12 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-2 1-2 1-2 3-6 1 1-6 2-5	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory management optional user SVC software support subsystems system initialization
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping M Machine architecture Macro libraries MTMSTRUC.MLB	1-10 1-18 1-12 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-2 1-	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support subsystems system initialization task management
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping M Machine architecture Macro libraries MTMSTRUC.MLB SYSSTRUC.MLB	1-10 1-18 1-12 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-12 1-2 1-2 1-2 1-2 1-2 1-2 1-	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support subsystems system initialization task management timer management
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPU mapping M Machine architecture Macro libraries MTMSTRUC.MLB SYSSTRUC.MLB	1-10 1-18 1-12 1-12 1-12 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-18 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-2 1-	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support subsystems system initialization task management timer management
LFC LIB Line frequency clock. See LFC. LLE Load-leveling executive. See LLE. Load power fail monitor. See LPFM. Loader and segmentation subsystem Loader information block. See LIB. Logical processing unit. See LPU. Logical processor mapping table. See LPMT. LPFM LPMT LPM Machine architecture Macro libraries MTMSTRUC.MLB SYSSTRUC.MLB Macros ICONT	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	O OPTION command Optional user SVC subsystems OS/32 basic data communications command processor console monitor data structures macro libraries error recording and reporting file management floating point I/O management I/O subsystem internal interrupt job accounting loader and segmentation memory diagnostics memory management optional user SVC software support subsystems system initialization task management timer management

4-34 4-25 4-29 4-27 4-24 4-30 4-31 4-32 4-36

1-14 1-15 1-18

3-20 1-15 1-15 1-18 1-18 1-2

2-8

3-1 1-2

1-20 1-7 1-8

2-1 2-4 1-21

1-19 1-20 1-19

2-5

1-17 1-16 1-21 1-17 1-17 1-21

1-14 1-18 1-18 1-14

1-21 1 - 4

1-4 1-3 1-20 1-6 1-15

Р	
PIC Precision interval clock.	1-16
Priority scheduling	1-9
Privileged tasks e-tasks	2-1
Processor queue assigning tasks to	3-7
Program status word. See PSW.	
Pseudo device generic naming for PSW	4-8 4-9 1-7
Q	

QPB	3-20
priority assignments	3-9
timer .	1-15
QUEUE command	3-9
Queue parameter block. See QPB.	

#### R

RDB	4-4
circular list for	4-6
\$RDR macro	4-36
Read real time clock. See RRTC.	
Real-time support module. See RTSM.	
Recipient existent mode. See RX mode.	
Recipient nonexist mode. See RN mode.	
Relocation/protection	1-18
Request descriptor block. See RDB.	
RN mode	4-18
RRTC	1-16
RS state	
alternate	1-7
RSA state	1-7
RTSM	1-16
RX mode	4-18

## s

Sample SVC interception		i
programs	4-36	İ
SCL	1-15	1
SDLC	1-19	
Segment control list. See SCL.		 
SET PRIORITY command	1-10	1
SPT	2-2	
Subsystems. See OS/32. SVC, mode and name parameters		 
valid combinations	4-20	İ

	SVC handling	3-19
16	SVC interception error codes	4-15
	error handling	4-14
-	functional summary	4-10
9	how it works	4-2
1	macros used with	4-16
L	task	4-13
7	preparing a task for	4-3
	system macros for	4-1
•	terminating intercept	4 10
0 : 0		4-13
7	57015	3-9
		3-14
	Synchronous data logic	
	Control. See SDLC.	
20	Synchronous events	1-11
20	System	1-1
9	configuration	1-3
15	deadlock avoidance	3-21
9	initialization subsystem	1-21
	time-slice   System generation See	1-10
	sysgen.	
	System pointer table. See	
	SPT.	
5 6	r T	
36	-	
	Task	
	computational-intensive	3-2
	execution	3-8
	event trap	4-8
	mode	1-17
	rollable	1-13
1 8	I Task common. See TCOM. Task control block See TCB	
10	Task event trap	4-8
	Task images	
18	impure segments	1-18
16	pure segments	1-18
7	3200MPS Family of	
7	Processors	1-11
16	roll function	1-1
18	scheduling	1-11
	subsystem system performance	1-0
	Task management subsystem	± ±
	machine state control	1-7
	self-initialization	1-6
36	j task dispatcher	1-6
19	dispatch	1-9
	maximum	1-8
	run	1-9
20	task   Task guoues	1-8
4		1-7
	CPU ready	1-7
	Cro ready	

Mack states	
diagnostic	1-7
event service	1-8
executive	1-7
intercept service user	1-8
nonentrant system	1-7
nonentrant user	1-8
reentrant system	1-7
reentrant system	1_7
user	1-7
Task status word. See TSW.	
TCB	1-9
mook	2-4
TCOM segments	1-18
FORTRAN	1-18
Test and set instruction.	
See TS.	
Time-slicing	1_10
system	1-10 1-10
Timer	
macros	3-23
management subsystem	1-15
Timer queue elements. See	
Timer queues	
communications device	
time-out	1-16
device time-out interval timer	1 - 16
time of day	1-16
TMQ	1-16
TS	3-21
15w	T-0
U	
U-tasks	1-7
	1-18
ACPRIVILEGE option	2-9
DISC option	2-9
UCLOCK	1-16
UDL	1-8
Universal clock. See UCLOCK.	
User-dedicated location.	
User tasks. See u-tasks.	
UT state	1-7
Utilities	
Account Reporting	1 - 14
Error reporting	T-T1
V	
Virtual task manager. See	
VTM.	
VTM	1-1

Į

WCS Writable control store. See WCS.	2-9
Z	
ZDLC Zero-bit data link control. See ZDLC.	1-19
3200MPS Family of Processors designing tasks for	1-2 3-1
considerations	3-1
measuring real-time performance	3-22
additional information sources	3-25



Ż

# PUBLICATION COMMENT FORM

We try to make our publications easy to understand and free of errors. Our users are an integral source of information for improving future revisions. Please use this postage paid form to send us comments, corrections, suggestions, etc.

1.	Publication number
2.	Title of publication
3.	Describe, providing page numbers, any technical errors you found. Attach additional sheet if necessary.
4.	Was the publication easy to understand? If no, why not?
5.	Were illustrations adequate?
6.	What additions or deletions would you suggest?
7.	Other comments:
From	Date
Posit	ion/Title
Com	pany
Addro	ess

FOLD		FOLD
		NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES
	BUSINESS REPLY MAIL FIRST CLASS PERMIT NO. 22 OCEANPORT, N.J.	
	POSTAGE WILL BE PAID BY ADDRESSEE	
	Concurrent Computer Corporation 2 Crescent Place Oceanport, NJ 07757	
ATTN: TECHNIC	AL SYSTEMS PUBLICATIONS DEPT.	
FOLD		FOLD