


PERKIN-ELMER

3220



29-693
USER'S MANUAL

MODEL 3220 PROCESSOR

USER'S MANUAL

PERKIN-ELMER

Computer Systems Division
2 Crescent Place
Oceanport, N. J. 07757

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER C29-693

TITLE Model 3220 Processor User's Manual

REVISION R00

DATE January 1979

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
i/ii thru xiii/	R00	1/79	10-1 thru 10-49/					
xiv 1-1 thru 1-26	R00	1/79	10-50	R00	1/79			
2-1 thru 2-11/ 2-12	R00	1/79	11-1 thru 11-5/ 11-6	R00	1/79			
3-1 thru 3-63/ 3-64	R00	1/79	12-1 thru 12-12	R00	1/79			
4-1 thru 4-29/ 4-30	R00	1/79	A-1	R00	1/79			
5-1 thru 5-34	R00	1/79	A-2	R00	1/79			
6-1 thru 6-53/ 6-54	R00	1/79	B-1 thru B-7/ B-8	R00	1/79			
7-1 thru 7-15/ 7-16	R00	1/79	C-1 thru C-7/ C-8	R00	1/79			
8-1 thru 8-5/ 8-6	R00	1/79	D-1 thru D-6	R00	1/79			
9-1 thru 9-27/ 9-28	R00	1/79	E-1	R00	1/79			
			E-2	R00	1/79			
			E-3/ E-4	R00	1/79			
			F-1/ F-2	R00	1/79			
			Index-1 thru Index-8	R00	1/79			

PREFACE

The Model 3220 Processor User's Manual provides programming and operating information for the Model 3220 System. The programmer is provided with information on the 32-bit system architecture and the unique memory management scheme, as well as a description of each instruction in the Model 3220 repertoire. The instruction descriptions include valuable system-related information presented in the form of programming notes and instruction examples.

Information on the system control panel is given to facilitate program preparation and execution for the system programmer and operator.

TABLE OF CONTENTS

PREFACE		i/ii
CHAPTER 1	SYSTEM DESCRIPTION	1-1
1.1	INTRODUCTION	1-1
1.2	PROCESSOR	1-4
1.2.1	Program Status Word	1-4
1.2.2	General Registers	1-6
1.2.3	Floating-Point Registers	1-6
1.3	PROCESSOR INTERRUPTS	1-7
1.4	RESERVED MEMORY LOCATIONS	1-7
1.5	DATA FORMATS	1-8
1.5.1	Fixed-Point Data	1-8
1.5.2	Floating-Point Data	1-9
1.5.3	Logical Data	1-9
1.5.4	Decimal String Data	1-9
1.5.5	Alphanumeric String Data	1-9
1.6	DATA ALIGNMENT	1-10
1.7	INSTRUCTION ALIGNMENT	1-10
1.8	INSTRUCTION FORMATS	1-11
1.8.1	Introduction	1-11
1.8.2	Branch Instruction Formats	1-13
1.8.3	Programming Examples	1-13
1.8.4	Register to Register (RR) Format	1-14
1.8.5	Short Form (SF) Format	1-14
1.8.6	Register and Indexed Storage 1 (RX1) Format	1-15
1.8.7	Register and Indexed Storage 2 (RX2) Format	1-16
1.8.8	Register and Indexed Storage 3 (RX3) Format	1-18
1.8.9	Register and Immediate Storage One (RI1) Format	1-20
1.8.10	Register and Immediate Storage Two (RI2) Format	1-22
1.8.11	Register and Indexed Storage/Register and Indexed Storage (Rxx) Format	1-24

TABLE OF CONTENTS (Continued)

CHAPTER 2	SYSTEM CONTROL	2-1
2.1	INTRODUCTION	2-1
2.2	CONFIGURATION	2-1
2.3	SYSTEM CONTROL PANEL SWITCHES and INDICATORS	2-3
2.3.1	Key Operated Security Lock	2-3
2.3.2	Control Switches	2-4
2.4	OPERATING INSTRUCTIONS	2-5
2.4.1	Power Up	2-5
2.4.2	Entering Console Service	2-5
2.4.3	Initial Program Load	2-5
2.5	SYSTEM TERMINAL COMMANDS	2-6
2.5.1	Select an Address and Examine "A"	2-6
2.5.2	Increment and Examine Next Location "+"	2-6
2.5.3	Decrement and Examine Prior Location "--"	2-7
2.5.4	Modify Current Location "="	2-7
2.5.5	Examine General Register "R"	2-7
2.5.6	Modify General Register "="	2-7
2.5.7	Examine Single Precision Floating Point Register "F"	2-8
2.5.8	Modify Single Precision Floating Point Register "="	2-8
2.5.9	Examine Double Precision Floating Point Register "D"	2-8
2.5.10	Modify Double Precision Floating Point Register "="	2-9
2.5.11	Examine Program Status Word "P"	2-9
2.5.12	Modify Program Status Word "="	2-9
2.6	MEMORY INITIALIZATION	2-10
2.7	PROGRAMMING INSTRUCTIONS	2-11/2-12
CHAPTER 3	LOGICAL OPERATIONS	3-1
3.1	INTRODUCTION	3-1
3.2	DATA FORMATS	3-1
3.3	OPERATIONS	3-2
3.3.1	Boolean Operations	3-2
3.3.2	Translation	3-2
3.3.3	List Processing	3-3

TABLE OF CONTENTS (Continued)

3.4	LOGICAL INSTRUCTION FORMATS	3-5
3.5	LOGICAL INSTRUCTION	3-5
3.5.1	Load	3-7
3.5.2	Load Immediate Short	3-8
3.5.3	Load Complement Short	3-9
3.5.4	Load Halfword	3-10
3.5.5	Load Address (LA)	3-11
3.5.6	Load Real Address (LRA)	3-12
3.5.7	Load Halfword Logical (LHL)	3-14
3.5.8	Load Multiple (LM)	3-15
3.5.9	Load Byte	3-16
3.5.10	Exchange Halfword Register (EXHR)	3-17
3.5.11	Exchange Byte Register (EXBR)	3-18
3.5.12	Store (ST)	3-19
3.5.13	Store Halfword (STH)	3-20
3.5.14	Store Multiple (STM)	3-21
3.5.15	Store Byte	3-22
3.5.16	Compare	3-23
3.5.17	Compare Logical Halfword	3-24
3.5.18	Compare Logical Byte (CLB)	3-26
3.5.19	And	3-27
3.5.20	And Halfword	3-28
3.5.21	OR	3-29
3.5.22	OR Halfword	3-30
3.5.23	Exclusive OR	3-31
3.5.24	Exclusive or Halfword	3-32
3.5.25	Test Immediate (TI)	3-33
3.5.26	Test Halfword Immediate (THI)	3-34
3.5.27	Shift Left	3-36
3.5.28	Shift Right	3-37
3.5.29	Shift Left Halfword	3-38
3.5.30	Shift Right Halfword	3-39
3.5.31	Rotate Left Logical (RLL)	3-40
3.5.32	Rotate Right Logical (RRL)	3-42
3.5.33	Test and Set (TS)	3-44
3.5.34	Test Bit (TBT)	3-45
3.5.35	Set Bit (SPT)	3-46
3.5.36	Reset Bit (RBT)	3-47
3.5.37	Complement Bit (CBT)	3-48
3.5.38	Cyclic Redundancy Check	3-49
3.5.39	Translate (TLATE)	3-51
3.5.40	Add To List	3-54
3.5.41	Remove From List	3-56

TABLE OF CONTENTS (Continued)

CHAPTER 4	BRANCHING	4-1
4.1	INTRODUCTION	4-1
4.2	OPERATIONS	4-1
4.2.1	Decision Making	4-1
4.2.2	Subroutine Linkage	4-2
4.3	BRANCH INSTRUCTION FORMATS	4-2
4.4	BRANCH INSTRUCTIONS	4-2
4.4.1	Branch on True	4-3
4.4.2	Branch on False	4-5
4.4.3	Branch and Link	4-6
4.4.4	Branch on Index Low or Equal (BXLE)	4-8
4.4.5	Branch on Index High (BXH)	4-10
4.5	EXTENDED BRANCH MNEMONICS	4-12
4.5.1	Branch on Carry	4-14
4.5.2	Branch on No Carry	4-15
4.5.3	Branch on Equal	4-16
4.5.4	Branch on Not Equal	4-17
4.5.5	Branch on Low	4-18
4.5.6	Branch on Not Low	4-19
4.5.7	Branch on Minus	4-20
4.5.8	Branch on Not Minus	4-21
4.5.9	Branch on Plus	4-22
4.5.10	Branch on Not Plus	4-23
4.5.11	Branch on Overflow	4-24
4.5.12	Branch on No Overflow	4-25
4.5.13	Branch on Zero	4-26
4.5.14	Branch on Not Zero	4-27
4.5.15	Branch (Unconditional)	4-28
4.5.16	No Operation	4-29/4-30
CHAPTER 5	FIXED POINT ARITHMETIC	5-1
5.1	INTRODUCTION	5-1
5.2	DATA FORMATS	5-1
5.3	FIXED POINT NUMBER RANGE	5-2
5.4	OPERATIONS	5-2
5.5	CONDITION CODE	5-3
5.6	FIXED POINT INSTRUCTION FORMATS	5-3

TABLE OF CONTENTS (Continued)

5.7	FIXED POINT INSTRUCTIONS	5-4
5.7.1	Add	5-5
5.7.2	Add Halfword	5-7
5.7.3	Add to Memory (AM)	5-9
5.7.4	Add Halfword to Memory (AHM)	5-11
5.7.5	Subtract	5-13
5.7.6	Subtract Halfword	5-15
5.7.7	Compare	5-17
5.7.8	Compare Halfword	5-18
5.7.9	Multiply	5-20
5.7.10	Multiply Halfword	5-22
5.7.11	Divide	5-24
5.7.12	Divide Halfword	5-27
5.7.13	Shift Left Arithmetic (SLA)	5-29
5.7.14	Shift Left Halfword Arithmetic (SLHA)	5-30
5.7.15	Shift Right Arithmetic (SRA)	5-31
5.7.16	Shift Right Halfword Arithmetic (SRHA)	5-32
5.7.17	Convert to Halfword Value Register (CHVR)	5-33
CHAPTER 6	FLOATING POINT ARITHMETIC	6-1
6.1	INTRODUCTION	6-1
6.2	DATA FORMATS	6-2
6.3	FLOATING-POINT NUMBER	6-3
6.3.1	Floating Point Number Range	6-4
6.3.2	Normalization	6-5
6.3.3	Equalization	6-6
6.3.4	True Zero	6-7
6.3.5	Exponent Overflow	6-7
6.3.6	Exponent Underflow	6-8
6.3.7	Guard digits and R* Rounding	6-8
6.4	CONDITION CODE	6-9
6.5	FLOATING POINT INSTRUCTIONS	6-10
6.5.1	Load Floating Point	6-12
6.5.2	Load Positive Floating Point Register (LPER)	6-14
6.5.3	Load Complement Floating Point Register (LCER)	6-15
6.5.4	Load Floating Point Multiple (LME)	6-16
6.5.5	Load General Register from Floating Point Register (LGER)	6-17
6.5.6	Store Floating Point (STE)	6-18
6.5.7	Store Floating Point Multiple (STME)	6-19
6.5.8	Add Floating Point	6-20
6.5.9	Subtract Floating Point	6-22

TABLE OF CONTENTS (Continued)

6.5.10	Compare Floating Point	6-24
6.5.11	Multiply Floating Point	6-25
6.5.12	Divide Floating Point	6-27
6.5.13	Fix Register (FXR)	6-29
6.5.14	Float Register (FLR)	6-31
6.5.15	Load Double Precision Floating Point	6-32
6.5.16	Load Positive Double Precision Register (LPDR)	6-33
6.5.17	Load Complement Double Precision Register (LCDR)	6-34
6.5.18	Load Multiple Double Precision Floating Point (LMD)	6-35
6.5.19	Load General Registers from Double Precision Floating Point Register (LGDR)	6-36
6.5.20	Store Double Precision Floating Point (STD)	6-37
6.5.21	Store Multiple Double Precision Floating Point (STMD)	6-38
6.5.22	Add Double Precision Floating Point	6-39
6.5.23	Subtract Double Precision Floating Point	6-41
6.5.24	Compare Double Precision Floating Point	6-43
6.5.25	Multiply Double Precision Floating Point	6-44
6.5.26	Divide Double Precision Floating Point	6-46
6.5.27	Fix Register Double Precision (FXDR)	6-48
6.5.28	Float Register Double Precision (FLDR)	6-49
6.5.29	Load Single-Precision Floating Point Register from Double	6-50
6.5.30	Load Double Precision Floating Point Register from Single	6-52
6.5.31	Store Double Precision Floating Point Register in Single Precision Memory (STDE)	6-53/6-54
CHAPTER 7	STRING OPERATIONS	7-1
7.1	INTRODUCTION	7-1
7.2	DECIMAL DATA FORMAT DEFINITIONS	7-1
7.2.1	Packed Decimal	7-1
7.2.2	Unpacked (Zoned) Decimal	7-2
7.3	INSTRUCTION FORMATS	7-3
7.4	STRING INSTRUCTIONS	7-3
7.4.1	Load Packed Decimal String as Binary (LPB)	7-4
7.4.2	Store Binary as Packed Decimal String (STBP)	7-5
7.4.3	Move Translated Until (MVTU)	7-6
7.4.4	Move	7-8
7.4.5	Compare	7-10
7.4.6	Pack and Move	7-12
7.4.7	Unpack and Move	7-14

TABLE OF CONTENTS (Continued)

CHAPTER 8	HIGH SPEED DATA HANDLING INSTRUCTIONS (OPTIONAL)	8-1
8.1	INTRODUCTION	8-1
8.2	DATA HANDLING INSTRUCTION FORMATS	8-1
8.3	DATA HANDLING INSTRUCTIONS	8-1
8.3.1	Process Byte (PB)	8-2
8.3.2	Process Byte Register (PBR)	8-4
CHAPTER 9	INPUT/OUTPUT OPERATIONS	9-1
9.1	INTRODUCTION AND CONFIGURATION OF I/O SYSTEM	9-1
9.2	DEVICE CONTROLLERS	9-1
9.2.1	Function	9-1
9.2.2	Device Addressing	9-2
9.2.3	Processor/Controller Communication	9-2
9.2.4	Device Priorities - External Interrupt Levels: Interrupt Queuing	9-2
9.3	INTERRUPT SERVICE POINTER TABLE	9-3
9.4	CONTROL OF I/O OPERATIONS	9-4
9.5	STATUS MONITORING I/O	9-4
9.6	INTERRUPT DRIVEN I/O	9-5
9.7	SELECTOR CHANNEL I/O	9-6
9.7.1	Introduction	9-6
9.7.2	Selector Channel Devices	9-7
9.7.3	Selector Channel Operation	9-7
9.7.4	Selector Channel Programming	9-8
9.8	I/O INSTRUCTION FORMATS	9-9
9.9	I/O INSTRUCTIONS	9-9
9.9.1	Output Command	9-10
9.9.2	Sense Status	9-11
9.9.3	Read Data	9-12
9.9.4	Read Halfword	9-13
9.9.5	Write Data	9-14
9.9.6	Write Halfword	9-15
9.9.7	Autoload (AL)	9-16
9.9.8	Simulate Channel Program (SCP)	9-17

TABLE OF CONTENTS (Continued)

9.10	AUTO DRIVER CHANNEL	9-18
9.11	CHANNEL COMMAND BLOCK	9-18
9.11.1	Introduction	9-18
9.11.2	Subroutine Address	9-19
9.11.3	Buffers	9-20
9.11.4	Translation	9-20
9.11.5	Check Word	9-21
9.11.6	Channel Command Word	9-22
9.11.7	Valid Channel Command Codes	9-23
9.11.8	General Auto Driver Channel Programming Procedure	9-25
CHAPTER 10	STATUS SWITCHING AND INTERRUPTS	10-1
10.1	INTRODUCTION	10-1
10.2	PROGRAM STATUS WORD (PSW) AND RESERVED MEMORY LOCATIONS	10-2
10.2.1	PSW Status Word	10-3
10.2.1.1	Floating Point Masked Mode (FLM)	10-3
10.2.1.2	Interruptible Instruction in Progress (IIP)	10-3
10.2.1.3	Wait State (W)	10-3
10.2.1.4	I/O Interrupt Mask (I)	10-4
10.2.1.5	Machine Malfunction Interrupt Enable (M)	10-4
10.2.1.6	Floating Point Underflow Interrupt Enable (FLU)	10-5
10.2.1.7	Memory Access Controller Enable (MAC)	10-5
10.2.1.8	System Queue Service Interrupt enable (Q)	10-5
10.2.1.9	Protect Mode Enable (P)	10-6
10.2.1.10	Register Set Select Field (R)	10-6
10.2.1.11	Condition Code (C, C, G, L)	10-7
10.2.2	PSW Location Counter (LOC)	10-7
10.2.3	Reserved Memory Locations	10-8
10.3	INTERRUPT TIMING AND PRIORITY	10-8
10.3.1	Maskable and Non-Maskable Interrupts	10-8
10.3.2	Interrupt Timing	10-9
10.3.3	Interrupt Precedence	10-9
10.3.4	Interrupt Instructions	10-11
10.4	PROCESSOR MODES	10-12
10.4.1	Console Mode	10-12
10.4.2	Run Mode	10-14
10.4.3	Single Step Mode	10-14
10.5	STATUS SWITCHING	10-15
10.5.1	Illegal Instruction Interrupt	10-15

TABLE OF CONTENTS (Continued)

10.5.2	Data Format Fault Interrupt	10-16
10.5.2.1	Alignment Faults	10-17
10.5.2.2	Invalid Digit Faults	10-17
10.5.3	Memory Access Controller (MAC) Fault Interrupt	10-17
10.5.4	Machine Malfunction Interrupt	10-18
10.5.4.1	Early Power Fail Detect and Automatic Shutdown	10-20
10.5.4.2	Power Restore	10-21
10.5.4.3	Non-Correctable Memory Error	10-23
10.5.4.4	Non-Configured Memory Address	10-24
10.5.5	Input/Output Device (I/O) Interrupts	10-25
10.5.5.1	Priority Levels	10-25
10.5.5.2	Immediate Interrupt-Auto Driver Channel Operation	10-26
10.5.6	Simulated Interrupt	10-28
10.5.7	System Queue Service (SQS) Interrupt	10-29
10.5.8	Supervisor Call (SVC) Interrupt	10-30
10.5.9	System Breakpoint Interrupt	10-31
10.5.10	Arithmetic Fault Interrupt	10-31
10.6	STATUS SWITCHING INSTRUCTIONS	10-32
10.6.1	Load Program Status Word (LPSW)	10-33
10.6.2	Load Program Status Word Register (LPSWR)	10-34
10.6.3	Exchange Program Status Register (EPSR)	10-35
10.6.4	Simulate Interrupt (SINT)	10-36
10.6.5	Supervisor Call (SVC)	10-37
10.6.6	System Breakpoint (BRK)	10-38
10.6.7	Privileged System Function (PSF)	10-39
10.6.7.1	Read Error Logger (REL)	10-40
10.6.7.2	Load Process Segment Table Descriptor (LPSTD)	10-42
10.6.7.3	Load Shared Segment Table Descriptor (LSSTD)	10-43
10.6.7.4	Store Process State (STPS)	10-44
10.6.7.5	Load Process State (LDPS)	10-45
10.6.7.6	Save Interruptible State (ISSV)	10-47
10.6.7.7	Restore Interruptible state (ISRST)	10-48
10.6.7.8	Store Byte, No ECC (XSTB)	10-49/10-50
CHAPTER 11	WRITABLE CONTROL STORE INSTRUCTIONS (OPTIONAL)	11-1
11.1	INTRODUCTION	11-1
11.2	WRITABLE CONTROL STORE INSTRUCTIONS	11-1
11.2.1	Writable Control Store (WDCS)	11-2
11.2.2	Read Control Store (RDCS)	11-3
11.2.3	Branch to Control Store (BDCS)	11-4
11.2.4	Enter Control Store (ECS)	11-5/11-6

TABLE OF CONTENTS (Continued)

CHAPTER 12	MEMORY MANAGEMENT	12-1
12.1	INTRODUCTION	12-1
12.2	ADDRESS SPACE	12-1
12.2.1	Physical Address Space	12-2
12.2.2	Virtual Address Space	12-2
12.3	RELOCATION	12-3
12.4	PROTECTION	12-4
12.5	MAC REGISTERS	12-7
12.6	MAC INTERRUPT STATUS	12-9

APPENDICES

APPENDIX A	MODEL 3220 OP-CODE MAP	A-1
APPENDIX B	INSTRUCTION SUMMARY - ALPHANUMERICAL BY MNEMONIC	B-1
APPENDIX C	INSTRUCTION SUMMARY - NUMERICAL	C-1
APPENDIX D	ARITHMETIC REFERENCES	D-1
APPENDIX E	I/O REFERENCES	E-1
APPENDIX F	CONSOLE SUPPORT FLOWCHART	F-1/F-2

INDEX		Index-1
-------	--	---------

FIGURES

Figure 1-1	Model 3220 Processor Block Diagram	1-2
Figure 1-2	Program Status Word	1-4
Figure 1-3	Register Set Numbering	1-5
Figure 1-4	Instruction Formats	1-12
Figure 1-5	Sample Program	1-13
Figure 1-6	RXRX Formats	1-25
Figure 2-1	System Control Panel	2-1
Figure 2-2	Keyboard Layout	2-3
Figure 3-1	Logical Data	3-1
Figure 3-2	Translation Table Entry	3-2
Figure 3-3	Circular List Definition	3-3
Figure 3-4	Circular List	3-4
Figure 3-5	Flow Chart for CRC Generation	3-50
Figure 3-6	List Processing Instructions	3-57
Figure 5-1	Fixed Point Data Words Formats	5-1
Figure 6-1	Exponent Overflow	6-7
Figure 6-2	Exponent Underflow	6-8

TABLE OF CONTENTS (Continued)

Figure 7-1	Packed Decimal Format	7-1
Figure 7-2	Unpacked Decimal Format	7-2
Figure 9-1	Channel Command Block	9-19
Figure 9-2	Channel Command Word	9-22
Figure 9-3	Auto driver Channel Flow Chart	9-26
Figure 10-1	Program Status Word (PSW)	10-2
Figure 10-2	Reserved Memory Locations	10-8
Figure 10-3	Schematic Diagram of the Model 3220 Interrupt System Architecture	10-10
Figure 10-4	Machine Malfunction Status Word (MMSW)	10-20

TABLES

TABLE 2-1	SYSTEM TERMINAL SUPPORT COMMAND SUMMARY	2-2
TABLE 5-1	FIXED POINT FORMAT RELATIONS	5-2
TABLE 6-1	FLOATING/FIXED POINT RANGES	6-4
TABLE 7-1	ILLEGAL DIGIT CASES (PACK AND MOVE)	7-13
TABLE 7-2	ILLEGAL DIGIT CASES (UNPACK AND MOVE)	7-15

CHAPTER 1 SYSTEM DESCRIPTION

1.1 INTRODUCTION

The Series 3200 processors are designed to meet the needs for higher performance and reliability in a 32-bit minicomputer. This series represents a logical, upward compatible evolution from the Models 7/32 and 8/32 product line and includes some significant enhancements directed towards scientific and commercial applications. The architecture has improved error recovery capabilities for those applications where fault tolerance is a necessity and allows direct addressing up to sixteen million bytes of actual or virtual memory implemented in MOS with Error-Correction Code (ECC).

The first processor in the series is the 3220. Through the use of 32-bit general registers and a comprehensive instruction set, this processor provides fullword data processing power and direct memory addressing up to a limit of one megabyte. The system is shown in block diagram form in Figure 1-1. The instruction set includes:

- halfword and fullword arithmetic and logical operations
- single precision and double precision floating point
- list processing
- cyclic redundancy checking
- bit and byte manipulations
- alphanumeric and decimal character string processing
- decimal/binary conversions
- instructions designed to improve operating system performance

With this enriched repertoire and direct memory addressing, coding and debugging time is reduced to a minimum.

Eight sets of 16 32-bit general registers are provided. Register set selection is controlled by bits in the program status word. Register-to-register instructions permit operations between any of the 16 registers in the current set, eliminating redundant loads and stores. The multiple register set organization eliminates the overhead incurred in saving and restoring registers when responding to interrupts.

The Memory Access Controller (MAC) provides automatic program segmentation, relocation, and protection. The protect mode enables detection of privileged instructions. These two features are invaluable in process control, data communication, and time-sharing operations because they prevent a running program from interfering with the system integrity.

556




Figure 1-1 Model 3220 Processor Block Diagram

The Model 3220 supports 1Mb of directly addressable MOS Memory, which consists of a maximum of four 256kb modules. Error correction is standard and is performed across every 32-bit fullword in memory using a 7-bit modified error-correcting code (ECC). All single bit errors are detected and corrected; all double bit errors and most multiple bit errors are detected. The optional memory error logger identifies the memory module reporting a fault and indicates the location of the faulty memory chip.

The optional 1kb high speed cache memory is situated between main memory and the processor. When the processor requests memory data already in the cache, the data is read from the cache rather than from the slower main memory. This option allows a significant improvement in memory access times such that overall performance improvements of 10% to 25% can be realized, depending on the application.

In addition to conventional means of programmed I/O, the processor automatically acknowledges all I/O interrupts and performs much of the required overhead before activating an interrupt service routine. The auto driver channel can perform data transfers with character translation, longitudinal or cyclic redundancy checking, and data buffer chaining without interrupting the running program.

The 2k Writable Control Store (WCS) option allows the user to microprogram the processor to suit a particular application. Scientific algorithms, communication protocols, or special subroutines can be implemented in WCS and executed up to three times as fast as an equivalent assembly level implementation.

Refer to the following manuals for further information:

Common Assembler Language (CAL) User's Manual,
Publication Number 29-640

ESELCH Programming Manual, Publication Number 29-529

EDMA Bus Universal Interface Instruction Manual,
Publication Number 29-423

Model 3220 Maintenance Manual, Publication Number 29-695

Model 3220 Micro-Instruction Reference Manual,
Publication Number 29-694

Common Micro-Code Assembler Language (MICROCAL)
User's Manual, Publication Number 29-449

1.2 PROCESSOR

The Central Processing Unit (CPU), or processor, controls activities in the system. (See Figure 1-1.) It executes instructions in a specific sequence and performs arithmetic and logical functions. Included in the processor's components are the:

- Program status word register
- General registers
- Floating point registers
- Hardware multiply and divide
- Floating point hardware

1.2.1 Program Status Word

The 64-bit Program Status Word (PSW) defines the state of the processor at any given time. (See Figure 1-2.)




Figure 1-2 Program Status Word

Bits 0:31 are reserved for status information and interrupt masks. Bits 32:63 contain the location counter. Unassigned program status word bits must not be used and must always be zero. Status information and interrupt mask bits are defined as follows:

Bits	0:12	Reserved	Must be zero
Bit	13	FLM	Floating-point arithmetic masked mode
Bit	14	IIP	Interruptible instruction in progress
Bit	15	Reserved	Must be zero
Bit	16	W	Wait state
Bit	17	I	I/O interrupt mask
Bit	18	M	Machine malfunction interrupt mask
Bit	19	FLU	Floating-point arithmetic underflow mask
Bit	20	I	I/O interrupt mask
Bit	21	R/P	Relocation/protection interrupt mask
Bit	22	Q	System queue interrupt mask
Bit	23	P	Protect mode
Bits	24:27	R	Register set select bits
Bits	28:31	C, V, G, L	Condition code
Bits	32:43	Reserved	Must be zero
Bits	44:63		Program address (location counter)

Refer to Chapter 10 for details on the interrupt mask bits.

1.2.1.1 Register Set Select (R)

Bits 24:27 of the PSW are used to designate the current register set. Register sets are numbered 0 through 15. The processor has 8 sets of general registers. (See Figure 1-3.)

558

REGISTER SET NUMBER	DESIGNATION
0 1 2 3	RESERVED FOR INTERRUPTS
4 5 6	MAY BE ALLOCATED BY THE OS FOR GENERAL PURPOSE USE.
7 8 9 10 11 12 13 14	UNIMPLEMENTED SETS
15	GENERAL PURPOSE

Figure 1-3 Register Set Numbering

1.2.1.2 Condition Code (CVGL)

Bits 28:31 of the PSW contain the condition code. As part of the execution of certain instructions, the state of the condition code may be changed to indicate the nature of the result. Not all instructions affect the condition code. The state of the condition code may be tested with conditional branch instructions. Each bit in the condition code is set if the corresponding condition occurred as a result of the last instruction that affected the condition code. The normal interpretation of these bits is:

C	V	G	L
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

Arithmetic carry, borrow, or shifted carry
 Arithmetic overflow
 Greater than zero
 Less than zero

1.2.1.3 Location Counter

The location counter contains the address of the instruction currently being executed by the processor, and points to that instruction until it has successfully completed execution. Once this execution is completed, the location counter is incremented by 2, 4, 6, 8, 10, or 12 (depending upon the instruction executed), and the next instruction is fetched. In the case of a branch instruction, the location counter is loaded with the address to which control is being transferred, and the next instruction is fetched from that address.

If an instruction is not successfully completed due to a fault or other interrupting condition, the location counter contains the address of the faulting or interrupted instruction. When a program interruption is due to an incorrect branch address, the location counter contains the branch address and not the location of the branch instruction.

1.2.2 General Registers

The processor has eight register sets, numbered 0 through 6, and 15 (see Figure 1-3). Each register is 32 bits wide. Register set selection is determined by the state of bits 24:27 of the current PSW. Registers 1 through 15 of any set may be used as index registers.

When an interrupt occurs, the processor loads pertinent information into preselected registers of the register set selected by the new program status word. For details of this operation, refer to Chapter 10.

1.2.3 Floating-Point Registers

There are eight optional single-precision floating-point registers, each 32 bits wide. These registers are identified by the even numbers 0 through 14.

There are eight optional double-precision floating-point registers, each 64 bits wide. These registers are also identified by the even numbers 0 through 14 and are separate from the single-precision floating-point registers. Floating-point operations must always specify the registers with even numbers.

1.3 PROCESSOR INTERRUPTS

The PSW that is loaded in the processor at any point in time is called the current PSW. If either the status word or both the location counter and status word are changed, a status switch is said to have occurred. This status switch can be caused explicitly by executing special instructions or can be forced to occur by an interrupt or fault. At the time of a status switch, the current PSW that is saved is called the old PSW. The PSW that replaces the current PSW is called the new PSW.

Interrupt conditions cause the entire PSW to be replaced by a new PSW thus breaking the usual sequential flow of instruction execution. When an interrupt condition occurs, the processor saves its current PSW either in memory or in a pair of general registers belonging to the register set selected by the new PSW. It loads information related to the interrupt condition in other registers of this same set. A new PSW is loaded from a memory location reserved for the specific interrupt condition. The immediate interrupt is an exception to the rule. In this case, the status portion of the new PSW, bits 0:31, is forced to a preset value, and the location counter is loaded from a memory location reserved for that interrupting device. Refer to Chapter 10 for details on interrupt processing.

1.4 RESERVED MEMORY LOCATIONS

Physical memory locations X'0'-X'2CF' are called reserved memory locations. These locations contain the various new PSWs and other information needed to handle interrupts.

X'000000'-X'00001F'	Reserved; must be zero
X'000020'-X'000027'	Machine malfunction interrupt old PSW
X'000028'-X'000029'	Reserved for console status
X'00002A'-X'00002B'	Reserved; must be zero
X'00002C'-X'00002F'	Machine malfunction LM block start address
X'000030'-X'000037'	Illegal instruction interrupt new PSW
X'000038'-X'00003F'	Machine malfunction interrupt new PSW
X'000040'-X'000043'	Machine malfunction status word
X'000044'-X'000047'	Machine malfunction virtual (Program) address
X'000048'-X'00004F'	Arithmetic fault interrupt new PSW
X'000050'-X'00007F'	Bootstrap loader and device definition table
X'000080'-X'000083'	System queue pointer
X'000084'-X'000087'	Power fail save area pointer
X'000088'-X'00008F'	System queue service interrupt new PSW

X'000090'-X'000097'	MAC interrupt new PSW
X'000098'-X'00009B'	Supervisor call new PSW status
X'00009C'-X'0000BB'	Supervisor call new PSW location counter values (16 halfwords)
X'0000BC'-X'0000BF'	Reserved; must be zero
X'0000C0'-X'0000C7'	Reserved; must be zero
X'0000C8'-X'0000CF'	Data format fault new PSW
X'0000D0'-X'0002CF'	Interrupt service pointer table
X'0002D0'-X'0004CF'	Expanded interrupt service pointer table
X'0004D0'-X'0008CF'	Expanded interrupt service pointer table

These reserved locations play an important role in both interrupt and input/output processing. Refer to Chapters 9 and 10. In addition to the above, certain locations are reserved for use by the MAC. Refer to Chapter 12 for details.

All location counter values are subject to MAC relocation if the new PSW enables MAC (bit 21 = 1). All other pointers contain absolute addresses not subject to MAC relocation.

1.5 DATA FORMATS

The processor performs logical and arithmetic operations on single bits, 8-bit bytes, 16-bit halfwords, 32-bit fullwords, and 64-bit doublewords. This data may represent a fixed-point number, a floating-point number, logical information, a bit or byte array, or a decimal or alphanumeric byte string.

1.5.1 Fixed-Point Data

Fixed-point arithmetic operands may be either 16-bit halfwords or 32-bit fullwords. In fullword multiply and divide operations, 64-bit operands are manipulated. Fixed-point data is treated as 15-bit signed integers in the halfword format. Positive numbers are expressed in true binary form with a sign bit of zero. Negative numbers are represented in two's complement form with a sign bit of one. The numerical value of zero is represented with all bits zero. Refer to Chapter 5 for details of fixed-point data representation.

In fixed-point arithmetic and logical operations between a fullword register and a halfword operand, the halfword operand is expanded to a fullword by propagating the most significant bit into the high order bits before the operation is started. This permits the use of halfword to fullword operations with consistent results and provides space economy, since small values need not require fullword locations.

Arithmetic operations on fixed-point halfword quantities may produce results not entirely consistent with those obtained in a 16-bit processor. If this problem exists, the Convert to Halfword Value Register instruction (CHVR) may be used to adjust the result and the condition code, making them consistent with the same operations in a 16-bit processor.

1.5.2 Floating-Point Data

A floating-point number consists of a 7-bit exponent in excess-64 notation and a signed fraction. The quantity expressed by this number is the product of the fraction and the number 16 raised to the power represented by the exponent. Each floating-point value requires a 32-bit fullword or a 64-bit double-word, of which eight bits are used for the sign and exponent. The remaining bits are used for the fraction. Refer to Chapter 6 for details of floating-point data representation.

Floating-point operations take place between the contents of a floating-point register and another floating-point register, a floating-point operand contained in a fullword or double-word in memory, or a general register or pair of general registers.

1.5.3 Logical Data

Logical operations manipulate 8-bit bytes, 16-bit halfwords, and 32-bit fullwords. In addition, it is possible to perform logical operations on single bits located in bit arrays. Refer to Chapter 3 for details of logical data representation.

1.5.4 Decimal String Data

Decimal strings are strings of consecutive bytes in memory that begin and end on byte boundaries. Information contained in a decimal string may represent packed or unpacked decimal data. Refer to Chapter 7 for details of decimal data formats and operations.

1.5.5 Alphanumeric String Data

Alphanumeric strings are strings of consecutive bytes in memory that begin and end on byte boundaries. Information contained in an alphanumeric string may represent any character stream including decimal string data. Refer to Chapter 7 for details of alphanumeric string data format and operations.

1.6 DATA ALIGNMENT

The following discussion is unique to the Model 3220 implementation and is presented for information only. Any program that misuses a processor feature by taking advantage of a peculiarity of one implementation may not work on a different implementation.

Locations in main memory are numbered consecutively, beginning at address '00000'. Although memory is addressable and alterable to the byte level, machine accesses to memory involve only halfwords or fullwords. Those instructions requiring a single byte access actually access a halfword and then manipulate the appropriate byte with the halfword.

Memory can only be accessed to the halfword level, therefore, bit 31 of the address is truncated at the memory. A halfword fetch at address '00051', and a fetch at address X'00050' produce the same halfword. There is no warning mechanism telling the program that it is fetching halfwords on the odd byte boundary.

The CAL Assembler generates an error flag if it sees halfword operations directed to an odd byte address or if it sees fullword operations directed to other than a fullword address.

Bytes of information are addressed by their specific hexadecimal address. Two bytes form a halfword. Halfwords have an even address, the address of the left most byte in the pair. Two halfwords comprise a fullword. A fullword address is a multiple of four (4 bytes) and is the address of the left most halfword in the pair. The hardware actually truncates the least significant two address bits on fullword accesses, forcing proper alignment. A data format fault is generated if a fullword access is directed to an address that has bit 30 or 31 set; or if a halfword store is directed to an address that has bit 31 set.

1.7 INSTRUCTION ALIGNMENT

User level instructions are always aligned on halfword boundaries. Any halfword address is valid regardless of the length of the instruction word. The CAL assembler generates boundary errors if the assembled location counter for an instruction becomes odd. At the machine level, attempts to make the instruction location counter odd by branching or causing a status switch are ignored by the hardware. In the Model 3220, location counter bit 31 is not implemented and is therefore always zero. Thus, a branch to address X'51' causes the location counter to be set to X'50'.

1.8 INSTRUCTION FORMATS


1.8.1 Introduction

Instruction formats provide a concise method of representing required operations for easy interpretation by the processor. Figure 1-4 shows the eight basic formats. The following is a list of abbreviations and their meanings as used in Figure 1-4.


OP	Operation code
R1	First operand register
R2	Second operand register
N	A 4-bit immediate value
X2	Second operand single index register
D2	Second operand displacement
FX2	Second operand first index register
SX2	Second operand second index register
A2	Second operand direct address
I2	Second operand immediate value
L1	Specifies the length of the first operand
L2	Specifies the length of the second operand
OPMOD	Specifies a particular instruction within the class specified by OP
ADD1	The effective first operand address
ADD2	The effective second operand address

Many instructions may be expressed in two or more formats. This feature provides flexibility in data organization and instruction sequencing. When working with the Common Assembler Language (CAL) assembler, it is unnecessary to specify the instruction format. The assembler selects the most economical format and supplies the required bits in the machine code. When double indexing is required, the assembler always chooses the RX3 format. Refer to the Common Assembler Language (CAL) Manual, Publication Number 29-640


REGISTER TO REGISTER (RR)




SHORT FORMAT (SF)




REGISTER AND INDEXED STORAGE (RX1)




REGISTER AND INDEXED STORAGE 2 (RX2)




REGISTER AND INDEXED STORAGE 3 (RX3)



REGISTER AND IMMEDIATE STORAGE 1 (RI1)



REGISTER AND IMMEDIATE STORAGE 2 (RI2)



REGISTER AND INDEXED STORAGE, REGISTER AND INDEXED STORAGE (RXX)




Figure 1-4 Instruction Formats

1.8.2 Branch Instruction Formats

Branch instructions use the RR, SF, and all variations of the RX formats. In the conditional branch instructions, however, the R1 field does not specify a register; instead, it contains a mask value (labeled M1 in the instruction descriptions). This mask value is tested with the condition code. The CAL assembler provides a series of extended branch mnemonics, which make it possible to specify a conditional branch without specifying the mask value explicitly.

1.8.3 Programming Examples

Each of the following examples refers to the sample assembly language program shown in Figure 1-5. Note the use of symbolic equates for general registers. Machine code generated and the result of each instruction are dependent upon the physical and logical placement of the instructions, respectively.

560

SERIES 3200 INSTRUCTION FORMAT EXAMPLES

PAGE 1 18:21:44 02/09/79


PROG= S3200 ASSEMBLED BY CAL 03-066R05-01 (32-BIT)

LOCATION COUNTER	OBJECT INFORMATION	STATEMENT NUMBER	LABEL	OP-CODE	OPERANDS	COMMENTS
		1	S3200	PROG	SERIES 3200 INSTRUCTION FORMAT EXAMPLES	
		2		CROSS		
		3		NORX3		
	0000 0005	5	R5	EQU	5	GENERAL REGISTER 5
	0000 0006	6	R6	EQU	6	GENERAL REGISTER 6
	0000 0007	7	R7	EQU	7	GENERAL REGISTER 7
	0000 0008	8	R8	EQU	8	GENERAL REGISTER 8
	0000 0009	9	R9	EQU	9	GENERAL REGISTER 9
	0000 000A	10	R10	EQU	10	GENERAL REGISTER 10
	0000 000B	11	R11	EQU	11	GENERAL REGISTER 11
000000I	245E	13	SF	LIS	R5,14	(R5) = *0000000E*
000002I	0865	15	RR	LR	R6,R5	(R6) = *0000000E*
000004I	4050 1000	17	RX1.EX1	STH	R5,X*1000*	(X*1000*) = X*000E*
000008I	4C56 0FF2	19	RX1.EX2	STH	R5,X*0FF2*(R6)	(X*1000*) = X*000E*
00000CI	4050 8004 =000014I	21	RX2.EX1	STH	R5,LOC1	(LOC1) = X*000E*
000010I	4300 8004 =000018I	22		B	R11.EX1	
000014I	0000 0000	23	LOC1	DC	F'0*	TWO HALFWORDS OF STORAGE
000018I	C890 8000	25	R11.EX1	LHI	R9,X*8000*	(R9) = Y*FFFF8000*
00001CI	C895 8000	27	R11.EX2	LHI	R9,X*8000*(R5)	(R9) = Y*FFFF800F*
000020I	F8A0 0000 8000	29	R12.EX1	LI	R10,X*8000*	(R10) = Y*00008000*
000026I	F8BA 0001 7FFE	31	R12.EX2	LI	R11,Y*17FFE*(R10)	(R11) = Y*00017FFE*
00002CI	4050 FFE4 =000014I	33	RX2.EX2	STH	R5,LOC1	(LOC1) = X*000E*
000030I	4056 FFD2 =000006I	35	RX2.EX3	STH	R5,LOC1-14(R6)	(LOC1) = X*000E*
000034I	5870 4001 0000	37	RX3.EX1	L	R7,Y*10000*	(R7) = (Y*010000*)
00003AI	5885 4601 FFE4	39	RX3.EX2	L	R8,Y*20000*-23(R5,R6)	(R8) = (Y*020000*)
000040I	4300 FFBC =000000I	40		B	SF	
000044I		42		END		

Figure 1-5 Sample Program


1.8.6 Register and Indexed Storage One (RX1) Format

REGISTER AND INDEXED STORAGE ONE (RX1) FORMAT




This is a 32-bit format in which bits 0:7 contain the operation code; bits 8:11 contain the R1 field; bits 12:15 contain the X2 field; bits 16 and 17 must be zero; and bits 18:31 contain the D2 field. In general, the register specified by R1 contains the first operand. The second operand is located in memory at the address obtained by adding the contents of the second operand index register (specified by X2) and the 14-bit absolute address contained in the D2 field. For example:

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
---------------------	--------------	---------------------------




The second operand address is calculated as follows:




No indexing is specified; therefore, the second operand address is X'1000'.

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
---------------------	--------------	---------------------------



The second operand address is calculated as follows:




Second Operand Address

= contents of D2 field + contents of index register 6 (see Figure 1-5)

= X'0FF2' + Y'0000000E'

= Y'00001000'


1.8.7 Register and Indexed Storage Two (RX2) Format




This format provides relative addressing capability in a 32-bit instruction word. Bits 0:7 contain the operand code; bits 8:11 contain the R1 specification; bits 12:15 contain the X2 specification; bit 16 must always be one; and bits 17:31 contain the relative displacement, D2.

In the RX2 format, the register specified by R1 contains the first operand. The address of the second operand, in memory, is calculated by adding the value contained in the incremented location counter (the address of the next sequential instruction) and the sum of (1) the 32-bit representation of the 15-bit signed number contained in the D2 field, and (2) the contents of the index register specified by X2. Negative numbers in the D2 field are expressed in two's complement notation. For example:

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
---------------------	--------------	---------------------------



The second operand address is calculated as follows:




Second Operand Address

= 32-bit expansion of contents of D2 field + contents of incremented location counter (see Figure 1-5).


= Y'00000004' + Y'00000010'

= Y'00000014'

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
---------------------	--------------	---------------------------



The second operand address is calculated as follows:




Second Operand Address

= 32-bit expansion of contents of D2 field + contents of incremented location counter (see Figure 1-5).


= Y'FFFFFFE4' + Y'00000030'

= Y'00000014'

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
4056 FFD2	RX2.EX3	STH R5,LOC1-14 (R6)



The second operand address is calculated as follows:




Second Operand Address

= 32-bit expansion of D2 field + contents of incremented location counter + contents of index register 6 (see Figure 1-5).

= Y'FFFFFFD2' + Y'00000034' + Y'0000000E'


= Y'00000014'

1.8.8 Register and Indexed Storage Three (RX3) Format




This is a 48-bit format in which double indexing is permitted. Bits 0:7 contain the operation code; bits 8:11 contain the R1 specification; bits 12:15 contain the first index specification, FX2; bit 16 must be zero; bit 17 must be one; bits 18:19 must be zero; bits 20:23 contain the second index specification, SX2; and bits 24:47 contain a 24-bit address, A2. Second level indexing is allowed even if first level indexing is not specified.

In general, the first operand is contained in the register specified by R1. The second operand is located in memory. Its memory address is obtained by adding the contents of the first index register and the contents of the second index register, and then adding to this result the contents of the A2 field. For example:




The second operand address is calculated as follows:



Second Operand Address


= contents of A2 field

= Y'00010000'

Machine CodeLabelAssembler Notation

The second operand address is calculated as follows:

572




Second Operand Address

= contents of A2 field + contents of index register 6 +
contents of index register 5 (see Figure 1-5).

= Y'0001FFE4' + Y'0000000E' + Y'0000000E'


= Y'00020000'

1.8.9 Register and Immediate Storage One (RI1) Format




This format represents a 32-bit instruction word. Bits 0:7 contain the operand code; bits 8:11 contain the R1 specification; and bits 16:31 contain the 16-bit immediate value, I2.

In this format, the register specified by R1 contains the first operand. The 32-bit effective second operand is obtained by adding together 32-bit representation of the signed 16-bit value contained in the I2 field, and the contents of the register specified by X2. For example:




The second operand is calculated as follows:




Second Operand

= 32-bit representation of X'8000'

= Y'FFFF8000'



The second operand is calculated as follows:




Second Operand

= 32-bit representation of X'8000' + the contents of the index register 5 (see Figure 1-5).

= Y'FFFF8000' + Y'0000000E'

= Y'FFFF800E'

1.8.10 Register and Immediate Storage Two (RI2) Format



This is a 48-bit instruction format. Bits 0:7 contain the operation code; bits 8:11 contain the R1 specification; bits 12:15 contain the X2 specification; and bits 16:47 contain the 32-bit immediate value, I2.

The first operand is contained in the register specified by R1. The second operand is obtained by adding the contents of the index register, specified by X2, and the 32-bit immediate value contained in the I2 field. For example:


<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
---------------------	--------------	---------------------------

F8A0 0000 8000	RI2.EX1	LI R10,X'8000'
----------------	---------	----------------

Diagram showing the breakdown of the machine code F8A0 0000 8000:

- 32-bit immediate field (bits 16-47)
- No index register specified (bits 12-15)
- First operand (bits 8-11)
- Load Immediate (LI) instruction op-code (bits 0-7)

The second operand is calculated as follows:



Second Operand

= contents of I2 field

= Y'00008000'

<u>Machine Code</u>	<u>Label</u>	<u>Assembler Notation</u>
F8BA 0001 7FFE	RI2.EX2	LI R11,Y'17FFE' (R10)


32-bit immediate field

Specifies index register 10

First operand

Load Immediate (LI) instruction op-code

The second operand is calculated as follows:



Second Operand

= contents of I2 field + contents of index register 10 (see Figure 1-5).

= Y'00017FFE' + Y'00008000'

= Y'0001FFEE'


1.8.11 Register and Indexed Storage/Register and Indexed Storage (RXXR) Format (See Figure 1-6)

The RXXR format resembles a pair of adjacent RX format instructions, but represents only one instruction. Each member of the instruction pair may be any one of the standard RX formats. For example, the first member might be RX1 and the second member might be RX3, resulting in a 10 byte instruction. The particular RX format chosen by the assembler for one member is independent of that chosen for the other; thus, the instruction can require 8, 10, or 12 bytes.

OP contains the operation code that defines the RXXR instruction class. The actual operation to be performed is defined by the OPMOD field.

The L1 field specifies the length of the first operand string. If bit 0 of OPMOD is set, L1 is the length with a maximum value of 15. If bit 0 of OPMOD is zero, the general register specified by L1 contains the length. The L2 field specifies the length of the second operand string. If bit 1 of OPMOD is set, this field contains the length with a maximum value of 15. If bit 1 of OPMOD is zero, the general register specified by L2 contains the length.

The effective address calculated for the first member is the address of the left-most (lowest - address) byte of the first operand string. The effective address calculated for the second member is the address of the left-most byte of the second operand string.



In this example both members of the RXXR instruction use the RX1 format. No indexing is specified for either member so the first operand address is X'1000', and the second operand address is X'0FF0'.

579





Figure 1-6 RXXR Formats

Machine CodeLabelAssembler Notation

In this example, both members of the RXX instruction use the RX3 format. Double indexing is specified for the first member and no indexing is specified for the second member. The first operand address is X'1FFE4' plus the contents of index registers 6 and 5. The second operand address is X'28000'. The length of each of the first operand is ten bytes and the second operand is six bytes.

CHAPTER 2 SYSTEM CONTROL

2.1 INTRODUCTION

Operator control is provided by the system control panel and the System Terminal, a microcode-supported device interfaced to the system by an asynchronous line controller. The system terminal may be used as the operating system's console device, and may be a visual display unit or a printing terminal. The asynchronous interface must be strapped as device numbers X'10' and X'11'.

2.2 CONFIGURATION

The system control panel, shown in Figure 2-1, controls power to the system, and Initial Program Loading (IPL). It also provides controls for system initialization, processor halt/run, and single step. Light Emitting Diodes (LEDs) on the system console indicate current system state.

580




Figure 2-1 System Control Panel

Keyboard commands through the System Terminal allow the operator to examine and modify processor registers and main memory locations and then begin program execution. (Refer to Figure 2-2.) Hexadecimal characters and a number of special characters are recognized by the System Terminal support microcode. The characters accepted and their meanings are shown in Table 2-1. No other characters are accepted and cause a question mark (?) to be written to the System Terminal. When not in use for operator control, the System Terminal is available to a running program for use as an I/O device. See Appendix F for a flowchart of the console service routine.

TABLE 2-1 SYSTEM TERMINAL SUPPORT COMMAND SUMMARY

581

KEY COMMAND SEQUENCE	MEANING	SYSTEM TERMINAL DISPLAY
@ n n n n n CR	Select memory address and display halfword contents	≤ @nnnnn nnnnn YYYY ≤
R n CR	Select general register and display contents	≤ Rn YYYYYYYY ≤
F n CR	Select single-precision floating-point register and display contents	≤ Fn YYYYYYYY ≤
D n CR	Select double-precision floating-point register and display contents	≤ Dn YYYYYYYY YYYYYYYY ≤
P CR	Select program status word and display contents	≤ P YYYYYY YYYYYY ≤
+	Increment memory location counter to display next sequential halfword	≤ + nnnnnn YYYY ≤
-	Decrement memory location counter to display previous halfword	≤ - nnnnnn YYYY ≤
= Y Y Y Y CR	Replace contents of currently selected memory location or register with new data	≤ =YYYY for memory ≤ ≤ =YYYYYYYY for register ≤
<	Begin program execution at current memory location	≤ <
#	Delete Command	≤ @10# ≤

Notes:

1. Characters in boxes indicate operational key strokes required for commands.
2. Character symbol of lower case "n" used to indicate hexadecimal address of memory or register.
3. Character symbol of upper case "Y" used to indicate hexadecimal contents of memory or register.
4. Underlined characters are those output from the system. Characters not underlined are those typed by the operator.
5. A back arrow, or underline (X'5F'), or a back space (X'08') character may be used to delete the previously input hexadecimal character.
6. Space characters may be entered as desired. They are ignored by the processor.

582




Figure 2-2 Model 550 Keyboard Layout

2.3 SYSTEM CONTROL PANEL SWITCHES AND INDICATORS

2.3.1 Key Operated Security Lock

This is a three-position, STANDBY-ON-LOCK key-operated switch that controls primary power to the system. It can also disable (LOCK) the initialize and console switches, thereby preventing any accidental manual input to the system. The power indicator lamp (POWER) is on when the security lock is in the ON or LOCK position.

2.3.2 Control Switches

All the control switches, with the exception of the Initial Program Load (IPL) switch, are enabled only when the key-operated security lock is in the ON position, and primary AC power is applied.

HALT/RUN

HALT/RUN



This momentary contact switch causes program execution to be halted if the system was running or resumed if the system was halted. When halted, control is given to the System Terminal support routine through which the memory or registers can be examined or modified and program execution restarted. If the processor was already in the System Terminal support routine, program execution is started. This switch is disabled if the security lock is in the LOCK position.

SINGLE STEP

SINGLE



When in the up position, control is automatically given to the System Terminal support routine at the conclusion of each user level instruction. The program status word is displayed, including the address of the next sequential instruction (location counter). Execution of the next instruction is caused by pressing the HALT/RUN switch or by typing a less than (<) character on the System Terminal. To resume normal run mode execution, return the SINGLE STEP switch to the down position and begin execution by pressing the HALT/RUN switch or by typing the less than (<) character on the System Terminal. The SINGLE STEP switch is disabled when the security lock is in the LOCK position. Attempts to single step through instructions that do I/O to the System Terminal do not produce meaningful results.

IPL

ENABLE




This switch is not disabled by the security lock. When in the ENABLE position, an Initial Program Load (IPL) from the Loader Storage Unit (LSU) is performed after any of the following steps:

1. turning the security lock from the STANDBY to ON position
2. depression of the Initialize (INIT) switch
3. return of AC power to the system

DISABLE

INITIALIZE

INIT



This momentary contact initialize switch causes the system to be initialized. The initialization sequence clears all device controllers on the I/O bus and resets certain functions in the processor. The fault lamp (FAULT) comes on when the switch is depressed and is extinguished with the completion of the initialization sequence.

2.4 OPERATING INSTRUCTIONS

2.4.1 Power Up

To prevent Initial Program Load (IPL) on power-up, place the IPL switch in the DISABLE position. To power up the system, turn the key-operated security lock clockwise from the STANDBY to the ON position. The power lamp (POWER) lights, and power is provided to the system. The fault lamp (FAULT) on the system control panel also lights, and the microdiagnostic routine is entered. This routine exercises internal data paths and registers. If main memory power has fallen out of regulation since the system was last running, locations X'000000' to X'03FFFF' are initialized. The diagnostic routine tests the lowest 256k bytes of memory before extinguishing the FAULT lamp. This diagnostic is limited in scope, serving only to indicate a go/no go condition. If an error is detected in any portion of the microdiagnostic, the microcode loops indefinitely, and the FAULT lamp remains on. If no errors are detected, the FAULT lamp is turned off.

2.4.2 Entering Console Service

If power was lost while the microcode was in the console service routine, control is returned to the console when the power-up sequence is complete, provided that IPL is not enabled. If the system was executing a program when power was lost, execution resumes when power returns, provided that IPL is not enabled. To enter console service in this case, depress the HALT/RUN switch.

2.4.3 Initial Program Load

To perform Initial Program Load (IPL), place the IPL switch in the ENABLE position; then initialize the system by depressing the INIT switch momentarily. A power down/power up sequence is emulated, and diagnostics are performed. At the successful completion of the microdiagnostic sequence, an IPL from the LSU is performed. Control is transferred to the newly-loaded program.

2.5 SYSTEM TERMINAL COMMANDS

When the System Terminal support routine is entered from power up or initialize, a carriage return and line feed sequence are output. The current value of the PSW status and location counter are output, followed by another carriage return and line feed sequence. Finally, the less than (<) operator prompt character is output to indicate that the system is ready to receive operator commands. If memory power was lost, the location counter is set to X'000FFFFE', and the PSW is set to X'00008000'. In this case, the first 256k bytes of memory are written during power-up to establish the error correcting code bits.

Space characters may be used as desired in any of the described system terminal commands. Spaces are ignored by the console routine.

2.5.1 Select an Address and Examine "@"

The "commercial at" sign (@) places the console routine in the address mode. This character may be followed by up to five hexadecimal digits of address. Leading zeros are not required. If more than five digits are input, only the least significant five are used. A carriage return is used to signal the end of the address; then the address input is copied into the location counter. A carriage return and line feed sequence are output, followed by the new value of the location counter and the halfword contents of that location. Note that the data fetch is subject to memory relocation if enabled by the current PSW. After this display, a carriage return and line feed sequence are output, followed by a new operator prompt.

If an invalid character is input by the operator, the system responds by outputting a question mark (?), a carriage return, line feed, and an operator prompt.

2.5.2 Increment and Examine Next Location "+"

After examining a memory location, the plus character (+) can be used to advance the location counter by two. No other operator input is required. A carriage return and line feed are output, followed by the new location counter value and the halfword contents of that location. This memory access is subject to the relocation defined by the current PSW. After outputting another carriage return and line feed, the operator prompt character is output. This procedure may be repeated to examine sequential memory locations.

2.5.3 Decrement and Examine Prior Location "--"

After examining a memory location, the minus character (-) can be used to decrement the location counter by two. No other operation is required. A carriage return and line feed are output followed by the new location counter value and the halfword contents of that location. This memory access is subject to the relocation defined by the current PSW. After outputting another carriage return and line feed the operation prompt character is output. This procedure may be repeated to examine sequential memory locations.

2.5.4 Modify Current Location "="

After examining a memory location, the equal sign (=) can be used to put the System Terminal support routine in the memory write mode. This character may be followed by up to four hexadecimal digits of data to be written. Leading zeros are not required. If more than four digits are input, only the least significant four are used. A carriage return is used to signal the end of the data. At that time, the accumulated data is written into the memory location currently addressed by the location counter. This memory write is subject to the relocation defined by the current PSW. The current location counter is incremented by two and a carriage return, line feed, and operator prompt are output. This procedure may be repeated to modify sequential memory locations.

2.5.5 Examine General Register "R"

The character (R) causes the console routine to interpret subsequent hexadecimal input as the number of a general register (in the set selected by the current PSW) to be displayed. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. The fullword contents of that register are output followed by a carriage return, line feed, and operator prompt. Plus and minus commands are invalid for general registers.

2.5.6 Modify General Register "="

Immediately after examining a general register, the equal sign (=) can be used to change the contents of the currently selected register. The equal sign can be followed by up to eight hexadecimal digits of data. Leading zeros are not required. If more than eight digits are input, only the least significant eight are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the currently selected general register. A carriage return, line feed, and operator prompt are then output.

2.5.7 Examine Single-Precision Floating-Point Register "F"

The character (F) causes the console routine to interpret subsequent hexadecimal input as the number of a single-precision floating-point register to be displayed. If the processor does not have single-precision floating point, this command character causes a question mark sequence to be output. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. If necessary, this number is rounded to the next lowest even number. The fullword contents of that register are output followed by a carriage return, line feed, and operator prompt. Plus and minus commands are invalid for floating-point registers.

2.5.8 Modify Single-Precision Floating-Point Register "="

Immediately after examining a single-precision floating-point register, that register is available for modification. Type an equal sign (=) followed by up to eight hexadecimal digits of data. Leading zeros are not required. If more than eight digits are input, only the least significant eight are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the currently selected single-precision floating-point register. This data is not tested for normalization; therefore an unnormalized floating-point number can be manually placed in the register. The system outputs a carriage return, line feed, and operator prompt.

2.5.9 Examine Double-Precision Floating-Point Register "D"

The character (D) causes the console routine to interpret subsequent hexadecimal input as the number of a double-precision floating-point register to be displayed. If the processor does not have double-precision floating point, this command character causes a question mark sequence to be output. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. If necessary, this number is rounded to the next lowest even number. The doubleword contents of that register are output, followed by a carriage return, line feed, and operator prompt. Plus and minus commands are invalid for floating-point registers.

2.5.10 Modify Double-Precision Floating-Point Register "="

Immediately after examining a double-precision floating-point register, that register is available for modification. Type an equal sign (=) followed by up to 16 hexadecimal digits. Leading zeros are not required. If more than 16 digits are input, only the last 16 digits are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the currently selected double-precision register. The data is not tested for normalization; therefore, an unnormalized floating-point number could be manually placed in a double-precision register. The system outputs a carriage return, line feed, and operator prompt.

2.5.11 Examine Program Status Word "P"

The character (P) puts the console routine into the PSW display mode. A carriage return is required to complete this command input. Upon receipt of the carriage return, the contents of the PSW are output followed by a carriage return, line feed, and operator prompt. The plus and minus commands are invalid for the PSW.

2.5.12 Modify Program Status Word "="

Immediately after examining the PSW, the equal sign (=) can be used to change the contents of the PSW status field. The equal sign can be followed by up to six hexadecimal digits of data. Leading zeros are not required. If more than six digits are input, only the least significant six are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the PSW, which is then displayed. A carriage return, line feed, and operator prompt are then output.

2.6 MEMORY INITIALIZATION

The following example shows how to set up dedicated low memory for loading the 32-bit relocating loader from magnetic tape.

583

< @ 3 0 CR	Select address '30'
<u>000030 0000</u>	Location '30' already = '0000'
< +	Advance to address '32'
<u>000032 8000</u>	Location '32' already = '8000'
< +	Advance to address '34'
<u>000034 0000</u>	Location '34' already = '0000'
< +	Advance to address '36'
<u>000036 1536</u>	Location '36' contains '1536'
< = 5 0 CR	Change contents of '36' to '0050'
<u>000038 0000</u>	Location '38' contains '0000'
< @ 5 0 CR	Select address '50'
<u>000050 D500</u>	Location '50' already = 'D500', the auto-load instruction
< +	Advance to address '52'
<u>000052 00CF</u>	Location '52' already = '00CF', the usual ending address
< +	Advance to address '54'
<u>000054 4300</u>	Location '54' already = '4300', a branch instruction
< +	Advance to address '56'
<u>000056 0080</u>	Location '56' already = '0080', the usual branch address
< @ 7 8 CR	Select address '78'
<u>000078 C186</u>	Location '78' contains 'C186'

≤ [=] [8] [5] [A] [1] [cr]

Change '78' to '85A1', the device number and command byte for magnetic tape

00007A 0000

Location '7A' contains '0000'

≤ [@] [3] [0] [cr]

Select starting address '30'

000030 0000

≤ [<]

Start program execution

After loading, the relocating loader places the processor in the wait state. The wait lamp on the console is on. Depress the HALT/RUN switch to regain control at the System Terminal. The terminal response, for example is:

```
008000 03FB00
<
```

which shows the PSW and the LOC pointing at the loader start address of '3FB00'. Type the less than (<) character to begin execution of the relocating loader.

2.7 PROGRAMMING INSTRUCTIONS

The System Control Terminal (SCT) uses either a 2-line asynchronous communication multiplexor or an 8-line asynchronous mux interface. Since the microprogram of the processor must communicate with the SCT, the device address is fixed at X'010' and X'011'. The interface must be strapped for full duplex operation, 7 data bits, 2 stop bits, and even parity. Refer to the appropriate instruction manual for complete programming information.

The microprogram programs the SCT for highest clock rate, two stop bits per character, seven data bits, and even parity. Echoplex is

CHAPTER 3
LOGICAL OPERATIONS

3.1 INTRODUCTION

The set of logical instructions provides a means for the manipulation of binary data. Many of the instructions grouped with the logical set may also be used in arithmetic and other operations. These instructions include loads, stores, compares, shifts, list processing, translation, and cyclic redundancy checks.

3.2 DATA FORMATS

Logical data may be organized as bytes, halfwords, fullwords, or bit arrays of up to 2^{32} bits as shown in Figure 3-1.

585




Figure 3-1 Logical Data

3.3 OPERATIONS

In logical operations between the contents of a general register and a halfword operand, the halfword operand is expanded to a fullword before the operation starts. The halfword is expanded by propagating the most significant bits through bits 0:15 of the fullword. For example, the halfword 'A000' is expanded to 'FFFA000' before participating in the operation.

3.3.1 Boolean Operations

The Boolean operators AND, OR, and Exclusive OR (XOR) operate on halfword and fullword quantities. All bits in both operands participate individually. The Boolean functions are defined as follows:

```

0 AND 0 = 0
0 AND 1 = 0      (logical product)
1 AND 0 = 0
1 AND 1 = 1

0 OR 0 = 0
0 OR 1 = 1      (logical sum)
1 OR 0 = 1
1 OR 1 = 1

0 XOR 0 = 0
0 XOR 1 = 1      (logical difference)
1 XOR 0 = 1
1 XOR 1 = 0
    
```

3.3.2 Translation

The translate instruction is used to translate a character directly, or to effect an unconditional branch to a special translate subroutine. Associated with the translate instruction is a translation table. The entries in the table are halfwords as shown in Figure 3-2.




Figure 3-2 Translation Table Entry

The character to be translated is a byte of logical data. This unsigned quantity is doubled and used as an index into the translation table. If the corresponding table entry has a one in bit position zero, then bits 8:15 contain the character to be substituted for the data character. If there is a zero in bit position zero, bits 1:15 contain the address, divided by two, of the translation routine. When the translate instruction results in a branch, this value is doubled to produce the address of the routine. Because this result is a 16-bit address, the software routine must be located in the first 64kb of the program address space. The program may reside anywhere in memory if it is relocated by the Memory Access Controller (MAC). The translation table may contain up to 256 entries. However, if the data characters are always less than eight bits, fewer entries are required.

3.3.3 List Processing

The list processing instructions manipulate a circular list as defined in Figure 3-3.




Figure 3-3 Circular List Definition

The first four halfwords, called the list header, contain the list parameters. Immediately following the header is the list itself. The first fullword in the list is designated Slot 0. The remaining slots are designated 1, 2, 3, etc., up to a maximum slot number which is equal to the number in the list minus one. An absolute maximum of 65,535 fullword slots may be specified. (Slots are designated 0 through X'FFFE'.)

The first halfword of the header indicates the number of slots (fullwords) in the entire list. The second halfword indicates the current number of slots being used. When this halfword equals zero, the list is empty. When this halfword equals the number of slots in the list, the list is full. Once initialized, this halfword is maintained automatically. It is incremented when elements are added to the list and decremented when elements are removed.

The third and fourth halfwords of the list header specify the current top of the list and the next bottom of the list, respectively. These pointers are also updated automatically. See Figure 3-4.

588




Figure 3-4 Circular List

3.4 LOGICAL INSTRUCTION FORMATS

The logical instructions use the Register-to-Register (RR), the Short Form (SF), the Register and Indexed Storage (RX), and the Register and Immediate Storage (RI) instruction formats.

3.5 LOGICAL INSTRUCTIONS

The instructions described in this section are:

L	Load
LR	load Register
LI	load Immediate
LIS	Load Immediate Short
LCS	Load Complement Short
LH	Load Halfword
LHI	Load Halfword Immediate
LA	Load Address
LRA	Load Real Address
LHL	Load Halfword Logical
LM	Load Multiple
LB	Load Byte
LBR	load Byte Register
EXHR	Exchange Halfword Register
EXBR	Exchange Byte Register
ST	Store
STH	Store Halfword
STM	Store Multiple
STB	Store Byte
STBR	Store Byte Register
CL	Compare Logical
CLR	Compare Logical Register
CLI	Compare Logical Immediate
CLH	Compare Logical Halfword
CLHI	Compare Logical Halfword Immediate
CLB	Compare Logical Byte
N	AND
NR	AND Register
NI	AND Immediate
NH	AND Halfword
NHI	AND Halfword Immediate
C	CP
OR	OR Register
OI	OR Immediate
OH	OR Halfword
OHI	OR Halfword Immediate
X	Exclusive OR
XR	Exclusive OR Register
XI	Exclusive OR Immediate
XH	Exclusive OR Halfword
XHI	Exclusive OR Halfword Immediate
TI	Test Immediate
THI	Test Halfword Immediate

SLL	Shift Left Logical
SLLS	Shift Left Logical Short
SRL	Shift Right Logical
SRLS	Shift Right Logical Short
SLHL	Shift Left Halfword Logical
SLHLS	Shift Left Halfword Logical Short
SRHL	Shift Right Halfword Logical
SRHLS	Shift Right Halfword Logical Short
RL	Rotate Left Logical
RRL	Rotate Right Logical
TS	Test and Set
TBT	Test Bit
SBT	Set Bit
CBT	Complement Bit
RBT	Reset Bit
CRC12	Cyclic Redundancy Check Modulo 12
CRC16	Cyclic Redundancy Check Modulo 16
TLATE	Translate
ATL	Add to Top of List
ABL	Add to Bottom of List
RTL	Remove from Top of List
RBL	Remove from Bottom of List

3.5.1 Load

Load (L)
Load Register (LR)
Load Immediate (LI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
L R1,D2(X2)	58	RX1,RX2
L R1,A2(FX2,SX2)	58	RX3
LR R1,R2	08	RR
LI R1,I2(X2)	F8	RI2

Operation

The second operand replaces the contents of the register specified in R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Value is zero
Value is not zero
Value is not zero

Programming Notes

When the load instructions operate on fixed point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) value.

In the RR format, if R1 equals R2, the Load instruction functions as a test on the contents of the register.

In the RX formats, the second operand must be located on a fullword boundary.

3.5.2 Load Immediate Short

Load Immediate Short (LIS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LIS R1,N	24	SF

Operation

The 4-bit second operand is expanded to a 32-bit fullword with high order 28 bits forced to zero. This fullword replaces the contents of the register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	0

Value is zero
Value is not zero

Programming Note

When this instruction operates on fixed point data, the condition code indicates zero (no flags), or positive (G flag) value.

Example: LIS

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LIS REG4,15	244F	LOAD 15 INTO REG4

Result of LIS Instruction

(REG4) = 0000000F
Condition Code=0010 (G=2)

3.5.3 Load Complement Short

Load Complement Short (LCS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LCS R1,N	25	SF

Operation

The 4-bit second operand is expanded to a 32-bit fullword with high order bits forced to zero. The two's complement value of this fullword then replaces the contents of the register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1

Value is zero
Value is not zero

Programming Note

When this instruction operates on fixed point data, the condition code indicates zero (no flags), or negative (L flag) value.

Example: LCS

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LCS REG8,7	2587	LOAD -7 INTO REG8

Result of LCS Instruction

(REG8) = FFFF FFF9
Condition Code=0001 (L=1)

3.5.4 Load Halfword

Load Halfword (LH)

Load Halfword Immediate (LHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LH R1,I2(X2)	48	RX1,RX2
LH R1,A2(FX2,SX2)	48	RX3
LHI R1,I2(X2)	C8	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. This fullword replaces the contents of the register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Value is zero
Value is not zero
Value is not zero

Programming Notes

When the Load Halfword instructions operate on fixed point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) value.

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

3.5.5 Load Address (LA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LA R1,D2(X2)	E6	RX1,RX2
LA R1,A2(FX2,SX2)	E6	RX3

Operation

The effective address of the second operand (24 bits) replaces bits 8:31 of the register specified by R1. Bits 0:7 of the register specified by R1 are forced to zero.

Condition Code

Unchanged

Programming Note

The length of the address quantity depends on the internal structure of the particular machine; thus, in this processor, with a maximum address length of 20 bits, the calculated address replaces bits 12:31 of the register specified by R1, and bits 0:11 are forced to zero. In a processor with maximum address length of 24 bits, the calculated address replaces bits 8:31 of the register specified by R1, and bits 0:7 are replaced by zero.

3.5.6 Load Real Address (LRA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LRA R1,D2(X2)	63	RX1,RX2
LRA R1,A2(FX2,SX2)	63	RX3

Operation

This instruction simulates the operation of a memory access controller. The register specified by R1 contains a program address (not relocated). The second operand address points to a relocation/protection module parameter block.

The address contained in the register specified by R1 is relocated, using the appropriate parameters. The relocated address replaces the contents of the register specified by R1.

Condition Code

C	V	G	I	
1	0	0	0	Not mapped (Limit violation)
0	1	0	0	Not present
0	0	1	0	Not writable
0	0	0	1	Not executable
0	0	0	0	No restrictions

The condition code is determined on priority basis with Not Mapped having highest priority, Not Present second, Not Writable third, and Not Executable having lowest priority.

Programming Notes

If the address is not mapped or not present, the register specified by R1 is unchanged.

The second operand location must be located on a fullword boundary.

Example: LRA

This example performs an address translation in the same manner as the MAC.

For this example, Register 1 contains X'54341'. MACREG is the starting address of a copy of the MAC Registers. The fifth fullword entry located at MACREG+X'14' contains X'0FF24170'.

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LRA REG1,MACREG	6310 3100	The first digit of the 20-bit program address (5) is used to index into MACREG

Result of LRA Instruction

(REG1) = 28441 (24100 + 04341)
MACREG Unchanged
Condition Code = 0010 (not writable)

3.5.7 Load Halfword Logical (LHL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LHL R1,D2(X2)	73	RX1,RX2
LHL R1,A2(FX2,SX2)	73	RX3

Operation

The halfword second operand replaces bits 16:31 of the register specified by R1. Bits 0:15 of the register specified by R1 are replaced by zero.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	0

Value is zero
Value is not zero

Programming Note

The second operand must be located on a halfword boundary.

3.5.8 Load Multiple (LM)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LM R1,D2(X2)	D1	RX1,RX2
LM R1,A2(FX2,SX2)	D1	RX3

Operation

Successive registers, starting with the register specified by R1, are loaded from successive memory locations, starting with the location specified as the effective address of the second operand. Each register is loaded with a fullword from memory. The process stops when Register 15 has been loaded.

Condition Code

Unchanged

Programming Notes

The second operand must be located on a fullword boundary.

The second operand address is formed before any registers are loaded; therefore, X2, FX2, and SX2 can be among the registers loaded.

In the event of a machine malfunction due to a non-correctable memory error, or to a MAC Fault, the effective address calculated at the beginning of the instruction is available should a retry be desired. For details, refer to Chapter 10 and Chapter 12.

3.5.9 Load Byte

Load Byte (LB)

Load Byte Register (LBR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LB R1,D2(X2)	D3	RX1,RX2
LB R1,A2(FX2,SX2)	D3	RX3
LBR R1,R2	93	RR

Operation

The 8-bit second operand replaces the least significant bits (bits 24:31) of the register specified by R1. Bits 0:23 of the register are forced to zero.

Condition Code

Unchanged

Programming Note

In the Load Byte Register instruction, the second operand is taken from the least significant eight bits (bits 24:31) of the register specified by R2.

3.5.10 Exchange Halfword Register (EXHR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
EXHR R1,R2	34	RR

Operation

Bits 0:15 of the register specified by R2 replace bits 16:31 of the register specified by R1. Bits 16:31 of the register specified by R2 replace bits 0:15 of the register specified by R1.

Condition Code

Unchanged

Programming Note

If R1 equals R2, the two halfwords contained within the register are exchanged. If R1 does not equal R2, the contents of R2 are unchanged.

Example: EXHR

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LI REG5, Y'0ABCDEF9'	F850 0ABC DEF9	(REG5) = 0ABCDEF9
LI REG7, Y'12345678'	F870 1234 5678	(REG7) = 12345678
EXHR REG5,REG7	3457	

Result of EXHR Instruction

(REG5) = 56781234

(REG7) = 12345678

Condition Code Unchanged

3.5.11 Exchange Byte Register (EXBR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
EXBR R1,R2	94	RR

Operation

The two 8-bit bytes contained in bits 16:31 of the register specified by R2 are exchanged and loaded into bits 16:31 of the register specified by R1. Bits 0:15 of the register specified by R1 are unchanged. The register specified by R2 is unchanged.

Condition Code

Unchanged

Programming Note

R1 and R2 may specify the same register. In this case, the two bytes in bits 16:31 of the register specified by R2 are exchanged.

Example: EXBR

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LI REG7, X'5A6B3C4D'	F870 5A6B 3C4D	(REG7) = 5A6B3C4D
LI REG3, Y'98761234'	F830 9876 1234	(REG3) = 98761234
EXBR REG7,REG3	9473	

Result of EXBR Instruction

(REG7) = 5A6B3412

(REG3) = 98761234

Condition Code Unchanged

3.5.12 Store (ST)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
ST R1,D2(X2)	50	RX1,RX2
ST R1,A2(FX2,SX2)	50	RX3

Operation

The 32-bit contents of the register specified by R1 replace the contents of the fullword memory location specified by the effective address of the second operand.

Condition Code

Unchanged

Programming Note

The second operand location must be on a fullword boundary.

3.5.13 Store Halfword (STH)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STH R1,D2(X2)	40	RX1,RX2
STH R1,A2(FX2,SX2)	40	RX3

Operation

Bits 16:31 of the register specified by R1 replace the contents of the halfword memory location specified by the effective address of the second operand.

Condition Code

Unchanged

Programming Note

The second operand location must be on a halfword boundary.

3.5.14 Store Multiple (STM)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STM R1,D2(X2)	D0	RX1,RX2
STM R1,A2(FX2,SX2)	D0	RX3

Operation

The fullword contents of registers, starting with the register specified by R1, replace the contents of successive fullword memory locations, starting with the location specified by the effective address of the second operand. The process stops when register 15 has been stored.

Condition Code

Unchanged

Programming Note

The second operand location must be on a fullword boundary.

3.5.15 Store Byte

Store Byte (STB)

Store Byte Register (STBR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STB R1,D2(X2)	D2	RX1,RX2
STB R1,A2(FX2,SX2)	D2	RX3
STBR R1,R2	92	RR

Operation

The least significant eight bits (bits 24:31) of the register specified by R1 are stored in the byte second operand location.

Condition Code

Unchanged

Programming Note

In the Store Byte Register instruction, the 8-bit quantity is stored in bits 24:31 of the register specified by R2. Bits 0:23 of the register are unchanged.

Example: STBR

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LI REG4, Y'13577531'	F840 1357 7531	(REG4) = 13577531
LI REG3, Y'24688642'	F830 2468 8642	(REG3) = 24688642
.		
.		
.		
STBR REG4,REG3	9243	

Result of STBR Instruction

(REG4) = 13577531

(REG3) = 24688631

Condition Code Unchanged

3.5.16 Compare

Compare Logical (CL)
Compare Logical Register (CLR)
Compare Logical Immediate (CLI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CL R1,D2(X2)	55	RX1,RX2
CL R1,A2(FX2,SX2)	55	RX3
CLR R1,R2	05	RR
CLI R1,I2(X2)	F5	RI2

Operation

The first operand, the contents of the register specified by R1, is compared logically to the second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	L
0	X	0	0
1	X	0	1
1	X	1	C
0	X	0	1
0	X	1	0

First operand equal to second
First operand less than second
First operand less than second
First operand greater than second
First operand greater than second

Programming Notes

In the RX formats, the second operand must be located on a fullword boundary.

The state of the V flag is undefined.

If the second operand is zero, the C flag cannot set.

It is meaningful to check the following condition code mask (M1) after a logical comparison:

Mask	True/False*	Inference
3	False	First operand equal to second
3	True	First operand not equal to second
8	False	First operand greater than or equal to second
8	True	First operand less than second

*Refer to Chapter 4 for True/False concept in branch instructions.

3.5.17 Compare Logical Halfword

Compare Logical Halfword (CLH)

Compare Logical Halfword Immediate (CLHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CLH R1,D2(X2)	45	RX1,RX2
CLH R1,A2(FX2,SX2)	45	RX3
CLHI R1,I2(X2)	C5	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The first operand, the contents of the register specified by R1, is compared to this fullword. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	I
0	X	0	C
1	X	0	1
1	X	1	C
0	X	0	1
0	X	1	0

First operand equal to second
First operand less than second
First operand less than second
First operand greater than second
First operand greater than second

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

The state of the V flag is undefined.

If the second operand is zero, the C flag cannot set.

It is meaningful to check the following condition code mask (M1) after a logical comparison:

Mask	True/False*	Inference
3	False	First operand equal to second
3	True	First operand not equal to second
8	False	First operand greater than or equal to second
8	True	First operand less than second

*Refer to Chapter 4 for True/False concept in branch instructions.

3.5.18 Compare Logical Byte (CLB)

Assembler Notation	Op-Code	Format
CLB R1,D2(X2)	D4	RX1,RX2
CLB R1,A2(FX2,SX2)	D4	RX3

Operation

The byte quantity, contained in bits 24:31 of the register specified by R1, is compared with the 8-bit second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	I
0	X	0	0
1	X	0	1
0	X	1	C

First operand equal to second
 First operand less than second
 First operand greater than second

Programming Notes

Both operands are treated as unsigned quantities.

If the second operand is zero, the C flag cannot set.

It is meaningful to check the following condition code mask (M1) after a logical comparison:

Mask	True/False*	Inference
2	False	First operand not greater than second
2	True	First operand greater than second operand
3	False	First operand equal to second
3	True	First operand not equal to second
8	False	First operand greater than or equal to second
8	True	First operand less than second

*Refer to Chapter 4 for True/False concept in branch instructions.

3.5.19 AND

AND (N)
AND Register (NR)
AND Immediate (NI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
N R1,D2(X2)	54	RX1,RX2
N R1,A2(FX2,SX2)	54	RX3
NR R1,R2	04	RR
NI R1,I2(X2)	F4	RI2

Operation

The logical product of the 32-bit second operand and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical product is formed on a bit-by-bit basis.

Condition Code

C	V	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is not zero
0	0	1	0	Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a fullword boundary.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.20 AND Halfword

AND Halfword (NH)

AND Halfword Immediate (NHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
NH R1,D2(X2)	44	RX1,RX2
NH R1,A2(FX2,SX2)	44	RX3
NHI R1,I2(X2)	C4	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical product of this 32-bit quantity and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical product is formed on a bit-by-bit basis.

Condition Code

C	V	G	I	
0	0	0	0	Result is zero
0	0	0	1	Result is not zero
0	0	1	0	Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.21 OR

OR (O)
OR Register (OR)
OR Immediate (OI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
O R1,D2(X2)	56	RX1,RX2
O R1,A2(FX2,SX2)	56	RX3
OR R1,R2	06	RR
OI R1,I2(X2)	F6	RI2

Operation

The logical sum of the 32-bit second operand and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical sum is formed on a bit-by-bit basis.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a fullword boundary.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.22 OR Halfword

OR Halfword (OH)
OR Halfword Immediate (OHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
OH R1,D2(X2)	46	RX1,RX2
OH R1,A2(FX2,SX2)	46	RX3
OHI R1,I2(X2)	C6	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical sum of this 32-bit quantity and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical sum is formed on a bit-by-bit basis.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.23 Exclusive OR

Exclusive OR (X)
Exclusive OR Register (XR)
Exclusive OR Immediate (XI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
X R1,D2(X2)	57	RX1,RX2
X R1,A2(FX2,SX2)	57	RX3
XR R1,R2	07	RR
XI R1,I2(X2)	F7	RI2

Operation

The logical difference of the 32-bit second operand and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical difference is formed on a bit-by-bit basis.

Condition Code

C	V	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is not zero
0	0	1	0	Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a fullword boundary.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.24 Exclusive OR Halfword

Exclusive OR Halfword (XH)

Exclusive OR Halfword Immediate (XHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
XH R1,D2(X2)	47	RX1,RX2
XH R1,A2(FX2, SX2)	47	RX3
XHI R1,I2(X2)	C7	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical difference of this 32-bit quantity and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical difference is formed on a bit-by-bit basis.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

3.5.25 Test Immediate (TI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
TI R1,I2(X2)	F3	RI2

Operation

Each bit of the second operand is logically ANDed with the corresponding bit in the register specified by R1. Neither operand is changed.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

This instruction works the same as the AND Immediate instruction (NI) except that the first operand is not changed.

Example: TI

This example tests if bit 16 of register 9 is set.

(REG9) = 7EFBC230

<u>Assembler Notation</u>	<u>Comments</u>
TI REG9, Y'00008000'	Test Bit 16
BNZ LABEL	Branch if bit is set

Result of TI Instruction

(REG9) Unchanged
Condition Code = 0010 (G=1)
The conditional branch is taken.

3.5.26 Test Halfword Immediate (THI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
THI R1,I2(X2)	C3	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. Each bit in this quantity is logically ANDed with the corresponding bit contained in the register specified by R1. Neither operand is changed.

Condition Code

C	V	G	I
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

This instruction works the same as the AND Halfword Immediate instruction (NHI) except that the first operand is not changed.

Example: THI

This example tests if any of bits 0:16 of register 9 is set.

(REG9) = 80800000

Assembler Notation

Comments

THI	REG9,X'8000'	Test bits 0:16
BNZ	LABEL	Branch if any set

Result of THI Instruction

(REG9) Unchanged
Condition Code = 0001 (L=1)
The conditional branch is taken.

3.5.27 Shift Left

Shift Left Logical (SLL)
Shift Left Logical Short (SLLS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SLL R1,I2(X2)	ED	RI1
SLLS R1,N	11	SF

Operation

The first operand, the contents of the register specified by R1, is shifted left the number of places specified by the second operand. Bits shifted out of position 0 are shifted through the carry flag of the condition code and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31.

Condition Code

C	V	G	I
X	0	0	0
X	0	0	1
X	0	1	0
1	0	X	X

Result is zero
Result is not zero
Result is not zero
Carry

Programming Notes

In the RI1 format, the shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

In the SF format, the maximum shift count is 15.

The state of the C flag indicates the state of the last bit shifted out of position 0.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register. The C flag is zero in this case.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

3.5.28 Shift Right

Shift Right Logical (SRL)
Shift Right Logical Short (SRLS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SRL R1,I2(X2)	EC	RI1
SRLS R1,N	10	SF

Operation

The first operand, the contents of the register specified by R1, is shifted right the number of places specified by the second operand. Bits shifted out of position 31 are shifted through the carry flag of the condition code and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 0.

Condition Code

C	V	G	I
X	0	0	0
X	0	0	1
X	0	1	0
1	0	X	X

Result is zero
Result is not zero
Result is not zero
Carry

Programming Notes

In the RI1 format, the shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

In the SF format, the maximum shift count is 15.

The state of the C flag indicates the state of the last bit shifted out of position 31.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register. The C flag is zero in this case.

3.5.29 Shift Left Halfword

Shift Left Halfword Logical (SLHL)
 Shift Left Halfword Logical Short (SLHLS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SLHL R1,I2(X2)	CD	RI1
SLHLS R1,N	91	SF

Operation

Bits 16:31 of the register specified by R1 are shifted left the number of places specified by the second operand. Bits shifted out of position 16 are shifted through the carry flag and lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31. Bits 0:15 of the first operand remain unchanged.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is not zero
X	0	1	0	Result is not zero
1	0	X	X	Carry

Programming Notes

The condition code setting is based on the halfword (bits 16:31) result.

In the RI1 format, the shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

In the SF format, the maximum shift count is 15.

The state of the C flag indicates the state of the last bit shifted out of position 16.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in bits 16:31 of the register. The C flag is zero in this case.

3.5.30 Shift Right Halfword

Shift Right Halfword Logical (SRHL)

Shift Right Halfword Logical Short (SRHLS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SRHL R1,I2(X2)	CC	RI1
SRHLS R1,N	90	SF

Operation

Bits 16:31 of the register specified by R1 are shifted right the number of places specified by the second operand. Bits shifted out of position 31 are shifted through the carry flag and lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 16. Bits 0:15 of the first operand remain unchanged.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is not zero
X	0	1	0	Result is not zero
1	0	X	X	Carry

Programming Notes

The condition code setting is based on the halfword (bits 16:31) result.

In the RI1 format, the shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

In the SF format, the maximum shift count is 15.

The state of the C flag indicates the state of the last bit shifted out of position 31.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the halfword value contained in bits 16:31 of the register. The C flag is zero in this case.

3.5.31 Rotate Left Logical (RLL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
RLL R1,I2(X2)	EB	RI1

Operation

The 32-bit first operand, contained in the register specified by R1, is shifted left, end around, the number of positions specified by the second operand. Bits shifted out of position 0 are shifted into position 31.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

The shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register specified by R1.

Example: RLL

1.	<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
	LI REG9,Y'56789ABC'	F890 56789ABC	(REG9)=56789ABC
	RLL REG9,X'0004'	EB90 0004	

Result of RLL Instruction

(REG9) = 6789ABC5
Condition Code = 0010 (G=1)

2.	<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
	LI REG9,Y'88880000'	F890 8888 0000	(REG9)=88880000
	RLL REG9,X'03'	EB90 0003	

Result of RLL Instruction

(REG9) = 44400004
Condition Code = 0010 (G=1)

3.5.32 Rotate Right Logical (RRL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
RRL R1,I2(X2)	EA	RI1

Operation

The 32-bit first operand, contained in the register specified by R1, is shifted right, end around, the number of positions specified by the second operand. Bits shifted out of position 31 are shifted into position 0.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is not zero
Result is not zero

Programming Notes

The shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

When the register specified by R1 contains fixed-point data, the L flag set indicates a negative result; the G flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register specified by R1.

Example: RRL

1.	<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
	LI REG4,Y'12345678'	F840 1234 5678	(REG4) = 12345678
	RRL REG4,X'04'	EA40 0004	

Result of RRL Instruction

(REG4) = 81234567
Condition Code = 0001 (L=1)

2.	<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
	LI REG4,Y'00001111'	F840 0000 1111	(REG4) = 00001111
	RRL REG4,X'01'	EA40 0001	

Result of RRL Operation

(REG4) = '800000888'
Condition Code = 0001 (L=1)

3.5.33 Test and Set (TS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
TS D2(X2)	E0	RX1,RX2
TS A2(FX2,SX2)	E0	RX3

Operation

The halfword operand is read from memory and, on the same cycle, written back with the most significant bit set. The other bits in the halfword are unchanged. On the read cycle, the most significant bit of the operand is tested. The condition code reflects the state of this bit at the time of the memory read.

Condition Code

C	V	G	I
X	X	X	0
X	X	X	1

Most significant bit is zero
Most significant bit is set

Programming Notes

The second operand must be located on a halfword boundary.

The TS instruction provides a mechanism for software synchronization and can be used in a single-processor environment as follows: Two or more user tasks running under an operating system share a halfword. This halfword is located in a memory area referred to as Task Common. Each task can access the halfword using the TS instruction. The synchronization sequence may be as follows:

TASK 1 Sets the most significant bit using the TS instruction.

TASK 2 Senses the most significant bit using the TS instruction, sees that it is set, performs the necessary software synchronization, and then zeros the most significant bit of the halfword.

The TS instruction can be used in a multi-processor system as follows: Two or more processors share a halfword. This halfword is located in a memory area referred to as Shared Memory. Each processor can access the halfword using the TS instruction. The synchronization sequence can be as explained for user tasks with the following slight difference. Whereas TASK 1 and TASK 2 cannot access the halfword at the same (real) time, two processors can. The access is granted according to the relative priority of the two processors.

The hardware ensures that no other accesses to the halfword are made during the execution of the TS instruction.

3.5.34 Test Bit (TBT)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
TBT R1,D2(X2)	74	RX1,RX2
TBT R1,A2(FX2,SX2)	74	RX3

Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0. The argument bit is located and tested. The test does not change the bit.

Condition Code

C	V	G	L
0	0	0	C
0	0	1	0

Tested bit is zero
Tested bit is one

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: TBT

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LIS REG8,3	2483	(REG8) = 3
TBT REG8,LABEL	7480 0BC4	LABEL = halfword in memory at location X'0BC4'. It contains X'B34A'.

Result of TBT Instruction

Memory Location X'BC4' unchanged
(REG8) unchanged

Condition Code = 0010 (G=1)...Bit 3 of location X'BC4' is set.

3.5.35 Set Bit (SBT)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SBT R1,D2(X2)	75	RX1,RX2
SBT R1,A2(FX2, SX2)	75	RX3

Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0. The argument bit is located and set to one.

Condition Code

C	V	G	I
0	0	0	0
0	0	1	0

Previous state of bit was zero
 Previous state of bit was one

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: SBT

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LIS REG5,8	2458	(REG5) = 8
SBT REG5,LABEL	7550 1520	LABEL Located at X'1520'. It contains X'2134'.

Result of SBT Instruction

Contents of LABEL = 21B4
 (REG5) unchanged
 Condition Code = 0000 (G=0)

3.5.36 Reset Bit (RBT)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Format</u>
RBT	R1,D2(X2)	76	RX1,RX2
RBT	R1,A2(FX2,SX2)	76	RX3

Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit zero. The argument bit is located and forced to zero (reset).

Condition Code

C	V	G	I
0	0	0	0
0	0	1	0

Previous state of bit was zero

Previous state of bit was one

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: RBT

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LIS REG2,3	2423	(REG2) = 3
RBT REG2,LABEL	7620 1A42	LABEL located at X'1A42' contains X'3143'.

Result of RBT Instruction

Contents of LABEL = 2143
 (REG2) unchanged
 Condition Code = 0010 (G=1)

3.5.37 Complement Bit (CBT)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CBT R1,D2(X2)	77	RX1,RX2
CBT R1,A2(FX2,SX2)	77	RX3

Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0. The argument bit is located and complemented.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	C

Previous state of bit was zero
 Previous state of bit was one

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: CBT

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LIS REG9,3	2493	(REG9) = 3
CBT REG9,LABEL	7790 0C4A	LABEL located at X'C4A'. It contains X'2813'.

Result of CBT Instruction

Contents of LABEL = 3813
 (REG9) unchanged
 Condition Code = 0000 (G=0)

3.5.38 Cyclic Redundancy Check

Cyclic Redundancy Check Modulo 12 (CRC12)

Cyclic Redundancy Check Modulo 16 (CRC16)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CRC12 R1,D2(X2)	5E	RX1,RX2
CRC12 R1,A2(FX2,SX2)	5E	RX3
CRC16 R1,D2(X2)	5F	RX1,RX2
CRC16 R1,A2(FX2,SX2)	5F	RX3

Operation

These instructions are used to generate either a 12-bit or a 16-bit Cyclic Redundancy Check (CRC) residual halfword. The register specified by R1 contains, in bits 24:31, the data character to be included in the CRC residual. The second operand is the accumulated (old) CRC residual. The polynomial used for the 12-bit CRC generation is:

$$x^{12} + x^{11} + x^3 + x^2 + x + 1$$

The polynomial used for the 16-bit CRC generation is:

$$x^{16} + x^{15} + x^2 + 1$$

The halfword second operand is replaced by the generated CRC residual.

Condition Code


Unchanged

Programming Notes

The register specified by R1 remains unchanged.

The second operand must be located on a halfword boundary.

Figure 3-5 illustrates a flow chart for CRC generation.



CRC12 ALGORITHM SHOWN
 FOR CRC 16 ALGORITHM, USE: R1 24:31 INSTEAD OF R1 26:31 IN STEP 1
 8 INSTEAD OF 6 IN STEP 2
 X'A001' INSTEAD OF X'0F01' IN STEP 4

Figure 3-5 Flow Chart for CRC Generation

3.5.39 Translate (TLATE)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
TLATE R1,D2(X2)	E7	RX1,RX2
TLATE R1,A2(FX2,SX2)	E7	RX3

Operation

The least significant eight bits (bits 24:31) of the register specified by R1 contain the character to be translated. The fullword location specified by the second operand address contains the address of a translation table. The table is made up of 256 halfwords. The character contained in the register specified by R1 is used as an index into the table.

If bit 0 of the table entry corresponding to the index character is one, bits 8:15 of the table entry replace the index character, and the next sequential instruction is executed.


If bit 0 of the table entry is zero, bits 1:15 of the table entry contain the address, divided by two, of a special character handling routine. In this case, no translation takes place. The address contained in bits 1:15 is shifted left by one (multiplied by two). This address replaces the current location counter, thereby effecting an unconditional branch to the special character handling routine. Translation of character string data may also be performed using the MVTU instruction. See Chapter 7.

Condition Code

Unchanged

Programming Notes

The second operand address must be located on a fullword boundary.



Example: TLATE

This example illustrates the use of the TLATE instruction. The translation table must either be initialized or assembled to contain up to a total of 256 halfword entries. In this example, the table contains 2 entries:

Result of TLATE Instruction

(REG2) = 0000 0052
Condition Code unchanged

The entry used = data at address of (2 times contents
of REG2) + TABLE
= data at address TABLE + 4
= X'8052'

Since the first bit of the entry is 1, direct translation is used and the contents of REG2 are replaced by X'0000 0052'.

2. Using the table, the following example shows how the TLATE instruction can be used to branch to a special character handling routine:

<u>Label</u>	<u>Assembler Notation</u>	<u>Comments</u>
	LIS REG5,5	(REG5) = 0000 0005
	TLATE REG5,TABADR	
	.	
	.	
	.	
	.	
TRANLAB	LR R6,R5	THESE INSTRUCTIONS
	LB R3,0(R6)	OPERATE ON THE
	.	SPECIAL CHARACTER.
	.	
	.	
	.	
	.	

Result of TLATE Instruction (continued)

(REG5) = 0000 0005
Condition Code Unchanged

Control is transferred to the subroutine at address TRANLAB (X'864').

The entry used = data at address of (2 times contents
of REG5) + TABLE
= data at address TABLE + A
= X'0432'

Since the first bit of the entry is 0, the entry is multiplied by 2, a transfer occurs to TRANLAB (at address X'864'), and the processor executes instructions from the new address.

3.5.40 ADD TO LIST

Add to Top of List (ATL)

Add to Bottom of List (ABL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
ATL R1,D2(X2)	64	RX1,RX2
ATL R1,A2(FX2,SX2)	64	RX3
ABL R1,D2(X2)	65	RX1,RX2
ABL R1,A2(FX2,SX2)	65	RX3

Operation

The register specified by R1 contains the fullword element to be added to the list, which is located in memory at the address of the second operand. The number of slots used tally is compared with the number of slots in the list. If the number of slots used equals the number of slots in the list, an overflow condition exists. The element is not added to the list and the overflow flag in the condition code is set.

If the number of slots used tally is less than the number of slots in the list, it is incremented by one, the appropriate pointer is changed, and the element is added to the list. Refer to Figure 3-4.

Condition Code

C	V	G	I
0	0	0	C
0	1	0	C

Element added successfully
List overflow

Programming Notes

These instructions manipulate circular lists as described in the introduction to this chapter.

The second operand location must be on a fullword boundary.

The ATL instruction manipulates the current top pointer in the list. If no overflow occurs, the current top pointer, which points to the last element added to the top of the list, is decremented by one. The element is inserted in the slot pointed to by the new current top pointer. If the current top pointer was zero on entering this instruction, the current top pointer is set to the maximum slot number in the list. This condition is referred to as list wrap.

The ABL instruction manipulates the next bottom pointer. If no overflow occurs, the element is inserted in the slot pointed to by the next bottom pointer, and the next bottom pointer is incremented by one. If the incremented next bottom pointer is greater than the maximum slot number in the list, the next bottom pointer is set to zero. This condition is referred to as list wrap.

For the non-overflow situation, pointer halfwords in the list header are not manipulated until after the element has been successfully added. This facilitates error recovery in the event of a memory fault.

See examples in the next section.

3.5.41 Remove From List

Remove from Top of List (RTL)
Remove from Bottom of List (RBL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
RTL R1,D2(X2)	66	RX1,RX2
RTL R1,A2(FX2,SX2)	66	RX3
RBL R1,D2(X2)	67	RX1,RX2
RBL R1,A2(FX2,SX2)	67	RX3

Operation

The element removed from the list replaces the contents of the register specified by R1. The list is located at the address of the second operand. If, at the start of the instruction execution, the number of slots used tally is zero, then the list is already empty and the instruction terminates with the overflow flag set in the condition code. This condition is referred to as list underflow; in this case, R1 is undefined. If underflow does not occur, the appropriate pointer is changed, the element is extracted and placed in the register specified by R1, and the number of slots used tally is decremented by one.

Condition Code

C	V	G	L
0	0	0	C
0	0	1	C
0	1	0	0

List now empty
List is not yet empty
List was already empty

Programming Notes

These instructions manipulate circular lists as described in the introduction to this chapter.

The second operand location must be on a fullword boundary.

In the case of list underflow, the contents of the register specified by R1 are unchanged.

The RTL instruction manipulates the current top pointer. If no underflow occurs, the current top pointer points to the element to be extracted. The element is extracted and placed in the register specified by R1. The current top pointer is incremented by one and compared to the maximum slot number. If the current top pointer is greater than the maximum slot number, the current top pointer is set to zero. This condition is referred to as list wrap.

The RBL instruction manipulates the next bottom pointer. If no underflow occurs, and the next bottom pointer is zero, it is set to the maximum slot number (list wrap); otherwise, it is decremented by one, and the element now pointed to is extracted and placed in the register specified by R1.

For the non-underflow situation, pointer halfwords in the list header are not manipulated until after the element has been successfully removed. The register specified by R1 is not modified until the header has been updated. This facilitates error recovery in the event of a memory fault.

Examples: List Instructions (ATL, ABL, RTL, RBL)

The following are examples of the use of the four list processing instructions.

The original list is normally set up as shown in Figure 3-6.

590




Figure 3-6 List Processing Instructions

Assembler NotationResults and Comments

LIS	REG0,0	
STH	REG0,LIST+2	INITIALIZE NUMBER OF ENTRIES USED TO 0
ST	REG0,LIST+4	INITIALIZE POINTERS TO 0
LIS	REG1,1	REGISTERS 1 THROUGH 6 CONTAIN
LIS	REG2,2	1 THROUGH 6 RESPECTIVELY
LIS	REG3,3	
LIS	REG4,4	
LIS	REG5,5	
LIS	REG6,6	
STH	REG5,LIST	TOTAL NUMBER OF ENTRIES = 5

592 REF1 ATL REG1,LIST

LIST

0005	0001
0004	0000
SLOT 0 UNDEFINED	
SLOT 1 UNDEFINED	
SLOT 2 UNDEFINED	
SLOT 3 UNDEFINED	
SLOT 4 0000 0001	

(List Wrap)

Condition Code = 0000
Current Top Pointer = Slot 4
Next Bottom Pointer = Slot 0

REF2 ATL REG2,LIST

LIST

0005	0002
0003	0000
SLOT 0 UNDEFINED	
SLOT 1 UNDEFINED	
SLOT 2 UNDEFINED	
SLOT 3 0000 0002	
SLOT 4 0000 0001	

Condition Code = 0000
Current Top Pointer = Slot 3
Next Bottom Pointer = Slot 0

REF3 ATL REG3,LIST

LIST

0005	0003
0002	0000
SLOT 0 UNDEFINED	
SLOT 1 UNDEFINED	
SLOT 2 0000 0003	
SLOT 3 0000 0002	
SLOT 4 0000 0001	

Condition Code = 0000
Current Top Pointer = Slot 2
Next Bottom Pointer = Slot 0

594 REF4 ABL REG4,LIST

	0005	0004
	0002	0001
SLOT 0	0000	0004
SLOT 1	UNDEFINED	
SLOT 2	0000	0003
SLOT 3	0000	0002
SLOT 4	0000	0001

Condition Code = 0000
Current Top Pointer = Slot 2
Next Bottom Pointer = Slot 1

REF5 ABL REG5,LIST

	0005	0005
	0002	0002
SLOT 0	0000	0004
SLOT 1	0000	0005
SLOT 2	0000	0003
SLOT 3	0000	0002
SLOT 4	0000	0001

Condition Code = 0000
Current Top Pointer = Slot 2
Next Bottom Pointer = Slot 2

REF6 ABL REG6,LIST

	0005	0005
	0002	0002
SLOT 0	0000	0004
SLOT 1	0000	0005
SLOT 2	0000	0003
SLOT 3	0000	0002
SLOT 4	0000	0001

Condition Code = 0100 (List overflow)
Current Top Pointer = Slot 2
Next Bottom Pointer = Slot 2

593 REF7 RTL REG7,LIST LIST

	0005	0004
	0003	0002
SLOT 0	0000	0004
SLOT 1	0000	0005
SLOT 2 X	0000	0003
SLOT 3	0000	0002
SLOT 4	0000	0001

(REG7) = 0000 0003
Condition Code = 0010
Current Top Pointer = Slot 3
Next Bottom Pointer = Slot 2

REF8 RBL REG8,LIST LIST

	0005	0003
	0003	0001
SLOT 0	0000	0004
SLOT 1 X	0000	0005
SLOT 2 X	0000	0003
SLOT 3	0000	0002
SLOT 4	0000	0001

(REG8) = 0000 0005
Condition Code = 0010
Current Top Pointer = Slot 3
Next Bottom Pointer = Slot 1

NOTE

X = Entry removed from list, and is not accessible through further manipulation by list instructions.

REF9 RTL REG9,LIST

	LIST
	0005 0002
	0004 0001
SLOT 0	0000 0004
SLOT 1 X	0000 0005
SLOT 2 X	0000 0003
SLOT 3 X	0000 0002
SLOT 4	0000 0001

(REG9) = 0000 0002
 Condition Code = 0010
 Current Top Pointer = Slot 4
 Next Bottom Pointer = Slot 1

REF10 RBL REG10,LIST LIST

	0005 0001
	0004 0000
SLOT 0 X	0000 0004
SLOT 1 X	0000 0005
SLOT 2 X	0000 0003
SLOT 3 X	0000 0002
SLOT 4	0000 0001

(REG10) = 0000 0004
 Condition Code = 0010
 Current Top Pointer = 4
 Next Bottom Pointer = 0

NOTE

X = Entry removed from list, and is not accessible through further manipulation by list instructions.

596 REF11 RTL REG11,LIST LIST

	0005	0000
	0000	0000
SLOT 0 X	0000	0004
SLOT 1 X	0000	0005
SLOT 2 X	0000	0003
SLOT 3 X	0000	0002
SLOT 4 X	0000	0001

(REG11) = 0000 0001
Condition Code = 0000 (List is now empty)
Current Top Pointer = 0
Next Bottom Pointer = 0

REF12 RTL REG12,LIST LIST

	0005	0000
	0000	0000
SLOT 0 X	0000	0004
SLOT 1 X	0000	0005
SLOT 2 X	0000	0003
SLOT 3 X	0000	0002
SLOT 4 X	0000	0001

(REG12) = UNDEFINED
Condition Code = 0100 (List was
Current Top Pointer = 0 already empty)
Next Bottom Pointer = 0

NOTE

X = Entry removed from list, and is not
accessible through further manipulation
by list instructions.



CHAPTER 4 BRANCHING

4.1 INTRODUCTION

In normal operations, the processor executes instructions in sequential order. The branch instructions allow this sequential mode of operation to be varied, so that programs can loop, transfer control to subroutines, or make decisions based on the results of previous operations.

4.2 OPERATIONS

The second operand of a branch instruction is the address of the memory location to which control is transferred. The address may be contained in a register or it may be specified in the instruction as the second operand address or as a displacement.

4.2.1 Decision Making

The conditional branch instructions permit the program to make decisions based on some result. In these instructions, the R1 field contains a 4-bit mask, M1, which is tested by ANDing it with the condition code. The result of the test determines whether the branch is taken, or the next sequential instruction is executed.

The following examples show previous condition code, mask specified in a branch instruction, and the result of the test on which the branch or no branch decision is made.

Condition Code	Mask(M1)	Result of Test	(True/False)	Branch True Taken	Branch False Taken
0000	0010	0000	(False)	No	Yes
0001	1010	0000	(False)	No	Yes
1001	1000	1000	(True)	Yes	No
0100	0100	0100	(True)	Yes	No
1010	0010	0010	(True)	Yes	No
0010	0011	0010	(True)	Yes	No
0010	0000	0000	(False)	No	Yes

4.2.2 Subroutine Linkage

The branch and link instructions allow branching to subroutines in such a way that a return address is passed to the subroutine. For these instructions, the address of the memory location immediately following the branch instruction is saved in the register specified by R1.

4.3 BRANCH INSTRUCTION FORMATS

The branch instructions use the Register-to-Register (RR), the Short Form (SF), and the Register and Indexed Storage (RX) formats.

4.4 BRANCH INSTRUCTIONS

The instructions described in this section are:

BFC	Branch on False Condition
BFCR	Branch on False Condition Register
BFBS	Branch on False Condition Backward Short
BFFS	Branch on False Condition Forward Short
BTC	Branch on True Condition
BTCR	Branch on True Condition Register
BTBS	Branch on True Condition Backward Short
BTFS	Branch on True Condition Forward Short
BAL	Branch and Link
BALR	Branch and Link Register
BXLE	Branch on Index Low or Equal
BXH	Branch on Index High

4.4.1 Branch on True

Branch on True Condition (BTC)

Branch on True Condition Register (BTCR)

Branch on True Condition Backward Short (BTBS)

Branch on True Condition Forward Short (BTFS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BTC M1,D2(X2)	42	RX1,RX2
BTC M1,A2(FX2,SX2)	42	RX3
BTCR M1,R2	02	RR
BTBS M1,N	20	SF
BTFS M1,N	21	SF

Operation

The condition code of the Program Status Word (PSW) is tested for the conditions specified by the mask field, M1. If any conditions tested are found to be true, a branch is taken to the second operand location. If none of the conditions tested is found to be true, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

In the RR format, the branch address is contained in the register specified by R2.

In the SF format, the N field contains the number of halfwords to be added to or subtracted from the current location counter to obtain the branch address.

In the RR and RX formats, the branch address must be located on a halfword boundary.

Example: BTC

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LH R1,X'100'	4810 0100	Load halfword (X'1234') located at X'100'. Condition code is set to CVGL = 0010. Mask is 3, i.e., M1=0011. Perform logical AND between CVGL and M1, i.e., 0010 AND 0011. The result is 0010, i.e., true; therefore, a branch is taken to LOC.
BTC 3,LOC	4230 ABC0	

4.4.2 Branch on False

Branch on False Condition (BFC)
Branch on False Condition Register (BFCR)
Branch on False Condition Backward Short (BFBS)
Branch on False Condition Forward Short (BFFS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BFC M1,D2(X2)	43	RX1,RX2
BFC M1,A2(FX2,SX2)	43	RX3
BFCR M1,R2	03	RR
BFBS M1,N	22	SF
BFFS M1,N	23	SF

Operation

The condition code of the PSW is tested for the conditions specified in the mask field, M1. If all conditions tested are found to be false, a branch is taken to the second operand location. If any of the conditions tested is found to be true, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

In the RR format, the branch address is contained in the register specified by R2.

In the SF format, the N field contains the number of halfwords to be added to or subtracted from the current location counter to obtain the branch address.

In the RR and RX formats, the branch address must be located on a halfword boundary.

Example: BFC

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
LCS R1,2	2512	(R1) = FFFFFFFE. Condition
BFC 9,LOC	4390 ABC0	code, CVGL = 0001 mask is 1001. Perform logical AND between mask and CVGL, i.e., 1001 AND 0001. The result is 0001, i.e., true; therefore, a branch is not taken in LOC.

4.4.3 Branch and Link

Branch and Link (BAL)
Branch and Link Register (BALR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BAL R1,D2(X2)	41	RX1,RX2
BAL R1,A2(FX2,SX2)	41	RX3
BALR R1,R2	01	RR

Operation

The address of the next sequential instruction is saved in the register specified by R1, and a branch is taken to the second operand address.

Condition Code

Unchanged

Programming Notes

The second operand location must be on a halfword boundary.

The branch address is calculated before the register specified by R1 is changed. R1 may specify the same register as X2, FX2, SX2, or R2.

Example: BAL

The following example illustrates the use of the BAL instruction. This instruction causes control to be transferred to a subroutine called SUBROUT. After completion of the subroutine, the linking register is used to branch back to the next sequential instruction after the BAL; i.e., the instruction labeled RETURN.

	<u>Label</u>	<u>Assembler Notation</u>	<u>Comments</u>
MAIN	BEGIN	BAL REG4, SUBROUT	TRANSFER TO SUBROUT
	RETURN	XR R6, R6	
PROG		STH R6, LAB+4	
		:	
		:	
SUBROUTINE	SUBROUT	LHL R8, LOC	THE RETURN ADDRESS OF THE SUBROUTINE IS IN REG4
		AHI R8, 10	
		:	
	RTNEND	BR REG4	RETURN TO XR INST.

NOTE

The linking register (REG4 in the example) should not be used within the subroutine.


Result of BAL Instruction

(REG4) = Address of instruction at SUBROUT
Condition Code Unchanged

4.4.4 Branch on Index Low or Equal (BXLE)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BXLE R1,D2(X2)	C1	RX1,RX2
BXLE R1,A2(FX2,SX2)	C1	RX3

597 Set Up



Before execution of this instruction, the register specified by R1 must contain a starting index value. The register specified by R1+1 must contain an increment value. The register specified by R1+2 must contain a comparand (limit or final value). All values may be signed.

Operation

Execution of this instruction causes the increment value to be added to the index value, creating a new index value. The result is compared logically to the limit or final value. If the new index value is less than or equal to the limit value, a branch is taken to the second operand location. If the new index value is greater than the limit value, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The incremented index value replaces the contents of the register specified by R1.

Any three consecutive registers of the same set may be used by this instruction as specified by R1. These registers may be 6, 7, 8; or 14, 15, 0; or 15, 0, 1, etc.

The second operand location must be on a halfword boundary.

The branch address is calculated before incrementing the starting index value contained in the register specified by R1.

R1 may specify the same register as X2, FX2 or SX2.

Example: BXLE

Transfer 10 bytes in memory starting at the memory location labeled BUF0 to the memory location labeled BUF1.

<u>Label</u>	<u>Assembler Notation</u>	<u>Comments</u>
	LIS REG3,0	(REG3)=STARTING INDEX VALUE=0
	LIS REG4,1	(REG4)=INCREMENT VALUE
	LIS R5,9	(REG5)=FINAL VALUE=9
AGAIN	LB REG0,BUF0(R3)	(REG0)=1 BYTE FROM BUF0
	STB REG0,BUF1(R1)	COPY 1 BYTE TO BUF1
LABEL	BXLE R3,AGAIN	IF (REG3)>(REG5),DONE
	.	
	.	
	.	
BUF0	DS 10	
BUF1	DS 10	

Result of BXLE Instruction

Code between the instructions labeled AGAIN and LABEL is executed ten times.

Condition Code Unchanged by BXLE Instruction

(REG3) = 0000000A

(REG4) = 00000001

(REG5) = 00000009

4.4.5 Branch on Index High (BXH)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BXH R1,D2(X2)	C0	RX1,RX2
BXH R1,A2(FX2,SX2)	C0	RX3

3 Set Up

	0	31
R1	Starting index value	
R1+1	Increment value	
R1+2	Limit or final value	

Before execution of this instruction, the register specified by R1 must contain a starting index value. The register specified by R1+1 must contain an increment value. The register specified by R1+2 must contain a comparand (limit or final value). All values may be signed.

Operation

Execution of this instruction causes the increment value to be added to the index value, creating a new index value. The result is logically compared to the limit or final value. If the new index value is greater than the limit value, a branch is taken to the second operand location. If the new index value is less than or equal to the limit value, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The incremented index value replaces the contents of the register specified by R1.

Any three consecutive registers of the same set may be used by this instruction as specified by R1. These registers may be 6, 7, 8; 14, 15, 0; or 15, 0, 1, etc.

The second operand location must be on a halfword boundary.

The branch address is calculated before incrementing the starting index value contained in the register specified by R1.

R1 may specify the same register as X2, FX2 or SX2.

Example: BXH

The following example shows how to set up a counter (1-9) using the BXH instruction:

<u>Label</u>	<u>Assembler Notation</u>	<u>Comment</u>
	LIS REG1,1	(REG1)=0000 0001 (INDEX)
	LIS REG2,1	(REG2)=0000 0001 (INCREMENT)
	LIS REG3,9	(REG3)=0000 0009 (COMPARAND)
BEGIN	BXH REG1,LABEL	COMPARE INDEX WITH COMPARAND
	LH R6,COUNT	
	.	
	.	
	.	
	B BEGIN	BRANCH TO BXH INSTRUCTION
LABEL	LA R8,RTN	EXIT FROM BXH
	ST R8,MEM	

Result of BXH Instruction

Code between the instructions labeled BEGIN and LABEL is executed 9 times.

Condition Code Unchanged by BXH instruction

(REG1) = 0000 000A

(REG2) = 0000 0001

(REG3) = C000 0009

4.5 EXTENDED BRANCH MNEMONICS

The CAL assembler supports 47 extended branch mnemonics that generate the branch op-code (true or false conditional) and the condition code mask required. The programmer must supply the second operand address (symbolic or absolute). In the case of Short Format (SF) branch instructions, the second operand branch address must be within 15 halfwords of the current location counter. The CAL assembler determines the backward or forward relationship of the second operand address and generates the appropriate operation code.

The instructions described in this section are:

BC	Branch on Carry
BCR	Branch on Carry Register
BCS	Branch on Carry Short
BNC	Branch on No Carry
BNCR	Branch on No Carry Register
BNCS	Branch on No Carry Short
BE	Branch on Equal
BER	Branch on Equal Register
BES	Branch on Equal Short
BNE	Branch on Not Equal
BNER	Branch on Not Equal Register
BNES	Branch on Not Equal Short
BL	Branch on Low
BLR	Branch on Low Register
BLS	Branch on Low Short
BNL	Branch on Not Low
BNLR	Branch on Not Low Register
BNLS	Branch on Not Low Short
BM	Branch on Minus
BMR	Branch on Minus Register
BMS	Branch on Minus Short
BNM	Branch on Not Minus
BNMR	Branch on Not Minus Register
BNMS	Branch on Not Minus Short
BP	Branch on Plus
BPR	Branch on Plus Register
BPS	Branch on Plus Short
BNP	Branch on Not Plus
BNPR	Branch on Not Plus Register
BNPS	Branch on Not Plus Short

BO	Branch on Overflow
BOR	Branch on Overflow Register
BOS	Branch on Overflow Short
BNO	Branch on No Overflow
BNOR	Branch on No Overflow Register
BNOS	Branch on No Overflow Short
BZ	Branch on Zero
BZR	Branch on Zero Register
BZS	Branch on Zero Short
BNZ	Branch on Not Zero
BNZR	Branch on Not Zero Register
BNZS	Branch on Not Zero Short
B	Branch (Unconditional)
BR	Branch Register (Unconditional)
BS	Branch Short (Unconditional)
NOP	No Operation
NOPR	No Operation Register

4.5.1 Branch on Carry

Branch on Carry (BC)
Branch on Carry Register (BCR)
Branch on Carry Short (BCS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BC D2(X2)	428	RX1,RX2
BC A2(FX2,SX2)	428	RX3
BCR R2	028	RR
BCS A	208(Backward) 218(Forward)	SF

Operation

If the Carry (C) flag in the condition code is set, a branch is taken to the second operand location. If the C flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

Example: BCS

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
SHIFT SLLS R9,1	1191	Register 9 is shifted left until the first zero bit is shifted out of position 0.
BCS SHIFT	2081	

4.5.2 Branch on No Carry

Branch on No Carry (BNC)
Branch on No Carry Register (BNCR)
Branch on No Carry Short (BNCS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNC D2(X2)	438	RX1,RX2
BNC A2(FX2,SX2)	438	RX3
BNCR R2	038	RR
BNCS A	228 (Backward)	SF
	238 (Forward)	

Operation

If the Carry (C) flag in the condition code is zero, a branch is taken to the second operand location. If the C flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.3 Branch on Equal

Branch on Equal (BE)
Branch on Equal Register (BER)
Branch on Equal Short (BES)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BE D2(X2)	433	RX1,RX2
BE A2(FX2,SX2)	433	RX3
BER R2	033	RR
BES A	223 (Backward)	SF
	233 (Forward)	

Operation

If the G flag and the L flag are both zero in the condition code, a branch is taken to the second operand location. If either flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

Example: BE

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
CLHI R4,X'23'	C540 0023	If R4 contains X'23', a branch is taken to location X'A00'. Otherwise, the next sequential instruction is executed.
BE OPTIN	4330 0A00	

4.5.4 Branch on Not Equal

Branch on Not Equal (BNE)
Branch on Not Equal Register (BNER)
Branch on Not Equal Short (BNES)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNE D2(X2)	423	RX1,RX2
BNE A2(FX2,SX2)	423	RX3
BNER R2	023	RR
BNES A	203 (Backward)	SF
	213 (Forward)	

Operation

If the G flag or the L flag is set in the condition code, a branch is taken to the second operand location. If both flags are zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.5 Branch on Low

Branch on Low (BL)
Branch on Low Register (BLR)
Branch on Low Short (BLS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BL D2(X2)	428	RX1,RX2
BL A2(FX2,SX2)	428	RX3
BLR R2	028	RR
BLS A	208 (Backward) 218 (Forward)	SF

Operation

If the Carry (C) flag in the condition code is set, a branch is taken to the second operand address. If the C flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

Example: BL

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
CLHI R1,X'FF'	C510 00FF	(R1) is compared to
BL RESTART	4280 0A00	X'00FF'. If (R1) is less than X'00FF', a branch is taken to memory location X'0A00'.

4.5.6 Branch on Not Low

Branch on Not Low (BNL)
Branch on Not Low Register (BNLR)
Branch on Not Low Short (BNLS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNL D2(X2)	438	RX1, RX2
BNL A2(FX2,SX2)	438	RX3
BNLR R2	038	RR
BNLS A	228 (Backward)	SF
	238 (Forward)	

Operation

If the Carry (C) flag in the condition code is zero, a branch is taken to the second operand address. If the C flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.7 Branch on Minus

Branch on Minus (BM)
Branch on Minus Register (BMR)
Branch on Minus Short (BMS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BM D2(X2)	421	RX1,RX2
BM A2(FX2,SX2)	421	RX3
BMR R2	021	RR
BMS A	201 (Backward) 211 (Forward)	SF

Operation

If the Less Than (L) flag in the condition code is set, a branch is taken to the second operand location. If the L flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

Example: BM

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
SIS R3,1	2631	If (R3) is less than 0 after the subtraction, a branch is taken to X'10A0'.
BM CONTINUE	4210 10A0	

4.5.8 Branch on Not Minus

Branch on Not Minus (BNM)
Branch on Not Minus Register (BNMR)
Branch on Not Minus Short (BNMS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNM D2(X2)	431	RX1,RX2
BNM A2(FX2,SX2)	431	RX3
BNMR R2	031	RR
BNMS A	221 (Backward)	SF
	231 (Forward)	

Operation

If the Less Than (L) flag in the condition code is zero, a branch is taken to the second operand location. If the L flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.9 Branch on Plus

Branch on Plus (BP)
Branch on Plus Register (BPR)
Branch on Plus Short (BPS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BP D2(X2)	422	RX1,RX2
BP A2(FX2,SX2)	422	RX3
BPR R2	022	RR
BPS A	202 (Backward) 212 (Forward)	SF

Operation

If the Greater Than (G) flag in the condition code is set, a branch is taken to the second operand location. If the G flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.10 Branch on Not Plus

Branch on Not Plus (BNP)
Branch on Not Plus Register (BNPR)
Branch on Not Plus Short (BNPS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNP D2(X2)	432	RX1,RX2
BNP A2(FX2,SX2)	432	RX3
BNPR R2	032	RR
BNPS A	222 (Backward) 232 (Forward)	SF

Operation

If the Greater Than (G) flag in the condition code is zero, a branch is taken to the second operand location. If the G flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.11 Branch on Overflow

Branch on Overflow (BO)
Branch on Overflow Register (BOR)
Branch on Overflow Short (BOS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BO D2(X2)	424	RX1,RX2
BO A2(FX2,SX2)	424	RX3
BOR R2	024	RR
BOS A	204 (Backward) 214 (Forward)	SF

Operation

If the Overflow (V) flag in the condition code is set, a branch is taken to the second operand location. If the V flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.12 Branch on No Overflow

Branch on No Overflow (BNO)
Branch on No Overflow Register (BNOR)
Branch on No Overflow Short (BNOS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNO D2(X2)	434	RX1,RX2
BNO A2(FX2,SX2)	434	RX3
BNOR R2	034	RR
BNOS A	224 (Backward) 234 (Forward)	SF

Operation

If the Overflow (V) flag in the condition code is zero, a branch is taken to the second operand location. If the V flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.13 Branch on Zero

Branch on Zero (BZ)

Branch on Zero Register (BZR)

Branch on Zero Short (BZS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BZ D2(X2)	433	RX1,RX2
BZ A2(FX2,SX2)	433	RX3
BZR R2	033	RR
BZS A	223 (Backward)	SF
	233 (Forward)	

Operation

If the G and L flags are both zero in the condition code, a branch is taken to the second operand location. If the G or L flag is set, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.14 Branch on Not Zero

Branch on Not Zero (BNZ)
Branch on Not Zero Register (BNZR)
Branch on Not Zero Short (BNZS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
BNZ D2(X2)	423	RX1,RX2
BNZ A2(FX2,SX2)	423	RX3
BNZR R2	023	RR
BNZS A	203 (Backward) 213 (Forward)	SF

Operation

If the G or L flag in the condition code is set, a branch is taken to the second operand address. If the G and L flags are both zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

4.5.15 Branch (Unconditional)

Branch (Unconditional) (B)
Branch Register (Unconditional) (BR)
Branch Short (Unconditional) (BS)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
B D2(X2)	430	RX1,RX2
B A2(FX2,SX2)	430	RX3
BR R2	030	RR
BS A	220 (Backward) 230 (Forward)	SF

Operation

A branch is unconditionally taken to the second operand address.

Condition Code

Unchanged

Programming Notes

The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

This instruction is assembled as a Branch on False Condition instruction, with no condition specified (M1=0). Therefore, the branch test is always false and the branch is always taken.

Example: B

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
B OPTIN	4300 0A00	An unconditional branch is taken to location X'0A00'.

4.5.16 No Operation

No Operation (NOP)

No Operation Register (NOPR)

<u>Assembler Notation</u>	<u>Op-Code+M1</u>	<u>Format</u>
NOP D2(X2)	420	RX1,RX2
NOP A2(FX2,SX2)	420	RX3
NOPR R2	020	RR

Operation

The next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

D2(X2) or A2(FX2,SX2) and R2 are ignored and usually equal zero (0).

This instruction is assembled as a branch on true condition instruction with no condition specified (M1=0). Therefore, no branch is taken and the next instruction is fetched and executed.

Example: NOP,NOPR

<u>Assembler Notation</u>	<u>Machine Code</u>	<u>Comments</u>
NOP 0(0,0)	4200 4000 0000	No operation
NOP 0	4200 0000	No operation
NOPR	0200	No operation

CHAPTER 5
FIXED POINT ARITHMETIC

5.1 INTRODUCTION

Fixed point arithmetic instructions provide a complete set of operations for calculating addresses and indices, for counting, and for general purpose fixed point arithmetic.

5.2 DATA FORMATS

There are three formats for fixed point data: the halfword, the fullword, and the double word. In each of these formats, the most significant bit (bit 0) is the sign bit. The remaining 15, 31 or 63 bits represent the magnitude. See Figure 5-1.




Figure 5-1 Fixed Point Data Words Formats

Positive values are represented in true binary form with a sign bit of zero. Negative values are represented in two's complement form with a sign bit of one. To change the sign of a number, the two's complement of the number may be produced by subtracting the number from zero. Another way would be to:

1. Change all zeros to ones, and all ones to zeros.
2. Add one.

5.3 FIXED POINT NUMBER RANGE

Fixed point numbers represent integers. Table 5-1 shows relations between different formats, along with decimal values.

TABLE 5-1 FIXED POINT FORMAT RELATIONS

DOUBLE WORD	FULLWORD	HALFWORD	DECIMAL
8000000000000000 (MOST NEGATIVE)			-9 223 372 036 854 775 808
	80000000 (MOST NEGATIVE)		-2 147 483 648
		8000 (MOST NEGATIVE)	-32 768
FFFFFFFFFFFFFFF 0000000000000000 0000000000000001	FFFFFFF 00000000 00000001	FFFF (LEAST NEGATIVE) 0000 0001 (LEAST POSITIVE)	- 1 0 1
		7FFF (MOST POSITIVE)	32 767
	7FFFFFFF (MOST POSITIVE)		2 147 483 647
7FFFFFFFFFFFFFFF (MOST POSITIVE)			9 223 372 036 854 775 807

5.4 OPERATIONS

Fixed point instructions include both fullword and halfword operations. Fullword operations take place (a) between the contents of two general registers; (b) between the contents of a general register and a fullword stored in memory; or (c) between the contents of a general register and a fullword obtained from the instruction stream. Fullword multiply produces a double word result which is contained in two adjacent registers. Fullword divide operates on double word data contained in two adjacent registers.

Halfword operations take place between a fullword contained in one of the general registers and a halfword contained in memory. Before the operation is started, the halfword in memory is expanded to a fullword by propagating the most significant bit (sign bit) into the high order bits of the fullword. The halfword multiply and divide instructions are exceptions to this rule.

5.5 CONDITION CODE

As a general rule, all fixed point arithmetic instructions, except multiply and divide, affect the condition code, to indicate the effect of the operation on the 32-bit result.

In fixed point add and subtract operations, the arguments are represented in two's complement form; therefore, all bits, including sign, participate in forming the result. Consequently, the occurrence of a carry or borrow has no real arithmetic significance.

For example, an add operation between a minus one (FFFF FFFF) and a plus two (0000 0002) produces the correct result of plus one (0000 0001) and a carry. The condition code is set to 1010 (C = 1 and G = 1). Carry means that the complete result, which in this case would have been 1 0000 0001, would not fit in 32 bits.

An overflow occurs when the result does not fit in 31 bits. Note that bit zero must be reserved for the sign of the result. For example, adding one to the largest positive fixed point value produces an overflow:

```
  7FFF FFFF
+0000 0001
-----
=8000 0000
```

The resulting condition code is 0101 (V=1 and L=1).

The result, 8000 0000, is logically correct, but because the sign bit is negative when the result should be positive, the overflow condition exists.

The columns of the condition code table given for each instruction description show the state of the C, V, G and L flags for the possible results.

An 'X' in a condition code column means that the particular flag is not defined, and may be either 0 or 1. Hence, no inference should be drawn by testing that particular flag.

5.6 FIXED POINT INSTRUCTION FORMATS

The fixed point instructions use the Register to Register (RR), the Short Form (SF), the Register and Indexed Storage (RX), and the Register and Immediate (RI) instruction formats.

5.7 FIXED POINT INSTRUCTIONS

The fixed point instructions described in this section are:

A	Add
AR	Add Register
AI	Add Immediate
AIS	Add Immediate Short
AH	Add Halfword
AHI	Add Halfword Immediate
AM	Add to Memory
AHM	Add Halfword to Memory
S	Subtract
SR	Subtract Register
SI	Subtract Immediate
SIS	Subtract Immediate Short
SH	Subtract Halfword
SHI	Subtract Halfword Immediate
C	Compare
CR	Compare Register
CI	Compare Immediate
CH	Compare Halfword
CHI	Compare Halfword Immediate
M	Multiply
MR	Multiply Register
MH	Multiply Halfword
MHR	Multiply Halfword Register
D	Divide
DR	Divide Register
DH	Divide Halfword
DHR	Divide Halfword Register
SLA	Shift Left Arithmetic
SLHA	Shift Left Halfword Arithmetic
SRA	Shift Right Arithmetic
SRHA	Shift Right Halfword Arithmetic
CHVR	Convert to Halfword Value Register

5.7.1 Add

Add (A)
Add Register (AR)
Add Immediate (AI)
Add Immediate Short (AIS)

Assembler Notation	Op-Code	Format
A R1,D2(X2)	5A	RX1,RX2
A R1,A2(FX2,SX2)	5A	RX3
AR R1,R2	0A	RR
AI R1,I2(X2)	FA	RI2
AIS R1,N	26	SF

Operation

The second operand is added algebraically to the contents of the register specified by R1. The result of this 32-bit addition replaces the contents of the register specified by R1.

Condition Code

C	V	G	L
X	0	0	0
X	0	0	1
X	0	1	0
X	1	X	X
1	X	X	X

Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Carry

Programming Notes

The second operand for the AIS instruction is obtained by expanding the 4-bit data field, N, to a 32-bit fullword by forcing the high order bits to zero.

In the RI2 format, the contents of the index register specified by X2 are added to the 32-bit I2 field to form the fullword second operand.

In the RX formats the second operand must be located on a fullword boundary.

Example: A

Add contents of memory location labeled LAB to the contents of REG4.

1. REG4 contains X'7F341234'
Fullword in memory at LAB contains X'7F124321'

<u>Assembler Notation</u>	<u>Comments</u>
A REG4,LAB	ADD (LAB) TO (REG4)

Result of A Instruction

(REG4) = X'FE465555'
(LAB) unchanged by this instruction
Condition Code = 0101 (V=1, L=1)

2. REG5 contains X'8000 0001'
Fullword in memory at LAB contains X'80000002'

<u>Assembler Notation</u>	<u>Comments</u>
A REG5,LAB	ADD (LAB) TO (REG5)

Result of A Instruction

(REG5) = X'00000003'
(LAB) unchanged by this instruction
Condition Code = 1110 (C=1, V=1, G=1)

5.7.2 Add Halfword

Add Halfword (AH)

Add Halfword Immediate (AHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
AH R1,D2(X2)	4A	RX1,RX2
AH R1,A2(FX2,SX2)	4A	RX3
AHI R1,I2(X2)	CA	RI1

Operation

The 16-bit second operand is expanded to a 32-bit fullword by propagating the most significant bit through bits 0:15 of the fullword. The fullword operand is added to the fullword contents of the register specified by R1. The result replaces the contents of the register specified by R1.

Condition Code

C	V	G	L
X	0	0	0
X	0	0	1
X	0	1	0
X	1	X	X
1	X	X	X

Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Carry

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

Example: AH

This example adds the halfword at memory location labeled LAB to the contents of register 4.

1. REG4 contains X'00230002'
Halfword at memory location LAB contains X'FFFF'

<u>Assembler Nctation</u>	<u>Comments</u>
AH REG4,LAB	ADD (LAB) TO (REG4)

Result of AH Instruction

(REG4) = X'00230001'
(LAB) unchanged by this instruction
Condition Ccde = 1010 (C=1, G=1)

2. REG5 contains X'FFFF FFF5'
LAB contains X'FFF2'

<u>Assembler Nctation</u>	<u>Comments</u>
AH REG5,LAB	ADD (LAB) TO (REG5)

Result of AH Instruction

(REG5) = 'FFFF FFE7'
(LAB) unchanged by this instruction
Condition Ccde = 1001 (C=1, L=1)

5.7.3 Add to Memory (AM)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Format</u>
AM	R1,D2(X2)	51	RX1,RX2
AM	R1,A2(FX2,SX2)	51	RX3

Operation

The first operand contained in the register specified by R1 is added algebraically to the fullword second operand. The result replaces the fullword second operand in memory. The contents of the register specified by R1 are not changed.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero
X	1	X	X	Arithmetic overflow
1	X	X	X	Carry

Programming Note

The second operand must be located on a fullword boundary.

Example: AM

1. Add contents of register 8 to memory location labeled LOC:

REG8 contains X'00000008'

Fullword in memory at LOC contains X'034289AB'

<u>Assembler Notation</u>	<u>Comments</u>
AM REG8,LOC	ADD (REG8) TO (LOC)

Result of AM Instruction

(REG8) unchanged by this instruction
(LOC) = X'034289B3'
Condition Code = 0010 (G=1)

2. Add contents of register 7 to memory location labeled LOC:

REG7 contains X'7F341234'
Fullword in memory at LOC contains X'7F124321'

<u>Assembler Notation</u>	<u>Comments</u>
AM REG7,LOC	ADD (REG7) TO (LOC)

Result of AM Instruction

(REG7) unchanged by this instruction
(LOC) = X'FE465555'
Condition Code = 0101 (V=1, L=1)

5.7.4 Add Halfword to Memory (AHM)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
AHM R1,D2(X2)	61	RX1,RX2
AHM R1,A2(FX2,SX2)	61	RX3

Operation

The halfword second operand is added algebraically to the least significant 16 bits (bits 16:31) of the register specified by R1. The 16-bit result replaces the contents of the memory location specified by the effective address of the second operand. The contents of the register specified by R1 are not changed.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero
X	1	X	X	Arithmetic overflow
1	X	X	X	Carry

Programming Notes

The second operand must be located on a halfword boundary.

The condition code settings are based on the halfword result.

Example: AHM

This example adds the contents of register 5 to the contents of memory location LAB.

1. REG5 contains X'00230002'
Halfword in memory at LAB contains X'FFFF'

<u>Assembler Notation</u>	<u>Comments</u>
AHM REG5,LAB	ADD (REG5) TO (LAB)

Result of AHM Instruction

(REG5) unchanged by this instruction
(LAB) = 0001
Condition Ccde = 1010 (C=1, G=1)

2. REG6 contains X'FFFF FFF5'
LAB contains X'FFF2'

<u>Assembler Nctation</u>	<u>Comments</u>
AHM REG6,LAB	ADD (REG6) TO (LAB)

Result of AHM Instruction

(REG6) unchanged by this instruction
(LAB) = FFE7
Condition Ccde = 1001 (C=1, L=1)

5.7.5 Subtract

Subtract (S)
Subtract Register (SR)
Subtract Immediate (SI)
Subtract Immediate Short (SIS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
S R1,D2(X2)	5B	RX1,RX2
S R1,A2(FX2,SX2)	5B	RX3
SR R1,R2	0B	RR
SI R1,I2(X2)	FB	RI2
SIS R1,N	27	SF

Operation

The fullword second operand is subtracted algebraically from the contents of the register specified by R1. The result replaces the contents of the register specified by R1.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero
X	1	X	X	Arithmetic overflow
1	X	X	X	Borrow

Programming Notes

The second operand for the SIS instruction is obtained by expanding the 4-bit data field, N, to a 32-bit fullword by forcing the high order bits to zero.

In the RI2 format, the contents of the index register specified by X2 are added to the 32-bit I2 field to form the fullword second operand.

In the RX formats, the second operand must be located on a fullword boundary.

Examples:

This example subtracts the fullword at memory location LOC from the contents of register 9.

1. REG9 contains X'44444444'
LOC contains X'44444444'

<u>Assembler Notation</u>	<u>Comments</u>
S REG9,LCC	SUBTRACT (LOC) FROM (REG9)

Result of S Instruction

(REG9) = 0
(LOC) unchanged by this instruction
Condition Code = 0000

2. REG9 contains X'23456789'
LOC contains X'FFFF4321'

<u>Assembler Notation</u>	<u>Comments</u>
S REG9,LCC	SUBTRACT (LOC) FROM (REG9)

Result of S Instruction

(REG9) = 23462368
(LOC) unchanged by this instruction
Condition Code = 1010 (C=1, G=1)

5.7.6 Subtract Halfword

Subtract Halfword (SH)

Subtract Halfword Immediate (SHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SH R1,D2(X2)	4B	RX1,RX2
SH R1,A2(FX2,SX2)	4B	RX3
SHI R1,I2(X2)	CB	RI1

Operation

The 16-bit second operand is expanded to a 32-bit fullword by propagating the most significant bit through bits 0:15. This fullword is subtracted from the contents of the register specified by R1. The result replaces the contents of the register specified by R1.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero
X	1	X	X	Arithmetic overflow
1	X	X	X	Borrow

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

Example: SH

This example subtracts the halfword at memory location LOC from the contents of register 9.

1. REG9 contains X'00123456'
LOC contains X'FFF4'

<u>Assembler Notation</u>	<u>Comments</u>
SH REG9,LOC	SUBTRACT (LOC) FROM (REG9)

Result of SH Instruction

(REG9) = 00123462
(LOC) unchanged by this instruction
Condition Code = 1010

2. REG9 contains X'FFFF4567'
LOC contains X'2345'

<u>Assembler Notation</u>	<u>Comments</u>
SH REG9,LOC	SUBTRACT (LOC) FROM (REG9)

Result of SH Instruction

(REG9) = FFFF2222
(LOC) unchanged by this instruction
Condition Code = 0001

5.7.7 Compare

Compare (C)
Compare Register (CR)
Compare Immediate (CI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
C R1,D2(X2)	59	RX1,RX2
C R1,A2(FX2,SX2)	59	RX3
CR R1,R2	09	RR
CI R1,I2(X2)	F9	RI2

Operation

The first operand contained in the register specified by R1 is compared algebraically to the 32-bit second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	L
0	X	0	0
1	X	0	1
0	X	1	0

First operand is equal to second operand
First operand is less than second operand
First operand is greater than second operand

Programming Notes

In the RX formats, the second operand must be located on a fullword boundary.

The state of the V flag is undefined.

Example: C

This example compares the contents of register 3 to the contents of the fullword in memory location LAB.

REG3 contains X'44567894'
Fullword at LAB contains X'04321243'

<u>Assembler Notation</u>	<u>Comments</u>
C REG3,LAB	COMPARE (REG3) TO (LAB)

Result of C Instruction

(REG3) unchanged by this instruction
(LAB) unchanged by this instruction
Condition Code = 0010 (G=1)

5.7.8 Compare Halfword

Compare Halfword (CH)

Compare Halfword Immediate (CHI)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CH R1,D2(X2)	49	RX1,RX2
CH R1,A2(FX2,SX2)	49	RX3
CHI R1,I2(X2)	C9	RI1

Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The first operand, the contents of the register specified by R1, is compared algebraically to the effective second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	L
0	X	0	0
1	X	0	1
0	X	1	0

First operand is equal to second operand
First operand is less than second operand
First operand is greater than second operand

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16-bit I2 field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by X2 are then added to form the fullword second operand.

Condition code settings are based on the fullword comparison. The state of the V flag is undefined.

Example: CH

This example compares the contents of Register 8 to the halfword at LAB.

REG8 contains X'F4567891'
Halfword at LAB contains X'3123'

<u>Assembler Notation</u>	<u>Comments</u>
CH REG8,LAB	COMPARE (REG8) TO (LAB)

Result of CH Instruction

(REG8) unchanged by this instruction
(LAB) unchanged by this instruction
Condition Code = 1001 (C=1, V=1)

5.7.9 Multiply

Multiply (M)
Multiply Register (MR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
M R1,D2(X2)	5C	RX1,RX2
M R1,A2(FX2,SX2)	5C	RX3
MR R1,R2	1C	RR

Operation

The fullword first operand contained in the register specified by R1+1 is multiplied by the fullword second operand. The 64-bit result is stored in the registers specified by R1 and R1 + 1. The sign of the result is determined by the rules of algebra.

Condition Code

Unchanged

Programming Notes

The R1 field of these instructions must specify an even numbered register. If the R1 field of these instructions is odd, the result is undefined.

In the RX formats the second operand must be located on a fullword boundary.

The most significant bits of the result are placed in the register specified by R1; the least significant bits are placed in the register by R1+1.

Example: M

This example multiplies the contents of register 9 by the contents of memory location LOC and places the result in registers 8 and 9 (64 bits).

REG8 contains unknown data
REG9 contains X'00002431'
Fullword at location LOC contains X'43120000'

Assembler NotationComments

M REG8,LOC

MULTIPLY (REG9) BY (LOC)

Result of M Instruction

REG8 and REG9 together contain the result
(REG8, REG9) = 0000 097B, 5E72 0000
(LOC) unchanged by this instruction
Condition Code unchanged by this instruction

Example: MR

This example multiplies the contents of register 9 by the contents of register 8 and places the result in registers 8 and 9 (64 bits).

REG8 contains X'00010000'

REG9 contains X'12345678'

Assembler NotationComments

MR REG8,REG8

MULTIPLY (REG9) BY (REG8)

Result of MR Instruction

REG8 and REG9 together contain the result
(REG8,REG9) = 0000 1234, 5678 0000
Condition Code unchanged by this instruction.

5.7.10 Multiply Halfword

Multiply Halfword (MH)

Multiply Halfword Register (MHR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
MH R1,D2(X2)	4C	RX1,RX2
MH R1,A2(FX2,SX2)	4C	RX3
MHR R1,R2	0C	RR

Operation

The first operand, contained in bits 16:31 of the register specified by R1, is multiplied by the 16-bit second operand, taken from memory or from bits 16:31 of the register specified by R2. Both operands are 16-bit signed two's complement values. The 32-bit result replaces the contents of the register specified by R1. The sign of the result is determined by the rules of algebra.

Condition Code

Unchanged

Programming Note

In the RX formats, the second operand must be located on a halfword boundary.

Example: MH

This example multiplies the halfword contents of register 8 by the halfword in memory location LAB.

REG8 contains X'ABCD 0045'

Halfword at memcry location LAB contains X'8674'

Assembler Notation

Comments

MH REG8,LAB

MULTIPLY LEAST SIGNIFICANT HALF
OF (REG8) BY (LAB)

Result of MH Instruction

(REG8) = FFDF3D44

(LAB) unchanged by this instruction

Condition Code unchanged by this instruction

Example: MHR

This example multiplies the halfword contents of register 11 by
the halfword contents of register 4.

REG11 contains X'37210004'

REG4 contains X'FFFF0307'

Assembler Notation

Comments

MHR REG11,REG4

MULTIPLY LS HALF OF (REG11)
BY LS HALF OF (REG4)

Result of MHR Instruction

(REG11) = 00000C1C

(REG4) unchanged by this instruction

Condition Code unchanged by this instruction

5.7.11 Divide

Divide (D)
Divide Register (DR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
D R1,D2(X2)	5D	RX1,RX2
D R1,A2(FX2,SX2)	5D	RX3
DR R1,R2	1D	RR

Operation

The 64-bit signed dividend contained in the two registers specified by R1 and R1+1 is divided by the signed fullword second operand. The 32-bit signed remainder replaces the contents of the register specified by R1. The signed 32-bit quotient replaces the contents of the register specified by R1+1.

The sign of the quotient is determined by the rules of algebra. the sign of the remainder is the same as the sign of the dividend.

Condition Code

Unchanged

Programming Notes

The R1 field of these instructions must specify an even numbered register. If the R1 field of these instructions is odd, the result is undefined.

The most significant bits of the dividend must be contained in the register specified by R1. The least significant bits of the dividend must be contained in the register specified by R1+1.

In the RX formats, the second operand must be located on a fullword boundary.

If the divisor is equal to zero, the instruction is not executed, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

If the value of the quotient is more positive than X'7FFFFFFF' or more negative than X'80000000', quotient overflow is said to occur. If quotient overflow occurs, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

Example: D

This example divides the contents of registers 8 and 9 by the fullword contents of memory location LOC.

1. REG8 contains X'12345678' = Most significant half of dividend
REG9 contains X'98765432' = Least significant half
of dividend
LOC contains X'34343434' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
D REG8,LOC	DIVIDE (REG8,9) BY (LOC)

Result of D Instruction

(REG8) = 1E1E1E1E = Remainder
(REG9) = 59455459 = Quotient
(LOC) unchanged by this instruction
Condition Code unchanged by this instruction

2. REG8 contains X'FFFF1234' = Most significant half of dividend
REG9 contains X'00000000' = Least significant half
of dividend
LOC contains X'12345678' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
D REG8,LOC	DIVIDE (REG 8,9) BY (LOC)

Result of D Instruction

(REG8) = F250D9E0 = Remainder
(REG9) = FFF2EFFC = Quotient
LOC unchanged by this instruction
Condition Code unchanged by this instruction

3. REG8 contains X'43657898' = Most significant half of dividend
REG9 contains X'12123456' = Least significant half
of dividend
LOC contains X'00000000' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
D REG8,LOC	DIVIDE (REG8,9) BY (LOC)

Result of D Instruction

Division by zero causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.

4. REG8 contains X'80000000' = Most significant half of dividend
REG9 contains X'00000001' = Least significant half
of dividend
LOC contains X'00000001' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
D REG8,LOC	DIVIDE (REG8,9) BY (LOC)

Result of D Instruction

Quotient overflow causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.

Example: DR

This example divides the contents of registers 8 and 9 by the contents of register 2.

REG8 contains X'FFFFFFFF' = Most significant half of dividend
REG9 contains X'FFFFFFFFD' = Least significant half of dividend
REG2 contains X'FFFFFFFFE' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
DR REG8,REG2	DIVIDE (REG8,9) BY (REG2)

Result of DR instruction

(REG8) = FFFFFFFF = Remainder
(REG9) = 00000001 = Quotient
(REG2) unchanged by this instruction
Condition Code unchanged by this instruction

5.7.12 Divide Halfword

Divide Halfword (DH)

Divide Halfword Register (DHR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
DH R1,D2(X2)	4D	RX1,RX2
DH R1,A2(FX2,SX2)	4D	RX3
DHR R1,R2	0D	RR

Operation

The 32-bit signed dividend contained in the register specified by R1 is divided by the 16-bit signed second operand. The 16-bit signed remainder is copied to R1 (bits 16:31) and the halfword value is converted to a fullword value. The 16-bit signed quotient is copied to the register specified by R1 + 1 after conversion to a fullword value.

The sign of the quotient is determined by the rules of algebra. The sign of the remainder is the same as the sign of the dividend.

Condition Code

Unchanged

Programming Notes

In the RX formats, the second operand must be located on a halfword boundary. In the RR format, the second operand is taken from bits 16:31 of the register specified by R2.

If the divisor is equal to zero, the instruction is not executed, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

If the value of the quotient is more positive than X'7FFF' or more negative than X'8000', quotient overflow is said to occur. If quotient overflow occurs, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

Example: DH

This example divides the contents of register 7 by the halfword contents of memory location LOC.

1. REG7 contains X'0000 0054' = Dividend
LOC contains X'0008' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
DH REG7,LOC	DIVIDE (REG7) BY (LOC)

Result of DH Instruction

(REG7) = 0000 0004 = Remainder
(REG8) = 0000 000A = Quotient
(LOC) unchanged by this instruction
Condition Code unchanged by this instruction

2. REG7 contains X'1234 5678' = Dividend
LOC contains X'0000' = Divisor

<u>Assembler Notation</u>	<u>Comments</u>
DH REG7,LOC	DIVIDE (REG7) BY (LOC)

Result of DH Instruction

Division by zero causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.

3. REG7 contains X'8000 0002' = Dividend
LOC contains X'0001'

<u>Assembler Notation</u>	<u>Comments</u>
DH REG7,LOC	DIVIDE (REG7) BY (LOC)

Result of DH Instruction

Quotient overflow causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.

5.7.13 Shift Left Arithmetic (SLA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SLA R1,I2(X2)	EE	RI1

Operation

Bits 1:31 of the first operand, contained in the register specified by R1, are shifted left the number of places specified by the second operand. The sign bit (bit 0), remains unchanged. Bits shifted out of position 1 are shifted through the carry flag and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero

Programming Notes

The state of the C flag indicates the state of the last bit shifted.

The shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

A shift of zero places causes the condition code to be set in accordance with the value contained in the register specified by R1. The C flag is zero in this case.

Example: SLA

This example shifts the bits in register 5 left by the number specified by the second operand.

REG5 contains X'80005647'

<u>Assembler Notation</u>	<u>Comments</u>
SLA REG5,4	SHIFT (REG5) LEFT 4 PLACES

Result of SLA Instruction

(REG5) = 80056470
 Condition Code = 0001 (L=1)

5.7.14 Shift Left Halfword Arithmetic (SLHA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SLHA R1,I2(X2)	CF	RI1

Operation

Bits 17:31 of the register specified by R1 are shifted left the number of places specified by the second operand. Bit 16 of the register, the halfword sign bit, remains unchanged. Bits shifted out of position 17 are shifted through the carry flag and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31. Bits 0:15 of the first operand register remain unchanged.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero

Programming Notes

The condition code settings are based on the halfword (bits 16:31) result.

The state of the C flag indicates the state of the last bit shifted.

The shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

A shift of zero places causes the condition code to be set in accordance with the halfword value contained in bits 16:31 of the register specified by R1. The C flag is zero in this case.

5.7.15 Shift Right Arithmetic (SRA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SRA R1,I2(X2)	EE	RI1

Operation

Bits 1:31 of the first operand, contained in the register specified by R1, are shifted right the number of places specified by the second operand. The sign bit (bit 0), remains unchanged and is propagated right as many positions as specified by the second operand. Bits shifted out of position 31 are shifted through the C flag and lost. The last bit shifted remains in the C flag.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero

Programming Notes

The state of the C flag indicates the state of the last bit shifted.

The shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

A shift of zero places causes the condition code to be set in accordance with the value contained in the register specified by R1. The C flag is zero in this case.

Example: SRA

This example shifts the contents of register 9 right the number of places specified by the second operand.

REG9 contains X'800004256'

<u>Assembler Notation</u>	<u>Comments</u>
SRA REG9,8	SHIFT (REG9) RIGHT 8 PLACES

Result of SRA Instruction

(REG9) = X'FF80C042'
Condition Code = 0001 (L=1)

5.7.16 Shift Right Halfword Arithmetic (SRHA)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SRHA R1,I2 (X2)	CE	RI1

Operation

Bits 17:31 of the register specified by R1 are shifted right the number of places specified by the second operand. Bit 16 of the register, the halfword sign bit, remains unchanged and is propagated right the number of positions specified by the second operand. Bits shifted out of position 31 are shifted through the C flag and lost. The last bit shifted remains in the C flag. Bits 0:15 of the first operand register remain unchanged.

Condition Code

C	V	G	L
X	0	0	0
X	0	0	1
X	0	1	0

Result is zero
Result is less than zero
Result is greater than zero

Programming Notes

The condition code settings are based on the halfword (bits 16:31) result.

The state of the C flag indicates the state of the last bit shifted.

The shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

A shift of zero places causes the condition code to be set in accordance with the halfword value contained in bits 16:31 of the register specified by R1. The C flag is zero in this case.

5.7.17 Convert to Halfword Value Register (CHVR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CHVR R1,R2	12	RR

Operation

The halfword second operand, bits 16:31 of the register specified by R2, is expanded to a fullword by propagating the most significant bit (bit 16) through bits 0:15. This fullword replaces the contents of the register specified by R1.

Condition Code

C	V	G	L	
X	X	0	0	Result is zero
X	X	0	1	Result is less than zero
X	X	1	0	Result is greater than zero
X	1	X	X	Source operand cannot be represented by a 16-bit signed number
1	X	X	X	Carry flag was set in previous condition code
0	X	X	X	Carry flag was zero in previous condition code

Programming Notes

The V flag is set when bit 15 of the second operand is not the same as bit 16 of the second operand. The G and L flags reflect the algebraic value of bits 16:31 of the second operand.

Execution of this instruction following halfword operations guarantees the same results as those obtained if the program were run on a 16-bit machine. For example, if location A in memory contains the halfword value of X'7FFF' (decimal 32767) then,

LH	R1,A	R1 contains X'00007FFF'
AIS	R1,1	R1 contains X'00008000'

Following the add operation, the condition code is:

C	V	G	L
0	0	1	0

indicating a result greater than zero, which is correct for fullword operations. If the same sequence were executed on a 16-bit processor, as:

```
LH      R1,A      R1 contains X'7FFF'  
AIS     R1,1      R1 contains X'8000'
```

Following this, the condition code in the halfword processor is:

C	V	G	L
0	1	0	1

indicating overflow and a negative result. Going back to the original sequence and adding the Convert to Halfword Value Register instruction produces the following:

```
LH      R1,A      R1 contains X'00007FFF'  
AIS     R1,1      R1 contains X'00008000'  
CHVR    R1,R1     R1 contains X'FFFF8000'
```

Following this sequence, the condition code is:

C	V	G	L
0	1	0	1

which is identical to that of the 16-bit processor, and can be tested in the same manner.

CHAPTER 6
FLOATING-POINT ARITHMETIC

6.1 INTRODUCTION

Floating-point arithmetic instructions provide a means for rapid handling of scientific data expressed as floating-point numbers. Single-precision and double-precision floating-point instructions, as well as mixed mode floating-point instructions, are described in this chapter. The comprehensive set of instructions includes load and store floating-point numbers; add, subtract, multiply, divide and compare two floating-point numbers; convert fixed-point to floating-point and vice versa; and mixed mode operations that translate single precision to double precision and vice versa.

Floating-point is a means of representing a quantity in any numbering system. For example, the decimal number 123 (base = 10), can be represented in the following forms:

123.0	x	10 ⁰
1.23	x	10 ²
0.123	x	10 ³
0.0123	x	10 ⁴

In this example, the decimal point moved; this is called a floating point. In actual floating-point representation, the significant digits are always fractional and are collectively referred to as fractions. The power to which the base number is raised is called the exponent. For example, in the number .45678 x 10², 45678 is the fraction and 2 is the exponent. Both the fraction and the exponent can be signed. If we have a floating-point representation such as,

(sign of fraction) (exponent) (fraction)

the following representation applies:

Number	Floating point			
+32.94	= +.3294 x 10 ²	+	+2	3294
-23760000.0	= -.2376 x 10 ⁸	-	+8	2376
+0.000059	= +.59 x 10 ⁻⁴	+	-4	59
-0.0000000092073	= -.92073 x 10 ⁻⁸	-	-8	92073

601


Large or small numbers can be easily expressed in floating-point, making it ideally suitable for scientific computation. Note the compactness of floating-point notation in the above examples.

Floating-point representation in the processor is similar to the above representation. The differences are:


1. Hexadecimal, instead of decimal, numbering system is used.
2. Physical size of the number is limited, therefore the magnitude and precision are limited.

6.2 DATA FORMATS

Floating-point numbers occur in one of two formats: single precision and double precision. The single-precision format requires a fullword (32 bits). When such a value is contained in memory, it must exist on a fullword address boundary. The sign (S), exponent (X), and fraction (consisting of the digits F1, F2, F3, F4, F5, and F6) fields are designated as follows:




The double-precision format requires a doubleword (64 bits). When two general registers hold a double-precision value, an even/odd pair of general registers must be used. The even-numbered register contains the most significant 32 bits, and the next sequential odd register contains the least significant 32 bits. The sign (S), exponent (X), and fraction (consisting of digits F1 through F14) fields are designated as follows:



6.3 FLOATING-PCINT NUMBER

In the processor, a floating-point number is represented in the following form:



Sign The most significant bit of a floating-point number is the sign bit. The sign bit is zero for positive numbers and one for negative numbers. The floating-point value of zero always has a positive sign.

Exponent The 7-bit field, bits 1:7, is designated as the exponent field. The exponent is expressed in excess-64 notation. The number in this field contains the true value of the exponent plus X'40' (decimal 64). This helps to represent very small magnitudes between 0 and 1. Some of the exponent values are as follows:

605

Exponent in Excess-64 notation	True exponent in hexadecimal	True exponent in decimal	Multiply fraction by
00	-40	-64	16^{-64}
3F	-1	-1	16^{-1}
40	0	0	16^0
41	1	1	16^1
7F	3F	63	16^{63}

The exponent field for true zero is always 00.

Fraction The fraction field is 6 hexadecimal digits for single-precision floating-point numbers (thus limiting the precision), and 14 hexadecimal digits for double-precision floating-point numbers. As in any other fraction, the floating-point fraction is expressed with most precision when the most significant hexadecimal digit (not necessarily the most significant bit) is non-zero. The floating-point number with such a fraction is called a normalized floating-point number. In the Series 3200 Processors, normalized numbers are always used to obtain the maximum possible precision. For hexadecimal fraction conversion, refer to Appendix D.

Examples: The following examples illustrate the sign, exponent, and fraction concept of a floating-point number:

Numbers in Hex integer-fraction notation	Sign-exponent- fraction shown for clarity	Single-precision Floating-point numbers
--	---	--

S	E	F
---	---	---

+1.3A25678	0 41 13A25678	4113A256
-6.89F2C	1 41 689F2C	C1689F2C
+1A.C39D21	0 42 1AC39021	421AC39D
-3C1DF.82A3	1 45 3C1DF82A3	C53C1DF8
+ABCDEF12.9AC	0 48 ABCDEF129AC	48ABCDEF
+0.0032A9CF2	0 3E 32A9CF2	3E32A9CF
-0.000002C7B5	1 3B 2C7B5	BB2C7B50

6.3.1 Floating-Point Number Range

The range of magnitude (M) of a normalized floating-point number is as follows:

Single precision:	$16^{-65} \leq M \leq (1 - 16^{-6}) * 16^{63}$
Double precision:	$16^{-65} \leq M \leq (1 - 16^{-14}) * 16^{63}$
Approximately for both:	$5.4 * 10^{-79} \leq M \leq 7.2 * 10^{75}$

Table 6-1 shows the floating-point range in relation to the fixed point range with the decimal values.

TABLE 6-1 FLOATING/FIXED POINT RANGES


606

FLOATING-POINT NUMBERS	FIXED-POINT INTEGER	DECIMAL NUMBERS
(most negative) FFFF FFFF		$-7.2 * 10^{75}$
C880 0000	8000 0000 (most negative)	-2 147 483 648
C111 0000	FFFF FFFF (least negative)	-1
(least negative) 8010 0000		$-5.4 * 10^{-79}$
(true zero) 0000 0000	0000 0000	0
(least positive) 0010 0000		$+5.4 * 10^{-79}$
4110 0000	0000 0001 (least positive)	+1
487F FFFF	7FFF FFFF (most positive)	+2 147 483 647
(most positive) 7FFF FFFF		$+7.2 * 10^{75}$

6.3.2 Normalization

Normalization is a process of making non-zero the most significant digit (F1) of the fraction of a floating-point number. In the normalization process, the floating-point fraction is shifted left hexadecimally (i.e., four bits at a time), and its exponent is decremented by one for each hexadecimal shift until the most significant digit (not necessarily the most significant bit) of the fraction is non-zero.

607



Except for the load instructions, all floating-point operations assume and require normalized operands for consistent results. The load instructions normalize an unnormalized operand.

Example:


Operands	After normalization
1. 42012345	41123450
2. 21000ABC	1EABC000
3. C900FE12	C7FE1200
4. 6C000000	00000000 (true zero)

In Example 4, the fraction of the operand is zero. During the normalization process, such a fraction is detected, and the floating-point number is set to true zero.

Normalized results are always produced in floating-point operations, assuming the operands are normalized. Results of operations between unnormalized numbers are undefined.

6.3.3 Equalization

Equalization is a process of equalizing exponents of two floating-point numbers. The fraction of the floating-point number with the smaller exponent is shifted right hexadecimally, i.e., four bits at a time, and its exponent is incremented by one for each hexadecimal shift until the two exponents are equal.



During floating-point addition and subtraction, the two floating-point operands are equalized.

Example:

	Floating point operands	After equalization
1.	43123456 3F789ABC	43123456 43000078
2.	C7FE1234 4956789A	C900FE12 4956789A

In this example, normalized floating-point numbers are shown because addition and subtraction require normalization. If the exponents differ by more than 6 for single precision or more than 14 for double precision, the representable significance of the lower exponent floating-point number is lost in the process of equalization. Digits shifted out are shifted through the guard digits and may still have an effect on the result, sum, or difference.

6.3.6 Exponent Underflow

The normalization process, during a floating-point operation, may produce an exponent underflow. This underflow occurs when a result exponent is less than -64 . Figure 6-2 illustrates exponent underflow using a line representation of numbers.




Figure 6-2 Exponent Underflow

If underflow occurs, an arithmetic fault interrupt is taken, if enabled by the current PSW. Both operands remain unchanged. If underflow is disabled by the current PSW, the result is forced to zero (the closest possible answer), the V flag in the condition code is set, and the next sequential instruction is executed.

6.3.7 Guard Digits and R*-Rounding

When an intermediate floating-point result has been formed, it consists of a sign, an exponent, and a fraction field. The fraction field is extended by a number of guard digits containing the least significant fraction digits of the intermediate result. Before the result is copied to a destination, it is rounded to compensate for the loss in the final result of the guard digits.

The rules for the R*-Rounding scheme are:

- If the most significant guard digit is hexadecimal 7 or less, no rounding is performed. (See Example 1.)
- If the most significant guard digit is hexadecimal 8, and all other guard digits are 0, the least significant bit of the final result is forced to 1. (See Example 2.)
- If the most significant guard digit is hexadecimal 8, and another guard digit is non-zero; or if the most significant guard digit is hexadecimal 9 or greater, 1 is added to the fraction field of the final result. (See Example 3.) If this addition produces a carry out of the fraction field (i.e., fraction field was all 1s), the result exponent is incremented by 1, the most significant fraction digit (F1) is set to hexadecimal 1, and all other fraction digits are set to 0. (See Example 4.) Note that exponent overflow could occur as the result of rounding.

Examples of R*-Rounding

INTERMEDIATE RESULT	FINAL SINGLE-PRECISION RESULT
1. 42ABCD12 32680000	42ABCD12
2. C1183756 80000000	C1183757
3. 3E265739 80100000	3E26573A
4. 41FFFFFF F0000000	42100000

6.3.8 Conversion from Decimal

To convert a decimal number into the excess-64 notation used internally by the processor, the following steps must be taken:

1. Separate the decimal integer from the decimal fraction:

$$182.375_{10} = (182 + .375)_{10}$$

2. Convert each part to hexadecimal by referring to the integer conversion table and the fraction conversion table in Appendix D.

$$182_{10} = B6_{16} \quad .375_{10} = .6_{16}$$

3. Combine the hexadecimal integer and fraction:

$$B6.6_{16} = (B6.6 \times 16^0)_{16}$$

4. Shift the radix point:

$$(B6.6 \times 16^0)_{16} = (.B66 \times 16^2)_{16}$$

5. Add 64 (X^{40}) to the exponent:

$$40_{16} + 2_{16} = 42_{16}$$

6. Convert the exponent, field and fractions to binary allowing 1 bit for the sign, 7 bits for exponent field, and 24 or 56 bits for the fraction.

$$42B66 = 0100 \ 0010 \ 1011 \ 0110 \ 0110 \ 0000 \ 0000 \ 0000$$

6.4 CONDITION CODE

Most floating-point operations affect the condition code. For each instruction description, the possible condition code settings are shown.

6.5 FLOATING-POINT INSTRUCTIONS

Floating-point instructions use the Register to Register (RR), and the Register and Indexed Storage (RX) instruction formats. In all of the RR formats, except for fix and float, the R1 and R2 fields specify one of the floating-point registers. There are eight single-precision floating-point registers and eight double-precision floating-point registers numbered 0, 2, 4, 6, 8, 10, 12, and 14. Except for FXR, FXDR, LGER, and LGDR instructions, the R1 field always specifies a floating-point register.

Floating-point arithmetic operations, excluding loads and stores, require normalized operands to ensure correct results. If the operands are not normalized, the results of these operations are undefined. Floating-point results are normalized. The floating-point load instructions normalize the floating-point data presented as the second operand.

The single-precision floating-point instructions described in this section are:

LE	Load Floating-Point
LER	Load Floating-Point Register
LEGR	Load Floating-Point from General Register
LPER	Load Positive Floating-Point Register
LCER	Load Complement Floating-Point Register
LME	Load Floating-Point Multiple
LGER	Load General Register from Floating-Point Register
STE	Store Floating-Point
STME	Store Floating-Point Multiple
AE	Add Floating-Point
AER	Add Floating-Point Register
SE	Subtract Floating-Point
SER	Subtract Floating-Point Register
CE	Compare Floating-Point
CER	Compare Floating-Point Register
ME	Multiply Floating-Point
MER	Multiply Floating-Point Register
DE	Divide Floating-Point
DER	Divide Floating-Point Register
FXR	Fix Register
FLR	Float Register

The double-precision floating-point instructions described in this section are:

LD	Load DFPF
LDR	Load Register DFPF
LDGR	Load DFPF from General Registers
LPDR	Load Positive Register DFPF
LCDR	Load Complement Register DFPF
LGDR	Load General Register from DFPF register
STD	Store DFPF
STMD	Store Multiple DFPF
AD	Add DFPF
ADR	Add Register DFPF
SD	Subtract DFPF
SDR	Subtract Register DFPF
CD	Compare DFPF
CDR	Compare Register DFPF
MD	Multiply DFPF
MDR	Multiply Register DFPF
DD	Divide DFPF
DDR	Divide Register DFPF
FXDR	Fix Register DFPF
FLDR	Float Register DFPF

The mixed mode floating-point instructions described in this section are:

LED	Load SPFP from DFPF
LEDR	Load Register SPFP from DFPF
LDE	Load DFPF from SPFP
LDER	Load Register DFPF from SPFP
STDE	Store DFPF in SPFP

6.5.1 Load Floating-Point

Load Floating-Point (LE)

Load Floating-Point Register (LER)

Load Floating-Point from General Register (LEGR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LE R1,D2(X2)	68	RX1,RX2
LE R1,A2(FX2,SX2)	68	RX3
LER R1,R2	28	RR
LEGR R1,R2	A5	RR

Operation

The floating-point second operand is normalized, if necessary, and placed in the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	0

Floating-point result is zero
Floating-point result is less than zero
Floating-point result is greater than zero
Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 0000'.

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be loaded on a fullword boundary.

Example: LE

This example normalizes the fullword at memory location LOC and places it in floating-point register 8.

Floating-point REG8 contains unknown data
LOC contains X'4200 1000'

Assembler Notation

Comments

LE REG8,LOC

LOAD FROM LOC AND NORMALIZE

Result of LE Instruction:

(REG8) = X'4010 0000'

(LOC) Unchanged by this instruction

Condition Code = 0010

6.5.2 Load Positive Floating-Point Register (LPER)

<u>Assembler Notation</u>	<u>Op-code</u>	<u>Format</u>
LPER R1,R2	13	RR

Operation

The floating-point second operand specified by R2 is forced positive, normalized if necessary and placed in the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	0
0	1	0	0

Floating-point result is zero

Floating-point result is greater than zero

Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 00C0'.

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Example:

Floating-point REG6 contains unknown data

Floating-point REG8 contains X'C11921FB'

<u>Assembler Notation</u>	<u>Comments</u>
LPER REG6,REG8	LOAD REG6 WITH POSITIVE OF (REG8)

Result of LPER Instruction:

(REG6) = X'411921FB'

(REG8) unchanged by this instruction

Condition Code = 0010

6.5.3 Load Complement Floating-Point Register (LCER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LCER R1,R2	17	RR

Operation

The sign of the floating-point second operand specified by R2 is complemented. The resulting floating-point number is normalized, if necessary, and placed in the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	1	0	0

Floating-point result is zero
Floating-point result is less than zero
Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 00C0'.

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

6.5.4 Load Floating-Point Multiple (LME)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LME R1,D2(X2)	72	RX2,RX2
LME R1,A2(FX2,SX2)	72	RX3

Operation

Successive single-precision floating-point registers, starting with the register specified by R1, are loaded from successive fullword memory locations starting with the address of the second operand. The process stops when floating-point register 14 has been loaded.

Condition Code

Unchanged

Programming Notes

Values loaded into the floating-point registers are assumed to be normalized, and no test or adjustment is performed.

The second operand must be located on a fullword boundary.

6.5.5 Load General Register from Floating-Point Register (LGER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LGER R1,R2	15	RR

Operation

The floating-point second operand, contained in the single-precision floating-point register specified by R2, is placed in the general register specified by R1. The second operand is unchanged.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero

Result is less than zero

Result is greater than zero

6.5.6 Store Floating-Point (STE)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STE R1,D2(X2)	60	RX1,RX2
STE R1,A2 (FX2,SX2)	60	RX3

Operation

The floating-point first operand, contained in the single-precision floating-point register specified by R1, is placed in the fullword memory location specified by the second operand address. The first operand is unchanged.

Condition Code

Unchanged

Programming Note

The second operand must be located on a fullword boundary.

6.5.7 Store Floating-Point Multiple (STME)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STME R1,D2(X2)	71	RX1,RX2
STME R1,A2(FX2,SX2)	71	RX3

Operation

The contents of successive single-precision floating-point registers, starting with the even numbered register specified by R1, are stored in successive fullword memory locations, starting with the address of the second operand. The operation stops when the contents of floating-point register 14 have been stored.

Condition Code

Unchanged

Programming Note

The second operand must be located on a fullword boundary.

6.5.8 Add Floating-Point

Add Floating-Point (AE)

Add Floating-Point Register (AER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
AE R1,D2(X2)	6A	RX1,RX2
AE R1,A2(FX2,SX2)	6A	RX3
AER R1,R2	2A	RR

Operation

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift, until the two exponents are equal. The hexadecimal digits (of four bits each) are shifted through the guard digits for additional precision. If no equalizing shifts are required, the guard digits remain zero. The fractions are then algebraically added. The guard digits participate in this addition.

If the addition of fractions produces a carry, the exponent of the result is incremented by one, and the fraction of the result is shifted right one hexadecimal digit. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a normalized result. This result is then R*-rounded and replaces the contents of the single-precision floating-point register specified by R1.

If the addition of fractions does not produce a carry, the result is normalized, if necessary, and R*-rounded. This result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Floating-point result is zero

Floating-point result is less than zero

Floating-point result is greater than zero

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Exponent underflow

Programming Notes

When the addition of the fractions produces a carry, incrementing the exponent of the result by one can produce exponent overflow. In this case, the arithmetic fault interrupt is taken and the contents of the register specified by R1 remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the first operand is larger than the second operand.

Example: AE

This example adds the contents of LOC to the contents of floating-point register 8 and places the result in floating-point register 8.

Floating-point REG8 contains X'7EFF FFFF'.
LOC contains X'7EFF FFFF'

<u>Assembler Notation</u>	<u>Comments</u>
AE REG8,LOC	ADD (LOC) TO (REG8)

Result of AE Instruction

(Floating-Point REG8) = 7F1F FFFF
(LOC) unchanged by this instruction
Condition Code = 0010

6.5.9 Subtract Floating-Point

Subtract Floating-Point (SE)

Subtract Floating-Point Register (SER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SE R1,D2(X2)	6B	RX1,RX2
SE R1,A2(FX2,SX2)	6B	RX3
SER R1,R2	2B	RR

Operation

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift, until the two exponents are equal. The hexadecimal digits (of four bits each) are shifted through the guard digits for additional precision. If no equalizing shifts are required, the guard digits remain zero. The second operand fraction is then subtracted algebraically from the first operand fraction. The guard digits participate in this subtraction.

If the subtraction of fractions produces a carry, the exponent of the result is incremented by one, and the fraction of the result is shifted right one hexadecimal digit. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a normalized result. This result is then R*-rounded and replaces the contents of the single-precision floating-point register specified by R1.

If the subtraction of fractions does not produce a carry, the result is normalized, if necessary, then R*-rounded. This result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Floating-point result is zero

Floating-point result is less than zero

Floating-point result is greater than zero

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Exponent underflow

Programming Notes

When the subtraction of the fractions produces a carry, incrementing the exponent of the result by one can produce exponent overflow. In this case, the arithmetic fault interrupt is taken, and the contents of R1 remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the first operand is larger than the second operand.

Example: SE

This example subtracts the contents of LOC from the contents of floating-point register 8 and places the result in floating-point register 8.

Floating-point REG8 contains X'7EFF FFFF'
LOC contains X'7A10 0000'

Assembler Notation

Comments

SE REG8,LOC

SUBTRACT (LOC) FROM (REG8)

Result of SE Instruction

(Floating-point REG8) = 7(FE(F (F(F(FE
(LOC) unchanged by this instruction
Condition Code = 0010

6.5.10 Compare Floating-Point

Compare Floating-Point (CE)

Compare Floating-Point Register (CER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CE R1,D2(X2)	69	RX1,RX2
CE R1,D2(FX2,SX2)	69	RX3
CER R1,R2	29	RR

Operation

The first and second operands are compared. Comparison is algebraic, and the sign, fraction, and exponent of each number must be considered. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	L
0	X	0	0
1	X	0	1
0	X	1	0

First operand is equal to second operand
First operand is less than second operand
First operand is greater than second operand

Programming Notes

The state of the V flag is undefined.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.11 Multiply Floating-Point

Multiply Floating-Point (ME)

Multiply Floating-Point Register (MER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
ME R1,D2(X2)	6C	RX1,RX2
ME R1,A2(FX2,SX2)	6C	RX3
MER R1,R2	2C	RR

Operation

The exponents of each operand, as derived from the excess-64 notation used in floating-point representation, are added to produce the exponent of the result. This exponent is converted back to excess-64 notation, and the fractions are then multiplied.

If the product is zero, the entire floating-point value is forced to zero, X'0000 0000'. If the product is not zero, the result is normalized. The sign of the result is determined by the rules of algebra. The R*-rounded result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Floating-point result is zero

Floating-point result is less than zero

Floating-point result is greater than zero

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Exponent underflow

Programming Notes

Multiplication of two 6-hexadecimal-digit fractions effectively produces a result of 6 hexadecimal digits and a number of guard digits. The guard digits participate in the R*-rounding of the final result.

The addition of exponents can produce exponent overflow. In this case, an arithmetic fault interrupt is taken, and both operands remain unchanged.

The addition of exponents or the normalization process can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the second operand multiplier contains sets of four or more contiguous ones or zeros.

Example: ME

This example multiplies the contents of floating-point register 8 by the contents of memory location LOC and places the result in floating-point register 8.

Floating-point REG8 contains X'5FFF FFFF'
LOC contains X'60FF FFFF'

<u>Assembler Notation</u>	<u>Comments</u>
ME REG8,LOC	MULTIPLY (REG8) BY (LOC)

Result of ME Instruction

(Floating-point REG8) = 7FFF FFFE
(LOC) unchanged by this instruction
Condition Code = 0010

6.5.12 Divide Floating-Point

Divide Floating-Point (DE)

Divide Floating-Point Register (DER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
DE R1,D2 (X2)	6D	RX1,RX2
DF R1,A2 (FX2,SX2)	6D	RX3
DER R1,R2	2D	RR

Operation

The exponents of each operand, as derived from the excess-64 notation used in floating-point representation, are subtracted to produce the exponent of the result. This exponent is converted back to excess-64 notation.

The first operand fraction is then divided by the second operand fraction. Division continues until the quotient is normalized, adjusting the exponent for each additional division required.

No remainder is returned. The sign of the quotient is determined by the rules of algebra. The R*-rounded quotient replaces the contents of the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0
1	1	0	0

Floating-point result is zero

Floating-point result is less than zero

Floating-point result is greater than zero

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Exponent underflow

Divisor equal to zero

Programming Notes

Before starting the divide operation, the divisor is checked. If it is equal to zero, the operation is aborted, and the arithmetic fault interrupt is taken. Neither operand is changed.

Subtraction of exponents may produce exponent overflow. In this case, an arithmetic fault interrupt is taken, and both operands remain unchanged.

The subtraction of exponents or the division process can produce exponent underflow; normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

The 6-hexadecimal digit first operand fraction is divided by the 6-hexadecimal digit second operand, effectively producing the 6-hexadecimal digit quotient along with a number of guard digits. The guard digits participate in the R*-rounding of the final result.

In the RX formats, the second operand must be located on a fullword boundary.

Example: DE

This example divides the contents of floating-point register 4 by the contents of memory location LOC and places the result in floating-point register 4.

Floating-point REG4 contains X'44FF FFFF' = dividend
LOC contains X'0611 1111' = divisor

<u>Assembler Notation</u>	<u>Comments</u>
DE REG4,LOC	DIVIDE (REG4) BY (LOC)

Result of DE Instruction:

(Floating-point REG4) = 7FF0 0000
(LOC) unchanged by this instruction
Condition Code = 0010

6.5.13 Fix Register (FXR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
FXR R1,R2	2E	RR

Operation

R1 and R2 specify a general-purpose register and a floating-point register respectively. The normalized floating-point number contained in the floating-point register is converted to a two's complement notation integer value by shifting and truncating. The result is stored in the general register specified by R1.

Condition Code

C	V	G	L	
X	0	0	0	Result is zero or underflow
X	0	0	1	Result is less than zero
X	0	1	0	Result is greater than zero
X	1	0	1	Overflow, result is less than zero
X	1	1	0	Overflow, result is greater than zero

Programming Notes

The range of floating-point magnitudes (M) that produces a non-zero integral result is:

$$\pm X'4880\ 0000' > M \geq \pm X'4110\ 0000'$$

Floating-point magnitudes greater than $+X487F\ FFFF'$ or $-X'4880\ 0000'$ cause overflow. The result is forced to $X'7FFF\ FFFF'$ if positive, or to $X'8000\ 0000'$ if negative. The V flag is set in the condition code along with either the G or L flag, depending on the sign of the result.

Floating-point magnitudes less than $+X'4110\ 0000'$ cause underflow, and the result is forced to zero.

In the event of overflow or underflow, no arithmetic fault interrupt is taken, even if enabled in the current PSW.

Example: FXR

This example converts the contents of floating-point register 8 to a fixed-point number and places it in register 3.

Floating-point REG8 contains X'46FF FF00'
REG3 contains unknown data

Assembler Notation

Comments

FXR REG3,REG8

CONVERT (REG8) TO FIXED POINT

Result of FXR Instruction

(REG3) = 00FFFF00
(Floating-point REG8) unchanged by this instruction
Condition Code = 0010

6.5.14 Float Register (FLR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
FLR R1,R2	2F	RR

Operation

R1 and R2 specify a floating-point register and a general-purpose register, respectively. The integer value contained in the general register specified by R2 is converted to a floating-point number and stored in the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
X	0	0	0
X	0	0	1
X	0	1	0

Floating-point result is zero
Floating-point result is less than zero
Floating-point result is greater than zero

Programming Note

The full range of fixed-point integer values can be converted to floating point. The fixed-point value X'7FFF FFFF', the largest positive integer, converts to the floating-point value X'487F FFFF'. The fixed-point value X'8000 0000', the most negative integer, converts to the floating-point value X'C880 0000'. The result in R1 is normalized and truncated, if necessary, to fit in the six fraction digits.

Example: FLR

This example converts the fixed-point contents of Register 4 to a floating-point number and places it in floating-point register 8.

(REG4) contains X'7FFF FFF0'
Floating-point REG8 contains unknown data

<u>Assembler Notation</u>	<u>Comments</u>
FLR REG8,REG4	CONVERT (REG4) TO FLOATING POINT

Result of FLR Instruction:

(Floating-point REG8) = 487FFFFF
(REG4) unchanged by this instruction
Condition Code = 0010

6.5.15 Load Double-Precision Floating-Point

Load Double-Precision Floating-Point (LD)
Load Register Double-Precision Floating-Point (LDR)
Load Double-Precision Floating-Point Registers from General
Registers (LDGR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LD R1,D2(X2)	78	RX1,RX2
LD R1,A2(FX2,SX2)	78	RX3
LDR R1,R2	38	RR
LDGR R1,R2	A6	RR

Operation

The floating-point second operand is normalized, if necessary, and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	0

Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 0000 0000 0000'.

Normalization can produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken, and the register specified by R1 remains unchanged. If exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

The R1 field for LDGR must specify the even number of an even/odd pair of general registers.

6.5.16 Load Positive Double-Precision Register (LPDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LPDR R1,R2	33	RR

Operation

The double-precision floating-point second operand contained in the double-precision floating-point register specified by R2 is forced positive. The result is normalized if necessary and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	0
0	1	0	0

Double-precision result is zero

Double-precision result is greater than zero

Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 0000 0000 0000'.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken, and the register specified by R1 remains unchanged. If exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

6.5.17 Load Complement Double-Precision Register (LCDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LCDR R1,R2	37	RR

Operation

The sign of the double-precision floating-point second operand contained in the double-precision floating-point register specified by R2 is complemented. The result is normalized if necessary and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	1	0	0

Double-precision result is zero
Double-precision result is less than zero
Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 0000 0000 0000'.

Normalization may produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken and the register specified by R1 remains unchanged. If an exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

6.5.18 Load Multiple Double-Precision Floating-Point (LMD)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LMD R1,D2(X2)	7F	RX1,RX2
LMD R1,A2(FX2,SX2)	7F	RX3

Operation

Successive double-precision floating-point registers, starting with the register specified by R1, are loaded from successive fullword memory location pairs, starting with the address of the second operand. The process stops when double-precision floating-point register 14 has been loaded.

Condition Code

Unchanged

Programming Notes

Values loaded into the double-precision floating-point registers are assumed to be normalized, and no test or adjustment is performed.

The second operand must be located on a fullword boundary.

6.5.19 Load General Registers from Double-Precision
Floating-Point Register (LGDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LGDR R1,R2	16	RR

Operation

The double-precision floating-point second operand, contained in the double-precision register specified by R2, is placed in the general register pair specified by R1. The second operand is unchanged.

Condition Code

C	V	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is less than zero
0	0	1	0	Result is greater than zero

Programming Notes

The R1 field must specify the even member of the even/odd pair of general registers receiving the result. The even numbered register receives the most significant 32 bits while the next sequential odd numbered register receives the least significant 32 bits.

If R1 is not an even numbered register, unpredictable results occur.

6.5.20 Store Double-Precision Floating-Point (STD)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STD R1,D2(X2)	70	RX1,RX2
STD R1,A2(FX2,SX2)	70	RX3

Operation

The floating-point first operand, contained in the double-precision floating-point register specified by R1, is placed in the double word memory location specified by the second operand address. The first operand is unchanged.

Condition Code

Unchanged

Programming Note

The second operand must be located on a fullword boundary.

6.5.21 Store Multiple Double-Precision Floating-Point (STMD)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STMD R1,D2(X2)	7E	RX1,RX2
STMD R1,A2(FX2,SX2)	7E	RX3

Operation

The contents of successive double-precision floating-point registers, starting with the even numbered register specified by R1, are stored in successive fullword memory location pairs, starting with the address of the second operand. The operation stops when the contents of double-precision floating-point register 14 have been stored.

Condition Code

Unchanged

Programming Note

The second operand must be located on a fullword boundary.

6.5.22 Add Double-Precision Floating-Point

Add Double-Precision Floating-Point (AD)

Add Register Double-Precision Floating-Point (ADR)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Format</u>
AD	R1,D2(X2)	7A	RX1,RX2
AD	R1,A2(FX2,SX2)	7A	RX3
ADR	R1,R2	3A	RR

Operation

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift until the two exponents are equal. Hexadecimal digits are shifted through the guard digits to retain precision. The fractions are then added algebraically.

If the addition of fractions produces a carry, the exponent of the result is incremented by one and the fraction of the result is shifted right one hexadecimal position. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a normalized result. This result is R*-rounded and replaces the contents of the double-precision floating-point register specified by R1.

If the addition of fractions does not produce a carry, the result is normalized, if necessary, and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Double-precision result is zero

Double-precision result is less than zero

Double-precision result is greater than zero

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Exponent underflow

Programming Notes

When the addition of fractions produces a carry, incrementing the exponent of the result by one may produce exponent overflow. In this case, the arithmetic fault interrupt is taken and both operands remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Fastest results occur when the first operand is larger than the second operand.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.23 Subtract Double-Precision Floating-Point

Subtract Double-Precision Floating-Point (SD)
 Subtract Register Double-Precision Floating-Point (SDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SD R1,D2(X2)	7B	RX1,RX2
SD R1,A2(FX2,SX2)	7B	RX3
SDR R1,R2	3B	RR

Operation

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift, until the two exponents are equal. Hexadecimal digits are shifted through the guard digits to retain precision. The second operand fraction is then subtracted algebraically from the first operand fraction.

If the subtraction of fractions produces a carry, the exponent of the result is incremented by one and the fraction of the result is shifted right one hexadecimal position. The carry bit is shifted back into the most significant hexadecimal digit of the fraction producing a normalized result. This result is R*-rounded and replaces the contents of the double-precision floating-point register specified by R1.

If the subtraction of fractions does not produce a carry, the result is normalized, if necessary, then R*-rounded and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Double-precision result is zero
 Double-precision result is less than zero
 Double-precision result is greater than zero
 Exponent overflow, result is less than zero
 Exponent overflow, result is greater than zero
 Exponent underflow

Programming Notes

When the subtraction of fractions produces a carry, incrementing the exponent of the result by one may produce exponent overflow. In this case, the arithmetic fault interrupt is taken and the contents of R1 remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Fastest results occur when the first operand is larger than the second operand.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.24 Compare Double-Precision Floating-Point

Compare Double-Precision Floating-Point (CD)

Compare Register Double-Precision Floating-Point (CDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
CD R1,D2(X2)	79	RX1,RX2
CD R1,A2(FX2,SX2)	79	RX3
CDR R1,R2	39	RR

Operation

The first and second operands are compared. Comparison is algebraic, taking into account the sign, exponent and fraction of each number. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

C	V	G	L
0	X	0	0
1	X	0	1
0	X	1	0

First operand is equal to second operand

First operand is less than second operand

First operand is greater than second operand

Programming Notes

The state of the overflow flag is undefined.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.25 Multiply Double-Precision Floating-Point

Multiply Double-Precision Floating-Point (MD)

Multiply Register Double-Precision Floating-Point (MDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
MD R1,D2(X2)	7C	RX1,RX2
MD R1,A2(FX2,SX2)	7C	RX3
MDR R1,R2	3C	RR

Operation

The exponents of the two operands, as derived from the excess-64 notation used in floating-point representation, are added to produce the exponent of the result. This exponent is converted back to excess-64 notation. The fractions are then multiplied.

If the product is zero, the entire double-precision value is forced to zero, X'0000 0000 0000 0000'. If the product is not zero, the result is normalized, if necessary. The sign of the result is determined by the rules of algebra. The R*-rounded result replaces the contents of the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0

Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent overflow, result is less than zero
Exponent overflow, result is greater than zero
Exponent underflow

Programming Notes

Multiplication of two 14-hexadecimal-digit fractions effectively produces a result of 14 hexadecimal digits and a number of guard digits. The guard digits participate in the R*-rounding of the final result.

The addition of exponents may produce exponent overflow. In this case, an arithmetic fault interrupt is taken and both operands remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the second operand multiplier contains sets of 4 or more contiguous ones or zeros.

6.5.26 Divide Double-Precision Floating-Point

Divide Double-Precision Floating-Point (DD)
 Divide Register Double-Precision Floating-Point (DDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
DD R1,D2(X2)	7D	RX1,RX2
DD R1,A2(FX2, SX2)	7D	RX3
DDR R1,R2	3D	RR

Operation

The exponents of the two operands, as derived from the excess-64 notation used in floating-point representation, are subtracted to produce the exponent of the result. This exponent is converted back to excess-64 notation.

The first operand fraction is then divided by the second operand fraction. Division continues until the quotient is normalized, adjusting the exponent for each additional division required.

No remainder is returned. The sign of the result is determined by the rules of algebra. The R*-rounded quotient replaces the contents of the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
0	1	0	0
1	1	0	0

Double-precision result is zero
 Double-precision result is less than zero
 Double-precision result is greater than zero
 Exponent overflow, result is less than zero
 Exponent overflow, result is greater than zero
 Exponent underflow
 Divisor equal to zero

Programming Notes

Before starting the divide operation, the divisor is checked. If it is equal to zero, the operation is aborted, and the arithmetic fault interrupt is taken. Neither operand is changed.

The subtraction of exponents may produce exponent overflow. In this case, an arithmetic fault interrupt is taken and both operands remain unchanged.

Subtraction of exponents or the division process can produce exponent underflow. Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

The 14-hexadecimal-digit first operand fraction is divided by the 14-hexadecimal-digit second operand fraction, effectively producing the 14-hexadecimal-digit quotient along with a number of guard digits. The guard digits participate in the R*-rounding of the final result.

In the RY formats, the second operand must be located on a fullword boundary.

6.5.27 Fix Register Double-Precision (FXDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
FXDR R1,R2	3E	RR

Operation

R1 and R2 specify a general purpose register and a double-precision floating-point register, respectively. The normalized floating-point number contained in the floating-point register is converted to an integer value by shifting and truncating. The result is placed in the general register specified by R1.

Condition Code

C	V	G	L
X	0	0	0
X	0	0	1
X	0	1	0
X	1	0	1
X	1	1	0

Result is zero or underflow

Result is less than zero

Result is greater than zero

Overflow, result is less than zero

Overflow, result is greater than zero

Programming Notes

The range of the floating-point magnitude (M) that produces a non-zero integral result is:

$$\pm X'4880\ 0000\ 0000\ 0000' \geq M \geq \pm X'4110\ 0000\ 0000\ 0000'$$

Double-precision floating-point magnitudes greater than $+X'487F\ FFFF\ FFFF\ FFFF'$ or $-X'4880\ 0000\ 0000\ 0000'$ cause overflow. The result is forced to $X'7FFF\ FFFF'$ if positive or to $X'8000\ 0000'$ if negative. The V flag is set in the condition code along with either the G or L flag, depending on the sign of the result.

Double-precision floating-point magnitudes less than $+X'4110\ 0000\ 0000'$ cause underflow, and the result is forced to zero.

In the event of overflow or underflow, no arithmetic fault interrupt is taken even if enabled in the current PSW.

6.5.28 Float Register Double-Precision (FLDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
FLDR R1,R2	3F	RR

Operation

R1 and R2 specify a double-precision floating-point register and a general purpose register, respectively. The integer value contained in the general register specified by R2 is converted to a floating-point number and placed in the double-precision floating-point register specified by R1.

Condition Code

C	V	S	L
X	0	0	0
X	0	0	1
X	0	1	0

Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero

Programming Notes

The full range of fixed point integer values may be converted to double-precision floating-point. The fixed point value X'7FFF FFFF', the largest positive integer, converts to a double-precision floating-point value of X'487F FFFF FF00 0000'. The fixed-point value X'8000 0000', the most negative integer, converts to a double-precision floating-point value of X'C880 0000 0000 0000'.

The result in R1 is normalized.

6.5.29 Load Single-Precision Floating-Point Register From Double

Load Single-Precision Floating-Point Register from Double-Precision Memory (LED)

Load Single-Precision Floating-Point Register from Double-Precision Register (LEDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LED R1,D2(X2)	84	RX1,RX2
LED R1,A2(FX2,SX2)	84	RX3
LEDR R1,R2	A4	RR

Operation

Double-precision floating-point data from the second operand location is R*-rounded to single-precision accuracy, and placed in the single-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	0
0	1	0	1
0	1	1	0

Floating-point result is zero

Floating-point result is less than zero

Floating-point result is greater than zero

Exponent underflow

Exponent overflow, result is less than zero

Exponent overflow, result is greater than zero

Programming Notes

R1 and R2 must specify even-numbered registers.

Rounding of the result may cause exponent overflow. In this case, the register specified by R1 is unchanged, and the arithmetic fault interrupt is taken.

Normalization of the result may produce exponent underflow. If enabled by PSW bit 19, the arithmetic fault interrupt is taken, and the register specified by R1 remains unchanged. If bit 19 of the current PSW is zero, zeros replace the contents of the register specified by P1.

In the RR format, double-precision data is contained in the even/cdd pair of general registers specified by R2. R2 contains the most-significant 32 bits, and R2+1 contains the least-significant 32 bits. If R2 is not an even numbered register, unpredictable results occur.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.30 Load Double-Precision Floating-Point Register From Single

Load Double-Precision Floating-Point Register from Single-Precision Memory (LDE)

Load Double-Precision Floating-Point Register from Single-Precision Register (LDER)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LDE R1,D2(X2)	87	RX1,RX2
LDE R1,A2(FX2,SX2)	87	FX3
LDER R1,R2	A7	RR

Operation

Single-precision floating-point data from the second operand location is converted to double-precision data by appending trailing zeros. The result replaces the contents of the double-precision floating-point register specified by R1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	0

Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent underflow

Programming Notes

The registers specified by R1 and R2 must be even-numbered registers.

Normalization of the result may produce exponent underflow. If enabled by PSW bit 19, the arithmetic fault interrupt is taken, and the register specified by R1 remains unchanged. If bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

6.5.31 Store Double-Precision Floating-Point Register in Single-Precision Memory (STDE)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STDE R1,D2(X2)	82	RX1,RX2
STDE R1,A2(FX2,SX2)	82	RX3

Operation

Data from the double-precision floating-point register specified by R1 is R*-rounded to single-precision accuracy, and stored in the fullword second operand location.

Condition Code

Unchanged

Programming Notes

The register specified by R1 must be an even-numbered register.

Normalization of the rounded result may produce exponent underflow. In this case, zero, X'0000 0000', replaces the contents of the second operand location.

Rounding of the result may cause exponent overflow. In this case, the contents of the second operand location remain unchanged, and the arithmetic fault interrupt is taken.

The second operand must be located on a fullword boundary.

There are two standard values for the sign S: hexadecimal C for plus and hexadecimal D for minus. However, the hexadecimal values 3, A, E, and F are also recognized for plus, and hexadecimal B is recognized for minus. Other values, 0 through 2 and 4 through 9, are illegal in the S position.

A packed decimal number contains an odd number of decimal digits. The most significant digit (zero or nonzero) of the number is in bit positions 0-3 of the left-most byte. The least significant digit occupies bit positions 0-3 of the right-most byte of the string, immediately preceding the sign digit, S. Any unused digit at the beginning of the string is filled with a leading zero.

7.2.2 Unpacked (Zoned) Decimal

A number represented in unpacked decimal format is a fixed-point signed integer, and consists of from 1 to 31 consecutive bytes. (See Figure 7-2.) Each byte, with the exception of the right-most byte, is assumed to contain the 7-bit ASCII equivalent of a decimal digit. Thus, the top four bits contain zone information and the bottom four bits in each byte contain the binary equivalent of a decimal digit from 0 through 9.

When the processor generates an unpacked decimal byte string, the zone digit is always '3'. However, any zone value is accepted in an unpacked decimal operand, since the zone has no effect on the operation of the instructions and is not examined. In the right-most byte of the string, S is the sign digit. Acceptable values for the sign digit are the same as those defined for packed decimal data.




Figure 7-2 Unpacked Decimal Format

The most significant digit of an unpacked decimal number occupies the left-most byte of the string. The least significant digit occupies the right-most byte of the string.

7.3 INSTRUCTION FORMATS

The two binary/decimal conversion instructions use the standard RX format. The remaining string operations use the RXX format.

In the instruction descriptions, the RXX format is diagrammed as follows:

$$OP \quad \left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2 (X2) \\ A2 (FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R1 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2 (X2) \\ A2 (FX2, SX2) \end{array} \right\}$$

where any field may have either one of the options shown in the braces. R1/=L1 refers to the first operand length and R2/=L2 refers to the second operand length. Length of operand strings is always expressed as a number of bytes. These can vary from 0 to 15 for immediate length formats, and from 0 to maximum memory for register length.

7.4 STRING INSTRUCTIONS

The instructions described in this section are:

LPB	Load Packed Decimal String as Binary (convert from decimal to binary)
STBP	Store Binary as Packed Decimal String (convert from binary to decimal)
MVTU	Move Translated Until
MOVE	Move and Pad
MOVEP	Move and Pad with Default Pad
CPAN	Compare Alphanumeric
CPANP	Compare Alphanumeric with Default Pad
PMV	Pack and Move (convert unpacked decimal string to packed decimal string)
PMVA	Pack and Move Absolute (forced positive result)
UMV	Unpack and Move (convert packed decimal string to unpacked decimal string)
UMVA	Unpack and Move Absolute (force positive result)

7.4.1 Load Packed Decimal String as Binary (LPB)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LPB R1,D2(X2)	6F	RX1,RX2
LPB R1,A2(FX2,SX2)	6F	RX3

Operation

The second operand address points to the left-most byte of a packed decimal string of length sixteen bytes (31 packed decimal digits plus sign). Digits of the operand are checked for validity as the operand is converted to a 64-bit, two's complement binary number. The result replaces the contents of the even/odd general register pair specified by R1 and R1+1.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
0	1	0	0

Result is zero
Result is less than zero
Result is greater than zero
Overflow

Programming Notes

This instruction is interruptible.

R1 must specify an even-numbered register. If not, unpredictable results occur.

If an illegal decimal digit or sign digit is detected during conversion, the registers specified by R1 and R1+1 remain unchanged, and a data format fault interrupt is taken.

The largest positive number that can be processed without overflow is 9,223,372,036,854,775,807.

7.4.2 Store Binary As Packed Decimal String (STBP)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STBP R1,D2(X2)	6E	RX1,RX2
STBP R1,A2(FX2, SX2)	6E	RX3

Operation

The contents of the even/odd general register pair specified by R1 and R1+1 are converted and stored in memory as a packed decimal string of length 16 bytes (31 packed decimal digits plus sign). The left-most byte is stored at the address specified by the second operand.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero

Result is less than zero

Result is greater than zero

Programming Notes

This instruction is interruptible.

R1 must specify an even-numbered register. If not, unpredictable results occur.

7.4.3 Move Translated Until (MVTU)

	<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Function Code</u>	<u>Format</u>
MVTU	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	00	RXRX

Operation

General register 0 contains the escape character whose occurrence causes the instruction to terminate. General register 2 contains the address of a translation table. This translation table is a simple list of 256 single byte entries, not to be confused with the table used by the translate instruction. The first operand string begins at the address specified by the first operand address. The length of this string is equal to either the contents of the register specified by R1, or the value of L1. The second operand string begins at the address specified by the second operand address. The length of this string is equal to either the contents of the register specified by R1, or the value of L2.

Successive bytes from the second operand string are moved to the first operand string, as follows:

1. A byte is fetched from the second operand string (this is the argument byte). The contents of general register 2 are tested. If general register 2 contains zero, no translation occurs. If general register 2 does not contain zero, it contains the address of a translation table of maximum size 256 bytes. In this case, the argument byte fetched from the second operand string is used as an index into the translation table, and the byte at the resulting address is fetched and used as the argument byte.
2. The argument byte is compared with the escape character contained in bits 24:31 of general register 0. If the bytes are the same, the C flag is set in the condition code, and the instruction terminates. Otherwise, the argument byte is stored in the first operand string, and the next successive byte is processed. This operation is repeated until either the escape character is encountered, the first operand string has been filled, or the second operand string has been exhausted.

3. When the instruction terminates, the address of the next byte to be moved from the second operand string is returned in general register 1.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0
1	0	0	0

Entire string moved
First operand filled before entire string moved
Escape character encountered

Programming Notes

This instruction is interruptible.

The contents of general register 1 may change during instruction execution, but are not valid until instruction termination.

Bytes are moved from the second operand string to the first operand string in a left-to-right sequence. If the strings overlap, such that the source is to the left of the destination, unpredictable results occur.

7.4.4 Move

Move and Pad (MOVE)

Move and Pad with Default Pad (MOVEP)

	<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Function Code</u>	<u>Format</u>
MOVE	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	01	RXRX
MOVEP	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	21	RXRX

Operation

The first operand string begins at the address specified by the first operand address and has a length equal either to the contents of the register specified by R1, or to the value of L1. The second operand string begins at the address specified by the second operand address and has a length equal either to the contents of the register specified by R2, or to the value of L2.

Successive bytes from the second operand string are moved to the first operand string. If the second operand string is exhausted before the first operand string is filled, the remaining bytes in the first operand string are filled using the pad character. If MOVE is specified, the pad character is contained in bits 24:31 of general register 0. If MOVEP is specified, the remainder of the first operand is filled with ASCII space characters (X'20'). If the first operand string is filled before the second operand string is exhausted, overflow results, and the operation is terminated.

When the instruction terminates, the address of the next byte to be moved from the second operand string is returned in general register 1.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

entire string moved
 first operand filled before entire string moved

Programming Notes

These instructions are interruptible.

The contents of general register 1 may change during instruction execution, but are not valid until instruction termination.

If MOVEP is specified, the contents of general register 0 are ignored.

Bytes are moved from the second operand string to the first operand string in a left-to-right sequence. If the strings overlap such that the source is to the left of the destination, unpredictable results occurs.

7.4.5 Compare

Compare Alphanumeric (CPAN)

Compare Alphanumeric with Default Pad (CPANP)

<u>Assembler Notation</u>		<u>Op- Code</u>	<u>Function Code</u>	<u>Format</u>
CPAN	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	02	RXR X
CPANP	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	22	RXR X

Operation

The first operand string begins at the address specified by the first operand address and has a length equal either to the contents of the register specified by R1, or to the value of L1. The second operand string begins at the address specified by the second operand address and has a length equal either to the contents of the register specified by R2, or to the value of L2.

The two strings are compared a byte at a time until the first unequal byte pair is found, or until the length of both strings is exhausted.

If the strings are of unequal length, the shorter string is logically extended to the length of the longer string. If CPAN is specified, this is done by using the pad character contained in bits 24:31 of general register 0. If CPANP is specified, the ASCII space character (X'20') is used as the default pad character.

Upon termination, general register 1 is set equal to the number of second operand bytes that successfully matched corresponding bytes in the first operand string. This count includes pad characters if the second operand string was longer than the first.

For example, a first operand string of length 3 bytes contains the characters ABC. A second operand string of length 6 bytes contains the characters ABCDDD.

A CPANP instruction returns a condition code of 0001 (first operand string less than second operand string) and general register 1 is set equal to 3. The first non-matching character was the character 'D' in the second operand string. Given the same operand strings, a CPAN instruction with general register 0 set equal to a pad character of 'D' returns a condition code of 0000 (strings are equal including pad characters) and general register 1 is set equal to 6.

Condition Code

C	V	G	L
0	0	0	0
0	0	1	0
0	0	0	1

Strings are equal

First operand string greater than second operand string

First operand string less than second operand string

Programming Notes

If CPANP is specified, the contents of general register 0 are ignored.

These instructions are interruptible.

7.4.6 Pack and Move

Pack and Move (PMV)

Pack and Move Absolute (PMVA)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Function Code</u>	<u>Format</u>
PMV	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	03	RXR X
PMVA	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	23	RXR X

Operation

The first operand string begins at the address specified by the first operand address. The length of this string in bytes is one greater than either the contents of the register specified by R1, or the value of L1. The second operand string begins at the address specified by the second operand address. The length of this string in bytes is one greater than either the contents of the register specified by R1, or the value of L2.

The second operand string consists of unpacked decimal data digits with a sign digit. Data in this string is packed and replaces the first operand string. Leading zeros are supplied as required to fill the higher-order positions of the first operand string.

Condition Code

C	V	G	L
0	0	0	0
0	X	0	1
0	X	1	0
0	1	X	X
1	X	X	X

Result is zero

Result is less than zero

Result is greater than zero

Overflow

Invalid digit in second operand string

Programming Notes

PMVA causes the sign digit of the first operand string to be forced positive.

Overflow occurs if the length of the first operand string is not sufficient to contain the packed representation of the second operand string. The V flag is set in the condition code, and the specified number of digits in the first operand string receive packed data from the second operand string. Higher-order digits of packed data are lost in this case.

Leading zero digits do not cause overflow. They are truncated if necessary.

These instructions are interruptible instructions.

Since packing is done conceptually from right to left with any overlapping allowed, the instruction PMV can be used to check the validity of decimal data. The illegal digit cases shown in Table 7-1 occur during instruction execution even if the original source operand does not contain any illegal digits.

TABLE 7-1 ILLEGAL DIGIT CASES (PACK AND MOVE)

613

SOURCE OPERAND OPN2	DESTINATION OPERAND OPN1	ILLEGAL DIGIT EXCEPTION CONDITION		
		CASE 1	CASE 2	CASE 3
Unpacked	Packed	No	No	Yes

Case 1 is when the operands overlap completely.

Case 2 is when the low-order (least significant) position of OPN1 is to the right of the low-order position of OPN2.

Case 3 is when the low-order position of OPN1 is to the left of the low-order position of OPN2.

7.4.7 Unpack and Move

Unpack and Move (UMV)

Unpack and Move Absolute (UMVA)

	<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Function Code</u>	<u>Format</u>
UMV	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	04	(RXXR)
UMVA	$\left\{ \begin{array}{l} R1 \\ =L1 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}, \left\{ \begin{array}{l} R2 \\ =L2 \end{array} \right\}, \left\{ \begin{array}{l} D2(X2) \\ A2(FX2, SX2) \end{array} \right\}$	8C	24	(RXXR)

Operation

The first operand string begins at the address specified by the first operand address. The length of this string in bytes is one greater than either the contents of the register specified by R1, or the value of L1. The second operand string begins at the address specified by the second operand address. The length of this string in bytes is one greater than either the contents of the register specified by R2, or the value of L2.

The second operand string consists of packed decimal data digits with a sign digit. Data in this string is unpacked and replaces the first operand string. Leading zeros are supplied as required to fill the higher-order positions of the first operand string.

Condition Code

C	V	G	L
0	0	0	0
0	X	0	1
0	X	1	0
0	1	X	X
1	X	X	X

Result is zero

Result is less than zero

Result is greater than zero

Overflow

Invalid digit in second operand string

Programming Notes

UMVA causes the sign digit of the first operand string to be forced positive.

Overflow occurs if the length of the first operand string is not sufficient to contain the unpacked representation of the second operand string. The V flag is set in the condition code, and the specified number of digits in the first operand string receive unpacked data from the second operand string. Higher-order digits of unpacked data are lost in this case.

Leading zero digits do not cause overflow. They are truncated if necessary.

These instructions are interruptible instructions.

Since unpacking is done conceptually from right to left with any overlapping allowed, the instruction UMV can be used to check the validity of decimal data. The illegal digit cases shown in Table 7-2 occur during instruction execution, even if the original source operand does not contain any illegal digits.

TABLE 7-2 ILLEGAL DIGIT CASES (UNPACK AND MOVE)

614

SOURCE OPERAND OPN2	DESTINATION OPERAND OPN1	ILLEGAL DIGIT EXCEPTION CONDITION		
		CASE 1	CASE 2	CASE 3
Packed	Unpacked	Yes	Yes	Yes

Case 1 is when the operands overlap completely.

Case 2 is when the low-order (least significant) position of OPN1 is to the right of the low-order position of OPN2. The exception occurs unless the low-order position of OPN1 is to the right of the low-order position of OPN2 by the number of bytes in OPN2 minus 2.

Case 3 is when the low-order position of OPN1 is to the left of the low-order position of OPN2.

CHAPTER 8
HIGH SPEED DATA HANDLING INSTRUCTIONS (OPTIONAL)

8.1 INTRODUCTION

The data handling instructions are used to compute polynomial error check redundancy characters, as used by most data communications protocols. Communications protocols supported by this option include, but are not limited to, the following:

1. Binary Synchronous Communications (BISYNC or BSC) - IBM's widely accepted half-duplex protocol uses the CRC BISYNC error check polynomial ($x^{16} + x^{15} + x^2 + 1$).
2. Synchronous Data Link Control (SDLC) - IBM's new full-duplex protocol uses the CRC SDLC error check polynomial ($x^{16} + x^{12} + x^5 + 1$).
3. Advanced Data Communications Control Procedure (ADCCP) - ANSI's proposed National Standard full-duplex protocol uses CRC SDLC.
4. High Level Data Link Control (HDLC) - The International Standard Organizations full-duplex protocol uses CRC SDLC.

8.2 DATA HANDLING INSTRUCTION FORMATS

The optional data handling instructions use the Register to Register (RR), and the Register and Indexed Storage (RX) formats.


8.3 DATA HANDLING INSTRUCTIONS

PB Process Byte
PBR Process Byte Register

8.3.1 Process Eyte (PB)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Format</u>
PB	R1,D2(X2)	62	RX1, RX2
PB	R1,A2(FX2,SX2)	62	RX3

Set-Up



Bits 24:31 of the register specified by R1 contain the data byte to be processed. Bits 8:15 of the register specified by R1 contain a check code to indicate the type of processing. This byte is interpreted as follows:

- X'00' Cumulative check zero (CRC BISYNC)
- X'01' Cumulative check one (CRC SDLC)
- X'02' Cumulative check two (LRC)

The second operand address points to a halfword residual checksum to be included in the cumulative check.

Operation

If CRC BISYNC is specified, the data byte and the old residual checksum participate in the generation of a new residual checksum based on the evaluation of the polynomial $(x^{16} + x^{15} + x^2 + 1)$.

If CRC SDLC is specified, a similar operation is performed, using the polynomial $(x^{16} + x^{12} + x^5 + 1)$.

In both of these cases, the new residual checksum replaces the old residual checksum at the second operand location.

If LRC is specified, the EXCLUSIVE OR of the data byte with the old residual checksum replaces the old residual checksum at the second operand location.

Condition Code

Unchanged

Programming Notes

Bits 0:7 and 16:23 of the register specified by R1 are ignored.

The register specified by R1 remains unchanged.

The second operand must be located on a halfword boundary.

Undefined check codes should not be used. If they are, the results are undefined.

Example: PB

This example performs a process byte instruction and stores the residue in RESIDUE.

Register 1 contains X'0001007A'
 where: 01 = CRC SDLC
 7A = DATA BYTE

RESIDUE contains X'D053' = old residue

Assembler Notation

Comments

PB R1,RESIDUE RESIDUE on halfword boundary


Result of PB Instruction

(R1) unchanged by this instruction
(RESIDUE) = X'BC13' = new residue
Condition Code unchanged by this instruction

8.3.2 Process Byte Register (PBR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
PBR R1,R2	32	RR

Set-Up



Bits 24:31 of the register specified by R1 contain the data byte to be processed. Bits 8:15 of the register specified by R1 contain a check code indicating the type of processing. This byte is interpreted as follows:

X'00' Cumulative check zero (CRC BISYNC)
 X'01' Cumulative check one (CRC SDLC)
 X'02' Cumulative check two (LRC)

The second operand is a fullword contained in the register specified by R2. Bits 16:31 of the second operand contain the residual checksum to be included in the processing.

Operation

If CRC BISYNC is specified, the data byte and the old residual checksum participate in the generation of a new residual checksum, based on the evaluation of the polynomial $(x^{16} + x^{15} + x^2 + 1)$.

If CRC SDLC is specified, a similar operation is performed, using the polynomial $(x^{16} + x^{12} + x^5 + 1)$.

In both these cases, the new residual checksum replaces the contents of bits 16:31 of register specified by R2.

If LPC is specified, the EXCLUSIVE OR of the data byte with the old residual checksum replaces the old residual checksum in the second operand.

Condition Code

Unchanged

Programming Notes

Bits 0:7 and 16:23 of the register specified by R1 are ignored. The register specified by R1 remains unchanged. Bits 0:15 of the register specified by R2 are not used and must be zero.

Undefined check codes should not be used. If they are, the results are undefined.

CHAPTER 9 INPUT/OUTPUT OPERATIONS

9.1 INTRODUCTION AND CONFIGURATION OF I/O SYSTEM

Input/Output (I/O) operations, as defined for the Series 3220 Processor, provide a versatile means for the exchange of information between the processor, memory, and external devices. Communication between the processor and external devices is accomplished over the I/O bus. Data transfers over the I/O bus require processor intervention, either programmed or automatic, for each item transferred.

Direct data transfers between external devices and memory are accomplished over the EDMA Bus, and proceed independently of the processor so other program processing can proceed simultaneously. For more details refer to the following manuals:

EDMA Bus Universal Interface Instruction Manual, Publication Number 29-423

ESELCH Programming Manual, Publication Number 29-529

9.2 DEVICE CONTROLLERS

9.2.1 Function

The basic function of a device controller is:

1. To provide synchronization with the processor
2. To provide device address recognition
3. To transmit operational commands from the processor to the device
4. To translate device status into meaningful information for the processor
5. To request processor attention when required

In addition, a controller may generate parity; convert serial data to parallel; buffer incoming or outgoing data; or perform other device-dependent functions.

9.2.2 Device Addressing

The system design allows as many as 1,023 external devices. Each device must have its own address or device number, ranging from X'001' through X'3FF'. (Device number X'000' is not assigned.) The minimum system provides for 255 device numbers. Larger systems may have either 511 or 1,023.

9.2.3 Processor/Controller Communication

Device controllers may communicate with the processor either directly, using the I/O bus, or indirectly through a selector channel. Communication between the processor and controller is a bi-directional, request/response operation.

The processor can initiate communication by sending the device number out onto the I/O bus. When a controller recognizes that number as its address, it returns a synchronization signal to the processor and remains ready to accept commands from the processor. The processor waits up to 28 microseconds for the synchronization signal. If no signal is received within this period, the processor aborts the operation and notifies the controlling program. In this case, the status returned is X'04' known as False Sync. The condition code in the PSW is also set to X'4' (V flag=1). Controller malfunction and software failure (incorrect device address) are the most common causes of this type of time-out.

A controller can initiate communication with the processor by generating an attention signal. If the processor is in an interruptible state as defined by bits 17 and 20 of the PSW, this signal causes the processor to temporarily suspend the normal "fetch instruction/execute/fetch next instruction" operation at the end of the execute phase, and to transmit an acknowledge signal over the I/O bus. The controller requesting attention responds with a synchronization signal and transmits its device number to the processor.

9.2.4 Device Priorities - External Interrupt Levels; Interrupt Queuing

External Interrupt Levels

The Model 3220 architecture provides four external interrupt levels. PSW bits 17 and 20 define the external interrupt enable status of the processor.

When interrupt requests occur on more than one interrupt level, the request on the highest priority interrupt level is acknowledged first. Level 0 is the highest; level 3 is the lowest in priority.

Interrupt Queuing

Any device controller attempting to interrupt the processor activates one of the four attention lines sensed by the processor and holds that line active until the processor acknowledges the interrupt. Requests for attention are asynchronous; therefore more than one request may be pending at any time on any interrupt level. The system resolves these conflicts according to device priority, determined by the physical placement of the device controller on the I/O bus. When two or more device controllers on the same interrupt level request attention at the same time, the controller nearest to the processor in the RACK0/TACK0 priority wiring pattern captures the acknowledge signal from the processor and is serviced first. All other interrupting controllers of lower priority must wait for the next acknowledge signal from the processor.

9.3 INTERRUPT SERVICE POINTER TABLE

Device requests for service may result in either an immediate interrupt or an auto driver channel operation. The processor chooses one of these options according to information contained in the interrupt service pointer table.

The interrupt service pointer table is an ordered list containing one entry for each possible device number in the system. The table starts at memory location X'0000D0' and contains a halfword entry for each device number in the system. For a minimum system (255 device numbers), the table extends through memory location X'0002CF'; for a maximum system (1023 device numbers), the table extends through memory location X'0008CF'. The software controlling I/O operations must set up the table.

When the processor receives the device address after acknowledging a request for service, it adds twice the device address to X'000D0'. The result is the address, within the table, of the entry reserved for the device requesting attention.

If the entry in the table is even (bit 15 equals 0), the processor takes an immediate interrupt and transfers control to the software interrupt service routine at the address contained in the table. If the entry in the table is odd (bit 15 equals 1), the processor transfers control to the auto driver channel, without interrupting the currently running program.

At the time the processor transfers control to the software interrupt service routine, the old PSW (current at the time of the device request) has been saved in registers 0 and 1 of the new register set. The device number is saved in register 2 and the status in register 3. The status portion of the current PSW has been replaced by the value X'000028nX', where n is the new register set number equal to the device interrupt level, and X is the least significant 4 bits of the device status. Machine malfunction interrupts and higher level I/O interrupts are enabled and all other interrupts are disabled. The entry in the interrupt service pointer table is now the new location counter.

9.4 CONTROL OF I/O OPERATIONS

The 32-bit I/O structure allows several data transfers depending on the particular application and on the characteristics of the external devices. Primary methods of data transfer between the processor and external devices are:

- One byte or one halfword to or from any of the general registers
- One byte or one halfword to or from memory
- A block of data to or from memory under control of a selector channel or EDMA universal interface
- Multiplexed blocks of data to or from memory under control of the auto driver channel

Standard device controllers require a predetermined sequence of commands to effect data transfers. These commands address the device, put it in the correct mode, and cause data to be transferred. Because all I/O instructions are privileged operations, I/O control programs must run in the supervisor mode, i.e., with bit 23 of the current PSW zero. I/O control programs should disable immediate interrupts or enable only higher level interrupts, as controlled by PSW bits 17 and 20.

9.5 STATUS MONITORING I/O

The simplest form of I/O programming is status monitoring I/O. In this mode of operation, only one device is handled at a time, and the processor cannot overlap other operations with the data transfer. The sequence of operations in this type of programming is:

1. Address the device and set the proper mode (output command instruction).
2. Test the device status (sense status instruction).
3. Loop back to the sense status instruction until the status byte indicates that the device is ready (conditional branch instruction).
4. When the device is ready, transfer the data (read or write instruction).
5. If the transfer is not complete, branch back to the sense status instruction. If it is complete, terminate.

9.6 INTERRUPT DRIVEN I/O

Interrupt driven I/O allows the processor to take advantage of the disparity in speed between itself and the external devices being controlled. With status monitoring, the processor spends time waiting for the device. With interrupt driven programming, the processor can use this time performing other functions. This kind of programming establishes at least two levels of operation. On one level are the interrupt service programs. On the other level are interruptible programs that run with the immediate interrupt enabled.

Before starting interrupt driven operations, the interrupt service pointer table must be set up. This table starts at memory location X'0000D0' and must contain a halfword address entry for every possible device. The table is ordered according to device addresses in such a way that X'0000D0' plus two times the device address equals the memory address of the table entry reserved for that device. The value placed in the location reserved for a device is the address of the interrupt service routine for the device.

For example, if a Teletype is connected at an address of X'02' and the interrupt routine resides in memory at address X'3000', the setup involves writing X'3000' at memory location X'D4'. Note that X'D4'=X'D0'+ 2 times the Teletype address.

Although there may be gaps in device address assignments, the interrupt service pointer table should be completely filled. Entries for non-existent devices should point to an error recovery routine. This precaution prevents system failure in the event of spurious interrupts caused by hardware malfunction or by improper use of the simulate interrupt instruction.

The next step is to prepare the device for the transfer, preferably with the immediate interrupts disabled. Once the table pointer has been set up and the device prepared, the processor can move on to an interruptible program.

The sequence of operation in this type of program is:

1. Set up the interrupt service pointer table to vector to error addresses for undefined devices.
2. Store the address of the software interrupt service routine at two times the device number plus X'D0' (X'D0' is starting address of service pointer table).
3. Set up the software interrupt service routine.
4. Set up the device and enable device interrupts.
5. Enable I/O interrupts in the PSW.

When the device signals a need for service, the processor saves its current state and transfers control to the interrupt service routine at the location specified in the interrupt service pointer table. At this time, the current PSW has a status that indicates running state, machine malfunction interrupt enabled, higher level I/O interrupts enabled, and all other interrupts disabled. The condition code contains bits 4:7 of the device status. Registers 0 and 1 of the new set contain the old PSW, indicating the status and location of the interrupted program. Register 2 of that set contains the device address. Register 3 contains the device status.

The interrupt service routine should:

1. check the device status in Register 3, and if satisfactory,
2. make the transfer, and
3. return to the interrupted program by reloading the old PSW from registers 0 and 1 (LPSWR R0).

The interrupt service routine should not enable immediate interrupts on its own interrupt level. This would allow other interrupt requests to be acknowledged, and the contents of registers 0:4 could be lost. If it is necessary to enable immediate interrupts on the same level, the routine should save the register set, switch to a different register set, save it if necessary, and then enable immediate interrupts.

9.7 SELECTOR CHANNEL I/O

9.7.1 Introduction

The selector channel controls the transfer of data directly between high speed devices and memory. As many as 16 devices may be attached to the selector channel, only one of which may be operating at any one time. The advantage in using the selector channel is that other program processing may proceed simultaneously with the transfer of data between the external device and memory. This is possible because the selector channel accesses memory on a cycle stealing basis, permitting the processor and the channel to share memory. In some cases, execution times of the program in progress may be affected, while in others, the effect is negligible. This depends upon the rate at which the selector channel and processor compete for memory cycles.

The selector channel is linked to the processor over the I/O bus. It has its own unique device number which it recognizes when addressed by the processor. Like other device controllers, it can request processor attention through the immediate interrupt.

9.7.2 Selector Channel Devices

The selector channel has a private bus similar to the processor's I/O bus. Controllers for the devices associated with the selector channel are attached to this bus. When the selector channel is idle, its private bus is connected directly to the I/O bus. If this condition exists, the processor can address, command, and accept interrupt requests from the devices attached to the selector channel. When the selector channel is busy, this connection is broken. All communication between the processor and devices on the selector channel is cut off. Any attempt by the processor to address a device on the channel when it is busy results in instruction time-out.

9.7.3 Selector Channel Operation

Two registers in the selector channel hold the current memory address and the final memory address. With the use of write instructions, the control software places the address of the first byte of the data buffer into the current register and the address of the last byte into the final address register. This is done before starting a selector channel operation. During the data transfer, the channel increments the current address register by one for each byte transferred. When the current address equals the final address, the last byte has been transferred, and the channel terminates.

The selector channel accesses memory a minimum of one halfword at a time; therefore, the transfer must always involve an integral number of halfwords. The starting address of the data buffer must always be on an even byte (halfword) boundary. The final address must always be on an odd byte boundary. The starting address must be less than the final address.

Upon termination, the software should read back from the selector channel the address contained in the current address register. If this address is not equal to the final address specified for the transfer, and if the buffer limits were properly checked before the transfer, this condition indicates a device malfunction or an unusual condition within the device. For example, crossing a cylinder boundary on a disc is an abnormal termination. The reason for the termination is indicated in the SELCH status or the device status.

9.7.4 Selector Channel Programming

The usual method of programming with the selector channel uses the immediate interrupt. The first step in the operation is to check the status of the selector channel. If the selector channel is not busy, the address of the termination interrupt service routine is placed in the location within the interrupt service pointer table reserved for the selector channel. The program should then proceed as follows:

1. Give the selector channel a command to stop. This command initializes the selector channel registers and assures the idle condition with the private bus connected to the I/O bus, so that the device may be set up for data transfer.
2. Give the selector channel the starting and final addresses.
3. Prepare the device for the transfer with the required commands and information.
4. Give the selector channel the command to start.

With the start command, the selector channel breaks the connection between its private bus and the processor's I/O bus, and provides a direct path between memory and the last device addressed over its bus. When the device becomes ready, the channel starts the transfer, which proceeds to completion without further processor intervention. Once the start command has been given, the processor can be directed to the execution of concurrent programs.

Upon termination, the channel signals the processor that it requires service. The processor subsequently takes an immediate interrupt, transferring control to the selector channel interrupt service routine. At this time, registers 0:3 of the new set are set up as for any other immediate interrupt.

If a power fail/restore sequence occurs while using the selector channel, the contents of the selector channel's internal registers are undefined. I/O instructions use the Register to Register (RR) and the Register and Indexed Storage (RX) instruction formats.

9.8 I/O INSTRUCTIONS FORMATS

I/O instructions use the Register to Register (RR) and the Register and Indexed Storage (RX) instruction formats.

9.9 I/O INSTRUCTIONS

Following most I/O instructions, the V flag in the condition code indicates instruction time-out. This means that the operation was not completed, either because the device did not respond at all, or because it responded incorrectly.

In the Sense Status and Autoload instructions, the V flag can also mean examine status. To distinguish between these two conditions, the program should test bits 0:3 of the device status byte. If all of these bits are zero, device time-out has occurred.

The instructions described in this section are:

SS	Sense Status
SSR	Sense Status Register
OC	Output Command
OCR	Output Command Register
RD	Read Data
RDR	Read Data Register
RH	Read Halfword
RHR	Read Halfword Register
WD	Write Data
WDR	Write Data Register
WH	Write Halfword
WHR	Write Halfword Register
AL	Autoload
SCP	Simulate Channel Program

9.9.1 Output Command

Output Command (OC)

Output Command Register (OCR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
OC R1,D2(X2)	DE	RX1,RX2
OC R1,A2(FX2,SX2)	DE	RX3
OCR R1,R2	9E	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device and transfers an eight-bit command byte from the second operand location to the device. Neither operand is changed.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes

In the RR format, bits 24:31 of the register specified by R2 contain the device command.

These instructions are privileged operations.

9.9.2 Sense Status

Sense Status (SS)

Sense Status Register (SSR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SS R1,D2(X2)	DD	RX1,RX2
SS R1,A2(FX2,SX2)	DD	RX3
SSR R1,R2	9D	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The device is addressed and the 8-bit device status is transferred to the second operand location. The condition code is set equal to the least significant four bits of the device status byte. The first operand is unchanged.

Condition Code

Bits 4:7 of the device status byte are copied into the condition code. See the appropriate device manual for a description of this status.

If the device is not in the system, the condition code is set to 0100 (false sync). In this case, the status byte returned is X'04'.

Programming Notes

In the RR format, the device status byte replaces bits 24:31 of the register specified by R2. Bits 0:23 are forced to zero.

These instructions are privileged operations.

9.9.3 Read Data

Read Data (RD)

Read Data Register (RDR)

<u>Assembler Notation</u>		<u>Op-Code</u>	<u>Format</u>
RD	R1,D2(X2)	DB	RX1,RX2
RD	R1,A2(FX2,SX2)	DB	RX3
RDR	R1,R2	9B	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device and transfers an 8-bit data byte from the device to the second operand location.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes

In the RR format, the 8-bit data byte replaces bits 24:31 of the register specified by R2. Bits 0:23 of the register are forced to zero.

These instructions are privileged operations.

Instruction time-out does not prevent the second operand location from being modified.

9.9.4 Read Halfword

Read Halfword (RH)

Read Halfword Register (RHR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
RH R1,D2(X2)	D9	RX1,RX2
RH R1,A2(FX2,SX2)	D9	RX3
RHR R1,R2	99	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device. If the device is halfword-oriented, the processor transfers 16 bits of data from the device to the second operand location. If the device is byte-oriented, the processor transfers two 8-bit bytes in successive operations.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes

If the device is byte-oriented, it must be capable of supplying both bytes without intervening status checks. This instruction does not perform status checking between the two byte transfers.

In the RR format, the data transferred from a halfword device replaces bits 16:31 of the register specified by R2. Bits 0:15 are forced to zero. The first byte of data from a byte device replaces bits 16:23 of the register specified by R2 and the second byte replaces bits 24:31. Bits 0:15 of the register specified by R2 are forced to zero.

In the RX format, the second operand must be located on a halfword boundary. The first byte of data from a byte device replaces bits 0:7 of the halfword operand in memory and the second byte replaces bits 8:15.

These instructions are privileged operations.

Instruction time-out does not prevent the second operand location from being modified.

9.9.5 Write Data

Write Data (WD)

Write Data Register (WDR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
WD R1,D2(X2)	DA	RX1,RX2
WD R1,A2(FX2,SX2)	DA	RX3
WDR R1,R2	9A	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device and transfers an 8-bit data byte from the second operand location to the device. Neither operand is changed.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes

In the RR format, the 8-bit data byte is transferred from bits 24:31 of the register specified by R2.

These instructions are privileged operations.

9.9.6 Write Halfword

Write Halfword (WH)
Write Halfword Register (WHR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
WH R1,D2(X2)	D8	RX1,RX2
WH R1,A2(FX2,SX2)	D8	RX3
WHR R1,R2	98	RR

Operation

Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device. If the device is halfword-oriented, the processor transfers 16 bits of data from the second operand location to the device. If the device is byte-oriented, the processor transfers two 8-bit data bytes in successive operations.

Condition Code

C	V	G	L
0	0	0	0
0	1	0	0

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes

If the device is byte-oriented, it must be capable of accepting both bytes without intervening status checks. This instruction does not perform status checking between the two byte transfers.

In the RR format, data is transferred to a halfword device from bits 16:31 of the register specified by R2. The first byte of data is transferred to a byte device from bits 16:23 of the register specified by R2; the second byte comes from bits 24:31.

In the RX format, the second operand must be located on a halfword boundary. The first byte of data is transferred to a byte device from bits 0:7 of the halfword operand in memory and the second byte is transferred from bits 8:15.

These instructions are privileged operations.

9.9.7 Autoload (AL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
AL D2(X2)	D5	RX1,RX2
AL A2(FX2,SX2)	D5	RX3

Operation

The AL instruction loads memory with a block of data from a byte-oriented input device. The data is transferred a byte at a time to successive memory locations starting with location X'000080'. If the device status is bad, the operation is terminated with V, G or L flags set. The last byte is loaded into the memory location specified by the address of the second operand. If any blank or zero bytes are input before the first non-zero byte, these bytes are considered to be leader and are ignored. All other zero bytes are stored as data. The 8-bit input device address is specified by memory location X'000078'. The device command byte is specified by memory location X'000079'.

Condition Code

C	V	G	L
0	0	0	0
X	1	X	X
X	X	1	X
X	X	X	1

Operation successful or aborted
Examine status or time out
End of medium
Device unavailable

Programming Notes

This instruction may be used only with devices whose addresses are less than, or equal to, X'FF'.

This instruction is a privileged operation.

Bad status termination results if any of the least significant three bits of the device status are set.

The starting and ending addresses for this instruction are relocatable. Address translation should be disabled before attempting to use this instruction.

If the second operand address is less than X'80' the operation is aborted.

The R1 field of this instruction must be zero.

9.9.8 Simulate Channel Program (SCP)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SCP R1,D2(X2)	E3	RX1,RX2
SCP R1,A2(FX2,SX2)	E3	RX3

Operation

The second operand address is the address of a Channel Command Block (CCB). The buffer switch bit of the Channel Command Word (CCW) specifies the buffer to be used for the data transfer. If this bit is set, buffer 1 is used. If it is zero, buffer 0 is used. If the byte count field of the current buffer is greater than zero, the V flag in the condition code is set, and the next sequential instruction is executed. If the byte count field is not greater than zero, the following data transfer operation is performed.

If the CCW specifies read, a byte of data is moved from bits 24:31 of the register specified by R1 to the appropriate buffer location. If the CCW specifies write, a byte of data is moved from the appropriate buffer location to bits 24:31 of the register specified by R1. Bits 0:23 are forced to zero.

After a byte has been transferred, the count field of the appropriate buffer is incremented by one. If the count field is now greater than zero, and if the fast bit of the CCW is zero, the buffer switch bit of the CCW is complemented.

Condition Code

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0
C	1	0	0

Count field is now zero

Count field is now less than zero

Count field is now greater than zero

Count field was greater than zero

Programming Notes

If the CCW specifies fast mode, buffer 1 may be used, but the buffer bit is not switched when the count field becomes greater than zero.

The second operand must be located on a fullword boundary.

This instruction is a privileged operation.

9.10 AUTO DRIVER CHANNEL

The auto driver channel provides a means for multiplexing block data transfers between memory and low or medium speed I/O devices. The channel operation is similar, in some respects, to interrupt driven I/O. The channel is activated as a result of a service request from a device on the I/O bus. Upon receipt of such a request, the processor uses the device number to index into the interrupt service pointer table. If the value contained in the table is even, the processor transfers control to the interrupt service routine. If the value is odd, it transfers control to the auto driver channel.

To the auto driver channel, the address in the interrupt service pointer table is the address plus one (making it odd) of a Channel Command Block (CCB). The channel command block is a channel program consisting of a description of the operation to be performed, and a list of parameters associated with the operation. In addition to the functions of read and write, the channel can also:

1. translate characters
2. test device status
3. chain buffers
4. calculate longitudinal and cyclic redundancy check values
5. transfer control to software routines to take care of unusual situations

9.11 CHANNEL COMMAND BLOCK

9.11.1 Introduction

The Channel Command Block (CCB), as shown in Figure 9-1, consists of a channel command word (16 bits) that describes the function; count fields (16 bits each) for two buffers; final addresses (32 bits each) for two buffers; a check word (16 bits) for the longitudinal or cyclic redundancy check; the address (32 bits) of a translation table; and the address (16 bits) of a software routine. The CCB requires 22 bytes of memory.

Many interrupt service routines may be available at any time to service device requests. There may also be many channel command blocks in the system ready to handle data transfers as required. Each channel command block must be aligned on a fullword boundary. The channel command block address, plus one, must be placed in the interrupt service pointer table location for the device involved in the transfer.

	0	15
0	CHANNEL COMMAND WORD (HALFWORD)	
2	BUFFER BYTE COUNT (HALFWORD)	
4	BUFFER 0 END ADDRESS (FULLWORD)	
8	CHECK WORD (HALFWORD)	
10	BUFFER 1 BYTE COUNT (HALFWORD)	
12	BUFFER 1 END ADDRESS (FULLWORD)	
16	TRANSLATION TABLE ADDRESS (FULLWORD)	
20	SUBROUTINE ADDRESS (HALFWORD)	

Figure 9-1 Channel Command Block

9.11.2 Subroutine Address

To handle special situations, channel control is transferred to the software subroutine, whose address is contained in the channel command block. When this occurs, registers 0:4 of the appropriate set have already been set up by the processor to contain the old PSW, the device number, the device status, and the address of the channel command block. The current PSW status specifies run state, machine malfunction interrupt enabled, higher level I/O interrupts enabled, and all other interrupts disabled.

The channel transfers control to the subroutine either unconditionally (controlled by a bit in the channel command word), because of bad device status, because of special character translation, or because it has reached the limit of a buffer. It indicates its reason for transferring control by adjusting the condition code as follows:

C	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Unconditional transfer or special character
 Bad status
 Buffer limit

The subroutine address in the CCB is a 16-bit physical address. For this reason, the subroutine at that address, or at least the first instruction of the subroutine, must reside in the first 64kb of memory.

9.11.3 Buffers

There is a space in the CCB to describe two data buffer areas. The data areas may be located anywhere in memory. The limits of each data area are described by an address field and a count field. The address field contains the physical address of the last byte in the data area. This address is right justified in the fullword provided. If the device being controlled is a halfword-oriented device, the final address must be odd. If the device is a byte-oriented device, the address may be either odd or even. The active buffer is selected by a bit in the channel command word. When one buffer has been exhausted, the channel may reverse the state of this bit and thus switch to the alternate buffer. Automatic buffer switching is available only for byte-oriented devices and if the Fast bit of the CCW is zero. If the Fast bit is set, buffer 0 is always used.

The count field, in most operations, contains a negative number whose absolute value is equal to one less than the number of bytes to be transferred. The one exception is the case of a single data transfer, for which the count field contains zero.

During data transfers, the channel adds the value contained in the count field to the final address in order to obtain the current address. It makes the transfer, using the current address, then increments the value in the count field by one for a byte device or by two for a halfword device. When the count field becomes greater than zero, the channel sets the G flag in the condition code and transfers control to the specified software subroutine. If the count field is greater than zero upon channel activation, the channel makes no transfer and relinquishes control of the processor.

9.11.4 Translation

The translation feature is available only for byte-oriented devices and if the Fast (F) bit in the CCW is zero. If translation is specified, the fullword provided in the channel command block must contain the address, right justified, of a translation table. This table, which must be aligned to a halfword boundary, can contain up to 256 halfword entries. During data transfers, the channel multiplies the data byte by two and adds this value to the translation table address. The result is the address within the translation table of the halfword entry corresponding to the data byte.

The channel tests this entry, and, if bit 0 of the halfword is set, it substitutes bits 8:15 of the halfword for the data byte and proceeds with the operation. If bit 0 of the halfword is a zero, the channel:

- does not increment the byte count for the appropriate buffer.
- puts the data byte, untranslated, in bits 24:31 of register 3, of the appropriate set, and forces bits 0:23 of register 3 to zero.
- multiplies the value contained in the translation table by two, and transfers control to the software special character translation routine located at the resulting address.

Upon transfer to the translation subroutine, registers 0 and 1 contain the old PSW; register 2 contains the device number; register 3 contains the untranslated character; and register 4 contains the address of the channel command block. The current PSW indicates run state, machine malfunction interrupt enabled, higher level I/O interrupts enabled and all other interrupts disabled. The condition code is zero.

9.11.5 Check Word

The check word in the channel command block contains the accumulated residual for longitudinal or cyclic redundancy checking. The initial value for the check word is usually zero. (There are data dependent exceptions, e.g., where initial characters are not to be included in the check.)

The longitudinal check is an exclusive OR of the character with the check word.

The cyclic check uses the formula for CRC 16:

$$X^{16} + X^{15} + X^2 + 1$$

If the data communication option is equipped, the cyclic check may optionally use the formula for CRC SDLC:

$$X^{16} + X^{12} + X^5 + 1$$

On input, if both redundancy checking and translation are required, the character is translated first; then the cyclic redundancy check is done using the original character input rather than the translated character. On output, the translated character participates in the redundancy check. Redundancy checking may be used only with byte devices, and is only performed if the Fast bit (F) of the CCW is zero.

9.11.6 Channel Command Word

The Channel Command Word (CCW), as shown in Figure 9-2, consists of two parts. Bits 0:7 contain a status mask. Bits 8:15 describe the channel operation.




Figure 9-2 Channel Command Word

Status Mask

On every channel operation, if the Execute (E) bit is set, the status mask is ANDed with the device status. This operation does not change the status mask. If the result is zero, the channel proceeds with the operation. If the result is non-zero, the channel sets the L flag in the condition code, and transfers control to the specified software subroutine.

Execute Bit (E)

If this bit is zero, the channel unconditionally transfers control to the specified subroutine, without taking any other action. The condition code is zero. If this bit is set, the channel continues with the operation as specified in the channel command word.

Fast Bit (F)

If this bit is set, the channel performs the I/O transfer in the fast mode. In this mode, buffer switching, redundancy checking, and translation are not allowed. This bit must be set for halfword devices. If this bit is set, buffer 0 is always used.

Read/Write Bit (R/W)

This bit indicates the type of operation. If this bit is zero, a byte or a halfword is input from the device. If this bit is set, a byte or a halfword is output to the device.

Translate Bit (T)

If this bit is set, and the Fast bit is zero, the channel translates the data byte, using the translation table defined in the CCB.

Redundancy Check Type Bits (RC)

These two encoded bits specify the type of redundancy check required. No check is performed if the fast bit is set. CRC SDLC may be performed only if the data communication option is installed. If the option is not installed, CRC BISYNC (CRC 16) is performed when SDLC is specified. The following table contains the valid types of checks:

Bit 10	Bit 11	Redundancy Check Type
0	0	LRC
0	1	CRC BISYNC
1	0	Reserved - must not be specified
1	1	CRC SDLC - Should only be specified if the data communication option is installed.

Buffer Switch Bit (B)

When zero, this bit specifies that buffer 0 is to be used for the transfer. If it is set, buffer 1 is used. The channel chains buffers, when the count field becomes greater than zero, by complementing the buffer switch bit before transferring control to the specified software routine. Buffer 0 is always used if the Fast bit in the CCW is set.

9.11.7 Valid Channel Command Codes

The following is a list of valid codes for the channel command word. Note that only the first three may be used with halfword devices.

CHANNEL COMMAND WORD 8:15

<u>HEXADECIMAL</u>	<u>BINARY</u>	<u>MEANING</u>
00	00000000	Transfer to subroutine
81	10000001	Read fast mode
85	10000101	Write fast mode
80	10000000	LRC, Buffer 0, read
82	10000010	LRC, Buffer 0, read, translate
84	10000100	LRC, Buffer 0, write
86	10000110	LRC, Buffer 0, write, translate
88	10001000	LRC, Buffer 1, read
8A	10001010	LRC, Buffer 1, read, translate
8C	10001100	LRC, Buffer 1, write
8E	10001110	LRC, Buffer 1, write, translate
90	10010000	CRC BISYNC, Buffer 0, read
92	10010010	CRC BISYNC, Buffer 0, read, translate
94	10010100	CRC BISYNC, Buffer 0, write
96	10010110	CRC BISYNC, Buffer 0, write, translate
98	10011000	CRC BISYNC, Buffer 1, read
9A	10011010	CRC BISYNC, Buffer 1, read, translate
9C	10011100	CRC BISYNC, Buffer 1, write
9E	10011110	CRC BISYNC, Buffer 1, write, translate
B0	10110000	CRC SDLC, Buffer 0, read
B2	10110010	CRC SDLC, Buffer 0, read, translate
B4	10110100	CRC SDLC, Buffer 0, write
B6	10110110	CRC SDLC, Buffer 0, write, translate
B8	10111000	CRC SDLC, Buffer 1, read
BA	10111010	CRC SDLC, Buffer 1, read, translate
BC	10111100	CRC SDLC, Buffer 1, write
BE	10111110	CRC SDLC, Buffer 1, write, translate

9.11.8 General Auto Driver Channel Programming Procedure
(see Figure 9-3)

1. Set up interrupt service pointer table to vector to error routines for undefined devices.
2. Set up address of channel command word + 1 (odd) in table at 2 times device number plus X'D0' (start of interrupt service pointer table).
3. Set up complete channel command block.
4. Set up device and enable device interrupt.
5. Enable I/O interrupts in PSW (auto driver channel performs I/O operation).
6. Check for good termination of auto driver channel operation when the subroutine defined in the CCB is entered.




Figure 9-3 Auto Driver Channel Flowchart




Figure 9-3 Auto Driver Channel Flowchart (Continued)

CHAPTER 10 STATUS SWITCHING AND INTERRUPTS

10.1 INTRODUCTION

The processor's interrupt system provides a mechanism for escape from the normal processing sequence to handle external and internal events. The software routine that is executed in response to an interrupt is called an interrupt service routine. Before transferring control to a service routine, the current state of the processor is preserved so that, upon completion of the service routine, the execution of an interrupted program may be resumed.

Interrupts may be classified as being synchronous or asynchronous, depending on whether they occur in fixed relationship to the execution of instructions, or whether they occur at random times due to events external to the processor. Examples of asynchronous interrupts include power fail, console attention, and peripheral device interrupts.

Synchronous interrupts occur due to fault conditions, or in the case of software interrupts, may be programmed to occur. Examples of fault conditions which cause synchronous interrupts include non-correctable memory errors, illegal instructions, and arithmetic faults.

Software interrupts occur when the Supervisor Call (SVC) or Simulate Interrupt (SINT) instructions are executed, or as a result of adding an entry to the system queue. The Breakpoint (BRK) instruction causes program execution to be suspended so that the system console terminal may be activated. See the chapter on the System Console Terminal.

Each interrupt condition is reset when the corresponding interrupt occurs.

10.2 PROGRAM STATUS WORD (PSW) AND RESERVED MEMORY LOCATIONS

The Program Status Word (PSW), shown in Figure 10-1, is a 64-bit quantity that controls the operation of the processor. The PSW provides information about various states and conditions affecting the operation of the processor. The PSW is composed of two fullwords: bits 0:31 are the status word, and bits 32:63 are the location counter. The various PSW fields are described below:




Figure 10-1 Program Status Word (PSW)

Bits 0 - 12		Unused, must be zero
Bit 13	FLM	Floating-point masked mode
Bit 14	IIP	Interruptible instruction in progress
Bit 15		Unused, must be zero
Bit 16	W	Wait state
Bit 17	I	I/O interrupt mask
Bit 18	M	Machine malfunction interrupt mask
Bit 19	FLU	Floating-point underflow mask
Bit 20	I	I/O interrupt mask
Bit 21	MAC	Memory access controller mask
Bit 22	Q	System queue service interrupt mask
Bit 23	P	Protect mode
Bits 24 - 27	R	Register set select field
Bits 28 - 31	C, V, G, L	Condition code
Bits 32 - 43		Unused, must be zero
Bits 44 - 63		Location counter

10.2.1 PSW Status Word

Bits 0:31 of the PSW are called the status word. This word controls interrupts, defines the status of the processor, and contains the condition code. The following sections provide detailed definitions of various states of the processor and how the status word controls them. Unused bits of the status word must always be set to zero.

10.2.1.1 Floating-Point Masked Mode (FLM)

On processors with the floating-point option, when bit 13 of the current PSW is zero, a program may execute any legal floating-point instruction.

When bit 13 of the current PSW is set, the processor is in the Floating-Point Masked (FLM) mode. A program running in this mode is not allowed to execute floating-point arithmetic instructions. If execution of any floating-point arithmetic instruction is attempted in FLM mode, an illegal instruction interrupt occurs. If the processor is in FLM mode when a context switch is made by the system program and the processor state must be saved, the contents of the floating-point registers need not be saved. This results in a faster context switch.

10.2.1.2 Interruptible Instruction in Progress (IIP)

PSW bit 14 is set by the processor while an interruptible instruction is in progress, and is zero when the interruptible instruction terminates. This bit is set by the processor to indicate that the scratchpad registers contain valid parameters for the interruptible instruction and that these parameters need not be recalculated before resuming the interrupted instruction.

If bit 14 of the current PSW is set when the processor transfers control to a software interrupt service routine, that routine must not allow the contents of the scratchpad registers to be modified before the interruptible instruction is resumed. The STPS, LDPS, ISSV, and ISRST instructions provide the means for saving and restoring these registers if they must be used by the interrupt service routine.

10.2.1.3 Wait State (W)

When PSW bit 16 is set, the processor is in the wait state. In the wait state, the normal fetch instruction/execute instruction/fetch next instruction sequence is suspended. While in the wait state, the processor is responsive to console attention interrupts and primary power fail, as well as any interrupts specifically enabled by the current PSW.

PSW bit 16 is zero when the processor is executing instructions. This bit is forced to zero whenever the single-step, run switch, or system console terminal is used to initiate instruction execution. This bit is not forced set by entry to the console mode.

If an interrupt occurs, PSW bit 16 is set according to the new PSW defined for servicing the interrupt. Bit 16 of the new PSW for any I/O interrupt is zero.

Except for an I/O interrupt, the state of bit 16 of the new PSW is tested as the PSW is loaded. If bit 16 of the newly loaded PSW is set, the processor enters the wait state, provided that no interrupt is still pending. All pending interrupts are serviced before the processor enters the wait state.

10.2.1.4 I/O Interrupt Mask (I)

PSW bits 17 and 20 are used together to enable or disable recognition of interrupt requests generated by peripheral devices on any of the four interrupt levels, as detailed below:

<u>BIT 17</u>	<u>BIT 20</u>	<u>MEANING</u>
0	0	All levels disabled
0	1	Higher levels enabled
1	0	All levels enabled
1	1	Current and higher levels enabled

The interrupt levels are numbered from 0 to 3, with level 0 being the highest priority interrupt level and level 3 being the lowest priority interrupt level.

An I/O interrupt request is queued until the processor acknowledges the interrupt unless the request is programmed reset, or power fail occurs. The state of PSW bits 17 and 20 is ignored by the Simulate Interrupt (SINT) instruction.

10.2.1.5 Machine Malfunction Interrupt Enable (M)

PSW bit 18 is used to enable and disable detection of various malfunction conditions within the processor and the resulting machine malfunction interrupt. When this bit is set, any of the following conditions results in a machine malfunction interrupt.

- early power failure
- power restore
- non-correctable memory data error
- non-configured memory address

The Model 3220 Processor is designed with the concept that all software must enable the machine malfunction interrupt for maximum data integrity. Unlike other processors, Model 3220 does not require that this interrupt ever be disabled. The processor resets each detected interrupt condition as it occurs.

While performing a machine malfunction interrupt PSW swap, the processor sets PSW bit 18 to allow error detection for the new PSW data fetched from memory. If the new PSW cannot be fetched correctly, the processor effectively stops by entering the console mode. This prevents a runaway situation in the event of a double fault.

If PSW bit 18 is zero, any non-correctable memory data error is logged by the optional error logger. Cache accesses to memory using a non-ccnfigured memory address result in undefined data being loaded into the optional high-speed cache, with no error indication. No machine malfunction interrupt occurs for any of the reasons given above. A machine malfunction due to early power failure is queued until PSW bit 18 is set by software, or until automatic shutdown occurs. The interrupt is not queued for any other reason.

10.2.1.6 Floating-Point Underflow Interrupt Enable (FLU)

PSW bit 19 controls response of the processor to an arithmetic underflow resulting from a single- or double-precision floating-point arithmetic operation.

If this bit is set when the underflow occurs, an arithmetic fault interrupt occurs, and the participating floating-point registers remain unchanged.

If this bit is zero when the underflow occurs, the result of the operation is replaced by zero, and the condition code is set to 0100 (V-flag only), as defined in the description of the specific floating-point instruction.

10.2.1.7 Memory Access Controller Enable (MAC)

PSW bit 21 is used to enable and disable the relocation and protection programmed into the Memory Access Controller (MAC). When this bit is set, relocation, protection, and the MAC fault interrupt are enabled. When this bit is zero, relocation, protection, and the MAC fault interrupt are disabled.

10.2.1.8 System Queue Service Interrupt Enable (Q)

If bit 22 of the new PSW loaded by any of the instructions listed below is set, the state of the system queue is tested. If the system queue is not empty, a System Queue Service (SQS) interrupt occurs. If the system queue is empty, the next instruction is fetched and executed, according to the newly-loaded PSW.

If bit 22 of the newly-loaded PSW is zero, the SQS interrupt is disabled.

The following instructions test the state of the system queue:

<u>MNEMONIC</u>	<u>MEANING</u>
EPSR	Exchange Program Status Register
LPS	Load Process State
LPSW	Load Program Status Word
LPSWR	Load Program Status Word Register

10.2.1.9 Protect Mode Enable (P)

When PSW bit 23 is set, the processor is in the protect mode. Any attempt by a program running in this mode to execute a privileged instruction causes an illegal instruction interrupt to occur. The processor does not attempt to execute the offending instruction. The Breakpoint (BRK) instruction is a privileged instruction.

When PSW bit 23 is zero, the processor is in privileged mode. A program running in privileged mode may execute any legal instruction, within the constraints imposed by the system configuration and the state of PSW bit 13 (FLM).

10.2.1.10 Register Set Select Field (R)

Bits 24, 25, 26, and 27 of the current PSW select the active general register set. Although 16 different sets may be specified by using the four bits of this field, only eight sets of general registers are implemented in this processor. The implemented sets are numbered 0, 1, 2, 3, 4, 5, 6, and 15.

Set 0, 1, 2, or 3 is automatically selected by the processor in handling an I/O interrupt on the corresponding interrupt level. Registers 0 through 4 of that set are used to maintain information pertaining to an I/O interrupt request which is acknowledged on the I/O interrupt level corresponding to the selected register set. Therefore, sets 0, 1, 2, and 3 should not be used for general purpose processing. These sets may, however, be used for processing internal interrupts, which use registers 11 through 15 of the selected set to maintain information pertaining to the interrupt.

Sets 4, 5, 6, and 15 may be allocated according to processing needs, without special consideration. Sets 7 through 14 are not implemented. An attempt to select a set which is not implemented may result in the selection of any set, without any special indication of the error.

When a new PSW is loaded, the specified register set becomes the active set for the next instruction executed.

<u>PSW BIT</u>				<u>SELECTED REGISTER SET</u>
24	25	26	27	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
1	1	1	1	15

10.2.1.11 Condition Code (C, V, G, L)

PSW bits 28:31 contain the condition code. As part of the execution of certain instructions, the state of the condition code may be updated to reflect the nature of the result. Not all instructions affect the condition code.

For most interrupts, bits 28:31 of the new PSW are simply copied to the condition code. For immediate interrupts, the least significant four bits of the status byte for the interrupting device are copied to the condition code after the new PSW has been loaded. No restrictions are imposed on the condition code field of a new PSW contained in a memory location or register. Any condition code value may be specified.

The condition code of the current PSW may be tested by the conditional branch instructions described in Chapter 4.

10.2.2 PSW Location Counter (LOC)

PSW bits 32:63 comprise the location counter, which contains the address of the instruction currently being executed by the processor. When the current instruction is successfully completed, the value contained in the location counter is incremented by the length of the instruction in bytes, and the instruction at the resulting address is fetched.

An instruction which results in a branch being taken causes the contents of the location counter to be replaced with the effective branch address; i.e., with the address of the instruction to which control is to be transferred. The instruction at the new address is the next instruction to be fetched and executed.

When an interrupt occurs, the entire PSW, bits 0:63, is replaced. If bit 16 of the new PSW (the wait bit) is set, the instruction indicated by the new contents of the location counter is not fetched. Manual intervention is required to cause the wait bit to be zero, and the instruction to be fetched and executed. If an interrupt causes the PSW with the wait bit set to be replaced by another new PSW that has the wait bit zero, the instruction indicated by the location counter of that new PSW is fetched and executed.

If an instruction has not been successfully completed when an interrupt PSW swap occurs, the 64-bit PSW, in effect for the instruction being executed at the time of the interrupt, is saved before the interrupt handler is entered. The location counter in the saved PSW points to the instruction being executed at the time the interrupt occurred. If the interrupt occurs after the successful completion of one instruction and before beginning another, the location counter in the saved PSW points to the next instruction to be executed.

See the section on the Interrupt System for an explanation of old, current, and new PSW, and of the use of these PSWs by the processor in scheduling interrupt service routines.

10.2.3 Reserved Memory Locations

Physical memory locations X'000000' - X'0002CF' are reserved memory locations. For systems with expanded I/O interrupt service pointer tables, physical memory locations X'0002D0' - X'0004CF' or X'0002D0' - X'0008CF' are also reserved memory locations. These locations contain assorted information used in servicing interrupts, as shown in Figure 10-2. Use of data in these locations as the result of an interrupt is detailed in the section describing the interrupt.

X'000000'	-	X'0C001F'	Reserved, must be zero
X'000020'	-	X'0C0027'	Machine malfunction interrupt old PSW
X'000028'	-	X'0C002B'	Used by console service microcode
X'00002C'	-	X'0C002F'	LM effective address word
X'000030'	-	X'0C0037'	Illegal instruction interrupt new PSW
X'000038'	-	X'0C003F'	Machine malfunction interrupt new PSW
X'000040'	-	X'0C0043'	Machine malfunction status word
X'000044'	-	X'0C0047'	Machine malfunction virtual (program) address word
X'000048'	-	X'0C004F'	Arithmetic fault interrupt new PSW
X'000050'	-	X'0C007F'	Bootstrap loader and device definition table
X'000080'	-	X'0C0083'	System queue pointer
X'000084'	-	X'0C0087'	Power fail save area pointer
X'000088'	-	X'0C008F'	System queue service interrupt new PSW
X'000090'	-	X'0C0097'	MAC fault interrupt new PSW
X'000098'	-	X'0C009B'	Supervisor call new PSW status word
X'00009C'	-	X'0C00BB'	Supervisor call new PSW location counter values
X'000CBC'	-	X'0000C7'	Reserved, must be zero
X'0000C8'	-	X'0C00CF'	Data format fault new PSW
X'000CD0'	-	X'0002CF'	Interrupt service pointer table
X'0002D0'	-	X'0C04CF'	Expanded interrupt service pointer table
X'0004D0'	-	X'0C08CF'	Expanded interrupt service pointer table

Figure 10-2 Reserved Memory Locations

10.3 INTERRUPT TIMING AND PRIORITY

10.3.1 Maskable and Non-Maskable Interrupts

Maskable interrupt conditions are controlled by bits in the PSW. When a request to interrupt due to a maskable condition occurs, the corresponding control bit in the PSW is examined. If the control bit indicates that the interrupt is enabled, an interrupt is taken and control is transferred to the appropriate service routine. The paragraph describing each interrupt provides details about the control bit(s), how the interrupt is enabled or disabled, and the effects of enabling or disabling an interrupt.

Non-maskable interrupts are those which have no corresponding control bits in the PSW. Examples of non-maskable interrupts are SVC, SINT, Illegal Instruction, and Console Attention. Sections describing each interrupt provide further details.

Figure 10-3 shows the various maskable and non-maskable interrupts.

10.3.2 Interrupt Timing

Asynchronous interrupts are normally permitted to occur only after execution of an instruction has been completed, and before execution of the next instruction begins. However, asynchronous interrupts are permitted to occur at the end of any iteration, while an interruptible instruction is being executed.

A synchronous interrupt is permitted to occur at the time the condition causing the interrupt is detected. The SQS interrupt, which occurs at some indefinite time following addition of an entry to the system queue, is called a deferred synchronous interrupt. A synchronous interrupt due to a fault causes the offending instruction to be aborted with no modification of the contents of registers or memory locations resulting from execution of that instruction. Fixed and floating-point Load/Store Multiple, and Store Double Precision are exceptions to this rule. In the case of an interruptible instruction, the current iteration of the instruction is aborted by such an interrupt without modification of the contents of registers or memory as a result of the faulted iteration.

For all interrupts, the old PSW location counter presented to the interrupt handler points to the next logically-executed instruction in the interrupted program. If the interrupt is caused by a fault, the instruction causing the fault was not completed and is logically the next instruction to be executed. The old PSW location counter presented to the fault interrupt service routine, therefore, always points to the instruction which caused the fault.

Multiple memory accesses are required for the manipulation of a circular list structure using the ATL, ABL, RTL, or RBL instruction. For each of these instructions, the list header is not updated until the body of the list has been successfully accessed. For the RTL and RBL instructions, no registers are modified unless the list element has been successfully accessed, and the list header has been successfully updated.

10.3.3 Interrupt Precedence

Considering the instant of instruction fetch request as the time of reference, interrupts have the following precedence (highest to lowest):

INTERRUPT PRECEDENCE TABLE

Synchronous Interrupts	{ Fault interrupts System queue service
Asynchronous Interrupts	{ Primary power fail/restore Console attention Machine malfunction interrupt due to early power fail I/O interrupts

NOTES

- (a) NUMBERS IN CIRCLES INDICATE THE PRIORITY OF INTERRUPTS. 1 REPRESENTS THE HIGHEST PRIORITY.
- (b) FAULTS ABOUT THE CURRENT INSTRUCTION. THE OLD PSW POINTS TO THE FAULTING INSTRUCTION. OTHER INTERRUPTS ARE RECOGNIZED AT THE END OF THE CURRENT INSTRUCTION AND OLD PSW POINTS TO THE FOLLOWING INSTRUCTION.

- (c) SYNCHRONOUS INTERRUPTS ARE RECOGNIZED AS THEY OCCUR. ASYNCHRONOUS INTERRUPTS ARE RECOGNIZED BETWEEN THE COMPLETION OF CURRENT INSTRUCTION AND THE INITIATION OF THE NEXT INSTRUCTION.
- (d) SOS MAY OCCUR ONLY AS PART OF THE LPSW LPSWR, EPSR, AND LDPS INSTRUCTIONS.




Figure 10-3 Schematic Diagram of The Model 3220 Interrupt System Architecture

Fault interrupts are caused by various conditions that have the following logical precedence in descending priority order.

- Memory access controller fault on an instruction fetch
- Machine malfunction fault due to memory malfunction on an instruction fetch
- Illegal instruction fault
- Illegal sub-function fault
- Data format fault due to alignment error on a data read/write operation
- Memory access controller fault on a data read/write operation
- Machine malfunction fault due to memory malfunction on a data read/write operation
- Data format fault for other than boundary alignment error
- Arithmetic fault

Since any fault interrupt causes execution of an instruction to be aborted at the point of the fault interrupt condition, no more than one fault interrupt condition can occur at a time. However, other interrupts in the synchronous and asynchronous interrupt classes given in the preceding Interrupt Precedence Table can occur simultaneously. In such a case, the order given in the table governs the servicing sequence for the interrupts.

10.3.4 Interruptible Instructions

For any interruptible instruction, execution consists of the following phases: instruction fetch, instruction decode, an iterative loop, and termination. An interrupt during any phase of an interruptible instruction does not affect the operation of the instruction. It may simply be re-executed once the interrupt has been serviced. An interrupt during the iterative phase of the instruction causes the processor to resume the iterative phase when the instruction is re-executed, as though the interrupt never occurred. If the interrupt was caused by a fault, the iteration which resulted in the interrupt is repeated when the instruction is re-executed.

When an interrupt occurs during execution of an interruptible instruction, except for Read Control Store (RDCS) or Write Control Store (WDCS), the processor sets bit 14 (IIP) of the old PSW presented to the interrupt service routine. If PSW bit 14 is set when an interruptible instruction is executed, the processor assumes that valid information for controlling the instruction is contained in the scratchpad registers. For this reason, if return to the interruptible instruction is anticipated, the contents of the scratchpad registers must be preserved when PSW bit 14 is set. It is also important that the contents of these registers be saved or restored as necessary during a context switch by the system program.

To abort an interruptible instruction when it is interrupted, PSW bit 14 must be forced to zero before any subsequent interruptible instruction (except RDCS or WDCS) is attempted.

CAUTION

SOFTWARE MUST NEVER SET PSW BIT 14 UNLESS RESUMING EXECUTION OF THE INTERRUPTIBLE INSTRUCTION THAT CAUSED BIT 14 OF THE PSW TO BE SET. RESUMPTION OF ANY INTERRUPTIBLE INSTRUCTION MUST NEVER BE ATTEMPTED IF THE CONTENTS OF THE SCRATCHPAD REGISTERS ARE NOT KNOWN TO HAVE BEEN PRESERVED BETWEEN INSTRUCTION INTERRUPTION AND RESUMPTION.

10.4 PROCESSOR MODES

At any given time, the processor may be in the console mode or run mode. The single-step mode provides a means for alternating between the console and run modes. Wait and run states only have meaning for the run mode.

10.4.1 Console Mode

While the processor is dedicated to communicating with the system console terminal, it is said to be in the console mode. In this mode, program execution is suspended so that the user may examine and modify the data contained in certain registers and memory locations.

Appendix F provides a flowchart for the console service routine. The console mode may be entered in any of the following ways:

1. The Breakpoint (BRK) instruction is executed by a running program when PSW bit 23 is zero.
2. Execution of an instruction is completed while in the single-step mode.
3. The HALT/RUN Switch is depressed momentarily while the processor is in the run mode.

4. Following a system initialization sequence, backup power to memory is found not to have been maintained within regulation, and the LSU is not enabled when the sequence is complete.
5. Following a system initialization sequence, if backup power to memory was maintained within regulation, but the LSU is not enabled and the contents of physical memory location X'000028' indicate that the processor was in the console mode when system initialization occurred.
6. An attempt to fetch a machine malfunction interrupt new PSW results in a non-correctable memory error. In this case, the error code for the initial malfunction is stored in the machine malfunction status word at X'000040', and LOC is loaded with the address of the status word before the console mode is entered.
7. If control has been passed to uninitialized Writable Control Store or an errant WCS microprogram, control can be regained at the system console by enabling the single-step mode and depressing the HALT/RUN switch.

Note that system initialization occurs when the power supply detects that AC line voltage is failing; when the Initialize (INIT) switch on the console is momentarily depressed; or when the key-operated LOCK/ON/STANDBY switch is moved to the STANDBY position. The initialization sequence completes when power is restored to the processor. System initialization resets all pending interrupts for the system console and other I/O devices in the system. DMA operations are also terminated.

While the processor is in the console mode, interrupt conditions are not handled in the same manner as they are if detected during execution of a program.

Interrupt requests for the system console terminal and all other I/O devices remain queued until the run mode is entered. DMA operations are not affected by changing processor modes.

PSW bit 16 is always forced to zero before the run mode is entered from the console mode.

Fault conditions caused by memory accesses while in the console mode are reset when they occur, and do not cause interrupts when the run mode is entered. If a fault condition occurs while attempting to modify a memory location, that location may not be changed. If a fault occurs while attempting to examine a memory location, the faulting address is displayed instead.

System initialization, while in the console mode, results in automatic shutdown, with no machine malfunction interrupt due to power failure.

10.4.2 Run Mode

When the processor is not dedicated to communicating with the system console terminal, it is in the run mode. In this mode, program execution is controlled by the contents of the 64-bit Program Status Word (PSW). While the processor is in the run mode, it may be in either the wait state (PSW bit 16 is set), or the run state (PSW bit 16 is zero). In the run state, the processor performs a repetitive fetch instruction/execute instruction/fetch next instruction sequence. In the wait state, this sequence is suspended.

The run mode may be entered in any of the following ways:

1. The 'less than' prompt character (<) is entered from the system console terminal when the processor is in the console mode.
2. The HALT/RUN switch is depressed momentarily while the processor is in the console mode.
3. The LSU is installed and enabled when a system initialization sequence is completed. In this case, the program loaded from the LSU is given control of the processor.

Interrupt conditions cannot cause the processor to enter the run mode from the console mode, with the following two exceptions:

1. An initialization sequence performed while the processor is in the console mode causes the program to be loaded from the enabled LSU, and control of the processor is given to the program.
2. The HALT/RUN switch is depressed momentarily while the processor is in the console mode.

10.4.3 Single-Step Mode

When the SINGLE switch is in the SINGLE position, the processor is in the single-step mode. In this mode, whenever execution of an instruction is completed, the processor leaves the run mode and enters the console mode. Manual intervention is normally required to execute the next instruction.

Interrupts are handled according to the methods detailed in the previous paragraphs. If the processor is in the single-step mode and the run state when an interrupt request occurs, the processor completes the current instruction (or iteration) and then performs the interrupt PSW swap. The first instruction of the interrupt service routine is not executed.

If system initialization occurs while in the single-step mode, any instruction in progress (or the current iteration of an interruptible instruction) completes. When the initialization sequence is complete, a maximum of one instruction is executed before the processor again enters the console mode.

Note that in the single-step mode, PSW bit 16 is always forced to zero before entering the run mode to fetch a user instruction.

10.5 STATUS SWITCHING

The PSW that is loaded in the processor, at any given time, is called the current PSW. The register set selected by this PSW, the data contained in the general, floating-point, or scratchpad registers accessible by the user program, and the machine status defined by the PSW collectively constitute the "process state". If the status word or both the location counter and status word are changed, a status switch has occurred. A status switch can be caused explicitly by executing a status switching instruction or may be forced to occur by an interrupt. When the value of the PSW that was current at the time of a status switch is saved, that value is called the old PSW.

The scheduling of interrupt service routines is based upon the concepts of old PSW, current PSW, and new PSW. When an interrupt occurs, the following status switch takes place: the current PSW becomes the old PSW; the new PSW defined for the interrupt is loaded, and becomes the current PSW.

For a status switch resulting from an interrupt, the old PSW is stored in dedicated registers of the set specified by the new PSW defined for the interrupt. The machine malfunction interrupt is the exception to this rule; for this interrupt, the old PSW is stored in dedicated memory locations.

For meaningful processor response to multiple interrupts, it is important that the new PSW defined for a particular interrupt class does not enable interrupts of the same class.

The various interrupts which may occur, and the response of the processor to each interrupt, are described in the following sections.

10.5.1 Illegal Instruction Interrupt

The illegal instruction interrupt occurs if an attempt is made to execute an instruction whose operation code is not one of those permitted by the system. This interrupt may occur for any of the following reasons:

1. The operation code is undefined for the system or optional equipment necessary to execute the instruction is not present in the system.
2. The operation code has several possible sub-function specifications, and the sub-function specified is undefined.
3. The instruction is a privileged instruction, and PSW bit 23 is set.
4. The instruction is a floating-point instruction, and PSW bit 13 is set.

The illegal instruction interrupt cannot be disabled. The floating-point instructions, high speed data handling instructions, and writable control store instructions require optional equipment, and are therefore optionally illegal. No attempt is made by the processor to execute an illegal instruction.

When an illegal instruction interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the illegal instruction interrupt new PSW found in memory at physical address X'000030'.
2. The illegal instruction interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the illegal instruction.

10.5.2 Data Format Fault Interrupt

The data format fault interrupt occurs if the required halfword or fullword alignments are violated for memory accesses, or if it is otherwise determined that data is not properly aligned to the specified fields. Halfword alignment violations are not detected by the Model 3220 Processor on memory reads. The data format fault interrupt cannot be disabled.

When a data format fault interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the data format fault new PSW found in memory at physical address X'0000C8'.
2. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt, as shown in the following list:

<u>CODE</u>	<u>REASON FOR INTERRUPT</u>
0	Reserved code
1	Reserved code
2	Invalid sign digit, packed data
3	Invalid data digit, packed data
4	Reserved code
5	Reserved code
6	Fullword or halfword alignment fault

3. If the interrupt was caused by a halfword or fullword alignment fault, register 12 of the selected set is loaded with the non-aligned virtual address causing the fault.
4. The data format fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction being executed when the fault occurred. A data format fault causes the current instruction, or the current iteration of an interruptible instruction, to be aborted immediately.

10.5.2.1 Alignment Faults

An attempt to fetch a fullword of data from memory, or to write a fullword of data to memory, using a program address which does not have zeros as its two least-significant bits, causes a fullword alignment fault.

An attempt to write a halfword of data to memory, using a program address which does not have zero as its least significant bit, causes a halfword alignment fault.

The Model 3220 Processor does not distinguish between fullword and halfword alignment faults. An alignment fault cannot occur during an instruction fetch on this processor.

If an alignment fault occurs while attempting to write to memory, the fullword or halfword at the next lower aligned address may be modified.

10.5.2.2 Invalid Digit Faults

If an invalid sign or data digit is encountered while processing numeric string data, it is presumed that the data is not aligned to the specified fields. Additional information may be found in the description of the instruction used to process the numeric string.

10.5.3 Memory Access Controller (MAC) Fault Interrupt

The MAC fault interrupt occurs if an executing program violates any of the relocation and protection conditions programmed into the Memory Access Controller (MAC). MAC error checking and the MAC fault interrupt are enabled when PSW bit 21 is set. MAC faults are not queued.

When a MAC fault interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the MAC fault interrupt new PSW found in memory at physical address X'000090'.
2. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt. This code is copied from the MAC status register while simultaneously resetting the fault.

BINARY CODEREASON FOR INTERRUPT

16	8	4	2	1
x	x	x	x	1
x	x	x	1	x
x	x	1	x	x
x	1	x	x	x
1	x	x	x	x

Execute protect violation
 Write-interrupt
 Write-protect violation
 Non-present segment
 Segment limit field exceeded

3. Register 12 of the selected set is loaded with the virtual address which caused the fault.
4. If the fault occurred on a data fetch while attempting to load the general registers using the Load Multiple (LM) instruction, register 11 of the selected set is loaded with the effective second operand address calculated at the start of the LM instruction. Otherwise, if the reason code for the interrupt indicates only a write-interrupt condition, register 11 of the selected set is loaded with the address of the instruction immediately following the one which successfully completed, even though it caused the interrupt.
5. The MAC fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction being executed when the fault occurred. Note that although more than one bit may be set in the fault code, only one error is reported. If non-present segment is indicated, all other bits may be ignored.

10.5.4 Machine Malfunction Interrupt

The machine malfunction interrupt occurs when any of the following conditions are detected:

- Early power fail
- Power restore
- Non-correctable memory error
- Non-configured memory address

Detection of the listed conditions and the machine malfunction interrupt are enabled when PSW bit 18 is set. Early power fail detect is queued until primary power fail occurs if PSW bit 18 is zero. All other malfunction conditions are ignored, and the interrupts are lost.

When a machine malfunction interrupt occurs, the following actions are taken:

1. The current PSW is stored in memory beginning at physical address X'000020'.

2. The Machine Malfunction Status Word (MMSW) at physical address X'000040' is loaded with a code to indicate the reason for the interrupt. Only one bit is set in this code:

<u>BIT NUMBER</u>	<u>REASON FOR INTERRUPT</u>
0	PF - Power failure
1	PR - Power restoration
2	NCD - Non-correctable memory error during data fetch
3	NCI - Non-correctable memory error during instruction fetch
4	NCA - Non-correctable memory error during auto driver channel operation
5	NVD - Non-configured memory address during data fetch
6	NVI - Non-configured memory address during instruction fetch
7	NVA - Non-configured memory address during auto driver channel operation

3. If the interrupt was caused by a non-correctable memory error, or non-configured memory address, the virtual address used for the memory access is stored in the machine malfunction virtual address word at physical address X'000044'. Otherwise, the contents of this word are undefined.
4. If the interrupt was caused by a non-correctable memory error, or non-configured memory address, and the fault occurred on a data fetch while attempting to load the general registers using the LM instruction, the effective second operand address calculated at the start of that instruction is stored in the LM effective address word at physical address X'00002C'. Otherwise, the contents of this word are undefined.
5. The machine malfunction interrupt new PSW found at physical address X'000038' becomes the new PSW.

If the interrupt was caused by executing an instruction, the old PSW location counter presented to the interrupt service routine points to the offending instruction. Otherwise, the old PSW location counter presented to the interrupt service routine points to the instruction to be executed once the interrupt has been serviced.

If the interrupt was caused by executing the LM instruction, bits 2 and 5 of the Machine Malfunction Status Word (MMSW), may be used to determine if any registers were modified before the interrupt occurred. If the old PSW location counter points to an LM instruction, and if bits 2 and 5 of the MMSW are both zero, no registers were modified. If bit 2 or bit 5 of the MMSW is set, then:

1. If the data stored at physical addresses X'000044' and X'00002C' are equal to one another, no registers were modified by the instruction before the fault occurred.
2. If the data stored at physical addresses X'000044' and X'00002C' are not equal to one another, at least one register was modified by the instruction before the fault occurred. The number of registers modified may be determined by taking the difference of the data stored at physical addresses X'000044' and X'00002C', and dividing the result by four.




Figure 10-4 Machine Malfunction Status Word (MMSW)

10.5.4.1 Early Power Fail Detect and Automatic Shutdown

Early power fail detect occurs when the primary power failure sensor detects a low voltage; when the power switch is turned from the ON to STANDBY position; or when the INIT switch is depressed.

At the end of execution of the current instruction or the current iteration of the current interruptible instruction, a machine malfunction interrupt is taken if PSW bit 18 is set.

Following early power fail detect, software has one millisecond before the automatic shutdown procedure of the processor takes control as a result of Primary Power Fail. During this procedure, the following actions occur:

1. The fullword power fail save area pointer is fetched from location X'000084'.

2. The following information is saved by firmware in the power fail save area:

<u>DATA</u>	<u>OFFSET IN SAVE AREA (IN BYTES)</u>
Current PSW	0-7
The eight general register sets (in order, 0 through F)	8-519
Interruptible instruction state (scratchpad registers)	520-583
Floating-point registers, single and double	584-679

3. The processor waits for power restore.

NOTES

1. If the processor is not equipped with the optional floating-point registers, the area between offsets 584 and 679 is not used.
2. If the pointer found in location X'000084' does not specify a save area aligned to a fullword boundary, the processor forces correct alignment by replacing the 2 least-significant bits of the pointer with zeros. The new pointer is stored in memory location X'000084', before the power-down sequence is performed.
3. The floating-point masked mode bit in the PSW has no effect on the saving of the floating-point registers.
4. The IIP bit has no effect on the saving of the scratchpad registers.

10.5.4.2 Power Restore

When power restore occurs, a simple go/no go selftest of various internal buses and registers is performed. If the back-up supply voltages to memory were not maintained within margins between shutdown and power restore, the first 256k bytes of memory are filled with a data pattern to prevent spurious non-correctable memory error indications, and the general registers, scratchpad registers, and floating-point registers are loaded with pre-determined data.

The first 256k bytes of memory are then tested to see if data can be held. This test does not modify the data contained in memory. Failure of selftest or the memory test causes that test to execute, as long as the failure persists. During the test, the processor is responsive only to a primary power fail which results in an automatic shutdown; and the FAULT lamp on the console switch panel is on.

When memory testing is complete, the FAULT lamp is turned off, and the state of the optional Loader Storage Unit (LSU) is tested. If the LSU is not equipped, it is presumed to be disabled. In all cases, bit 1 of the machine malfunction status word at physical address X'000040' is set to indicate power restore.

10.5.4.2.1 If the LSU is Disabled

If the back-up voltages to memory were not maintained within margins between shutdown and power restore, then memory is assumed not to contain valid data. In this case, a PSW status of '00008000' (wait bit only) and location counter of '000FFFFE' are loaded and displayed on the system console terminal. Manual intervention is required to restart the processor.

If the back-up voltages to memory were maintained, the data saved in the power fail save area by the automatic shutdown procedure is reloaded.

If the data in memory at physical address X'000028' indicates that the processor was in console mode when power failed, the reloaded PSW is displayed, and communication with the system console terminal resumes.

If the processor was not in console mode when power failed, bit 18 of the reloaded PSW is tested. If the bit is set, a machine malfunction interrupt occurs.

If bit 18 of the reloaded PSW is zero, program execution is resumed using the reloaded PSW. Note that the state of the wait bit (bit 16) of the PSW is tested before executing any instruction.

NOTE

Data in the Memory Access Controller and Selector Channel control registers and writable control store is volatile, and must be considered invalid following any power fail/restore sequence.

10.5.4.2.2 If the LSU is Enabled

After the FAULT lamp is turned off, the program in the LSU is loaded, and control is transferred to it, using the PSW specified in the program. If the memory start address is greater than the memory end address specified for the LSU program, the program is not loaded, and the console mode is entered.

10.5.4.3 Non-Correctable Memory Error

During write operations to memory, an Error Correcting Code (ECC) is generated. This code enables the memory system to correct any single bit error detected on a subsequent read operation in each fullword of memory. If the operation is only a byte or halfword write to memory, the memory system reads and updates the error correcting code for the fullword of memory that contains the byte or halfword that is being written.

Each time data is read from memory, the error correcting code is recreated and compared to the code generated when data was last written to any part of the fullword memory location. If a data error is detected, and the error is a single bit error, it is corrected transparent to the processor. If, however, a multiple bit error is detected, a memory malfunction fault is generated, since multiple bit errors cannot be corrected.

Note that data with three or more bits in error may not result in a fault. Detection of any error causes a bit to be set in the optional error logger for subsequent readout using the REL instruction.

A non-correctable memory error can be caused by performing a byte or halfword store to memory. This is possible because the data and ECC for the corresponding fullword are fetched so that a new ECC code may be generated.

If PSW bit 18 is zero when the error occurs, the error is ignored, but is logged in the optional error logger.

If PSW bit 18 is set, occurrence of a non-correctable memory error causes the current instruction (or the current iteration of an interruptible instruction) to be immediately aborted; and a machine malfunction interrupt occurs. Bit 2, 3, or 4 of the machine malfunction status word at physical address X'000040' is set to indicate the reason for the interrupt. The virtual (program) address used for the memory access is stored in the machine malfunction address word at physical address X'000044'.

If the error occurs on a data fetch while attempting to load the general registers using the LM instruction, the effective second operand address calculated at the start of the LM instruction is stored in the LM effective address word at physical address X'00002C'. This data allows the instruction to be simulated in the event specified index registers were modified.

If the error occurs while fetching an instruction, the old PSW location counter, presented to the interrupt service routine, points to the first halfword of the instruction being fetched.

If the error occurs during an auto driver channel operation, registers 0 and 1 of the set indicated by the old PSW, presented to the interrupt service routine, contain the PSW for the instruction interrupted by the I/O interrupt that activated the channel. Register 4 of the set indicated contains the address of the CCB that was being executed when the error occurred.

Since the error-correcting code is maintained on a fullword basis, if a multiple bit error is detected when a halfword or byte of a fullword is read or written, it is not possible to determine which bits are in error. Therefore, a reference to any portion of a fullword that contains multiple bit errors may cause a memory malfunction, even though the incorrect bits might not be in the portion of the fullword being accessed. (References to memory made by look-ahead buffers or caches do not cause memory malfunction interrupts until the fullword that is in error is actually used by the currently executing instruction.)

10.5.4.4 Non-Configured Memory Address

The Model 3220 Processor tests the physical address used for each memory access, if PSW bit 18 is set. When access to memory physically not in the system is attempted, a machine malfunction interrupt occurs. The current instruction (or the current iteration of an interruptible instruction) is immediately aborted. Bit 5, 6, or 7 of the machine malfunction status word at physical address X'000040' is set to indicate the reason for the interrupt. The virtual (program) address used for the memory access is stored in the machine malfunction address word at physical address X'000044'.

If the error occurs on a data fetch while attempting to load the general registers using the LM instruction, the effective second operand address calculated at the start of the LM instruction is stored in the LM effective address word at physical address X'00002C'. This data allows the instruction to be simulated in the event specified index registers were modified.

If the error occurs while fetching an instruction, the old PSW location counter, presented to the interrupt service routine, points to the first halfword of the instruction being fetched.

If the error occurs during an auto driver channel operation, registers 0 and 1 of the set indicated by the old PSW, presented to the interrupt service routine, contain the PSW for the instruction interrupted by the I/O interrupt that activated the channel. Register 4 of the indicated set contains the address of the CCB that was being executed when the error occurred.

Accesses to memory made by look-ahead buffers or caches do not cause non-configured memory address interrupts until an attempt to access non-configured memory is actually made by the executing program. For the Model 3220 Processor equipped with the optional high-speed cache, only a memory access resulting in the invalidation of a block of cache memory, and an actual attempt by the cache to validate that block by accessing non-configured main memory, results in a non-configured memory address machine malfunction interrupt. Subsequent accesses to the same cache block may give no error indication as a result of the non-configured memory address, until the cache again attempts to validate the block.

CAUTION

FOR THE MODEL 3220 PROCESSOR WITH THE HIGH-SPEED CACHE OPTION, IT IS IMPORTANT THAT SOFTWARE ALWAYS RUN WITH THE MACHINE MALFUNCTION INTERRUPT ENABLED.

10.5.5 Input/Output Device (I/O) Interrupts

10.5.5.1 Priority Levels

Interrupt requests from I/O devices may occur on any of four priority levels. Level 0 is the highest priority level; level 3 is the lowest priority level. Acknowledgement of interrupt requests on the various priority levels is enabled by PSW bits 17 and 20, as shown in the following table:

<u>PSW BIT 17</u>	<u>PSW BIT 20</u>	<u>MEANING</u>
0	0	All levels disabled
0	1	Higher priority levels enabled
1	0	All priority levels enabled
1	1	Current and higher priority levels enabled

A unique register set is selected for I/O interrupt requests acknowledged on each priority level. For example, when an interrupt request is acknowledged at priority level 3, register set 3 is selected by the processor for handling the interrupt request. If the request results in entry to a software interrupt service routine, register set 3 is selected by the PSW in effect at the time the routine is entered, and information pertaining to the interrupt is contained in registers 0 to 3 or 0 to 4 of that set.

The current priority level is determined by bits 24:27 (the register select field) of the current PSW. For example, if set 3 is currently selected, levels 2, 1, and 0 are higher priority levels, and level 3 is the current priority level. If PSW bit 17 is zero and PSW bit 20 is set, an I/O interrupt request occurring on level 2, 1, or 0 is acknowledged, but a request occurring on level 3 is not acknowledged.

In this example, if PSW bits 17 and 20 are both set (the PSW status is X'4830'), the interrupt request on level 3 is also acknowledged.

If a register set other than 0, 1, 2, or 3 is selected by the current PSW, all I/O interrupt requests are considered to be higher-priority requests, and will be acknowledged if either PSW bit 17 or bit 20 is set.

Enabling of interrupts on the various levels is shown in detail in Table 10-1. When an interrupt request occurs, but is not acknowledged by the processor, the request remains queued until one of the following occurs:

1. The interrupt request is acknowledged by the processor when enabled by the current PSW.
2. The interrupt request is programmed reset by the software.
3. System initialization occurs.

When the processor acknowledges an I/O interrupt request, the result may be either an auto driver channel operation, or an immediate interrupt. In either case, the register set associated with the priority level, on which the interrupt is acknowledged, is used in processing the interrupt.

For further information on programming a device interrupt request reset, refer to the programming manual for the specific device. This feature is not available for all I/O devices.

10.5.5.2 Immediate Interrupt - Auto Driver Channel Operation

An interrupt request by an I/O device at one of the four interrupt priority levels is acknowledged only when interrupts are enabled for that level, as defined by the status of PSW bits 17 and 20, and the selected register set.

TABLE 10-1 INTERRUPT PRIORITY LEVEL/REGISTER SET SUMMARY

623

PSW BITS		CURRENT REGISTER SET	EXTERNAL INTERRUPT LEVEL ENABLED			
17	20		LEVEL 0	LEVEL 1	LEVEL 2	LEVEL 3
0	0	ANY SET	NO	NO	NO	NO
0	1	0	NO	NO	NO	NO
0	1	1	YES	NO	NO	NO
0	1	2	YES	YES	NO	NO
0	1	3	YES	YES	YES	NO
0	1	4	YES	YES	YES	YES
0	1	5	YES	YES	YES	YES
0	1	6	YES	YES	YES	YES
0	1	F	YES	YES	YES	YES
1	0	ANY SET	YES	YES	YES	YES
1	1	0	YES	NO	NO	NO
1	1	1	YES	YES	NO	NO
1	1	2	YES	YES	YES	NO
1	1	3	YES	YES	YES	YES
1	1	4	YES	YES	YES	YES
1	1	5	YES	YES	YES	YES
1	1	6	YES	YES	YES	YES
1	1	F	YES	YES	YES	YES

The processor recognizes I/O interrupts between the execution of instructions, or at the end of an iteration of an interruptible instruction. When an I/O interrupt is recognized, the following actions occur:

1. The current PSW is saved in registers 0 and 1 of the new set selected by the interrupt level. (PSW bits 0:31 are saved in register 0 and bits 32:63 in register 1.)
2. The PSW status word is loaded with the value Y'000028N0', where N specifies the new register set. This status enables higher level I/O interrupts and machine malfunction interrupts. Also note that memory address translation is disabled.
3. The I/O interrupt request is acknowledged and reset. The address of the interrupting device is placed in register 2 of the selected set. The status byte from the interrupting device replaces the contents of register 3. The device number and status are placed in the least significant bit positions in the register; the most significant bits are forced to zero. The four least significant bits of the status of the interrupting device are placed in the condition code.
4. The device number is added twice to X'0000D0' (the start of the interrupt service pointer table) to obtain the address within the table that corresponds to the interrupting device. The contents of this halfword of memory are fetched and examined to see if the interrupt is to be treated as an immediate interrupt or as an auto-driver channel operation. If bit 15 of the halfword is zero, an immediate interrupt is required. If bit 15 of the halfword is one (the halfword is odd), an auto-driver channel operation is required. If the interrupt is an immediate interrupt, the value in the table becomes the location counter portion of the current PSW. If the interrupt is an auto-driver channel operation, then the least significant bit of the halfword is replaced by zero and the resulting value is placed in register 4 of the selected set. The auto-driver channel is then activated.

10.5.6 Simulated Interrupt

The simulated interrupt results from executing a Simulate Interrupt (SINT) instruction when PSW bit 23 is zero. SINT is a privileged instruction, and may not be executed when PSW bit 23 is set.

Execution of the SINT instruction causes the processor to simulate acknowledgement of an enabled I/O interrupt request from an external device. The device address and interrupt level for the simulated interrupt are specified by the operands of the SINT instruction.

The states of PSW bits 17 and 20, normally used to enable and disable the various I/O interrupt levels, are ignored by the SINT instruction. For purposes of the simulated interrupt, I/O interrupts at all priority levels are assumed to be enabled. No pending device interrupt request is actually acknowledged by the processor as a result of executing the SINT instruction. With the exception of the differences described here, the simulated interrupt request is handled as detailed in paragraph 10.5.5.

CAUTION

DUE TO THE FACT THAT THE SINT INSTRUCTION IGNORES THE STATES OF PSW BITS 17 AND 20, IT SHOULD BE USED CAREFULLY BY PROGRAMS WHICH RUN IN REGISTER SETS 0, 1, 2, OR 3. FOR EXAMPLE, IF A PROGRAM EXECUTING IN REGISTER SET 2 ENABLES ONLY HIGHER-LEVEL INTERRUPTS, DATA IN THE REGISTERS OF SET 2 ARE NOT NORMALLY SUBJECT TO CHANGE AS A RESULT OF AN I/O INTERRUPT. HOWEVER, IF THE PROGRAM EXECUTING IN REGISTER SET 2 DOES A SINT CAUSING INTERRUPT LEVEL 3 (AND REGISTER SET 3) TO BE SELECTED, THE NEW PSW LOADED BY THE PROCESSOR CAUSES INTERRUPTS AT LEVELS 2, 1, AND 0 TO BE ENABLED. IF AN I/O INTERRUPT REQUEST AT LEVEL 2 OCCURRED, IT WOULD BE HONORED, CAUSING REGISTERS 0, 1, 2, AND 3 (AND PERHAPS 4) OF SET 2 TO BE OVERWRITTEN.

IF THESE REGISTERS ARE NOT STORED BEFORE THE SINT INSTRUCTION IS EXECUTED, DATA IN THE REGISTERS IS LOST, AND SYSTEM SOFTWARE COULD BE LEFT IN AN INDETERMINATE STATE.

The simulated interrupt is a software interrupt.

10.5.7 System Queue Service (SQS) Interrupt

When any of the instructions listed below is executed, as the instruction completes, bit 22 of the new PSW loaded by the instruction is tested. If the bit is zero, the SQS interrupt is disabled, and program execution continues according to the new PSW loaded.

MNEMONIC

MEANING

EPSR	Exchange Program Status Register
LDPS	Load Process State
LPSW	Load Program Status Word
LPSWR	Load Program Status Word Register

If bit 22 of the new PSW loaded by any of these instructions is set, the state of the system queue (whose physical address is found at physical location X'000080') is tested. The system queue is assumed to be maintained according to the circular list format. The number used field is fetched from the list header. If this field contains zero, the system queue is assumed to be empty, and program execution continues according to the new PSW loaded.

If the number used field for the system queue is not zero when it is tested, the following actions are taken to cause an SQS interrupt:

1. The current PSW, which was loaded by execution of one of the listed instructions, is stored in registers 14 and 15 of the set selected by the SQS interrupt new PSW found in memory at physical address X'000088'.
2. Register 13 of the selected set is loaded with the address of the system queue.
3. The SQS interrupt new PSW becomes the current PSW.

If the SQS interrupt occurs as a result of executing an EPSR instruction, the old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the EPSR instruction. If the interrupt occurs as a result of executing any of the other listed instructions, the old PSW location counter contains the value loaded by the instruction causing the interrupt.

Items may be added to the system queue while the SQS interrupt is enabled or disabled. The Add to Top of List (ATL) and Add to Bottom of List (ABL) instructions are normally used for this purpose. The fact that the items have been added to the system queue is recorded in the list header. Only when a new PSW is loaded which enables the SQS interrupt, is the state of the queue tested, and an interrupt allowed.

The system queue has a maximum size, as determined by the list header established by system software. If an attempt is made to add an item to the queue when it is already full, the data may be lost. This could result in system software being left in an indeterminate state.

Note that the address of the system queue contained in the system queue pointer must be aligned to a fullword boundary.

See the section on Status Switching Instructions for a description of the EPSR, LDPS, LPSW, and LPSWR instructions.

The SQS interrupt is a deferred synchronous software interrupt.

10.5.8 Supervisor Call (SVC) Interrupt

The Supervisor Call (SVC) interrupt occurs when the SVC instruction is executed. This instruction and the resulting interrupt provide a means for any program to communicate with system software.

The states of PSW bits 17 and 20, normally used to enable and disable the various I/O interrupt levels, are ignored by the SINT instruction. For purposes of the simulated interrupt, I/O interrupts at all priority levels are assumed to be enabled. No pending device interrupt request is actually acknowledged by the processor as a result of executing the SINT instruction. With the exception of the differences described here, the simulated interrupt request is handled as detailed in paragraph 10.5.5.

CAUTION

DUE TO THE FACT THAT THE SINT INSTRUCTION IGNORES THE STATES OF PSW BITS 17 AND 20, IT SHOULD BE USED CAREFULLY BY PROGRAMS WHICH RUN IN REGISTER SETS 0, 1, 2, OR 3. FOR EXAMPLE, IF A PROGRAM EXECUTING IN REGISTER SET 2 ENABLES ONLY HIGHER-LEVEL INTERRUPTS, DATA IN THE REGISTERS OF SET 2 ARE NOT NORMALLY SUBJECT TO CHANGE AS A RESULT OF AN I/O INTERRUPT. HOWEVER, IF THE PROGRAM EXECUTING IN REGISTER SET 2 DOES A SINT CAUSING INTERRUPT LEVEL 3 (AND REGISTER SET 3) TO BE SELECTED, THE NEW PSW LOADED BY THE PROCESSOR CAUSES INTERRUPTS AT LEVELS 2, 1, AND 0 TO BE ENABLED. IF AN I/O INTERRUPT REQUEST AT LEVEL 2 OCCURRED, IT WOULD BE HONORED, CAUSING REGISTERS 0, 1, 2, AND 3 (AND PERHAPS 4) OF SET 2 TO BE OVERWRITTEN.

IF THESE REGISTERS ARE NOT STORED BEFORE THE SINT INSTRUCTION IS EXECUTED, DATA IN THE REGISTERS IS LOST, AND SYSTEM SOFTWARE COULD BE LEFT IN AN INDETERMINATE STATE.

The simulated interrupt is a software interrupt.

10.5.7 System Queue Service (SQS) Interrupt

When any of the instructions listed below is executed, as the instruction completes, bit 22 of the new PSW loaded by the instruction is tested. If the bit is zero, the SQS interrupt is disabled, and program execution continues according to the new PSW loaded.

MNEMONIC

MEANING

EPSR	Exchange Program Status Register
LDPS	Load Process State
LPSW	Load Program Status Word
LPSWR	Load Program Status Word Register

If bit 22 of the new PSW loaded by any of these instructions is set, the state of the system queue (whose physical address is found at physical location X'000080') is tested. The system queue is assumed to be maintained according to the circular list format. The number used field is fetched from the list header. If this field contains zero, the system queue is assumed to be empty, and program execution continues according to the new PSW loaded.

If the number used field for the system queue is not zero when it is tested, the following actions are taken to cause an SQS interrupt:

1. The current PSW, which was loaded by execution of one of the listed instructions, is stored in registers 14 and 15 of the set selected by the SQS interrupt new PSW found in memory at physical address X'000088'.
2. Register 13 of the selected set is loaded with the address of the system queue.
3. The SQS interrupt new PSW becomes the current PSW.

If the SQS interrupt occurs as a result of executing an EPSR instruction, the old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the EPSR instruction. If the interrupt occurs as a result of executing any of the other listed instructions, the old PSW location counter contains the value loaded by the instruction causing the interrupt.

Items may be added to the system queue while the SQS interrupt is enabled or disabled. The Add to Top of List (ATL) and Add to Bottom of List (ABL) instructions are normally used for this purpose. The fact that the items have been added to the system queue is recorded in the list header. Only when a new PSW is loaded which enables the SQS interrupt, is the state of the queue tested, and an interrupt allowed.

The system queue has a maximum size, as determined by the list header established by system software. If an attempt is made to add an item to the queue when it is already full, the data may be lost. This could result in system software being left in an indeterminate state.

Note that the address of the system queue contained in the system queue pointer must be aligned to a fullword boundary.

See the section on Status Switching Instructions for a description of the EPSR, LDPS, LPSW, and LPSWR instructions.

The SQS interrupt is a deferred synchronous software interrupt.

10.5.8 Supervisor Call (SVC) Interrupt

The Supervisor Call (SVC) interrupt occurs when the SVC instruction is executed. This instruction and the resulting interrupt provide a means for any program to communicate with system software.

When the SVC instruction is executed, the processor takes the following actions:

1. The current PSW is saved in registers 14 and 15 of the set selected by the SVC interrupt new PSW found in memory at physical address X'000098'.
2. Register 13 of the selected set is loaded with the effective second operand address calculated for the SVC instruction executed. This is normally the address of an SVC parameter block, aligned to a fullword boundary.
3. The SVC interrupt new PSW becomes the current PSW, with a new LOC value chosen from the table at physical location X'9C'.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the SVC instruction.

The SVC interrupt is a software interrupt and cannot be disabled.

10.5.9 System Breakpoint Interrupt

A system breakpoint results if a Breakpoint (BRK) instruction is executed when PSW bit 23 is zero. BRK is a privileged instruction, and may not be executed when PSW bit 23 is set.

Execution of the BRK instruction causes the processor to enter the console mode. In this mode, the processor is dedicated to communication with the system console terminal. Various registers and memory locations may be examined or modified by the user from the system console terminal while in this mode.

When the BRK instruction is executed, no registers or memory locations are modified. The PSW status and location counter are not modified by the BRK instruction. The location counter, at entry to the console mode, points to the BRK instruction.

When the run mode is entered from the console mode, PSW bit 16 is forced to zero, so that an instruction is fetched and executed. If the run mode is entered immediately after a BRK instruction is executed, the same BRK instruction results in another system breakpoint.

The system breakpoint interrupt is a software interrupt.

10.5.10 Arithmetic Fault Interrupt

The arithmetic fault interrupt results from either a fixed-point or a floating-point arithmetic operation, when the magnitude of the result is too large to be represented within the required number of bits. Division by zero is a special case, and always results in an arithmetic fault interrupt. Interrupts for any of these reasons cannot be disabled.

Floating-point underflow occurs when the normalized result of a floating-point load, conversion, or other arithmetic operation is not zero, but is so small that it cannot be represented within the floating-point number system defined for the processor.

If PSW bit 19 is zero when floating-point underflow occurs, no arithmetic fault interrupt results. In this case, the result of the operation is set to "true zero". This means that every bit of the result is forced to zero as the result is copied to its destination. If PSW bit 19 is set when floating-point underflow occurs, an arithmetic fault interrupt does occur.

When an arithmetic fault interrupt occurs, the following actions are taken:

1. The instruction causing the interrupt is aborted before the data in any register or memory location is modified.
2. The current PSW is stored in registers 14 and 15 of the set selected by the arithmetic fault interrupt new PSW found in memory at physical address X'000048'.
3. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt:

<u>CCDE</u>	<u>REASON FOR INTERRUPT</u>
0	Fixed-point division by zero
1	Fixed-point quotient overflow
2	Floating-point division by zero
3	Floating-point exponent underflow
4	Floating-point exponent overflow

4. Register 12 of the selected set is loaded with the address of the instruction following the instruction causing the interrupt.
5. The arithmetic fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction that caused the interrupt.

10.6 STATUS SWITCHING INSTRUCTIONS

Status switching instructions provide for software control of the system's interrupt structure. They also allow user level programs to communicate efficiently with control software. All status switching instructions, except the supervisor call instruction, are privileged operations. Therefore, all interrupt handling routines must run in the supervisor mode.

The status switching instruction described in this section are:

10.6.1	LPSW	Load Program Status Word
10.6.2	LPSWR	Load Program Status Word Register
10.6.3	EPSR	Exchange Program Status Register
10.6.4	SINT	Simulate Interrupt
10.6.5	SVC	Supervisor Call
10.6.6	BRK	System Breakpoint
10.6.7	PSF	Privileged System Function

10.6.1 Load Program Status Word (LPSW)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LPSW D2(X2)	C2	RX1,RX2
LPSW A2(FX2,SX2)	C2	RX3

Operation

The 64-bit second operand replaces the current PSW.

Condition Code

Determined by the new PSW (bits 28:31).

Programming Notes

The R1 field of this instruction must be zero.

The second operand must be aligned to a fullword boundary.

This instruction is a privileged operation.

This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.

If bit 22 of the new PSW is set, the state of the system queue is tested. If the queue is non-empty, a System Queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

10.6.2 Load Program Status Word Register (LPSWR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LPSWR R2	18	RR

Operation

The contents of the register specified by R2 replace bits 0:31 of the current PSW. The contents of the register specified by R2+1 replace bits 32:63 of the current PSW.

Condition Code

Determined by the new PSW (bits 28:31).

Programming Notes

The R1 field of this instruction must be zero.

The R2 field of this instruction must specify an even-numbered register.

This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.

This instruction is a privileged operation.

If bit 22 of the new PSW is set, the state of the system queue is tested. If the queue is non-empty, a System Queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

10.6.3 Exchange Program Status Register (EPSR)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
EPSR R1,R2	95	RR

Operation

Bits 0:31 of the current PSW replace the contents of the register specified by R1. The contents of the register specified by R2 then replace bits 0:31 of the current PSW.

Condition Code

Determined by the new PSW (bits 28:31).

Programming Notes

R1 and R2 may specify any general-purpose registers.

If R1 and R2 specify the same register, bits 0:31 of the current PSW are copied into the register specified by R2, but otherwise remain unchanged.

This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.

This instruction is a privileged operation.

If bit 22 of the new PSW is set, the state of the system queue is tested. If the queue is non-empty, a System Queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

10.6.4 Simulate Interrupt (SINT)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SINT I2(X2)	E2	RI1
SINT R1,I2(X2)	E2	RI1

Operation

The least significant 10 bits of the second operand are presented to the interrupt handler as a device number. The device number is used to index into the interrupt service pointer table, when simulating an interrupt request from an external device. The result is either an immediate interrupt or an auto-driver channel operation.

Condition Code

Determined by the status of the address device, in the case of the immediate interrupt, or set by the auto-driver channel at termination.

Programming Notes

If the R1 field of this instruction is not specified or contains zero, it is assumed that an interrupt from level 0 is required, and register set 0 is selected.

If the R1 field of the instruction is non-zero, the least significant 4 bits of the register specified by R1 designate the new register set, and consequently the new interrupt level.

This instruction is a privileged operation.

This instruction causes the processor to load registers 0 through 3, or 0 through 4, of the new set as for a real interrupt request.

During the execution of this instruction, the device is addressed and the status byte is returned in register 3 of the new set.

If the specified device does not respond to the status request, register 3 of the new set contains X'00000004' due to time-out. If an immediate interrupt is being simulated, the V flag is also set in the condition code as a result of the time-out.

The SINT instruction does not cause any pending interrupt to be acknowledged.

10.6.5 Supervisor Call (SVC)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SVC N,D2(X2)	E1	RX1, RX2
SVC N,A2(FX2,SX2)	E1	RX3

Operation

The second operand (normally the program address of an SVC parameter block) replaces bits 8:31 of register 13 of the set designated by the supervisor call new PSW status. Bits 0:7 of this register are forced to zero. The current PSW replaces the contents of registers 14 and 15 of that set. The fullword quantity located at X'000098' in memory replaces bits 0:31 of the current PSW. The 4-bit N field is doubled and added with X'00009C'. The halfword quantity located at the resultant address becomes the current location counter.

Condition Code

Determined by the new PSW (bits 28:31).

Programming Note

This instruction provides a means to switch from the protect mode to the supervisor mode. It is used by a program running under an operating system to initiate certain functions in the supervisor program. The second operand address is normally a pointer to the memory location of parameters needed by the supervisor program to perform the specified function. Such a pointer must indicate a parameter block aligned to a fullword boundary. The type of supervisor call is specified in the N field of the instruction. Sixteen different calls are provided for. Return from the supervisor is made by executing an LPSWR instruction specifying the stored old PSW in registers 14 and 15 of the set selected by the Supervisor Call interrupt new PSW (LPSWR R14).

10.6.6 System Breakpoint (BRK)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BRK	88	SF

Operation

The BRK instruction causes the processor to enter the console mode.

Programming Notes

The location counter is not incremented.

This instruction is a privileged instruction.

10.6.5 Supervisor Call (SVC)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
SVC N,D2(X2)	E1	RX1, RX2
SVC N,A2(FX2,SX2)	E1	RX3

Operation

The second operand (normally the program address of an SVC parameter block) replaces bits 8:31 of register 13 of the set designated by the supervisor call new PSW status. Bits 0:7 of this register are forced to zero. The current PSW replaces the contents of registers 14 and 15 of that set. The fullword quantity located at X'000098' in memory replaces bits 0:31 of the current PSW. The 4-bit N field is doubled and added with X'00009C'. The halfword quantity located at the resultant address becomes the current location counter.

Condition Code

Determined by the new PSW (bits 28:31).

Programming Note

This instruction provides a means to switch from the protect mode to the supervisor mode. It is used by a program running under an operating system to initiate certain functions in the supervisor program. The second operand address is normally a pointer to the memory location of parameters needed by the supervisor program to perform the specified function. Such a pointer must indicate a parameter block aligned to a fullword boundary. The type of supervisor call is specified in the N field of the instruction. Sixteen different calls are provided for. Return from the supervisor is made by executing an LPSWR instruction specifying the stored old PSW in registers 14 and 15 of the set selected by the Supervisor Call interrupt new PSW (LPSWR R14).

10.6.6 System Breakpoint (BRK)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BRK	88	SF

Operation

The BRK instruction causes the processor to enter the console mode.

Programming Notes

The location counter is not incremented.

This instruction is a privileged instruction.

10.6.7 Privileged System Function (PSF)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
PSF N,D2(X2)	DF	RX1,RX2
PSF N,A2(FX2,SX2)	DF	RX3

Operation

The PSF instruction may perform any one of 16 functions, as specified by the value contained in the N field. The assembler recognizes extended mnemonics which cause the proper value to be specified in the N field of this instruction. The nature of the specified function may vary from processor to processor. The following paragraphs detail PSF operations performed by this processor.

<u>VALUE OF N</u>	<u>EXTENDED PSF MNEMONIC</u>	<u>MEANING</u>
0	REL	Read Error Logger
1	LPSTD	Load Process Segment Table Descriptor
2	LSSTD	Load Shared Segment Table Descriptor
3	STPS	Store Process State
4	LDPS	Load Process State
5	ISSV	Save Interruptible State
6	ISRST	Restore Interruptible State
7	XSTB	Store Byte, no ECC

Programming Note

This instruction is a privileged instruction.


10.6.7.1 Read Error Logger (REL)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
REL R2	DF0	RX1 (see programming notes)

Operation


The register specified by R2 contains an error logger address. Error logger data at this address is read and placed in the register specified by R2+1.

The format of the error logger address is:



<u>BITS</u>	<u>MNEMONIC</u>	<u>USE</u>
0-7	RESERVED	must be zero
8-9	B	bank - must be zero
10-13	M	module - selects one of sixteen 256kb memory modules
14-15	C	column - selects one of four columns of 64k bytes
16-18	S	syndrome - a syndrome code modulo 24. The 16 syndrome bits at this address are read.
19	X	error check - if the X bit is zero, the error logger data at the address specified by (B,M,C,S) is read. If the X bit is set, the state of the error bit for the bank specified by B is read, and the bit is then forced to zero.
20-31	RESERVED	must be zero

The format of the data read from the error logger is:



where:

S_0 = bit in the error logger corresponding to the syndrome code address selected

S_F = bit in the error logger corresponding to the syndrome code address selected plus X'F'.

If the X bit is set, the condition code returned indicates either negative (L flag set), or not negative. If the L flag is not returned, no error bits are set in the error logger for the selected bank. If the L flag is set, at least one error bit is set in the error logger for the selected bank.

Condition Code

C	V	G	L
X	X	X	0
X	X	X	1

No error bits in the selected bank

At least one error bit in the selected bank

Programming Notes

The R2 field of this instruction must specify an even-numbered register.

PEL generates an RX1 format instruction, in which the displacement field is always zero.

REL is an extended PSF mnemonic.

This instruction is a privileged instruction.


10.6.7.2 Load Process Segment Table Descriptor (LPSTD)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LPSTD D2(X2)	DF1	RX1,RX2
LPSTD A2(FX2,SX2)	DF1	RX3

Operation

The second operand address points to a fullword Process Segment Table Descriptor (PSTD), which has the following format:

626



Bits 0:7 (MAC) of the descriptor contain digits which indicate the physical memory address to be used when loading segmentation register 0 of the Memory Access Controller.

MAC ADDRESS

X'300'
X'500'
X'900'

VALID MAC FIELD

X'03'
X'05'
X'09'

The 16 fullwords of data in the segment table are loaded into the 16 Memory Access Controller (MAC) segmentation registers, starting with segmentation register zero. This data is used in translation of program addresses from virtual to physical address space when PSW bit 21 is set at some later time.

Condition Code

Unchanged

Programming Notes

The operand address must be aligned to a fullword boundary.

The MAC segmentation registers may be loaded only when PSW bit 21 is zero.

The correct value, X'03', X'05', or X'09' MUST be used in the MAC field of the PSTD used by this instruction.

This instruction is a privileged instruction.

LPSTD is an extended PSF mnemonic.

10.6.7.3 Load Shared Segment Table Descriptor (LSSTD)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LSSTD D2(X2)	DF2	RX1,RX2
LSSTD A2(FX2,SX2)	DF2	RX3

Operation

As shared segment tables are not provided for this processor, this instruction performs no operation.

Condition Code

Unchanged

Programming Notes

This instruction is a privileged instruction.

LSSTD is an extended PSF mnemonic.

10.6.7.4 Store Process State (STPS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
STPS D2(X2)	DF3	RX1,RX2
STPS A2(FX2,SX2)	DF3	RX3

Operation

The process state, defined by the old PSW in registers 14 and 15 of the current set, is saved in the area of memory whose starting address is specified by the operand. The area has the following format:

<u>NORMAL OFFSET (BYTES)</u>	<u>STORED DATA</u>
0-7	Process PSW
8-11	Reserved - not used
12-75	Process general registers
76-139	Process interruptible state
140-235	Single and double precision floating-point registers

Condition Code

Unchanged

Programming Notes

The operand address must be aligned to a fullword boundary.

This instruction is a privileged instruction.

STPS is an extended PSF mnemonic.

The process general register set is selected by the old PSW in register 14 when this instruction is executed.

If bit 14 of the process PSW in register 14 is zero, the process interruptible state is not saved, and the save area is compacted accordingly. In this case, the process' floating point registers are saved beginning at an offset of 76 bytes from the specified operand address.

If bit 13 of the process PSW in register 14 is set, or if the processor is not equipped with floating-point registers, then floating-point registers are not saved, and the save area is compacted accordingly.

10.6.7.5 Load Process State (LDPS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
LDPS D2(X2)	DF4	RX1,RX2
LDPS A2(FX2,SX2)	DF4	RX3

Operation

Data from the area of memory specified by the operand replaces the current process state. The area has the following format:

<u>NORMAL OFFSET (BYTES)</u>	<u>STORED DATA</u>
0-7	Process PSW
8-11	Process segment table descriptor
12-75	Process general registers
76-139	Process interruptible state (if bit 14 in saved PSW is set)
140-235	Process single precision and double precision floating-point registers (if bit 13 in saved PSW is zero)

The new PSW at the operand address specifies the general register set which is loaded from the save area. If bit 14 of the new PSW is set, the interruptible state is loaded from the save area. If bit 13 of the new PSW is zero, and the processor is equipped with floating-point registers, then the single and double precision floating-point registers are loaded from the save area. If bit 21 of the new PSW is set, the data indicated by the Process Segment Table Descriptor is loaded into the 16 MAC segmentation registers. Finally, the new PSW at the operand address becomes the current PSW.

Programming Notes

The operand address must be aligned to a fullword boundary.

This instruction is a privileged instruction.

LDPS is an extended PSF mnemonic.

If bit 14 of the new PSW is zero, the process interruptible state is not loaded, and the save area is assumed to be compacted accordingly. In this case, the process' floating-point registers are loaded from memory beginning at an offset of 76 bytes from the specified operand address.

If bit 13 of the new PSW is set, or if the processor is not equipped with floating-point registers, the process' floating-point registers are not loaded, and the save area is assumed to be compacted accordingly.

If bit 22 of the new PSW is set, the state of system queue is tested before testing the wait bit (bit 16). If the queue is non-empty, a System Queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

The state of the wait bit (PSW bit 16) is tested before the next instruction is executed. If PSW bit 23 is set when this instruction is executed, the MAC segmentation registers are not loaded with the indicated data. The segmentation registers can be loaded only when PSW bit 23 is zero.

10.6.7.6 Save Interruptible State (ISSV)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
ISSV D2(X2)	DF5	RX1,RX2
ISSV A2(FX2,SX2)	DF5	RX3

Operation

The contents of the interruptible instruction scratchpad registers are stored in the 16 fullwords of memory starting at the address specified by the operand.

Condition Code

Unchanged

Programming Notes

The operand address must be aligned to a fullword boundary.

This instruction is a privileged instruction.

ISSV is an extended PSF mnemonic.

10.6.7.7 Restore Interruptible State (ISRST)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
ISRST D2(X2)	DF6	RX1,RX2
ISRST A2(FX2,SX2)	DF6	RX3

Operation

The interruptible instruction scratchpad registers are loaded from the 16 fullwords in memory starting at the address specified by the operand.

Condition Code

Unchanged

Programming Notes

The operand address must be aligned to a fullword boundary.

This instruction is a privileged instruction.

ISRST is an extended PSF mnemonic.

10.6.7.8 Store Byte, no ECC (XSTB)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
XSTB D2(X2)	DF7	RX1,RX2
XSTB A2(FX2,SX2)	DF7	RX3

Operation

The contents of bits 24:31 of general register 0 are stored in memory at the address specified by the operand, without changing the error correction code bits for the specified memory location.

Condition Code

Unchanged

Programming Notes

This instruction is a privileged instruction.

XSTB is an extended PSF mnemonic.

This instruction may be used in conjunction with the read error logger instruction to test the operation of the Error Correcting Codes (ECC).

CHAPTER 11 WRITABLE CONTROL STORE INSTRUCTIONS (OPTIONAL)

11.1 INTRODUCTION

The optional Writable Control Store (WCS) adds another dimension to the user level architecture, making all the resources of the actual microprocessor available to the system programmer. A two-to-three-times speed advantage over conventional software can be realized when special algorithms or other functions are implemented in WCS.

This option provides the user with 2048 words of dynamically alterable high-speed control store memory, organized as an extension to the 2048 words of fixed, read-only control store. Each word in writable or fixed control store is 32 bits wide and represents one machine level micro-instruction. Associated with the WCS option are user-level instructions for moving blocks of data between main memory and WCS, and for transferring control to microprogrammed routines contained in WCS.

Fixed control store represents microcode addresses X'000' through X'7FF' and writable control store represents addresses X'800' through X'FFF'.

Refer to the Model 3220 Microprogramming Reference Manual, Publication Number 29-694, for a detailed description of the various processor elements and each individual micro-instruction.

11.2 WRITABLE CONTROL STORE INSTRUCTIONS

Instructions described in this section are:

WDCS	Write Control Store
RDCS	Read Control Store
BDCS	Branch to Control Store
ECS	Enter Control Store

11.2.1 Write Control Store (WDCS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
WDCS R2	E80	RR

Operation

The second operand address contained in the register specified by R2 is the starting location in main memory of the data to be transferred to WCS. The area of WCS to be loaded is specified by the low address contained in general register 0 and the fullword count minus one contained in general register 1. These registers must be set up by the user before executing the WDCS instruction.

The WDCS instruction is interruptible. If it is interrupted, the location counter field of PSW is not incremented so that after the interrupt is serviced, the WDCS instruction can be resumed. Proper resumption of the instruction is assured because, as each fullword is transferred to the WCS address specified by the contents of general register 0 plus the count, the count in general register 1 is decremented by one. The operation continues until the count decrements from zero to minus one.

Condition Code

Unchanged

Programming Notes

The R2 field may specify any register other than 0 or 1.

The second operand address in the register specified by R2 must be located on a fullword boundary.

The contents of general register 1 are modified during the execution of this instruction.

This instruction is a privileged operation.

11.2.2 Read Control Store (RDCS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
RDCS R2	E82	RR

Operation

The second operand address contained in the register specified by R2 is the starting location in main memory that is to receive data from WCS. The area in WCS from which this data is to be copied is specified by the low address contained in general register 2 and the fullword count minus one in general register 3. These registers must be set up by the user before executing the RDCS instruction.

The RDCS instruction is interruptible. If it is interrupted, the location counter field of the PSW is not incremented so that after servicing the interrupt, the RDCS instruction can be resumed. Proper resumption of the instruction is assured because, as each fullword is transferred from WCS to main memory, the count in general register 3 is decremented by one. The operation continues until the count decrements from zero to minus one.

Condition Code

Unchanged

Programming Notes

The R2 field may specify any register other than 2 or 3.

The second operand address in the register specified by R2 must be located on a fullword boundary.

The contents of general register 3 are modified during the execution of this instruction.

Fixed control store (addresses less than X'800') may not be read; undefined data is returned.

This instruction is a privileged operation.

11.2.3 Branch to Control Store (BDCS)

<u>Assembler Notation</u>	<u>Op-Code</u>	<u>Format</u>
BDCS R1,D2(X2)	E5	RX1,RX2
BDCS R1,A(FX2,SX2)	E5	RX3

Operation

An unconditional branch is taken to the control store address specified by the least significant 12 bits of the second operand address. The second operand address may specify any location within the writable portion of the control store, X'800' through X'FFF', or to any location within the read-only portion of the control store, X'000' through X'7FF'. Unpredictable results can occur if a branch is taken to a non-present microprogram address.

Condition Code

Depends on the microprogram entered into.

Programming Notes

The second operand address is not tested for validity.

The user may assign any desired meaning to the R1 field of the instruction.

Upon entry to the control store routine, both the incremented and unincremented values of the location counter are available to the microprogram.

This instruction is a privileged operation.

11.2.4 Enter Control Store (ECS)

<u>Assembler Notation</u>	<u>Cp-Code</u>	<u>Format</u>
ECS R1,I2(X2)	E9	RI1

Operation

Control is given to the WCS location whose value is X'800' plus the contents of the R1 field. The effect is a branch to one of the first 16 locations in WCS. These locations may contain branch micro-instructions to 16 different microroutines. By placing the appropriate number in the R1 field of the ECS instruction, the user can call one of 16 different functions.

Condition Code

Depends on the microprogram entered into.

Programming Notes

The user may assign any desired meaning to the X2 field or the I2 field.

Upon entry to the control store routine, both the incremented and unincremented values of the location counter are available to the microprogram.

CHAPTER 12 MEMORY MANAGEMENT

12.1 INTRODUCTION

For the Model 3220 processor, memory relocation and protection is provided by the Memory Access Controller (MAC). The MAC is a device which monitors all memory accesses. Under program control, it can do the following:

- translate the address of a memory access from a 20-bit program (virtual) address to a 20-bit physical address
- prevent write access to a block of memory
- prevent instruction execution from a block of memory
- detect an invalid memory access

The throughput between the processor and local memory or between the selector channel and local memory is not affected by the use of the MAC.

In an operating system environment, the operation of the MAC is completely transparent to most programs. It is very similar to a peripheral device, in that only the operating system modules directly responsible for its operation are affected by it.

12.2 ADDRESS SPACE

This processor supports management of a 2^{20} byte physical or virtual address space. When physical or virtual addresses are manipulated, they are treated as 20-bit quantities. In general, 32-bit quantities are available to the processor for address calculation. When intermediate calculations are complete, bits 0:11 of the 32-bit effective result are forced to zero or discarded, giving a calculated address 20 bits in length, which occupies bits 12:31 of the 32-bit effective result.

In some instances, an address consisting of less than 20 bits may be used by the processor. Such an address is extended to 20 bits in length by forcing the higher-order bits to zero.


12.2.1 Physical Address Space

The Memory Access Controller (MAC) is disabled when PSW bit 21 is zero. When the MAC is disabled, any of the 2^{20} byte maximum available memory may be directly accessed. In those cases where fewer than 2^{20} bytes of memory are configured, a machine malfunction fault condition is likely to occur as a result of attempting to access memory outside the available limits.

12.2.2 Virtual Address Space

The Memory Access Controller (MAC) is disabled when PSW bit 21 is zero. When disabled, the MAC may be programmed so that when translation is enabled, it is possible for a program to run in a virtual address space of a maximum 2^{20} bytes. Virtual (or program) addresses generated during the execution of such a program are translated to physical addresses used in accessing memory, by the MAC.

The MAC allows an operating system to provide support to user programs so that each program can be coded as if some subset of available memory, starting at address 0, were available to that program. The range of addresses thus referenced by the program is called the program address space. At program load time, the MAC can be used to map this program address space into the available physical memory addresses so that any program address, referenced during the program execution, is translated (relocated) to the correct physical address before memory is accessed. The MAC interprets the program address as follows:



SRN: SEGMENTATION REGISTER NUMBER

MBD: MEMORY BLOCK DISPLACEMENT

If a virtual address space of less than 2^{20} bytes has been created and a virtual address is generated which is outside the limits of the virtual address space, a Memory Access Controller fault occurs.

The MAC, when properly programmed, allows simultaneous execution of concurrent processes while protecting each process from interfering with the other processes in the system. Violation of any of the enabled protection mechanisms causes a MAC fault to occur. Descriptions of such faults may be found later in this section.


If a physical address space of less than 2^{20} bytes exists, and address translation by the MAC results in a physical address which is outside the limits of physical address space, a machine malfunction fault condition is likely to occur. Proper programming of the MAC causes a virtual address which results in such a physical address to be intercepted before reaching the memory system.

12.3 RELOCATION


Relocation of program address to physical address is accomplished through the relocation/protection bit (bit 21) of the program status word and the 16 segmentation registers of the MAC. If the relocation/protection bit of the PSW is zero, the MAC provides no translation of the addresses. If the relocation/protection bit of the PSW is set, the MAC assumes that all memory accesses use program addresses which must be relocated to physical addresses. Before the relocation/protection bit of the PSW is set, the MAC segmentation registers must be loaded to allow appropriate mapping of the program to physical address (see following diagram). The MAC segmentation register describes the starting address and length of a block of physical memory allocated to the program address space. Each block starts on a 256-byte boundary and may be up to 64k bytes long.

628


PROGRAM ADDRESS



SEGMENTATION REGISTER 3



PHYSICAL ADDRESS



Address calculation:	X'0234A'	Memory block displacement
	+ X'74200'	Memory block starting address
	X'7654A'	Physical memory address

When the relocation/protection bit of the PSW is set, the program address is relocated as follows:


1. Program address bits 12:15 select one of the segmentation registers. In the example above, segmentation register 3 is selected.
2. Segmentation register bits 12:23 specify the starting address of the memory block. In the example above, X'742' means that the memory block starting address is X'74200'.
3. Program address bits 16:31 contain the memory block displacement.
4. The memory block displacement is added to the memory block starting address to obtain physical memory address.

12.4 PROTECTION

In addition to describing a block of physical addresses, each segmentation register can be used to limit the type of access to the described block of addresses. Five types of protection are provided by the MAC when the relocation/protection bit of the current PSW is set:

1. if the presence bit (bit 27) is zero in the segmentation register selected by bits 12:15 of the program address (non-present address)
2. if the write-protect bit (bits 25 and 26 = 01 or 11) is set in the segmentation register selected by bits 12:15 of the program address, and an attempt is made to store into the addressed memory (write protect violation)
3. if the write/interrupt protect bit (bits 25 and 26 = 10) is set in the segmentation register selected by bits 12:15 of the program address, and a store is made into the addressed memory (write/interrupt protect violation)
4. if the execute-protect bit (bit 24) is set in the segmentation register selected by bits 12:15 of the program address, and an instruction fetch is being attempted from the addressed memory (execute protect violation)
5. if the value of bits 16:23 of the program address is larger than the limit described in the segmentation register selected by bits 12:15 of the program address (invalid address), then a relocation/protection fault interrupt is generated (segment limit violation).

The MAC status register contains the reason for the interrupt (see diagram below).



In the cases of an execute protection violation, write protection violation, or invalid address, if the interrupt generated by the MAC cannot be accepted immediately by the processor, the controller continues to operate but all write operations do not modify memory data until the interrupt is cleared. When a write/interrupt protect violation occurs, the user instruction is allowed to complete and then an interrupt is generated. The MAC interrupt condition is cleared by the microprogram. The reason code from the interrupt status register is returned in general register 13 of the set selected by the MAC interrupt new PSW. (See Chapter 10.)

Example:

The effect of the MAC is best illustrated by an example of a program executing under operating system control.


Assume that the program consists of:

- main program coded as if addresses 0 through 2FFF are available and a program entry address of 100. (Program address space = 12K)
- a subroutine coded as if addresses F0000 through F1FFF are available. (Program address space = 8K)
- a data area which is initialized by some other program and which is contained at addresses A0000 through AFFFF. This area is to be write and execute protected. (Program address space = 64K)

The operating system executes with the relocation/protection bit of the PSW reset so that no address relocation or protection is in effect.


Assume that the main program, subroutine and data area are loaded into physical memory starting at addresses 21000, F000, 13000, respectively. Before passing control to the example program, the operating system:

1. sets the relocation field of segmentation registers 0, 10 and 15 to 21000, 13000, and 0F000, respectively, and sets the present bit for each of these registers.
2. resets the present bit in the remaining segmentation registers.
3. sets the limit fields of segmentation registers 0, 10 and 15 for 47, 255, and 31 256 byte blocks, respectively.
4. sets write and execute protection in segmentation register 10.




SEGMENTATION REGISTER FIELDS


SEGMENTATION REGISTER 0:




SEGMENTATION REGISTER 10:



SEGMENTATION REGISTER 15:



SEGMENTATION REGISTERS 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13 & 14:



The program can then be started by loading a PSW with relocation/protection bit of the status portion set and a location counter of 100. A relocation/protection fault interrupt occurs if:

1. an attempt is made to reference 30000. (Presence bit reset in selected segmentation register, i.e., segmentation register 3.)
2. an attempt is made to store into A0100. (Write protect set in selected segmentation register, i.e., segmentation register 10.)
3. an attempt is made to branch to A0000. (Execute protect set in selected segmentation register, i.e., segmentation register 10.)
4. an attempt is made to reference F3000. (Value of bits 15:31 of program address (3000) is larger than the limit field of segmentation register 15 (32 256 byte blocks or 2000).)

An attempt to reference 100, F1200 or A0001 results in an access to 21100, 10200 or 13001, respectively.

12.5 MAC REGISTERS

The MAC has 16 hardware segmentation registers referred to as base registers. These registers are accessed through the assigned memory locations. The 64 bytes, starting at the first 256 byte boundary above the interrupt service pointer table, are dedicated to the MAC.

631

MAX NUMBER OF DEVICES	DEDICATED MAC LOCATIONS
256 ₁₀	300 ₁₆ - 33F ₁₆
512 ₁₀	500 ₁₆ - 53F ₁₆
1024 ₁₀	900 ₁₆ - 93F ₁₆

MAC registers are assigned to the dedicated locations as follows (for 256 maximum number of devices):

<u>SEGMENTATION REGISTER</u>	<u>MEMORY LOCATION</u>
0	300
1	304
2	308
3	30C
4	310
5	314
6	318
7	31C
8	320
9	324
10	328
11	32C
12	330
13	334
14	338
15	33C


Values are loaded into MAC registers by storing the values into the appropriate dedicated memory locations while the MAC is disabled. Any attempt to read the dedicated MAC locations returns the value in the corresponding memory location. To summarize the manipulation of the MAC registers:

1. The 64 bytes, starting at the first 256-byte boundary above the interrupt service pointer table, are dedicated to the MAC.
2. The value of a MAC register is changed by storing into the appropriate dedicated MAC location, while the MAC is disabled.

3. The value of the MAC status register is read by the microprogram.
4. All attempts to read (load) from dedicated MAC locations return the value in the corresponding memory location.

Definition of MAC Register Fields


Segmentation Register



Each segmentation register is 32 bits wide.

<u>FIELD</u>	<u>BITS</u>	<u>MEANING</u>
	0-3	Reserved - must be zero
SLF	4-11	Segment limit field - contains a value one less than the number of 256 byte blocks in the segment described by this register.
SRF	12-23	Segment relocation field - indicates the starting address of the segment described by this register (starting address = SRF multiplied by X'100').
E	24	Execute protect bit - if set, instruction fetch from segment causes relocation/protection fault. Instruction aborts.
WP	25-26	Write protection field - encoded as follows: 00 - no write protection 01 or 11 - Write protected - attempt to store into segment causes relocation/protection fault - store is not executed. Instruction aborts. 10 - Write/interrupt protected - attempt to store into segment causes relocation/protect fault - store is executed. Instruction completes.
P	27	Presence bit - if not set, selection of this register causes relocation/protection fault. Instruction aborts.
	28-31	Reserved - must be zero.

12.6 MAC INTERRUPT STATUS



<u>FIELD</u>	<u>BITS</u>	<u>MEANING</u>
I	27	Invalid address - value of bits 16:31 of program address greater than the limit specified by SLF in the selected segmentation register. Instruction was aborted.
N	28	Non-present address - present bit not set in selected segmentation register. Instruction was aborted.
WP	29	Write protect violation - attempt to store into write protected segment. Instruction was aborted.
WI	30	Write/interrupt protection violation - store into write/interrupt protected segment. If no other status bits are set, instruction was completed.
E	31	Execute protect violation - instruction fetch attempt from execute protected segment. Instruction was aborted.

The interrupt status is set by the MAC during generation of a relocation/protection fault interrupt. The microprogram clears the interrupt condition from the MAC. The contents of the MAC interrupt status register are copied to register 13 of the set specified by the relocation/protection interrupt new PSW. The MAC interrupt status register is then cleared.

Initialization

When the Initialize Switch (INIT) on the display panel is depressed, or the processor is powered up, all segmentation, relocation, protection and MAC interrupts are disabled regardless of the state of bit 21 in the current PSW. The contents of the MAC segmentation registers must be restored by software after power fail.

The MAC remains disabled until a memory reference instruction is issued. At this time, the MAC is enabled or remains disabled, depending on the condition of bit 21 of the current PSW.

ST.DESCR DC SEG.TAB + Y'03000000'

*
*

MAC STARTS AT X'0300'...POINT
TO SEGMENT TABLE

•

•

SEG.TAB	DCY	0FF00010	Segmentation register image
	DCY	0FF10010	Each value has a limit
	DCY	0FF20010	field of X'FF'. The Relocation
	DCY	0F1 010	field is set for one-to-one
	DCY	0FF40010	translation; i.e., a program
	DCY	0FF50010	address that equals '5XXX'
	DCY	0FF60010	selects seg.reg 5 which will
	DCY	0FF70010	relocate the address to physical
	DCY	0FF80010	'5XXX'. The presence bit is set
	DCY	0FF90010	in each register.
	DCY	0FFA0010	
	DCY	0FFB0010	
	DCY	0FFC0010	
	DCY	0FFD0010	
	DCY	0FFE0010	
	DCY	0FFF0010	

12.7 RE-EXECUTION OF FAULTING INSTRUCTIONS

In general, an instruction causing a correctable MAC fault can be re-executed simply after the fault is corrected.

The Load Multiple (LM) instruction in some cases cannot be re-executed simply, but must be simulated. When an LM instruction faults, register 11 of the set specified by the MAC interrupt new PSW is loaded with the virtual address calculated by the hardware as the effective second operand address of the instruction. If that address is the same as the virtual address which caused the fault (contained in register 12), the instruction may be re-executed once the fault has been corrected; no registers were modified by the LM instruction.

If the addresses in registers 11 and 12 are not equal, at least one register was modified by the LM instruction. Once the fault has been corrected, system software should build and execute an instruction to load the required registers, using the calculated virtual address in register 11. The location counter of the old PSW should be incremented by instruction length before resuming normal program execution.

ALTERNATE METHOD:

If the addresses are not equal, the difference in the addresses, D , should be computed. The last register modified, $M = (D/4) - 1 + R1$, should be calculated. If M is less than the $X2$ field in an $RX1$ or $RX2$, or is less than both the $FX2$ and $SX2$ fields in an $RX3$, the instruction may be re-executed. If this is not the case, then system software must build an instruction sequence to load the remaining registers from the appropriate memory locations. The location portion of the old PSW should then be incremented by the instruction length. At this point, normal execution can be resumed by loading the old PSW.

APPENDIX A
MODEL 3220 OP-CODE MAP

635

MSD →

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
LSD 0		SRLS	BTBS		STH ⁵	ST ⁴	STE ⁴ ₁	STD ⁴ ₁		SRHLS			BXH ⁵	STM ⁴	TS ⁵	
1	BALR ⁵	SLLS	BTFS		BAL ⁵	AM ⁴	AHM ⁵	STME ⁴ ₁		SLHLS			BXLE ⁵	LM ⁴	SVC ⁴	
2	BTCR ⁵	CHVR	BFBS	PBR ³	BTC ⁵		PB ³ ₅	LME ⁴ ₁	STDE ⁴ ₁	STBR			LPSW ⁴ *	STB	SINT*	
3	BFCR ⁵	LPER ¹	BFFS	LPDR ¹	BFC ⁵		LRA ⁴	LHL ⁵		LBR			THI	LB	SCP ⁴ *	TI
4	NR		LIS	EXHR	NH ⁵	N ⁴	ATL ⁴	TBT	LED ⁴ ₁	EXBR	LEDR ¹		NHI	CLB		NI
5	CLR	LGER ¹	LCS		CLH ⁵	CL ⁴	ABL ⁴	SBT		EPSR*	LEGR ¹		CLHI	AL*	BDCS*	CLI ₂
6	OR	LGDR ¹	AIS		OH ⁵	O ⁴	RTL ⁴	RBT			LDGR ¹		OHI		LA	OI
7	XR	LCER ¹	SIS	LCDR ¹	XH ⁵	X ⁴	RBL ⁴	CBT	LDE ⁴ ₁		LDER ¹		XHI		TLATE ⁴	XI
8	LR	LPSWR*	LER ¹	LDR ¹	LH ⁵	L ⁴	LE ⁴ ₁	LD ⁴ ₁	BRK*	WHR*			LHI	WH ⁵ *	R/WDCS ⁴ ₂	LI
9	CR		CER ¹	CDR ¹	CH ⁵	C ⁴	CE ⁴ ₁	CD ⁴ ₁		RHR*			CHI	RH ⁵ *	ECS ₂	CI
A	AR		AER ¹	ADR ¹	AH ⁵	A ⁴	AE ⁴ ₁	AD ⁴ ₁		WDR*			AHI	WD*	RRL	AI
B	SR		SER ¹	SDR ¹	SH ⁵	S ⁴	SE ⁴ ₁	SD ⁴ ₁		RDR*			SHI	RD*	RLL	SI
C	MHR	MR	MER ¹	MDR ¹	MH ⁵	M ⁴	ME ⁴ ₁	MD ⁴ ₁	RXR				SRHL		SRL	
D	DHR	DR	DER ¹	DDR ¹	DH ⁵	D ⁴	DE ⁴ ₁	DD ⁴ ₁		SSR*			SLHL	SS*	SLL	
E			FXR ¹	FXDR ¹			CRC12 ⁵	STBP	STMD ⁴ ₁				OCR*	SRHA	OC*	SRA
F			FLR ¹	FLDR ¹			CRC16 ⁵	LPB	LMD ⁴ ₁				SLHA	PSF*	SLA	

1. OPTIONAL FLOATING-POINT INSTRUCTION
 2. OPTIONAL WCS INSTRUCTION
 3. OPTIONAL HIGH SPEED DATA HANDLING INSTRUCTION
 4. SECOND OPERAND ADDRESS MUST BE FULLWORD ALIGNED.
 5. SECOND OPERAND ADDRESS MUST BE HALFWORD ALIGNED.
- * PRIVILEGED INSTRUCTION.

APPENDIX A (Continued)
 MODEL 3220 OP-CODE MAP

636

RXRX SUB FUNCTIONS

		MSD →				
		0	1	2	3	
		4	5	6	7	IMMEDIATE LENGTH SECOND OPERAND
		8	9	A	B	IMMEDIATE LENGTH FIRST OPERAND
		C	D	E	F	IMMEDIATE LENGTH BOTH OPERANDS
LSD						
	0	MVTU				
	1	MOVE		MOVEP		
	2	CPAN		CPANP		
	3	PMV		PMVA		
	4	UMV		UMVA		

PRIVILEGED SYSTEM FUNCTIONS (PSF)

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>MEANING</u>
DF0	REL	READ ERROR LOGGER
DF1	LPSTD	LOAD PROCESS SEGMENT TABLE DESCRIPTOR
DF3	STPS	SAVE PROCESS STATE
DF4	LDPS	LOAD PROCESS STATE
DF5	ISSV	SAVE INTERRUPTIBLE STATE
DF6	ISRST	RESTORE INTERRUPTIBLE STATE
DF7	XSTB	STORE BYTE WITHOUT ECC

APPENDIX B
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
A	5A	Add
ABL	65	Add to Bottom of List
AD	7A	Add DFPF
ADR	3A	Add DFPF Register
AE	6A	Add SPFP
AER	2A	Add SPFP Register
AH	4A	Add Halfword
AHI	CA	Add Halfword Immediate
AHM	61	Add Halfword to Memory
AI	FA	Add Immediate
AIS	26	Add Immediate Short
AL	D5	Autoload
AM	51	Add to Memory
AR	0A	Add Register
ATL	64	Add to Top of List
B	430	Branch Unconditional
BAL	41	Branch and Link
BALR	01	Branch and Link Register
BC	428	Branch on Carry
BCR	028	Branch on Carry Register
BCS	208	Branch on Carry Short (Backward)
BCS	218	Branch on Carry Short (Forward)
BDCS	E5	Branch to Control Store
BE	433	Branch on Equal
BER	033	Branch on Equal Register
BES	223	Branch on Equal Short (Backward)
BES	233	Branch on Equal Short (Forward)
BFBS	22	Branch on False Condition Backward Short
BFC	43	Branch on False Condition
BFCR	03	Branch on False Condition Register
BFFS	23	Branch on False Condition Forward Short
BL	428	Branch on Low
BLR	028	Branch on Low Register
BLS	208	Branch on Low Short (Backward)
BLS	218	Branch on Low Short (Forward)

APPENDIX B (Continued)
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
BM	421	Branch on Minus
BMR	021	Branch on Minus Register
BMS	201	Branch on Minus Short (Backward)
BMS	211	Branch on Minus Short (Forward)
BNC	438	Branch on No Carry
BNCR	038	Branch on No Carry Register
BNCS	228	Branch on No Carry Short (Backward)
BNCS	238	Branch on No Carry Short (Forward)
BNE	423	Branch on Not Equal
BNER	023	Branch on Not Equal Register
BNES	203	Branch on Not Equal Short (Backward)
BNES	213	Branch on Not Equal Short (Forward)
BNL	438	Branch on Not Low
BNLR	038	Branch on Not Low Register
BNLS	228	Branch on Not Low Short (Backward)
BNLS	238	Branch on Not Low Short (Forward)
BNM	431	Branch on Not Minus
BNMR	031	Branch on Not Minus Register
BNMS	221	Branch on Not Minus Short (Backward)
BNMS	231	Branch on Not Minus Short (Forward)
BNO	434	Branch on No Overflow
BNOR	034	Branch on No Overflow Register
BNOS	224	Branch on No Overflow Short (Backward)
BNOS	234	Branch on No Overflow Short (Forward)
BNP	432	Branch on Not Plus
BNPR	032	Branch on Not Plus Register
BNPS	222	Branch on Not Plus Short (Backward)
BNPS	232	Branch on Not Plus Short (Forward)
BNZ	423	Branch on Not Zero
BNZR	023	Branch on Not Zero Register
BNZS	203	Branch on Not Zero Short (Backward)
BNZS	213	Branch on Not Zero Short (Forward)
BO	424	Branch on Overflow
BOR	024	Branch on Overflow Register
BOS	204	Branch on Overflow Short (Backward)
BOS	214	Branch on Overflow Short (Forward)
BP	422	Branch on Plus
BPR	022	Branch on Plus Register
BPS	202	Branch on Plus Short (Backward)
BPS	212	Branch on Plus Short (Forward)
BR	030	Branch Unconditional Register
BRK	88	Breakpoint
BS	220	Branch Unconditional Short (Backward)
BS	230	Branch Unconditional Short (Forward)
BTBS	20	Branch on True Condition Backward Short
BTC	42	Branch on True Condition

APPENDIX B (Continued)
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
BTCR	02	Branch on True Condition Register
BTFS	21	Branch on True Condition Forward Short
BXH	C0	Branch on Index High
BXLE	C1	Branch on Index Low or Equal
BZ	433	Branch on Zero
BZR	033	Branch on Zero Register
BZS	223	Branch on Zero Short (Backward)
BZS	233	Branch on Zero Short (Forward)
C	59	Compare
CBT	77	Complement Bit
CD	79	Compare Double Floating Point
CDR	39	Compare Double Floating-Point Register
CE	69	Compare Floating Point
CER	29	Compare Floating-Point Register
CH	49	Compare Halfword
CHI	C9	Compare Halfword Immediate
CHVR	12	Convert Halfword Value Register
CI	F9	Compare Immediate
CL	55	Compare Logical
CLB	D4	Compare Logical Byte
CLH	45	Compare Logical Halfword
CLHI	C5	Compare Logical Halfword Immediate
CLI	F5	Compare Logical Immediate
CLR	05	Compare Logical Register
CPAN	8C/02	Compare Alphanumeric
CPANP	8C/22	Compare Alphanumeric and Pad
CR	09	Compare Register
CRC12	5E	Cyclic Redundancy Check Modulo 12
CRC16	5F	Cycle Redundancy Check Modulo 16
D	5D	Divide
DD	7D	Divide Double-Precision Floating Point
DDR	3D	Divide Double Floating-Point Register
DE	6D	Divide Floating Point
DER	2D	Divide Floating-Point Register
DH	4D	Divide Halfword
DHR	0D	Divide Halfword Register
DR	1D	Divide Register
ECS	E9	Enter Control Store
EPSR	95	Exchange Program Status Register
EXBR	94	Exchange Byte Register
EXHR	34	Exchange Halfword Register

APPENDIX B (Continued)
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
FLR	2F	Float Register
FLDR	3F	Float Register Double Precision
FXDR	3E	Fix Register Double-Precision Floating Point
FXR	2E	Fix Register
ISRST	DF6	Interruptible State Restore
ISSV	DF5	Interruptible State Save
L	58	Load
LA	E6	Load Address
LB	D3	Load Byte
LBR	93	Load Byte Register
LCDR	37	Load Complement Double Floating Register
LCER	17	Load Complement Floating-Point Register
LCS	25	Load Complement Short
LD	78	Load Double-Precision Floating Point
LDE	87	Load Double Floating Point From Single
LDER	A7	Load Double From Single Register
LDGR	A6	Load Double From General Register
LDPS	DF4	Load Process State
LDR	38	Load Double-Precision Register
LE	68	Load Floating Point
LED	84	Load Floating From Double Precision
LEDR	A4	Load Floating From Double Register
LEGR	A5	Load Floating From General Register
LER	28	Load Floating-Point Register
LH	48	Load Halfword
LHI	C8	Load Halfword Immediate
LHL	73	Load Halfword Logical
LI	F8	Load Immediate
LIS	24	Load Immediate Short
LM	D1	Load Multiple
LMD	7F	Load Multiple Double-Precision Floating Point
LME	72	Load Multiple Floating Point
LPB	6F	Load Packed From Binary
LPDR	33	Load Positive Double Floating Register
LPER	13	Load Positive Floating Register
LPSTD	DF1	Load Process Segment Table Description
LPSW	C2	Load Program Status Word
LPSWR	18	Load Program Status Word Register
LR	08	Load Register
LRA	63	Load Real Address

APPENDIX B (Continued)
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
M	5C	Multiply
MD	7C	Multiply Double Floating Point
MDR	3C	Multiply Double Floating Register
ME	6C	Multiply Floating Point
MER	2C	Multiply Floating-Point Register
MR	4C	Multiply Halfword
MHR	0C	Multiply Halfword Register
MOVE	8C/01	Move
MOVEP	8C/21	Move and Pad
MR	1C	Multiply Register
N	54	AND
NH	44	AND Halfword
NHI	C4	AND Halfword Immediate
NI	F4	AND Immediate
NOP	420	No Operation
NOPR	020	No Operation Register
NR	04	AND Register
O	56	OR
OC	DE	Output Command
OCR	9E	Output Command Register
OH	46	OR Halfword
OHI	C6	OR Halfword Immediate
OI	F6	OR Immediate
OR	06	OR Register
PB	62	Process Byte
PBR	32	Process Byte Register
PMV	8C/03	Pack and Move
PMVA	8C/23	Pack and Move Absolute
RBL	67	Remove from Bottom of List
RBT	76	Reset Bit
RD	DB	Read Data
RDCS	E82	Read Control Store
RDR	9B	Read Data Register
REL	DF0	Read Error Logger
RH	D9	Read Halfword
RHR	99	Read Halfword Register
RLL	EB	Rotate Left Logical
RRL	EA	Rotate Right Logical
RTL	66	Remove from Top of List
S	5B	Subtract
SBT	75	Set Bit
SCP	E3	Simulate Channel Program

APPENDIX B (Continued)
INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
SD	7B	Subtract Double-Precision Floating Point
SDR	3B	Subtract Register Double-Precision Floating Point
SE	6B	Subtract Floating Point
SER	2B	Subtract Floating-Point Register
SH	4B	Subtract Halfword
SHI	CB	Subtract Halfword Immediate
SI	FB	Subtract Immediate
SINT	E2	Simulate Interrupt
SIS	27	Subtract Immediate Short
SLA	EF	Shift Left Arithmetic
SLHA	CF	Shift Left Halfword Arithmetic
SLHL	CD	Shift Left Halfword Logical
SLHLS	91	Shift Left Halfword Logical Short
SLL	ED	Shift Left Logical
SLLS	11	Shift Left Logical Short
STPS	DF3	Save Process State
SR	0B	Subtract Register
SRA	EE	Shift Right Arithmetic
SRHA	CE	Shift Right Halfword Arithmetic
SRHL	CC	Shift Right Halfword Logical
SRHLS	90	Shift Right Halfword Logical Short
SRL	EC	Shift Right Logical
SRLS	10	Shift Right Logical Short
SS	DD	Sense Status
SSR	9D	Sense Status Register
ST	50	Store
STB	D2	Store Byte
STBF	6E	Store Binary as Packed
STBR	92	Store Byte Register
STD	70	Store Double-Precision Floating Point
STE	60	Store Floating Point
STH	40	Store Halfword
STM	D0	Store Multiple
STMD	7E	Store Multiple Double-Precision Floating Point
STME	71	Store Multiple Floating Point
SVC	E1	Supervisor Call
TBT	74	Test Bit
THI	C3	Test Halfword Immediate
TI	F3	Test Immediate
TLATE	E7	Translate
TS	E0	Test and Set

APPENDIX B (Continued)
 INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC

<u>MNEMONIC</u>	<u>OP-CODE</u>	<u>INSTRUCTION</u>
UMV	8C/04	Unpack and Move
UMVA	8C/24	Unpack and Move Absolute
WD	DA	Write Data
WDCS	E80	Write Control Store
WDR	9A	Write Data Register
WH	D8	Write Halfword
WHR	98	Write Halfword Register
X	57	Exclusive OR
XH	47	Exclusive OR Halfword
XHI	C7	Exclusive OR Halfword Immediate
XI	F7	Exclusive OR Immediate
XR	07	Exclusive OR Register
XSTB	DF7	Store Byte, no ECC

APPENDIX C
INSTRUCTION SUMMARY - NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
01*	BALR	Branch and Link Register
02*	BICR	Branch on True Condition Register
03*	BFCR	Branch on False Condition Register
04	NR	AND Register
05	CIR	Compare Logical Register
06	OR	OR Register
07	XR	Exclusive OR Register
08	LR	Load Register
09	CR	Compare Register
0A	AR	Add Register
0B	SR	Subtract Register
0C*	MHR	Multiply Halfword Register
0D*	DHR	Divide Halfword Register
10	SRLS	Shift Right Logical Short
11	SILS	Shift Left Logical Short
12	CHVR	Convert to Halfword Register
13+	LPER	Load Positive Floating Point
15+	LGER	Load General Register from Floating
16+	LGDR	Load General from Double Floating
17+	LCER	Load Complement Floating Register
18	LPSWR	Load Program Status Word Register
1C*	MR	Multiply Register
1D*	DR	Divide Register
20*	BTRS	Branch on True Condition Backward Short
21*	BTRS	Branch on True Condition Forward Short
22*	BFBS	Branch on False Condition Backward Short
23*	BFBS	Branch on False Condition Forward Short

*Condition code not changed
+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
24	LIS	Load Immediate Short
25	LCS	Load Complement Short
26	AIS	Add Immediate Short
27	SIS	Subtract Immediate Short
28+	LER	Load
29+	CER	Compare Floating Point
2A+	AER	Add Floating-Point Register
2B+	SER	Subtract Floating-Point Register
2C+	MER	Multiply Floating-Point Register
2D+	DER	Divide Floating-Point Register
2E+	FXR	Fix Register
2F+	FLR	Float Register
32*+	PBR	Process Byte Register
33+	LPDR	Load Positive Double Register
34*	EXHR	Exchange Halfword Register
37+	LCDR	Load Complement Double Register
38+	LDR	Load Register Double-Precision Floating Point
39+	CDR	Compare Register Double-Precision Floating Point
3A+	ADR	Add Register Double-Precision Floating Point
3B+	SDR	Subtract Register Double-Precision Floating Point
3C+	MDR	Multiply Register Double-Precision Floating Point
3D+	DDR	Divide Register Double-Precision Floating Point
3E+	FXDR	Fix Register Double-Precision Floating Point
3F+	FLDR	Float Register Double-Precision Floating Point
40*	STH	Store Halfword

*Condition code not changed
+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
41*	BAL	Branch and Link
42*	BTC	Branch on True Condition
43*	BFC	Branch on False Condition
44	NH	AND Halfword
45	CLH	Compare Logical Halfword
46	OH	OR Halfword
47	XH	Exclusive OR Halfword
48	LH	Load Halfword
49	CH	Compare Halfword
4A	AH	Add Halfword
4B	SH	Subtract Halfword
4C*	MH	Multiply Halfword
4D*	DH	Divide Halfword
50*	ST	Store
51	AM	Add to Memory
54	N	AND
55	CL	Compare Logical
56	O	OR
57	X	Exclusive OR
58	L	Load
59	C	Compare
5A	A	Add
5B	S	Subtract
5C*	M	Multiply
5D*	D	Divide
5E*	CRC12	Cyclic Redundancy Check Modulo 12
5F*	CRC16	Cyclic Redundancy Check Modulo 16
60**	STE	Store Floating Point
61	AHM	Add Halfword to Memory
62**	PB	Process Byte
63	LRA	Load Read Address
64	ATL	Add to Top of List
65	ABL	Add to Bottom of List

*Condition code not changed

+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
66	RTL	Remove from Top of List
67	RBL	Remove from Bottom of List
68+	LE	Load Floating Point
69+	CE	Compare Floating Point
6A+	AE	Add Floating Point
6B+	SE	Subtract Floating Point
6C+	MF	Multiply Floating Point
6D+	DE	Divide Floating Point
6E	STBP	Store Binary as Packed
6F	LPB	Load Packed Binary
70**	STD	Store Double-Precision Floating Point
71**	STME	Store Floating-Point Multiple
72**	LME	Load Floating-Point Multiple
73	LHL	Load Halfword Logical
74	TBT	Test Bit
75	SBT	Set Bit
76	RBT	Reset Bit
77	CBT	Complement Bit
78+	LD	Load Double-Precision Floating Point
79+	CD	Compare Double-Precision Floating Point
7A+	AD	Add Double-Precision Floating Point
7B+	SD	Subtract Double-Precision Floating Point
7C+	MD	Multiply Double-Precision Floating Point
7D+	DD	Divide Double-Precision Floating Point
7E**	STMD	Store Multiple Double-Precision Floating Point
7F**	LMD	Load Multiple Double-Precision Floating Point
82**	STDE	Store Double Precision to Single
84+	LED	Load Floating from Double Precision
87+	LDE	Load Double from Floating Point
88*	BRK	Breakpoint

*Condition code not changed
+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
8C	(RXX)	RXX Class designator
8C/00	MVTU	Move Translates Until
8C/01	MOVE	Move
8C/02	CPAN	Compare Alphanumeric
8C/03	PMV	Pack and Move
8C/04	UMV	Unpack and Move
8C/21	MOVEP	Move and Pad
8C/22	CPANP	Compare Alphanumeric and Pad
8C/23	PMVA	Pack and Move Absolute
8C/24	UMVA	Unpack and Move Absolute
90	SRHLS	Shift Right Halfword Logical Short
91	SLHLS	Shift Left Halfword Logical Short
92*	STBR	Store Byte Register
93*	LBR	Load Byte Register
94*	EXBR	Exchange Byte Register
95	EPSR	Exchange Program Status Word
98	WHR	Write Halfword Register
99	RHR	Read Halfword Register
9A	WDR	Write Data Register
9B	RDR	Read Data Register
9D	SSR	Sense Status Register
9E	OCR	Output Command Register
A4+	LEDR	Load Floating from Double Register
A5+	LEGR	Load Floating from General Register
A6+	LDGR	Load Double from General Register
A7+	LDER	Load Double from Floating Register
C0*	BXH	Branch on Index High
C1*	BXLE	Branch on Index Low or Equal
C2	LPSW	Load Program Status Word
C3	THI	Test Halfword Immediate
C4	NHI	AND Halfword Immediate
C5	CLHI	Compare Logical Halfword Immediate

*Condition code not changed
+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
C6	OHI	OR Halfword Immediate
C7	XHI	Exclusive OR Halfword Immediate
C8	LHI	Load Halfword Immediate
C9	CHI	Compare Halfword Immediate
CA	AHI	Add Halfword Immediate
CB	SHI	Subtract Halfword Immediate
CC	SRHL	Shift Right Halfword Logical
CD	SLHL	Shift Left Halfword Logical
CE	SRHA	Shift Right Halfword Arithmetic
CF	SLHA	Shift Left Halfword Arithmetic
D0*	STM	Store Multiple
D1*	LM	Load Multiple
D2*	STB	Store Byte
D3*	LB	Load Byte
D4	CLB	Compare Logical Byte
D5	AL	Autoload
D8	WH	Write Halfword
D9	RH	Read Halfword
DA	WD	Write Data
DB	RD	Read Data
DD	SS	Sense Status
DE	OC	Output Command
DF	(PSF)	PSF Class Designator
DF0	REL	Read Error Logger
DF1*	LPSTD	Load Process Segment Table Descriptor
DF2*	LSSTD	Load Shared Segment Table Descriptor
DF3*	STPS	Save Process State
DF4	LDPS	Load Process State
DF5*	ISSV	Interruptible State Save
DF6*	ISRST	Interruptible State Restore
DF7*	XSTB	Test Error Logger

*Condition code not changed

+Optional instruction

APPENDIX C (Continued)
INSTRUCTION SUMMARY NUMERICAL

<u>OP-CODE</u>	<u>MNEMONIC</u>	<u>INSTRUCTION</u>
E0	TS	Test and Set
E1	SVC	Supervisor Call
E2	SINT	Simulate Interrupt
E3	SCP	Simulate Channel Program
E5**	BDCS	Branch to Control Store
E6*	LA	Load Address
E7*	TLATE	Translate
E80**	WDCS	Write Control Store
E82**	RDCS	Read Control Store
E9**	ECS	Enter Control Store
EA	RRL	Rotate Right Logical
EB	RLL	Rotate Left Logical
EC	SRL	Shift Right Logical
ED	SLL	Shift Left Logical
EE	SRA	Shift Right Arithmetic
EF	SLA	Shift Left Arithmetic
F3	TI	Test Immediate
F4	NI	AND Immediate
F5	CLI	Compare Logical Immediate
F6	OI	OR Immediate
F7	XI	Exclusive OR Immediate
F8	LI	Load Immediate
F9	CI	Compare Immediate
FA	AI	Add Immediate
FB	SI	Subtract Immediate

*Condition code not changed
+Optional instruction

APPENDIX D (Continued)

638

TABLE OF POWERS OF SIXTEEN

16^n						n
					1	0
					16	1
					256	2
				4	096	3
				65	536	4
			1	048	576	5
			16	777	216	6
			268	435	456	7
		4	294	967	296	8
		68	719	476	736	9
	1	099	511	627	776	10
	17	592	186	044	416	11
	281	474	976	710	656	12
	4	503	599	627	370	13
	72	057	594	037	927	14
1	152	921	504	606	846	15

Decimal Values

APPENDIX D (Continued)

639

HEXADECIMAL ADDITION AND SUBTRACTION TABLE

Examples: $5 - A = F$; $18 - D = B$; $A + B = 15$

	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	1
2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	2
3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	3
4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	4
5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	5
6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	6
7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	7
8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	8
9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	9
A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	A
B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	B
C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	C
D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	D
E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	E
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	F
	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

640

HEXADECIMAL MULTIPLICATION AND DIVISION TABLE

Examples: $5 \times 6 = 1E$; $75 \div D = 9$; $58 \div 8 = B$; $9 \times C = 6C$

	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	1
2	2	4	6	8	A	C	E	10	12	14	16	18	1A	1C	1E	2
3	3	6	9	C	F	12	15	18	1B	1E	21	24	27	2A	2D	3
4	4	8	C	10	14	18	1C	20	24	28	2C	30	34	38	3C	4
5	5	A	F	14	19	1E	23	28	2D	32	37	3C	41	46	4B	5
6	6	C	12	18	1E	24	2A	30	36	3C	42	48	4E	54	5A	6
7	7	E	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69	7
8	8	10	18	20	28	30	38	40	48	50	58	60	68	70	78	8
9	9	12	1B	24	2D	36	3F	48	51	5A	63	6C	75	7E	87	9
A	A	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96	A
B	B	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A5	B
C	C	18	24	30	3C	48	54	60	6C	78	84	90	9C	A8	B4	C
D	D	1A	27	34	41	4E	5B	68	75	82	8F	9C	A9	B6	C3	D
E	E	1C	2A	38	46	54	62	70	7E	8C	9A	A8	B6	C4	D2	E
F	F	1E	2D	3C	4B	5A	69	78	87	96	A5	B4	C3	D2	E1	F
	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

APPENDIX D (Continued)

641

TABLE OF MATHEMATICAL CONSTANTS

CONSTANT	DECIMAL VALUE				HEXADECIMAL VALUE	FLOATING POINT VALUE			
						DOUBLE PRECISION			
						SINGLE PRECISION			
π	3.14159	26535	89793	23846	3.243F 6A88 85A3 08D3	4132	43F6	A888	5A31
$\pi - 1$	0.31830	98861	83790	67154	0.517C C1B7 2722 0A95	4051	7CC1	B727	220B
$\sqrt{\pi}$	1.77245	38509	05516	02730	1.C5BF 891B 4EF6 AA7A	411C	5BF8	91B4	EF6B
$\ln \pi$	1.14472	98858	49400	17414	1.250D 048E 7A1B D0BD	4112	B67A	E858	4CAA
$\sqrt{3}$	1.73205	08075	68877	29353	1.BB67 AE85 84CA A73B	411B	67AE	8584	CAA7
e	2.71828	18284	59045	23536	2.B7E1 5162 8AED 2A6B	412B	7E15	1628	AED3
e^{-1}	0.36787	94411	71442	32160	0.5E2D 58D8 B3BC DF1B	405E	2D58	D8B3	BCDF
\sqrt{e}	1.64872	12707	00128	14683	1.A612 98E1 E069 BC97	411A	6129	8E1E	069C
$\log_{10} e$	0.43429	44819	03251	82765	0.6F2D EC54 9B94 38CB	406F	2DEC	5A9B	9439
$\log_2 e$	1.44269	50408	88963	40736	1.7154 7652 B82F E177	4117	1547	652B	82FE
γ	0.57721	56649	01532	86061	0.93C4 67E3 7DB0 C7A5	4093	C467	E37D	B0C8
$\ln \gamma$	-0.54953	93129	81644	82234	-0.8CAE 9BC1 1F5A 5FF4	C08C	AE9B	C11F	5A60
$\sqrt{2}$	1.41421	35623	73095	04880	1.6A09 E667 F3BC C909	4116	A09E	667F	3BCD
$\ln 2$	0.69314	71805	59945	30942	0.B172 17F7 D1CF 79AC	40B1	7217	F7D1	CF7A
$\log_{10} 2$	0.30102	99956	63981	19521	0.4D10 4D42 7DE7 FBCC	404D	104D	427D	E7FC
$\sqrt{10}$	3.16227	76601	68379	33199	3.298B 075B 4B6A 5240	4132	98B0	75B4	B6A5
$\ln 10$	2.30258	50929	94045	68402	2.4D76 3776 AAA2 B05C	4124	D763	776A	AA2B

APPENDIX D (Continued) INTEGER CONVERSION TABLE

643

Hexadecimal and Decimal Integer Conversion Table

HALFWORD								HALFWORD							
BYTE				BYTE				BYTE				BYTE			
BITS: 0123		4567		0123		4567		0123		4567		0123		4567	
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
8		7		6		5		4		3		2		1	

TO CONVERT HEXADECIMAL TO DECIMAL

1. Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.
2. Repeat step 1 for the next (second from the left) position.
3. Repeat step 1 for the units (third from the left) position.
4. Add the numbers selected from the table to form the decimal number.

EXAMPLE		
Conversion of Hexadecimal Value D34		
1. D	3328	
2. 3	48	
3. 4	4	
4. Decimal	3380	

To convert integer numbers greater than the capacity of table, use the techniques below:

HEXADECIMAL TO DECIMAL

Successive cumulative multiplication from left to right, adding units position.

Example: $D34_{16} = 3380_{10}$

$$\begin{array}{r}
 D = 13 \\
 \times 16 \\
 \hline
 208 \\
 3 = +3 \\
 \hline
 211 \\
 \times 16 \\
 \hline
 3376 \\
 4 = +4 \\
 \hline
 3380
 \end{array}$$

TO CONVERT DECIMAL TO HEXADECIMAL

1. (a) Select from the table the highest decimal number that is equal to or less than the number to be converted.
 (b) Record the hexadecimal of the column containing the selected number.
 (c) Subtract the selected decimal from the number to be converted.
2. Using the remainder from step 1(c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
3. Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
4. Combine terms to form the hexadecimal number.

EXAMPLE		
Conversion of Decimal Value 3380		
1. D	-3328	52
2. 3	-48	4
3. 4	-4	
4. Hexadecimal	D34	

DECIMAL TO HEXADECIMAL

Divide and collect the remainder in reverse order.

Example: $3380_{10} = X_{16}$

$$\begin{array}{r}
 16 \overline{) 3380} \\
 \underline{16 \ 211} \\
 16 \overline{) 211} \\
 \underline{16 \ 13} \\
 16 \overline{) 13} \\
 \underline{16 \ 0} \\
 0
 \end{array}$$

↑ remainder
D 3 4
 $3380_{10} = D34_{16}$

APPENDIX E
I/O REFERENCES

ASCII/HEX CONVERSION TABLE

644

BITS				b ₆ b ₅ b ₄	0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
b ₃	b ₂	b ₁	b ₀	MSD LSD	0	1	2	3	4	5	6	7
0	0	0	0	0	NUL	DLE	SPACE	0	@	P	`	p
0	0	0	1	1	SOH	DC1	!	1	A	Q	a	q
0	0	1	0	2	STX	DC2	"	2	B	R	b	r
0	0	1	1	3	ETX	DC3	#	3	C	S	c	s
0	1	0	0	4	EOT	DC4	\$	4	D	T	d	t
0	1	0	1	5	ENQ	NAK	%	5	E	U	e	u
0	1	1	0	6	ACK	SYN	&	6	F	V	f	v
0	1	1	1	7	BEL	ETB	'	7	G	W	g	w
1	0	0	0	8	BS	CAN	(8	H	X	h	x
1	0	0	1	9	HT	EM)	9	I	Y	i	y
1	0	1	0	A	LF	SUB	*	:	J	Z	j	z
1	0	1	1	B	VT	ESC	+	:	K	[k	{
1	1	0	0	C	FF	FS	,	<	L	\	l	!
1	1	0	1	D	CR	GS	-	=	M]	m	}
1	1	1	0	E	SO	RS	.	>	N	^	n	~
1	1	1	1	F	SI	US	/	?	O	_	o	DEL

- | | | | |
|-----|-----------------------|-------|---------------------------|
| NUL | Null | DLE | Data link escape |
| SOH | Start of heading | DC1-4 | Device control |
| STX | Start of text | NAK | Negative acknowledge |
| ETX | End of text | SYN | Synchronous idle |
| EOT | End of transmission | ETB | End of transmission block |
| ENQ | Enquiry | CAN | Cancel |
| ACK | Acknowledge | EM | End of medium |
| BEL | Audible signal | SUB | Start of special sequence |
| BS | Backspace | ESC | Escape |
| HT | Horizontal tabulation | FS | File separator |
| LF | Line feed | GS | Group separator |
| VT | Vertical tabulation | RS | Record separator |
| FF | Form feed | US | Unit separator |
| CR | Carrier return | SP | Space |
| SO | Shift out | DEL | Delete/Idle |
| SI | Shift in | | |

APPENDIX E (Continued)

645

ASCII/CARD CODE CONVERSION TABLE

GRAPHIC	7-BIT ASCII CODE	CARD CCODE	GRAPHIC	7-BIT ASCII CODE	CARD CODE
SPACE	20	BLANK	@	40	8-4
!	21	11-8-2	A	41	12-1
"	22	8-7	B	42	12-2
#	23	8-3	C	43	12-3
\$	24	11-8-3	D	44	12-4
%	25	0-8-4	E	45	12-5
&	26	12	F	46	12-6
'	27	8-5	G	47	12-7
(28	12-8-5	H	48	12-8
)	29	11-8-5	I	49	12-9
*	2A	11-8-4	J	4A	11-1
+	2B	12-8-6	K	4B	11-2
,	2C	0-8-3	L	4C	11-3
-	2D	11	M	4D	11-4
.	2E	12-8-3	N	4E	11-5
/	2F	0-1	O	4F	11-6
0	30	0	P	50	11-7
1	31	1	Q	51	11-8
2	32	2	R	52	11-9
3	33	3	S	53	0-2
4	34	4	T	54	0-3
5	35	5	U	55	0-4
6	36	6	V	56	0-5
7	37	7	W	57	0-6
8	38	8	X	58	0-7
9	39	9	Y	59	0-8
:	3A	8-2	Z	5A	0-9
;	3B	11-8-6	[5B	12-8-2
<	3C	12-8-4	\	5C	0-8-2
=	3D	8-6]	5D	12-8-7
>	3E	0-8-6	↑	5E	11-8-7
?	3F	0-8-7	←	5F	0-8-5

29-693 R00 1/79

646

MSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		RESERVED	TTY CAROUSEL 15, 30 CRT ON CLI		CARD READER	LOADER STORAGE UNIT	RESERVED		MDIO						201/301 DATA SET HDX	201/301 DATA SET FDX
1	COMM MUX															
2	8 LINE INTERRUPT MODULE (ADRS 20 to 27)								SECOND 8 LINE INTERRUPT MODULE (ADRS 28 TO 2F)							
3	CONTACT CLOSURE MODULE	I/O BUS SWITCH													360/370 AUX. INF	360/370 INF
4												DIGITAL MUX				
5																
6			LINE PRINTERS											UNIVERSAL CLOCK VARIABLE 60Hz		
7	RELAY DRIVER MODULE															801 DIALER
8				CONVERSION EQUIPMENT		556/800 BPI MAG TAPE			AIC			ULI				
9									AOC							
A									DIO							
B								REMOVABLE CARTRIDGE DISC CONT	QSA							
C	MICROBUS ADAPTER	FLOPPY DISC				1600 BPI MAG TAPE	DISC 0	FIXED DISC 0								
D							DISC 1	FIXED DISC 1								
E							DISC 2	FIXED DISC 2								
F	SELECTOR CHANNELS						DISC 3	FIXED DISC 3				MSM DISC SYSTEM	DRIVE 0	DRIVE 1	DRIVE 2	DRIVE 3


AIC - ANALOG INPUT CONTROLLER
 AOC - ANALOG OUTPUT CONTROLLER
 DIO - DIGITAL I/O CONTROLLER
 QSA - QUAD SYNCHRONOUS ADAPTER
 ULI - UNIVERSAL LOGIC INTERFACE
 MDIO - MEMORY DISPATCHED I/O

APPENDIX E (Continued)
 STANDARD-PREFERRED ADDRESS TABLE

E-3/E-4

APPENDIX F CONSOLE SERVICE ROUTINE FLOWCHART

647



NOTES:

1. ALL RECEIVED CHARACTERS ECHOED BY PROCESSOR.
2. LOWER-CASE CHARACTERS INTERPRETED AS UPPER-CASE.
3. SPACE CHARACTERS IGNORED.
4. BACKSPACE, UNDERLINE, DELETE CAUSE PREVIOUS NUMERIC CHARACTER TO BE IGNORED.

INDEX

Add, 5-5
Add double precision floating point, 6-39
Add floating point, 6-20
Add halfword, 5-7
Add halfword to memory (AHM), 5-11
Add to list, 3-54
Add to memory (AM), 5-9
Address space, 12-1
Alphanumeric string data, 1-9
Alignment faults, 10-17
And, 3-27
And halfword, 3-28
Arithmetic fault interrupt, 10-31
Arithmetic references, D-1
Auto driver channel, 9-18
Auto driver channel flow chart, 9-26
Auto driver channel immediate interrupt, 10-26
Autoload (AL), 9-16

Block diagram, 1-2
Boolean operations, 3-2
Branching, 4-1
Branch instruction formats, 1-13, 4-2
Branch instructions, 4-2
Branch and link, 4-6
Branch on carry, 4-14
Branch on equal, 4-16
Branch on false, 4-5
Branch on index high (BXH), 4-10
Branch on index low or equal (BXLE), 4-8
Branch on low, 4-18
Branch on minus, 4-20
Branch on no carry, 4-15
Branch on no overflow, 4-25
Branch on not equal, 4-17
Branch on not low, 4-19
Branch on not minus, 4-21
Branch on not plus, 4-23
Branch on not zero, 4-27
Branch on overflow, 4-24
Branch on plus, 4-22
Branch on true, 4-3
Branch on zero, 4-26
Branch to control store (BDCS), 11-4
Branch unconditional, 4-28
Buffers, 9-20
Buffer switch bit, (B), 9-23

INDEX (Continued)

Channel command block, 9-18, 9-19
Channel command word, 9-22
Channel command word 8:15, 9-24
Check word, 9-21
Circular list, 3-4
Circular list definition, 3-3
Compare, 3-23, 5-17, 7-10
Compare double precision floating point, 6-43
Compare floating point, 6-24
Compare halfword, 5-18
Compare logical halfword, 3-24
Compare logical byte, 3-26
Complement bit (CBT), 3-48
Condition code, 6-9, 10-7
Configuration, 2-1
Console mode, 10-12
Console service routine flow chart, F-1
Control of I/O operations, 9-4
Control switches, 2-4
Convert to halfword value register (CHVR), 5-33
CRC generation flow chart, 3-50
Cyclic redundancy check, 3-49

Data alignment, 1-10
Data formats, 5-1, 6-2
Data format fault interrupt, 10-16
Data handling instructions, 8-1
Data handling instruction formats, 8-1
Decimal data format definitions, 7-1
Decimal string data, 1-9
Decision making, 4-1
Decrement and examine prior location "-", 2-7
Device addressing, 9-2
Device controllers, 9-1
Device priorities, 9-2
Divide, 5-24
Divide double precision floating point, 6-46
Divide floating point, 6-27
Divide halfword, 5-27

Early Power Fail Detect and Automatic Shutdown, 10-20
Enter control store (ECS), 11-5
Entering console service, 2-5
Equalization, 6-6
Examine double precision floating point register "D", 2-8
Examine general register "R", 2-7
Examine single precision floating point register "F", 2-8
Examine program status word "P", 2-9

INDEX (Continued)

Examples of R* rounding , 6-9
Exchange byte register (EXBR), 3-18
Exchange halfword register (EXHR), 3-17
Exchange program status register (EPSR), 10-35
Exclusive OR, 3-31
Exclusive OR halfword, 3-32
Execute bit (E), 9-22
Exponent overflow, 6-7
Exponent underflow, 6-8
Extended branch mnemonics, 4-12

Fast bit (F), 9-22
Fix register (FXR), 6-29
Fix register double precision (FXDR), 6-48
Fixed point arithmetic, 5-1
Fixed point data, 1-8
Fixed point data word formats, 5-1
Fixed point format relations, 5-2
Fixed point instructions, 5-4
Fixed point instruction formats, 5-3
Fixed point number range, 5-2
Fixed point operations, 5-2
Float register (FLR), 6-31
Float register double precision (FLDR), 6-49
Floating/Fixed point ranges, 6-4
Floating point arithmetic, 6-1
Floating point data, 1-9
Floating point data formats, 6-2
Floating point instructions, 6-10
Floating point masked mode (FLM), 10-3
Floating point number, 6-3
Floating point number range, 6-4
Floating point registers, 1-6
Floating point underflow interrupt enable (FLU), 10-5
Flow chart, console service routine, F-1

General auto driver channel programming procedure, 9-25
General registers, 1-6
Guard digits and R*-rounding, 6-8

High speed data handling instructions, 8-1

Illegal digit cases (Pack and Move), 7-13
Illegal digit cases (Unpack and Move), 7-15
Illegal instruction interrupt, 10-15
Immediate interrupt - Auto driver channel, 10-26
Increment and examine next location "+", 2-6
Initial program load, 2-5
Input/Output operations, 9-1

INDEX (Continued)

Instruction alignment, 1-10
Instruction formats, 1-11, 1-12, 7-3
Instruction summary - Alphabetical by mnemonic, B-1
Instruction summary - Numerical, C-1
Interrupt Driven I/O, 9-5
Interrupts, Processor, 1-7
Interrupt precedence, 10-9
Interrupt priority level/register set summary, 10-27
Interrupt service pointer table, 9-3
Interrupt status register, 12-4
Interrupt system architecture - Schematic diagram, 10-10
Interrupt timing, 10-9
Interrupt timing and priority, 10-8
Interruptible instructions, 10-11
Interruptible instruction in progress (IIP), 10-3
Invalid digit faults, 10-17
I/O device interrupts, 10-25
I/O instruction formats, 9-9
I/O instructions, 9-9
I/O interrupt mask (I), 10-4
I/O references, E-1
I/O system configuration, 9-1

Key operated security lock, 2-3

List processing, 3-3
List processing instructions, 3-57
Load, 3-7
Load address , 3-11
Load byte, 3-16
Load complement double precision register (LCDR), 6-34
Load complement floating point register, 6-15
Load complement short, 3-9
Load double precision floating point, 6-32
Load double precision floating point register from single, 6-52
Load floating point, 6-12
Load floating point multiple (LME), 6-16
Load general registers from double precision floating point register (LGDR), 6-36
Load general register from floating point register (LGER), 6-17
Load halfword, 3-10
Load halfword logical (LHL), 3-14
Load immediate short, 3-8
Load multiple (LM), 3-15
Load multiple double precision floating point (LMD), 6-35
Load packed decimal string as binary (LPB), 7-4
Load positive double precision register (LPDR), 6-33
Load positive floating point register (LPER), 6-14

INDEX (Continued)

Load process segment table descriptor (LPSTD), 10-42
Load process state (LPS), 10-45
Load program status word (LPSW), 10-33
Load program status word register (LPSWR), 10-34
Load real address (LRA), 3-12
Load shared segment table descriptor (LSSTD), 10-43
Load single precision floating point register from double, 6-50
Location counter, 1-6
Logical data, 1-9, 3-1
Logical instructions, 3-5
Logical instruction formats, 3-5
Logical operations, 3-1

MAC Interrupt status, 12-9
MAC Registers, 12-7
Machine malfunction interrupt, 10-18
Machine malfunction interrupt enable, 10-4
Machine malfunction status word (MMSW), 10-20
Maskable and non-maskable interrupts, 10-8
Memory access controller (MAC) fault interrupt, 10-17
Memory access controller enable (MAC), 10-5
Memory initialization, 2-10
Memory management, 12-1
Modify current location "=", 2-7
Modify double precision floating point register "=", 2-9
Modify general register "=", 2-7
Modify program status word "=", 2-9
Modify single precision floating point register "=", 2-8
Move, 7-8
Move and pad, 7-8
Move and pad with default pad, 7-8
Move translated until, 7-6
Multiply, 5-20
Multiply double precision floating point, 6-44
Multiply floating point, 6-25
Multiply halfword, 5-22

Normalization, 6-5
No operation, 4-29

OP-Code map, A-1
Operations, 3-2
Operating instructions, 2-5
OR, 3-29
OR Halfword, 3-30
Output command, 9-10

INDEX (Continued)

Pack and move, 7-12
Packed decimal, 7-1
Packed decimal format, 7-1
Physical address space, 12-2
Power restore, 10-21
Power up, 2-5
Privileged system function (PSF), 10-39
Process byte (PB), 8-2
Process byte register (PBR), 8-4
Processor, 1-4
Processor/Controller communication, 9-2
Processor interrupts, 1-7
Processor modes, 10-12
Programming examples, 1-13
Programming instructions, 2-11
Program status word, 1-4, 10-2
Program status word (PSW) and reserved memory locations, 10-2
Protection, 12-4
Protect mode enable (P), 10-6
PSW Location counter (LOC), 10-7
PSW Status word, 10-3

Read control store (RDCS), 11-3
Read data, 9-12
Read error logger (REL), 10-40
Read halfword, 9-13
Read/Write bit (R/W), 9-22
Redundancy check type bits (RC), 9-23
Re-execution of faulting instructions, 12-12
Register and immediate storage one format (RI1), 1-20
Register and immediate storage two format (RI2), 1-22
Register and Indexed storage/Register and indexed storage format (RXX), 1-24
Register and indexed storage one format (RX1), 1-15
Register and indexed storage three format (RX3), 1-18
Register and indexed storage two format (RX2), 1-16
Register set numbering, 1-5
Register set select, 1-5
Register set select field (R), 10-6
Register-to-Register format (RR), 1-14
Relocation, 12-3
Remove from list, 3-56
Reserved memory locations, 1-7, 10-8
Reset bit (RBT), 3-47
Restore interruptible state (ISRST), 10-48
Rotate left logical (RLL), 3-40
Rotate right logical (RRL), 3-42
Run mode, 10-14
RXX formats, 1-25

INDEX (Continued)

Sample program, 1-13
Save interruptible state (ISSV), 10-47
Schematic diagram - Interrupt system architecture, 10-10
Segmentation register, 12-4
Select an address and examine "@", 2-6
Selector channel I/O, 9-6
Selector channel devices, 9-7
Selector channel operation, 9-7
Selector channel programming, 9-8
Sense status, 9-11
Set bit (SBT), 3-46
Shift left, 3-36
Shift left arithmetic (SLA), 5-29
Shift left halfword, 3-38
Shift left halfword arithmetic (SLHA), 5-30
Shift right, 3-37
Shift right arithmetic (SRA), 5-31
Shift right halfword, 3-39
Shift right halfword arithmetic (SRHA), 5-32
Short form format (SF), 1-14
Simulate channel program (SCP), 9-17
Simulate interrupt (SINT), 10-36
Simulated interrupt, 10-28
Single step mode, 10-14
Status mask, 9-22
Status monitoring I/O, 9-4
Status switching, 10-15
Status switching and interrupts, 10-1
Status switching instructions, 10-32
Store (ST), 3-19
Store byte, 3-22
Store byte, no ECC, 10-49/10-50
Store binary as packed decimal string (STBP), 7-5
Store double precision floating point (STD), 6-37
Store double precision floating point register in single
precision memory (STDE), 6-53
Store floating point (STE), 6-18
Store floating point multiple (STME), 6-19
Store halfword (STH), 3-20
Store multiple (STM), 3-21
Store multiple double precision floating point (STMD), 6-38
Store process state (STPS), 10-44
String instructions, 7-3
String operations, 7-1
Subroutine address, 9-19
Subroutine linkage, 4-2
Subtract, 5-13
Subtract double precision floating point, 6-41

INDEX (Continued)

Subtract floating point, 6-22
Subtract halfword, 5-15
Supervisor call (SVC), 10-37
Supervisor call (SVC) interrupt, 10-30
System Break Point (BRK), 10-38
System breakpoint interrupt, 10-31
System control, 2-1
System control panel, 2-1
System control panel switches and indicators, 2-3
System description, 1-1
System queue service (SQS) interrupt, 10-29
System queue service interrupt enable (Q), 10-5
System terminal commands, 2-6
System terminal support command summary, 2-2

Test and set (TS), 3-44
Test bit (TBT), 3-45
Test error logger (TEL), 10-48
Test halfword immediate (THI), 3-34
Test immediate (TI), 3-33
Translate (TLATE), 3-51
Translate bit, 9-23
Translation, 3-2, 9-20
Translation table entry, 3-2
True zero, 6-7

Unpack and move, 7-14
Unpacked decimal format, 7-2
Unpacked (zoned) decimal, 7-2

Valid channel command codes, 9-23
Virtual address space, 12-2

Wait state (W), 10-3
Write control store (WDCS), 11-2
Writable control store instructions, 11-1
Write data, 9-14
Write halfword, 9-15

550 Keyboard layout, 2-3
3200 Block diagram, 1-2
3200 CP-Code map, A-1

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

Error Page No. _____ Drawing No. _____

Addition Page No. _____ Drawing No. _____

Other Page No. _____ Drawing No. _____

Explanation:

CUT ALONG LINE

FOLD


FOLD

STAPLE

STAPLE

FOLD

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS


PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

PERKIN-ELMER

Computer Systems Division
2 Crescent Place
Oceanport, NJ 07757



TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE