
Appendix A. Diskette Formats



This page intentionally left blank.

Glossary

This glossary includes definitions developed by the American National Standards Institute (ANSI). This material is reproduced from the American National Dictionary for Information Processing, copyright 1977 by the Computer and Business Equipment Manufacturers Association, copies of which may be purchased from the American National Standards Institute, 1430 Broadway, New York, New York 10018.

ANSI definitions are identified by an asterisk. An asterisk to the right of the term indicates that the entire entry is reprinted from the American National Dictionary for Information Processing. Where definitions from other sources are included in the entry, ANSI definitions are identified by an asterisk to the right of the item number.

abortive disconnect: A disconnect that is not normal.

accumulate: To collect.

acknowledge character (ACK): In binary synchronous communications, a transmission control character transmitted to the sending station by a receiving station as a positive response to a data transmission. An acknowledge character can also be used as an accuracy control character.

acknowledgment: In binary synchronous communications, the transmission of acknowledge characters. See acknowledge character, negative acknowledge character.

ACKO: In binary synchronous communications, the even-numbered positive acknowledge sequence. See acknowledge character.

ACK1: In binary synchronous communications, the odd-numbered positive acknowledge sequence. See acknowledge character.

action control element: ACE.

action control word: ACW.

activate logical unit: ACTLU.

activate physical unit: ACTPU.

adapter control register: ACR.

adapter status register: ASR.

add operation: (1) A disk or diskette operation that adds records to a file that is already present. (2) A computer operation that adds a field to a field, a field to a register, or a register to a register.

address compare register: ACR.

address mark: AM.

address recall register (ARR): A 2-byte local storage register in the main storage processor that is used for temporary storage of an address that will be used later by the instruction being executed or by the program being run.

address translation registers (ATRs): Sixty-four 1-byte registers (32 for program-level tasks and 32 for I/O usage) that are used to convert the addresses specified by the program into the main storage addresses in which the program is stored. These registers are also used for main storage protection.

addressing: (1) In data communications, the means by which the sending or control station selects the unit to which it will send a message. Compare to polling. (2) A means of identifying storage locations.

algebraic: The rules of algebra that determine whether a result is positive or negative when numbers are added, subtracted, multiplied, or divided.

alphabetic character: Any one of the letters A through Z, or one of the special characters #, \$, and @.

alphameric character: An alphabetic character, or one of the digits 0 through 9. See alphabetic character.

alternating current: AC.

alternating current terminal block: ACTB.

alternative cylinder: A cylinder on a diskette that is made available by the system in place of a cylinder that cannot be used.

alternative sector: A sector on a disk that is made available by the system in place of a sector that cannot be used. See sector.

American National Standard Code for Information Interchange, X3.4-1968 (ASCII): The standard code, using a character set containing 7-bit characters (8 bits including parity bit), used to transmit and receive information between data processing systems, communications systems, and associated equipment. The ASCII character set contains control characters and graphic characters.

amplifier: A device that intensifies a signal.

analog: A continuous variable voltage.

and or invert: AOI.

ANSI: American National Standards Institute.

arithmetic and logic unit (ALU): A part of a computer that performs arithmetic and logic operations.

array: matrix.

assembler: A computer program that automatically converts instructions written in a symbolic code into the equivalent machine code.

asynchronous transmission: In data communications, a mode of transmission in which the bits included in a character or block of characters occur during a fixed interval. However, the start of each character or block of characters can occur at any time during this interval.

attachment: Circuits that connect the system channel to an I/O device. The attachment controls the read, write, and control information passed between the channel and the I/O device.

attenuate: To reduce a signal.

auto: automatic.

auto network shutdown: ANS.

auto network shutdown complete: ANSC.

automatic answering: AA.

automatic equalizer: AEQ/AEL.

automatic gain control: AGC.

auto-answer: In data communications, a machine feature that permits a station to respond to a call that it receives over a switched line without operator action. Compare to manual answer.

auto-call: In data communications, a machine feature that permits a station to make a call over a switched line without operator action. Compare to manual call.

backup mode register: BMR.

bandpass filter: A filter that reduces signals of low and high frequency and passes those of medium frequency.

bandwidth: A range of frequencies passed by a bandpass filter, amplifier, or telephone network.

base cycle steal: An interrupt level on the channel used by the display adapter.

basic information unit: BIU.

basic link unit: BLU.

basic transmission unit: BTU.

baud: Bits per second.

BCD character code: A character set of sixty-four 6-bit characters. Compare to EBCDIC.

behind home: BH.

binary-coded decimal: BCD.

binary-coded decimal character code: See BCD

character code.

binary synchronous communications (BSC): A flexible form of line control that supplies a set of rules for transmitting data over a communications line connecting two devices that use a communications adapter.

binary synchronous transmission: Data transmission in which synchronization of characters is controlled by timing signals generated at the sending and receiving stations. Compare to asynchronous transmission.

bit: A binary digit.

bit ring: BR.

Glossarv 1

bits per second (bps): (1) The rate at which a device transmits or receives binary information, or the rate at which a recording head reads or writes data. (2) In serial transmission, the rate at which a device or channel transmits a character.

blast: A condition within the control processor whereby the port lines are reset.

block: (1) A record or a collection of records recorded or operated on as a unit. (2) In System/34, a 10-sector unit of disk storage that contains 2,560 bytes. See sector.

block check character: BCC.

block processor clock: BPC.

branch instruction: An instruction that changes the sequence in which the instructions in a computer program are executed. Execution of instructions continues at the address specified in the branch instruction.

buffer: (1) *An area of storage that is temporarily reserved for use in performing an I/O operation, into which data is read or from which data is written. (2) Storage or program steps that permit differences in the rate of data flow, or in the times when events occur, when transmitting data from one part of a computer system to another.

burst cycle steal: A continuous transfer of data uninterrupted between two points. See *interrupt*, *cycle steal*.

burst mode operation: Same as burst cycle steal.

byte: (1) The 8 bits that represent one character. (2) A sequence of 8 bits that are operated on as a unit and are the smallest unit of data in System/34 that can be addressed. (3) The amount of storage needed for one EBCDIC character.

byte counter: BC.

call: (1) The action of preparing a computer program, a routine, or a subroutine for operation, usually by specifying the entry conditions and then branching to an entry point. (2) In data communications, the action performed by the calling party, or the operations necessary in making a call, or the effective use made of a connection between two stations. See calling station. (3) To activate a program or procedure at its entry point. Compare to load.

called station: On a switched line, the location to which a call is made.

calling station: On a switched line, the location from which a call is made.

cancel: To end the current job before the job is completed.

carrier detect: CD.

cathode-ray tube (CRT): The part of a display station on whose face graphic information is displayed.

caution notice: Identification of an action that could damage a machine, a program, or a data file. Compare to danger notice.

CBS coupler: An automatically answering coupler.

CE panel: A panel that contains indicator lights and switches used by the CE during system maintenance.

CE track: An area on disk used as a read/write area for CE diagnostics.

cell: One bit time.

Celsius: C.

change of direction: COD.

channel: (1) A device or circuits that connect two or more devices that can receive, transmit, store, and process data. (2) A device that connects the processing unit and main storage with the I/O control units.

channel command bus: CCB.

character set: A group of characters used for a specific purpose; for example, the set of characters a printer can print.

check: CHK.

circuit breaker: CB.

clamp: In data communications, to inhibit a signal from

its normal state.

clear to send: CTS.

clear to send/carrier detect: CSCD.

Cmd (key): A display station function control key that, when pressed, causes System/34 to recognize the 14 keys on the top row of the keyboard as command function keys. See command function keys, function control keys.

column: A vertical arrangement of characters, as on a punched card or a coding form. Compare to *position*.

command: A request for the performance of an operation or the execution of a specific program. See execution.

command bus in: CBI.

command bus out: CBO.

command function keys: The 14 keys on the top row of the display station keyboard that are used with the Cmd function control key to request functions of program products and user programs. Compare to function control keys.

command reject: CMDR.

common carrier: In data communications, any government-regulated company that furnishes communication services to the general public.

communications: COMM.

communications adapter: A hardware feature that enables System/34 to become a part of a data communications network.

communications control characters: See transmission control characters.

communications terminal block: COMTB.

compare: COMP.

computer: An electronic device that can store, get access to, and process data under control of a program.

configuration control register: CCR.

connect data set to line: CDSTL.

connection point manager: CPMGR.

console: CONS.

control: CTL.

control character: A character that starts, changes, or stops a control operation. A control character may be recorded for later use. A control character is not a graphic character, but may have a graphic that represents it. See *transmission control characters*.

control mode register: CMR.

control output register: COR.

control processor (CP): A group of programs that execute control storage instructions that determine channel data movements and main storage assignment.

control station: The primary or controlling computer in a multipoint data communications configuration. The control station controls the sending and receiving of data.

control storage (CS): Storage that contains control processor instructions and data. Compare to *main storage*.

control storage initial program load (CSIPL): The loading of system microcode from disk or diskette to control storage.

control storage interrupt level status word: CSILSW.

control storage program: A group of modules that include all code which loads to and executes in the control processor. See *module*.

controller: A device that controls operation of one or more input/output devices; for example, a work station controller.

controller command bus out: CCBO.

controller data bus in: CDBI.

controller data bus out: CDBO.

coupler: A device that connects a modem to a

telephone network.

coupler cut through: CCT.

cradle: The part of a telephone that holds the handset.

crystal rectifier: CR.

cycle steal (CS): The process by which a device uses cycles of another machine or device. If, for example, the processing unit is performing an arithmetic operation when the disk needs service, the arithmetic operation is stopped while a byte of data is moved to or from the disk.

cyclic redundancy check (CRC): A method of error checking using a special check character following each block of data that is sent over a data link, or to or from an I/O device, such as a disk or diskette.

danger notice: Identification of an action or condition that could result in injury to a person. Compare to caution notice.

data access arrangement: DAA.

data address register: DAR.

data bus in: DBI.

data bus out: DBO.

data communications: The transmission of data between systems or remote devices over a communications line. See *remote*.

data communications attachment: The part of the system that permits the sending or receiving of data to or from a remote device over a data link.

data count field: DCF.

data link: The equipment and rules (protocols) used for sending data over a communications line.

data link control: DLC.

data link escape: DLE.

data link escape transparent mode: XDLE.

data management: A major function of the System Support Program Product (SSP) that receives a user program request to send or receive data, schedules the request, puts the data in the correct format, and performs other similar actions.

data modem ready: DA.

data ring: DR.

data set ready: DSR.

data storage facility: DSF.

data stream: All data transmitted over a data link during a single read or write operation.

data terminal equipment: DTE.

data terminal ready: DTR.

data tip: DT.

data transmission: The sending of data from one place to another. See also data communications.

de-activate logical unit: DACTLU.

de-activate physical unit: DACTPU.

deceleration: slowing down.

delimiter: A character that groups or separates words

or values.

demodulate: To set a modulated signal to its original

state.

descramble: To set a scrambled data block to its original state.

deserialize: To convert a sequence of 8 bits into a

byte.

destination address field: DAF.

device address: DA.

device end: DE.

diagnostic control program (DCP): The supervisor program that executes diagnostic programs. Compare to

SSP utility program.

diagnostic control register: DCR.

dibit: Two bits taken together.

differential phase shift keying: DPSK.

differentiator-amplifier: AR-DIFF.

Digital Data Service Adapter (DDSA): In data communications, a device used in place of a modem when transmitting data over private lines. Compare to modem.

digital-to-analog converter: DAC.

direct current: DC.

DISC: In data communications, the BSC transmission control sequence for disconnect.

disconnected mode: DM.

disk: A flat, circular plate with a magnetic surface on which programs and data files can be stored.

disk drive: The mechanism used to read from and write on disk.

disk drive A: The first disk drive installed on the system.

disk drive B: The second disk drive installed on the system.

disk enclosure: The part of the disk drive that contains the disk, the spindle, and the actuator.

diskette: A thin, flexible magnetic disk permanently sealed in a protective cover.

diskette door: The cover over the diskette slot. See diskette slot.

diskette drive: The mechanism used to read and write diskettes. See diskette 1 drive, diskette 2 MFM drive.

diskette slot: The opening into which the diskette is inserted before being written or read.

diskette 1 drive: The diskette drive mechanism (33FD) used to read and write Diskette 1 diskettes.

diskette 2 MFM drive: The diskette drive mechanism (53FD) used to read and write Diskette 2D diskettes.

displacement byte: A byte in an indexed instruction that is added to an index register to obtain a real address or to change the contents of an index register. See byte, register.

display: DPLY.

display screen: The part of a display station on which data, messages, or other information is displayed.

DLE (data link escape): In binary synchronous communications, a control character used only to supply additional line control information.

driver/receiver activity register: DRAR.

dump: (1) To copy the contents of all or part of storage, usually from storage to an output device. (2) Data that has been dumped.

duplex: A data communications network that permits data communications in opposite directions at the same time. Same as *full duplex*. Compare to *half duplex*.

EBCDIC (extended binary-coded decimal interchange code): A character set of two hundred and fifty-six 8-bit characters. Compare to *BCD* character code.

echo: A reflection of a signal used in channel operation.

Electronic Industries Association: EIA.

emitter column counter: ECC.

enable interrupt register: EIR.

end of file: EOF.

end of text: ETX.

end of text block: ETB.

end of transmission: EOT.

end write gap: EWG.

engineering change: EC

enquiry: ENQ.

equalization: The action performed by an equalizer.

See equalizer.

equalizer: A device that corrects the waveshape of the signal to make it more suitable for a telephone network.

equivalent: Equal in force, amount, or value.

error recording analysis procedure: ERAP.

error recovery procedure (ERP): A procedure that aids you to isolate and, where possible, to recover from equipment errors. ERPs are often used with programs that record information about machine failures.

ETB: In binary synchronous communications, the end-of-transmission-block character.

ETX: In binary synchronous communications, the end-of-text character.

even positive acknowledgment: Same as ACKO.

exchange station ID: XID.

exclusively: One or the other, but not both.

execute: To cause an instruction, customer program, utility program, or other machine function to be performed. See *Utilities Program Product*.

execution: (1) The process of carrying out the instructions of a computer program by a processor. (2) The machine logic process that causes an instruction to be executed.

execution time: The time during which the operation specified by an instruction is performed.

expedited flow indicator: EFI.

extended binary-coded decimal interchange code: Same as EBCDIC. Compare to BCD character code.

extended storage control: ESC.

fetch: See instruction fetch.

field: One or more bytes of similar information in a

record. See byte.

field effect transistor: FET.

field replaceable unit: FRU.

field service logic: FSL.

flip-flop: FF.

flip latch: FL.

format identification field: FID.

formatted diskette: A diskette on which track and sector control information has been written but which may or may not contain any data. See sector.

frequency modulation: FM.

frequency shift keying: FSK.

full duplex: Same as duplex.

function control keys: Special keys on the keyboard that are used to request specific system functions.

Compare to command function keys.

guard band: GB.

half duplex: Permitting data communications in opposite directions, but not at the same time. Compare to duplex.

handset: The part of a telephone that sends and receives sound.

heading: (1) A title printed at the top of a column or page. (2) In ASCII and data communications, a sequence of characters, preceded by the SOH (start-of-heading) character, that controls the path of a message from the sending station to the receiving station. Compare to text.

hexadecimal: Pertaining to a numbering system with a base of 16; valid digits range from 0 (zero) through F (15).

I/O interruption: An interruption caused by the ending of an I/O operation or by an operator action. See interruption.

identification, identifier: ID.

identification buffer: IDB.

immediate power off: IPO.

impression control singleshot: IMPSS.

indexed address: An address that is changed by the content of an index register before or during the execution of an instruction. See execution.

indexed instruction: An instruction that needs address changes before the data byte is read from storage.

initial program load (IPL): A sequence of events that loads the system programs and prepares the system for execution of jobs.

initialization complete: INITC.

input: See input data.

input data: *Input to be processed.

input/output (I/O): (1) Relative to either input or output or both. (2) A general term for the equipment used to communicate with a computer. (3) The data transmitted during communication with a computer.

input/output block (IOB): A data area that may be used to pass the necessary information from the calling program to the input/output supervisor for data operations. See call. Compare to loader parameter.

input/output control handler (IOCH): Modules that supply the interface between the input/output supervisor and the I/O device or the device controller. These modules issue the commands to control the I/O device.

input/output supervisor (IOS): A routine or group of routines for moving data between main storage and the input/output control handler. See *input/output control handler*.

inquiry: (1) A request (entered from a display station) for information in storage. See also *inquiry program*. (2) A request for information that puts the system into inquiry mode. Compare to *response*.

inquiry program: (1) A program that enables the operator to access information from a disk file. See *inquiry*. (2) A program that is executed while the system is in inquiry mode.

instruction (INSN): A set of characters that specify an operation and the values or locations of the data to be processed.

instruction address: *The address that must be used to fetch an instruction. See *instruction fetch*.

instruction address register (IAR): A 2-byte local storage register in the main storage processor that contains the address of the instruction being read from main storage during instruction fetch time. See instruction fetch.

instruction fetch (I-fetch): The action of getting an instruction from storage and loading it into the correct registers. Compare to execution time.

interface: The hardware and programs that permit exchange of information between computer systems or devices. Also describes the junction of two or more devices.

interlock: (1) To prevent a machine or device from starting any more operations until the operation being executed is complete. (2) A part of a device that inhibits operation of the device when conditions are present that could cause personal injury or damage the device.

intermediate block check: In binary synchronous communications, a function that permits checking each record, instead of checking the contents of the total buffer, when large buffers of data are received. See

intermediate text block (ITB): In data communications, the intermediate-text-block character.

interrupt: (1) To stop a process in such a way that it can be started again. (2) In data communications, to take an action at a receiving station that causes the sending station to terminate a transmission.

interrupt level: IL.

interruption: A break in the normal sequence in which instructions are executed.

invalid: Not valid.

job control block: JCB.

job output stream: Same as output stream.

key: (1) One or more characters included in a data record that are used to identify or control the use of that data. (2)*To enter information from the keyboard. (3) A finger-operated switch that is part of a keyboard.

kilohertz: kHz.

landing zone: LZ.

latch: A circuit used to store a single bit of information.

leased line (LL): A connection between systems or devices that does not have to be completed by dialing. Same as nonswitched line. Compare to switched line.

least positive down level: LPDL.

least positive up level: LPUL.

length count recall register (LCRR): A register in the main storage local storage register (LSR) stack that stores the R-byte of the supervisor call (SVC) instruction. This information is then used by the control storage interrupt level 5 program routine when executing this nonexecutable instruction received from the main storage processor.

light-emitting diode: LED.

line printer: A device that prints all characters of a line in a single operation. Compare to serial printer.

link control: LC.

load: (1) To enter data or programs into storage. (2) To prepare an I/O device for operation; for example, to load paper in a printer.

loader parameter: A set of values that are used to pass the necessary information, from the calling program to the input/output supervisor, to enter programs into storage. See call. Compare to input/output block.

local: Pertaining to a device having a controller that is directly connected to or contained within a system without using a communication line. Compare to remote.

local session identifier: LSID.

local storage register: LSR.

logical unit: LU.

logical unit status: LUSTAT.

longitudinal redundancy check: LRC.

machine check interruption (MCI): An interruption that occurs as a result of an equipment failure or error.

macroinstruction: A single computer instruction that stands for a sequence of operations.

magnetic character reader: MCR.

magnetic ink character recognition: MICR.

main program level: MPL.

main storage: (1) General-purpose storage of a computer. (2) All storage that can be addressed by programs, from which instructions can be executed, and from which data can be loaded directly into registers. (3) Compare to control storage.

main storage address register: MSAR.

main storage initial program load (MSIPL): The loading of system microcode from disk or diskette to main storage.

main storage processor (MSP): Hardware that executes system instructions in main storage.

maintenance analysis procedure: MAP.

manual answer: In data communications, operator actions to make a station ready when the station receives a call over a switched line. Compare to auto-answer.

manual call: In data communications, operator actions to make a connection with a station over a switched line. Compare to auto-call.

MAP diagnostic integration: MDI.

mapping field: MPF.

mask: A pattern that controls the keeping, deleting, or testing of parts of another pattern of characters.

mega (M): Ten to the sixth power (1,000,000 in decimal notation). When referring to storage capacity, 2 to the 20th power (1.048.576 in decimal notation).

megabyte: MB.

megahertz: MHz.

menu: A displayed list of items (usually jobs) from which the operator makes a selection.

message identification code (MIC): A 4-digit number that identifies a record in a message member. This number can be part of the message identifier.

microaddress backup register: MAB.

microaddress register (MAR): A 2-byte local storage register in the control processor that is used to address the instruction byte being read from control storage during instruction fetch (I-fetch) time.

micro-operation register: MOR.

modem (modulator/demodulator): A device that connects a communications adapter to a

communications line.

modem status register: MSR.

modified frequency modulation (MFM) recording: The recording method used on Diskette 2D diskettes.

modulation: Changes made in the frequency or amplitude of one signal by using the frequency or amplitude of another signal.

module: *(1) A program unit that is discrete and identifiable with respect to compiling, combining with other units, and loading; for example, the input to, or output from, an assembler, compiler, linkage editor, or executive routine. (2) A packaged functional hardware unit designed for use with other components.

monolithic storage technology: MST.

most positive down level: MPDL.

most positive up level: MPUL.

multiplex: To concurrently transmit two or more units of data on a single channel.

multiplexer port out: MPXPO.

multipoint data link: In data communications, pertaining to a network configuration in which connected stations communicate with each other in a time-sharing mode.

multitasking: Performing the processing for up to eight main storage tasks at the same time.

negative acknowledge character (NAK): In binary synchronous communications, a transmission control character transmitted by a station as a negative response to the station that the connection is set up with.

network: The term network has at least two meanings. A public network is a network established and operated by common carriers or telecommunications administrations for the specific purpose of providing circuit-switched, packet-switched, and nonswitched-circuit services to the public. A user application network is a configuration of data processing products (such as processing units or work stations) established and operated by users for the purpose of data processing or information exchange; such a network may use transport services offered by common carriers or telecommunications administrations. Network, as used in this publication, refers to a user application network.

network addressable unit: NAU.

no trouble found: NTF.

node: In systems network architecture, a junction point in a network, represented by a physical unit.

nonsequenced acknowledgment: NSA.

nonswitched line: A connection between systems or devices that does not have to be made by dialing. Same as *leased line*. Compare to *switched line*.

normal disconnect mode: NDM.

normal response mode: NRM.

normally closed: N/C.

normally open: N/O.

odd positive acknowledgment: Same as ACK1.

off-chip driver: OCD.

off hook (OH): Not on the cradle (a position of the telephone handset).

tolophone nanasct

option: A choice.

origin address field: OAF.

oscillator: An electric signal generator.

output stream: Diagnostic messages and other output data, given out by an operating system or a processing program and displayed on output devices.

over current: O/C.

parameter: (1) A variable that is given a specific value for a specific purpose or process. (2) A value specified in a command statement or a control statement.

parity: P.

parity check: PC.

parity generate/parity generator: PG.

parity predict: PP.

party: See called station, calling station.

path control: PC.

path information unit: PIU.

phase lock oscillator: PLO.

phototransistor: PTX.

physical unit: PU.

point-to-point line: Data communications circuits and hardware used to connect a single remote station to a data processing system. A point-to-point line can be either switched or nonswitched.

polarity hold: PH.

poli/final: P/F.

polling: (1) (SDLC) A method by which each of the stations sharing a communications line is tested at fixed intervals to determine if it needs servicing. (2) (BSC) In a multipoint environment, a request to send, transmitted from the primary station to a specific secondary station.

port: An access point for receiving or transmitting data.

position: The address (location) of a character in a series, as in a displayed message or a computer printout. Compare to *column*.

position pulse: P.

power: PWR.

power distribution terminal board: PDTB.

power logic board: PLB.

power on reset: POR.

preamplifier: The first stage of an amplifier.

preequalizer: The first stage of an equalizer.

preload: To load before needed.

prepare to switch: PREPS.

presentation: The method by which information is

given.

previous: PREV.

print fire number: PFN.

print position: PP.

print subscan: PSS.

printed circuit board: PCB.

processing unit (CPU): The parts of a computer that perform the processing and control functions for the system, perform operations on data, and control output. For System/34, these units include main storage, the main storage processor, control storage, and the control processor. See main storage processor, control processor.

processor (PROC): See main storage processor, control processor.

processor condition register: PCR.

program: (1) A sequence of instructions to a system, written in a special form that the system can interpret. A program instructs the system where to get input, how to process input, and where to put the results. (2) A set of instructions that instruct the system which operations are to be done and how to do them.

program mode register: PMR.

program product (PP): An IBM-written, licensed program for which a monthly charge is made. A program product performs functions pertaining to processing user data.

program status register: PSR.

public: Not private.

public switched network: PSN.

raw: A signal that has not been filtered properly.

read-only storage (ROS): Storage that can be read but

not changed.

read/write: R/W.

recalibrate: Return to a starting position.

receive initial: In binary synchronous communications, a programming command that permits the communications adapter to receive synchronization characters.

receive time-out: In data communications, a signal that no data has been received by a BSC or SDLC communications adapter in a given interval.

recovery procedure: An action performed by the operator when an error message appears on the display screen. Usually, this action permits the program to continue or permits the operator to run the next job.

register: A group of latches or polarity hold circuits used to store one or more bytes of information.

remote: Relative to a device having a controller that is connected to a system over a communications line. Compare to *local*.

request: REQ.

request block: RB.

request header: RH.

request indicator byte (RIB): A byte of information used when an SVC instruction is transmitted. The request indicator byte indicates to the supervisor program what action the supervisor program should take.

request maintenance statistics error log: REQMS.

request recovery: RQR.

request shutdown: RSHUTD.

request to send: RTS.

request unit: RU.

reset: RST.

resistor/capacitor: R/C.

response: An answer to an inquiry. Compare to inquiry.

response header: RH.

response unit: RU.

result field: (1) The field that will contain the result of an operation. (2) An area in storage where the result is stored after an instruction is executed.

reverse interrupt: RVI.

ring indicate: RI.

RPG II: A commercially oriented programming language specifically designed for writing application programs that meet common business processing requirements.

scramble: To encode data such that repeating patterns that may cause timing problems in the modem are less probable.

sector: (1) An area on a disk track or a diskette track reserved to record a unit of data. (2) The smallest amount of data that can be written to or read from a disk or diskette during a single read or write operation.

sense input/output: SNS.

sense interrupt level status byte: SILSB.

separate: To divide.

sequence counter: SC.

sequence number field: SNF.

sequencer: circuit to establish order of operation.

sequential sector (SS): The format for representing the sequential sector address of a data sector on disk.

serial printer: A printer that prints characters one-at-a-time. Compare to line printer.

serialize: To convert a byte into a sequence of 8 bits.

serializer/deserializer: SERDES.

set and test sequence numbers: STSN.

signal ground: SG.

singleshot: SS.

solid logic technology: SLT.

spindle: The shaft that turns the disk.

SSP utility program: An SSP control program used by programmers in their daily system operations. For example, SSP utility programs can be used to copy files or initialize diskettes.

stage: A segment or part of the initial program load function.

standard character string: SCS.

start data traffic: SDT.

start input/output: SIO.

start of header (SOH): In binary synchronous communications, the start-of-heading character.

start of text (STX): In binary synchronous communications, the start-of-text character.

start write gap: SWG.

state: condition.

station: A system or device that can send or receive data over a communications line.

stepper: Advance one step at a time.

storage: STG/STOR.

storage address register (SAR): A register that points to the next byte to be written into or read from storage

during execution time.

storage buffer address register: SBAR.

storage data register: SDR.

supervisor call (SVC): An instruction that causes control to be passed to the control processor; for example, a transfer control/system transient instruction.

swap: To exchange two parts that are exactly the same

in a machine.

switch complete: SWICOM.

switch hook: SH.

switched line: In data communications, a connection between a communication controller and a remote station, or between two stations, that is completed by dialing. Compare to nonswitched line.

switched network backup (SNBU): A technique used in data communications to provide an alternative method of connecting two systems over telephone lines when the primary method of connection is via leased lines.

synchronous data link control (SDLC): Rules that control data movement over a communications line connecting two devices that use a communications adapter.

synchronous idle (SYN): In binary synchronous communications, the line synchronization character.

system bus in: SBI.

system bus out: SBO.

system console: A display station named to activate specific system functions, and to control and monitor system operation, in addition to operating as a work station. Compare to work station.

system interrupt level status word: SILSW.

system printer: The printer, named at system configuration time, that is used for system and display station printed output, unless the output is specifically sent to another printer.

system services control point: SSCP.

System Support Program Product: SSP.

system unit: The part of System/34 that houses the disk, the diskette drive, and the processing unit.

systems network architecture: SNA.

task: A unit of work for the main storage processor.

task control block: TCB.

temporary text delay: TTD.

terminal block: TB.

terminal unit block: TUB.

test header point: THP.

test mask: TM.

text: (1) In binary synchronous communications, a sequence of characters that are transmitted as a group when preceded by an STX transmission control character and followed by an ETX transmission control character. Compare to heading. (2) The control sections of an object module or load module. (3) The data section of a data communications message.

time delay: TD.

timer queue element: TQE.

track: A circular path on the surface of a disk or diskette upon which information is magnetically recorded and from which recorded information is read.

Glossary

transient area: An area of main storage or control storage used for temporary storage of transient routines. See *transient routine*.

transient routine: A routine permanently stored on disk that is loaded into the transient area when needed for execution. See *transient area*, execution.

transmission control characters: In data communications, special characters that are included in a message to control communication over a data link. For example, the sending station and the receiving station use transmission control characters to exchange status information; the receiving station uses transmission control characters to flag errors in data it receives. Same as communications control characters.

transmission header: TH.

transparent block cancel: XENQ.

transparent data link escape: XDLE.

transparent end of text: XETX.

transparent end of text block: XETB.

transparent intermediate text block: XITB.

transparent start of text: XSTX.

transparent synchronous idle: XSYN.

transparent temporary text delay: XTTD.

transparent text mode: In data communications, a mode of binary synchronous transmission in which only transmission control characters preceded by the DLE control character are processed as line control characters. All other characters having the same bit pattern as transmission control characters are transmitted as data.

turnaround: Going from transmit mode to receive mode or from receive mode to transmit mode.

twinaxial cable: A cable made of two twisted wires inside a shield.

unit definition table (UDT): An area on disk or in storage that contains entries that describe the devices that run under control of the SSP.

unload: The opposite of load.

user area: (1) The area of main storage that is not used by the SSP. (2) The area on disk that is available to the user. Contrast with *transient area*.

Utilities Program Product: A program product for generating, maintaining, listing, and sorting data files; and, for generating, displaying, maintaining, and listing source members and procedure members in a library. This program product contains four programs: DFU, SEU, WSU, and Sort.

variable frequency oscillator: VFO.

velocity follow latch: VFL.

vendor transistor logic: VTL.

vertical redundancy check: VRC.

voice-grade telephone line: A telephone line that can

be used for transmission of voice or data.

volts: V.

WACK (wait before transmit-positive acknowledgment): In binary synchronous communications, the DLE sequence sent by a receiving station to indicate that it cannot receive data at present.

work register: WR.

work station: A device that lets a person transmit information to or receive information from a computer, or both, as needed to perform his job; for example, a display station or a printer.

work station data management: WSDM.

work station input/output control handler: WSIOCH.

World Trade: WT.

write clock: WC.

write echo: Data read back to the attachment, while

writing, for write verification.

zeros complemented transition coding: NRZI.

zone: The portion of a binary number that has a zone

value.

8

Index

A and B registers (attachment
controllers) 10-3
abortive disconnect error 12-53
access operation, 62PC 13-42
performing the operation 13-44
starting the operation 13-42
activate paper clamp
3262 15-55
5211 9-31
actuator
62EH disk 7-4
feedback 7-39
lock 7-3
movement 7-9
position indicator 7-4
62PC disk 13-1
lock 13-1
movement 13-34
adapter check error
data communications 12-52
disk, 62PC 13-71
add immediate 2-54
add logical characters (ALC), MSP 3-21
add to register (A), MSP 3-24
add zoned decimal (AZ), MSP 3-15
address compare register, MSP 3-54
address compare switch 6-17
address/data switches 6-16
address translation registers, MSP 3-55
addressing, 62PC 13-4
advance time line 5-16
alter MAR interrupt 6-9
alter storage 6-6
ALU (see arithmetic and logic unit)
any hammer on check
3262 15-50
5211 9-26
arithmetic and logic unit
attachment controllers 10-3
control processor 2-110
gate high parity check generation 2-12
gate low parity check generation 2-127
main storage processor 3-49
parity predict
CP 2-111
MSP 3-52
arithmetic instructions, MSP 3-13
ASCII characters, BSC 12-5

В
backup mode register, MSP 3-54
backup register 10-3
base cycle steal request lines 5-18
basic information unit, SNA 12-11
basic link unit, SNA 12-11
basic transmission unit, SNA 12-11
behind home
62EH disk 7-11
62PC disk 13-4
belt go and belt up to speed
3262 15-54
5211 9-30
belt/input buffer register, 3262 15-28
belt speed check
3262 15-50
5211 9-26
belt sync check
3262 15-50
5211 9-26
belt up to speed check
3262 15-50
5211 9-26

inary synchronous communications 12-2
ASCII characters 12-5
commands 12-40
load 12-40
sense 12-46
EBCDIC characters 12-5
error conditions 12-52
line control characters 12-5
message format 12-2
operations 12-26
multipoint 12-35
receive initial 12-29
receive initial delayed 12-29
receive only 12-26
transmit/receive 12-31
transmit/receive initial 12-30
transmit/receive overlay 12-29
transparent 12-34
pit cells
level 1 diskette 8-4, 8-8
level 2 diskette 14-12
oit counter 12-24
plast conditions 5-56
block check error 12-53
block processor clock (BPC tgr) line 5-16
prake
62EH disk 7-4
62PC disk 13-1
prake applied error 13-72
oranch (B), CP 2-34
pranch and link (BAL), CP 2-36
pranch on condition (BC), MSP 3-44
SSC (see binary synchronous communications)
ouffer
overrun error 14-52
underrun error 14-52
ourst cycle steal 5-19

G		
CA data b	ous parity check	13-71
cable inte	rlock check	
3262	15-50	
5211	9-26	

cable interlocks
3262 15-53
5211 9-29
card gate, 62PC 13-3
carriage assembly, head
53FD 8-6
72MD 14-7
carriage bed failure error 14-55
carriage bed, 72MD 14-6
carriage go and carriage advance
3262 15-54
5211 9-30
carriage pedestal check, 3262 15-55
carriage space key and carriage restore
key, 3262 15-55
carriage space switch and carriage restore
switch, 5211 9-31
carriage 6 LPI, 5211 9-31
carriage 8 LPI, 3262 15-55
carriage, 5211
checks 9-26
controls 9-9
return command 9-13
carriage, 3262
checks 15-50
controls 15-21
return command 15-39
CBI bit 4 gated line 5-16
CE byte 0 6-13
CE byte 1 6-13
CE diagnostic CSIPL 2-15
CE panel 6-2
CE start switch 6-2
CE switch on
3262 15-50
5211 9-26
channel 5-1
attachment to port lines 5-18
control processor/port controls 5-16
control processor to port lines 5-16
data flow 5-1
CP jump on I/O condition link 5-5
LSR link 5-2
processing unit storage link 5-2

channel (continued)
direct lines-control
processor/attachments 5-18
error conditions 5-56
blast conditions 5-56
port checks 5-59
processor check halt 5-62
time-out conditions 5-61
transfer error 5-60
exerciser loop program 5-24
I/O immediate instruction 5-26
control processor load function
(MPLF) 5-42
control processor sense (MPS) 5-4
I/O load 5-28
I/O load or I/O control load (IOL,
IOCL) 5-26
I/O sense 5-34
I/O sense or I/O control sense (IOS)
IOCS) 5-32
·
sense interrupt level status
byte 5-38
I/O storage instruction 5-43
load 5-44
sense 5-48
interface parity check 13-75
jump on I/O condition (JIO)
instruction 5-52
operations 5-19
base cycle steal 5-22
burst cycle steal 5-19
microinterrupt level 5-24
overrun check 13-71
port/attachment controls 5-17
port card 5-6
clocks 5-8
command bus out decode 5-15
control lines 5-10
data buffer 5-12
data flow 5-6
decodes 5-14
LSR selection 5-14
parity 5-7
port checks register 5-14
port register 5-13
timings 5-9
triggers 5-8
port to attachment lines 5-17
port to control processor lines 5-16

channel decode, 3262 15-24	compare logical characters (CLC), MSP 3-40	control processor (continued)	control storage initial program load	0
channel status register	compare logical immediate (CLI), MSP 3-39	I-fetch 2-28	CE diagnostics, diskette 2-15	data buffer (channel) 5-12
3262 15-19	compare velocity line, 62EH 7-39	instruction times 2-28	diagnostic sequence 2-17	data bus out parity error
5211 9-7	composite sync, 62EH 7-26	instructions 2-32	diskette timing (level 1) 2-18	data communications 12-53
channel transfer check, 62EH 7-65	configuration control register, MSP 3-54	add immediate (AI) 2-54	diskette timing (level 2) 2-21	disk
check status register	console check light 6-1	branch (B) 2-34	error history table 2-25	62EH 7-57
3262 15-21	control field, SDLC 12-6	branch and link (BAL) 2-36	error indications 2-24	62PC 13-71
5211 9-9	control load command	compare immediate (CI) 2-52	flowchart (level 1) 2-19	data communications 12-1
check switch 6-16	channel	hexadecimal branch (HBN, HBZ) 2-80	flowchart (level 2) 2-22	adapter controls 12-22
	immediate 5-26	hexadecimal move (SRL, SRLD, MZZ,	switch options 2-27	bit counter 12-24
check, interlock and forms lights 3262 15-55	storage 5-43	MZN) 2-82	control storage program check 2-119, 2-122	command decode 12-22
5211 9-31	data communications 12-40	I/O immediate 2-88	customer SSP from diskettes 2-13	interrupts 12-22
	disk	I/O storage 2-100,5-43	customer user program 2-5	NRZI 12-25
clock light 6-16	62EH 7-48	jump on condition (JC) 2-38	disk sequence 2-9	ones counter 12-23
clocks	62PC 13-60	jump on I/O condition 2-104, 5-52	disk timing 2-7	zero insertion 12-25
common adapter, 62PC 13-10	diskette	load immediate (LI) 2-50	display light sequence 2-7	binary synchronous communications 12-1
control processor 2-3	level 1 8-30	load register (L) 2-76	storage table 2-8	ASCII characters 12-5
main storage processor 3-4	level 2 14-28	logical/arithmetic 1 2-42	disk	EBCDIC characters 12-5
port 5-8	printer	logical/arithmetic 2 2-46	62EH 7-46	line control characters 12-5
clocks/increment printer, 3262 15-34	3262 15-42	mnemonic list of 2-30	62PC 13-56	
close contactor, 3262 15-55	5211 9-18	move local storage register	read operation, diskette level 2 14-26	message format 12-2 operations 12-26
close 25-Vdc contactor, 5211 9-31	work stations 11-18	(MVR) 2-78	switch 6-16	·
command bus in lines 5-18	control mode register, MSP 3-55	register control (WMPR, RMPR) 2-73	track counter, diskette level 1 8-47	commands, input/output
command bus out decode 5-15		routine listings 2-29	•	control load 12-40
command bus out 0-2 lines 5-17	control out powered line 5-17	set bits off 2-60	control storage layout 2-14	load 12-40
command error, 62PC 13-72	control panel (see operator panel)	set bits on 2-58	control storage SAR parity check 2-128	sense 12-46
command instructions, MSP 3-46	control processor 2-1 channel communications 4-6	storage (LC, LM, STC, STM) 2-63	controller interrupt controls 3262 15-21	communications adapter 12-18
commands, I/O		storage direct (L, ST) 2-76	5211 9-11	data flow 12-18
channel 5-25	checks	subtract immediate (SI) 2-54		functional units 12-19
common adapter, 62PC 13-65	during instruction execution 2-120	test mask (TM) 2-56	controller lines (attachment	diagnostics 12-54
data communications 12-40	during IPL 2-24	LSR stack addresses 6-5	controllers) 10-4	EIA/CCITT 12-59
disk	clock 2-3	MSP communication 4-6	controller mode register	error conditions 12-52
62EH 7-48	clocks 2-1	operations 2-5	3262 15-13	functional units 12-19
62PC 13-60	control of MSAR 2-67	·	5211 9-3	internal clock 12-58
diskette	data flow 2-2	IPL—CE diagnostics 2-15	controller status gate	interrupts and command decodes 12-22
level 1 8-26	default conditions 2-1	IPL-customer SSP from diskettes 2-13	3262 15-20	modems 12-60
level 2 14-28	error conditions 2-119		5211 9-8	digital data service 12-78
printer	error history table 2-25	IPL-customer user program 2-5	controller unit check	external 12-59
3262 15-40	functional units 2-108	parity checking 2-1	3262 15-50	types 12-17
5211 9-16	arithmetic and logic units 2-110	port lines 5-16	5211 9-26	1200 bps 12-60
work stations 11-16	control storage 2-109	control processor load function	cover open error, 72MD 14-55	2400 bps 12-66
common adapter, 62PC	local storage registers 2-113	(MPLF) 2-91, 2-99, 5-42	CSIPL cycle line 5-18	operations 12-26
commands 13-65	micro-operation register 2-109	control processor sense (MPS) 2-99, 5-42	CSY trigger line (channel) 5-16	BSC multipoint 12-35
file control block 13-20	processor condition register 2-114	control sense command	cycle steal 7-44, 13-20	BSC receive initial 12-29
interface 13-10	status 1 gate 2-117	channel 5-32	cycle steal overrun check error, 62EH 7-58	BSC receive initial delayed 12-29
parity check 13-74	status 2 gate 2-117	disk	cycle steal requests 4-1	BSC receive only 12-26
communications	storage address register 2-109	62EH 7-50	cyclic redundancy character shift	BSC transmit/receive 12-31
adapter 12-18	storage data register 2-114	62PC 13-62	register 8-48	BSC transmit/receive initial 12-30
display indicators 6-17	storage gate high/low 2-119	diskette	cyclic redundancy check, 62PC 13-73	BSC transmit/receive overlay 12-29
display switch 6-17	X-registers 2-109	level 1 8-40	cylinder mismatch, 72MD 14-50	BSC transparent 12-34
compare immediate (CI), CP 2-52	Y-registers 2-109	level 2 14-32		SDLC receive 12-37
		printer		SDLC transmit 12-36
		3262 15-44		

5211 9-20 control storage 2-109

data communications (continued)	data set (not) ready error 12-53	disk drive and attachment, 62 EH (continued)	disk drive and attachment, 62 EH (continued)	disk drive and attachment, 62 PC (continued)
synchronous data link control 12-6	data stream reject 9-26	control storage initial program	read circuits 7-26	data protection 13-7
commands 12-8	3262 15-50	load 7-46	recalibrate operation 7-35	data recording 13-6
control field 12-7	5211 9-26	cycle steal 7-44	seek operation 7-38	dedicated servo 13-36
frame 12-6	data tracks, disk	from the control processor 7-44	servo clock 7-32	diagnostic operations 13-19
receive operation 12-37	62EH 7-5	to the control processor 7-45	spindle 7-3	disk drive interface 13-11
responses 12-8	62PC 13-3	data flow 7-12	subframe 7-2	enclosure and spindle brake 13-1
transmit operation 12-36	data transfer check	data recording 7-8	track following principles 7-30	error conditions 13-70
system level interface 12-26	3262 15-50	enclosure 7-2	transducer 7-3	adapter check 13-71
input/output block 12-26	5211 9-26	error conditions 7-56	write circuits 7-22	any error 13-73
queue 12-26	data unsafe error, disk	channel transfer check 7-65	write safety 7-5	brake applied 13-72
wrap test	62EH 7-70	cycle steal overrun check 7-58	disk speed 7-5	CA data bus parity check 13-71
interface wrap 12-54	62PC 13-72	cyclic redundancy check 7-61	file ready 7-5	channel interface parity
1200 bps modem 12-65	decimal correct, MSP 3-52	data bus out parity check 7-57	power on 7-5	check 13-75
data control instructions (MSP) 3-26	default conditions, CP 2-1	data unsafe condition 7-70	disk drive and attachment, 62PC 13-1	channel overrun check 13-71
data count field 12-12	default selection 2-1	interrupt time-out check 7-69	access operations 13-42	command error 13-72
data cyclic redundancy check 14-49	demodulation theory, 2400 bps modem	not valid seek address 7-63	performing the operation 13-44	common adapter parity check 13-74
data flow	destination address field, SNA 12-12	off track check 7-67	starting the operation 13-42	cyclic redundancy check 13-73
channel 5-1	diagnostic sequence, diskette 2-17	phase lock oscillator out of	actuator 13-1	data unsafe 13-72
communications adapter 12-18	diagnostics, data communications 12-54	sync 7-68	lock 13-1	disk drive not attached 13-76
control processor 2-1	digital data service adapter 12-78	sector check 7-62	movement 13-34	disk not ready 13-72
disk	character flow 12-80	sector sync check 7-66	addressing 13-4	inbound interface error 13-71
62EH 7-12	interface lines 12-81	serializer/deserializer parity	brake 13-1	missing sector pulse 13-76
62PC 13-8	line control characters 12-78	check 7-60	card gate 13-2	no record found 13-76
diskette	idle 12-78	write check 7-64	_	·
level 1 8-11	out of service character 12-79		circuit locations 13-2 command bus in 13-58	not valid command parameters 13-70
level 2 14-16	zero suppression 12-79	write data echo check 7-56		parallel DBO parity check 13-71
		format 7-5	commands, common adapter 13-65	seek incomplete 13-72
main storage processor 3-6	transmission rates 12-78	data tracks 7-5	commands, input/output 13-60	tag parity check 13-71
printer	transmission signal 12-78	guard band 7-8	control load 13-60	time-out error 13-76
3262 15-10, 15-11	direct lines—control	landing zone 7-8	control sense 13-62	track unavailable 13-72
5211 9-2	processor/attachments 5-18	sector format 7-6	jump on I/O condition 13-64	write gate return check 13-75
system 2-2	disk block processor clock line 5-18	servo tracks 7-8	load 13-60	62PC interface error 13-76
work station 11-2	disk burst mode gated line 5-17	grounding 7-2	sense 13-62	format 13-3
data head	disk drive and attachment, 62EH 7-1	head alignment 7-11	sense interrupt level status	cylinders 13-3
disk	actuator 7-4	input/output and sense lines 7-75	byte 13-63	data tracks 13-3
62EH 7-11	lock 7-3	jump on I/O conditions 7-71	common adapter commands 13-65	guard band 13-3
62PC 13-3	movement 7-9	motor 7-4	common adapter file control block 13-20	landing zone 13-3
diskette	position indicator 7-4	operations 7-13	loading the common adapter file control	sectors 13-4
level 1 8-4, 8-8	addressing 7-7	read data 7-18	block 13-24	servo tracks 13-3
level 2 14-12	brake 7-4	read diagnostic 7-18	sensing the common adapter file control	grounding 13-1
data latch, 62EH 7-26	circuit locations 7-4	read identification 7-15	block 13-24	head selecting 13-47
data parity check	command bus in 7-47	read verify 7-18	common adapter interface 13-10	input/output lines 13-78
3262 15-50	commands, input/output 7-48	scan read data equal 7-20	control storage initial program	interrupts 13-28
5211 9-26	control load 7-48	scan read data high or equal 7-20	load 13-56	motor 13-1
data protection, 62PC 13-7	control sense 7-50	scan read data low or equal 7-20	cycle steal 13-30	operation sequence 13-12
data recording, disk	jump on I/O condition 7-54	write data 7-16	for a read 13-33	operations 13-12
62EH 7-8	load 7-48	write identification 7-14	for a write 13-32	read data 13-15
62PC 13-6	sense 7-50	phase lock oscillator 7-34	data flow 13-8	read diagnostic 13-15
data separator, diskette level 1 8-46	sense interrupt level status	power on and power off 7-42		read ID 13-14
	byte 7-52	power on and seek home 7-43		read verify 13-15
				scan equal 13-18
				scan high or equal 13-18
	· · · · · · · · · · · · · · · · · · ·			scan low or equal 13-18
				write data 13-17

sk drive and attachment, 62 PC (continued)	diskette drive and attachment, level	diskette drive and attachment, level	diskette drive and attachment, level	diskette not ready error
power on and power off 13-7	1 (continued)	2 (continued)	2 (continued)	level 1 8-50
power sequence 13-54	frequency modulation read and write	diskette 1 format 14-14	DBI assembler 14-47	level 2 14-51
read data flow 13-11	circuits, 33FD 8-4	diskette 2D format 14-15	ID buffer 14-44	diskette running too fast error 8-50
read waveshapes 13-52	functional units 8-46	error conditions 14-48	index counter 14-37	diskette 1
reading and writing data 13-6, 13-47	control storage initial program load	autoloader command reject 14-54	interrupt level 4 request 14-47	level 1 8-5
sample servo 13-39	track counter 8-47	autoloader error 14-54	Op decode 14-47	level 2 14-14
waveshapes 13-40	cyclic redundancy character shift	autoloader motion check 14-54	read/write clock 14-39	diskette 2D
seek calibrate operation 13-44	register 8-48	buffer overrun 14-52	ready counter 14-38	level 1 8-9
seek waveshapes 13-46	data separator 8-46	buffer underrun 14-52	sector sequence control 14-45	level 2 14-15
servo tracks and servo track	index counter 8-46	carriage bed failure 14-55	seek control 14-47	display/data switches 6-16
follow 13-34	interrupt requests 8-49	cover open 14-55	track sequence control 14-45	display light sequence-initial program
system I/O channel interface 13-10	read bit ring 8-47	cylinder mismatch 14-50	write trigger 14-40	load 2-7
write data flow 13-11	read clock 8-47	data cyclic redundancy check 14-49	500-kilohertz oscillator 14-47	display power check switch 6-17
write waveshapes 13-50	ready counter 8-47	diskette not ready 14-51	input/output lines 14-56	display storage 6-10
sk drive not attached 13-76	write bit ring 8-47	failure to eject 14-55	modified frequency modulation read and	drive counter, 3262 15-15
sk not ready 13-72	write clock 8-47	failure to pick 14-55	write circuits 14-13	
sk ready, 62EH 7-37	modified frequency modulation read/write	fast check 14-51	operations 14-17	
sk strobe line 5-17	circuits, 53FD 8-8	ID not found 14-52	autoloader 14-27	
skette drive and attachment, level 1 8-1	operations 8-12	missing data address 14-49	CSIPL read 14-26	
bit cells	find sector ID 8-20	missing erase current 14-52	find sector identification 14-23	
33FD 8-4	read 8-14	no op condition 14-50	read 14-19	(3
53FD 8-8	seek 8-12	not valid command check 14-54	seek 14-17	EBCDIC characters, BSC 12-5
commands 8-26	write 8-18	not valid control record check 14-51	write 14-21	echo, 3262 15-17
control load 8-30	write sector ID 8-24	operation out of sequence 14-55	write sector identification 14-24	edit (ED) MSP instruction 3-30
control sense 8-40	33FD diskette drive 8-2	parity check 14-54	write verify 14-22	EIA/CCITT 12-59
jump on I/O 8-44	carriage assembly 8-2	picker failure 14-55	33FD diskette drive 14-2	line adapter 12-59
load 8-26	drive assembly 8-2	time-out check 14-54	carriage assembly 14-2	wrap 12-54
search for address mark byte 8-38	leadscrew 8-2	unexpected erase current	drive assembly 14-2	enable interrupt line 4-6
seek to next track 8-37	operation 8-3	present 14-52	leadscrew 14-2	end of forms error
sense 8-28	read or write 8-3	window magnet failure 14-54	operation 14-3	3262 15-50
sense interrupt level status	seek 8-3	write/erase current present 14-55	read or write 14-3	5211 9-26
byte 8-43	stepper motor 8-2	write error 14-51	seek 14-3	end of forms line
write address mark byte 8-32	timing sequence 8-3	write verify mismatch 14-51	stepper motor 14-2	3262 15-55
write byte 8-32	53FD diskette drive 8-6	frequency modulation read and write	timing sequence 14-3	5211 9-31
write cyclic redundancy character	drive assembly 8-6	circuits 14-12	diskette drive and attachment, level	erase unsafe error 8-52
byte 8-35	operation 8-7	functional units 14-37	2 (continued)	error conditions
write data trigger 8-34	read or write 8-7	address mark detection 14-42	53FD diskette drive 14-4	channel 5-56
data flow 8-11	seek 8-7	autoloader control 14-47	drive assembly 14-4	control processor 2-120
diskette 1 format, 33FD 8-5	stepper drive 8-6	bit ring 14-42	operation 14-5	data communications 12-52
diskette 2D format, 53FD 8-9	timing sequence 8-7	byte counter 14-46	read or write 14-5	disk
error conditions 8-50	diskette drive and attachment, level 2 14-1	CBI assembler 14-47	seek 14-5	62EH 7-56
diskette not ready 8-50	commands 14-28	control storage initial program load	stepper motor 14-4	62PC 13-70
diskette running too fast 8-50	control load 14-28	track counter 14-38	timing sequence 14-5	diskette
erase unsafe 8-52	control sense 14-32	CSIPL autoloader sequence 14-38	72MD diskette magazine drive 14-6	level 1 8-50
missing erase current 8-52	jump on I/O condition 14-34	cycle steal control 14-46	autoloader operation 14-10	level 2 14-48
missing record 8-52	load 14-28	cyclic redundancy character shift	carriage bed 14-6	IPL 2-24
read overrun 8-50	sense 14-32	register 14-43	data head and carriage assembly 14-7	printer
write overrun 8-51	sense interrupt level status	data buffer 14-45	diskette drive mechanism 14-7	3262 15-50
write parity check 8-51	byte 14-36	data separator 14-37	drive operation 14-11	5211 9-26
	data flow 14-16		picker mechanism 14-6	work stations 11-24
			read or write 14-11	
			stepper motors 14-8	

error conditions (continued)	functional units	0	internal clock feature 12-58	jump on I/O condition command
error history table	channel, port card 5-6		interrupt controls	channel 5-52
control processor 2-25	control processor 2-106	I-fetch 2-28	3262 15-21	disk
main storage processor 2-25	data communications 12-19	I/O control load 2-94, 5-26	5211 9-11	62EH 7-54
error indicators (CP) 2-24	diskette	I/O control sense 2-96, 5-32	interrupt/cycle steal indicators 5-16	62PC 13-64
expedited flow indicator 12-12	level 1 8-46	I/O immediate instruction	interrupt/cycle steal priority control for	diskette
	level 2 14-37	channel 5-26	LSRs 5-14	level 1 8-44
	main storage processor 3-50	control processor 2-88	interrupt request to run latch line 5-16	level 2 14-34
	printer	I/O instruction line 5-16	interrupt requests 8-49	printer
	3262 15-12	I/O load 2-94, 5-26	interrupt time-out check error 7-69	3262 15-48
	5211 9-3	1/O sense 2-96, 5-32	interrupts 4-1	5211 9-24
A	work stations 11-3	I/O service request line 5-16	delayed action interrupts 4-1	work stations 11-22
failure to eject 14-55	Work Stations 11-3	I/O storage instruction	immediate action interrupts 4-1	jump on I/O condition, channel 5-52
failure to eject 14-55		channel 5-43	interrupt levels 4-3	jump on I/O conditions 7-71
fast check 14-51		control processor 2-100	local storage register stack 4-2	jump on 1/O conditions 7-71
fast sync 7-26		ID not found 14-52	interrupts and command decode 12-22	
file not ready condition, 62EH 7-5		idle characters, DDSA 12-78	interrupts, 62PC 13-28	
find sector ID operation 8-20		immediate power off (IPO) switch	invalid ASCII character error 12-53	
fire tier, 3262	G	(5340) 6-1		
check 15-50	general-purpose registers 10-3	impression control singleshot	invalid frame error 12-53 invalid IOB	
circuits 15-16	grounding	3262 15-54	3262 15-50	lian atatus variatas 2262 IE 22
gate 15-22	62EH 7-1	5211 9-30	5211 9-26	key status register, 3262 15-23
lines 15-52	62PC 13-1	inbound interface error 13-71	invalid SCS command	
	guard band	increment, 3262 15-35		
fire tier, 5211	62EH 7-8, 7-11	incrementer or decrementer, MSP 3-51	3262 15-50	
check 9-26	62PC 13-3	index counter	5211 9-26	
circuits 9-6		level 1 8-46	invalid SCS parameter	
gate 9-10		level 2 14-37	3262 15-50	0
lines 9-28		indicator register	5211 9-26	lamp test line 5-16
flags, SDLC 12-6	•	3262 15-19	IPL-CE diagnostics 2-15	lamp test switch 6-16
force clock switch 6-16		5211 9-7	diskette CSIPL diagnostic sequence 2-17	landing zone
form feed command	U	information field, SDLC 12-6	diskette or CE diskette operation 2-17	62EH 7-8
3262 15-37	hammer count register, 3262 15-28	information transfer format, SDLC 12-7	load 1 2-15	62PC 13-3
5211 9-13	hammer echo check	initial program load 2-5	load 2 2-15	line control characters, BSC 12-5
format command	3262 15-50	input bus lines 7-75	load 3 2-16	link register (attachment
3262 15-37 5311 0 13	5211 9-26	input/output and sense lines 7-75	load 4 2-16	controllers) 10-3
5211 9-13	hammer echo check and counter, 5211 9-5	input/output block, data	IPL—customer user programs 2-5	load address (LA), MSP 3-38
format identification field 12-12	hammer sample and hammer echo return	communications 12-26	IPL-reload customer SSP 2-13	load command
forms jam	3262 15-53	input/output lines	IPL disk sequence 2-9	channel
3262 15-50	5211 9-29	disk, 62PC 13-78	IPL disk timing 2-11	immediate 5-26
5211 9-26	hardware address and data bus, 3262 15-32	diskette, level 2 14-56	IPL sequence 2-9	storage 5-43
forms pulse	hardware on or single step, 3262 15-27	printer		data communications 12-40
3262 15-55	head and carriage assembly	3262 15-52		disk
5211 9-31	level 1 8-2, 8-6	5211 9-28		62EH 7-48
frame check error 12-53	level 2 14-2, 14-4, 14-6	work stations 11-30		62PC 13-60
frame check field 12-6	hexadecimal branch (HBN, HBZ)	insert and test characters (ITC), MSP 3-32		diskette
frame, SDI ₂ C 12-6	instructions 2-76	instruction address register 10-3		level 1 8-26
frequency modulation read/write 8-4	hexadecimal move (SRL, SRLD, MZZ, MZN)	instruction formats, MSP 3-6	jump on condition (JC)	level 2 14-28
	instructions 2-78	instruction times, control	CP 2-38	printer
	home	processor 2-28	MSP 3-48	3262 15-40
•	3262 15-54	interface clock times 5-18	jump on I/O condition (JIO), CP 2-104	5211 9-16
	5211 9-30	interface modeme 12-17		work stations 11-16

load from control storage (LC), CP 2-63	main storage processor (continued)	main storage processor (continued)	modulation theory, 2400 bps modem 12-68	not valid command parameters 13-76
load from main storage (LM), CP 2-63, 2-70	subtract logical characters	edit (ED) 3-30	MOR parity check generation 2-124	not valid control record check 14-51
load immediate (LI), CP 2-52	(SLC) 3-22	insert and test characters (ITC) 3-32	motor	not valid seek address error 7-63
load main storage processor register	subtract zoned decimal (SZ) 3-16	jump on condition (JC) 3-46	62EH 7-4	NRZI encoding, SDLC 12-25
(WMPR), CP 2-73	supervisor call (SVC) 3-47	test bits off masked (TBF) 3-42	62PC 13-1	
load program mode register (LPMR), MSP 3-45	check bits 1 and 2 2-129	test bits on masked (TBN) 3-42	move characters (MVC), MSP 3-28	
load register (L), MSP 3-37	data flow and clocks 3-2	zero and add zoned (ZAZ) 3-12	move hexadecimal character (MVX), MSP 3-26	
load switch/light (5340) 6-1	clocks 3-4	lines and gating control 3-11	move local storage register (MVR), CP 2-78	
local storage registers	instruction execution time 3-5	operations 3-6	move logical immediate (MVI), MSP 3-34	_
control processor 2-113	instruction fetch time 3-4	processor check 2-24	move zone to numeric (MZN) 2-82	•
main storage processor 3-52	oscillator 3-4	set interrupt level 5 4-7	move zone to zone (MZZ) 2-82	off track check error 7-67
logical/arithmetic 1 instruction, CP 2-42	parity checking and generation 3-2	mapping field, SNA 12-12	MPLF (control processor load	ones counter, SDLC 12-23
logical/arithmetic 2 instruction, CP 2-46	determining instruction format 3-6	message format, BSC 12-2	function 5-42	operation out of sequence 14-55
logical instructions (MSP) 3-39	direct addressing 3-10	micro-operation register, CP 2-109	MPLF (control processor load	operation register
	error conditions 3-56	microinterrupt request lines 5-18	function) 2-99	attachment controllers 10-3
	error history table 2-25	missing data address 14-49	MPS (control processor	main storage processor 3-51
	functional units 3-50	missing erase current error	sense) 2-91, 2-99, 5-42	operations
	address compare register 3-54	level 1 8-52	MPXPO bus out lines 5-17	channel 5-19
	address translation registers 3-55	level 2 14-52	MPXPO data in lines 5-18	control processor 2-5
W	ALU (arithmetic and logic unit) 3-51	missing record 8-52	MSP bus line control 2-68	data communications 12-26
machine check interrupt and processor	backup mode register 3-54	missing sector pulse 13-76	MSP check bits 1 and 2 2-129	disk
check generator 2-120	configuration control register 3-54	mnemonics, control processor	MSP hardware checks 2-121	62EH 7-13
machine check interrupt line 5-16	control mode register 3-55	instructions 2-30	MSP instruction formats 3-6	62PC 13-12
machine errors	data flow diagram 3-50	mode selector switch 6-2	MSP running light 6-2	diskette
processor check errors 2-24	decimal correct 3-52	modems	multidevice response line 5-18	level 1 8-12
wrap test errors 2-24	incrementer or decrementer 3-51	digital data service adapter 12-78	multipoint network 12-1	level 2 14-17
main storage 3-51	local storage registers 3-52	1200 bps integrated modem 12-60	multipoint operation, BSC 12-35	main storage processor 3-6
main storage access by control	main storage 3-51	automatic answer test 12-65		printer
processor 2-66	main storage address register 3-51	automatic answering 12-64		3262 15-37
main storage address register 3-51	operation register 3-51	line plate for public switched		5211 9-13
main storage initial program load	program mode register 3-55	network 12-66		work stations 11-12
(MSIPL) 2-6	program status register 3-53	nonswitched network interface 12-60		operator panel 6-1
main storage layout 2-14	Q-backup register 3-51	normal data flow test 12-65	N	origin address field, SNA 12-12
main storage processor 3-1	Q-register 3-39	receive operations 12-64	networks, data communications 12-1	out of service, DDSA 12-79
address decoding (second level) 2-69	status byte registers 3-54	switched network interface 12-62	new channel check line 5-16	output bus lines 7-75
address translation 3-11	X-registers 3-51	transmit operations 12-64	new line command 9-13	overrun circuit description 7-58
address translation logical	Y-register 3-51	wrap test 12-65	no op condition 14-50	
circuit 3-11	hardware checks 2-121	2400 bps integrated modem 12-66	no record found 13-76	
addressing 3-10	I-fetch operation 3-8	automatic answering 12-74	nonsequenced format, SDLC 12-7	
area number and address table 3-10	indexing 3-10	demodulation theory 12-69	normal data flow test, 1200 bps	
bus line control 2-68	instruction execution 3-12	jumpers 12-77	modem 12-65	
load address (LA) 3-38	instruction fetch operation 3-8	modulation theory 12-68	not powered on	
load program mode register (LPMR) 3-47	instruction list 3-7	operation 12-66	3262 15-50	parallel DBO parity check 13-71
load register (L) 3-37	instructions	receive data flow 12-72	5211 9-26	parity check 14-54
move characters (MVC) 3-28	add logical characters (ALC) 3-21	switched network 12-74	not print time	parity checking, control processor 2-1
move hexadecimal character (MVX) 3-26	add to register (A) 3-24	switched network backup 12-76	3262 15-53	path information unit, SNA 12-11
move logical immediate (MVI) 3-34	add zoned decimal (AZ) 3-15	transmit data flow 12-70	5211 9-29	phase A line 5-16
set bits off masked (SBF) 3-35	branch on condition (BC) 3-44	unclamp demodulation circuits 12-72	not ready check	phase lock oscillator 7-34
set bits on masked (SBN) 3-35	compare logical characters (CLC) 3-40	wrap connections 12-76	3262 15-50	phase lock oscillator out of sync
store register (ST) 3-36	compare logical immediate (CLI) 3-39	modified frequency modulation read/write	5211 9-26	error 7-68
		level 1 8-8	not valid command check 14-54	

level 2 14-13

picker failure = 14-55	processor condition register	read/write controls, frequency modulation	seek operation	servo clock 7-32
point-to-point networks 12-1	attachment controllers 10-3	level 1 8-4	disk	servo track follow
port	control processor 2-124	level 2 14-12	62EH 7-9, 7-38	62EH 7-10
check byte 5-59	printer	reading data bits	62PC 13-44	62PC 13-34
checks (channel checks) 5-59	3262 15-13	62EH 7-9	diskette	servo tracks
checks register 5-14	5211 9-4	62PC 13-6, 13-47	level 1 8-12	62EH 7-8
clocks 5-8	processor errors 2-120	ready counter 8-47	level 2 14-17	62PC 13-34
decodes 5-14	processor interrupt lights 6-16	ready key and ready light, 3262 15-55	seek to next track 8-37	session control request units, SNA 12-19
error byte (CE byte 1) 6-13	program mode register 3-55	ready switch and ready light, 5211 9-31	seek waveshapes	set bits off (SBF), CP 2-60
parity 5-7	program status register 3-53	recalibrate operation 7-9, 7-35	62EH 7-41	set bits off masked (SBF), MSP 3-35
register 5-13		receive operations	62PC 13-46	set bits on (SBN), CP 2-58
to attachment lines 5-17		BSC 12-26	sense command	set bits on masked (SBN), MSP 3-35
to control processor lines 5-16		SDLC 12-37	channel	shift right logical (SRL) 2-82
power check light (5340) 6-1		receive time-out error 12-53	immediate 5-32	shift right logical double (SRLD) 2-82
power complete and power check, 5211 9-31		receiver, 2400 bps modem 12-66	storage 5-43	SNA (see systems network architecture)
power complete, 3262 15-55		register control, CP 2-73	data communications 12-46	SNA/SDLC buffer 12-11
power control register 9-3	Q-backup register 3-51	register load clocks, 3262 15-24	disk	spindle 7-4
3262 15-12	Q-register 3-51	request/response, SNA	62EH 7-50	standardized data latch 7-26
5211 9-3		header 12-15	62PC 13-62	start switch 6-2
power fault display switches 6-17		unit 12-15	diskette	state decode, 3262 15-30
power light (5340) 6-1		reset switch 6-16	level 1 8-28	state register, 3262 15-31
power on and power off		ribbon check	level 2 14-32	state sequencer, 3262 15-2
62EH 7-42		3262 15-50, 15-55	printer	station address, SDLC 12-6
62PC 13-7	R	5211 9-26, 9-31	3262 15-44	status byte register 3-52
power on reset	random access memory 10-3	RMPR (sense main storage processor	5211 9-20	status 1 gate 2-117
3262 15-55	read bit ring 8-47	register 2-73	work stations 11-20	status 2 gate 2-118
5211 9-31	read circuits 7-26	routine printout 2-29	sense interrupt level status byte command	stop light 6-2
power on reset line 5-18	read clock 8-47		channel 5-38	stop switch 6-2
power on, 62EH 7-5	read clock and divide-by-two counter 7-26		control processor 2-98	storage
power sequence, 62PC 13-54	read clock sync 7-26		disk	clocks 2-4
power switch (5340) 6-1	read data 7-8		62EH 7-52	cycle function for 33FD CSIPL 2-39
print data register, 5211 9-6	read data operation		62PC 13-63	cycle request line 5-16
print data register, 3211 3-0 print position register, 3262 15-28	62EH 7-18	6	diskette	data register 2-114
print subscans	62PC 13-15	sample servo, 62PC 13-39	level 1 8-43	direct instructions 2-76
3262 15-54	read diagnostic operation	waveshapes 13-40	level 2 14-36	function 2-4
5211 9-30	62EH 7-18	scan high or equal 13-18	printer	gate high/low 2-119
printer attachment	62PC 13-15	scan hit condition 7-73	3262 15-46	gate high/low parity check
•	read from control storage high 2-100, 5-43	scan low or equal 13-18	5211 9-22	generation 2-125
3262 (see 3262 printer attachment)	read from control storage low 2-100, 5-43	scan read data low or equal	work stations 11-23	instructions 2-63
5211 (see 5211 printer attachment)	read from main storage 2-100, 5-43	operation 7-20	sense lines used with MAPs 7-76	select switch 6-16
printer busy 3262 15-55	read identification operation	SDLC (see synchronous data link control)	sense main storage processor	storage access timings 2-4
5211 9-31	62EH 7-15	SDR parity check generation 2-123	register 2-73	storage address register
	62PC 13-14	• • •	sequence number field, SNA 12-12	attachment controllers 10-3
printer data register, 3262 15-36		search for address mark byte 8-38 sector check error 7-62		
printer power on, 3262 15-25	read operation		serializer/deserializer parity check	control processor 2-109
proc interrupt 1, 2, 4 lines 5-16	level 1 8-14	sector format	error 7-60	storage select lines 10-4
processing unit error byte 2-120, 6-13	level 2 14-19	62EH 7-6	service in line 5-18	storage select/write, 3262 15-26
processor check	read overrun error 8-50	62PC 13-4	service out powered line 5-17	store register (ST), MSP 3-36
errors 2-24	read waveshapes	sector hit 7-72	service request line generation 4-8	store to control storage (STC) CP 2-65
halt 5-62	62EH 7-15	sector sync check error 7-66		store to main storage (STM) CP 2-71
light 6-1	62PC 13-52	seek incomplete 13-72		•

			· · · · · · · · · · · · · · · · · · ·	
strobe and data parity check	systems network architecture 12-10	transmit operations	work station attachment (continued)	write/erase current present 14-55
3262 15-53	basic information unit 12-11	BSC 12-30	serial parity check 11-28	write to control storage high
5211 9-29	basic link unit 12-11	SDLC 12-36	work station controller check 11-28	(WTCH) 2-100, 5-43
strobe powered line 5-17	basic transmission unit 12-11	transmitter, 2400 bps modem 12-66	functional units 11-3	write to control storage low
subframe 7-2	data count field 12-12	transparent operations, BSC 12-34	channel interface 11-3	(WTCL) 2-100, 5-43
subscan bus register, 3262 15-29	destination address field 12-12	T4 through T6 line 5-16	controller interface 11-4	write to main storage (WTM) 2-100, 5-43
subtract immediate (SI), CP 2-54	expedited flow indicator 12-12		serial interface 11-5	writing 0-bits 7-8
subtract logical characters (SLC), MSP 3-22	format identification field 12-12		input/output lines 11-26	writing 1-bits 7-8
subtract zoned decimal (SZ), MSP 3-16	mapping field 12-12		operations 11-12	
supervisor call (SVC), MSP 3-48	origin address field 12-12		displaying a message 11-13	
supervisory format, SDLC 12-7	path information unit 12-11		receive 11-15	
switch status register, 5211 9-11	request/response header 12-15	0	transmit 11-14	
switched data bus out, 3262 15-33	request/response units 12-15	unexpected erase current present 14-52	serial interface to work stations 11-6	
switched network backup 12-76	sequence number field 12-12	unprintable character	bit synchronization 11-8	8
switches, CE panel (see CE panel)	session control request units 12-15	3262 15-50	data transmissions 11-6	X-registers, CP 2-109
switches, operator panel (see operator	SNA/SDLC buffer 12-11	5211 9-26	differential data 11-7	X-registers, MSP 3-51
panel)	transmission header 12-12		distorted data 11-7	
synchronization bits, SDLC 12-6	formats 12-13		frame synchronization 11-8	
synchronous data link control 12-6			line turnaround 11-8	
commands, primary station 12-8			phase encoded data 11-6	
frame format 12-6			predistorted data 11-7	
information transfer format 12-7		•	typical transmission sequences 11-8	8
nonsequenced format 12-7		velocity follow latch 7-39	wrap test 12-54	Y-register, MSP 3-51
receive operations 12-37			wrap test errors 2-24	Y-registers, CP 2-109
responses 12-8	T-7 line 5-16		wrap test, 1200 bps modem 12-65	
supervisory format 12-7	tag parity check 13-71		write	
transmit operations 12-36	test bits off masked (TBF), MSP 3-42		address mark byte command 8-32	
system	test bits on masked (TBN), MSP 3-42		bit ring 8-47	
bus in lines 5-16	test mask (TM), CP 2-56	®	byte command 8-32	
bus out lines 5-16	thermal check light 6-1	window magnet failure 14-54	check error 7-64	2
command register	thermal check 1, 3262 15-55	WMPR (load main storage processor	circuits 7-22	zero and add zoned (ZAZ), MSP 3-13
3262 15-12	thermal check 2, 3262 15-55	register) 2-73	clock 8-47	zero insertion, SDLC 12-25
5211 9-4	throat closed	work station attachment 11-1	CRC byte 8-35	zero suppression 12-79
components, locations 1-1	3262 15-55	base cycle steal 11-29	data 7-8	
data flow 1-2	5211 9-31	commands 11-16	data echo check error 7-56	
data register	throat open	control load 11-18	data operation	
3262 15-12	3262 15-50	jump on I/O 11-22	62EH 7-16	
5211 9-4	5211 9-26	load 11-16	62PC 13-17	
I/O channel interface 13-10	time-out conditions 5-61	sense 11-20	data trigger 8-34	1200 bps modem (see modems)
in use light 6-1	time-out error	sense interrupt level status	error 14-51	
instruction step 6-13	data communications 12-47	byte 11-23	gate return check, 62PC 13-75	
level interface, data	disk 13-76	error conditions 11-24	identification operation	
communications 12-26	diskette 14-54	channel DBO parity check 11-28	62EH 7-14	
reset line 5-16, 5-18	track follow principles 7-30	controller DBO/DBI parity check 11-27	62PC 13-16	
status gate	track unavailable 13-72	controller storage parity check 11-25	overrun error 8-51	
3262 15-20	transducer, 62EH 7-3	long time-out check 11-27	parity check 8-51	
5211 9-8	transfer error 5-60		safety 7-5	
	transfer error line 5-17		sector ID operation 8-24	
	transmission header, SNA 12-12		verify mismatch 14-51	
	format 12-13		waveshapes	
			62EH 7-23	
			62PC 13-50	

```
3262 printer attachment 15-1
  attachment cards 15-1
  circuit locations 15-1
  commands, I/O 15-40
     control load 15-42
     control sense 15-44
     jump on I/O 15-48
     load 15-40
     sense 15-44
     sense interrupt level status
      byte 15-46
  commands, output data stream 15-15
  controller card 15-1
  data flow
     T2 card 15-10
     U2 card 15-11
   error conditions 15-50
  functional units 15-12
  input/output lines 15-52
     control interface 15-54
     hammer interface 15-52
     operator panel interface 15-55
  interface 15-55
 operations 15-37
     as controlled by commands 15-37
     examples of 15-38
```

2400 bps modem (see modems)

5211 printer attachment (continued)
functional units 9-3
input/output lines 9-28
control interface 9-30
hammer interface 9-28
operator panel interface 9-31
interface 9-1
operations 9-13
as controlled by commands 9-13
examples of 9-14
53FD (see diskette)

62EH (see disk drive and attachment, 62EH)
62PC (see disk drive and attachment, 62PC)
62PC interface error 13-76

7 second time-out (control storage program

check) 2-119, 2-122

72MD (see diskette)

5211 printer attachment 9-1
attachment card 9-1
circuit locations 9-1
commands, I/O 9-16
control load 9-18
control sense 9-20
jump on I/O 9-24
load 9-16
sense 9-20
sense interrupt level status
byte 9-22
commands, output data stream 9-13
controller card 9-1
data flow 9-2

error conditions 9-26

33FD (see diskette)

This page intentionally left blank.

R	EADER'S COMMENT FORM			
Please use this form only to identify publication errors or request changes to pub support, requests for additional publications, etc, should be directed to your IBN			534	
Error in publication (typographical, illustration, and so on). No reply.		Inaccurate or misleading information in this publication. Please tell us		
Page Number Error		about it by using this postage-paid form. We will correct or clarify the publication, or tell you why a change is not being made, provided you include your name and address.		
	Page Number Comment		t T	
			eory D	
			iagra	
			5340 System Unit Theory Diagrams Manual	
			ual .	
			SYS	
			SY31-0458-3	
lote: All comments and suggestions become the property of IBM.	Name		် 	
No postage necessary if mailed in the U.S.A.				

READER'S COMMENT FORM

Please use this form only to identify publication errors or request changes to publications. Technical questions about IBM systems, changes in IBM programming support, requests for additional publications, etc, should be directed to your IBM representative or to the IBM branch office nearest your location.

Error in publication (typographical, illustration, and so on). No reply.

Page Number Error

rror

Inaccurate or misleading information in this publication. Please tell us about it by using this postage-paid form. We will correct or clarify the publication, or tell you why a change is not being made, provided you include your name and address.

Page Number Comment

Note: All comments and suggestions become the property of IBM.

Name		 		
Address	· · · · · · · · · · · · · · · · · · ·	 		

• No postage necessary if mailed in the U.S.A.

Fold

BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation General Systems Division Development Laboratory Publications, Dept. 245 Rochester, Minnesota 55901

FIRST CLASS PERMIT NO. 40 ARMONK, N.Y.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

General Systems Division Development Laboratory Publications, Dept. 245 Rochester, Minnesota 55901

FIRST CLASS PERMIT NO. 40 ARMONK, N.Y.

IBM Corporation

Fold

Fold

Fold

Fold

International Business Machines Corporation

General Systems Division 4111 Northside Parkway N.W. P.O. Box 2150 Atlanta, Georgia 30301 (U.S.A. only)

General Business Group/International 44 South Broadway White Plains, New York 10601 U.S.A. (International)

IBM

International Business Machines Corporation

General Systems Division 4111 Northside Parkway N.W. P.O. Box 2150 Atlanta, Georgia 30301 (U.S.A. only)

General Business Group/International 44 South Broadway White Plains, New York 10601 U.S.A. (International)



International Business Machines Corporation

General Systems Division 4111 Northside Parkway N.W. P.O. Box 2150 Atlanta, Georgia 30301 (U.S.A. only)

General Business Group/International 44 South Broadway White Plains, New York 10601 U.S.A. (International)

