A an		aganonya,pr∞ 12, pta 17 pagan '.
and inc. and data had add anima animatica anima an animatica anima animatica	DUDITOAT	
	PUBLICATIO	JN DRAW
Base form number:	SY31-0458	-
Title: System/ Manual	34 5340 System	Unit Theor
NOTE: All items fo	bliowing the last row of	fasterisks are
Change number	Form/TNL	Descripti
832742	SY31-0458	First r
832742M	SY31-0458	Second
832850	SY31-0458	Version
832964	SN31-6216	TNL to o
833024	SN31-6217	TNL to co
832999	SY31-0458-1	Major revi
834777	SY31-0458-2	Major revi
834807	SN31-6268	TNL to Se
834824	SY31-0458-3	Major rev
·		-
		•
1		

	Part number	4237866
	Date	Change number
ING	01 APRIL 79	834807
	25 JULY 79	834 <b>8</b> 24
		1
ny Diagnama		
ry Diagrams		
		•
to be shipped.	<b>i</b> i	
elease ***********************************	**************************************	***************************************
correct the firs	t 6 sections of	the manual
orrect the last 6 sect	ions of the manual	*******
ision of manual; Shi	o new version of ma	inual.
ision of manual; Ve	ersion 3	
ection 14 to support	the new style picker.	
vision of manual; <b>\</b>	/ersion 4	



.

VOL C MLM OVERVIEW



10	01.000	
· V	01-000	REFERENCE INFORMATION
	05-000	DOWED
	07-000	5211 PRINTER ATTACHMENT
	09-000	62FH DISK DOLVE
	10-000	62 PC DISK DRIVE
	11-000	WORK STATION ATTACHMENT
	13-000	CE PANEL
NCE	15-000	PROCESSING UNIT
INCE	21-000	OPERATOR PANEL
	23-000	33FD DISKETTE DRIVE
	25-000	53FD DISKETTE DRIVE
	27-000	72MD DISKETTE DRIVE
	31-000	DATA COMMUNICATIONS
	40-000	1255 MICR ATTACHMENT
	45-000	INSTALLATION INSTRUCTIONS
	80-000	ERROR INFORMATION INTRODUCTION
	81-000	MAIN STORAGE PROCESSOR
	82-000	CONTROL PROCESSOR
	84-000	DISKETTE
	85-000	LINE PRINTER
	86-000	WORK STATION CONTROLLER
	87-000	5251 DISPLAY STATION
11-11	88-000	5256 PRINTER
	89-000	DATA COMMUNICATIONS
	99-000	DIAGNOSTIC SERVICE GUIDE
		PARTS CATALOG

25 JUL7

-		and the second se			
R١	1	DRAWING T	ITLE		
٦	832902	VOL C MLM	OVERVIEW		
8	832999	MACH 534	0		
8	834777	PART NO.	4237998	an a	
9	834824	CLASSIFIC	ATION		النوي المعرمي الم
		JLC	01 DEC 77	1DM	CORP

		1.14	c
			З

SY31-0458-3

IBM System/34 5340 System Unit Theory Diagrams Manual



## Preface

This manual contains information about the operation of the IBM System/34. The manual is for the customer engineer who is troubleshooting a failure that the System/34 MAPs (maintenance analysis procedures) failed to isolate, or for one who wishes to improve his knowledge of System/34 operation. Each major system function is described in a separate section, as listed in the *Contents*.

Customer engineers using this manual are assumed to have been trained on System/34 as described in the *IBM System/34 Technical Service Letter*.

There are several CAUTION messages in this manual. You can use the blank lines below each message to translate the message into your own words.

Note: This manual follows the convention that *he* means *he* or she.

### **Related Publications**

- IBM System/34 5340 System Unit Maintenance Manual, SY31-0457
- IBM System/34 Control Storage Logic Manual, SY31-0562
- IBM System/34 Functions Reference Manual, SA21-9243
- IBM System/34 System Data Areas and Diagnostic Aids Handbook, LY21-0049
- IBM System/34 Program Products and Physical Setup, Installation and Modification Reference Manual, SC21-7689
- IBM System/34 System Support Program Logic Manual: System, LY21-0050
- IBM 5211 Printer Maintenance Information
- IBM 3262 Printer Maintenance Information

#### Fourth Edition (August 1979)

This is a major revision of, and obsoletes, SY31-0458-2 and Technical Newsletter SN31-6268. Because the changes and additions are extensive, this publication should be reviewed in its entirety.

Changes are periodically made to the information herein; before using this publication in connection with the operation of IBM systems, be sure you have the latest edition and any technical newsletters.

Use this publication only for the purposes stated in the Preface.

This publication could contain technical inaccuracies or typographical errors. Use the Reader's Comment Form at the back of this publication to make comments about this publication. If the form has been removed, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota, 55901. IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.



# Contents

LIST OF ABBREVIATIONS AND ACRONYMS .	ix
LEGEND	×iii
INTRODUCTION TO IBM SYSTEM/34	1-1
CONTROL PROCESSOR	2-1
DATA FLOW AND CLOCKS	2-1
Data Flow	2-1
Clocks	2-3
System	2-3
I/O Attachment and Controller	2-4
Storage	2-4
OPERATIONS	2-5
IPL-Customer User Programs	2-5
Control Storage Initial Program Load (CSIPL)	2-5
Main Storage Initial Program Load (MSIPL)	2-6
IPL Timing Sequence	2-7
Display Light Sequence (Byte 0)	2-7
Disk Operation	2-8
	2-9
62EH Disk Timing	2-11
62PC Disk Timing	2-12
IPL-Customer SSP from Diskettes	2-13
IPL-CE Diagnostics	2-15
Diskette CSIPL Diagnostic Sequence	2-17
Diskette Timing (Level 1 Attachment)	2-18
Attachment)	2-19
Diskette Timing (Level 2 Attachment)	2-21
2 Attachment)	2-22
Error Indications	2-24
CSIPL Switch Options	2-27
Instructions	2-28
Instruction Times	2-28
Sequence and Timing	2-28
Routine Printout	2-29
Mnemonic Listing	2-30
INSTRUCTION EXECUTION	2-32
Signals, Gating Lines, and Logical Functions for	
Timing Charts	2-32
Branch (B)	2-34
Branch (Stop Condition) (B)	2-35
Branch and Link (BAL)	2-36
Jump on Condition (JC)	2-38
Jump on Condition (Stop Condition) (JC)	2-40

Logical/Arithmetic 1 (XR, ZAR, OR, NCR, NR,	
OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-42
Condition Code for Logical Operations	2-42
Condition Code for Arithmetic Operations	2-42
Logical/Arithmetic Functions	2-43
Logical/Arithmetic 2 (XR, ZAR, OR, NCR, NR,	
OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-46
Condition Code for Logical Operations	2-46
Condition Code for Arithmetic Operations	2-46
Logical/Arithmetic Functions	2-47
Load Immediate (LI)	2-50
Compare Immediate (CI)	2-52
Subtract Immediate/Add Immediate (SI, AI)	2-54
Test Mask (TM)	2-56
Set Bits On (SBN)	2-58
Set Bits Off (SBF)	2-60
Storage (LC, LM, STC, STM)	2-63
Instruction List	2-63
Main Storage Access by Control	
Processor	2-66
Control Processor Control of MSAR	2-67
MSP Bus Line Control	2-68
Main Storage Address Decoding	2-69
Register Control (WMPR, RMPR)	2-73
Instruction List	2-73
Storage Direct (L. ST)	2-76
Move Local Storage Register (MVR)	2-78
Hexadecimal Branch (HBN, HBZ)	2-80
Hexadecimal Move (SRL, SRLD, MZZ, MZN)	2-82
I/O Immediate	2-88
I/O Load or I/O Control Load (IOL IOCI)	2-94
1/0 Sense or $1/0$ Control Sense (IOS IOCS)	2-96
Sense Interrupt Level Status Byte (SILSB)	2-98
Control Processor Load Function (MPLF)	2-99
Control Processor Sense (MPS)	2-99
I/O Storage (WTCL, WTCH, BDCL, BDCH	
WTM, RDM)	2-100
Instruction List	2-100
Jump on 1/0 Condition (JIO)	2-104
FUNCTIONAL UNITS	2-108
Control Storage	2-109
Storage Address Register	2-109
Micro-Operation Register	2-109
X-Registers and Y-Registers	2-109

Arithmetic and Logic Units	INSTRUCTIO
Arithmetic and Logic Unit Gates	Arithmetic Ins
Arithmetic and Logic Unit Parity Predict 2-111	Zero and A
Storage Data Register	Add Zoneo
Local Storage Registers	Subtract Z
Processor Condition Register	Recompler
Storage Gate High/Low	Add Logica
Status 1 Gate	Subtract L
Status 2 Gate	Add to Re
ERROR CONDITIONS	Data Control
Control Processor Checks	Move Hex
Processor Errors	Move Cha
Error Conditions (Second Level)	Edit (ED)
Machine Check Interrupt and Processor	Insert and
Check Generation 2-120	Move Logi
MSP Hardware Checks 2-121	Set Bits O
Control Processor Checks 2-122	Set Bits O
SDB Parity Check Generation 2-123	Store Regi
MOB Parity Check 2-124	Load Regi
Storage Gate High / I ow Parity Check	Load Addr
and Generation 2-125	
AllI Gate High Parity Check and	Compare I
Generation 2-126	Compare I
AllI Gate Low Parity Check and	Compare I
Generation 2 127	Test Bits (
Control Storage SAR Parity Chock 2, 129	Rest Dits (
MSP Check Bits 1 and 2	Branch on
	Command In
MAIN STORAGE PROCESSOR	Jump on u
DATA FLOW AND CLOCK	Load Prog
Data Flow	Supervisor
Parity Checking and Generation 3-2	FUNCTIONA
Clock 3-4	Main Storage
OPERATIONS 3-6	Main Storage
Instruction and Execution Cycles 3-6	Operation Re
Sequential Instruction Execution 3-6	Q-Backup Re
L/O Data Movement 3-6	
Instruction Formate 3-6	
Instruction Fetch Operation 3-8	
Direct Addressing	

CTION EXECUTION	3-12
ic Instructions	3-13
and Add Zoned (ZAZ)	3-13
Coned Decimal (AZ)	3-15
act Zoned Decimal (SZ)	3-16
nplement Cycle	3-18
ogical Characters (ALC)	3-21
act Logical Characters (SLC)	3-22
o Register (A)	3-24
ntrol Instructions	3-26
Hexadecimal Character (MVX)	3-26
Characters (MVC)	3-28
ED)	3-30
and Test Characters (ITC)	3-32
Logical Immediate (MVI)	3-34
its On Masked (SBN)	3-35
its Off Masked (SBF)	3-35
Register (ST)	3-36
Register (L)	3-37
Address (LA)	3-38
nstructions	3-39
are Logical Immediate (CLI)	3-39
bare Logical Characters (CLC)	3-40
Bits On Masked (TBN)	3-42
Bits Off Masked (TBF)	3-42
h on Condition (BC)	3-44
nd Instructions	3-46
on Condition (JC)	3-46
Program Mode Register (LPMR)	3-47
rvisor Call (SVC)	3-48
ONAL UNITS	3-50
	3-51
orage Address Register	3-51
on Register	3-51
up Register	3-51

	0 - 1
	3-51
	3-51
Y-Register	3-51
Arithmetic and Logic Unit	3-51
Arithmetic and Logic Unit Parity Predict	3-51
Incrementer or Decrementer	3-51
Decimal Correct	3-52
Local Storage Register	3-52
Program Status Register	3-53
Status Byte Registers	3-54
Status Byte 0 (Sense Only)	3-54
Status Byte 0 (Conde Only)	3-54
Status Dyte 7 (Load Offy)	3-54
	3-54
	3-54
Backup Mode Register	3-54
Configuration Control Register	3-54
Address Compare Register	3-54
Address Translation	3-55
Address Translation Registers	3-55
Program Mode Register	3-55
Control Mode Register	3-55
FRBOR CONDITIONS	3-56
Main Storage Processor Checks	3-56
	0 00
INTERDUCTO AND OVOLE OTEAL DEOLICOTO	
INTERRUPTS AND CYCLE STEAL REQUESTS	4-1
INTERRUPTS	. 4-1
Local Storage Register Stack	. 4-2
Local Storage Register Stack	. 4-2 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-3</li> <li>. 4-3</li> <li>. 4-3</li> <li>. 4-3</li> <li>. 4-3</li> </ul>
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	. 4-2 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3 . 4-3
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 5       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 5       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> <li>. 5-1</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 5       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         COMMUNICATION         COMMUNICATION         INTRODUCTION	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> <li>. 5-1</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 3         Interrupt Level 4       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> <li>. 5-1</li> <li>. 5-1</li> </ul>
Local Storage Register Stack	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-7</li> <li>. 5-1</li> <li>. 5-1</li> <li>. 5-2</li> </ul>
Local Storage Register Stack	<ul> <li>4-2</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-5</li> <li>4-6</li> <li>4-7</li> <li>5-1</li> <li>5-1</li> <li>5-2</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 5       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW         I/O Instructions         Processing Unit Storage Link to I/O	<ul> <li>4-2</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-4</li> <li>4-5</li> <li>4-6</li> <li>4-7</li> <li>5-1</li> <li>5-1</li> <li>5-2</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 5       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW         I/O Instructions         Processing Unit Storage Link to I/O         Attachments	<ul> <li>4-2</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-4</li> <li>4-5</li> <li>4-6</li> <li>4-7</li> <li>5-1</li> <li>5-1</li> <li>5-2</li> <li>5-2</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 3         Interrupt Level 4       Interrupt Level 5         Main Program Level Interrupt       Interrupt / Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW         I/O Instructions         Processing Unit Storage Link to I/O         Attachments         Control Processor Local Storage Register	<ul> <li>4-2</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-4</li> <li>4-5</li> <li>4-6</li> <li>4-7</li> <li>5-1</li> <li>5-1</li> <li>5-2</li> <li>5-2</li> </ul>
Local Storage Register Stack         Interrupt Levels         Interrupt Level 0         Interrupt Level 1–Disk and Diskette         Interrupt Level 1–Disk and Diskette         Interrupt Level 2–Communications and         Fixed Interval Timer         Interrupt Level 3         Interrupt Level 4         Interrupt Level 5         Main Program Level Interrupt         Interrupt/Cycle Steal Priority         Encode and LSR Selection         MSP Set Interrupt Level 5         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW         I/O Instructions         Processing Unit Storage Link to I/O         Attachments         Control Processor Local Storage Register         Link to I/O Attachments	<ul> <li>. 4-2</li> <li>. 4-3</li> <li>. 4-5</li> <li>. 4-6</li> <li>. 4-6</li> <li>. 4-7</li> <li>. 5-1</li> <li>. 5-1</li> <li>. 5-2</li> <li>. 5-2</li> <li>. 5-2</li> <li>. 5-2</li> <li>. 5-2</li> </ul>
Local Storage Register Stack       Interrupt Levels         Interrupt Level 0       Interrupt Level 0         Interrupt Level 1–Disk and Diskette       Interrupt Level 2–Communications and         Fixed Interval Timer       Interrupt Level 3         Interrupt Level 3       Interrupt Level 4         Interrupt Level 4       Interrupt Level 5         Main Program Level Interrupt       Interrupt/Cycle Steal Priority         Encode and LSR Selection       MSP Set Interrupt Level 5         MSP Set Interrupt Level 5       Selection         CONTROL PROCESSOR AND MAIN STORAGE         PROCESSOR COMMUNICATION         CONTROL PROCESSOR AND CHANNEL         COMMUNICATION         COMMUNICATION         INTRODUCTION         DATA FLOW         I/O Instructions         Processing Unit Storage Link to I/O         Attachments         Control Processor Local Storage Register         Link to I/O Attachments         Control Processor Jump on I/O Condition	<ul> <li>4-2</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-3</li> <li>4-4</li> <li>4-5</li> <li>4-6</li> <li>4-7</li> <li>5-1</li> <li>5-1</li> <li>5-2</li> <li>5-2</li> <li>5-2</li> <li>5-2</li> </ul>

PORT CARD	. 5-6
Port Parity	. 5-6
Port Clock	. 5-8
Generation of Port Clock Times	. 5-8
Generation of Port Triggers	. 5-8
Data Buffer	5-12
Port Register	5-13
Port Checks Register	5-14
Port Decodes	5-14
Interrunt/Cycle Steal Priority Control	••••
for I SBs	5-14
Command Rus Out Decode	5-15
	5-15
CONTROL PROCESSOR/PORT CONTROLS	5-16
Port to Control Processor Lines	5-16
System Bus In–Nine Lines	5-16
Storage Cycle Request–One Line	5-16
Advance Time-One Line	5-16
Block Processor Clock (BPC Tgr)-One Line .	5-16
Interrupt/Cycle Steal LSR Decode-Three	
Lines	5-16
CBI Bit 4 Gated–One Line	5-16
New Channel Check-One Line	5-16
Proc Interrupt 1, 2, 4-Three Lines	5-16
1/0 Service Bequest_One Line	5-16
Interrupt Request to Bun Latch-One Line	5-16
Control Processor to Port Lines	5-16
TA Through TS One Line	5-10
Sustem Bue Out Nine Line	5-10
System Bus Out-Nine Lines	5-10
	5-16
Phase A–One Line	5-16
Machine Check Interrupt-One Line	5-16
CSY Trigger–One Line	5-16
System Reset–One Line	5-16
T7–One Line	5-16
Lamp Test–One Line	5-16
PORT/ATTACHMENT CONTROLS	5-17
Port to Attachment Lines	5-17
MPXPO Bus Out-Nine Lines	5-17
Control Out Pwrd–One Line	5-17
Service Out Pwrd-One Line	5-17
Command Bus Out 0, 1, 2–Three Lines	5-17
Strobe Pwrd–One Line	5-17
Transfer Error-One Line	5-17
Disk Burst Mode Gated_One Line	5-17
Disk Strobe_One Line	5-17
	5-17
	5-17

Attachment to Port Lines	5-18	ERROR COND
MPXPO Data In-Nine Lines	5-18	Blast Condition
Service In–One Line	5-18	Blast Condit
Microinterrupt Request-Five Lines	5-18	Blast Condit
Multidevice Response-One Line	5-18	Not Zero
Base Cycle Steal Request-One Line		Blast Condit
(Per Device)	5-18	Wrong Dev
Disk/Dskt Block Processor Clock-One Line .	5-18	Port Checks .
Disk/Dskt (Load) BC Req–One Line	5-18	Check Gene
Command Bus In (Bits 0, 1, 2, 3, 4, 5)–Six		Transfer Erro
Lines	5-18	Time-out Co
Direct Lines–Control Processor/Attachments	5-18	Processor Che
Power On Reset–One Line	5-18	
System Reset–One Line	5-18	CONTROL PA
Control Storage Initial Program Load (CSIPL)		OPERATOR PA
Latch–One Line	5-18	Power Swite
CSIPL Cycle-One Line	5-18	Power Light
Interface Clock Times-Eight Lines	5-18	Load Switch
OPERATIONS	5-19	System In U
Burst Cycle Steal Mode	5-19	Power Chec
Disk Support Timing	5-19	Thermal Che
Disk Support Lines	5-19	Processor C
Burst Cycle Steal Mode (Operational		Console Che
	5-20	Immediate F
Base Cycle Steal Mode	5-22	CE PANEL .
Base Cycle Steal Mode (Operational		Start Switch
	5-22	NISP Runnir
	5-24	Stop Switch
	5-24	Stop Light
	5-25	
	5-20	COIFL and I
1/O Load Instruction	5-20	Proc Interru
	5 20	Addross /Da
	5-20	Clock Light
1/O Sense or 1/O Control Sense (IOS IOCS)	5-30	Eorce Clock
1/O Sense Instruction	5-32	Check Swite
1/O Sense (Big Picture)	5-33	CF Start Sw
I/O Sense (Detail)	5-36	Lamp Test S
Sense Interrupt Level Status Byte (SILSB)	5-38	Stor Sel (St
Sense Interrupt Level Status Byte (Big	0 00	Add Comp (
Picture)	5-38	Comm Dplv
Sense Interrupt Level Status Byte (Detail)	5-40	Switch
Control Processor Load Function (MPLF)	5-42	Dply Pwr Cł
Control Processor Sense (MPS)	5-42	Switch
I/O Storage (WTCL, WTCH, RDCL, RDCH,		Pwr Fault Dply
WTM, RDM)	5-43	Switches .
I/O Storage (Load–Big Picture)	5-44	
I/O Storage (Load–Detail)	5-46	
I/O Storage (Sense-Big Picture)	5-48	
I/O Storage (Sense–Detail)	5-50	
Jump on I/O Condition (JIO)	5-52	
Jump on I/O Condition (Big Picture)	5-52	
Jump on I/O Condition (Detail)	5-54	

OR CONDITIONS	. 5-56
Conditions	. 5-56
ast Condition Because of Time-out Check	. 5-56
last Condition Because Data Bus In Is	
Not Zero	. 5-57
last Condition Because of Assigning the	
Wrong Device	. 5-58
Checks	. 5-59
heck Generation	. 5-59
ransfer Error	5-60
me-out Conditions	. 5-61
essor Check Halt	. 5-62
ITROL PANELS	6-1
RATOR PANEL	6-1
ower Switch	6-1
ower Light	6-1
pad Switch/Light	6-1
vstem In Use Light	. 6-1
ower Check Light	6-1
hermal Check Light	. 6-1
rocessor Check Light	. 6-1
onsole Check Light	6-1
nmediate Power Off Switch	6-1
PANFI	6-2
tart Switch	6-2
ISP Bunning Light	6-2
ton Switch	6-2
top Light	6-2
Inde Selector Switch	6-2
SIPL and MSIPL Switches	6-16
roc Interrupt (Processor Interrupt) Lights	6-16
eset Switch	6-16
ddress/Data and Display/Data Switches	6-16
lock Light	. 0-10 6-16
arce Clock Switch	. 0-10 6-16
heck Switch	. 0-10 6-16
F Start Switch	6-16
amp Test Switch	6-16
tor Sel (Storage Select) Switch	6-16
dd Comp (Address Compare) Switch	. 0-10 6-17
omm Boly (Communications Display)	. 0-17
Switch	6-17
nly Pwr Chk (Display Power Check)	. 0-17
Switch	6-17
Fault Doly (Power Fault Display)	. 0-17
itches	6-17
	. 0-17

62EH DISK DRIVE AND ATTACHMENT			. 7-1
			. 7-1
62EH Disk Drive			. 7-1
Subframe			. 7-2
Grounding			. 7-2
Disk Enclosure			. 7-2
Disk Spindle			. 7-3
Transducer			. 7-3
Actuator Lock			. 7-3
Actuator			. 7-4
Actuator Position Indicator			. 7-4
Circuit Locations			. 7-4
Motor and Brake			. 7-4
Write Safety			. 7-5
Data Unsafe Conditions			. 7-5
File Ready			. 7-5
Disk Speed	·		. 7-5
Power On	•	•••	7-5
	•	• •	. , 0
	•	• •	7-5
Soster Format	•	• •	. 7-5
	•	• •	. 7-0
	·	• •	. /-/
	•	• •	. 7-0
	·	• •	. /-0
	·	• •	. 7 0
Data Recording	•	• •	7-0
Sook	•	• •	. 7-9
	•	• •	. 7-9
	·	•••	7 10
Servo Track Follow	•	• •	7 11
Missing Clark Bulas and Description	·	• •	7-11
Wissing Clock Pulse and Position Pulses	•	• •	7 11
	·	• •	7 11
	•	•••	7-11
	•	• •	7-12
			/-13
OPERATIONS	•	• •	7 4 4
OPERATIONS	•	 	7-14
OPERATIONS		  	7-14
OPERATIONS		  	7-14 7-15 7-16
OPERATIONS		· · · · · ·	7-14 7-15 7-16 7-18
OPERATIONS		· · · · · · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18
OPERATIONS		· · · · · · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18
OPERATIONS		· · · · · · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20
OPERATIONS		· · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20 7-20
OPERATIONS	· · · · · · · · ·	· · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20 7-20 7-20
OPERATIONS	· · · · ·	· · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20 7-20 7-20 7-20
OPERATIONS	· · · · · · · · · · ·	· · · · · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20 7-20 7-20 7-22 7-22
OPERATIONSWrite IdentificationRead IdentificationWrite DataRead DataRead DataRead DiagnosticRead VerifyScan Read Data EqualScan Read Data Low or EqualScan Read Data High or EqualWrite CircuitsWrite Waveshapes	· · · · · · · · · · · · · · · · · · ·	· ·	7-14 7-15 7-16 7-18 7-18 7-18 7-20 7-20 7-20 7-22 7-22 7-22 7-22
OPERATIONSWrite IdentificationRead IdentificationWrite DataWrite DataRead DataRead DiagnosticRead VerifyScan Read Data EqualScan Read Data Low or EqualScan Read Data High or EqualWrite CircuitsWrite WaveshapesRead Circuits	· · · · · · · · · · · · ·	· ·	7-14 7-15 7-16 7-18 7-18 7-20 7-20 7-20 7-22 7-22 7-22 7-23 7-26
OPERATIONS		· · · · · · · · · · · · · · · · · · ·	7-14 7-15 7-16 7-18 7-18 7-20 7-20 7-20 7-20 7-22 7-22 7-23 7-26 7-26

Track Follow Principles	7-30
Track Follow	7-30
Track Follow Waveshapes	7-31
Servo Clock	7-32
Servo Clock Waveshapes	7-33
Phase Lock Oscillator	7-34
Phase Lock Oscillator Synchronization	7-34
Recalibrate Operation	7-35
Disk Ready	7-37
Seek Operation	7-38
Seek	7-38
Actuator Feedback During Seek	7-39
Seek Waveshapes	7-41
Power On and Off	7-42
Power On and Seek Home	7-43
Cycle Steal	7-44
Cycle Steal from the Control Processor	7-44
Cycle Steal to the Control Processor	7-45
Control Storage Initial Program Load	7-46
Command Bus In	7-47
COMMANDS	7-48
I/O Load Command–I/O Control Load	
Command	7-48
1/0 Sense Command–1/0 Control Sense	
Command	7-50
Sense Interrupt Level Status Byte Command	7-52
lump on 1/0 Command	7-54
FRBOB CONDITIONS	7-56
Write Data Echo Check	7-56
DBO Parity Check	7-57
Cycle Steal Overrun Check	7-58
	7-58
SERDES Check	7-60
Cyclic Bodundancy Chock	7-61
Sector Check	7-67
Sector Check	7 62
Sector Check Circuit Description	7-02
	7-03
Channel Transfer Check	7 65
	7-00
	7-00
	7-07
	7-68
	7-69
	7-70
JUMP ON I/O CONDITIONS	/-/1
	7-72
	/-/3
INPUT/OUTPUT AND SENSE LINES	/-/5
Output Bus Lines	7-75
Input Bus Lines	7-75
Sense Lines Used with MAPs	/-76

33FD/53FD DISKETTE DRIVE AND		Missing Erase
ATTACHMENT (Level 1)	. 8-1	Erase Current
	. 8-1	ID Not Found
Diskette Addressing	. 8-1	Read Overrun
33FD Diskette Drive	. 8-2	Write Overrun
33FD Diskette Drive Assembly	. 8-2	Write Parity Cl
33FD Operating Sequences	. 8-3	
Frequency Modulation Read and Write Circuits	. 8-4	5211 PRINTE
Diskette 1 Format	. 8-5	INTRODUCTIO
53FD Diskette Drive	. 8-6	Circuit Loca
53FD Diskette Drive Assembly	. 8-6	Printer Inter
53FD Operating Sequences	. 8-7	DATA FLOW
Modified Frequency Modulation Read and		FUNCTIONAL
Write Circuits	. 8-8	OPERATIONS
Diskette 2D Format	. 8-9	Printer Comma
DATA FLOW	8-11	Example of Pri
OPERATIONS	8-12	Printing Op
Seek Operations	8-12	Spacing Op
Seek Data Flow	8-13	COMMANDS
Read Operation	8-14	I/O Load Com
Read Data Flow	8-17	I/O Control Lo
Write Operation	8-18	I/O Sense Co
Write Data Flow	8-19	Command .
Find Sector Identification Operation	8-20	Sense Interrup
Find Sector Identification Data Flow	8-23	Jump on I/O
Write Sector Identification Operation	8-24	ERROR COND
Write Sector Identification Data Flow	8-25	INPUT/OUTP
COMMANDS	8-26	Hammer Inter
I/O Load Command	8-26	Control Interfa
I/O Sense Command	8-28	Operator Pane
I/O Control Load Command	8-30	•
Write Byte or Write Address Mark Byte		ATTACHMEN
Command	8-32	INTRODUCTIO
Write Data Trigger	8-34	DATA FLOW
Write Cyclic Redundancy Character Byte		Data Flow
Command	8-35	Functional Uni
Seek to Next Track Command	8-37	CONTROLLER
Search for Address Mark Byte Command	8-38	Lines to the C
I/O Control Sense Command	8-40	Lines from the
Sense Interrupt Level Status Byte Command	8-43	Data Bus Line
Jump on I/O Command	8-44	Storage Selec
FUNCTIONAL UNITS	8-46	Storage Data
Data Separator	8-46	-
Index Counter	8-46	
Ready Counter	8-47	
Control Storage Initial Program Load Track		
Counter	8-47	
Write Clock and Write Bit Ring	8-47	
Read Clock and Read Bit Ring	8-47	
Cyclic Redundancy Character Shift Register	8-48	
Interrupt 1 and Interrupt 4 Requests	8-49	
ERROR CONDITIONS	8-50	
Fast Check	8-52	
Not Ready	8-52	

## ATTACHME

Current and Unexpected or				
t Present	•	•	•	8-53
(Missing Record)	•			8-53
Check	•		•	8-54
Check		•	•	5-54
heck	•	•	•	8-54
	•	·	·	. 9-1
UN	•	·	•	. 9-1
	·	•	•	. 9-1
	·	·	·	. 9-1
	·	·	•	. 9-2
. UNITS $.$ $.$ $.$ $.$ $.$ $.$ $.$ $.$ $.$ $.$	•	·	·	. 9-3
	·	·	·	9-13
ands	·	·	•	9-13
rint Operations	·	•	·	9-14
perations	•	·	·	9-15
perations	·	•	•	9-15
			•	9-16
nmand		•		9-16
oad Command				9-18
ommand–I/O Control Sense				
				9-20
pt Level Status Byte Command	b			9-22
Command				9-24
				9-26
				9-28
face Lines				9-28
ace lines	•			9-30
al Interface Lines	•	·	•	9-31
	·	•	•	0 01
NT CONTROLLERS				. 10-1
ON				10-1
AND FUNCTIONAL UNITS				10-2
		÷		10-2
nits		•		10-3
	•	•		10-4
	•	•	•	10-4
	•	·	•	10-4
	·	·	•	10-4
	•	•	•	10-4
	•	•	•	10-4
	•			10-5

.

WORK STATION ATTACHMENT	. 11-1
INTRODUCTION	11-1
DATA FLOW	11-2
FUNCTIONAL UNITS	11-3
Channel Interface	11-3
Controller Interface	11-4
Serial Interface	11-5
SERIAL INTERFACE TO WORK STATIONS	11-6
Data Transmissions	11-6
Phase Encoded Data	11-6
Predistorted and Distorted Data	11-7
Differential Data	11-7
Bit Synchronization	11-8
Frame Synchronization	11-8
Line Turnaround	11-8
Typical Transmission Sequences	11-8
Examples of Transmission Sequences	11-9
Commands	11-11
Frame Formats	11-11
OPERATIONS	11-12
Displaying a Message	11-13
Transmit and Receive Operations	11-14
Transmit Operation	11-14
Receive Operation	11-15
COMMANDS	11-16
I/O Load Command	11-16
I/O Control Load Command	11-18
I/O Sense Command	11-20
Jump on I/O Command	11-20
Sense Interrunt Level Status Byte Command	11-23
EBBOR CONDITIONS	11-24
Controller Storage Parity Check	11-25
Controller DBO /DBI Parity Check	11_27
Long Time-out Check	11_27
Serial Parity Check	11-27
Work Station Controller Check (Any Check)	11-20
Channel DBO Parity Check	11-20
	11 20
	11-29
	11-30
DATA COMMUNICATIONS	. 12-1
INTRODUCTION	12-1
Data Communications Systems	12-1
Data Communications Networks	12-1
Point-to-Point Network	12-1
Multipoint Network	12-1
Binary Synchronous Communications	12-2
BSC Message Format	12-2
Transmit and Receive Storage Contents of	
Message	12-4
FBCDIC ASCIL and Line Control Characters	12-5
Synchronous Data Link Control	12-6
Frame Format	12-6
Control Field Formats	12-7
Primary Station Commands and Secondary	
Station Responses	12-8

Examples of SDLC Commands and Responses	12-9
Systems Network Architecture	12-10
SNA/SDLC Data Relationship	12-10
Types of Network Addressable Units	12-10
Physical Configuration	12-10
SNA/SDLC Buffer	12-12
Modems and Interfaces	12-19
COMMUNICATIONS ADAPTER	12-20
Data Flow	12-20
Functional Units	12-21
Adapter Controls	12-24
System Level Interface	12-24
Oueue	12_20
Input/Output Blocks	12-20
Operations	12-20
BSC Beceive Only	12-20
BSC Receive Initial Delayed (Multipoint)	12-20
BSC Receive Initial (Point-to-Point)	12-01
BSC Receive Initial (Nultipoint)	12-31
BSC Trapport / Passive Overlay	12-31
BSC Transmit/Receive Overlay	12-31
BSC Transmit/Receive Initial (Wultipoint)	12-32
BSC Transparent Operations	12-33
BSC Multipoint Operations	12-30
SDIC Transmit Operations	12-3/
SDLC Receive Operations	12-30
	12-39
	12-42
	10 40
	12-42
	12-44
Load Timing Chart	12-40
	12-4/
Sense Data Registers and Interrupt	12-40
Conditions	12 50
Sense Data Timing Chart	12-50
Sense Microinterrupt Loval Timing Chart	12-51
Error Conditions	12-53
	12-54
	12-54
	12-55
Abortive Disconnect	12-55
	12-55
	12-55
	12-55
	40 55
	12-55
And Nennreductive Timerout (Idle Detect)	40 55
Block / Frame Check Error	12-55
	12-00
	12-00
Diagnostic Mode and Wree Test	12-50
Internal Clock Feature	12-55
	12-00
	12-01
	12-02

.

IBM 1200 BPS Integrated Modem 1	2-62	DATA FLOV
Nonswitched Network Interface 1	2-62	System I/O
Switched Network Interface 1	2-64	Common Ad
1200 BPS Transmit Operations 1	2-66	State Co
Receive Operations	2-66	Controlle
Automatic Answering	2-66	Buffer St
1200 BPS Integrated Modern Tests	2-67	Oscillator
Line Plate for Public Switched Network	2-68	Disk Drive I
IBM 2400 BPS Integrated Modem	2-68	Write Data
Operation 1	2-68	Read Data
2400 BPS Transmit Data Flow	2-72	OPERATION
2400 BPS Receive Data Flow	2-74	Operation S
Linclamp Demodulation Circuits	2 74	Bead ID
Switched Network and Automatic Answering	2-74	Read Dat
Operation 1	2-76	Read Dia
2400 DDC Integrated Modern with Switched	2-70	Read Ver
2400 BPS Integrated Modern with Switched	0 77	
Network and Automatic Answering	2-11	Write D
Switched Network Backup (SNBU), Wrap,	0.70	vvrite Da
and Line Connections	2-78	Scan Equ
Switching and Jumpers for 2W/4W, SNBU,		Low or
Wrap, and Line Connections 1	2-79	Diagnostic (
DIGITAL DATA SERVICE ADAPTER 1	2-80	Load See
Transmission Rates	2-80	Load See
Transmission Signal 1	2-80	Sense Fi
Line Control Characters	2-80	Sense Fil
ldle	2-80	1, 2, an
Zero Suppression 1	2-81	Sense Fil
Out of Service 1	2-81	1, 2, an
Line Control Character Flow 1	2-82	Sense Fi
Interface Lines	2-83	Disk Spe
		Timed Se
62PC DISK DRIVE AND ATTACHMENT	13-1	Read Da
	13-1	Read Co
62PC Disk Drive	13-1	Common Ad
Grounding	13-1	Loading and
Subframe	13-1	File Contro
Disk Enclosure and Spindle Brake	13-1	Loading
Actuator Lock	13-1	Control
Drive Motor Assembly	13-1	Sensina <sup>-</sup>
Attachment	13-1	Control
Circuit Locations	13-2	Interrupts .
DISK FORMAT	13-3	Burst Mode
Cylinders	13-3	Servo Track
Tracks	13-3	Access I
Servo Track	13-3	Dedicate
	13-3	Track Fo
	13-3	Sample
	13-3	Sample C
	13-3	
	13-4	Access Ope
Data necording	13-0	Starting
	10-0	Performir Sool: Orl
	13-7	Seek Cal
Data Unsate Conditions	13-7	Seek VVa
	13-7	
Power On and Power Off	13-7	

A FLOW
tem I/O Channel Interface 13-10
nmon Adapter Interface
tate Counter
Controller
Suffer Storage
Oscillator and Clocks
Drive Interface
te Data Flow
d Data Flow
RATIONS
ration Sequence
Read ID
Read Data 13-15
Read Diagnostic
Read Verify 13-15
Vrite ID 13-16
Vrite Data 12-17
Coop Equal Soon High or Equal Soon
Low or Equal 12 19
Low of Equal
gnostic Operations
Oad Seek Required Address Direct 13-19
Oad Seek Control Direct
Sense File Direct
ense File Diagnostic Sense Bytes
1, 2, and 3
Sense File Diagnostic Sense Bytes
1, 2, and 3 256 Sample Test 13-19
Sense File Diagnostic Wrap 13-19
Disk Speed Timing Diagnostic 13-19
imed Seek Diagnostic
Read Data with Data Repeat 13-19
Read Common Adapter Buffer Storage 13-19
nmon Adapter File Control Block 13-20
ding and Sensing the Common Adapter
e Control Block
oading the Common Adapter File
Control Block
Sensing the Common Adapter File
Control Block
rrupts
st Mode Cycle Steal
vo Tracks and Servo Track Follow 13-34
Access Locating
Dedicated Servo
rack Follow Waveshapes 13-38
Sample Servo 13-39
Sample Servo Waveshapes 13-40
$\frac{13-40}{13-40}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Partorming the Operation $12.44$
Cook Calibration Sequence
beek Calibration Sequence
beek vvavesnapes

Reading and Writing Data	13-47
Head Selection	13-47
Writing Data	13-48
Reading Data	13-49
Write Waveshapes	13-50
Read Waveshapes	13-52
Power On and Power Off Operations	13-54
Power Sequence	13-54
Emergency Power Off	13-55
Control Storage Initial Program Load	13-56
Common Adapter Initial Program	
Load Operation	13-56
Command Bus In	13-58
COMMANDS	13-60
I/O Load Command–I/O Control	
Load Command	13-60
I/O Sense Command–I/O Control	
Sense Command	13-62
Sense Interrupt Level Status Byte	
Command	13-63
Jump on I/O Condition Command	13-64
Common Adapter Commands	13-65
Common Adapter Command Descriptions	13-69
ERROR CONDITIONS	13-70
Channel Adapter Sensed Errors	13-71
Disk Drive Sensed Errors	13-72
Common Adapter Sensed Errors	13-73
INPUT/OUTPUT LINES	13-78
Lines Between the Channel and the Channel	
Adapter	13-79
Lines Between the Channel Adapter and the	
Common Adapter	13-80
CA Data Bus (18 Lines, Bidirectional)	13-80
Tag Bus (9 Lines)	13-80
Lines Between the Common Adapter and the	
62PC Disk Drive	13-80
Dedicated Cable	13-80
Bus Cable	13-81

#### 33FD/53FD/72MD DISKETTE DRIVE

AND ATTACHMENT (LEVEL 2)					. 14-1
INTRODUCTION					14-1
33FD Diskette Drive				۰.	14-2
33FD Diskette Drive Assembly				•	14-2
33FD Operating Sequence					14-3
53FD Diskette Drive					14-4
53FD Diskette Drive Assembly					14-4
53FD Operating Sequence					14-5

72MD Diskette Magazine Drive	14-6
Autoloader Units	14-6
Diskette Drive Components	14-7
Logic Cards	14-7
Stepper Motors	14-8
72MD Operating Sequences 14	4-10
Frequency Modulation Read and Write Circuits 14	4-12
Modified Frequency Modulation Read and	
Write Circuits	4-13
Diskette 1 Format	4-14
Diskette 2D Format 14	4-15
DATA FLOW	4-16
OPERATIONS	4-17
Diskette Drive Operations	4-17
Seek Operation	4-17
Read Operation	4-19
Write Operation	4-21
Write Verify Operation	4-22
Find Sector Identification Operation	4-23
Write Sector Identification Operation 14	4-24
CSIPL Read Operation	4-26
Autoloader Operations	4-27
Select Slot	4-27
Orient	4-27
Eject	4-27
Abort	4-27
COMMANDS	4-28
I/O Load Command–I/O Control	
Load Command	4-28
Autoloader Mode Commands	4-30
Select Diskette	4-31
Orient	4-31
Eject	4-31
Load Heads	4-31
Unload Heads	4-31
Reset Sense	4-31
Abort	4-31
Sense 0 through Sense 5	4-31
I/O Sense Command–I/O Control	
Sense Command	1-32
Jump on I/O Condition Command	1-34
Sense Interrupt Level Status Byte	
Command	1-36
FUNCTIONAL UNITS	4-37
Data Separator	4-37
Index Counter	4-37
Ready Counter	1-38

Control Storage Initial Program Load	INPUT/OU
Track Counter	Hammer Int
CSIPL Autoloader Sequence 14-38	Control I
Read/Write Clock	Operator
Write Trigger	
Address Mark Detection	APPENDIX
Bit Ring	
Cyclic Redundancy Character Shift Register 14-43	GLOSSAR
ID Buffer	
Data Buffer	INDEX .
Sector Sequence Control	
Track Sequence Control	
Byte Counter	
Cycle Steal Control	
Interrupt Level 4 Request	
DBI Assembler	
CBI Assembler	
Op Decode	
Autoloader Control	
Seek Control	
500-Kilohertz Oscillator	
Error Conditions	
Diskette Drive Errors	
Autoloader Errors	
INPUT/OUTPUT LINES 14-56	
3262 PRINTER ATTACHMENT	
Circuit Locations	
Printer Interface	
Circuit Description 15-2	
Attachment States 15-4	
DATA FLOW-T2 CARD	
DATA FLOW-U2 CARD	
FUNCTIONAL UNITS	
OPERATIONS 15-37	
Printer Commands 15-37	
Example of Print Operations	
Printing Operations 15-39	
Spacing Operations 15-39	
COMMANDS 15-40	
1/0 load Command 15-40	
1/O Control Load Command	
I/O Sense Command-I/O Control Sense	
Command	
Sense Interrupt Level Status Byte Command 15-46	
Jump on I/O Command	
ERROR CONDITIONS	

NPUT/OUTPUT LINES							•	•	•	•		15	-5	2
lammer Interface Lines												15	i-5	2
Control Interface Lines										•		15	-5	4
<b>Operator Panel Interfac</b>	ce	Lir	nes	5								15	i-5	5
APPENDIX A. DISKETT	Ē	FC	R	M	A٦	S	•	•	•				А-	1
BLOSSARY	•			•		•	•	•		•	•			1
NDEX							•	•					Х-	1

This page intentionally left blank.



# List of Abbreviations and 'Acronyms

μA	microampere	BIND
μS	microsecond	BIU
		blk
		BLU
А	add to register; AND gate	BMR
AA	automatic answering	BPC
AC	alternating current	bps
ACE	action control element	BR
АСК	acknowledge character	BSC
АСКО	even acknowledgment	
ACK1	odd acknowledgment	BTU
ACR	adapter control register;	
	address compare register	
АСТВ	alternating current terminal block	С
ACTLU	activate logical unit	
ACTPU	activate physical unit	CA
ACW	action control word	CADUCEE
ACYR	add registers with carry	
add/addr/		CANCEL
adr	address	СВ
AEQ/AEL	automatic equalizer	CBI
AGC	automatic gain control	СВО
AI	add immediate	CBS
ALC	add logical characters	
	arithmetic and logic unit	CCB
	address mark	CCBO
amn		CCITT
ANS	auto network shutdown	00111
ANSC	auto network shutdown complete	
	and or invert	CCB
	and or invent	ССТ
	differentiator to amplifier	
	address recall register	CDBI
	American National Standard Codo	CDBO
AGCII	for Information Interchange	CDSU
		CDT
	assembly	CDI
AGN		CE
45511 ATD	addroop translation register	chan
		CI
AZ	add zoned decimal	
в	hannah i	
		CLEAR
BAL		
ВС	branch on condition;	CIK
		cm
		cma
BCD hfu /hf	Dinary-coded decimal	
DTT/DUT		CMR
БП	penina nome	

bind session
basic information unit
block
basic link unit
backup mode register
block processor clock
bits per second
bit ring
binary synchronous
communications
basic transmission unit
Celsius:
clock pulse
common adapter
data communications network
in France
cancel
circuit breaker
command bus in
command bus out
data coupler for modem with
automatic answering
channel command bus
controller command bus out
International Consultative
Committee on Telegraph
and Telephone
configuration control register
coupler cut through
carrier detect
controller data bus in
controller data bus out
connect data set to line
data access arrangement for
manual calling
customer engineer
channel
check
compare immediate
check byte
compare logical characters
clear
compare logical immediate
clock
centimeter
command
command reject
control mode register

cnt	count	DDSA
cntr	counter	DE
COD	change of direction	DEC
СОММ	communications	demod
COMP	compare	det
СОМТВ	communications terminal block	diag
CONS	console	DISC
COR	control output register	disp
СР	control processor	div
CPMGR	connection point manager	dk
CPU	processing unit	DLC
CR	crystal rectifier	DLE
CRC	cyclic redundancy check	dly
CRT	cathode-ray tube	DM
CS	control storage;	DPLY
	cycle steal	DPSK
CSCD	clear to send/carrier detect	DR
CSILSW	control storage interrupt	
	level status word	DRAR
CSIPL	control storage initial program	DSF
	load	dskt
CSP2	clock sync phase 2	DSR
CSP3	clock sync phase 3	DT
CSX	clock trigger for MSP	DTE
CSY	clock trigger for MSP	DTR
CS1 P2	clock sync 1, phase 2	
CS1 P3	clock sync 1, phase 3	
CS2 P2	clock sync 2, phase 2	EBCDIC
CS2 P3	clock sync 2, phase 3	
CTL/cntl/ctrl	control	EC
CTS	clear to send	ECC
сус	cycle	ED
		EFI
		EIA
DA	data modem ready;	EIR
	device address	ENQ
DAA	data access arrangement	EOF
DAC	digital-to-analog converter	EOT
DACTLU	de-activate logical unit	ERAP
DACTPU	de-activate physical unit	
DAF	destination address field	ERP
DAR	data address register	ESC
dB	decibel	ETB
DBI	data bus in	ETX
DBO	data bus out	EWG
DC	direct current	ext
dcd	decode; decoder	
DCF	data count field	
DCP	diagnostic control program	
DCR	diagnostic control register	

Digital Data Service Adapter	FET	field effect transistor
device end	FF	flip-flop
decrement register by 1	FID	format identification field
demodulator	FL	flip latch
detector	FM	frequency modulation
diagnostic	FRU	field replaceable unit
mandatory disconnect	FSK	frequency shift keying
displacement	FSL	field service logic
division	func/funct	function
disk		
data link control		
data link escape	GB	guard band
delay	gen	generator
disconnected mode	GND	ground
display	GT/at	gate
differential phase shift keying		
data ring:		
driver	H/L	high/low
driver/receiver activity register	HBN	hexadecimal branch numeric
data storage facility	HBZ	hexadecimal branch zone
diskette	HCP	head connector point
data set ready	hd	head
data tip	hex	hexadecimal
data terminal equipment	hh:mm:ss	hour:minute:second
data terminal ready	Hz	hertz
extended hinan-coded decimal	l-fetch	instruction fetch
interchange code		input/output
engineering change		instruction address register
emitter column counter		identification:
edit		identifier
expedited flow indicator	IDB	identification buffer
Electronic Industries Association	IEP	internal fire pulse
enable interrunt register	13	interrupt level
	IMDCC	improssion control singleshot
and of file	INF 33	inpression control singleshot
and of transmission	inor	increment register by r
		increment
	INFIC	
	int	internal
error recovery procedure	IIIL internet/inst	internal
extended storage control	intrpt/irpt	
end of text block		input/output block
enu write gap		
extended	1003	
		input /output cupon/inor
•	103	I/O sense

PL	initial program load	LPMR	load program mode register	mV	millivolt	PH	polarity hold	rpm	revolutions per minute
IPO	immediate power off	LPUL	least positive up level	MVC	move characters	PIU	path information unit	RQR	request recovery
ТВ	intermediate text block	LRC	longitudinal redundancy check	MVI	move logical immediate	PLA	programmable logic array	RR	receive ready
TC	insert and test characters	LSAR	load/sense address register	MVR	move local storage register	PLB	power logic board	RSHUTD	request shutdown
		LSID	local session identifier	MVX	move hexadecimal character	PLO	phase lock oscillator	RST	reset
		LSR	local storage register	MZN	move zone to numeric	PMR	program mode register	RTS	request to send
JC	jump on condition	lth	latch	MZZ	move zone to zone	POR	power on reset	RU	request/response unit
JCB	job control block	LŲ	logical unit		•	pos	position	RVI	reverse interrupt
JCY	jump on carry	LUSTAT	logical unit status			PP	parity predict:		
JE	jump on equal	LZ	landing zone	N	inverter symbol		print position:		
JFLG	jump on flag		-	N/C	normally closed		program product	S	second
JH	jump on high			N/O	normally open	prc	processor	S/D	serializer / deserializer
JIO	jump on I/O condition	M (mega)	million	NAK	negative acknowledge character	preamp	preamplifier	SAR	storage address register
JL	jump on low	mA	milliampere	NAU	network addressable unit	PREPS	prepare to switch	SBAR	storage buffer address register
JM	jump on mixed	MAB	nicroaddress backup register	NCR	AND complement	PREV	previous	SBF	set hits off:
JN	jump on negative	MAP	maintenance analysis procedure	NDM	normal disconnect mode	PROC	processor	05.	set hits off masked
JNE	jump on not equal	MAR	microaddress register	NR	AND register	nrtr	processor	SBI	system hus in
JNH	jump on not high	MB	megabyte	NRM	normal response mode	PSN	public switched petwork	SBN	set hits on:
JNL	jump on not low	МС	machine check:	NRZI	zeros complemented transition	PSR	program status register	OBIN	set hits on masked
JNN	jump on not negative		missing clock pulse:		coding	PSS	program status register	SBO	system bus out
JNP .	jump on not positive		motor connector	ns	nanosecond	PTT	Post Telephone and Telegraph	300	sequence counter
JNZ	jump on not zero	MCI	machine check interruption	NSA	nonsequenced acknowledgment	PTX	nbototransistor	20	standard character string
JO	iump on all ones	MCR	magnetic character reader	NTE	no trouble found	PU	phototransistor	SCO	subtract with borrow
JP	jump on positive	MDI	MAP diagnostic integration			P/WB		SDLC	superronous data link control
JSR	jump on service request	MFM	modified frequency modulation			pwrd	power	SDLC	storago data registor
JZ	jump on zero	MHz	megahertz	0/0	over current	pwid	powered	SDT	storage data register
	,	MIC	message identification code		origin address field			301	
		MICR	magnetic ink character		off-chip driver	B/C	resistor/canacitor	SERDES	serializer / descriptizer
к	1.024		recognition	OCB	OB complement	R/W/	read /write	SERDES	
Kana	Katakana	mm	millimeter			BB	request block	<u>сп</u>	
kbd	keyboard	mod	modifier	OH .	off book	rev	receive	оп сі	switch hook
kHz	kilohertz	modem	modulator/demodulator	011	operand	rd	receive	SICNAL	
		MOR	micro-operation register	op	operation	RDCH	read from control storage high	SIGNAL	signal
1	load direct to control storage	MPDI	most positive down level	000		RDCI	read from control storage low	SILSB	sense interrupt level
	load register	MPE	manning field	030	Oscillator		read from main storage low		status byte
Δ	load address	MPI	control processor load.			roool	recelibrate	SILSVV	system interrupt level
	logical /arithmetic 1		main program level	в	novity.	recal	recalibrate	010	status word
LΔ2	logical/arithmetic 2		control processor load function	F	parity;	reg	register	SIO	start input/output
	load from control storage:	MDIS		D/C	position pulse	req	request	SLC	subtract logical characters
	link control	MDS			poli/final Cili sha sata	REGINIS	request maintenance statistics	SLL	shift left logical
CBB	length count recall register	MDU	most positive up level	PAD	Till character	DEOTEOT	error log	SLLD	shift left logical double
	light-emitting diodo		most positive up level	PC	parity check; path control	REQIEST	request test	SLI	solid logic technology
		ME	multiplexer port out	PCB	printed circuit board	resp	response	SNA	systems network architecture
		1015	main storage	PCR	processor condition register	REIRN	return	SNBU	switched network backup
		ms MCAD	millisecond	PDIB	power distribution terminal board	RH	request/response header		(standby)
	load from main storage	IVISAK	main storage address register	PEN	print fire number	KI	ring indicate	SNF	sequence number field
וחם		IVISIPL	main storage initial program load	PG	parity generate;	RIB	request indicator byte	SNRM	set normal response mode
		IVISP MOD	main storage processor		parity generator	RMPR	sense main storage processor		
Ы	intes per inch	IVISK	modem status register				register		
		IVIS I	monolithic storage technology			RNR ROS	receive not ready read-only storage		

SNS	sense input/output	V	volts
SOH	start of header	Vac	volts, AC
SR	subtract register	Vdc	volts, DC
SRL	shift right logical	vert	vertical
SRLD	shift right logical double	VFL	velocity follow latch
SS	sequential sector;	VFO	variable frequency oscillator
	singleshot	VRC	vertical redundancy check
SSCP	system services control point	VTL	vendor transistor logic
SSP	System Support Program Product		
ST	store register		
STC	store to control storage	WACK	wait before transmit (positive
STG/STOR	storage		acknowledgment)
STM	store to main storage	WC	write clock
STSN	set and test sequence numbers	WMPR	load main storage processor
STX	start of text		register
SVC	supervisor call	WR	work register
SW	switch	wr/wrt	write
SWG	switch write gap	WSDM	work station data management
SWICOM	switch complete	WSIOCH	work station input/output
SYN	synchronous idle		control handler
sync	synchronize; synchronization	WT	World Trade
SYS	system	WTCH	write to control storage high
SZ	subtract zoned decimal	WTCL	write to control storage low
		WTM	write to main storage
тр	terminal block		
	terrinial DIOCK		transport data link assan
	test bits on masked	XENO	transparent block cancel
	task control block	VETR	transparent and of text block
	time delay	YETY	transparent end of text
тн	thermal: transmission header	vfer	transparent end of text
тнр	test header point		exchange station ID
TM	test mask		transparent intermediate text
TP	test point		block
ТРА	test point A	xmt	transmit
ТРВ	test point B	XR	exclusive OR
TP1	test point 1	XSTX	transparent start of text
TP2	test point 2	XSYN	transparent synchronous idle
TQE	timer queue element	XTTD	transparent temporary text delay
TR/tgr	trigger		
trans	transfer		
TTD	temporary text delay	yymmdd	year-month-day
TU	test unit		
тив	terminal unit block		
T1,T2,T3,T4	test 1, 2, 3, 4	ZAR	zero and add to register
		ZAZ	zero and add zoned
UDT			
		2	
		2w	
		<del>4</del> 77	

List of Abbreviations and Acronyms xi

## This page intentionally left blank.

Υ.



# Legend

This section describes the symbols and conventions used in System/34 maintenance documentation.

Symbols and Conventions Used in Positive-Logic Diagrams and in Field Service Logics (FSLs)

Inverter (N)



A must be active for B to be not active.

<sup>1</sup>Parentheses are used to enclose words that are not part of an actual line name; they are put there to help you better understand the purpose of a signal.

AND (A)



Both A and B must be active for C to be active.

OR



Either A or B must be active for C to be active.



Exclusive OR (OE)

Either A or B, but not both, must be active for C to be active.

If A and B are both active, C is not active.

If A and B are both not active, C is not active.





Increases the amplitude of a signal.





A pulse on C causes a 2.5-microsecond waveshape on D. The time that D is active (2.5  $\mu$ s) is written above the symbol.

#### Time Delay (TD or DLY)



When A changes state, B changes state 3.2 milliseconds later. The length of the delay (3.2 ms) is written above the symbol.



This symbol shows an OR circuit with three AND circuits as inputs. The AND circuits are separated by asterisks (\*). An asterisk is a special character that separates groups of inputs in field service logics (FSLs).



This symbol shows an AND circuit with three OR circuits as inputs. The OR circuits are separated by asterisks (\*).



This is a polarity hold circuit with four possible inputs. When the 'control' line (C) becomes active at the same time the 'controlled data' line (CD) is active, both output lines of the PH become active and stay active for the length of the 'control' line (C).

The 'set' line (S), when active, sets the '+ output' line of the PH. The 'reset' line (R), when active, resets both output lines of the PH.

#### Odd Count (ODD)

	 ļ
<b></b>	

**Even Count (EVEN)** 





The output of the odd-count circuit is active only when an odd number of inputs is active.



The output of the even-count circuit is active only when an even number of inputs is active.



#### Symbols and Conventions Used in Field Service Logics (FSLs)

Shift Register (REG)

Clock - P > REGData - P > X1 1 - 1Data - D X2 2 - 0 X3 3 - 1 X4 4 - 0X5 5 - 0

Register Trigger	X1	X2	Х3	X4	X5
Initial State	1	0	1	1	0
1st Shift (D = 0)	0	1	0	1	1
2nd Shift (D = 1)	1	0	1	0	1
3rd Shift (D = 1)	1	1	0	1	0

This is an example of a shift down register. In a shift down register, the contents of the high-order position (X1) are shifted into the next lower position (X2), and so on, each time there is a clock pulse.

The greater-than symbol (>) identifies a shift down register; a less-than symbol (<) identifies a shift up register. The letter P on the 'clock' line indicates that shifting occurs on the rise of a positive clock pulse.

If either 'data' line (D) is active at shift time, the high-order position of the shift register is set to 1. If both 'data' lines (D) are not active at shift time, the high-order position of the shift register is set to 0.

#### Counter (CNTR)



This example of a counter shows two input lines (C2 and C3) and eight output lines (B0 through B7).

The plus symbol (+) indicates that the contents of the counter are increased by 1 each time C2 or C3 becomes active. A minus symbol (-) indicates that the contents of the counter are decreased each time C2 or C3 becomes active.

When R is active, the counter is reset

### Selector (SEL)



A selector is a gating circuit. The upper part of the selector symbol contains the gates (G1, G2, G3), and the lower part contains the gated data lines (D1, D2, E1, E2).

In this example, gate 1 (G1) controls input data lines D1 and E1; gate 2 (G2) controls lines D2 and E2. Gate 3 (G3) controls output data lines D3 and E3.

Thus, for data to pass through the selector, one of the input gates (G1 or G2) must be active at the same time output gate G3 is active.

This example of a selector also has a Z input. If the Z input is active at the same time gate G3 is active, output lines D3 and E3 are both active.

Decoder (DCD)



This example of a decoder converts the output from a 3-position binary counter into 1 of 8 decimal digits. The value of the active output line equals the sum of the active input lines. For example, when input lines 4 and 1 are active, output line 5 is active.

#### Flip-Flop (FF)



This example shows a flip-flop as it would appear in an FSL diagram, and the way the same trigger would appear in a positive-logic diagram. In this example, there are two sets (S and 1S) and one reset (R).

The trigger is turned on when S is active, or when 1S and gate 1 (G1) are active at the same time. Gate 2 (G2) must also be active for the output (O) to be active.

The toggle input (T) reverses the state of the trigger, turning the trigger off if it is on, or turning the trigger on if it is off. When active, the reset input (R) resets the trigger.

#### Flip Latch (FL)



G1----

G

This example shows a flip latch as it would appear in an FSL diagram, and the way the same latch would appear in a positive-logic diagram. In this example, gate 1 (G1) must be active when 1G2 is active in order for gate 2 (G2) to be active.

This latch is turned on if G2 is active and the set line (2S) becomes active. When active, the reset input (R) resets the latch. G2 is not shown in the FSL diagram.





#### Symbols and Conventions Used in Positive-Logic Diagrams

Flip Latch (FL)



If A becomes active, the latch is set to the on state (C is active and D is inactive).

If B becomes active, the latch is set to the off state (D is active and C is inactive).

Flip Latch (FL)



A positive pulse on P while gate A is active sets the latch to the on state (C is active and D is inactive).

A negative pulse on N while gate B is active sets the latch to the off state (D is active and C is inactive).





If A is active while gate G1 is active, the latch is set to the on state (C is active and D is inactive).

If B is active while gate G2 is active, the latch is set to the off state (D is active and C is inactive).

#### **Register (Reg)**



If gate G1 becomes active while input A is active, latch 0 is set to the on state (latches 1 through 7 do not change state).

If gate G2 becomes active, latches 0 through 7 are set to the on state for each input bus line that is active.

If gate G3 is active, only the output from latch 7 is gated out.

If gate G4 is active, the output from latches 0 through 7 is gated out.

A pulse on the 'reset' line (R) resets all latches to the O (off) state.

#### Parity Check (PC)



Checks the parity of a signal bus. If parity is not correct, line E becomes active to indicate an error.

#### Parity Generator (PG)



#### Generates the correct parity for a signal bus.

#### Arithmetic and Logic Unit (ALU)



Performs arithmetic and logic operations in a processor.







#### **Bus Containing 8 Lines**

(bits 0 through 7)



#### **Boolean Algebra Symbols**

- In a line name means AND
- + In a line name means OR

#### Symbols Used in Flowcharts



Decision block on a flowchart (asks a question)



Processing block on a flowchart



Keying operation on a flowchart



Or





Note on a flowchart

Legend

XV

This page intentionally left blank.

