CONTENTS

13-010 INTRODUCTION

Operation of the CE panel and CE subpanel switches and indicators is described in the *IBM System/34 5340 System Unit Theory Diagrams Manual*, SY31-0458. The locations of parts on the back of the CE panel and CE subpanel are shown in Volume D (*Field Service Logics*). A list of the signal wire names and the connector pins to which they are connected is also given.

13-020 REMOVAL AND REPLACEMENT

To remove the CE panel:

1. Set Power to O (operator panel).
2. Remove the three hexagonal bolts (A) that hold the CE panel to the machine frame.
3. While holding the CE panel in your hand, disconnect the three signal cables.

To reinstall the CE panel:

1. Reconnect the signal cables to the same sockets they were disconnected from. See Volume D (FSL) page CE160 to identify the cable connectors on the CE panel.
2. Reinstall the three hexagonal bolts (A) that hold the CE panel to the machine frame.

To remove the CE subpanel:

1. Set Power to O (operator panel).
2. Remove the two hexagonal bolts (B) that hold the CE subpanel to the machine frame.

To reinstall the CE subpanel:

Reinstall the two hexagonal bolts (B) that hold the CE subpanel to the machine frame.



13-030 PANEL LAYOUT AND INDICATOR DECAL



13-030

EVENT INDICATOR (BYTE 0)

LIGHT OFF
LOAD - DATA TRANSFER COMPLETE NO DATA CHECK
P - ADAPTER RECEIVED IMPL SIGNAL AND INITIATED ACTION IN RESPONSE
0 - FIRST CYCLE STEAL REQUEST RECEIVED DATA TRANSFER HAS STARTED
1 - DATA TRANSFER OF 4096 BYTES HAS COMPLETED
2-7 - TURNED OFF WITH MICRO INSTRUCTIONS

POWER FAULT DISPLAY (BYTE Ø)

0	1	2	3	4	5	6	7

X'0'	*
X'1'	ADTL SENSE CD MISSING
X'2'	OV — ADDITIONAL FAULT
X'3'	NOT USED
X'4'	OC — ADDITIONAL FAULT
X'5'	NOT USED
X'6'	UV — ADDITIONAL FAULT
X'7'	*
X'8'	NOT USED
X'9'	SENSE CD MISSING
X'A'	OV — PRIMARY FAULT
X'B'	NOT USED
X'C'	OC — PRIMARY FAULT
X'D'	NOT USED
X'E'	UV — PRIMARY FAULT
X'F'	*

X'0'	*
X'1'	+5V BASE
X'2'	+8.5V BASE
X'3'	+24V BASE
X'4'	-24V BASE
X'5'	+6V BASE REGULATOR
X'6'	-4V BASE REGULATOR
X'7'	-5V BASE REGULATOR
X'8'	+12V FEAT A
X'9'	-12V FEAT A OR FEAT REG CARD OR SENSE CD MISSING
X'A'	+5V FEAT B OR SENSE CD MISSING
X'B'	FEATURE POWER SUPPLY C
X'C'	FEATURE POWER SUPPLY D
X'D'	RESERVED
X'E'	RESERVED
X'F'	FEATURE POWER SUPPLY G

* SPECIAL

X'00' IS NO FAULT SINCE AC RESTORED
X'7F' IS SEARCH COMPLETE
X'FF' DISPLAY W THERMAL CHECK WHEN POWER WAS ON
X'E1' DISPLAY W THERMAL CHECK WHEN POWER WAS OFF

- ADD COMP SYNC	(SYNC)	AA1-K2-D12
- T3 AND PHASE A	(SYNC)	AA1-G2-S12
- CARRY IN	(TIE DOWN)	AA1-G2-B11

PROCESSOR CONDITION REGISTER (DPLY PCR) (BYTE Ø)

0	1	2	3	4	5	6	7
FLAG LTH	POS	NEG	ZERO	CARRY	HIGH	LOW	EQUAL

COMM (BYTE 0)

0	1	2	3	4	5	6	7
DATA TERM READY	DATA SET READY	REQ TO SEND	CLEAR TO SEND	SEND DATA SPACE	RECEIVE DATA SPACE		

PROCESSOR CHECK DISPLAY (DPLY CHKS) (BYTE Ø)

0	1	2	3	4	5	6	7
SDR P-CHK	MOR P-CHK	STG GATE P-CHK	ALU GATE P-CHK	CS INV ADDR / CSAR P-CHK	TIMEOUT / CSAR P-CHK	MS INV ADDR / MSAR P-CHK	STG EXCEPT / MSAR P-CHK

LOCAL STORE REGISTERS

	0 15	DATA SW 3-4
MAIN LEVEL OR MACH CHECK 0	WR0	00
	WR1	01
	WR2	02
	WR3	03
	WR4 CS0	04
	WR5 CS1	05
	WR6 CS2	06
	WR7 CS3	07
MAR MAB STACK 1	MAR	08
	MAB	09
	MAR (MC)	0A
	MAB (MC)	0B
	MAR 1	0C
	MAB 1	0D
	MAR 2	0E
	MAB 2	0F
INTERRUPT 1	WR0	10
	WR1	11
	WR2	12
	WR3	13
	WR4 CS0	14
	WR5 CS1	15
	WR6 CS2	16
	WR7 CS3	17
INTERRUPT 2	WR0	18
	WR1	19
	WR2	1A
	WR3	1B
	WR4 CS0	1C
	WR5 CS1	1D
	WR6 CS2	1E
	WR7 CS3	1F
INTERRUPT 3	WR0	20
	WR1	21
	WR2	22
	WR3	23
	WR4 CS0	24
	WR5 CS1	25
	WR6 CS2	26
	WR7 CS3	27
MAR MAB STACK 2	MAR 3	28
	MAB 3	29
	Reserved	2A
	Reserved	2B
	MAR 4	2C
	MAB 4	2D
	MAR 5	2E
	MAB 5	2F
INTERRUPT 4	WR0	30
	WR1	31
	WR2	32
	WR3	33
	WR4 CS0	34
	WR5 CS1	35
	WR6 CS2	36
	WR7 CS3	37
INTERRUPT 5	WR0	38
	WR1	39
	WR2	3A
	WR3	3B
	WR4 CS0	3C
	WR5 CS1	3D
	WR6 CS2	3E
	WR7 CS3	3F

PROC INTERRUPT

4	2	1

000	MAIN LEVEL
001	INTERRUPT LEVEL 1
010	INTERRUPT LEVEL 2
011	INTERRUPT LEVEL 3
100	INTERRUPT LEVEL 4
101	INTERRUPT LEVEL 5
111	MACHINE CHECK INTERRUPT

PORT CHECK DISPLAY (DPLY CHKS) (BYTE 1)

8	9	10	11	12	13	14	15
DBO P-CHK	INV DEV ADDR	DBI P-CHK	I/O TIME OUT CHK	CBI/DBI NOT ZERO	SYS BUS P-CHK	CYCLE STEAL CHK	INV PORT ADDR.