



SY31-0458-6

**IBM System/34
5340 System Unit
Theory Diagrams Manual (Volume 2)**

1	Introduction
2	Control Processor
3	Main Storage Processor
4	Interrupts and Cycle Steal Requests
5	Channel
6	Control Panels
7	62EH Disk Drive and Attachment
8	Diskette Drive and Attachment (Level 1)
9	5211 Printer Attachment
10	Attachment Controller 1
11	Work Station Attachment
12	Data Communications
13	62PC Disk Drive and Attachment
14	Diskette Drive and Attachment (Level 2)
15	3262 Printer Attachment
16	Attachment Controller 2



Contents

LIST OF ABBREVIATIONS AND ACRONYMS	ix	Logical/Arithmetic 1 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-42	Status 1 Gate	2-117	Move Logical Immediate (MVI)	3-34
LEGEND	xiii	Condition Code for Logical Operations	2-42	Status 2 Gate	2-118	Set Bits On Masked (SBN)	3-35
INTRODUCTION TO IBM SYSTEM/34	1-1	Condition Code for Arithmetic Operations	2-42	ERROR CONDITIONS	2-119	Set Bits Off Masked (SBF)	3-35
CONTROL PROCESSOR	2-1	Logical/Arithmetic Functions	2-43	Control Processor Checks	2-119	Store Register (ST)	3-36
DATA FLOW AND CLOCKS	2-1	Logical/Arithmetic 2 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-46	Processor Errors	2-119	Load Register (L)	3-37
Data Flow	2-1	Condition Code for Logical Operations	2-46	Error Conditions (Second Level)	2-119	Load Address (LA)	3-38
Clocks	2-3	Condition Code for Arithmetic Operations	2-46	Machine Check Interrupt and Processor		Logical Instructions	3-39
System	2-3	Logical/Arithmetic Functions	2-47	Check Generation	2-120	Compare Logical Immediate (CLI)	3-39
I/O Attachment and Controller	2-4	Load Immediate (LI)	2-50	MSP Hardware Checks	2-121	Compare Logical Characters (CLC)	3-40
Storage	2-4	Compare Immediate (CI)	2-52	Control Processor Checks	2-122	Test Bits On Masked (TBN)	3-42
OPERATIONS	2-5	Subtract Immediate/Add Immediate (SI, AI)	2-54	SDR Parity Check Generation	2-123	Test Bits Off Masked (TBF)	3-42
IPL-Customer User Programs	2-5	Test Mask (TM)	2-56	MOR Parity Check	2-124	Branch on Condition (BC)	3-44
Control Storage Initial Program Load (CSIPL)	2-5	Set Bits On (SBN)	2-58	Storage Gate High/Low Parity Check		Command Instructions	3-46
Main Storage Initial Program Load (MSIPL)	2-6	Set Bits Off (SBF)	2-60	and Generation	2-125	Jump on Condition (JC)	3-46
IPL Timing Sequence	2-7	Storage (LC, LM, STC, STM)	2-63	ALU Gate High Parity Check and		Load Program Mode Register (LPMR)	3-47
Display Light Sequence (Byte 0)	2-7	Instruction List	2-63	Generation	2-126	Supervisor Call (SVC)	3-48
Disk Operation	2-8	Main Storage Access by Control		ALU Gate Low Parity Check and		FUNCTIONAL UNITS	3-50
Disk Sequence	2-9	Processor	2-66	Generation	2-127	Main Storage	3-51
62EH Disk Timing	2-11	Control Processor Control of MSAR	2-67	Control Storage SAR Parity Check	2-128	Main Storage Address Register	3-51
62PC Disk Timing	2-12	MSP Bus Line Control	2-68	MSP Check Bits 1 and 2	2-129	Operation Register	3-51
IPL-Customer SSP from Diskettes	2-13	Main Storage Address Decoding	2-69	MAIN STORAGE PROCESSOR	3-1	Q-Backup Register	3-51
IPL-CE Diagnostics	2-15	Register Control (WMPR, RMPR)	2-73	DATA FLOW AND CLOCK	3-2	Q-Register	3-51
Diskette CSIPL Diagnostic Sequence	2-17	Instruction List	2-73	Data Flow	3-2	X-Registers	3-51
Diskette Timing (Level 1 Attachment)	2-18	Storage Direct (L, ST)	2-76	Parity Checking and Generation	3-2	Y-Register	3-51
33FD/53FD CSIPL Flowchart (Level 1		Move Local Storage Register (MVR)	2-78	Clock	3-4	Arithmetic and Logic Unit	3-51
Attachment)	2-19	Hexadecimal Branch (HBN, HBZ)	2-80	OPERATIONS	3-6	Arithmetic and Logic Unit Parity Predict	3-51
Diskette Timing (Level 2 Attachment)	2-21	Hexadecimal Move (SRL, SRLD, MZZ, MZN)	2-82	Instruction and Execution Cycles	3-6	Incrementer or Decrementer	3-51
33FD/53FD/72MD CSIPL Flowchart (Level		I/O Immediate	2-88	Sequential Instruction Execution	3-6	Decimal Correct	3-52
2 Attachment)	2-22	I/O Load or I/O Control Load (IOL, IOCL)	2-94	I/O Data Movement	3-6	Local Storage Register	3-52
Error Indications	2-24	I/O Sense or I/O Control Sense (IOS, IOCS)	2-96	Instruction Formats	3-6	Program Status Register	3-53
CSIPL Switch Options	2-27	Sense Interrupt Level Status Byte (SILSB)	2-98	Instruction Fetch Operation	3-8	Status Byte Registers	3-54
Instructions	2-28	Control Processor Load Function (MPLF)	2-99	Addressing	3-10	Status Byte 0 (Sense Only)	3-54
Instruction Times	2-28	Control Processor Sense (MPS)	2-99	Direct Addressing	3-10	Status Byte 1 (Load Only)	3-54
Sequence and Timing	2-28	I/O Storage (WTCL, WTCH, RDCL, RDCH, WTM, RDM)	2-100	Indexing	3-10	Status Byte 2	3-54
Routine Printout	2-29	Instruction List	2-100	Address Translation	3-10	Status Byte 3	3-54
Mnemonic Listing	2-30	Jump on I/O Condition (JIO)	2-104	INSTRUCTION EXECUTION	3-12	Backup Mode Register	3-54
INSTRUCTION EXECUTION	2-32	FUNCTIONAL UNITS	2-108	Arithmetic Instructions	3-13	Configuration Control Register	3-54
Signals, Gating Lines, and Logical Functions for		Control Storage	2-109	Zero and Add Zoned (ZAZ)	3-13	Address Compare Register	3-54
Timing Charts	2-32	Storage Address Register	2-109	Add Zoned Decimal (AZ)	3-15	Address Translation	3-55
Branch (B)	2-34	Micro-Operation Register	2-109	Subtract Zoned Decimal (SZ)	3-16	Address Translation Registers	3-55
Branch (Stop Condition) (B)	2-35	X-Registers and Y-Registers	2-109	Recomplement Cycle	3-18	Program Mode Register	3-55
Branch and Link (BAL)	2-36	Arithmetic and Logic Units	2-110	Add Logical Characters (ALC)	3-21	Control Mode Register	3-55
Jump on Condition (JC)	2-38	Arithmetic and Logic Unit Gates	2-111	Subtract Logical Characters (SLC)	3-22	ERROR CONDITIONS	3-56
Jump on Condition (Stop Condition) (JC)	2-40	Arithmetic and Logic Unit Parity Predict	2-111	Add to Register (A)	3-24	Main Storage Processor Checks	3-56
		Storage Data Register	2-112	Data Control Instructions	3-26	INTERRUPTS AND CYCLE STEAL REQUESTS	4-1
		Local Storage Registers	2-113	Move Hexadecimal Character (MVX)	3-26	INTERRUPTS	4-1
		Processor Condition Register	2-114	Move Characters (MVC)	3-28	Local Storage Register Stack	4-2
		Storage Gate High/Low	2-116	Edit (ED)	3-30	Interrupt Levels	4-3
				Insert and Test Characters (ITC)	3-32	Interrupt Level 0	4-3

Interrupt Level 1-Disk and Diskette	4-3	Control Processor to Port Lines	5-16	COMMANDS	5-25	Start Switch	6-2
Interrupt Level 2-Communications and Fixed Interval Timer	4-3	T4 Through T6-One Line	5-16	I/O Immediate	5-26	MSP Running Light	6-2
Interrupt Level 3	4-3	System Bus Out-Nine Lines	5-16	I/O Load or I/O Control Load (IOL, IOCL)	5-26	Stop Switch	6-2
Interrupt Level 4	4-3	I/O Instruction-One Line	5-16	I/O Load Instruction	5-27	Stop Light	6-2
Interrupt Level 5	4-3	Phase A-One Line	5-16	I/O Load (Big Picture)	5-28	Mode Selector Switch	6-2
Main Program Level Interrupt	4-3	Machine Check Interrupt-One Line	5-16	I/O Load (Detail)	5-30	CSIPL and MSIPL Switches	6-16
Interrupt/Cycle Steal Priority Encode and LSR Selection	4-4	CSY Trigger-One Line	5-16	I/O Load (Sense or I/O Control Sense (IOS, IOCS)	5-32	Proc Interrupt (Processor Interrupt) Lights	6-16
MSP Set Interrupt Level 5	4-5	System Reset-One Line	5-16	I/O Sense Instruction	5-33	Reset Switch	6-16
CONTROL PROCESSOR AND MAIN STORAGE PROCESSOR COMMUNICATION	4-6	T7-One Line	5-16	I/O Sense (Big Picture)	5-34	Address/Data and Display/Data Switches	6-16
CONTROL PROCESSOR AND CHANNEL COMMUNICATION	4-7	Lamp Test-One Line	5-16	I/O Sense (Detail)	5-36	Clock Light	6-16
CHANNEL	5-1	PORT/ATTACHMENT CONTROLS	5-17	Sense Interrupt Level Status Byte (SILSB)	5-38	Force Clock Switch	6-16
INTRODUCTION	5-1	Port to Attachment Lines	5-17	Sense Interrupt Level Status Byte (Big Picture)	5-38	Check Switch	6-16
DATA FLOW	5-1	MPXPO Bus Out-Nine Lines	5-17	Sense Interrupt Level Status Byte (Detail)	5-40	CE Start Switch	6-16
I/O Operations	5-2	Control Out Pwr-One Line	5-17	Control Processor Load Function (MPLF)	5-42	Lamp Test Switch	6-16
I/O Instructions	5-3	Service Out Pwr-One Line	5-17	Control Processor Sense (MPS)	5-42	Stor Sel (Storage Select) Switch	6-16
Processing Unit Storage Link to I/O Attachments	5-3	Command Bus Out 0, 1, 2-Three Lines	5-17	I/O Storage (WTCL, WTCH, RDCL, RDCH, WTM, RDM)	5-43	Add Comp (Address Compare) Switch	6-17
Control Processor Local Storage Register Link to I/O Attachments	5-3	Strobe Pwr-One Line	5-17	I/O Storage (Load-Big Picture)	5-44	Comm Dply (Communications Display) Switch	6-17
Control Processor Jump on I/O Condition Link to I/O Attachments	5-6	Transfer Error-One Line	5-17	I/O Storage (Load-Detail)	5-46	Dply Pwr Chk (Display Power Check) Switch	6-17
PORT CARD	5-7	Disk Burst Mode Gated-One Line	5-17	I/O Storage (Sense-Big Picture)	5-48	Pwr Fault Dply (Power Fault Display) Switches	6-17
Port Parity	5-7	Disk Strobe-One Line	5-17	I/O Storage (Sense-Detail)	5-50		
Port Clock	5-8	CSY Trigger-One Line	5-17	Jump on I/O Condition (JIO)	5-52		
Generation of Port Clock Times	5-8	Attachment to Port Lines	5-18	Jump on I/O Condition (Big Picture)	5-52		
Generation of Port Triggers	5-8	MPXPO Data In-Nine Lines	5-18	Jump on I/O Condition (Detail)	5-54		
Data Buffer	5-12	Service In-One Line	5-18	ERROR CONDITIONS	5-56	62EH DISK DRIVE AND ATTACHMENT	7-1
Port Register	5-13	Micrinterrupt Request-Five Lines	5-18	Blast Conditions	5-56	INTRODUCTION	7-1
Port Checks Register	5-14	Multidevice Response-One Line	5-18	Blast Condition Because of Time-out Check	5-56	62EH Disk Drive	7-1
Port Decodes	5-14	Base Cycle Steal Request-One Line (Per Device)	5-18	Blast Condition Because Data Bus In Is Not Zero	5-57	Subframe	7-2
Interrupt/Cycle Steal Priority Control for LSRs	5-14	Disk/Dskt Block Processor Clock-One Line	5-18	Blast Condition Because of Assigning the Wrong Device	5-58	Grounding	7-2
Command Bus Out Decode	5-15	Disk/Dskt (Load) BC Req-One Line	5-18	Port Checks	5-59	Disk Enclosure	7-2
CONTROL PROCESSOR/PORT CONTROLS	5-16	Command Bus In (Bits 0, 1, 2, 3, 4, 5)-Six Lines	5-18	Check Generation	5-59	Disk Spindle	7-3
Port to Control Processor Lines	5-16	Direct Lines-Control Processor/Attachments	5-18	Transfer Error	5-60	Transducer	7-3
System Bus In-Nine Lines	5-16	Power On Reset-One Line	5-18	Time-out Conditions	5-61	Actuator Lock	7-3
Storage Cycle Request-One Line	5-16	System Reset-One Line	5-18	Processor Check Halt	5-62	Actuator	7-4
Advance Time-One Line	5-16	Control Storage Initial Program Load (CSIPL) Latch-One Line	5-18			Actuator Position Indicator	7-4
Block Processor Clock (BPC Tgr)-One Line	5-16	CSIPL Cycle-One Line	5-18			Circuit Locations	7-4
Interrupt/Cycle Steal LSR Decode-Three Lines	5-16	Interface Clock Times-Eight Lines	5-18			Motor and Brake	7-4
CBI Bit 4 Gated-One Line	5-16	OPERATIONS	5-19			Write Safety	7-5
New Channel Check-One Line	5-16	Burst Cycle Steal Mode	5-19	CONTROL PANELS	6-1	Data Unsafe Conditions	7-5
Proc Interrupt 1, 2, 4-Three Lines	5-16	Disk Support Timing	5-19	OPERATOR PANEL	6-1	File Ready	7-5
I/O Service Request-One Line	5-16	Disk Support Lines	5-19	Power Switch	6-1	Disk Speed	7-5
Interrupt Request to Run Latch-One Line	5-16	Burst Cycle Steal Mode (Operational Sequence)	5-20	Power Light	6-1	Power On	7-5
		Base Cycle Steal Mode	5-22	Load Switch/Light	6-1	Disk Format	7-5
		Base Cycle Steal Mode (Operational Sequence)	5-22	System In Use Light	6-1	Data Tracks	7-5
		Micrinterrupt Level Mode	5-24	Power Check Light	6-1	Sector Format	7-6
		Channel Exerciser Loop Program	5-24	Thermal Check Light	6-1	Disk Addressing	7-7
				Processor Check Light	6-1	Servo Tracks	7-8
				Console Check Light	6-1	Landing Zone	7-8
				Immediate Power Off Switch	6-1	Guard Band	7-8
				CE PANEL	6-2	Data Recording	7-8

Actuator Movement	7-9
Seek	7-9
Recalibrate	7-9
Servo Track Follow	7-10
Head Alignment and Disk Description	7-11
Missing Clock Pulse and Position Pulses	7-11
Guard Band	7-11
Behind Home	7-11
DATA FLOW	7-12
OPERATIONS	7-13
Write Identification	7-14
Read Identification	7-15
Write Data	7-16
Read Data	7-18
Read Diagnostic	7-18
Read Verify	7-18
Scan Read Data Equal	7-20
Scan Read Data Low or Equal	7-20
Scan Read Data High or Equal	7-20
Write Circuits	7-22
Write	7-22
Write Waveshapes	7-23
Read Circuits	7-26
Read	7-26
Read Waveshapes	7-27
Track Follow Principles	7-30
Track Follow	7-30
Track Follow Waveshapes	7-31
Servo Clock	7-32
Servo Clock Waveshapes	7-33
Phase Lock Oscillator	7-34
Phase Lock Oscillator Synchronization	7-34
Recalibrate Operation	7-35
Disk Ready	7-37
Seek Operation	7-38
Seek	7-38
Actuator Feedback During Seek	7-39
Seek Waveshapes	7-41
Power On and Off	7-42
Power On and Seek Home	7-43
Cycle Steal	7-44
Cycle Steal from the Control Processor	7-44
Cycle Steal to the Control Processor	7-45
Control Storage Initial Program Load	7-46
Command Bus In	7-47
COMMANDS	7-48
I/O Load Command-I/O Control Load	7-48
Command	7-48
I/O Sense Command-I/O Control Sense	7-50
Command	7-50

Sense Interrupt Level Status Byte Command	7-52
Jump on I/O Command	7-54
ERROR CONDITIONS	7-56
Write Data Echo Check	7-56
DBO Parity Check	7-57
Cycle Steal Overrun Check	7-58
Overrun Circuit Description	7-58
SERDES Check	7-60
Cyclic Redundancy Check	7-61
Sector Check	7-62
Sector Check Circuit Description	7-62
Not Valid Seek Address	7-63
Write Check	7-64
Channel Transfer Check	7-65
Sector Sync Check	7-66
Off Track Check	7-67
PLO Out of Sync	7-68
Interrupt Time-out Check	7-69
Data Unsafe	7-70
JUMP ON I/O CONDITIONS	7-71
Sector Hit	7-72
Scan Hit	7-73
INPUT/OUTPUT AND SENSE LINES	7-75
Output Bus Lines	7-75
Input Bus Lines	7-75
Sense Lines Used with MAPs	7-76

33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)

INTRODUCTION	8-1
Diskette Addressing	8-1
33FD Diskette Drive	8-2
33FD Diskette Drive Assembly	8-2
33FD Operating Sequences	8-3
Frequency Modulation Read and Write Circuits	8-4
Diskette 1 Format	8-5
53FD Diskette Drive	8-6
53FD Diskette Drive Assembly	8-6
53FD Operating Sequences	8-7
Modified Frequency Modulation Read and Write Circuits	8-8
Diskette 2D Format	8-9
DATA FLOW	8-11
OPERATIONS	8-12
Seek Operations	8-12
Seek Data Flow	8-13
Read Operation	8-14
Read Data Flow	8-17
Write Operation	8-18
Write Data Flow	8-19
Find Sector Identification Operation	8-20
Find Sector Identification Data Flow	8-23

Write Sector Identification Operation	8-24
Write Sector Identification Data Flow	8-25
COMMANDS	8-26
I/O Load Command	8-26
I/O Sense Command	8-28
I/O Control Load Command	8-30
Write Byte or Write Address Mark Byte	8-32
Command	8-32
Write Data Trigger	8-34
Write Cyclic Redundancy Character Byte	8-35
Command	8-35
Seek to Next Track Command	8-37
Search for Address Mark Byte Command	8-38
I/O Control Sense Command	8-40
Sense Interrupt Level Status Byte Command	8-43
Jump on I/O Command	8-44
FUNCTIONAL UNITS	8-46
Data Separator	8-46
Index Counter	8-46
Ready Counter	8-47
Control Storage Initial Program Load Track	8-47
Counter	8-47
Write Clock and Write Bit Ring	8-47
Read Clock and Read Bit Ring	8-47
Cyclic Redundancy Character Shift Register	8-48
Interrupt 1 and Interrupt 4 Requests	8-49
ERROR CONDITIONS	8-50
Fast Check	8-52
Not Ready	8-52
Missing Erase Current and Unexpected or Erase Current Present	8-53
ID Not Found (Missing Record)	8-53
Read Overrun Check	8-54
Write Overrun Check	8-54
Write Parity Check	8-54

5211 PRINTER ATTACHMENT

INTRODUCTION	9-1
Circuit Locations	9-1
Printer Interface	9-1
DATA FLOW	9-2
FUNCTIONAL UNITS	9-3
OPERATIONS	9-13
Printer Commands	9-13
Example of Print Operations	9-14
Printing Operations	9-15
Spacing Operations	9-15
COMMANDS	9-16
I/O Load Command	9-16
I/O Control Load Command	9-18

I/O Sense Command-I/O Control Sense	9-20
Command	9-20
Sense Interrupt Level Status Byte Command	9-22
Jump on I/O Command	9-24
ERROR CONDITIONS	9-26
INPUT/OUTPUT LINES	9-28
Hammer Interface Lines	9-28
Control Interface Lines	9-30
Operator Panel Interface Lines	9-31

ATTACHMENT CONTROLLER 1

INTRODUCTION	10-1
DATA FLOW AND FUNCTIONAL UNITS	10-2
Data Flow	10-2
Functional Units	10-3
CONTROLLER LINES	10-4
Lines to the Controller	10-4
Lines from the Controller	10-4
Data Bus Lines	10-4
Storage Select Lines	10-4
Storage Data Lines	10-5

WORK STATION ATTACHMENT 1

INTRODUCTION	11-1
DATA FLOW	11-2
FUNCTIONAL UNITS	11-3
Channel Interface	11-3
Controller Interface	11-4
Serial Interface	11-5
SERIAL INTERFACE TO WORK STATIONS	11-6
Data Transmissions	11-6
Phase Encoded Data	11-6
Predistorted and Distorted Data	11-7
Differential Data	11-7
Bit Synchronization	11-8
Frame Synchronization	11-8
Line Turnaround	11-8
Typical Transmission Sequences	11-8
Examples of Transmission Sequences	11-9
Commands	11-11
Frame Formats	11-11
OPERATIONS	11-12
Displaying a Message	11-13
Transmit and Receive Operations	11-14
Transmit Operation	11-14
Receive Operation	11-15
COMMANDS	11-16
I/O Load Command	11-16
I/O Control Load Command	11-18
I/O Sense Command	11-20

Jump on I/O Command	11-22	BSC Transmit/Receive	12-33	Network and Automatic Answering	12-77	Disk Drive Interface	13-13
Sense Interrupt Level Status Byte Command	11-23	BSC Transparent Operations	12-36	Switched Network Backup (SNBU), Wrap, and Line Connections	12-78	Write Data Flow	13-13
ERROR CONDITIONS	11-24	BSC Multipoint Operations	12-37	Switching and Jumpers for 2W/4W, SNBU, Wrap, and Line Connections	12-79	Read Data Flow	13-13
Controller Storage Parity Check	11-25	SDLC Transmit Operations	12-38	DIGITAL DATA SERVICE ADAPTER	12-80	OPERATIONS	13-14
Controller DBO/DBI Parity Check	11-27	SDLC Receive Operations	12-39	Transmission Rates	12-80	Operation Sequence	13-14
Long Time-out Check	11-27	Commands	12-42	Transmission Signal	12-80	Read ID	13-16
Serial Parity Check	11-28	I/O Load Command-I/O Control Load Command	12-42	Line Control Characters	12-80	Read Data	13-17
Work Station Controller Check (Any Check)	11-28	Load/Sense Buffer	12-44	Idle	12-80	Read Diagnostic	13-17
Channel DBO Parity Check	11-28	Load Time-out Clock and Registers	12-45	Zero Suppression	12-81	Read Verify	13-17
BASE CYCLE STEAL	11-29	Load Timing Chart	12-47	Out of Service	12-81	Write ID	13-18
INPUT/OUTPUT LINES	11-30	I/O Sense Command	12-48	Line Control Character Flow	12-82	Write Data	13-18
DATA COMMUNICATIONS	12-1	Sense Data, Registers, and Interrupt Conditions	12-50	Interface Lines	12-83	Scan Equal, Scan High or Equal, Scan Low or Equal	13-20
INTRODUCTION	12-1	Sense Data Timing Chart	12-51	62PC DISK DRIVE AND ATTACHMENT	13-1	Diagnostic Operations	13-21
Data Communications Systems	12-1	Sense Microinterrupt Level Timing Chart	12-53	INTRODUCTION	13-1	Load Seek Required Address Direct	13-21
Data Communications Networks	12-1	Error Conditions	12-54	62PC Disk Drive	13-1	Load Seek Control Direct	13-21
Point-to-Point Network	12-1	Adapter Check	12-54	Grounding	13-1	Sense File Direct	13-21
Multipoint Network	12-1	Data Set (Not) Ready	12-55	Subframe	13-1	Sense File Diagnostic Sense Bytes 1, 2, and 3	13-21
Binary Synchronous Communications	12-2	Abortive Disconnect	12-55	Disk Enclosure and Spindle Brake	13-1	Sense File Diagnostic Sense Bytes 1, 2, and 3 256 Sample Test	13-21
BSC Message Format	12-2	Receive Time-out	12-55	Actuator Lock	13-1	Sense File Diagnostic Wrap	13-21
Transmit and Receive Storage Contents of Message	12-4	Invalid ASCII Character	12-55	Drive Motor Assembly	13-1	Disk Speed Timing Diagnostic	13-21
EBCDIC, ASCII, and Line Control Characters	12-5	Invalid Frame	12-55	Attachment	13-1	Timed Seek Diagnostic	13-21
Synchronous Data Link Control	12-6	Secondary SDLC Time-out (Inactivity Timer)	12-55	Circuit Locations	13-2	Read Data with Data Repeat	13-21
Frame Format	12-6	Primary SDLC Time-out (Idle Detect) and Nonproductive Timer)	12-55	DISK FORMAT	13-3	Read Common Adapter Buffer Storage	13-21
Control Field Formats	12-7	Block/Frame Check Error	12-55	Cylinders	13-3	Common Adapter File Control Block	13-22
Primary Station Commands and Secondary Station Responses	12-8	DBO Parity	12-55	Tracks	13-3	Loading and Sensing the Common Adapter File Control Block	13-26
Examples of SDLC Commands and Responses	12-9	Diagnostics	12-56	Servo Track	13-3	Loading the Common Adapter File Control Block	13-26
Systems Network Architecture	12-10	Diagnostic Mode and Wrap Test	12-56	Data Track	13-3	Sensing the Common Adapter File Control Block	13-26
SNA/SDLC Data Relationship	12-10	Internal Clock Feature	12-60	Guard Band	13-3	Interrupts	13-30
Types of Network Addressable Units	12-10	EIA/CCITT Line Adapter	12-61	Landing Zone	13-3	Burst Mode Cycle Steal	13-32
Physical Configuration	12-10	MODEMS	12-62	Sectors	13-4	Servo Tracks and Servo Track Follow	13-36
SNA/SDLC Buffer	12-12	IBM 1200 BPS Integrated Modem	12-62	Logical Record to Sector ID	13-5	Access Locating	13-36
Modems and Interfaces	12-19	Nonswitched Network Interface	12-62	Logical Record to Physical Sector Location Conversion Chart	13-6	Dedicated Servo	13-36
COMMUNICATIONS ADAPTER	12-20	Switched Network Interface	12-64	Data Recording	13-8	Track Follow Waveshapes	13-40
Data Flow	12-20	1200 BPS Transmit Operations	12-66	Reading and Writing Data	13-8	Sample Servo	13-41
Functional Units	12-21	Receive Operations	12-66	DATA PROTECTION	13-9	Sample Servo Waveshapes	13-42
Adapter Controls	12-24	Automatic Answering	12-66	Data Unsafe Conditions	13-9	Access Operations	13-42
System Level Interface	12-28	1200 BPS Integrated Modem Tests	12-67	Not Ready	13-9	Starting the Operation	13-44
Queue	12-28	Line Plate for Public Switched Network	12-68	Power On and Power Off	13-9	Performing the Operation	13-46
Input/Output Blocks	12-28	IBM 2400 BPS Integrated Modem	12-68	DATA FLOW	13-10	Seek Calibration Sequence	13-46
Operations	12-28	Operation	12-68	System I/O Channel Interface	13-12	Seek Waveshapes	13-48
BSC Receive Only	12-28	2400 BPS Transmit Data Flow	12-72	Common Adapter Interface	13-12	Reading and Writing Data	13-49
BSC Receive Initial Delayed (Multipoint)	12-31	2400 BPS Receive Data Flow	12-74	State Counter	13-12	Head Selection	13-49
BSC Receive Initial (Point-to-Point)	12-31	Unclamp Demodulation Circuits	12-74	Controller	13-12	Writing Data	13-50
BSC Receive Initial (Multipoint)	12-31	Switched Network and Automatic Answering Operation	12-76	Buffer Storage	13-12	Reading Data	13-51
BSC Transmit/Receive Overlay	12-31	2400 BPS Integrated Modem with Switched		Oscillator and Clocks	13-12		
BSC Transmit/Receive Initial (Multipoint)	12-32						

Write Waveshapes	13-52
Read Waveshapes	13-54
Power On and Power Off Operations	13-56
Power Sequence	13-56
Emergency Power Off	13-57
Control Storage Initial Program Load	13-58
Common Adapter Initial Program Load Operation	13-58
Command Bus In	13-60
COMMANDS	13-62
I/O Load Command-I/O Control	
Load Command	13-62
I/O Sense Command-I/O Control	
Sense Command	13-64
Sense Interrupt Level Status Byte	
Command	13-65
Jump on I/O Condition Command	13-66
Common Adapter Commands	13-67
Common Adapter Command Descriptions	13-71
ERROR CONDITIONS	13-72
Channel Adapter Sensed Errors	13-73
Disk Drive Sensed Errors	13-74
Common Adapter Sensed Errors	13-75
INPUT/OUTPUT LINES	13-80
Lines Between the Channel and the Channel Adapter	13-81
Lines Between the Channel Adapter and the Common Adapter	13-82
CA Data Bus (18 Lines, Bidirectional)	13-82
Tag Bus (9 Lines)	13-82
Lines Between the Common Adapter and the 62PC Disk Drive	13-82
Dedicated Cable	13-82
Bus Cable	13-83
33FD/53FD/72MD DISKETTE DRIVE AND ATTACHMENT (LEVEL 2)	14-1
INTRODUCTION	14-1
33FD Diskette Drive	14-2
33FD Diskette Drive Assembly	14-2
33FD Operating Sequence	14-3
53FD Diskette Drive	14-4
53FD Diskette Drive Assembly	14-4
53FD Operating Sequence	14-5
72MD Diskette Magazine Drive	14-6
Autoloader Units	14-6
Diskette Drive Components	14-7
Logic Cards	14-7
Stepper Motors	14-8
72MD Operating Sequences	14-10

Frequency Modulation Read and Write Circuits	14-12
Modified Frequency Modulation Read and Write Circuits	14-13
Diskette 1 Format	14-14
Diskette 2D Format	14-15
DATA FLOW	14-16
OPERATIONS	14-17
Diskette Drive Operations	14-17
Seek Operation	14-17
Read Operation	14-19
Write Operation	14-21
Write Verify Operation	14-22
Find Sector Identification Operation	14-23
Write Sector Identification Operation	14-24
CSIPL Read Operation	14-26
Autoloader Operations	14-27
Select Slot	14-27
Orient	14-27
Eject	14-27
Abort	14-27
COMMANDS	14-28
I/O Load Command-I/O Control	
Load Command	14-28
Autoloader Mode Commands	14-30
Select Diskette	14-31
Orient	14-31
Eject	14-31
Load Heads	14-31
Unload Heads	14-31
Reset Sense	14-31
Abort	14-31
Sense 0 through Sense 5	14-31
I/O Sense Command-I/O Control	
Sense Command	14-32
Jump on I/O Condition Command	14-34
Sense Interrupt Level Status Byte	
Command	14-36
FUNCTIONAL UNITS	14-37
Data Separator	14-37
Index Counter	14-37
Ready Counter	14-38
Control Storage Initial Program Load Track Counter	14-38
CSIPL Autoloader Sequence	14-38
Read/Write Clock	14-39
Write Trigger	14-40
Address Mark Detection	14-42
Bit Ring	14-42
Cyclic Redundancy Character Shift Register	14-43
ID Buffer	14-44

Data Buffer	14-45
Sector Sequence Control	14-45
Track Sequence Control	14-45
Byte Counter	14-46
Cycle Steal Control	14-46
Interrupt Level 4 Request	14-47
DBI Assembler	14-47
CBI Assembler	14-47
Op Decode	14-47
Autoloader Control	14-47
Seek Control	14-47
500-Kilohertz Oscillator	14-47
Error Conditions	14-48
Diskette Drive Errors	14-49
Autoloader Errors	14-54
INPUT/OUTPUT LINES	14-56
3262 PRINTER ATTACHMENT	15-1
INTRODUCTION	15-1
Circuit Locations	15-1
Printer Interface	15-1
Circuit Description	15-2
Attachment States	15-4
DATA FLOW-T2 CARD	15-10
DATA FLOW-U2 CARD	15-11
FUNCTIONAL UNITS	15-12
OPERATIONS	15-37
Printer Commands	15-37
Example of Print Operations	15-38
Printing Operations	15-39
Spacing Operations	15-39
COMMANDS	15-40
I/O Load Command	15-40
I/O Control Load Command	15-42
I/O Sense Command-I/O Control Sense	
Command	15-44
Sense Interrupt Level Status Byte Command	15-46
Jump on I/O Command	15-48
ERROR CONDITIONS	15-50
INPUT/OUTPUT LINES	15-52
Hammer Interface Lines	15-52
Control Interface Lines	15-54
Operator Panel Interface Lines	15-55
ATTACHMENT CONTROLLER 2	16-1
INTRODUCTION	16-1
DATA FLOW	16-2

FUNCTIONAL UNITS	16-3
Processor-to-Processor Interface	16-3
Control Processor Channel Adapter	16-3
Command Bus out	16-3
Data Bus Out	16-3
Data Buffer	16-3
Data Transfer Control	16-3
Command Bus In	16-3
Data Bus In	16-3
Interrupt Request A Register	16-4
Attachment Processor Channel Adapter	16-4
Interrupt Request X and Y Register	16-4
Attachment Processor Channel	16-5
Attachment Processor Channel Controls	16-5
I/O Data Bus In	16-5
I/O Command Bus In	16-5
I/O Command Bus Out	16-5
I/O Data Bus Out	16-6
Data Buffer	16-6
Channel Register	16-6
Channel Check Register	16-6
Interrupt Timer	16-6
Interrupt Controls	16-6
20 mHz Oscillator	16-6
Attachment Processor	16-6
Storage Controls	16-6
Micro Operation Register	16-6
Processor Checks Register	16-6
Controller Storage	16-7
X-Register and Y-Register	16-7
Arithmetic and Logic Unit	16-7
Storage Data Register	16-7
Local Storage Registers	16-7
Processor Condition Register	16-7
PROCESSOR-TO-PROCESSOR INTERFACE OPERATIONS	16-8
Control Processor Commands	16-8
I/O Load Command	16-8
I/O Control Load Command	16-10
I/O Sense Command	16-12
Sense Interrupt Level Status Byte Command	16-14
Attachment Processor Commands	16-15
I/O Load Command	16-15
I/O Control Load Command	16-17
I/O Sense Command	16-19
Data Transfer Modes	16-21
Base Cycle Steal (Attachment Processor to Processor-to-Processor Interface) Bidirectional	16-21

Burst Cycle Steal (Attachment Processor to Processor-to- Processor) 16-22

Control Processor Interrupts 16-23

Attachment Processor Conditions 16-23

Control Processor Condition 16-23

Hardware Conditions 16-23

Resetting the 'Interrupt A Request' Line . . . 16-23

Attachment Processor Interrupts 16-25

Interrupt X Request 16-25

Control Processor Conditions 16-25

Attachment Processor Conditions 16-25

Hardware Condition 16-25

Resetting the 'Interrupt X Request' Line . . . 16-25

Interrupt Y Request 16-27

Resetting the 'Interrupt Y Request' Line . . . 16-27

ATTACHMENT PROCESSOR CHANNEL

OPERATIONS 16-28

Commands 16-28

I/O Immediate 16-28

I/O Storage (WTCL, WTCH, RDCL, RDCH) . . . 16-31

Base Cycle Steal 16-33

Interrupts 16-35

Fixed-Interval Timer 16-36

STORAGE INTERFACE 16-37

Read Cycle 16-37

Write Cycle 16-38

Refresh Cycles 16-38

Adjusting Storage Size 16-38

ERROR CONDITIONS 16-39

DBO Parity Checks 16-39

Checks on the Attachment Processor Channel . . 16-39

Blast Condition 16-39

Attachment Processor Checks 16-41

APPENDIX A. DISKETTE FORMATS A-1

GLOSSARY G-1

INDEX X-1