

SY31-0458-6

**IBM System/34  
5340 System Unit  
Theory Diagrams Manual**

Introduction

1

Control Processor

2

Main Storage Processor

3

Interrupts and Cycle Steal Requests  
Channel

4

Channel

5

Control Panels

6

62EH Disk Drive and Attachment

7

Diskette Drive and Attachment  
(Level 1)

8

5211 Printer Attachment

9

Attachment Controller 1

10

Work Station Attachment

11

Data Communications

12

62PC Disk Drive and Attachment

13

Diskette Drive and Attachment  
(Level 2)

14

3262 Printer Attachment

15

Attachment Controller 2

16



PUBLICATION DRAWING

Part number	4237866
Date	Change number
01 April 79	834807
25 July 79	834824
27 June 80	835000
11 Nov 80	835083
04 DEC 81	835201

Base form number: SY31-0458  
 Title: System/34 5340 System Unit Theory Diagrams Manual

NOTE: All items following the last row of asterisks are to be shipped.

Change number	Form/TNL	Description/Comments
832742	SY31-0458	First release
832742M	SY31-0458	Second release
832850	SY31-0458	Version 1, first customer ship
832964	SN31-6216	TNL to correct the first 6 sections of the manual
833024	SN31-6217	TNL to correct the last 6 sections of the manual
832999	SY31-0458-1	Major revision of manual; Ship new version of manual.
834777	SY31-0458-2	Major revision of manual; Version 3
834807	SN31-6268	TNL to Section 14 to support the new style picker.
834824	SY31-0458-3	Major revision of manual; Version 4
835000	SY31-0458-4	Major revision of manual; Version 5
835083	SY31-0458-5	Major revision of manual; Version 6
835201	SY31-0458-6	Major revision of manual; Version 7

**5340**  
VOLUME  
A  
MAINTENANCE  
ANALYSIS  
PROCEDURES  
S/N \_\_\_\_\_  
MAP'S 0000-1149  
BOOK 1 OF 2

0000-0011 MAP TABLE OF CONTENTS AND DESCRIPTION  
0101-0199 SYSTEM ENTRY  
0303-0351 INITIAL PROGRAM LOAD  
0500-0584 POWER  
0700-0782 5211 PRINTER CONTROLLER  
0800-0842 3262 PRINTER CONTROLLER  
0900-0999 62EH DISK ATTACHMENT  
1000-1099 62PC DISK ATTACHMENT  
1101-1149 WORK STATION CONTROLLER (PART 1)

**5340**  
VOLUME  
A  
MAINTENANCE  
ANALYSIS  
PROCEDURES  
S/N \_\_\_\_\_  
MAP'S 1160-89XX  
BOOK 2 OF 2

1160-1199 WORK STATION CONTROLLER (PART 2)  
1201-1299 WORK STATION (IDEOGRAPHIC)  
1301-1309 CE PANEL  
1501-1589 CONTROL PROCESSOR  
17XX-1719 CONTROLLER (MLCA)  
2101-2105 OPERATOR PANEL  
2718-2719 72MD DISKETTE DRIVE  
3000-30XX DATA COMMUNICATIONS  
31XX-39XX DATA COMMUNICATIONS ATTACHMENT  
41XX-4171 1255 ATTACHMENT  
5001-5011 INTERMITTENT FAILURE REPLACEMENT LIST  
81XX-89XX ERROR LOG

**5340**  
VOLUME  
B  
MAINTENANCE  
S/N \_\_\_\_\_  
BOOK 1 OF 1

01-000 INTRODUCTION TO MAINTENANCE  
02-000 REFERENCE INFORMATION  
05-000 POWER  
07-000 5211 PRINTER ATTACHMENT  
09-000 62EH DISK DRIVE  
10-000 62PC DISK DRIVE  
11-000 WORK STATION ATTACHMENT  
12-000 WORK STATION (IDEOGRAPHIC)  
13-000 CE PANEL  
15-000 PROCESSING UNIT  
21-000 OPERATOR PANEL  
23-000 33FD DISKETTE DRIVE  
25-000 53FD DISKETTE DRIVE  
27-000 72MD DISKETTE DRIVE  
30-000 DATA COMMUNICATIONS (MLCA)  
31-000 DATA COMMUNICATIONS  
40-000 1255 MICR ATTACHMENT  
45-000 INSTALLATION INSTRUCTIONS  
80-000 ERROR INFORMATION INTRODUCTION  
81-000 MAIN STORAGE PROCESSOR  
82-000 CONTROL PROCESSOR  
83-000 DISK  
84-000 DISKETTE I  
85-000 LINE PRINTER  
86-000 WORK STATION CONTROLLER  
87-000 DISPLAY STATIONS  
88-000 MATRIX PRINTERS  
89-000 DATA COMMUNICATIONS  
99-000 DIAGNOSTIC SERVICE GUIDE  
PARTS CATALOG

**5340**  
VOLUME  
C  
THEORY  
DIAGRAMS  
S/N \_\_\_\_\_  
BOOK 1 OF 1

INTRODUCTION  
CONTROL PROCESSOR  
MAIN STORAGE PROCESSOR  
INTERRUPTS AND CYCLE STEAL REQUESTS  
CHANNEL  
CONTROL PANELS  
62EH DISK DRIVE AND ATTACHMENT  
62PC DISK DRIVE AND ATTACHMENT  
DISKETTE DRIVE AND ATTACHMENT (LEVEL 1)  
DISKETTE DRIVE AND ATTACHMENT (LEVEL 2)  
5211 PRINTER ATTACHMENT  
ATTACHMENT CONTROLLERS  
WORK STATION ATTACHMENT  
WORK STATION (IDEOGRAPHIC)  
DATA COMMUNICATIONS  
DATA COMMUNICATIONS (MLCA)  
3262 PRINTER ATTACHMENT

**5340**  
VOLUME  
D  
FIELD  
SERVICE  
LOGICS  
S/N \_\_\_\_\_  
BOOK 1 OF 1

AA000 TABLE OF CONTENTS  
AA100 INTRODUCTION  
ABXXX CABLE AND PIN INFORMATION  
ACXXX PLUGCHARTS  
ADXXX NET LISTS AND PIN LISTS  
AEXXX SECOND LEVEL LOGIC DIAGRAMS  
AFXXX VOLTAGE DISTRIBUTION  
AYXXX LOGIC BLOCK SYMBOLOGY  
CEXXX CE PANEL  
CHXXX CHANNEL  
CSXXX CONTROL STORAGE  
DXXXX DISKETTE ATTACHMENT LEVEL I (DL, DM, AND DX PAGES)  
FAXXX DATA COMMUNICATIONS ATTACHMENT  
FBXXX DATA COMMUNICATION ATTACHMENT (MLCA)  
FLXXX 72MD DSKT  
FMXXX 72MD D:S.  
FXXXX 72MD DRIVE  
GXXXX DISK ATTACHMENT (GE, GP, AND GV PAGES)  
HXXX 62PC DISK ATTACHMENT (HA, HB, HC, HD, HE, AND HH PAGES)  
HXXXX 1255 ATTACHMENT  
MSXXX MSP STORAGE PANEL  
OPXXX OPERATOR PANEL  
PAXXX DEVICE ATTACHMENTS FOR CHANNEL  
PCXXX CONTROL PROCESSOR  
PHXXX MAIN STORAGE PROCESSOR  
PRXXX 5211 PRINTER ATTACHMENT  
PSXXX PRINTER CONTROLLER  
PTXXX 3262 PRINTER ATTACHMENT  
PUXXX 3262 PRINTER ATTACHMENT  
WCXXX WORK STATION (IDEOGRAPHIC)  
WSXXX WORK STATION CONTROLLER  
YAXXX POWER

EC HISTORY		DRAWING TITLE
27 JUN 80	835000	VOL C MLM OVERVIEW
02 DEC 80	835116	MACH 5340
04 DEC 81	835201	PART NO. 4237998
<b>C</b>		CLASSIFICATION
		JLC 01 DEC 77 <b>IBM</b> CORP



SY31-0458-6

**IBM System/34  
5340 System Unit  
Theory Diagrams Manual**

<b>1</b>	<b>Introduction</b>
<b>2</b>	<b>Control Processor</b>
<b>3</b>	<b>Main Storage Processor</b>
<b>4</b>	<b>Interrupts and Cycle Steal Requests</b>
<b>5</b>	<b>Channel</b>
<b>6</b>	<b>Control Panels</b>
<b>7</b>	<b>62EH Disk Drive and Attachment</b>
<b>8</b>	<b>Diskette Drive and Attachment (Level 1)</b>
<b>9</b>	<b>5211 Printer Attachment</b>
<b>10</b>	<b>Attachment Controller 1</b>
<b>11</b>	<b>Work Station Attachment</b>
<b>12</b>	<b>Data Communications</b>
<b>13</b>	<b>62PC Disk Drive and Attachment</b>
<b>14</b>	<b>Diskette Drive and Attachment (Level 2)</b>
<b>15</b>	<b>3262 Printer Attachment</b>
<b>16</b>	<b>Attachment Controller 2</b>

# Preface

This manual contains information about the operation of the IBM System/34. The manual is for the customer engineer who is troubleshooting a failure that the System/34 MAPs (maintenance analysis procedures) failed to isolate, or for one who wishes to improve his knowledge of System/34 operation. Each major system function is described in a separate section, as listed in the *Contents*.

Customer engineers using this manual are assumed to have been trained on System/34 as described in the *IBM System/34 Technical Service Letter*.

There are several CAUTION messages in this manual. You can use the blank lines below each message to translate the message into your own words.

*Note:* This manual follows the convention that *he* means *he or she*.

## Related Publications

- *IBM System/34 5340 System Unit Maintenance Manual*, SY31-0457
- *IBM System/34 Control Storage Logic Manual*, SY31-0562
- *IBM System/34 Functions Reference Manual*, SA21-9243
- *IBM System/34 System Data Areas and Diagnostic Aids Manual*, LY21-0049
- *IBM System/34 Program Products and Physical Setup, Installation and Modification Reference Manual*, SC21-7689
- *IBM System/34 System Support Program Logic Manual: System*, LY21-0050

- *IBM 5211 Printer Maintenance Information*
- *IBM 3262 Printer Maintenance Information*
- *IBM System/34 Multiline Communications Adapter Theory Diagrams Manual*, SY31-0627

For systems that use the ideographic work station display, see the following manuals:

- *IBM System/34 5340 System Unit Ideographic Feature Theory Diagrams Manual Supplement*, SA09-1801
- *IBM System/34 5340 System Unit Ideographic Feature Maintenance Manual Supplement*, SA09-1014
- *IBM System/34 Functions Reference Ideographic Feature Supplement (5255 Display Station Model 1)*, SA09-1632
- *IBM System/34 Functions Reference Ideographic Feature Supplement (5255 Display Station Model 2)*, SA09-1633

## Seventh Edition (January 1982)

This is a major revision of, and makes obsolete, SY31-0458-5. Changes or additions to the text and illustrations are indicated by a vertical line to the left of the change or addition. Changes are periodically made to the information herein; these changes will be reported in technical newsletters or in new editions of this publication.

Use this publication only for the purposes stated in the *Preface*.

It is possible that this material may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming, or services in your country.

Publications are not stocked at the address below. Requests for copies of IBM publications and for technical information about the system should be made to your IBM representative or to the branch office serving your locality.

This publication could contain technical inaccuracies or typographical errors. Use the Reader's Comment Form at the back of this publication to make comments about this publication. If the form has been removed, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901. IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

# Contents

<b>LIST OF ABBREVIATIONS AND ACRONYMS</b> . . . . .	ix	Logical/Arithmetic 1 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC) . . . . .	2-42	Status 1 Gate . . . . .	2-117	Move Logical Immediate (MVI) . . . . .	3-34
<b>LEGEND</b> . . . . .	xiii	Condition Code for Logical Operations . . . . .	2-42	Status 2 Gate . . . . .	2-118	Set Bits On Masked (SBN) . . . . .	3-35
<b>INTRODUCTION TO IBM SYSTEM/34</b> . . . . .	1-1	Condition Code for Arithmetic Operations . . . . .	2-42	<b>ERROR CONDITIONS</b> . . . . .	2-119	Set Bits Off Masked (SBF) . . . . .	3-35
<b>CONTROL PROCESSOR</b> . . . . .	2-1	Logical/Arithmetic Functions . . . . .	2-43	Control Processor Checks . . . . .	2-119	Store Register (ST) . . . . .	3-36
<b>DATA FLOW AND CLOCKS</b> . . . . .	2-1	Logical/Arithmetic 2 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC) . . . . .	2-46	Processor Errors . . . . .	2-119	Load Register (L) . . . . .	3-37
Data Flow . . . . .	2-1	Condition Code for Logical Operations . . . . .	2-46	Error Conditions (Second Level) . . . . .	2-119	Load Address (LA) . . . . .	3-38
Clocks . . . . .	2-3	Condition Code for Arithmetic Operations . . . . .	2-46	Machine Check Interrupt and Processor Check Generation . . . . .	2-120	Logical Instructions . . . . .	3-39
System . . . . .	2-3	Logical/Arithmetic Functions . . . . .	2-47	MSP Hardware Checks . . . . .	2-121	Compare Logical Immediate (CLI) . . . . .	3-39
I/O Attachment and Controller . . . . .	2-4	Load Immediate (LI) . . . . .	2-50	Control Processor Checks . . . . .	2-122	Compare Logical Characters (CLC) . . . . .	3-40
Storage . . . . .	2-4	Compare Immediate (CI) . . . . .	2-52	SDR Parity Check Generation . . . . .	2-123	Test Bits On Masked (TBN) . . . . .	3-42
<b>OPERATIONS</b> . . . . .	2-5	Subtract Immediate/Add Immediate (SI, AI) . . . . .	2-54	MOR Parity Check . . . . .	2-124	Test Bits Off Masked (TBF) . . . . .	3-42
IPL-Customer User Programs . . . . .	2-5	Test Mask (TM) . . . . .	2-56	Storage Gate High/Low Parity Check and Generation . . . . .	2-125	Branch on Condition (BC) . . . . .	3-44
Control Storage Initial Program Load (CSIPL) . . . . .	2-5	Set Bits On (SBN) . . . . .	2-58	ALU Gate High Parity Check and Generation . . . . .	2-126	Command Instructions . . . . .	3-46
Main Storage Initial Program Load (MSIPL) . . . . .	2-6	Set Bits Off (SBF) . . . . .	2-60	ALU Gate Low Parity Check and Generation . . . . .	2-127	Jump on Condition (JC) . . . . .	3-46
IPL Timing Sequence . . . . .	2-7	Storage (LC, LM, STC, STM) . . . . .	2-63	Control Storage SAR Parity Check . . . . .	2-128	Load Program Mode Register (LPMR) . . . . .	3-47
Display Light Sequence (Byte 0) . . . . .	2-7	Instruction List . . . . .	2-63	MSP Check Bits 1 and 2 . . . . .	2-129	Supervisor Call (SVC) . . . . .	3-48
Disk Operation . . . . .	2-8	Main Storage Access by Control Processor . . . . .	2-66	<b>MAIN STORAGE PROCESSOR</b> . . . . .	3-1	<b>FUNCTIONAL UNITS</b> . . . . .	3-50
Disk Sequence . . . . .	2-9	Control Processor Control of MSAR . . . . .	2-67	DATA FLOW AND CLOCK . . . . .	3-2	Main Storage . . . . .	3-51
62EH Disk Timing . . . . .	2-11	MSP Bus Line Control . . . . .	2-68	Data Flow . . . . .	3-2	Main Storage Address Register . . . . .	3-51
62PC Disk Timing . . . . .	2-12	Main Storage Address Decoding . . . . .	2-69	Parity Checking and Generation . . . . .	3-2	Operation Register . . . . .	3-51
IPL-Customer SSP from Diskettes . . . . .	2-13	Register Control (WMPR, RMPR) . . . . .	2-73	Clock . . . . .	3-4	Q-Backup Register . . . . .	3-51
IPL-CE Diagnostics . . . . .	2-15	Instruction List . . . . .	2-73	<b>OPERATIONS</b> . . . . .	3-6	X-Register . . . . .	3-51
Diskette CSIPL Diagnostic Sequence . . . . .	2-17	Storage Direct (L, ST) . . . . .	2-76	Instruction and Execution Cycles . . . . .	3-6	X-Registers . . . . .	3-51
Diskette Timing (Level 1 Attachment) . . . . .	2-18	Move Local Storage Register (MVR) . . . . .	2-78	Sequential Instruction Execution . . . . .	3-6	Y-Register . . . . .	3-51
33FD/53FD CSIPL Flowchart (Level 1 Attachment) . . . . .	2-19	Hexadecimal Branch (HBN, HBZ) . . . . .	2-80	I/O Data Movement . . . . .	3-6	Arithmetic and Logic Unit . . . . .	3-51
Diskette Timing (Level 2 Attachment) . . . . .	2-21	Hexadecimal Move (SRL, SRLD, MZZ, MZN) . . . . .	2-82	Instruction Formats . . . . .	3-6	Arithmetic and Logic Unit Parity Predict . . . . .	3-51
33FD/53FD/72MD CSIPL Flowchart (Level 2 Attachment) . . . . .	2-22	I/O Immediate . . . . .	2-88	Instruction Fetch Operation . . . . .	3-8	Incrementer or Decrementer . . . . .	3-51
Error Indications . . . . .	2-24	I/O Load or I/O Control Load (IOL, IOCL) . . . . .	2-94	Addressing . . . . .	3-10	Decimal Correct . . . . .	3-52
CSIPL Switch Options . . . . .	2-27	I/O Sense or I/O Control Sense (IOS, IOCS) . . . . .	2-96	Direct Addressing . . . . .	3-10	Local Storage Register . . . . .	3-52
Instructions . . . . .	2-28	Sense Interrupt Level Status Byte (SILSB) . . . . .	2-98	Indexing . . . . .	3-10	Program Status Register . . . . .	3-53
Instruction Times . . . . .	2-28	Control Processor Load Function (MPLF) . . . . .	2-99	Address Translation . . . . .	3-10	Status Byte Registers . . . . .	3-54
Sequence and Timing . . . . .	2-28	Control Processor Sense (MPS) . . . . .	2-99	Instruction Execution . . . . .	3-12	Status Byte 0 (Sense Only) . . . . .	3-54
Routine Printout . . . . .	2-29	I/O Storage (WTCL, WTCH, RDCL, RDCH, WTM, RDM) . . . . .	2-100	Arithmetic Instructions . . . . .	3-13	Status Byte 1 (Load Only) . . . . .	3-54
Mnemonic Listing . . . . .	2-30	Instruction List . . . . .	2-100	Zero and Add Zoned (ZAZ) . . . . .	3-13	Status Byte 2 . . . . .	3-54
<b>INSTRUCTION EXECUTION</b> . . . . .	2-32	Jump on I/O Condition (JIO) . . . . .	2-104	Add Zoned Decimal (AZ) . . . . .	3-15	Status Byte 3 . . . . .	3-54
Signals, Gating Lines, and Logical Functions for Timing Charts . . . . .	2-32	<b>FUNCTIONAL UNITS</b> . . . . .	2-108	Subtract Zoned Decimal (SZ) . . . . .	3-16	Backup Mode Register . . . . .	3-54
Branch (B) . . . . .	2-34	Control Storage . . . . .	2-109	Recomplement Cycle . . . . .	3-18	Configuration Control Register . . . . .	3-54
Branch (Stop Condition) (B) . . . . .	2-35	Storage Address Register . . . . .	2-109	Add Logical Characters (ALC) . . . . .	3-21	Address Compare Register . . . . .	3-54
Branch and Link (BAL) . . . . .	2-36	Micro-Operation Register . . . . .	2-109	Subtract Logical Characters (SLC) . . . . .	3-22	Address Translation . . . . .	3-55
Jump on Condition (JC) . . . . .	2-38	X-Registers and Y-Registers . . . . .	2-109	Add to Register (A) . . . . .	3-24	Address Translation Registers . . . . .	3-55
Jump on Condition (Stop Condition) (JC) . . . . .	2-40	Arithmetic and Logic Units . . . . .	2-110	Data Control Instructions . . . . .	3-26	Program Mode Register . . . . .	3-55
		Arithmetic and Logic Unit Gates . . . . .	2-111	Move Hexadecimal Character (MVX) . . . . .	3-26	Control Mode Register . . . . .	3-55
		Arithmetic and Logic Unit Parity Predict . . . . .	2-111	Move Characters (MVC) . . . . .	3-28	<b>ERROR CONDITIONS</b> . . . . .	3-56
		Storage Data Register . . . . .	2-112	Edit (ED) . . . . .	3-30	Main Storage Processor Checks . . . . .	3-56
		Local Storage Registers . . . . .	2-113	Insert and Test Characters (ITC) . . . . .	3-32	<b>INTERRUPTS AND CYCLE STEAL REQUESTS</b> . . . . .	4-1
		Processor Condition Register . . . . .	2-114			<b>INTERRUPTS</b> . . . . .	4-1
		Storage Gate High/Low . . . . .	2-116			Local Storage Register Stack . . . . .	4-2
						Interrupt Levels . . . . .	4-3
						Interrupt Level 0 . . . . .	4-3

Interrupt Level 1-Disk and Diskette . . . . . 4-3  
 Interrupt Level 2-Communications and Fixed Interval Timer . . . . . 4-3  
 Interrupt Level 3 . . . . . 4-3  
 Interrupt Level 4 . . . . . 4-3  
 Interrupt Level 5 . . . . . 4-3  
 Main Program Level Interrupt . . . . . 4-3  
 Interrupt/Cycle Steal Priority Encode and LSR Selection . . . . . 4-4  
 MSP Set Interrupt Level 5 . . . . . 4-5  
**CONTROL PROCESSOR AND MAIN STORAGE PROCESSOR COMMUNICATION** . . . . . 4-6  
**CONTROL PROCESSOR AND CHANNEL COMMUNICATION** . . . . . 4-7  
**CHANNEL** . . . . . **5-1**  
 INTRODUCTION . . . . . 5-1  
 DATA FLOW . . . . . 5-1  
 I/O Operations . . . . . 5-2  
 I/O Instructions . . . . . 5-3  
   Processing Unit Storage Link to I/O Attachments . . . . . 5-3  
   Control Processor Local Storage Register Link to I/O Attachments . . . . . 5-3  
   Control Processor Jump on I/O Condition Link to I/O Attachments . . . . . 5-6  
**PORT CARD** . . . . . 5-7  
 Port Parity . . . . . 5-7  
 Port Clock . . . . . 5-8  
   Generation of Port Clock Times . . . . . 5-8  
   Generation of Port Triggers . . . . . 5-8  
 Data Buffer . . . . . 5-12  
 Port Register . . . . . 5-13  
 Port Checks Register . . . . . 5-14  
 Port Decodes . . . . . 5-14  
   Interrupt/Cycle Steal Priority Control for LSRs . . . . . 5-14  
   Command Bus Out Decode . . . . . 5-15  
**CONTROL PROCESSOR/PORT CONTROLS** . . . . . 5-16  
**Port to Control Processor Lines** . . . . . 5-16  
   System Bus In-Nine Lines . . . . . 5-16  
   Storage Cycle Request-One Line . . . . . 5-16  
   Advance Time-One Line . . . . . 5-16  
   Block Processor Clock (BPC Tgr)-One Line . . . . . 5-16  
   Interrupt/Cycle Steal LSR Decode-Three Lines . . . . . 5-16  
   CBI Bit 4 Gated-One Line . . . . . 5-16  
   New Channel Check-One Line . . . . . 5-16  
   Proc Interrupt 1, 2, 4-Three Lines . . . . . 5-16  
   I/O Service Request-One Line . . . . . 5-16  
   Interrupt Request to Run Latch-One Line . . . . . 5-16

Control Processor to Port Lines . . . . . 5-16  
   T4 Through T6-One Line . . . . . 5-16  
   System Bus Out-Nine Lines . . . . . 5-16  
   I/O Instruction-One Line . . . . . 5-16  
   Phase A-One Line . . . . . 5-16  
   Machine Check Interrupt-One Line . . . . . 5-16  
   CSY Trigger-One Line . . . . . 5-16  
   System Reset-One Line . . . . . 5-16  
   T7-One Line . . . . . 5-16  
   Lamp Test-One Line . . . . . 5-16  
**PORT/ATTACHMENT CONTROLS** . . . . . 5-17  
**Port to Attachment Lines** . . . . . 5-17  
   MPXPO Bus Out-Nine Lines . . . . . 5-17  
   Control Out Pwr-One Line . . . . . 5-17  
   Service Out Pwr-One Line . . . . . 5-17  
   Command Bus Out 0, 1, 2-Three Lines . . . . . 5-17  
   Strobe Pwr-One Line . . . . . 5-17  
   Transfer Error-One Line . . . . . 5-17  
   Disk Burst Mode Gated-One Line . . . . . 5-17  
   Disk Strobe-One Line . . . . . 5-17  
   CSY Trigger-One Line . . . . . 5-17  
**Attachment to Port Lines** . . . . . 5-18  
   MPXPO Data In-Nine Lines . . . . . 5-18  
   Service In-One Line . . . . . 5-18  
   Microinterrupt Request-Five Lines . . . . . 5-18  
   Multidevice Response-One Line . . . . . 5-18  
   Base Cycle Steal Request-One Line (Per Device) . . . . . 5-18  
   Disk/Dskt Block Processor Clock-One Line . . . . . 5-18  
   Disk/Dskt (Load) BC Req-One Line . . . . . 5-18  
   Command Bus In (Bits 0, 1, 2, 3, 4, 5)-Six Lines . . . . . 5-18  
**Direct Lines-Control Processor/Attachments** . . . . . 5-18  
   Power On Reset-One Line . . . . . 5-18  
   System Reset-One Line . . . . . 5-18  
   Control Storage Initial Program Load (CSIPL) Latch-One Line . . . . . 5-18  
   CSIPL Cycle-One Line . . . . . 5-18  
   Interface Clock Times-Eight Lines . . . . . 5-18  
**OPERATIONS** . . . . . 5-19  
 Burst Cycle Steal Mode . . . . . 5-19  
   Disk Support Timing . . . . . 5-19  
   Disk Support Lines . . . . . 5-19  
   Burst Cycle Steal Mode (Operational Sequence) . . . . . 5-20  
   Base Cycle Steal Mode . . . . . 5-22  
   Base Cycle Steal Mode (Operational Sequence) . . . . . 5-22  
   Microinterrupt Level Mode . . . . . 5-24  
 Channel Exerciser Loop Program . . . . . 5-24

**COMMANDS** . . . . . 5-25  
**I/O Immediate** . . . . . 5-26  
   I/O Load or I/O Control Load (IOL, IOCL) . . . . . 5-26  
   I/O Load Instruction . . . . . 5-27  
   I/O Load (Big Picture) . . . . . 5-28  
   I/O Load (Detail) . . . . . 5-30  
   I/O Sense or I/O Control Sense (IOS, IOCS) . . . . . 5-32  
   I/O Sense Instruction . . . . . 5-33  
   I/O Sense (Big Picture) . . . . . 5-34  
   I/O Sense (Detail) . . . . . 5-36  
   Sense Interrupt Level Status Byte (SILSB) . . . . . 5-38  
   Sense Interrupt Level Status Byte (Big Picture) . . . . . 5-38  
   Sense Interrupt Level Status Byte (Detail) . . . . . 5-40  
   Control Processor Load Function (MPLF) . . . . . 5-42  
   Control Processor Sense (MPS) . . . . . 5-42  
**I/O Storage (WTCL, WTCH, RDCL, RDCH, WTM, RDM)** . . . . . 5-43  
   I/O Storage (Load-Big Picture) . . . . . 5-44  
   I/O Storage (Load-Detail) . . . . . 5-46  
   I/O Storage (Sense-Big Picture) . . . . . 5-48  
   I/O Storage (Sense-Detail) . . . . . 5-50  
   Jump on I/O Condition (JIO) . . . . . 5-52  
   Jump on I/O Condition (Big Picture) . . . . . 5-52  
   Jump on I/O Condition (Detail) . . . . . 5-54  
**ERROR CONDITIONS** . . . . . 5-56  
**Blast Conditions** . . . . . 5-56  
   Blast Condition Because of Time-out Check . . . . . 5-56  
   Blast Condition Because Data Bus In Is Not Zero . . . . . 5-57  
   Blast Condition Because of Assigning the Wrong Device . . . . . 5-58  
**Port Checks** . . . . . 5-59  
   Check Generation . . . . . 5-59  
   Transfer Error . . . . . 5-60  
   Time-out Conditions . . . . . 5-61  
   Processor Check Halt . . . . . 5-62  
**CONTROL PANELS** . . . . . 6-1  
**OPERATOR PANEL** . . . . . 6-1  
   Power Switch . . . . . 6-1  
   Power Light . . . . . 6-1  
   Load Switch/Light . . . . . 6-1  
   System In Use Light . . . . . 6-1  
   Power Check Light . . . . . 6-1  
   Thermal Check Light . . . . . 6-1  
   Processor Check Light . . . . . 6-1  
   Console Check Light . . . . . 6-1  
   Immediate Power Off Switch . . . . . 6-1  
**CE PANEL** . . . . . 6-2

Start Switch . . . . . 6-2  
 MSP Running Light . . . . . 6-2  
 Stop Switch . . . . . 6-2  
 Stop Light . . . . . 6-2  
 Mode Selector Switch . . . . . 6-2  
 CS IPL and MS IPL Switches . . . . . 6-16  
 Proc Interrupt (Processor Interrupt) Lights . . . . . 6-16  
 Reset Switch . . . . . 6-16  
 Address/Data and Display/Data Switches . . . . . 6-16  
 Clock Light . . . . . 6-16  
 Force Clock Switch . . . . . 6-16  
 Check Switch . . . . . 6-16  
 CE Start Switch . . . . . 6-16  
 Lamp Test Switch . . . . . 6-16  
 Stor Sel (Storage Select) Switch . . . . . 6-16  
 Add Comp (Address Compare) Switch . . . . . 6-17  
 Comm Dply (Communications Display) Switch . . . . . 6-17  
 Dply Pwr Chk (Display Power Check) Switch . . . . . 6-17  
 Pwr Fault Dply (Power Fault Display) Switches . . . . . 6-17  
**62EH DISK DRIVE AND ATTACHMENT** . . . . . 7-1  
 INTRODUCTION . . . . . 7-1  
 62EH Disk Drive . . . . . 7-1  
   Subframe . . . . . 7-2  
   Grounding . . . . . 7-2  
   Disk Enclosure . . . . . 7-2  
   Disk Spindle . . . . . 7-3  
   Transducer . . . . . 7-3  
   Actuator Lock . . . . . 7-3  
   Actuator . . . . . 7-4  
   Actuator Position Indicator . . . . . 7-4  
   Circuit Locations . . . . . 7-4  
   Motor and Brake . . . . . 7-4  
 Write Safety . . . . . 7-5  
   Data Unsafe Conditions . . . . . 7-5  
   File Ready . . . . . 7-5  
   Disk Speed . . . . . 7-5  
   Power On . . . . . 7-5  
 Disk Format . . . . . 7-5  
   Data Tracks . . . . . 7-5  
   Sector Format . . . . . 7-6  
   Disk Addressing . . . . . 7-7  
   Servo Tracks . . . . . 7-8  
   Landing Zone . . . . . 7-8  
   Guard Band . . . . . 7-8  
   Data Recording . . . . . 7-8

Actuator Movement . . . . .	7-9	Sense Interrupt Level Status Byte Command . . . . .	7-52	Write Sector Identification Operation . . . . .	8-24	I/O Sense Command—I/O Control Sense Command . . . . .	9-20
Seek . . . . .	7-9	Jump on I/O Command . . . . .	7-54	Write Sector Identification Data Flow . . . . .	8-25	Command . . . . .	9-22
Recalibrate . . . . .	7-9	ERROR CONDITIONS . . . . .	7-56	COMMANDS . . . . .	8-26	Sense Interrupt Level Status Byte Command . . . . .	9-22
Servo Track Follow . . . . .	7-10	Write Data Echo Check . . . . .	7-56	I/O Load Command . . . . .	8-26	Jump on I/O Command . . . . .	9-24
Head Alignment and Disk Description . . . . .	7-11	DBO Parity Check . . . . .	7-57	I/O Sense Command . . . . .	8-28	ERROR CONDITIONS . . . . .	9-26
Missing Clock Pulse and Position Pulses . . . . .	7-11	Cycle Steal Overrun Check . . . . .	7-58	I/O Control Load Command . . . . .	8-30	INPUT/OUTPUT LINES . . . . .	9-28
Guard Band . . . . .	7-11	Overrun Circuit Description . . . . .	7-58	Write Byte or Write Address Mark Byte Command . . . . .	8-32	Hammer Interface Lines . . . . .	9-28
Behind Home . . . . .	7-11	SERDES Check . . . . .	7-60	Command . . . . .	8-32	Control Interface Lines . . . . .	9-30
DATA FLOW . . . . .	7-12	Cyclic Redundancy Check . . . . .	7-61	Write Data Trigger . . . . .	8-34	Operator Panel Interface Lines . . . . .	9-31
OPERATIONS . . . . .	7-13	Sector Check . . . . .	7-62	Write Cyclic Redundancy Character Byte Command . . . . .	8-35	<b>ATTACHMENT CONTROLLER 1 . . . . .</b>	<b>10-1</b>
Write Identification . . . . .	7-14	Sector Check Circuit Description . . . . .	7-62	Command . . . . .	8-35	INTRODUCTION . . . . .	10-1
Read Identification . . . . .	7-15	Not Valid Seek Address . . . . .	7-63	Seek to Next Track Command . . . . .	8-37	DATA FLOW AND FUNCTIONAL UNITS . . . . .	10-2
Write Data . . . . .	7-16	Write Check . . . . .	7-64	Search for Address Mark Byte Command . . . . .	8-38	Data Flow . . . . .	10-2
Read Data . . . . .	7-18	Channel Transfer Check . . . . .	7-65	I/O Control Sense Command . . . . .	8-40	Functional Units . . . . .	10-3
Read Diagnostic . . . . .	7-18	Sector Sync Check . . . . .	7-66	Sense Interrupt Level Status Byte Command . . . . .	8-43	CONTROLLER LINES . . . . .	10-4
Read Verify . . . . .	7-18	Off Track Check . . . . .	7-67	Jump on I/O Command . . . . .	8-44	Lines to the Controller . . . . .	10-4
Scan Read Data Equal . . . . .	7-20	PLO Out of Sync . . . . .	7-68	FUNCTIONAL UNITS . . . . .	8-46	Lines from the Controller . . . . .	10-4
Scan Read Data Low or Equal . . . . .	7-20	Interrupt Time-out Check . . . . .	7-69	Data Separator . . . . .	8-46	Data Bus Lines . . . . .	10-4
Scan Read Data High or Equal . . . . .	7-20	Data Unsafe . . . . .	7-70	Index Counter . . . . .	8-46	Storage Select Lines . . . . .	10-4
Write Circuits . . . . .	7-22	<b>JUMP ON I/O CONDITIONS . . . . .</b>	<b>7-71</b>	Ready Counter . . . . .	8-47	Storage Data Lines . . . . .	10-5
Write . . . . .	7-22	Sector Hit . . . . .	7-72	Control Storage Initial Program Load Track Counter . . . . .	8-47	<b>WORK STATION ATTACHMENT 1 . . . . .</b>	<b>11-1</b>
Write Waveshapes . . . . .	7-23	Scan Hit . . . . .	7-73	Write Clock and Write Bit Ring . . . . .	8-47	INTRODUCTION . . . . .	11-1
Read Circuits . . . . .	7-26	<b>INPUT/OUTPUT AND SENSE LINES . . . . .</b>	<b>7-75</b>	Read Clock and Read Bit Ring . . . . .	8-47	DATA FLOW . . . . .	11-2
Read . . . . .	7-26	Output Bus Lines . . . . .	7-75	Cyclic Redundancy Character Shift Register . . . . .	8-48	FUNCTIONAL UNITS . . . . .	11-3
Read Waveshapes . . . . .	7-27	Input Bus Lines . . . . .	7-75	Interrupt 1 and Interrupt 4 Requests . . . . .	8-49	Channel Interface . . . . .	11-3
Track Follow Principles . . . . .	7-30	Sense Lines Used with MAPs . . . . .	7-76	ERROR CONDITIONS . . . . .	8-50	Controller Interface . . . . .	11-4
Track Follow . . . . .	7-30	<b>33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1) . . . . .</b>	<b>8-1</b>	Fast Check . . . . .	8-52	Serial Interface . . . . .	11-5
Track Follow Waveshapes . . . . .	7-31	INTRODUCTION . . . . .	8-1	Not Ready . . . . .	8-52	SERIAL INTERFACE TO WORK STATIONS . . . . .	11-6
Servo Clock . . . . .	7-32	Diskette Addressing . . . . .	8-1	Missing Erase Current and Unexpected or Erase Current Present . . . . .	8-53	Data Transmissions . . . . .	11-6
Servo Clock Waveshapes . . . . .	7-33	33FD Diskette Drive . . . . .	8-2	Erase Current Present . . . . .	8-53	Phase Encoded Data . . . . .	11-6
Phase Lock Oscillator . . . . .	7-34	33FD Diskette Drive Assembly . . . . .	8-2	ID Not Found (Missing Record) . . . . .	8-53	Predistorted and Distorted Data . . . . .	11-7
Phase Lock Oscillator Synchronization . . . . .	7-34	33FD Diskette Drive Assembly . . . . .	8-2	Read Overrun Check . . . . .	8-54	Differential Data . . . . .	11-7
Recalibrate Operation . . . . .	7-35	33FD Operating Sequences . . . . .	8-3	Write Overrun Check . . . . .	5-54	Bit Synchronization . . . . .	11-8
Disk Ready . . . . .	7-37	Frequency Modulation Read and Write Circuits . . . . .	8-4	Write Parity Check . . . . .	8-54	Frame Synchronization . . . . .	11-8
Seek Operation . . . . .	7-38	Diskette 1 Format . . . . .	8-5	<b>5211 PRINTER ATTACHMENT . . . . .</b>	<b>9-1</b>	Line Turnaround . . . . .	11-8
Seek . . . . .	7-38	53FD Diskette Drive . . . . .	8-6	INTRODUCTION . . . . .	9-1	Typical Transmission Sequences . . . . .	11-8
Actuator Feedback During Seek . . . . .	7-39	53FD Diskette Drive Assembly . . . . .	8-6	Circuit Locations . . . . .	9-1	Examples of Transmission Sequences . . . . .	11-9
Seek Waveshapes . . . . .	7-41	53FD Operating Sequences . . . . .	8-7	Printer Interface . . . . .	9-1	Commands . . . . .	11-11
Power On and Off . . . . .	7-42	Modified Frequency Modulation Read and Write Circuits . . . . .	8-8	DATA FLOW . . . . .	9-2	Frame Formats . . . . .	11-11
Power On and Seek Home . . . . .	7-43	Diskette 2D Format . . . . .	8-9	FUNCTIONAL UNITS . . . . .	9-3	OPERATIONS . . . . .	11-12
Cycle Steal . . . . .	7-44	DATA FLOW . . . . .	8-11	OPERATIONS . . . . .	9-13	Displaying a Message . . . . .	11-13
Cycle Steal from the Control Processor . . . . .	7-44	OPERATIONS . . . . .	8-12	Printer Commands . . . . .	9-13	Transmit and Receive Operations . . . . .	11-14
Cycle Steal to the Control Processor . . . . .	7-45	Seek Operations . . . . .	8-12	Example of Print Operations . . . . .	9-14	Transmit Operation . . . . .	11-14
Control Storage Initial Program Load . . . . .	7-46	Seek Data Flow . . . . .	8-13	Printing Operations . . . . .	9-15	Receive Operation . . . . .	11-15
Command Bus In . . . . .	7-47	Read Operation . . . . .	8-14	Spacing Operations . . . . .	9-15	COMMANDS . . . . .	11-16
COMMANDS . . . . .	7-48	Read Data Flow . . . . .	8-17	COMMANDS . . . . .	9-16	I/O Load Command . . . . .	11-16
I/O Load Command—I/O Control Load Command . . . . .	7-48	Write Operation . . . . .	8-18	I/O Load Command . . . . .	9-16	I/O Control Load Command . . . . .	11-18
I/O Sense Command—I/O Control Sense Command . . . . .	7-50	Write Data Flow . . . . .	8-19	I/O Control Load Command . . . . .	9-18	I/O Sense Command . . . . .	11-20
		Find Sector Identification Operation . . . . .	8-20				
		Find Sector Identification Data Flow . . . . .	8-23				



Jump on I/O Command . . . . .	11-22	BSC Transmit/Receive . . . . .	12-33	Network and Automatic Answering . . . . .	12-77	Disk Drive Interface . . . . .	13-13
Sense Interrupt Level Status Byte Command . . . . .	11-23	BSC Transparent Operations . . . . .	12-36	Switched Network Backup (SNBU), Wrap, and Line Connections . . . . .	12-78	Write Data Flow . . . . .	13-13
<b>ERROR CONDITIONS</b> . . . . .	11-24	BSC Multipoint Operations . . . . .	12-37	Switching and Jumpers for 2W/4W, SNBU, Wrap, and Line Connections . . . . .	12-79	Read Data Flow . . . . .	13-13
Controller Storage Parity Check . . . . .	11-25	SDLC Transmit Operations . . . . .	12-38	<b>DIGITAL DATA SERVICE ADAPTER</b> . . . . .	12-80	<b>OPERATIONS</b> . . . . .	13-14
Controller DBO/DBI Parity Check . . . . .	11-27	SDLC Receive Operations . . . . .	12-39	Transmission Rates . . . . .	12-80	Operation Sequence . . . . .	13-14
Long Time-out Check . . . . .	11-27	<b>Commands</b> . . . . .	12-42	Transmission Signal . . . . .	12-80	Read ID . . . . .	13-16
Serial Parity Check . . . . .	11-28	I/O Load Command-I/O Control Load Command . . . . .	12-42	Line Control Characters . . . . .	12-80	Read Data . . . . .	13-17
Work Station Controller Check (Any Check) . . . . .	11-28	Load/Sense Buffer . . . . .	12-44	Idle . . . . .	12-80	Read Diagnostic . . . . .	13-17
Channel DBO Parity Check . . . . .	11-28	Load Time-out Clock and Registers . . . . .	12-45	Zero Suppression . . . . .	12-81	Read Verify . . . . .	13-17
<b>BASE CYCLE STEAL</b> . . . . .	11-29	Load Timing Chart . . . . .	12-47	Out of Service . . . . .	12-81	Write ID . . . . .	13-18
<b>INPUT/OUTPUT LINES</b> . . . . .	11-30	I/O Sense Command . . . . .	12-48	Line Control Character Flow . . . . .	12-82	Write Data . . . . .	13-18
<b>DATA COMMUNICATIONS</b> . . . . .	12-1	Sense Data, Registers, and Interrupt Conditions . . . . .	12-50	Interface Lines . . . . .	12-83	Scan Equal, Scan High or Equal, Scan Low or Equal . . . . .	13-20
<b>INTRODUCTION</b> . . . . .	12-1	Sense Data Timing Chart . . . . .	12-51	<b>62PC DISK DRIVE AND ATTACHMENT</b> . . . . .	13-1	Diagnostic Operations . . . . .	13-21
Data Communications Systems . . . . .	12-1	Sense Microinterrupt Level Timing Chart . . . . .	12-53	<b>INTRODUCTION</b> . . . . .	13-1	Load Seek Required Address Direct . . . . .	13-21
Data Communications Networks . . . . .	12-1	<b>Error Conditions</b> . . . . .	12-54	62PC Disk Drive . . . . .	13-1	Load Seek Control Direct . . . . .	13-21
Point-to-Point Network . . . . .	12-1	Adapter Check . . . . .	12-54	Grounding . . . . .	13-1	Sense File Direct . . . . .	13-21
Multipoint Network . . . . .	12-1	Data Set (Not) Ready . . . . .	12-55	Subframe . . . . .	13-1	Sense File Diagnostic Sense Bytes 1, 2, and 3 . . . . .	13-21
Binary Synchronous Communications . . . . .	12-2	Abortive Disconnect . . . . .	12-55	Disk Enclosure and Spindle Brake . . . . .	13-1	Sense File Diagnostic Sense Bytes 1, 2, and 3 256 Sample Test . . . . .	13-21
BSC Message Format . . . . .	12-2	Invalid ASCII Character . . . . .	12-55	Actuator Lock . . . . .	13-1	Sense File Diagnostic Wrap . . . . .	13-21
Transmit and Receive Storage Contents of Message . . . . .	12-4	Invalid Frame . . . . .	12-55	Drive Motor Assembly . . . . .	13-1	Disk Speed Timing Diagnostic . . . . .	13-21
EBCDIC, ASCII, and Line Control Characters . . . . .	12-5	Secondary SDLC Time-out (Inactivity Timer) . . . . .	12-55	Attachment . . . . .	13-1	Timed Seek Diagnostic . . . . .	13-21
Synchronous Data Link Control . . . . .	12-6	Primary SDLC Time-out (Idle Detect) and Nonproductive Timer) . . . . .	12-55	Circuit Locations . . . . .	13-2	Read Data with Data Repeat . . . . .	13-21
Frame Format . . . . .	12-6	Block/Frame Check Error . . . . .	12-55	<b>DISK FORMAT</b> . . . . .	13-3	Read Common Adapter Buffer Storage . . . . .	13-21
Control Field Formats . . . . .	12-7	DBO Parity . . . . .	12-55	Cylinders . . . . .	13-3	Common Adapter File Control Block . . . . .	13-22
Primary Station Commands and Secondary Station Responses . . . . .	12-8	<b>Diagnostics</b> . . . . .	12-56	Tracks . . . . .	13-3	Loading and Sensing the Common Adapter File Control Block . . . . .	13-26
Examples of SDLC Commands and Responses . . . . .	12-9	Diagnostic Mode and Wrap Test . . . . .	12-56	Servo Track . . . . .	13-3	Loading the Common Adapter File Control Block . . . . .	13-26
Systems Network Architecture . . . . .	12-10	Internal Clock Feature . . . . .	12-60	Data Track . . . . .	13-3	Control Block . . . . .	13-26
SNA/SDLC Data Relationship . . . . .	12-10	EIA/CCITT Line Adapter . . . . .	12-61	Guard Band . . . . .	13-3	Sensing the Common Adapter File Control Block . . . . .	13-26
Types of Network Addressable Units . . . . .	12-10	<b>MODEMS</b> . . . . .	12-62	Landing Zone . . . . .	13-3	Interrupts . . . . .	13-30
Physical Configuration . . . . .	12-10	IBM 1200 BPS Integrated Modem . . . . .	12-62	Sectors . . . . .	13-4	Burst Mode Cycle Steal . . . . .	13-32
SNA/SDLC Buffer . . . . .	12-12	Nonswitched Network Interface . . . . .	12-62	Logical Record to Sector ID . . . . .	13-5	Servo Tracks and Servo Track Follow . . . . .	13-36
Modems and Interfaces . . . . .	12-19	Switched Network Interface . . . . .	12-64	Logical Record to Physical Sector Location Conversion Chart . . . . .	13-6	Access Locating . . . . .	13-36
<b>COMMUNICATIONS ADAPTER</b> . . . . .	12-20	1200 BPS Transmit Operations . . . . .	12-66	Data Recording . . . . .	13-8	Dedicated Servo . . . . .	13-36
Data Flow . . . . .	12-20	Receive Operations . . . . .	12-66	Reading and Writing Data . . . . .	13-8	Track Follow Waveshapes . . . . .	13-40
Functional Units . . . . .	12-21	Automatic Answering . . . . .	12-66	<b>DATA PROTECTION</b> . . . . .	13-9	Sample Servo . . . . .	13-41
Adapter Controls . . . . .	12-24	1200 BPS Integrated Modem Tests . . . . .	12-67	Data Unsafe Conditions . . . . .	13-9	Sample Servo Waveshapes . . . . .	13-42
System Level Interface . . . . .	12-28	Line Plate for Public Switched Network . . . . .	12-68	Not Ready . . . . .	13-9	Access Operations . . . . .	13-42
Queue . . . . .	12-28	<b>IBM 2400 BPS Integrated Modem</b> . . . . .	12-68	Power On and Power Off . . . . .	13-9	Starting the Operation . . . . .	13-44
Input/Output Blocks . . . . .	12-28	Operation . . . . .	12-68	<b>DATA FLOW</b> . . . . .	13-10	Performing the Operation . . . . .	13-46
Operations . . . . .	12-28	2400 BPS Transmit Data Flow . . . . .	12-72	System I/O Channel Interface . . . . .	13-12	Seek Calibration Sequence . . . . .	13-46
BSC Receive Only . . . . .	12-28	2400 BPS Receive Data Flow . . . . .	12-74	Common Adapter Interface . . . . .	13-12	Seek Waveshapes . . . . .	13-48
BSC Receive Initial Delayed (Multipoint) . . . . .	12-31	Unclamp Demodulation Circuits . . . . .	12-74	State Counter . . . . .	13-12	Reading and Writing Data . . . . .	13-49
BSC Receive Initial (Point-to-Point) . . . . .	12-31	Switched Network and Automatic Answering Operation . . . . .	12-76	Controller . . . . .	13-12	Head Selection . . . . .	13-49
BSC Receive Initial (Multipoint) . . . . .	12-31	2400 BPS Integrated Modem with Switched		Buffer Storage . . . . .	13-12	Writing Data . . . . .	13-50
BSC Transmit/Receive Overlay . . . . .	12-31			Oscillator and Clocks . . . . .	13-12	Reading Data . . . . .	13-51
BSC Transmit/Receive Initial (Multipoint) . . . . .	12-32						

Write Waveshapes . . . . .	13-52
Read Waveshapes . . . . .	13-54
Power On and Power Off Operations . . . . .	13-56
Power Sequence . . . . .	13-56
Emergency Power Off . . . . .	13-57
Control Storage Initial Program Load . . . . .	13-58
Common Adapter Initial Program	
Load Operation . . . . .	13-58
Command Bus In . . . . .	13-60
COMMANDS . . . . .	13-62
I/O Load Command-I/O Control	
Load Command . . . . .	13-62
I/O Sense Command-I/O Control	
Sense Command . . . . .	13-64
Sense Interrupt Level Status Byte	
Command . . . . .	13-65
Jump on I/O Condition Command . . . . .	13-66
Common Adapter Commands . . . . .	13-67
Common Adapter Command Descriptions . . . . .	13-71
ERROR CONDITIONS . . . . .	13-72
Channel Adapter Sensed Errors . . . . .	13-73
Disk Drive Sensed Errors . . . . .	13-74
Common Adapter Sensed Errors . . . . .	13-75
INPUT/OUTPUT LINES . . . . .	13-80
Lines Between the Channel and the Channel	
Adapter . . . . .	13-81
Lines Between the Channel Adapter and the	
Common Adapter . . . . .	13-82
CA Data Bus (18 Lines, Bidirectional) . . . . .	13-82
Tag Bus (9 Lines) . . . . .	13-82
Lines Between the Common Adapter and the	
62PC Disk Drive . . . . .	13-82
Dedicated Cable . . . . .	13-82
Bus Cable . . . . .	13-83
<b>33FD/53FD/72MD DISKETTE DRIVE</b>	
<b>AND ATTACHMENT (LEVEL 2)</b> . . . . .	<b>14-1</b>
INTRODUCTION . . . . .	14-1
33FD Diskette Drive . . . . .	14-2
33FD Diskette Drive Assembly . . . . .	14-2
33FD Operating Sequence . . . . .	14-3
53FD Diskette Drive . . . . .	14-4
53FD Diskette Drive Assembly . . . . .	14-4
53FD Operating Sequence . . . . .	14-5
72MD Diskette Magazine Drive . . . . .	14-6
Autoloader Units . . . . .	14-6
Diskette Drive Components . . . . .	14-7
Logic Cards . . . . .	14-7
Stepper Motors . . . . .	14-8
72MD Operating Sequences . . . . .	14-10

Frequency Modulation Read and Write Circuits	14-12
Modified Frequency Modulation Read and	
Write Circuits . . . . .	14-13
Diskette 1 Format . . . . .	14-14
Diskette 2D Format . . . . .	14-15
DATA FLOW . . . . .	14-16
OPERATIONS . . . . .	14-17
Diskette Drive Operations . . . . .	14-17
Seek Operation . . . . .	14-17
Read Operation . . . . .	14-19
Write Operation . . . . .	14-21
Write Verify Operation . . . . .	14-22
Find Sector Identification Operation . . . . .	14-23
Write Sector Identification Operation . . . . .	14-24
CSIPL Read Operation . . . . .	14-26
Autoloader Operations . . . . .	14-27
Select Slot . . . . .	14-27
Orient . . . . .	14-27
Eject . . . . .	14-27
Abort . . . . .	14-27
COMMANDS . . . . .	14-28
I/O Load Command-I/O Control	
Load Command . . . . .	14-28
Autoloader Mode Commands . . . . .	14-30
Select Diskette . . . . .	14-31
Orient . . . . .	14-31
Eject . . . . .	14-31
Load Heads . . . . .	14-31
Unload Heads . . . . .	14-31
Reset Sense . . . . .	14-31
Abort . . . . .	14-31
Sense 0 through Sense 5 . . . . .	14-31
I/O Sense Command-I/O Control	
Sense Command . . . . .	14-32
Jump on I/O Condition Command . . . . .	14-34
Sense Interrupt Level Status Byte	
Command . . . . .	14-36
FUNCTIONAL UNITS . . . . .	14-37
Data Separator . . . . .	14-37
Index Counter . . . . .	14-37
Ready Counter . . . . .	14-38
Control Storage Initial Program Load	
Track Counter . . . . .	14-38
CSIPL Autoloader Sequence . . . . .	14-38
Read/Write Clock . . . . .	14-39
Write Trigger . . . . .	14-40
Address Mark Detection . . . . .	14-42
Bit Ring . . . . .	14-42
Cyclic Redundancy Character Shift Register . . . . .	14-43
ID Buffer . . . . .	14-44

Data Buffer . . . . .	14-45
Sector Sequence Control . . . . .	14-45
Track Sequence Control . . . . .	14-45
Byte Counter . . . . .	14-46
Cycle Steal Control . . . . .	14-46
Interrupt Level 4 Request . . . . .	14-47
DBI Assembler . . . . .	14-47
CBI Assembler . . . . .	14-47
Op Decode . . . . .	14-47
Autoloader Control . . . . .	14-47
Seek Control . . . . .	14-47
500-Kilohertz Oscillator . . . . .	14-47
Error Conditions . . . . .	14-48
Diskette Drive Errors . . . . .	14-49
Autoloader Errors . . . . .	14-54
INPUT/OUTPUT LINES . . . . .	14-56

<b>3262 PRINTER ATTACHMENT . . . . .</b>	<b>15-1</b>
INTRODUCTION . . . . .	15-1
Circuit Locations . . . . .	15-1
Printer Interface . . . . .	15-1
Circuit Description . . . . .	15-2
Attachment States . . . . .	15-4
DATA FLOW-T2 CARD . . . . .	15-10
DATA FLOW-U2 CARD . . . . .	15-11
FUNCTIONAL UNITS . . . . .	15-12
OPERATIONS . . . . .	15-37
Printer Commands . . . . .	15-37
Example of Print Operations . . . . .	15-38
Printing Operations . . . . .	15-39
Spacing Operations . . . . .	15-39
COMMANDS . . . . .	15-40
I/O Load Command . . . . .	15-40
I/O Control Load Command . . . . .	15-42
I/O Sense Command-I/O Control Sense	
Command . . . . .	15-44
Sense Interrupt Level Status Byte Command . . . . .	15-46
Jump on I/O Command . . . . .	15-48
ERROR CONDITIONS . . . . .	15-50
INPUT/OUTPUT LINES . . . . .	15-52
Hammer Interface Lines . . . . .	15-52
Control Interface Lines . . . . .	15-54
Operator Panel Interface Lines . . . . .	15-55

<b>ATTACHMENT CONTROLLER 2 . . . . .</b>	<b>16-1</b>
INTRODUCTION . . . . .	16-1
DATA FLOW . . . . .	16-2

<b>FUNCTIONAL UNITS . . . . .</b>	<b>16-3</b>
Processor-to-Processor Interface . . . . .	16-3
Control Processor Channel Adapter . . . . .	16-3
Command Bus out . . . . .	16-3
Data Bus Out . . . . .	16-3
Data Buffer . . . . .	16-3
Data Transfer Control . . . . .	16-3
Command Bus In . . . . .	16-3
Data Bus In . . . . .	16-3
Interrupt Request A Register . . . . .	16-4
Attachment Processor Channel Adapter . . . . .	16-4
Interrupt Request X and Y Register . . . . .	16-4
Attachment Processor Channel . . . . .	16-5
Attachment Processor Channel Controls . . . . .	16-5
I/O Data Bus In . . . . .	16-5
I/O Command Bus In . . . . .	16-5
I/O Command Bus Out . . . . .	16-5
I/O Data Bus Out . . . . .	16-6
Data Buffer . . . . .	16-6
Channel Register . . . . .	16-6
Channel Check Register . . . . .	16-6
Interrupt Timer . . . . .	16-6
Interrupt Controls . . . . .	16-6
20 MHz Oscillator . . . . .	16-6
Attachment Processor . . . . .	16-6
Storage Controls . . . . .	16-6
Micro Operation Register . . . . .	16-6
Processor Checks Register . . . . .	16-6
Controller Storage . . . . .	16-7
X-Register and Y-Register . . . . .	16-7
Arithmetic and Logic Unit . . . . .	16-7
Storage Data Register . . . . .	16-7
Local Storage Registers . . . . .	16-7
Processor Condition Register . . . . .	16-7
<b>PROCESSOR-TO-PROCESSOR INTERFACE</b>	
<b>OPERATIONS . . . . .</b>	<b>16-8</b>
Control Processor Commands . . . . .	16-8
I/O Load Command . . . . .	16-8
I/O Control Load Command . . . . .	16-10
I/O Sense Command . . . . .	16-12
Sense Interrupt Level Status Byte Command . . . . .	16-14
Attachment Processor Commands . . . . .	16-15
I/O Load Command . . . . .	16-15
I/O Control Load Command . . . . .	16-17
I/O Sense Command . . . . .	16-19
Data Transfer Modes . . . . .	16-21
Base Cycle Steal (Attachment Processor to	
Processor-to Processor Interface)	
Bidirectional . . . . .	16-21

Burst Cycle Steal (Attachment Processor to Processor-to- Processor)	16-22
Control Processor Interrupts	16-23
Attachment Processor Conditions	16-23
Control Processor Condition	16-23
Hardware Conditions	16-23
Resetting the 'Interrupt A Request' Line	16-23
Attachment Processor Interrupts	16-25
Interrupt X Request	16-25
Control Processor Conditions	16-25
Attachment Processor Conditions	16-25
Hardware Condition	16-25
Resetting the 'Interrupt X Request' Line	16-25
Interrupt Y Request	16-27
Resetting the 'Interrupt Y Request' Line	16-27

#### ATTACHMENT PROCESSOR CHANNEL

<b>OPERATIONS</b>	<b>16-28</b>
Commands	16-28
I/O Immediate	16-28
I/O Storage (WTCL, WTCH, RDCL, RDCH)	16-31
Base Cycle Steal	16-33
Interrupts	16-35
Fixed-Interval Timer	16-36

<b>STORAGE INTERFACE</b>	<b>16-37</b>
Read Cycle	16-37
Write Cycle	16-38
Refresh Cycles	16-38
Adjusting Storage Size	16-38

<b>ERROR CONDITIONS</b>	<b>16-39</b>
DBO Parity Checks	16-39
Checks on the Attachment Processor Channel	16-39
Blast Condition	16-39
Attachment Processor Checks	16-41

<b>APPENDIX A. DISKETTE FORMATS</b>	<b>A-1</b>
-------------------------------------	------------

<b>GLOSSARY</b>	<b>G-1</b>
-----------------	------------

<b>INDEX</b>	<b>X-1</b>
--------------	------------

## List of Abbreviations and Acronyms

$\mu$ A	microampere	ASCII	American National Standard Code for Information Interchange	CB	circuit breaker	COMMST	communications test
$\mu$ s	microsecond	asm	assembly	CBI	command bus in	COMP	compare
A	add to register; AND gate	ASR	adapter status register	CBO	command bus out	COMTB	communications terminal block
AA	automatic answering	assn	assigned	CBS	data coupler for modem with automatic answering	CONS	console
AC	alternating current	ATR	address translation register	CCB	channel command bus	COR	control output register
ACE	action control element	aux	auxiliary	CCBO	controller command bus out	CP	control processor
ACK	acknowledge character	AZ	add zoned decimal	CCITT	Consultative Committee on International Telegraphy and Telephony	CPMGR	connection point manager
ACK0	even acknowledgment	B	branch	CCR	configuration control register	CPU	processing unit
ACK1	odd acknowledgment	BAL	branch and link	CCT	coupler cut through	CR	crystal rectifier
ACR	adapter control register; address compare register; abandon call and retry	BC	branch on condition; byte counter	CD	carrier detect	CRC	cyclic redundancy check
ACTB	alternating current terminal block	BCC	block check character	CDBI	controller data bus in	CRT	cathode-ray tube
ACTLU	activate logical unit	BCD	binary-coded decimal	CDBO	controller data bus out	CS	control storage; cycle steal
ACTPU	activate physical unit	bfr/buf	buffer	CDSTL	connect data set to line	CSACK	cycle steal acknowledge
ACW	action control word	BH	behind home	CDT	data access arrangement for manual calling	CSCD	clear to send/carrier detect
ACYR	add registers with carry	BIND	bind session	CE	customer engineer	CSILSW	control storage interrupt level status word
add/addr/ adr	address	BIU	basic information unit	chan	channel	CSIPL	control storage initial program load
AEQ/AEL	automatic equalizer	blk	block	CHK	check	CSP2	clock sync phase 2
AFA	active format on area	BLU	basic link unit	CI	compare immediate	CSP3	clock sync phase 3
AGC	automatic gain control	BMR	backup mode register	CKB	check byte	CSX	clock trigger for MSP
AI	add immediate	BPC	block processor clock	CLC	compare logical characters	CSY	clock trigger for MSP
ALC	add logical characters	bps	bits per second	CLEAR	clear	CS1 P2	clock sync 1, phase 2
ALU	arithmetic and logic unit	BR	bit ring	CLI	compare logical immediate	CS1 P3	clock sync 1, phase 3
AM	address mark	BSC	binary synchronous communications	clk	clock	CS2 P2	clock sync 2, phase 2
amp	ampere	BSCA	binary synchronous communications adapter	cm	centimeter	CS2 P3	clock sync 2, phase 3
ANS	auto network shutdown	BSCA TST	online test for BSCA	cmd	command	CTL/cntl/ctrl	control
ANSC	auto network shutdown complete	BTU	basic transmission unit	CMDR	command reject	CTS	clear to send
AOI	and or invert	C	Celsius; clock pulse	CMR	control mode register	cyc	cycle
AR	add registers; amplifier symbol	CA	common adapter	cnt	count	DA	data modem ready; device address
AR-DIFF	differentiator to amplifier	CADUCEE	data communications network in France	cntr	counter	DAA	data access arrangement
ARR	address recall register	CANCEL	cancel	COD	change of direction	DAC	digital-to-analog converter
				COMM	communications	DACTLU	de-activate logical unit

DACTPU	de-activate physical unit	dskt	diskette	GND	ground	JC	jump on condition
DAF	destination address field	DSR	data set ready	GT/gt	gate	JCB	job control block
DAR	data address register	DT	data tip	H/L	high/low	JCY	jump on carry
dB	decibel	DTE	data terminal equipment	HBN	hexadecimal branch numeric	JE	jump on equal
dBm	decibels per meter	DTR	data terminal ready	HBZ	hexadecimal branch zone	JFLG	jump on flag
DBI	data bus in	EBCDIC	extended binary-coded decimal interchange code	HCP	head connector point	JH	jump on high
DBO	data bus out	EC	engineering change	hd	head	JIO	jump on I/O condition
DC	direct current	ECC	emitter column counter	hex	hexadecimal	JL	jump on low
dcd	decode; decoder	ED	edit	hh:mm:ss	hour:minute:second	JM	jump on mixed
DCE	data communications equipment	EFI	expedited flow indicator	Hz	hertz	JN	jump on negative
DCF	data count field	EIA	Electronic Industries Association	I-fetch	instruction fetch	JNE	jump on not equal
DCP	diagnostic control program	EIR	enable interrupt register	I/O	input/output	JNH	jump on not high
DCR	diagnostic control register	ENQ	enquiry	IAR	instruction address register	JNL	jump on not low
DDSA	Digital Data Service Adapter	EOF	end of file	ID	identification; identifier	JNN	jump on not negative
DE	device end	EOT	end of transmission	IDB	identification buffer	JNP	jump on not positive
DEC	decrement register by 1	ERAP	error recording analysis procedure	IFP	internal fire pulse	JNZ	jump on not zero
demod	demodulator	ERP	error recovery procedure	IL	interrupt level	JO	jump on all ones
det	detector	ESC	extended storage control	ILBB	interrupt level backup byte	JP	jump on positive
diag	diagnostic	ESD	external symbol dictionary	IMPSS	impression control singleshot	JSR	jump on service request
DISC	mandatory disconnect	ETB	end of text block	INC	increment register by 1	JZ	jump on zero
disp	displacement	ETX	end of text	incr	increment	K	1,024
div	division	EWG	end write gap	INITC	initialization complete	Kana	Katakana
dk	disk	ext	extended	INSN/inst	instruction	kbd	keyboard
DLC	data link control	FET	field effect transistor	int	internal	kB	kilobyte
DLE	data link escape	FF	flip-flop	intrpt/irpt	interrupt	kHz	kilohertz
DLO	data line occupied	FID	format identification field	IOB	input/output block	L	load direct to control storage; load register
dly	delay	FL	flip latch	IOCH	input/output control handler	LA	load address
DM	disconnected mode	FM	frequency modulation	IOCL	I/O control load	LA1	logical/arithmetic 1
DPLY	display	fms	frames	IOCS	I/O control sense	LA2	logical/arithmetic 2
DPSK	differential phase shift keying	FRU	field-replaceable unit	IOL	I/O load	LC	load from control storage; link control
DR	data ring; driver	FSK	frequency shift keying	IOS	input/output supervisor; I/O sense	LCRR	length count recall register
DRAR	driver/receiver activity register	FSL	field service logic	IPL	initial program load	LED	light-emitting diode
DS	data set	func/func	function	IPO	immediate power off	LI	load immediate
DSC	distant station connected	GB	guard band	IR	information retrieval	LIO	load input/output
DSF	data storage facility	gen	generator	ITB	intermediate text block	LL	leased line
				ITC	insert and test characters		

LLB	local loop back test	mod	modifier	NR	AND register	PP	parity predict; print position; program product
LM	load from main storage	modem	modulator/demodulator	NRF	no record found	prc	processor
LPDA	line problem determination aid	MOR	micro-operation register	NRM	normal response mode	preamp	preamplifier
LPDL	least positive down level	MPDL	most positive down level	NRZI	zeros complemented transition coding	PREPS	prepare to switch
lpi	lines per inch	MPF	mapping field	ns	nanosecond	PREV	previous
LPMR	load program mode register	MPL	control processor load; main program level	NSA	nonsequenced acknowledgment	PROC	processor
LPUL	least positive up level	MPLF	control processor load function	NTF	no trouble found	prtr	printer
LRC	longitudinal redundancy check	MPLS	control processor load special	O/C	over current	PSN	public switched network
LSAR	load/sense address register	MPS	control processor sense	OAF	origin address field	PSR	program status register
LSID	local session identifier	MPUL	most positive up level	OCD	off-chip driver	PSS	print subs cans
LSR	local storage register	MPXPO	multiplexer port out	OCR	OR complement	PTT	Post, Telephone, and Telegraph
lth	latch	MRJE	multi-leaving remote job entry	OE	exclusive or	PTX	phototransistor
LTT	loop transmit test	MS	main storage	OH	off hook	PU	physical unit
LU	logical unit	ms	millisecond	op	operand; operation	PWI	power indicator
LUSTAT	logical unit status	MSAR	main storage address register	osc	oscillator	PWR	power
LZ	landing zone	MSIPL	main storage initial program load	P	parity; position pulse	pwrđ	powered
M (mega)	million	MSP	main storage processor	P/F	poll/final	R/C	resistor/capacitor
mA	milliampere	MSR	modem status register	PAD	fill character	R/W	read/write
MAB	microaddress backup register	MST	monolithic storage technology	PC	parity check; path control	RB	request block
MAP	maintenance analysis procedure	MTR	microcode trouble report	PCB	printed circuit board	rcv	receive
MAR	microaddress register	mV	millivolt	PCR	processor condition register	rd	read
MB	megabyte	MVC	move characters	PDTB	power distribution terminal board	RDCH	read from control storage high
MC	machine check; missing clock pulse; motor connector	MVI	move logical immediate	PFN	print fire number	RDCL	read from control storage low
MCI	machine check interruption	MVR	move local storage register	PG	parity generate; parity generator	RDM	read from main storage
MCR	magnetic character reader	MVX	move hexadecimal character	PH	polarity hold	recal	recalibrate
MDI	MAP diagnostic integration	MZN	move zone to numeric	PIU	path information unit	reg	register
MFM	modified frequency modulation	MZZ	move zone to zone	PLA	programmable logic array	req	request
MHz	megahertz	N	inverter symbol	PLB	power logic board	REQMS	request maintenance statistics error log
MIC	message identification code	N/C	normally closed	PLO	phase lock oscillator	REQTEST	request test
MICR	magnetic ink character recognition	N/O	normally open	PMR	program mode register	resp	response
MLCA	multiline communications adapter	NAK	negative acknowledge character	PND	present next digit	RETRN	return
mm	millimeter	NAU	network addressable unit	POR	power on reset	RFS	ready for sending
		NCR	AND complement	pos	position	RH	request/response header
		NDM	normal disconnect mode				


RI	ring indicate	SG	signal ground	SYN	synchronous idle	VTOC	volume table of content
RIB	request indicator byte	SH	switch hook	sync	synchronize; synchronization	WACK	wait before transmit (positive acknowledgment)
RLB	remote loop back test	SI	subtract immediate	SYS	system	WC	write clock
RLD	relocation list directory	SIGNAL	signal	SZ	subtract zoned decimal	WMPR	load main storage processor register
RMPR	sense main storage processor register	SILSB	sense interrupt level status byte	TB	terminal block	WR	work register
RNR	receive not ready	SILSW	system interrupt level status word	TBF	test bits off masked	wr/wrt	write
ROS	read-only storage	SIO	start input/output	TBN	test bits on masked	WSDM	work station data management
rpm	revolutions per minute	SLC	subtract logical characters	TCB	task control block	WSIOCH	work station input/output control handler
RQR	request recovery	SLL	shift left logical	TD	time delay	WT	World Trade
RR	receive ready	SLLD	shift left logical double	TH	thermal; transmission header	WTCH	write to control storage high
RSHUTD	request shutdown	SLT	solid logic technology	THP	test header point	WTCL	write to control storage low
RST	reset	SNA	systems network architecture	TM	test mask	WTM	write to main storage
RT	receive test	SNBU	switched network backup (standby)	TP	test point	XDLE	transparent data link escape
RTS	request to send	SNF	sequence number field	TPA	test point A	XENQ	transparent block cancel
RU	request/response unit	SNRM	set normal response mode	TPB	test point B	XETB	transparent end-of-text block
RVI	reverse interrupt	SNS	sense input/output	TP1	test point 1	XETX	transparent end of text
s	second	SOH	start of header	TP2	test point 2	xfer	transfer
S/D	serializer/deserializer	SR	subtract register	TQE	timer queue element	XID	exchange station ID
SAR	storage address register	SRL	shift right logical	TR/tgr	trigger	XITB	transparent intermediate text block
SBAR	storage buffer address register	SRLD	shift right logical double	trans	transfer	xmt	transmit
SBF	set bits off; set bits off masked	SS	sequential sector; singleshot	TRB	timer request block	XR	exclusive OR
SBI	system bus in	SSCP	system services control point	TTD	temporary text delay	XSTX	transparent start of text
SBN	set bits on; set bits on mask d	SSP	System Support Program Product	TU	test unit	XSYN	transparent synchronous idle
SBO	system bus out	ST	store register; self test	TUB	terminal unit block	XTTD	transparent temporary text delay
SC	sequence counter	STC	store to control storage	TWA	task work area	yymmdd	year-month-day
SCS	SNA character string	STG/STOR	storage	T1,T2,T3,T4	test 1, 2, 3, 4	ZAR	zero and add to register
SCSID	sense cycle steal identification	STM	store to main storage	UDT	unit definition table	ZAZ	zero and add zoned
SCYR	subtract with borrow	STSN	set and test sequence numbers	UNBIND	unbind session	2w	two-wire connection
SDLC	synchronous data link control	STX	start of text	V	volts	4w	four-wire connection
SDR	storage data register	SVC	supervisor call	Vac	volts, AC		
SDT	start data traffic	SW	switch	Vdc	volts, DC		
sel	select; selector	SWG	switch write gap	vert	vertical		
SERDES	serializer/deserializer	SWICOM	switch complete	VFL	velocity follow latch		
				VFO	variable frequency oscillator		
				VRC	vertical redundancy check		
				VTL	vendor transistor logic		

# Legend

This section describes the symbols and conventions used in System/34 maintenance documentation.

## Symbols and Conventions Used in Positive-Logic Diagrams and in Field Service Logics (FSLs)


### Inverter (N)



A must be active for B to be not active.


<sup>1</sup> Parentheses are used to enclose words that are not part of an actual line name; they are put there to help you better understand the purpose of a signal.

### AND (A)




Both A and B must be active for C to be active.

### OR



Either A or B must be active for C to be active.

### Exclusive OR (OE)




Either A or B, but not both, must be active for C to be active.

If A and B are both active, C is not active.


If A and B are both not active, C is not active.

### Amplifier (AR)




Increases the amplitude of a signal.

### Singleshot (SS)




A pulse on C causes a 2.5-microsecond waveshape on D. The time that D is active (2.5 μs) is written above the symbol.

### Time Delay (TD or DLY)




When A changes state, B changes state 3.2 milliseconds later. The length of the delay (3.2 ms) is written above the symbol.

### AND-OR




This symbol shows an OR circuit with three AND circuits as inputs. The AND circuits are separated by asterisks (\*). An asterisk is a special character that separates groups of inputs in field service logics (FSLs).

### OR-AND



This symbol shows an AND circuit with three OR circuits as inputs. The OR circuits are separated by asterisks (\*).

### Polarity Hold (PH)



This is a polarity hold circuit with four possible inputs. When the 'control' line (C) becomes active at the same time the 'controlled data' line (CD) is active, both output lines of the PH become active and stay active for the length of the 'control' line (C).


The 'set' line (S), when active, sets the '+ output' line of the PH. The 'reset' line (R), when active, resets both output lines of the PH.

Set  
Reset


Control

Controlled Data  
+ Output

- Output




### Odd Count (ODD)



The output of the odd-count circuit is active only when an odd number of inputs is active.

### Even Count (EVEN)




The output of the even-count circuit is active only when an even number of inputs is active.



**Symbols and Conventions Used in Field Service Logics (FSLs)**

**Shift Register (REG)**




Register Trigger	X1	X2	X3	X4	X5
Initial State	1	0	1	1	0
1st Shift (D = 0)	0	1	0	1	1
2nd Shift (D = 1)	1	0	1	0	1
3rd Shift (D = 1)	1	1	0	1	0

This is an example of a shift down register. In a shift down register, the contents of the high-order position (X1) are shifted into the next lower position (X2), and so on, each time there is a clock pulse.

The greater-than symbol (>) identifies a shift down register; a less-than symbol (<) identifies a shift up register. The letter P on the 'clock' line indicates that shifting occurs on the rise of a positive clock pulse.

If either 'data' line (D) is active at shift time, the high-order position of the shift register is set to 1. If both 'data' lines (D) are not active at shift time, the high-order position of the shift register is set to 0.

**Counter (CNTR)**




This example of a counter shows two input lines (C2 and C3) and eight output lines (B0 through B7).

The plus symbol (+) indicates that the contents of the counter are increased by 1 each time C2 or C3 becomes active. A minus symbol (-) indicates that the contents of the counter are decreased each time C2 or C3 becomes active.

When R is active, the counter is reset.

**Selector (SEL)**




A selector is a gating circuit. The upper part of the selector symbol contains the gates (G1, G2, G3), and the lower part contains the gated data lines (D1, D2, E1, E2).

In this example, gate 1 (G1) controls input data lines D1 and E1; gate 2 (G2) controls lines D2 and E2. Gate 3 (G3) controls output data lines D3 and E3.

Thus, for data to pass through the selector, one of the input gates (G1 or G2) must be active at the same time output gate G3 is active.


This example of a selector also has a Z input. If the Z input is active at the same time gate G3 is active, output lines D3 and E3 are both active.

**Decoder (DCD)**



This example of a decoder converts the output from a 3-position binary counter into 1 of 8 decimal digits. The value of the active output line equals the sum of the active input lines. For example, when input lines 4 and 1 are active, output line 5 is active.

**Flip-Flop (FF)**




This example shows a flip-flop as it would appear in an FSL diagram, and the way the same trigger would appear in a positive-logic diagram. In this example, there are two sets (S and 1S) and one reset (R).

The trigger is turned on when S is active, or when 1S and gate 1 (G1) are active at the same time. Gate 2 (G2) must also be active for the output (O) to be active.



The toggle input (T) reverses the state of the trigger, turning the trigger off if it is on, or turning the trigger on if it is off. When active, the reset input (R) resets the trigger.

**Flip Latch (FL)**




This example shows a flip latch as it would appear in an FSL diagram, and the way the same latch would appear in a positive-logic diagram. In this example, gate 1 (G1) must be active when 1G2 is active in order for gate 2 (G2) to be active.

This latch is turned on if G2 is active and the set line (2S) becomes active. When active, the reset input (R) resets the latch. G2 is not shown in the FSL diagram.



**Symbols and Conventions Used in Positive-Logic Diagrams**


**Flip Latch (FL)**



If A becomes active, the latch is set to the on state (C is active and D is inactive).

If B becomes active, the latch is set to the off state (D is active and C is inactive).


**Flip Latch (FL)**



A positive pulse on P while gate A is active sets the latch to the on state (C is active and D is inactive).

A negative pulse on N while gate B is active sets the latch to the off state (D is active and C is inactive).


**Flip-Flop (FF)**



If A is active while gate G1 is active, the latch is set to the on state (C is active and D is inactive).

If B is active while gate G2 is active, the latch is set to the off state (D is active and C is inactive).

**Register (Reg)**



If gate G1 becomes active while input A is active, latch 0 is set to the on state (latches 1 through 7 do not change state).


If gate G2 becomes active, latches 0 through 7 are set to the on state for each input bus line that is active.

If gate G3 is active, only the output from latch 7 is gated out.

If gate G4 is active, the output from latches 0 through 7 is gated out.

A pulse on the 'reset' line (R) resets all latches to the O (off) state.

**Parity Check (PC)**




Checks the parity of a signal bus. If parity is not correct, line E becomes active to indicate an error.

**Parity Generator (PG)**




Generates the correct parity for a signal bus.

**Arithmetic and Logic Unit (ALU)**




Performs arithmetic and logic operations in a processor.


**On-Page Connectors**




**Electrical Connection**




**Bus Containing 8 Lines**



**Off-Page Connector**




**No Electrical Connection**




**Boolean Algebra Symbols**

- In a line name means AND
- + In a line name means OR


**Symbols Used in Flowcharts**




Decision block on a flowchart (asks a question)





Processing block on a flowchart



Keying operation on a flowchart



Terminal on a flowchart



This page intentionally left blank.

