

SYSTEM / **32**

**IBM System/32
Functions
Reference Manual**

32

**IBM System/32
Functions
Programming Information**

**IBM System/32
Functions
Reference Manual**

Preface

This reference manual is intended for persons interested in the operation and characteristics of the IBM System/32 at the machine code level. Readers should be familiar with data processing techniques and understand stored program control at the machine code level.

Readers familiar with IBM System/3 programming may notice a similarity between many System/32 and System/3 instructions. Some instructions are identical; however, there are distinct differences in some areas. For example: System/3 initiates all I/O operations by issuing start I/O instructions; in System/32, some I/O instructions use the familiar hex F3 operation code and other I/O operations are initiated by a branch to a location in main storage.

Related Publications

- *IBM System/32 System Control Programming Reference Manual*, GC21-7593
- *IBM System/32 Operator's Guide*, GC21-7591
- *General Information: Binary Synchronous Communications*, GA27-3004
- *Forms Design Reference Guide for Printers*, GA24-3488
- *IBM System/32 Basic Assembler and Macro Processor Reference Manual*, SC21-7673

Titles and abstracts of other related publications are listed in the *IBM System/32 Bibliography*, GC20-0032.

Fifth Edition (May 1977)

This is a major revision of, and obsoletes, GA21-9176-3. Information has been added to support the 120 characters-per-second printer, the 285 lines-per-minute printer, and assembler program product. Numerous miscellaneous changes also have been made throughout the manual. Additions and changes in previously existing portions of the manual are indicated by a vertical line at the left of the addition or change; new or extensively revised illustrations are denoted by a bullet (•) at the left of the figure caption.

This edition applies to version 08, modification 00 of the *IBM System/32 Functions Reference Manual*; and to all subsequent versions and modifications until otherwise indicated in new editions or technical newsletters. Changes are periodically made to the information herein; before using this publication in connection with the operation of IBM systems, refer to the latest *IBM System/32 Bibliography*, GC20-0032, for the editions that are applicable and current.

Use this publication only for the purposes stated in the *Preface*.

Publications are not stocked at the address below. Requests for copies of IBM publications and for technical information about the system should be made to your IBM representative or to the branch office serving your locality.

This publication could contain technical inaccuracies or typographical errors. Use the Reader's Comment Form at the back of this publication to make comments about this publication. If the form has been removed, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota. IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

Contents

ABBREVIATIONS AND ACRONYMS	vii	Add Logical Characters (ALC)	3-8
CHAPTER. 1 INTRODUCTION	1-1	Subtract Logical Characters (SLC)	3-10
Elements of the System	1-1	Add to Register (A)	3-12
Processor and Main Storage	1-1	DATA HANDLING MACHINE INSTRUCTIONS	3-14
Keyboard	1-1	Move Hexadecimal Character (MVX)	3-14
Display Screen	1-1	Move Characters (MVC)	3-16
Printing	1-1	Move Inverse (MVN)	3-18
Disk Storage	1-3	Edit (ED)	3-20
Diskette Drive	1-3	Insert and Test Characters (ITC)	3-22
Additional Main Storage Capacity	1-3	Move Logical Immediate (MVI)	3-24
Data Communications Feature	1-3	Set Bits On Masked (SBN)	3-25
Mag Card Unit Attachment Feature	1-3	Set Bits Off Masked (SBF)	3-26
Keylock Power Switch	1-3	Store Register (ST)	3-27
Data Recorder Attachment Feature	1-3	Load Register (L)	3-28
1255 Magnetic Character Reader Attachment	1-3	Load Index Register (LA)	3-30
Data Formats	1-4	Halt Program Level (HPL)	3-31
Character Format	1-4	Supervisor Call (SVC)	3-31
Binary Format (Logical Data)	1-4	Fetch	3-32
Hex Code	1-4	Fetch Main Storage Transient	3-32.1
Parity	1-5	Load/ Fetch Control Storage	
Addressing	1-5	Transient	3-32.2
Direct Addressing	1-6	Load From Register Save Stack	3-32.3
Base Displacement Addressing	1-7	Load to Address	3-32.4
Machine Instruction Formats	1-7	Queue/Dequeue IOB	3-32.5
Command Machine Instructions	1-7	Remove Current Register Save	
One-Address Machine Instructions	1-7	Stack Entry	3-32.6
Two-Address Machine Instructions	1-8	Return From Transient	3-32.7
CHAPTER 2. PROCESSOR AND OPERATOR		Store to Register Save Stack	3-32.8
CONTROLS	2-1	Transfer (XFER)	3-32.9
Modes of System Operation	2-1	LOGICAL MACHINE INSTRUCTIONS	3-33
Burst Mode	2-1	Compare Logical Characters (CLC)	3-33
Interrupt Mode	2-1	Compare Logical Immediate (CLI)	3-35
Process Mode	2-1	Test Bits On Masked (TBN)	3-36
Machine Instruction Registers	2-1	Test Bits Off Masked (TBF)	3-37
Instruction Address Register (IAR)	2-1	Branch On Condition (BC)	3-38
Address Recall Register (ARR)	2-1	Jump On Condition (JC)	3-40
Index Registers 1 and 2 (XR1 and XR2)	2-1	INPUT/OUTPUT HANDLING MACHINE	
Interrupt Operations	2-1	INSTRUCTIONS	3-42
Input/Output Blocks (IOBs)	2-2	Load Print Belt Image Register (LIO)	3-42
General I/O Operations	2-2	Load Character Set Size Register (LIO)	3-43
Disk	2-2	Load Print Data Address Register (LIO)	3-44
Printing	2-2	Load Forms Length and Current Line Number (LIO)	3-45
Keyboard/Display Screen	2-2	Start Print IOB (SIO)	3-46
Diskette	2-2	Sense Forms Length and Current Line Number (SNS)	3-47
BSCA	2-2	Sense Print Status (SNS)	3-48
SDLC	2-2	Start Keyboard/Display Screen IOB (SIO)	3-49
Data Recorder	2-3	Disable Keyboard (SIO)	3-49
System Controls	2-3	Disable Keyboard, Start IOB, and Call Operator (SIO)	3-50
Operator's Console	2-4	Load Keyboard/Display Screen IOB Address (LIO)	3-51
CE Panel	2-5	Load Keyboard/Display Screen Interrupt Handler	
CHAPTER 3. MACHINE INSTRUCTIONS	3-1	Address (LIO)	3-52
ARITHMETIC MACHINE INSTRUCTIONS	3-2	Sense Address/Data Switches (SNS)	3-53
Zero and Add Zoned (ZAZ)	3-2	Load Keyboard/Display Screen Translation Table (LIO)	3-54
Add Zoned Decimal (AZ)	3-4	Load Keyboard/Display Screen Set Lowercase Mode	
Subtract Zoned Decimal (SZ)	3-6	Indicator (LIO)	3-55
		Load Keyboard/Display Screen Reset Lowercase Mode	
		Indicator (LIO)	3-56
		Load Diskette Control Field Address Register (LIO)	3-57

Load Diskette Data Field Address Register (LIO)	3-58
Seek Diskette Track or Recalibrate Diskette (SIO)	3-59
Read Diskette Data and Control Record (SIO)	3-60
Write and Verify Diskette Data (SIO)	3-61
Write and Verify Diskette Control Address Marker (SIO)	3-62
Read Diskette ID (SIO)	3-63
Read Diskette Data (SIO)	3-64
Write and Verify Diskette Record ID (SIO)	3-65
Test Diskette Drive and Branch (TIO)	3-66
Sense Diskette Status (SNS)	3-67
Sense Diskette Control Field Address Register (SNS)	3-68
Sense Diskette Data Address Register (SNS)	3-69
Reset Interrupt (B)	3-70
Wait for IOB (B)	3-71
Dump Storage (B)	3-72
Start Disk IOB (B)	3-73
Disable BSCA, SDLC, Keyboard, and Inquiry Interrupts (B)	3-74
Enable BSCA, SDLC, Keyboard, and Inquiry Interrupts (B)	3-75
Initialize Diskette Drive (B)	3-76
Queue/Dequeue Print IOB (B)	3-77
Queue/Dequeue Keyboard/Display Screen IOB (B)	3-78
Control BSCA (SIO)	3-79
Start BSCA Receive Initial (SIO)	3-80
Start BSCA Receive Only (SIO)	3-81
Start BSCA Transmit and Receive (SIO)	3-82
Load BSCA Unit Definition Table Register (LIO)	3-83
Load BSCA Current Address Register (LIO)	3-84
Load BSCA Interrupt Address Register (LIO)	3-85
Load BSCA Stop Address Register (LIO)	3-86
Load BSCA Transition Address Register (LIO)	3-87
Sense BSCA Current Address (SNS)	3-88
Sense BSCA Status (SNS)	3-89
Initialize SDLC or BSCA for EBCDIC Mode (B)	3-90
Initialize BSCA for ASCII Mode (B)	3-91
Queue/Dequeue Communications Adapter IOB (B)	3-92
Control SDLC (SIO)	3-93
SDLC Receive (SIO)	3-93
SDLC Transmit and Receive (SIO)	3-94
SDLC Receive Initial (SIO)	3-94
SDLC Transmit Final (SIO)	3-95
SDLC Transmit Only (SIO)	3-95
Load SDLC Receive Buffer Addresses (LIO)	3-96
Load SDLC Transmit Buffer Addresses (LIO)	3-97
Load SDLC Unit Definition Table (LIO)	3-98
Load SDLC Interrupt Address (LIO)	3-99
Sense SDLC Completion Table (SNS)	3-100
Queue/Dequeue Data Recorder IOB (B)	3-101
Initialize Data Recorder (B)	3-102
Start Data Recorder IOB (SIO)	3-103
Initialize Mag Card Unit (B)	3-104
Queue/Dequeue Mag Card Unit IOB (B)	3-105
Start Mag Card Unit IOB (SIO)	3-106
Advance Program Level (APL)	3-106
Enable Start Light (ST)	3-107
Disable Start Light (L)	3-108

CHAPTER 4. PROGRAMMING CONSIDERATIONS	4-1
Machine Instruction Timings	4-1
Conditioning the Program Status Register	4-3

CHAPTER 5. PRINT FUNCTIONS	5-1
Print Character Sets	5-1
Operational Characteristics	5-2
Half Line Spacing Print	5-2
Print Data Area	5-2
Line Printer Character Set Image and Size	5-3
Forms Control, Continuous Forms Mode	5-3
Forms Control, Single Form/Ledger Card	5-3
End-of-Operation Interrupts, Printer	5-4
Print Buffer	5-4
Print Function Keys	5-4
Print Status Bytes	5-5
Print IOB and NCPODSW	5-10

CHAPTER 6. DISK DRIVE FUNCTIONS	6-1
Physical Characteristics	6-1
File Organization	6-1
Operational Characteristics	6-3
Initiating a Disk Operation	6-3
Disk Addressing, Relative Sector Addresses	6-3
Disk Addressing, Actual Sector Addresses	6-4
Disk Operations	6-10
Control Seek	6-10
Control Recalibrate	6-11
Read Data	6-11
Read ID (Identifier)	6-11
Read Data Diagnostic	6-11
Read Verify	6-12
Write Data	6-12
Write ID (Identifier)	6-12
Scan Equal	6-13
Scan Low or Equal	6-13
Scan High or Equal	6-13
Disk Check Conditions and Status	6-13
Disk Operating Procedures	6-18
Disk Program Load Procedure	6-18
Alternate Sector Assignment Procedure	6-18
Alternate Sector Processing	6-18
Sector Initialization Procedure	6-18
Error Recovery Procedure	6-19
Error Recovery by IBM IOS	6-19

CHAPTER 7. KEYBOARD/DISPLAY SCREEN FUNCTIONS	7-1
Alphanumeric and Special Character Keys	7-1
Ten-Key Numeric Keyboard	7-1
Function Keys	7-1
Command Keys	7-1
Physical Characteristics	7-1
Operation Characteristics—Keyboard Key Functions	7-2
Character Display Format	7-3
Dual Case Keyboard/Display Screen Feature	7-3
Display Screen	7-3
IOB Definition and Usage	7-5
Function Keys	7-8
Keyboard Operation	7-8.1
Modes	7-8.1
Programming Considerations for Keyboard	7-8.1
Keyboard Hardware Characteristics	7-9
Keystroke Encoding	7-9
Data Handling and Interrupts	7-9
Manual Operating Procedures	7-9
Displaying Data Stored in Registers and Main Storage	7-10
Altering Contents of Main Storage	7-10
Altering Contents of Instruction Registers	7-10
Error Recovery Procedures	7-11

CHAPTER 8. DISKETTE DRIVE FUNCTIONS	8-1	SDLC	9-19
Physical Characteristics	8-1	SDLC Frame	9-19
Record Format	8-2	Flag (F, __, __, __, __, F)	9-19
Diskette Drive Operating Characteristics	8-5	Station Address (F, A, __, __, __, F)	9-19
Diskette Control Fields and Data Fields	8-5	Control Field (F, A, C, __, __, F)	9-20
Control Address Register	8-6	Information Field (F, A, C, I, __, F)	9-21
Data Address Register	8-6	Block Check Field (F, A, C, I, BC, F)	9-21
Diskette Operations	8-6	SDLC Commands and Responses	9-21
Diskette Seek	8-6	Information Transfer Format	9-21
Read Data	8-6	Supervisory Format	9-22
Read Data and Control Record	8-6	Nonsequenced Format	9-22
Read ID (Identifier)	8-7	SDLC Response Modes	9-23
Write/Verify Data	8-7	SDLC Transmission States	9-23
Write/Verify Control Address Mark	8-7	Active State	9-23
Write/Verify ID (Identifier)	8-8	Disconnect State	9-23
Check Condition and Status Information	8-8	Idle State	9-24
IMPL (Initial Microprogram Load) and IPL (Initial Program Load)	8-10	Transient State	9-24
Suggested Diskette Error Recovery Procedures	8-10	Main Storage Data Areas	9-24
Initialization Procedures	8-14	Transmit Buffer	9-24
Surface Defect Procedures	8-14	Receive Buffer	9-24
CHAPTER 9. DATA COMMUNICATIONS FUNCTIONS	9-1	SDLC Operations	9-24
Communications Networks	9-1	Enable/Disable SDLC	9-24
Point-to-Point Communications Networks	9-1	Receive Initial	9-25
Multipoint Communications Networks	9-1	Receive	9-25
Transmission Rate Control and Data Rates	9-1	Transmit Only	9-25
Special Features	9-1	Transmit and Receive	9-25
EIA Interface	9-1	Transmit Final	9-25
Internal Clock	9-1	Load Operations	9-26
Standard Communications Adapter Capabilities	9-2	Sensing	9-26
Rate Select	9-2	System Interrupts	9-26
Auto-answer Capability	9-2	SDLC Completion Table	9-26
Modems	9-2	Inactivity Timer for Switched Lines	9-28
Modem Features	9-2	Adapter Checks	9-28
IBM 1200 bps Integrated Modem	9-2	Invalid Frame	9-28
IBM 2400 bps Integrated Modem	9-2	Abortive Disconnect	9-28
Switched Network Backup	9-2	Stacked Operation Complete	9-28
Switched Network Backup with Auto-answer	9-3	Unit Definition Table	9-28
BSCA	9-4	SDLC Zero Bit Insertion/Deletion	9-29
Transmission Codes	9-4	Internal Clock	9-29
Standard BSCA Capabilities	9-4	NRZI Transmission Coding	9-29
Control Storage Registers Used by BSCA	9-4	SDLC Error Recording	9-30
Current Address Register	9-5	CHAPTER 10. MAG CARD UNIT FUNCTIONS	10-1
Transition Address Register	9-5	Physical Characteristics	10-1
Stop Address Register	9-5	Operational Characteristics	10-2
Unit Definition Table Register	9-5	Interrupt Processing	10-4
BSCA Terminal Control	9-5	MCU Read and Write Operations	10-4
Control Characters and Sequences	9-6	Track Format	10-4
Pad Characters	9-8	Operator's Console	10-5
BSCA Synchronization	9-9	Check Conditions and Sense Information	10-5
Framing the Message	9-9	Error Recovery Procedure	10-7
Op-End Interrupt	9-9	CHAPTER 11. DATA RECORDER ATTACHMENT FUNCTIONS	11-1
BSCA Operations	9-9	Operational Characteristics	11-1
Enable/Disable BSCA	9-10	Data Buffer	11-1
Initialization Sequences	9-10	Data Recorder Check Conditions and Status	11-3
Transmit and Receive Operation	9-12	Error Recovery Procedures	11-3
Disconnect Operation	9-14	129 Error Recovery	11-3
Receive Operation	9-14	5496 Error Recovery	11-4
Two-Second Timeout	9-14		
Loading the Registers	9-14		
Sensing	9-14		
Data Checking	9-14		
Suggested Error Recovery Procedures	9-16		
System and Error Statistics	9-18		

CHAPTER 12. 1255 MAGNETIC CHARACTER READER ATTACHMENT FUNCTIONS	12-1
APPENDIX A. MACHINE INSTRUCTION FORMATS	A-1
APPENDIX B. EBCDIC CODE MEANINGS	B-1
APPENDIX C. POWERS OF TWO TABLE	C-1
APPENDIX D. BINARY AND HEXADECIMAL NUMBER NOTATIONS	D-1
Binary Number Notation	D-1
Hexadecimal Number System	D-1
APPENDIX E. HEXADECIMAL-DECIMAL CONVERSION TABLES	E-1
APPENDIX F. POLLING AND ADDRESSING CHARACTERS FOR SYSTEM/32 TRIBUTARY STATIONS	F-1
EBCDIC Code	F-1
ASCII Code	F-1
APPENDIX G. MAG CARD UNIT CHARACTER TRANSLATE TABLE	G-1
INDEX	X-1
INDEX OF MACHINE INSTRUCTIONS BY MACHINE CODE SEQUENCE	X-13

Abbreviations and Acronyms

μ s	microseconds	DAR	data address register
ACK	BSC control character—acknowledgement	DBI	data bus in
ADDR	address	DBO	data bus out
ADV	advance	DISC	communications control character— disconnect
AM	address mark	disp	displacement
ARR	address recall register	DLE	BSCA control character—test character in transparent mode
ASCII	American National Standard Code for Information Interchange	DNF	data not found
BC	block check	DPE	device parity error
BCC	block check character	DPLY	display
BDE	basic data entry (keyboard operation)	DTE	data terminal equipment
BKSP	backspace	DTF	define the file
bps	bits per second	DTR	data terminal ready
BSCA	binary synchronous communications adapter	DUP	duplicate
B1 or B2	buffer 1 or buffer 2	EBCDIC	extended binary coded decimal interchange code
CAM	control address mark	ECS	extended control storage
CAR	control address register	EIA	Electronics Industry Association
CBS	common carrier automatic data coupler	ENAB	enabled
CC	cylinder number (byte)	ENQ	BSCA control character—enquiry
CDSTL	connect data set to line	EOT	BSCA control character—end of transmission
CDT	common carrier manual data coupler	ERMAP	error map
CE	customer engineer	ERP	error recovery procedure
char	characters	ERR	error
CHK	check	ETB	BSCA control character—end of transmission block
CHRNX	bytes in diskette control field (cylinder, head, record, length, number)	ETX	BSCA control character—end of text
CMD	command	EWG	end write gap
CMDR	command reject	FCCHS	identifier field in logical disk address
COMM	communication	FCU	file control unit
COMP	compare	FDSIO	disk start I/O instruction
CRC	cyclic redundancy check	FERR	intracharacter error
CSDE	controlled sequential data entry (keyboard operation)	H	one of the bytes in the diskette control field
CTL	control	hex	hexadecimal

IAR	instruction address register	op code	operation code
ID	identification, identify	op end	operation end
IMPL	initial micro program load	op1 or op2	operand 1 or operand 2
INQ	inquiry	OVRN	overrun
INSN	instruction		
INV	invalid		
IOB	input/output block	PCH	punch
IOS	input/output supervisor	PCR	processor condition register
IPL	initial program load	PRES	present
IRPT	interrupt	PREV	previous
ITB	BSCA control character—intermediate block character	PROC	processor
IUS	BSCA control character—intermediate block character (EBCDIC)	PS	physical sector
I/O	input/output	PSR	program status register
		PWR	power
		P/F	poll/final
K	1,024 bytes	RA	receive address
KEYBD	keyboard	RDY	ready
		REC	record
		REP	repeat
LRC	longitudinal redundancy check	RIB	request indicator byte
LS	logical sector	RNR	receive not ready
LSR	local storage register	ROL	request online
LUP	handling error	rpm	revolutions per minute
		RR	receive ready
		RVI	BSCA control character—reverse interrupt
MAR	microprocessor address register		
Mb	megabytes	S	byte in disk control field
MCU	mag card unit	SA	stop address
min	minutes	SCP	system control program
mm	millimeters	SD	seek displacement in tracks
ms	millisecond	SDE	sequential data entry (keyboard operation)
MULT	multiply	SDLC	synchronous data link control
		s	seconds
NAK	BSCA control character—negative acknowledgment	SEL	select
NDM	normal disconnect mode	SIO	start I/O
NFCCHS	bytes in disk control field (number, flag, cylinder, head, sector)	SIS	scientific instruction set
no-op	no operation	SNRM	set normal response mode
Nr	number of records received	SOH	BSCA control character—start of heading
NRM	normal response mode	SS	relative sector address
NRZI	non-return-to-zero inverted	STOR	storage
ns	nanoseconds	STX	BSCA control character—start of text
Ns	number of records sent	SWG	start write gap
NSA	nonsequenced acknowledgment	SYN	BSCA control character—synchronous idle
		SYNC	synchronous, synchronization, synchronize
		SYS	system (on the CE panel, SYS INSN STEP means a single instruction step from your control panel)

TBA	transmit buffer address	XDLE	BSCA control character—data DLE in transparent mode
TCRD	card in single feed slot	XENQ	BSCA control character—transparent block cancel
TH	thermal	XETB	BSCA control character—transparent end of transmission block
TIO	test input/output instruction	XETX	BSCA control character—transparent end of text
TK1	track 1	XID	communications control character—exchange station identification
TK50	track 50	XITB	BSCA control character—transparent intermediate block
TSA	transmit stop address	XR1 or XR2	index register 1 or index register 2
TTC	track terminator character	XSTX	BSCA control character—transparent start of text
TTD	BSCA control character—temporary text delay	XSYN	BSCA control character—transparent synchronous idle
VFO	variable frequency oscillator	XTTD	BSCA control character—transparent temporary text delay
VRC	vertical redundancy check		
VTAM	virtual telecommunications access method		
VTOC	volume table of contents		
WACK	BSCA control character—wait for acknowledgement		

The IBM System/32 is an operator-oriented, desk-size data processing system. The system has an operator console through which the operator enters data to the system, controls the operation of the system, and communicates with the system program. Integral parts of the console are the keyboard and display screen. The primary output unit is a system printer. Programs and data files reside on a nonremovable disk. Diskettes, which are removable, serve as a load/dump medium for creating backup files from information on the disk, as a data interchange medium for exchanging data with other systems, and as a medium for offline preparation of data and programs.

The system operates under control of programs stored in main storage and under control of a microprocessor. The microprocessor serves as a control unit and assists in control of system input and output functions. The microprocessor has a dedicated storage area called control storage.

The system overlaps input/output operations of most I/O devices with each other and with processor operations.

The models of System/32 differ in printing speeds and disk storage capacities. Figure 1-1 lists the available System/32 models. Though each model is listed with a main storage capacity of 16,384 bytes (16K—K=1,024 bytes), main storage capacities of 24,576 bytes (24K) and 32,768 bytes (32K) are available for all models.

ELEMENTS OF THE SYSTEM

Processor and Main Storage

Main storage holds 16,384 eight-bit data bytes. The processor, with an integrated microprocessor, provides all the arithmetic, logical, and input/output control functions for the entire system.

Keyboard

The system keyboard contains a set of alphameric keys (arranged in the standard typewriter format), a set of adding machine keys (arranged in the 10-key keyboard format), and a set of function keys used by the operator to select system functions.

With the installation of the dual case feature, lowercase alphabetic characters can be entered from the keyboard.

Display Screen

The display screen displays data and messages. Through programming, characters can be stored in main storage as they are keyed, or up to 240 characters can be held in the display screen (and altered as required) before they are sent to main storage. Under program control or operator control, main storage data and the contents of registers can be displayed and, if desired, altered by use of the keyboard.

With the installation of the dual case feature, lowercase alphabetic characters can be displayed on the display screen.

Printing

Depending on the model, the system has one of two integrated printers:

- The *serial printer* uses a wire matrix to print characters serially. It prints either 40 characters per second unidirectionally or 40, 80, or 120 characters per second bidirectionally (maximum), depending on the model. The serial printer has a standard 63-character set. The standard serial printer processes both continuous forms and single form/ledger cards.
- The *line printer* operates at either 50, 80, 100, 155, or 285 lines per minute (maximum), depending on the model. It has standard character sets of 48 and 64 characters and an optional 96-character set for uppercase and lowercase printing. The line printer processes continuous forms only.

System Model	Main Storage Capacity	Serial Printer Speed	Line Printer Speed	Disk Data Storage Capacity
A01	16,384 bytes	40 char/s unidirectional	–	3,210,240 bytes
A02	16,384 bytes	40 char/s unidirectional	–	5,053,440 bytes
A03	16,384 bytes	40 char/s unidirectional	–	9,169,920 bytes
A04	16,384 bytes	40 char/s unidirectional	–	13,777,920 bytes
A11	16,384 bytes	40 char/s bidirectional	–	3,210,240 bytes
A12	16,384 bytes	40 char/s bidirectional	–	5,053,440 bytes
A13	16,384 bytes	40 char/s bidirectional	–	9,169,920 bytes
A14	16,384 bytes	40 char/s bidirectional	–	13,777,920 bytes
A21	16,384 bytes	80 char/s bidirectional	–	3,210,240 bytes
A22	16,384 bytes	80 char/s bidirectional	–	5,053,440 bytes
A23	16,384 bytes	80 char/s bidirectional	–	9,169,920 bytes
A24	16,384 bytes	80 char/s bidirectional	–	13,777,920 bytes
A31	16,384 bytes	120 char/s bidirectional	–	3,210,240 bytes
A32	16,384 bytes	120 char/s bidirectional	–	5,053,440 bytes
A33	16,384 bytes	120 char/s bidirectional	–	9,169,920 bytes
A34	16,384 bytes	120 char/s bidirectional	–	13,777,920 bytes
B11	16,384 bytes	–	50 lines/min	3,210,240 bytes
B12	16,384 bytes	–	50 lines/min	5,053,440 bytes
B13	16,384 bytes	–	50 lines/min	9,169,920 bytes
B14	16,384 bytes	–	50 lines/min	13,777,920 bytes
B21	16,384 bytes	–	100 lines/min ¹	3,210,240 bytes
B22	16,384 bytes	–	80 or 100 lines/min ¹	5,053,440 bytes
B23	16,384 bytes	–	80 or 100 lines/min ¹	9,169,920 bytes
B24	16,384 bytes	–	80 or 100 lines/min ¹	13,777,920 bytes
B31	16,384 bytes	–	80, 120 or 155 lines/min ¹	3,210,240 bytes
B32	16,384 bytes	–	80, 120 or 155 lines/min ¹	5,053,440 bytes
B33	16,384 bytes	–	80, 120 or 155 lines/min ¹	9,169,920 bytes
B34	16,384 bytes	–	80, 120 or 155 lines/min ¹	13,777,920 bytes
C41	16,384 bytes	–	160, 225, or 285 lines/min ²	3,210,240 bytes
C42	16,384 bytes	–	160, 225, or 285 lines/min ²	5,053,440 bytes
C43	16,384 bytes	–	160, 225, or 285 lines/min ²	9,169,920 bytes
C44	16,384 bytes	–	160, 225, or 285 lines/min ²	13,777,920 bytes

¹Print speed is 80 lines per minute for 96-character print belts, 100 or 120 lines per minute for 64-character print belts, and 100 or 155 lines per minute for 48-character print belts.

²Print speed is 160 lines per minute for 96-character print belts, 225 lines per minute for 64-character print belts, and 285 lines per minute for 48-character print belts.

Figure 1-1. System Models

Disk Storage

Every model has a disk drive with a nonremovable disk. Depending on the model, the disk stores either 3,210,240, 5,053,440, 9,169,920 or 13,777,920 bytes. Like the other units discussed, the disk drive unit is an integral part of the system.

Diskette Drive

Each model has a diskette drive unit. The system uses the IBM basic data exchange diskette (or equivalent). This allows the system to read diskettes written by IBM 3741 Data Stations and similar devices and to exchange data with other systems. Data can also be written on diskettes and stored offline for backup data and programs. Data on diskettes that will not be used on other systems need not be formatted like data on basic data exchange diskettes.

Additional Main Storage Capacity

As a special feature, the system can be equipped with either 8,192 or 16,384 positions of additional main storage, bringing the total main storage capacity to either 24K or 32K bytes.

Data Communications Feature

Each model of the system can be equipped with either the binary synchronous communications adapter (BSCA) as a special feature or with the synchronous data link control (SDLC) feature. The BSCA allows communication between System/32 and a remote system or terminal at data rates of from 600 to 7,200 bits per second.

SDLC allows communication between System/32 and a System/370 operating with the virtual telecommunications access method (VTAM). Data rates can be from 600 to 7,200 bits per second.

Mag Card Unit Attachment Feature

The IBM 5321 Mag Card Unit attachment feature can be attached to all B models of the System/32. This feature provides additional input/output capabilities to the System/32 user. Magnetic cards can be used as a data interchange medium between the system and as permanent storage for data to be used at a later time. The 5321 Mag Card Unit attachment feature cannot be

installed on any System/32 that has the data recorder attachment feature or 1255 Magnetic Character Reader attachment feature installed.

Keylock Power Switch

This feature is a key operated switch that replaces the standard POWER ON/OFF switch on the operator panel. When the key is inserted and turned, power is supplied to the system. The feature helps restrict system operation to key-holders.

Data Recorder Attachment Feature

The data recorder attachment feature allows either the IBM 129 Card Data Recorder or the IBM 5496 Data Recorder to be attached to System/32. The 129 provides 80-column card capability and the 5496 provides 96-column card capability. In addition, a 129 equipped with the variable-length card feed feature can handle 51, 60, 66, or 80-column cards.

When used online, the 129 and 5496 Data Recorders allow punched card data to be read into System/32 and data from the system to be punched into cards. Optionally, the data may also be printed on the cards. The 129 reads cards at a rate of 50 cards per minute and punches cards at a rate of 12 to 50 cards per minute, depending on the number of columns punched. The 5496 reads and punches 21 cards per minute. The data recorder attachment feature cannot be installed on a system that has the mag card unit attachment or the 1255 Magnetic Character Reader Attachment installed.

1255 MAGNETIC CHARACTER READER ATTACHMENT

The 1255 Magnetic Character Reader attachment allows attachment of the 1255 Models 1, 2, and 3 to System/32. The 1255 reads MICR (magnetic ink character recognition) encoded documents. The information read from these documents must be printed with the MICR E-13B font in magnetic ink, near the bottom edge of each document. Each document can contain a maximum of 53 characters (45 digits plus 8 special symbols) in five fields. With the dash symbol transmission feature installed, each document can contain a maximum of 54 characters (45 digits plus 9 special symbols) in five fields. The 1255 cannot be installed on a system with the data recorder attachment feature or the mag card unit attachment feature installed.

For 1255 reference information, see *IBM System/32 1255 Magnetic Character Reader Reference and Logic Manual*, GC21-7692.


DATA FORMATS

Data resides in main storage in 8-bit (plus parity) bytes. The machine instruction the system is executing determines how the data is interpreted. A byte holds either decimal, alphabetic, or special characters; or binary numbers (logical data).

The system uses EBCDIC (extended binary coded decimal interchange code) for storing characters in main storage and for processing data.

Character Format


In character format, each byte of data is divided into two groups of four bits each. Bits 0-3 comprise the zone portion, and bits 4-7 comprise the digit portion. The character format represents a decimal digit, a special control character, or one of the characters that can be printed or displayed by the system (these characters are called *graphics*). The following illustration shows the byte as interpreted for character format.



For decimal arithmetic operations, the zone bit of the rightmost byte in the field indicates the sign of the numbers. (The system ignores the zone bits in all other bytes during the operation.) Zones containing hex B or D (binary 1011 or 1101) designate a negative number. Any other hex digit in the zone designates a positive number.

Binary Format (Logical Data)


In binary format, bits in a byte define a digit, and the entire byte is an unsigned binary number (a binary integer). Binary bits are said to be on if 1, off if 0. The following illustration shows decimal 7 as a binary integer. Notice that the parity bit is set to 0 (see *Parity* in this chapter).



Unsigned Binary Integer

Hex Code

Each byte can be divided into two groups of four bits, and each of these groups can be represented as a single hex digit, as shown below:



The hex value of each combination of binary bits is:

Binary Bits	Hex Digit	Binary Bits	Hex Digit
0000	0	1000	8
0001	1	1001	9
0010	2	1010	A
0011	3	1011	B
0100	4	1100	C
0101	5	1101	D
0110	6	1110	E
0111	7	1111	F

Throughout this manual, values stored in bytes are often expressed in hex notation.

Parity

Each byte contains a parity bit that is developed by the system (and checked by the system during various operations). This bit ensures that the number of bits set to 1 in each byte is an odd number. (If the binary number or data code developed by the system has an even number of bits that are 1, the system sets the

parity bit to 1 to make the entire byte contain an odd number of 1-bits. If the binary number or data code has an odd number of bits, the system sets the parity bit to 0 to maintain an odd number of bits in the entire byte.)

ADDRESSING

Main storage is addressed in binary, using hex notation. Its positions are consecutively numbered from hex 0000 to the upper limit of storage. The location of any field or group of bytes is specified by the address of the rightmost (low-order or highest-numbered storage position) byte in the field. The exception is the insert and test character instruction, which specifies the leftmost byte.

An address used to refer to main storage can be specified by either of two methods: direct addressing or base displacement addressing. The type of addressing to be used is specified by bits 0-3 of the first byte (the operation code) of the instruction. These four bits are treated as two groups of two bits each: bits 0-1 and bits 2-3. Bits 0 and 1 control addressing for operand 1; bits 2 and 3 control addressing for operand 2. When bits 0-1 equal 11, operand 1 is not used; when bits 2-3 equal 11, operand 2 is not used. Figure 1-2 is an explanation of op code functions in addressing main storage.




Figure 1-2. Op Code Function in Addressing Main Storage

Direct Addressing

When either or both bits 0-1 or bits 2-3 equal 00, the specified operand uses direct addressing.

When direct addressing is used, the storage address is taken directly from the machine instruction. The address in the machine instruction is two bytes long.

Base Displacement Addressing

A specified operand uses base displacement addressing when either or both bits 0-1 or bits 2-3 have one bit equal to 1 and the other bit equal to 0.

In base displacement addressing, the contents of the 1-byte address in the machine instruction are added to the contents of a 2-byte address in an index register. The index register to be used is determined by the bit that is 1 (Figure 1-2). Both bit groups can use the same index register during the execution of a machine instruction.

Any one value of an index register allows access to 256 storage positions.

MACHINE INSTRUCTION FORMATS

Machine instruction formats are distinguished by their ability to address storage. The length of each machine instruction is determined by the type of addressing being performed.

All machine instruction formats have two elements in common: the op code and the Q-byte. Each of these elements is one byte. The op code determines the type of addressing (thereby the length of the machine instruction) and the operation to be performed.

The function of the Q-byte is determined by the machine instruction and is discussed with each individual machine instruction.

Command Machine Instructions

Command machine instructions are always three bytes long. In a command machine instruction, the Q-byte contains the following information, depending on the machine instruction:

- Device address and function specification
- Jump condition
- Transfer function

The command machine instruction is distinguished by bits 0-3 of the op code being all 1's.

Command Machine Instruction

Op Code	Q-Byte	Command
1111		

0 3
Bits

One-Address Machine Instructions

One-address machine instructions can be either three or four bytes long. These instructions are distinguished by having either bits 0-1 or bits 2-3 of the op code byte both 1's. The two bits that are not both 1 (0 and 1, or 2 and 3) can be 01, 10, or 00. If these bits are 00, addressing is direct and the instruction is four bytes long. If the bits are 01 or 10, addressing is base displacement; the instruction is three bytes long; and XR1 (01) or XR2 (10) is used. The Q-byte of a one-address instruction can contain:

- An immediate operand
- A mask
- A branch condition
- A data selection

One-Address Machine Instruction—Base Displacement Addressing

Op Code	Q-Byte	Displacement Operand
1110		
1101		
1011		
0111		

0 3
Bits

One-Address Machine Instruction—Direct Addressing

Op Code	Q-Byte	(High Order Byte of Address) Operand	(Low Order Byte of Address) Operand
0011			
1100			

0 3
Bits

Two-Address Machine Instructions

Two-address machine instructions can be four, five, or six bytes long. This machine instruction type is distinctive in that *neither* bits 0-1 *nor* bits 2-3 of the op code byte are 1's. If all four of bits 0-3 are 0's, addressing is direct, and the machine instruction is six bytes long. If any *one* of the bits 0-3 is 1, one of the addresses is direct; the other address is base displacement, and the machine instruction is five bytes long. If one bit from each of the bit groups is 1, all addressing is base displacement and the machine instruction is four bytes long.

The index register to be used in base displacement addressing for either operand is determined by the bit in the bit group that is 1. If the bits equal 01, XR1 is used; if the bits equal 10, XR2 is used. Both addresses can use the same index register during one machine instruction.

Two-Address Machine Instruction—Both Addresses Base Displacement

Op Code			
0101	Q-Byte	Operand 1 Displacement	Operand 2 Displacement
0110			
1001			
1010			

0 3
Bits

Two-Address Machine Instruction—Operand 1 Address Direct

Op Code				
0001	Q-Byte	Operand 1 (High Order Address Byte)	Operand 1 (Low Order Address Byte)	Operand 2 Displacement
0010				

0 3
Bits

Two-Address Machine Instruction—Operand 2 Address Direct

Op Code				
0100	Q-Byte	Operand 1 Displacement	Operand 2 (High Order Address Byte)	Operand 2 (Low Order Address Byte)
1000				

0 3
Bits

Two-Address Machine Instruction—Both Addresses Direct

Op Code					
0000	Q-Byte	Operand 1 (High Order Address Byte)	Operand 1 (Low Order Address Byte)	Operand 2 (High Order Address Byte)	Operand 2 (Low Order Address Byte)

0 3
Bits

Chapter 2. Processor and Operator Controls

The processor controls the flow of input into the system, performs the operations on the data, and controls the output from the system.

MODES OF SYSTEM OPERATION

The system operates in three modes: burst mode, interrupt mode, and process mode.

Burst Mode

The system operates in *burst mode* while it moves data between main storage and the disk. In burst mode the system provides a dedicated data path and, once data transfer starts, data moves rapidly between the disk and main storage until all the specified data has been transferred.

Interrupt Mode

At the end of most input and output operations, the microprocessor is signaled that the operation has ended and that the program should branch to a special interrupt handler routine. While the system is processing data in the interrupt routine, it is said to be operating in the *interrupt mode*.

Process Mode

The system is free to handle normal I/O control and data processing operations when it is not operating in either the burst mode or interrupt mode. At this time the system operates in *process mode*.

MACHINE INSTRUCTION REGISTERS

Instruction Address Register (IAR)

The instruction address register holds the address of the first byte of the next sequential instruction in the stored program.

Address Recall Register (ARR)

The system places the next sequential address (that is, the address of the machine instruction that follows the test and branch or branch on condition machine instruction in the program) in the address recall register whenever the program branches. At the end of the branch routine, the program can load the contents of the address recall register into the instruction address register; this returns the program to the point at which the branch occurred.

The address recall register is also affected by load register, add to register, decimal add and subtract, and insert and test characters machine instructions. (All machine instructions are described in Chapter 3.)

Index Registers 1 and 2 (XR1 and XR2)

Each of these index registers holds a base address for base displacement addressing.

INTERRUPT OPERATIONS

Certain I/O functions require special routines to handle data within a limited period of time. To provide for these special routines, the system uses interrupts. Generally, an interrupt implies that the processor must interrupt a current machine instruction sequence; perform an intervening machine instruction sequence requested by the interrupting keyboard, disk drive, printer, or BSCA; then return to the interrupted program. The interrupts for the disk drive and printer are handled entirely by the hardware; the program must provide interrupt handler routines for the keyboard, BSCA, and SDLC.

An interrupt can occur for the keyboard unless the program disables the interrupt function. If the program disables an interrupt, the interrupt remains disabled until the program again enables it or until an initial program load (IPL) routine is performed.

Interrupts are discussed in *General I/O Operations* in this chapter.

INPUT/OUTPUT BLOCKS (IOBs)

Each input and output function has certain parameters that the program must define before the operation is performed. For some functions, the parameters are loaded into registers; for others, the parameters are moved into IOBs (that is, input/output blocks, which are consecutive main storage positions into which parameters are placed in defined fields).

Whenever an IOB is used to define the operation, the program must present the address of the leftmost byte of the IOB to the system (in XR1) at the start of the operation.

If an IOB is required for a function, this manual describes that IOB in the chapter that discusses the function.

GENERAL I/O OPERATIONS

The following paragraphs briefly discuss how each I/O unit functions with the user program.

Disk

The program sets up a disk IOB and branches to location 0008 (via a start disk IOB machine instruction). The system performs its own queuing and dequeuing functions. The program need not issue any load, sense, or test machine instructions.

Printing

The program sets up a print IOB; loads the character set size and image (line printer only) and the print data field address; and places the IOB on the system queue.

The program issues a start print IOB machine instruction with XR1 pointing to the IOB. (At the end of the operation, the system automatically removes the IOB from the queue.)

Keyboard/Display Screen

The program sets up a keyboard/display screen IOB and loads the address of the IOB. The program queues the keyboard/display screen IOB with XR1 pointing to the IOB address.

The program issues various machine instructions which enable and disable the keyboard and control the image on the display screen. The program also supplies an interrupt handler, which resets the keyboard/display screen interrupt.

Diskette

The program loads the diskette control code from the disk. (There is no IOB interface for the diskette.) The program loads the diskette data field address and diskette control field address and issues a start diskette instruction to perform the function. The program also does its own sensing and testing.

BSCA

The program loads the BSCA control code for EBCDIC or ASCII mode and places a pseudo-IOB (three unexamined bytes—there is no true IOB interface) on the system queue with XR1 pointing to the IOB. The program also loads the current address register, transition address register, stop address register, and interrupt address register as required; loads the unit definition table; and enables and disables BSCA interrupts.

The program issues the BSCA control machine instruction to enable/disable the BSCA and/or the 2-second timeout, and issues the appropriate start machine instruction. The program senses the BSCA status bytes and responds to the status bit settings, and also senses the current address register. When the BSCA is disabled, the program removes the BSCA IOB from the system queue.

SDLC

The program loads the SDLC control code and places a pseudo IOB (three unexamined bytes—there is no true IOB interface) on the system queue with XR1 pointing to the IOB. The program also loads the receive buffer address, receive stop address, transmit buffer address, and transmit stop address as required; loads the unit definition table; and enables and disables SDLC interrupts.

The program issues the SDLC control machine instruction to enable the SDLC adapter and issues the appropriate start machine instruction. The program senses the receive end address and the SDLC status bytes and responds to the status bit settings. When the SDLC adapter is disabled, the program removes the SDLC IOB from the system queue.

Data Recorder

The program sets up a data recorder IOB, which contains an unused chain field, completion byte, Q code, R code, user buffer address, and a status byte. The program then places the IOB in the system queue.

The program issues a start data recorder IOB machine instruction with XR1 pointing to the IOB. When the operation is completed, the program must dequeue the IOB.

SYSTEM CONTROLS

The System/32 operator controls are situated on the operator's console (Figure 2-1); the CE controls are situated on the CE panel (Figure 2-2).

The operator's console consists of the keyboard/display screen and the operator processor controls. The CE panel serves as a diagnostic aid for locating machine and program malfunctions.




Figure 2-1. Operator's Console

Operator's Console

LOAD Key/Light

This is a combination key and light that resets the system, turns the LOAD light on, and turns on the nine event indicators on the CE panel. Releasing the key initiates the IPL routine, during which the system reads the initial program into storage from either the diskette or the disk, depending on the setting of the IPL switch on the CE panel. During an IPL routine, the LOAD light turns off.

Note: The LOAD key is always effective, and resets the system any time it is pressed. Before performing an IPL, set the MODE SELECTOR switch (on the CE panel) to PROC RUN and the IPL switch (on the CE panel) to the appropriate setting.

POWER ON/OFF Switch

Setting this switch to on turns on system power and resets the system. After about 10 seconds, the STOP light comes on, indicating that the initial program can be loaded. Setting the power switch to off turns off system power.

CAUTION

Removing power from the system destroys data stored in main storage.

START Key/Light

This is a combination key and light. Pressing START starts the system if it is stopped because:

- The STOP key was pressed.
- The MODE SELECTOR switch is in the SYS INSN STEP position.
- A main storage address compare stop has occurred.

The START light comes on during IPL procedures and stays on until:

- A disable start light machine instruction is issued by the program. The START light can be turned back on by an enable start light machine instruction followed by an I/O operation.

- The STOP key is pressed. The START light can be turned on again by the operator pressing the START key.
- A main storage address compare stop condition occurs. The START light can be turned on again by the operator pressing the START key.
- The MODE SELECTOR switch is in the SYS INSN STEP position. The START light can be turned on again by the operator setting the MODE SELECTOR switch to PROC RUN and pressing the CE START key (on the CE panel).

STOP Key/Light

This is a combination key and light that stops the system at the end of the operation in progress. The STOP light comes on at this time. The STOP light also comes on at the end of each power-up sequence (when the system is ready for the IPL operation) and during instruction step and address compare stop operations. Pressing the LOAD key or the START key turns the STOP light off.

KEYBD RDY Light

This light indicates that the keyboard is enabled and is ready for operation. (The INQ, LINE, PAGE, PRINT, RESET, and ERROR RESET keys on the keyboard are always enabled.)

PROC CHK Light

This light indicates that an unrecoverable error (one requiring operator or CE attention) has occurred. Restart from an unrecoverable error requires that the initial program be loaded again.

TH CHK Light

If one of the system thermal sensors detects an over-temperature condition, the system turns off system power and turns on the thermal check light. The light remains on until the over-temperature condition is corrected and the POWER switch is turned off. Power can then be restored to the system by turning the POWER switch on.

PWR CHK Light

This light indicates that the system has shut off power because there is a problem in the power circuits. If this light is on, notify the IBM customer engineer. The CE panel display indicates which power level failed.

CE Panel

Although this is called a CE panel, some of the switches on the panel are used by the operator and the programmer. These switches are described in this section. CE panel switches not described in this section are used only by the IBM customer engineer.

ADDRESS/DATA Switches

These four 16-position rotary switches are used to enter, alter, or display data stored in main storage or local storage registers when they are used in conjunction with other switches on the CE panel. (See *Manual Operating Procedures* in Chapter 7.)

Console Display Indicators

This group of lights displays the contents of certain system registers and presents system status information. The MODE SELECTOR switch selects the type of information to be displayed.




Figure 2-2. CE Panel


MODE SELECTOR Switch

During regular processing operations, the MODE SELECTOR switch must be set to the PROC RUN position. All other positions are associated with diagnostic procedures used by persons servicing your system.

Toggle Switches

Except for the COMM DPLY (communications display) switch, which can be set on when running telecommunications programs, the toggle switches should all be set to the lower settings during normal processing operations.

The COMM DPLY switch is on the panel if a communications adapter is installed on the system. When set at the ON position, the switch activates the leftmost six lights at the bottom of the CE panel. The lights indicate the following about the communications adapter when the lights are on:



LAMP TEST Switch

Pressing the LAMP TEST switch tests all the electric bulbs on the CE panel and operator's console. If one of them does not light, notify the IBM customer engineer.

DISPLAY INTENSITY Control

This control regulates the intensity of the image on the display screen.

Chapter 3. Machine Instructions

Each System/32 machine instruction is described here in detail. The machine instructions are organized into four groups:

- Arithmetic
- Data handling
- Logical
- Input/output handling

Arithmetic Machine Instructions

ZERO AND ADD ZONED (ZAZ)

Operands	Op Code (hex)	Q-Byte ¹ (hex)		Operand Addresses ² (hex)			
		Byte 1	Byte 2		Byte 3	Byte 4	Byte 5
A1(L1),A2(L2)	04	L1-L2	L2-1	Operand 1 address		Operand 2 address	
A1(L1),D2(L2,R1)	14	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(L2,R2)	24	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2(L2)	44	L1-L2	L2-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(L2,R1)	54	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(L2,R2)	64	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2(L2)	84	L1-L2	L2-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(L2,R1)	94	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(L2,R2)	A4	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

L1-L2 (4 bits) = the number of bytes in operand 1, minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2, minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of 2 is 16 bytes.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction moves data from the second operand, byte by byte starting with the rightmost byte, into the first operand. If the first operand is longer than the second operand, the processing unit fills the extra positions with high order decimal zeros (hex F0).

The processing unit sets the zone bits of all bytes except the rightmost byte in the first operand to hex F (binary 1111). It sets the zone bits of the rightmost byte in the first operand to (1) hex F if the value transferred is either zero or positive, or (2) hex D (binary 1101) if the value transferred is negative.

Program Note

The second operand remains unchanged unless the fields overlap.

CAUTION


Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second destroys part of the second operand before it is used in the operation.

Resulting Program Status Byte Settings


Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example


Machine Instruction




Operand 1 Before Operation




Operand 2 Before and After Operation




Operand 1 After Operation



Program Status Register Before Operation



Program Status Register After Operation



ADD ZONED DECIMAL (AZ)

Operands	Op Code (hex)	Q-Byte ¹ (hex)		Operand Addresses ² (hex)			
	Byte 1	Byte 2		Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2(L2)	06	L1-L2	L2-1	Operand 1 address		Operand 2 address	
A1(L1),D2(L2,R1)	16	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(L2,R2)	26	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2(L2)	46	L1-L2	L2-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(L2,R1)	56	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(L2,R2)	66	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2(L2)	86	L1-L2	L2-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(L2,R1)	96	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(L2,R2)	A6	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

L1-L2 (4 bits) = the number of bytes in operand 1, minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2, minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of 2 is 16 bytes.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction algebraically adds the second operand to the first operand and stores the result in the first operand.

The processing unit sets the zone bits of all bytes except the rightmost byte in the first operand to hex F (binary 1111). It sets the zone bits of the rightmost byte in the first operand to (1) hex F if the result of the operation is either positive or zero, or (2) hex D (binary 1101) if the result is negative.

Program Notes

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

- The second operand remains unchanged unless the fields overlap.
- The system does not check for valid decimal digits in either operand.
- The decimal overflow condition indicator, which may be set during this operation, is reset by:
 - A system reset
 - Testing decimal overflow with a branch on condition or jump on condition instruction
 - Loading a 0 in bit 4 of the program status register using the load register instruction
- The system saves the starting address of operand 1 in the address recall register.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Carry occurred from the leftmost position of operand 1
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example

Machine Instruction

06	22	00	10	00	20
----	----	----	----	----	----

Operand 1 Before Operation

	F7	F6	F3	F6	F9
--	----	----	----	----	----

000C 000D 000E 000F 0010 ← Storage Positions

Operand 2 Before and After Operation

			F4	F2	F5
--	--	--	----	----	----

001E 001F 0020 ← Storage Positions

Operand 1 After Operation

	F7	F6	F7	F9	F4
--	----	----	----	----	----

000C 000D 000E 000F 0010 ← Storage Positions

Program Status Register Before Operation

00000001

0 7 ← Bits

Program Status Register After Operation

00000100

0 7 ← Bits

SUBTRACT ZONED DECIMAL (SZ)

Operands	Op Code (hex)	Q-Byte ¹ (hex)		Operand Addresses ² (hex)			
	Byte 1	Byte 2		Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2(L2)	07	L1-L2	L2-1	Operand 1 address		Operand 2 address	
A1(L1),D2(L2,R1)	17	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(L2,R2)	27	L1-L2	L2-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2(L2)	47	L1-L2	L2-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(L2,R1)	57	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(L2,R2)	67	L1-L2	L2-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2(L2)	87	L1-L2	L2-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(L2,R1)	97	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(L2,R2)	A7	L1-L2	L2-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

L1-L2 (4 bits) = the number of bytes in operand 1, minus the number of bytes in operand 2.

L2-1 (4 bits) = the number of bytes in operand 2, minus 1.

Maximum length of operand 1 is 31 bytes; maximum length of 2 is 16 bytes.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction algebraically subtracts operand 2 from operand 1, byte by byte, and stores the result in operand 1. The processing unit sets the zone bits of all operand 1 bytes except the rightmost byte to hex F (binary 1111). It sets the zone bits of the rightmost byte in operand 1 to (1) hex F if the result of the operation is either positive or 0, or (2) hex D (binary 1101) if the result is negative.

Program Notes

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

- The second operand remains unchanged unless the fields overlap.
- The system does not check for valid decimal digits in either operand.
- The decimal overflow condition indication, which may be set during this operation, can be reset by:
 - A system reset
 - Testing decimal overflow with a branch on condition or jump on condition instruction
 - Loading a 0 in bit 4 of the program status register using the load register instruction
- The system saves the starting address of operand 1 in the address recall register.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	Negative result
5	High	Positive result
4	Decimal overflow	Carry occurred from the leftmost position of operand 1
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example

Machine Instruction

07	22	00	10	00	20
----	----	----	----	----	----

Operand 1 Before Operation

	F7	F6	F3	F6	F9
--	----	----	----	----	----

000C 000D 000E 000F 0010 ← Storage Positions

Operand 2 Before and After Operation

			F4	F2	F5
--	--	--	----	----	----

001E 001F 0020 ← Storage Positions

Operand 1 After Operation

	F7	F5	F9	F4	F4
--	----	----	----	----	----

000C 000D 000E 000F 0010 ← Storage Positions

Program Status Register Before Operation

00000001

0 7 ← Bits

Program Status Register After Operation

00000100

0 7 ← Bits

ADD LOGICAL CHARACTERS (ALC)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	0E	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2(R1)	1E	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(R2)	2E	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4E	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(R1)	5E	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(R2)	6E	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8E	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(R1)	9E	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(R2)	AE	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction adds the binary number in operand 2 to the binary number in operand 1 and stores the result in operand 1.

Program Notes

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

The system resets the binary overflow bit during this operation.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	No carry occurred from the high-order byte and result not zero
5	High	Carry occurred from the high-order byte and result not zero
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Carry occurred from the high-order byte

Example

Machine Instruction

5E	03	00	10
----	----	----	----

Note: Index register 1 = OCC0

Operand 1 Before Operation

		00110101	11001011	11101101	01100100
--	--	----------	----------	----------	----------

OCBD OCBE OCBF OCC0

← Storage Positions

Operand 2 Before and After Operation

		01011011	01010101	01111000	11001101
--	--	----------	----------	----------	----------

OCCD OCCE OCCF OCC0

← Storage Positions

Operand 1 After Operation

		10010001	00100001	01100110	00110001
--	--	----------	----------	----------	----------

OCBD OCBE OCBF OCC0

← Storage Positions

Program Status Register Before Operation

00000001

0 7 ← Bits

Program Status Register After Operation

00000010

0 7 ← Bits

SUBTRACT LOGICAL CHARACTERS (SLC)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	0F	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2(,R1)	1F	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(,R2)	2F	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4F	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(,R1)	5F	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(,R2)	6F	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8F	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(,R1)	9F	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(,R2)	AF	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction subtracts the binary number in operand 2 from the binary number in operand 1 and stores the result in operand 1. If the number stored in the second operand is larger than the number stored in the first operand, the answer develops as though the first operand has an additional high order binary digit. The result can never be negative. For example:

First operand	0110	1101
Second operand	0111	1110
Result	1110	1111

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	First operand smaller than second operand
5	High	First operand greater than second operand
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Program Note

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

Example

Machine Instruction

AF	03	00	10
----	----	----	----

Note: Index register 2 = 0CC0

Operand 1 Before Operation

		10010110	01011010	01110111	10111111
--	--	----------	----------	----------	----------

0CBD 0CBE 0CBF 0CC0

← Storage Positions

Operand 2 Before and After Operation

		01110100	10000110	01100010	10100100
--	--	----------	----------	----------	----------

0CCD 0CCE 0CCF 0CD0

← Storage Positions

Operand 1 After Operation

		00100001	11010100	00010101	00011011
--	--	----------	----------	----------	----------

0CBD 0CBE 0CBF 0CC0

← Storage Positions

Program Status Register Before Operation

00000001

0 7 ← Bits

Program Status Register After Operation

00000100

0 7 ← Bits

ADD TO REGISTER (A)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	36	Rx	Operand 1 address	
D1(,R1),RX	76	Rx	Op 1 disp from XR1	
D1(,R2),RX	B6	Rx	Op 1 disp from XR2	

¹Rx specifies the register whose contents are modified by the machine instruction.

²Operand 1 is a two-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction adds the binary number in operand 1 to the contents of the 2-byte register selected by the Q-byte and stores the result in the register. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified
0000 0000	00	None. The system ignores (no-ops) the machine instruction.
0000 0001	01	XR1.
0000 0010	02	XR2.
0000 0100	04	Program status register.
0000 1000	08	Address recall register.
0001 0000	10	Instruction address register.
0010 0000 ¹	20	Instruction address register.
0100 0000	40	None. The system ignores (no-ops) the machine instruction.
1000 0000	80	None. The system ignores (no-ops) the machine instruction.

Program Notes

- This machine instruction is used to modify the contents of only one register at a time.
- This machine instruction does not alter the operand.
- Subtract from the register by placing the 2's complement of the number to be subtracted in the operand.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Zero result
6	Low	No carry occurred from the leftmost byte and result not zero
5	High	Carry occurred from the leftmost byte and result not zero
4	Decimal overflow	Bit not used
3	Test false	Bit not used
2	Binary overflow	Carry occurred from the leftmost byte

Example

Machine Instruction

36	00000010	00	04
----	----------	----	----

Operand 1

01001000	00100000
----------	----------

0003

0004

← Storage Positions

Index Register 2 Before Operation

00110101	01101010
----------	----------

Index Register 2 After Operation

01111101	10001010
----------	----------

Program Status Byte After Operation

00000010

0

7

← Bits

Data Handling Machine Instructions

MOVE HEXADECIMAL CHARACTER (MVX)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(I),A2	08	I	Operand 1 address		Operand 2 address	
A1(I),D2(R1)	18	I	Operand 1 address		Op 2 disp from XR1	
A1(I),D2(R2)	28	I	Operand 1 address		Op 2 disp from XR2	
D1(I,R1),A2	48	I	Op 1 disp from XR1	Operand 2 address		
D1(I,R1),D2(R1)	58	I	Op 1 disp from XR1	Op 2 disp from XR1		
D1(I,R1),D2(R2)	68	I	Op 1 disp from XR1	Op 2 disp from XR2		
D1(I,R2),A2	88	I	Op 1 disp from XR2	Operand 2 address		
D1(I,R2),D2(R1)	98	I	Op 1 disp from XR2	Op 2 disp from XR1		
D1(I,R2),D2(R2)	A8	I	Op 1 disp from XR2	Op 2 disp from XR2		

¹ = one byte of immediate data that specifies which portion of each one byte operand is used in the operation.
²Both operands are one byte fields.

Operation

This machine instruction moves the numeric portion (bits 4-7) or the zone portion (bits 0-3) of the second operand to the numeric or zone portion of the first operand, as specified by the Q-byte. Q-byte coding is:

Hex	Binary	Meaning
00	0000 0000	Move data from operand 2 zone portion to operand 1 zone portion
01	0000 0001	Move data from operand 2 numeric portion to operand 1 zone portion
02	0000 0010	Move data from operand 2 zone portion to operand 1 numeric portion
03	0000 0011	Move data from operand 2 numeric portion to operand 1 numeric portion

Program Notes

- The six leftmost binary bits in the Q-byte immediate data should be 0's.
- The second operand is not changed unless the same byte is used for both operands.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

98	01	A0	65
----	----	----	----

Index register 1 = 2B15

Index register 2 = 1F20

Operand 1 Before Operation

2F

1FC0 ← Storage Position

Operand 2 Before and After Operation

4C

2B7A ← Storage Position

Operand 1 After Operation

CF

1FC0 ← Storage Position

MOVE CHARACTERS (MVC)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	0C	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2(R1)	1C	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(R2)	2C	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4C	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(R1)	5C	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(R2)	6C	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8C	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(R1)	9C	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(R2)	AC	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction places the contents of operand 2, byte by byte, into operand 1. It is possible to propagate one character through an entire field by setting the operand 2 address one byte to the right of the operand 1 address.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Program Note

The second operand remains unchanged unless the fields overlap.

CAUTION

Overlapping the operands with the rightmost byte of the first operand to the left of the rightmost byte of the second operand destroys part of the second operand before it is used in the operation.

Example

Machine Instruction

0C	05	1A	06	2B	5A
----	----	----	----	----	----

Operand 1 Before Operation

D1	C1	D4	C5	E2	
----	----	----	----	----	--

1A01 1A02 1A03 1A04 1A05 1A06 ← Storage Positions

Operand 2 Before Operation

D9	D6	C2	C5	D9	E3
----	----	----	----	----	----

2B55 2B56 2B57 2B58 2B59 2B5A ← Storage Positions

Operand 1 After Operation

D9	D6	C2	C5	D9	E3
----	----	----	----	----	----

1A01 1A02 1A03 1A04 1A05 1A06 ← Storage Positions

MOVE INVERSE (MVN)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	00	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2(R1)	10	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(R2)	20	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	40	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(R1)	50	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(R2)	60	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	80	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(R1)	90	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(R2)	A0	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:

L1-1 = the number of bytes in either operand, minus 1.

Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operand 1 by its leftmost byte; operand 2 by its rightmost byte.

Operation

This machine instruction places the contents of operand 2, reversed byte by byte, into operand 1. Operand 2 remains unchanged unless the fields overlap. Note that operand 1 is addressed by its leftmost byte, while operand 2 is addressed by its rightmost byte.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

00	04	1A	05	2B	59
----	----	----	----	----	----

Operand 1 Before Operation

D1	D9	E6	C5	C2
----	----	----	----	----

1A05 1A06 1A07 1A08 1A09 ← Storage Positions

Operand 2 Before and After Operation

F1	F2	C1	C2	D1
----	----	----	----	----

2B55 2B56 2B57 2B58 2B59 ← Storage Positions

Operand 1 After Operation

D1	C2	C1	F2	F1
----	----	----	----	----

1A05 1A06 1A07 1A08 1A09 ← Storage Positions

EDIT (ED)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
			Byte 1	Byte 2	Byte 3	Byte 4
A1(L1),A2	0A	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2,(R1)	1A	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2,(R2)	2A	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4A	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2,(R1)	5A	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2,(R2)	6A	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8A	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2,(R1)	9A	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2,(R2)	AA	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Operand 2 contains the number of bytes in which there are hex 20s in operand 1.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction replaces bytes containing hex 20 in operand 1 with characters from operand 2. Starting at the rightmost position in both operands, the processor examines operand 1 for hex 20s. When the system finds the first hex 20, it moves the first byte from operand 2 into that hex 20 location, then examines the following bytes in operand 1 for the next sequential hex 20. Locating the second hex 20, the system moves the second byte from operand 2 into that operand 1 position. The operation continues until the last byte in operand 1 has been examined for hex 20. During the operation, the system sets the zone bits of all replaced operand 1 bytes to hex F (binary 1111).

Program Note

Operand 2 remains unchanged during this instruction.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Second operand zero
6	Low	Second operand negative
5	High	Second operand positive
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example

Machine Instruction

0A	0A	00	BF	00	07
----	----	----	----	----	----

Operand 1 Before Operation

\$	20	,	20	20	20	.	20	20	∅	*
00B5	00B7	00B9	00BB	00BD	00BF					
	00B6	00B8	00BA	00BC	00BE					

} ← Storage Positions

Operand 2 Before and After Operation

0	1	0	8	0	R
---	---	---	---	---	---

Note: R represents hex D9 (-9)

0002 0003 0004 0005 0006 0007 ← Storage Positions

Operand 1 After Operation

\$	0	,	1	0	8	.	0	9	∅	*
00B5	00B7	00B9	00BB	00BD	00BF					
	00B6	00B8	00BA	00BC	00BE					

} ← Storage Positions

Note: Storage position 00BD contains a 9 because the zone bits of all replaced characters in the edit pattern are set to hex F (binary 1111).

Program Status Byte After Operation

00000010

0 7 ← Bits

INSERT AND TEST CHARACTERS (ITC)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	0B	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2,(R1)	1B	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2,(R2)	2B	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4B	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2,(R1)	5B	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2,(R2)	6B	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8B	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2,(R1)	9B	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2,(R2)	AB	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Operand 2 is a one byte field.

²Address operand 1 by its leftmost position.

Operation

The single character at the operand 2 address replaces all the characters to the left of the first significant digit in operand 1. Only the decimal digits 1 through 9 are significant.

For example, if the leftmost byte of a field to be printed contains a dollar sign, the first operand address should be the address of the byte to the right of the dollar sign.

The operation proceeds from left to right. Filling operand 1 with the character from operand 2 or encountering a significant digit in operand 1 ends the operation.

Program Notes

- Operand 2 remains unchanged.
- At the end of this operation, the address recall register contains the address of the first significant digit; if no significant digit is found, it contains the address of the byte to the right of the first operand. This new information remains in the register until the system executes the next decimal add, decimal subtract, branch, test I/O and branch, or insert and test character machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

0B	09	00	B6	00	10
----	----	----	----	----	----

Operand 1 Before Operation

\$	0	,	1	0	8	.	0	9	h	*
----	---	---	---	---	---	---	---	---	---	---

00B5 00B6 00B7 00B8 00B9 00BA 00BB 00BC 00BD 00BE 00BF ← Storage Positions

Operand 2 Before and After Operation

*

0010 ← Storage Position

Operand 1 After Operation

\$	*	*	1	0	8	.	0	9	h	*
----	---	---	---	---	---	---	---	---	---	---

00B5 00B6 00B7 00B8 00B9 00BA 00BB 00BC 00BD 00BE 00BF ← Storage Positions

Note: The first operand does not include address 00B5.

Address Recall Register After Operation

00	B8
----	----

MOVE LOGICAL IMMEDIATE (MVI)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	3C	I	Operand 1 address	
D1,(R1),I	7C	I	Op 1 disp from XR1	
D1,(R2),I	BC	I	Op 1 disp from XR2	

¹I = one byte of immediate data (for example, one byte of actual data on a one byte mask).

²Operand 1 is a one byte field; operand 2 is not used.

Operation

This machine instruction moves the Q-byte into operand 1.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

3C	AF	2F	CB
----	----	----	----

Operand 1 Before Operation

00

2FCB ← Storage Position

Operand 1 After Operation

AF

2FCB ← Storage Position

SET BITS ON MASKED (SBN)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	3A	xxxx xxxx	Operand 1 address	
D1,(R1),I	7A	xxxx xxxx	Op 1 disp from XR1	
D1,(R2),I	BA	xxxx xxxx	Op 1 disp from XR2	

¹The Q-byte contains a one byte binary mask specifying operand bits to be turned on.

²Operand 1 is a one byte field; operand 2 is not used.

Operation

The system examines the Q-byte, bit by bit. Whenever it encounters a binary 1 in the Q-byte, it sets the corresponding bit in the operand byte to 1; whenever the system encounters a binary 0 in the Q-byte, it leaves the corresponding bit in the operand unchanged.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

3A	01011010	00	20
----	----------	----	----

Operand 1 Before Operation

00001100

0020 ← Storage Position

Operand 1 After Operation

01011110

0020 ← Storage Position

SET BITS OFF MASKED (SBF)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	3B	xxxx xxxx	Operand 1 address	
D1,(R1),I	7B	xxxx xxxx	Op 1 disp from XR1	
D1,(R2),I	BB	xxxx xxxx	Op 1 disp from XR2	

¹The Q-byte contains a one byte binary mask specifying operand bits to be turned off.

²Operand 1 is a one byte field; operand 2 is not used.

Operation

The system examines the Q-byte, bit by bit. Whenever it encounters a binary 1 in the Q-byte, the system sets the corresponding bit in the operand byte to 0; whenever it encounters a binary 0 in the Q-byte, it leaves the corresponding bit in the operand unchanged.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

3B	10000001	00	30
----	----------	----	----

Operand 1 Before Operation

01111001

0030 ← Storage Position

Operand 1 After Operation

01111000

0030 ← Storage Position

STORE REGISTER (ST)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	34	Rx	Operand 1 address	
D1,(R1),RX	74	Rx	Op 1 disp from XR1	
D1,(R2),RX	B4	Rx	Op 1 disp from XR2	

¹Rx specifies the register whose contents are to be stored.

²Operand 1 is a two-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction places the contents of the register specified by the Q-byte in the 2-byte field specified by the operand address. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified
0000 0000	00	None. The system ignores (no-ops) the machine instruction.
0000 0001	01	XR1.
0000 0010	02	XR2.
0000 0100	04	Program status register.
0000 1000	08	Address recall register.
0001 0000	10	Instruction address register.
0010 0000	20	Instruction address register.
0100 0000	40	None (see <i>Enable START Light</i> in this chapter).
1000 0000	80	None. The system ignores (no-ops) the machine instruction.

Program Note

This machine instruction is used to store only one register at a time.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

34	00001000	32	BB
----	----------	----	----

Address Recall Register

0A	CD
----	----

Operand Before Operation

2F	C2
----	----

32BA 32BB ← Storage Positions

Operand After Operation

0A	CD
----	----

32BA 32BB ← Storage Positions

LOAD REGISTER (L)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	35	Rx	Operand 1 address	
D1(,R1),RX	75	Rx	Op 1 disp from XR1	
D1(,R2),RX	B5	Rx	Op 1 disp from XR2	

¹Rx specifies the register into which data is loaded.
²Operand 1 is a two-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction moves data from the 2-byte field specified by the operand address into the register specified by the Q-byte. The Q-bytes used to specify various registers are:

Q-Byte Binary	Hex	Register Specified
0000 0000	00	None. The system ignores (no-ops) the machine instruction.
0000 0001	01	XR1.
0000 0010	02	XR2.
0000 0100	04	Program status register.
0000 1000	08	Address recall register.
0001 0000	10	Instruction address register.
0010 0000	20	Instruction address register.
0100 0000	40	None (see <i>Disable START Light</i> in this chapter).
1000 0000	80	None. The system ignores (no-ops) the machine instruction.

Program Notes

- This machine instruction is used to load only one register at a time.
- The six rightmost bits (bits 10-15) of the program status register serve as condition indicators. These are commonly referred to as the program status byte throughout this manual. The other program status register bits are not used.
- You can use this machine instruction to perform an unconditional branch without disturbing the address recall register; simply load the branch to address into the instruction address register. At the end of this machine instruction, the program advances to the machine instruction at the address specified by the contents of the machine instruction address register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register unless that is the register specified by the machine instruction.

Example

Machine Instruction

35	00000100	00	11
----	----------	----	----

Operand

00000000	00000010
----------	----------

0010 0011 ← Storage Positions

Program Status Register Before Operation

00000000	00110001
----------	----------

0 7 8 15 ← Bits

Byte 0 Byte 1

Program Status Register After Operation

00000000	00000010
----------	----------

0 7 8 15 ← Bits

Byte 0 Byte 1

LOAD INDEX REGISTER (LA)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	C2	Rx	Direct address	
D1,(R1),RX	D2	Rx	Op 1 disp from XR1	
D1,(R2),RX	E2	Rx	Op 1 disp from XR2	

¹Rx specifies the index register to be loaded:

XR1 = hex 01 or 03

XR2 = hex 02 or 00

²A direct address is loaded when the machine instruction has a C2 op code.

When the op code is D2, the system adds the machine instruction byte 3 value to the contents of XR1 and stores the result in the index register specified by the Q-byte. When the op code is E2, the system adds the machine instruction byte 3 value to the contents of XR2 and stores the result in the index register specified by the Q-byte.

Operation

This machine instruction loads the value specified by machine instruction byte 3 or machine instruction bytes 3 and 4 into the index register specified by the Q-byte.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Example

Machine Instruction

D2	02	05
----	----	----

Index Register 1

2A	15
----	----

Index Register 2 After Operation

2A	1A
----	----

HALT PROGRAM LEVEL (HPL)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	Byte 2	Byte 3
I1, I2	F0	I2	I1

¹Q-byte should be hex 00, although it is not examined for this machine instruction.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The system advances to the next sequential machine instruction without performing any operation.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SUPERVISOR CALL (SVC)

Operand	Op Code (hex)	Q-Byte (hex)	R-Byte (hex)
	Byte 1	Byte 2	Byte 3
I1,I2	F4	I2	I1

Operation

This machine instruction passes control to the system.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

FETCH

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
C0	87	00	04	70

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This instruction loads a module into main storage and passes control to that module. When this instruction is issued, XR2 must contain the address of the relocating loader parameter list. That list specifies the disk address of the module to be loaded and the main storage address into which it will be loaded.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

FETCH MAIN STORAGE TRANSIENT

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code (hex)			
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5 ²	Byte 6	Byte 7	Byte 8
C0	87	00	04	80 or C0	xx ³	xx ³	xx ⁴

¹The op code, Q-byte, and operand address specify a branch to a general location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation. In this case the RIB specifies which routine receives control when the loaded transient issues a return from transient instruction.

RIB	Meaning
If this instruction is issued by a main storage routine: 80 or C0	Control returns to the routine issuing this instruction.
If this instruction is issued by a main storage transient: 80	Control returns to the routine that loaded the transient issuing this instruction.
C0	Control returns to the transient issuing this instruction.

³Bytes 5, 6, and 7 specify the relative disk address (SS) of the module to be loaded.

⁴Byte 8 specifies the number of sectors (N) minus 1 occupied by the module.

Operation

This instruction loads a module into the main storage transient area and passes control to that module.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Program Notes

- The disk address of the module currently in the main storage transient area is in a control storage location called the current transient pointer. If the specified module is already in the transient area (the address specified in this instruction is the same as the address in the current transient pointer), the module is not loaded again.
- The contents of the registers at the time this instruction is issued are saved in the register save stack.

LOAD/FETCH CONTROL STORAGE TRANSIENT

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
C0	87	00	04	0F	xx ³	xx ³	xx ³

¹The op code, Q-byte, and operand address specify a branch to a general location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6, 7, and 8 specify the control storage transient to be loaded or fetched.

Bytes 6, 7, and 8 (hex)	Meaning
00 01 00	Load diskette I/O control code.
00 04 00	Load BSCA ASCII I/O control code.
00 05 00	Load BSCA EBCDIC I/O control code.
10 06 00	Fetch end-of-job and trace transient.
10 09 00	Fetch.
10 0B 00	Fetch BSCA WRAP test transient.
00 0C 00	Load single form/ledger cards I/O control code.

Operation

This instruction loads or fetches a module into the control storage transient area. If a load is specified, the module is loaded but control is not automatically passed to it. If a fetch is specified, the module is loaded and control is automatically passed to it.

Program Notes

- The program must load the diskette I/O control code once per job.
- The program must load the BSCA ASCII or EBCDIC control code once for each job that uses BSCA programming.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD FROM REGISTER SAVE STACK

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
C0	87	00	04	0C	xx ³

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6 is a value from 00 through 05 that indicates which word of the current register save stack entry will be loaded into XR2.

Operation

This instruction loads one word of the current register save stack entry into XR2.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

LOAD TO ADDRESS

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
C0	87	00	04	68

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This instruction loads a module into main storage but does not automatically pass control to that module. When this instruction is issued, XR2 must contain the address of the relocating loader parameter list. That list specifies the disk address of the module to be loaded and the main storage address into which it will be loaded.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

QUEUE/DEQUEUE IOB

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)															
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8												
C0	87	00	04	0E	xx ³	xx ⁴	00												
<p>¹The op code, Q-byte, and operand address specify a branch to a general location in system control storage.</p> <p>²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.</p> <p>³Byte 6 specifies what the system does with the IOB:</p> <table style="margin-left: 40px;"> <tr> <td>00</td> <td>Loads the IOB in the last position on the system IOB queue</td> </tr> <tr> <td>10</td> <td>Loads the IOB in the first position on the system IOB queue</td> </tr> <tr> <td>01</td> <td>Removes the IOB from the system IOB queue</td> </tr> </table> <p>⁴Byte 7 specifies the type of IOB to be queued/dequeued:</p> <table style="margin-left: 40px;"> <tr> <td>02</td> <td>Queue/dequeue communications adapter IOB</td> </tr> <tr> <td>04</td> <td>Queue/dequeue keyboard/display screen IOB</td> </tr> <tr> <td>06</td> <td>Queue/dequeue printer IOB</td> </tr> </table>								00	Loads the IOB in the last position on the system IOB queue	10	Loads the IOB in the first position on the system IOB queue	01	Removes the IOB from the system IOB queue	02	Queue/dequeue communications adapter IOB	04	Queue/dequeue keyboard/display screen IOB	06	Queue/dequeue printer IOB
00	Loads the IOB in the last position on the system IOB queue																		
10	Loads the IOB in the first position on the system IOB queue																		
01	Removes the IOB from the system IOB queue																		
02	Queue/dequeue communications adapter IOB																		
04	Queue/dequeue keyboard/display screen IOB																		
06	Queue/dequeue printer IOB																		

Operation

This instruction loads an IOB into the system IOB queue, or removes an IOB from the queue as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential instruction of the program being processed.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

Program Notes

- For printer or keyboard/display screen IOBs, XR1 must contain the address of the IOB when the program issues the queue/dequeue instruction.
- For a communications adapter IOB, XR1 must contain the address of any 2-byte field in main storage (other than 0000) when the program issues the queue/dequeue instruction.
- Although a telecommunications IOB is not actually loaded into the queue, a queue/dequeue telecommunications adapter instruction must be issued to allow the system to provide an op-end interrupt at the appropriate time.

REMOVE CURRENT REGISTER SAVE STACK ENTRY

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
C0	87	00	04	05

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This instruction removes the current entry from the register save stack.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

RETURN FROM TRANSIENT

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
C0	87	00	04	07

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This instruction returns control from a transient routine. The routine to which control is returned is determined by the RIB that was used when the transient was loaded. (See the description of the fetch main storage transient instruction for a description of the RIBs and their meanings.)

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

STORE TO REGISTER SAVE STACK

Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)	
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
C0	87	00	04	0D	xx ³

¹The op code, Q-byte, and operand address specify a branch to a general entry location in system control storage.

²Byte 5 in the control code is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6 is a value from 00 through 06. If byte 6 is 00 through 05, it indicates the word in the current register save stack entry that will be replaced by the contents of XR2. If byte 6 is 06, it indicates that the current transient pointer should be set to zero.

Operation

If byte 6 is 00 through 05, this instruction replaces the specified word in the current register save stack entry with the contents of XR2. If byte 6 is 06, this instruction sets the value of the current transient pointer to zero.

Program Note

The disk address of the module currently in the main storage transient area is in the current transient pointer. You might want to zero out the contents of that pointer if the loaded transient is not reusable or if the transient has been overlaid with other information.

Resulting Program Status Byte Settings

This instruction does not affect the program status register.

TRANSFER (XFER)

Operand	Op Code (hex)	Q-Byte (hex)	R-Byte (hex)						
	Byte 1	I2 Byte 2	I1 Byte 3						
I1,I2	F5	1	2						
¹ 00 Requests extended control storage (ECS) supervisor function 01 Enters scientific instruction mode Q-byte of 02-FF is invalid. ² The R-byte serves as a control code that is dependent upon the Q-byte. For a Q-byte of 00 the following R-bytes are valid:									
<table border="1"> <thead> <tr> <th>Control Code (in hex)</th> <th>Function Specified</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Allocate and load</td> </tr> <tr> <td>01</td> <td>Deallocate and reset</td> </tr> </tbody> </table>				Control Code (in hex)	Function Specified	00	Allocate and load	01	Deallocate and reset
Control Code (in hex)	Function Specified								
00	Allocate and load								
01	Deallocate and reset								

Operation

The transfer instruction is used to transfer control to the extended control storage supervisor.

Program Note

This instruction may be followed by an inline parameter list. For more information concerning the parameter list and the R-bytes used for a Q-byte of 01, see *IBM System/32 Control Storage Logic Manual, SY21-0533*.

This page intentionally left blank.

Logical Machine Instructions

COMPARE LOGICAL CHARACTERS (CLC)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Addresses ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
A1(L1),A2	0D	L1-1	Operand 1 address		Operand 2 address	
A1(L1),D2(R1)	1D	L1-1	Operand 1 address		Op 2 disp from XR1	
A1(L1),D2(R2)	2D	L1-1	Operand 1 address		Op 2 disp from XR2	
D1(L1,R1),A2	4D	L1-1	Op 1 disp from XR1	Operand 2 address		
D1(L1,R1),D2(R1)	5D	L1-1	Op 1 disp from XR1	Op 2 disp from XR1		
D1(L1,R1),D2(R2)	6D	L1-1	Op 1 disp from XR1	Op 2 disp from XR2		
D1(L1,R2),A2	8D	L1-1	Op 1 disp from XR2	Operand 2 address		
D1(L1,R2),D2(R1)	9D	L1-1	Op 1 disp from XR2	Op 2 disp from XR1		
D1(L1,R2),D2(R2)	AD	L1-1	Op 1 disp from XR2	Op 2 disp from XR2		

¹The Q-byte designates the operand length:
L1-1 = the number of bytes in either operand, minus 1.
Maximum length of each operand is 256 bytes; both operands must be the same length.

²The operands may overlap. Address operands by their rightmost bytes.

Operation

This machine instruction compares operand 1 with operand 2, byte by byte, and sets the condition register according to the result of the comparison. The comparison treats each operand as a binary quantity; that is, corresponding bytes from the two operands are compared, bit for bit.

Program Note


Neither operand is altered by the machine instruction.

Resulting Program Status Byte Settings


Bit	Name	Condition Indicated
7	Equal	Operand values are equal
6	Low	First operand value smaller than second operand value
5	High	First operand value greater than second operand value
4	Decimal overflow	Bit not affected
3	Test false	Bit not affected
2	Binary overflow	Bit not affected

Example


Machine Instruction




Operand 1 Before and After Operation




Operand 2 Before and After Operation



Program Status Byte Before Operation



Program Status Byte After Operation



COMPARE LOGICAL IMMEDIATE (CLI)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	3D	I	Operand 1 address	
D1,(R1),I	7D	I	Op 1 disp from XR1	
D1,(R2),I	BD	I	Op 1 disp from XR2	

¹I = one byte of immediate data (that is, one byte of actual data that is to be used in binary form).
²Operand 1 is a one byte field; operand 2 is not used.

Operation

This machine instruction compares all the bits in the Q-byte with all the bits in operand 1 and stores the result in the program status byte.

Program Note

Neither the Q-byte nor operand 1 is changed by this operation.

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Operand 1 value equal to Q-byte value
6	Low	Operand 1 value less than Q-byte value
5	High	Operand 1 value greater than Q-byte value
4	Decimal overflow	Bit not affected
3	Test False	Bit not affected
2	Binary overflow	Bit not affected

Example

Machine Instruction

3D	7F	00	21
----	----	----	----

Operand 1 Before and After Operation

75

0021 ← Storage Position

Program Status Byte After Operation

0000010

0 7 ← Bits

TEST BITS ON MASKED (TBN)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	38	xxxx xxxx	Operand 1 address	
D1,(R1),I	78	xxxx xxxx	Op 1 disp from XR1	
D1,(R2),I	B8	xxxx xxxx	Op 1 disp from XR2	

¹The Q-byte contains a one byte binary mask specifying operand bits for testing.

²Operand 1 is a one byte field; operand 2 is not used.

Operation

This machine instruction tests specified bits in the operand byte for an on state. For each mask bit (Q-byte bit) on, the system tests the corresponding bit in the operand. If any tested bit is off, the system turns the test false indicator (in the program status register) on.

Program Notes

- The operand and Q-byte remain unchanged.
- Test false condition is turned off by system reset, using test false as a condition in a branch on condition or a jump on condition machine instruction, or by loading a binary 0 into program status register bit 11 (bit 3 of the rightmost program status register byte).

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Bit not affected
3	Test false	One of the tested bits not on
2	Binary overflow	Bit not affected

Example

Machine Instruction

38	00010110	00	21
----	----------	----	----

Operand 1 Before and After Operation

10010101

0021 ← Storage Position

Program Status Byte After Operation

00010000

0 7 ← Bits

TEST BITS OFF MASKED (TBF)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	39	xxxx xxxx	Operand 1 address	
D1,(R1),I	79	xxxx xxxx	Op 1 disp from XR1	
D1,(R2),I	B9	xxxx xxxx	Op 1 disp from XR2	

¹The Q-byte contains a one byte binary mask specifying operand bits for testing.

²Operand 1 is a one byte field; operand 2 is not used.

Operation

This machine instruction tests specified bits in the operand byte for a binary 1. For each mask bit (Q-byte bit) that is a 1, the system tests the corresponding bit in the operand. If any tested bit is a 1, the system turns the test false indicator (in the program status register) on.

Program Notes

- The operand and Q-byte remain unchanged.
- Test false condition is turned off by system reset, using test false as a condition in a branch on condition or jump on condition instruction, or by loading a binary 0 into program status register bit 11 (bit 3 of the rightmost program status register byte).

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Bit not affected
3	Test false	One of the tested bits on
2	Binary overflow	Bit not affected

Example

Machine Instruction

39	01101100	00	25
----	----------	----	----

Operand 1 Before and After Operation

10010100

0025 ← Storage Position

Program Status Byte After Operation

00010000

0 7 ← Bits

BRANCH ON CONDITION (BC)

Operands	Op Code (hex)	Q-Byte ¹ (binary)	Branch To Address (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	C0	xxxx xxxx	Direct address	
D1,(R1),I	D0	xxxx xxxx	Disp from XR1	
D1,(R2),I	E0	xxxx xxxx	Disp from XR2	

¹The Q-byte contains a binary mask specifying which program status register positions are tested by the instruction.

Operation

This machine instruction tests the program status register (rightmost byte) under control of the Q-byte. If the register satisfies the condition established by the Q-byte, the system places the address of the next sequential machine instruction in the address recall register, places the branch to address in the instruction address register, and branches to the branch to address. If the register does not satisfy at least one condition established by the Q-byte, the system places the address of the next sequential machine instruction in the instruction address register, and the program advances to the next sequential machine instruction.

The Q-byte defines what conditions are tested and whether the branch is to occur on condition true (program status register bit is 1) or condition false (program status register bit is 0). When bit 0 of the Q-byte is 1, the branch occurs on condition true; when bit 0 is 0, the branch occurs on condition false.

Bits 2 through 7 of the Q-byte define the program status register rightmost byte bits to be tested. These bits, and the conditions they represent, are:

Bit	Condition Tested
1	None (bit should be set to 0)
2	Binary overflow
3	Test false
4	Decimal overflow
5	High
6	Low
7	Equal

When bit 0 is 1 (condition true), the branch occurs if any of the conditions tested is 1. When bit 0 is 0 (condition false), the branch occurs if all of the conditions tested are 0.

Program Notes


- The address placed in the address recall register remains there until a decimal add, decimal subtract, test I/O and branch, insert and test characters, load register, add to register, or another branch on condition machine instruction is executed.
- When the program status byte is not equal to hex 00:
 - Q-byte of hex 80, x7, or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes the system to ignore (no-op) the machine instruction.
 - Q-byte of hex 00, x7, or xF (where x is 8, 9, A, B, C, D, E, or F) causes an unconditional branch.
- When the program status byte is hex 00, or is loaded with hex 00:
 - Q-byte of hex x7 or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes an unconditional branch. (Hex 80 still causes a no-op to occur.)
 - Q-byte of hex x7 or xF (where x is 8, 9, A, B, C, D, E, or F) causes the system to ignore (no-op) the machine instruction. (Hex 00 still causes an unconditional branch.)

Resulting Program Status Byte Settings


Bit	Name	Condition
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Turned off if tested; otherwise not affected
3	Test false	Turned off if tested; otherwise not affected
2	Binary overflow	Bit not affected

Example


Machine Instruction



Program Status Byte Before Operation




Instruction Address Register After Operation



Address Recall Register After Operation



Program Status Byte After Operation



JUMP ON CONDITION (JC)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	Byte 2	Byte 3
A1,1	F2	xxxx xxxx	IAR disp

¹The Q-byte contains a binary mask that indicates which status register bits (the bits in the rightmost byte of the program status register) are tested by the machine instruction.

²The R-byte is a displacement which when added to the address in the machine instruction address register, provides a jump to address.

Operation

This machine instruction tests the rightmost byte of the program status register under control of the Q-byte. If the register satisfies the conditions established by the Q-byte, the system adds the value stored in the instruction R-byte (byte 3) to the contents of the instruction address register and stores the result in the instruction address register. The program jumps to the new address stored in the instruction address register at the end of the jump on condition operation. If the register does not satisfy the condition(s) established by the Q-byte, the system advances to the next sequential machine instruction in the program. The Q-byte defines what conditions are tested and whether the jump is to occur on condition true (program status register bit is 1) or condition false (program status register bit is 0). When bit 0 of the Q-byte is 1, the jump occurs on condition true; when bit 0 of the Q-byte is 0, the jump occurs on condition false.

Bits 2 through 7 of the Q-byte define the program status byte to be tested. These bits, and the conditions they represent, are:

Bit	Condition Tested
1	None (bit should be set to 0)
2	Binary overflow
3	Test false
4	Decimal overflow
5	High
6	Low
7	Equal

When bit 0 is 1 (condition true), the jump occurs if any of the indicators tested is on (associated bit is 1).
When bit 0 is 0 (condition false), the jump occurs if all of the indicators tested are off (associated bits all are 0).

Program Notes


- When the program status byte is not equal to hex 00:
 - Q-byte of hex 80, x7, or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes the system to ignore (no-op) the machine instruction.
 - Q-byte of hex 00, x7, or xF (where x is 8, 9, A, B, C, D, E, or F) causes an unconditional jump.
- When the program status byte is hex 00, or is loaded with a hex 00:
 - Q-byte of hex x7 or xF (where x is 0, 1, 2, 3, 4, 5, 6, or 7) causes an unconditional jump. (Hex 80 still causes a no-op to occur.)
 - Q-byte of hex x7 or xF (where x is 8, 9, A, B, C, D, E, or F) causes the system to ignore (no-op) the instruction. (Hex 00 still causes an unconditional jump.)

Resulting Program Status Byte Settings

Bit	Name	Condition Indicated
7	Equal	Bit not affected
6	Low	Bit not affected
5	High	Bit not affected
4	Decimal overflow	Turned off if tested; otherwise not affected
3	Test false	Turned off if tested; otherwise not affected
2	Binary overflow	Bit not affected

Example


Machine Instruction




Instruction Address Register After Operation



Program Status Byte Before Operation



Program Status Byte After Operation



Input/Output Handling Machine Instructions

LOAD PRINT BELT IMAGE REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	E4	Operand 1 address	
D1(R1),I	71	E4	Op 1 disp from XR1	
D1(R2),I	B1	E4	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the print belt image from operand 1 in main storage to the print belt image register.

Program Notes

- The operand field can be used by the program for any desired function after the print belt image register is loaded for the job being run.
- Systems equipped with the serial printer ignore (no-op) this machine instruction.
- The system loops on the machine instruction if the print buffer is busy, executing the machine instruction when the print buffer becomes not busy.
- The system loops on the machine instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD CHARACTER SET SIZE REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	E2	Operand 1 address	
D1,(R1),I	71	E2	Op 1 disp from XR1	
D1,(R2),I	B1	E2	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. The leftmost byte of the operand is not used; the rightmost byte of the operand must contain two hex digits specifying the number of characters on the print belt being used. Operand 2 is not used.

Operation

This machine instruction transfers the line printer character set size from the operand field specified by the operand address to the printer character set size register.

Program Notes

- Data stored in operand 1 is not altered by this machine instruction.
- If the print buffer is busy when the system issues this machine instruction, the program loops on the instruction until the buffer is no longer busy, then the system executes the machine instruction.
- If a PRINT function key is processed when this machine instruction is issued, the program loops on the machine instruction until function key processing is complete.
- Systems equipped with the serial printer ignore (no-op) this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD PRINT DATA ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	E6	Operand 1 address	
D1(R1),I	71	E6	Op 1 disp from XR1	
D1(R2),I	B1	E6	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its leftmost byte. The operand contains the address of the field containing data to be printed by the system. Operand 2 is not used.

Operation

This machine instruction transfers the address of the print data field in main storage to the print data address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- If the print buffer is busy when the system issues this machine instruction, the program loops on the instruction until the print buffer is no longer busy, then the system executes the machine instruction.
- The system loops on this machine instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD FORMS LENGTH AND CURRENT LINE NUMBER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	E0	Operand 1 address	
D1,(R1),I	71	E0	Op 1 disp from XR1	
D1,(R2),I	B1	E0	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of E1, E3, E5, or E7 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. The rightmost byte holds the current line number; the leftmost byte holds the forms length. Operand 2 is not used.

Operation

This machine instruction transfers data from the operand to the forms length and line number register associated with the printer.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- The system loops on this machine instruction if the carriage is busy, and executes the machine instruction when the carriage is not busy.
- The system loops on this machine instruction if a PRINT function key is being processed.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START PRINT IOB (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	Byte 2	Byte 3
I1,I2	F3	I2	I1

¹E0 specifies continuous forms mode. 90 specifies single form/ledger cards mode (only valid for serial printer). With an op code of F3, a Q-byte of E1 through EF or 91 through 9F is invalid and causes a program check.

²R-byte should be hex 00, although it is not examined for this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Operation

This machine instruction initiates the print, space, skip, or check reset operation specified by the Q-byte in the print IOB. (See *Print IOB and NCPODSW* in Chapter 5.)

Program Notes

- This machine instruction is always accepted.
- The program must build the IOB and put it on the queue before issuing the start print machine instruction.
- If a unit check condition exists that prevents execution of the machine instruction and the IOB does not reset the check indication, or if the printer is not ready, the system sets the no-op bit in the status byte and the program advances to the next sequential machine instruction.
- If the printer is busy, the system waits until the printer is no longer busy, then executes the IOB.
- Never issue a start print IOB machine instruction with a Q-byte of E0 when the next IOB is for single form/ledger cards; results are unpredictable.
- No operation is performed on the machine instruction if a start print IOB machine instruction is issued with a Q-byte of E0 while the hardware switch is set at the single form/ledger cards setting. No operation is performed with a Q-byte of 90 while the hardware switch is set at the continuous form setting. If the Q-byte is 90 and the control storage transient area is not loaded, a processor check occurs.

SENSE FORMS LENGTH AND CURRENT LINE NUMBER (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	E0	Operand 1 address	
D1,(R1),I	70	E0	Op 1 disp from XR1	
D1,(R2),I	B0	E0	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of E1, E2, or E5 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. The leftmost byte holds the forms length; the rightmost byte holds the current line number. Operand 2 is not used.

Operation

This machine instruction transfers data from the print forms length register and the print current line number register to operand 1.

Program Notes

- Data previously stored in operand 1 is replaced by new data from the registers.
- If the carriage is moving, the destination line is stored.
- Data in the registers is not changed by this machine instruction.
- A sense machine instruction is accepted at any time.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE PRINT STATUS (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	xx	Operand 1 address	
D1,(R1),I	70	xx	Op 1 disp from XR1	
D1,(R2),I	B0	xx	Op 1 disp from XR2	

¹E3 specifies printer status bytes 0 and 1. E4 specifies printer status bytes 2 and 3. With an op code of 30, 70, or B0, a Q-byte of E1, E2, or E5 through EF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. Status byte 0 or 2 is stored in the leftmost byte of the operand; status byte 1 or 3 is stored in the rightmost operand byte. Operand 2 is not used.

Operation

This machine instruction transfers the two bytes of printer status data specified by the Q-byte to the 2-byte main storage field specified by the operand address.

Program Note

A sense machine instruction specifying bytes 0 and 1 should be issued only under one of the following conditions:

- No start print IOB operation is queued.
- A print check occurred.

A sense machine instruction specifying bytes 0 and 1 under any other conditions causes an unpredictable sense status or print operation.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START KEYBOARD/DISPLAY SCREEN IOB (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	10	00

¹With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

This machine instruction initiates the operation specified by the keyboard/display screen IOB in the appropriate priority. (See *IOB Definition and Usage* in Chapter 7.)

Program Notes

- The program must build the keyboard/display screen IOB before issuing the start keyboard/display screen IOB machine instruction.
- The program must load the address of the IOB with a keyboard/display screen IOB machine instruction before issuing the start keyboard/display screen IOB machine instruction.
- If this machine instruction causes execution of an IOB that selects one of the three keyboard operating modes, the system enables the keyboard.
- If bit 3 or bit 7 of the IOB flag byte is set on, flag byte bits 0 and 1 must both be off. Otherwise, results are unpredictable.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

DISABLE KEYBOARD (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	14	00

¹With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

This machine instruction disables the keyboard.

Program Note

Issuing a start keyboard/display screen IOB machine instruction for an IOB that places the keyboard in one of the three operating modes (basic data entry, sequential data entry, or controlled sequential data entry) enables the keyboard.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

DISABLE KEYBOARD, START IOB, AND CALL OPERATOR (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	16	00

¹With an op code of F3, a Q-byte of 11, 12, 13, 15, or 17 through 1F is invalid and causes a program check.

²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

This machine instruction performs the following functions:

1. Disables the keyboard.
2. Performs all operations specified by the keyboard/display screen IOB in the priorities described in the keyboard/display screen IOB format in Chapter 7.
3. Flashes the display screen.

Subsequent pressing of the ERROR RESET key stops the flashing, initiates a system interrupt, and enables the keyboard.

Program Note

The IOB started by this machine instruction should not select one of the three operating modes, because the system enables the keyboard automatically if an operating mode is selected.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD KEYBOARD/DISPLAY SCREEN IOB ADDRESS (LIO)

Operands	Op Code (hex)	Q-Byte ^{1,2} (hex)	Operand Address ³ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	10	Operand 1 address	
D1(R1),I	71	10	Op 1 disp from XR1	
D1(R2),I	B1	10	Op 1 disp from XR2	

¹If the dual case feature is not installed and the op code is 31, 71, or B1, a Q-byte of 11, 12, or 14 through 1F is invalid and causes a program check

²If the dual case feature is installed and the op code is 31, 71, or B1, a Q-byte of 11, 12, 14, or 18 through 1F is invalid and causes a program check.

³Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the operand to the keyboard/display screen IOB address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- Do not issue this machine instruction while the keyboard is enabled because the keyboard may cause interrupts which can change the contents of the IOB. If the machine instruction is issued while the keyboard is enabled in the basic data entry (BDE) mode, the system loops on the machine instruction until the keyboard is no longer enabled, then executes the machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD KEYBOARD/DISPLAY SCREEN INTERRUPT HANDLER ADDRESS (LIO)

Operands	Op Code (hex)	Q-Byte ^{1,2} (hex)	Operand Address ³ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	13	Operand 1 address	
D1(R1),I	71	13	Op 1 disp from XR1	
D1(R2),I	B1	13	Op 1 disp from XR2	

¹If the dual case feature is not installed and the op code is 31, 71, or B1, a Q-byte of 11, 12, or 14 through 1F is invalid and causes a program check.

²If the dual case feature is installed and the op code is 31, 71, or B1, a Q-byte of 11, 12, 14, or 18 through 1F is invalid and causes a program check.

³Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the operand to the keyboard/display screen interrupt handler address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- Do not issue this machine instruction while the keyboard is enabled because the machine instruction changes the interrupt handler address and if an interrupt occurs, the value of the interrupt handler address is unknown. If the machine instruction is issued and the keyboard is enabled in the basic data entry (BDE) mode, the system loops on the machine instruction until the keyboard is no longer enabled, then executes the machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE ADDRESS/DATA SWITCHES (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	00	Operand 1 address	
D1,(R1),I	70	00	Op 1 disp from XR1	
D1,(R2),I	B0	00	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of 01 through 0F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. The leftmost operand byte receives data from ADDRESS/DATA switches 1 and 2; the rightmost operand byte receives data from ADDRESS/DATA switches 3 and 4. Operand 2 is not used.

Operation

This machine instruction transfers hex digits set up in the ADDRESS/DATA switches (on the CE panel) to the 2-byte operand specified by the operand address.

Program Notes

- Data previously stored in the operand is replaced by data set up in the ADDRESS/DATA switches.
- The system accepts a sense machine instruction at any time.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD KEYBOARD/DISPLAY SCREEN TRANSLATION TABLE (LIO)

Operands	Op Code (hex)	Q-Byte ^{1,2} (hex)	Operand Address ³ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	15	Operand 1 address	
D1(,R1),I	71	15	Op 1 disp from XR1	
D1(,R2),I	B1	15	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 11, 12, 14, or 18 through 1F is invalid and causes a program check

²Valid only if the dual case keyboard/display screen feature is installed.

³Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers 256 bytes of data to the keyboard translation table.

Program Note

Data stored in the operand is not altered by this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD KEYBOARD/DISPLAY SCREEN SET LOWERCASE MODE INDICATOR (LIO)

Operands	Op Code (hex)	Q-Byte ^{1,2} (hex)	Operand Address ³ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	16	Operand 1 address	
D1,(R1),I	71	16	Op 1 disp from XR1	
D1,(R2),I	B1	16	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 11, 12, 14, or 18 through 1F is invalid and causes a program check.

²Valid only if the dual case keyboard/display screen feature is installed.

³Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction sets the keyboard/display screen in lowercase to permit entry and display of lowercase alphabetic characters.

Program Note

Data stored in the operand is not altered by this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

**LOAD KEYBOARD/DISPLAY SCREEN RESET LOWERCASE MODE
INDICATOR (LIO)**

Operands	Op Code (hex)	Q-Byte ^{1,2} (hex)	Operand Address ³ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	17	Operand 1 address	
D1(R1),I	71	17	Op 1 disp from XR1	
D1(R2),I	B1	17	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 11, 12, 14, or 18 through 1F is invalid and causes a program check.

²Valid only if the dual case keyboard/display screen feature is installed.

³Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction resets the lowercase mode and disables the entry and display of lowercase alphabetic characters.

Program Note

Data stored in the operand is not altered by this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD DISKETTE CONTROL FIELD ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	D0	Operand 1 address	
D1,(R1),I	71	D0	Op 1 disp from XR1	
D1,(R2),I	B1	D0	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of D2 through DF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction loads the address of the diskette control field from main storage into the diskette control field address register.

Program Note

Operand 1 is not changed by this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD DISKETTE DATA FIELD ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	D1	Operand 1 address	
D1(,R1),I	71	D1	Op 1 disp from XR1	
D1(,R2),I	B1	D1	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of D2 through DF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction loads the address of the diskette data field from main storage into the diskette data address register.

Program Note

Operand 1 is not changed by this machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

**SEEK DISKETTE TRACK OR RECALIBRATE
DISKETTE (SIO)**

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D0	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This machine instruction moves the diskette read/write head to the track specified by the diskette control field. If hex FF is specified as the track address, the system seeks to track 00 and recalibrates the access mechanism to 00.

Program Notes

- A recalibrate operation must be performed to clear a diskette drive not ready indication.
- If the diskette drive has an associated unit check that prevents execution of the machine instruction, or if the drive is not ready for any machine instruction except a recalibrate diskette machine instruction, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the seek operation.
- If the diskette has an associated unit check condition that does not prevent machine instruction execution, the system executes the machine instruction and resets the unit check status bit.
- An invalid address or seek failure is detected when the system compares the control field to the ID field from the diskette sector during the next read or write operation.
- A single track seek has some unique functional characteristics that improve save/restore performance. A single track seek machine instruction requires a maximum of 170.83 milliseconds to execute and considerably decreases the time required to handle a following diskette read or write machine instruction. Seek for other than a single track requires a maximum of 106 + 53 (SD) milliseconds (SD = seek displacement in tracks). Recalibrate time is 4.346 seconds, maximum.

READ DISKETTE DATA AND CONTROL RECORD (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D4	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This machine instruction is similar to the read diskette data machine instruction. The diskette read/write head moves to the track address specified by the control field, then the system reads the number of records specified by the control field into contiguous positions of the diskette data field addressed by the diskette data address register. Reading starts at the record specified by the record number in the diskette control field, with the system adding 1 to the record number and subtracting 1 from the number of records to be read until the operation is complete. The operation ends when the number of records in the control field is hex FF.

If the system detects the end of cylinder during the read operation, it seeks the next sequential cylinder, adds 1 to the cylinder number in the control field, and resets the record number to 01. Whenever the system encounters a track that is flagged as deleted or defective (an ID field of hex FFFFFFFF), it always ignores that track and seeks the next sequential track.

There is one essential difference between this machine instruction and the read diskette data machine instruction. In the read diskette data and control record machine instruction, when the system detects a control field in the specified sector, it reads the data from the control field into the diskette data field regardless of the character occupying the first position of the diskette control field. In such cases, the system turns on the control address mark status bit (byte 1, bit 3).

Program Notes

- A program cannot determine if the field moved is a data field or a control field by issuing a test diskette machine instruction. Instead, the program must test the control address mark status bit (byte 1, bit 3). If this bit is on, one of the fields transferred is a control field, and the program must examine the records, one by one.
- If the diskette drive has a unit check that prevents execution of the machine instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the read operation.
- If the diskette drive has a unit check that does not prevent execution of the machine instruction, the system executes the machine instruction and resets the unit check status bit.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

WRITE AND VERIFY DISKETTE DATA (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D5	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This instruction moves the read/write head to the track address specified in the diskette control field, then writes the number of records specified by the control field into contiguous positions of the data field addressed by the diskette data address register. Records are written, starting at the record number in the control field. Whenever the system encounters a track flagged as defective, it automatically seeks to the next sequential track.

To write each record, the system first reads the record ID field, then writes hex FB into the AM2 field to indicate that the following field is a data field, then finally writes 128 or 512 bytes of data from 128 or 512 sequential positions of the diskette data field in main storage. The system reads the same data back during the next revolution of the diskette to verify that it is written onto the diskette correctly.

If the system encounters the end of a cylinder during the operation, it automatically seeks to record 1 of the next sequential track to write the next record.

During the write diskette and verify operation, the system adds 1 to the record number and subtracts 1 from the number of records to be accessed as each record is written. If a cylinder boundary is crossed, the system increases the cylinder number by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the diskette drive has a unit check that prevents execution of the machine instruction, or if the drive is not ready when the machine instruction is issued, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the write and verify diskette data instruction.
- If the diskette drive has a unit check that does not prevent execution of the machine instruction, the system resets the unit check status and executes the machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

**WRITE AND VERIFY DISKETTE CONTROL ADDRESS
MARKER (SIO)**

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D6	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This machine instruction moves the read/write head to the track address specified by the diskette control field, then writes the number of 128-byte or 512-byte records specified by the control field from the diskette data field addressed by the diskette data address register. Writing starts at the record specified by the record number and continues into sequential sectors of the diskette until the operation is complete.

The difference between this machine instruction and the write and verify diskette data machine instruction is that in this machine instruction, the system writes hex F8 in the AM2 field before writing the data for each sector. As with the write and verify data machine instruction, the system verifies the accuracy of data written by reading it during the next revolution of the diskette.

During this operation, if the system encounters a track flagged as defective, the system automatically seeks to the next sequential track. If the system encounters the end of a cylinder, it automatically seeks to record 1 of the next sequential track to write the next record.

During the write and verify diskette control address marker operation, the system adds 1 to the record number and subtracts 1 from the number of records to be accessed as each record is written. If the system crosses a cylinder boundary during the operation, it increases the cylinder number in the control field by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the diskette drive has a unit check that prevents execution of the machine instruction, or if the drive is not ready when the machine instruction is issued, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the write and verify diskette control address marker operation.
- If the diskette drive has a unit check that does not prevent execution of the machine instruction, the system resets the unit check status and executes the machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

READ DISKETTE ID (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D2	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

The system immediately starts to read data from the track under the read/write head, transferring the four bytes from the first successfully read ID field into the leftmost four positions of the main storage diskette read data field specified by the diskette data address register.

Program Notes

- If the system cannot read at least one ID field on the track successfully, it turns on the no-orient bit in the diskette status byte (byte 2, bit 3).
- This machine instruction does not cause an automatic seek and the system does not change any portion of the control field.
- If the diskette drive has a unit check that prevents execution of the machine instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the read diskette ID machine instruction.
- If the diskette has a unit check that does not prevent execution of the machine instruction, the system executes the machine instruction and resets the unit check status bit.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

READ DISKETTE DATA (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	D1	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This machine instruction initiates an automatic seek to the track address specified in the control field and then, starting at the record number specified in the control field, reads the number of records specified by the control field into contiguous positions of the diskette data field addressed by the diskette data address register.

If the system encounters a track that is flagged as defective, it automatically moves to the next track and examines that track number.

If the system encounters the end of cylinder before all the sectors specified for reading are read, the system automatically seeks to record 1 of the next track that is not flagged as defective, then continues to read sectors until all specified sectors are read.

As the system performs this operation, it modifies the control field to reflect the current status of the read operation as each record is read. After the system reads each sector, the system increases the record number in the control field by 1 and decreases the number of records to be read by 1 if no unit check condition is detected. If the system crosses a cylinder boundary, it increases the cylinder number in the control field by 1 and sets the record number to 01. The other portions of the control field remain unchanged.

Program Notes

- If the system detects a control field in the specified sector, and the first character in the data field is not a hex C4 or C6 (alphabetic D or F), the system sets the invalid control record status bit (byte 1, bit 1) on, and sets the control address mark bit (byte 1, bit 3) on, terminating the read data operation after the field is read. If the system detects a control address mark with a hex C4 or C6 in the first position of the data field, the system ignores that record except to add 1 to the record number in the diskette control field; then the system reads the next record.
- If the diskette drive has a unit check that prevents execution of the machine instruction when it is issued, or if the drive is not ready, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the read operation.
- If the diskette drive has a unit check that does not prevent execution of the machine instruction, the system executes the machine instruction and resets the unit check status bit.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

WRITE AND VERIFY DISKETTE RECORD ID (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
11,12	F3	D7	00

¹With an op code of F3, a Q-byte of D3 or D8 through DF is invalid and causes a program check.

Operation

This machine instruction is used primarily for track initialization and defective track identification.

The machine instruction writes an entire track of data from the diskette data field in main storage into the track under the read/write head. As the system writes the data, it also numbers the sectors sequentially from 01 through 26 for 128-byte format or 01 through 08 for diskettes in the 512-byte format. After the system writes the ID field and data, it reads the data on the next revolution of the diskette to ensure that the sectors can be read. During this read operation, the system does not transfer the data anywhere.

During a write and verify diskette record ID operation, the system increments the record number and decrements the X-byte in the diskette control field in main storage. At the end of the operation, these fields contain decimal 26 or 08 and hex FF, respectively.

If the cylinder portion of the control field contains hex FF at the start of the operation, the record number in the control field is not changed during the write and verify diskette ID operation; and the system writes hex FFFFFFFF, instead of valid ID data, into the ID field of each sector on the track. (During subsequent diskette operations, the system ignores tracks containing this ID field, and seeks the next sequential cylinder.) During automatic verification of this operation, the system always turns on the length mismatch bit and the no-orient bit in the diskette status bytes. To verify these ID fields, use the read ID machine instruction.

Program Notes

- If the diskette drive has a unit check that prevents execution of the machine instruction, or if the drive is not ready when the machine instruction is issued, the system sets the diskette no-op status bit and advances to the next sequential machine instruction without performing the write and verify diskette record ID machine instruction.
- If the diskette drive has a unit check that does not prevent execution of the machine instruction, the system resets the unit check status and executes the machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

TEST DISKETTE DRIVE AND BRANCH (TIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	D1	Operand 1 address	
D1,(R1),I	71	D1	Op 1 disp from XR1	
D1,(R2),I	B1	D1	Op 1 disp from XR2	

¹With an op code of C1, D1, or E1, a Q-byte of D1 through DF is invalid and causes a program check.

Operation

This machine instruction tests the diskette drive for not ready or unit check. If either condition exists, the program branches to the address specified in the branch to address part of the machine instruction. (To determine the cause of the not ready/unit check, sense status bytes 0, 1, and 2 and test their bits for on conditions.) If neither condition exists, the program does not branch, and the system performs the next sequential machine instruction.

Program Notes

- A test machine instruction can be issued anytime, and is always accepted.
- This machine instruction does not test for a control address mark record found check.
- If a branch occurs, the system first stores the address of the next sequential machine instruction in the address recall register and the branch to address in the instruction address register, then executes the branch.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE DISKETTE STATUS (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	xx	Operand 1 address	
D1,(R1),I	70	xx	Op 1 disp from XR1	
D1,(R2),I	B0	xx	Op 1 disp from XR2	

¹D2 specifies the diskette status bytes 0 and 1. D3 specifies the diskette status bytes 2 and 3. With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the two bytes of status data specified by the Q-byte from the diskette status register to the main storage 2-byte field specified by the operand address.

Program Notes

- The diskette drive accepts this machine instruction immediately.
- All status bits except drive not ready are reset by the next diskette seek, read, or write machine instruction.
- To reset the not ready bit, make the diskette drive ready, then recalibrate the diskette drive by issuing a diskette seek to cylinder FF instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE DISKETTE CONTROL FIELD ADDRESS REGISTER (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	D0	Operand 1 address	
D1,(R1),I	70	D0	Op 1 disp from XR1	
D1,(R2),I	B0	D0	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the 2-byte diskette control field address from the diskette control field address register to the 2-byte main storage field specified by the operand address.

Program Note

The diskette drive accepts this machine instruction immediately.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE DISKETTE DATA ADDRESS REGISTER (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	D1	Operand 1 address	
D1,(R1),I	70	D1	Op 1 disp from XR1	
D1,(R2),I	B0	D1	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of D4 through DF is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the address of the diskette data field in main storage from the diskette data address register to the 2-byte main storage field specified by the operand address.

Program Note

The diskette drive accepts this machine instruction immediately.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

RESET INTERRUPT (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
A1,I	C0	87	00	04	01

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction resets the interrupt that caused the branch to the current interrupt handler routine. When the reset interrupt operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

WAIT FOR IOB (B)

Operands	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
A1,I	C0	87	00	04	02
A1,I	C0	87	00	0C	Not used

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage (C0870004) or to an SVC (C087000C).
²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction causes the system to wait for completion of the I/O operation specified in the indicated IOB.

Program Note

When the wait for IOB machine instruction is issued, XR1 must contain the address of the IOB for which the system is to wait.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

DUMP STORAGE (B)

Operands	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
A1,I	C0	87	00	04	06
A1,I	C0	87	00	00	Not used

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage (C0870004) or to an SVC (C0870000).

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction causes a dump of main storage and control storage to the CE cylinder on disk. When the dump operation is complete, the system issues message 0016. The operator must then select option 3 to terminate the job.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START DISK IOB (B)

Operands	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
A1,I	C0	87	00	04	03
A1,I	C0	87	00	08	Not used

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage (C0870004) or to an SVC (C0870008).

²The control code is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction starts the operation specified by the disk IOB. When the start operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

XR1 must contain the address of the disk IOB when the program issues the start disk IOB machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

DISABLE BSCA, SDLC, KEYBOARD, AND INQUIRY INTERRUPTS (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	09	3	3	3

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage. When the disable operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

³Bytes 6, 7, and 8 (in control code) specify which interrupts are disabled:
 40 00 00 specifies BSCA or SDLC interrupt.
 20 00 00 specifies keyboard interrupt.
 00 00 01 specifies inquiry interrupt. (This code is valid only with the System/32 SCP provided by IBM.)
 Combinations of the above coding are valid. For example, 20 00 01 specifies keyboard and inquiry interrupts.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

ENABLE BSCA, SDLC, KEYBOARD, AND INQUIRY INTERRUPTS (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0A	3	3	3

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage. When the enable operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

³Bytes 6, 7, and 8 (in control code) specify which interrupts are enabled:

40 00 00 specifies BSCA or SDLC interrupt.

20 00 00 specifies keyboard interrupt.

00 00 01 specifies inquiry interrupt. (This code is valid only with the System/32 SCP provided by IBM.)

Combinations of the above coding are valid. For example, 20 00 01 specifies keyboard and inquiry interrupts.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

INITIALIZE DISKETTE DRIVE (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0F	00	01	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.

²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction establishes the system control codes needed for diskette unit operations. When the initialize operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

The program must issue this machine instruction once per job.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

QUEUE/DEQUEUE PRINT IOB (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0E	³	06	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.
³Byte 6 (in control code) specifies what the system does with the print IOB:
00 loads the IOB in the last position on the system IOB queue.
10 loads the IOB in the first position on the system IOB queue.
01 removes the IOB from the system IOB queue.

Operation

This machine instruction loads the print IOB into the system IOB queue, or removes the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

XR1 must contain the address of the print IOB when the program issues the queue/dequeue machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

QUEUE/DEQUEUE KEYBOARD/DISPLAY SCREEN IOB (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0E	³	04	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.
³Byte 6 (in control code) specifies what the system does with the keyboard/display screen IOB:
00 loads the IOB in the last position on the system IOB queue.
10 loads the IOB in the first position on the system IOB queue.
01 removes the IOB from the system IOB queue.

Operation

This machine instruction loads the keyboard/display screen IOB into the system IOB queue, or removes the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

XR1 must contain the address of the keyboard/display screen IOB when the program issues the queue/dequeue machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

CONTROL BSCA (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)														
	Byte 1	I2 Byte 2	I1 Byte 3														
I1,I2	F3	80	xx														
<p>¹With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.</p> <p>²The R-byte serves as a control code that specifies the following:</p> <table border="1"> <thead> <tr> <th>Control Code (in hex)</th> <th>Function Specified</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Cancel 2-second timeout</td> </tr> <tr> <td>04</td> <td>Start 2-second timeout</td> </tr> <tr> <td>80</td> <td>Disable BSCA and cancel 2-second timeout</td> </tr> <tr> <td>84</td> <td>Disable BSCA and start 2-second timeout</td> </tr> <tr> <td>C0</td> <td>Enable BSCA and cancel 2-second timeout</td> </tr> <tr> <td>C4</td> <td>Enable BSCA and start 2-second timeout</td> </tr> </tbody> </table>				Control Code (in hex)	Function Specified	00	Cancel 2-second timeout	04	Start 2-second timeout	80	Disable BSCA and cancel 2-second timeout	84	Disable BSCA and start 2-second timeout	C0	Enable BSCA and cancel 2-second timeout	C4	Enable BSCA and start 2-second timeout
Control Code (in hex)	Function Specified																
00	Cancel 2-second timeout																
04	Start 2-second timeout																
80	Disable BSCA and cancel 2-second timeout																
84	Disable BSCA and start 2-second timeout																
C0	Enable BSCA and cancel 2-second timeout																
C4	Enable BSCA and start 2-second timeout																
<p>Bits 2, 3, 4, 6, and 7 of the control code are not used by the system, but these should always be 0. If bit 0 is 0, the system does not examine bit 1.</p>																	

Operation

The system performs the function specified by the R-byte (control code) of this machine instruction:

- **Two-Second Timeout:** This control machine instruction is provided to obtain a 2-second delay before the transmission of TTD or WACK. The start 2-second timeout must be given only with the control machine instruction. When the timeout is completed, an interrupt is generated. The BSCA is not busy when doing a 2-second timeout. The program can terminate the timeout by using any start BSCA machine instruction. A previously issued start 2-second timeout will be terminated if a noncontrol machine instruction is issued. The start 2-second timeout operation must not be issued while the adapter is busy.

The BSCA need not be enabled to complete the 2-second timeout operation with an op-end interrupt.

- **Enable/Disable BSCA Control:** The enable BSCA function causes the communications adapter to become operable and allows it to connect to the modem and perform data handling functions.

Program Notes

- This is the only machine instruction that can start the 2-second timeout function. As good programming practice, this machine instruction should be used to start or cancel the 2-second timeout, and enable or disable the BSCA.
- If the BSCA is busy when a start 2-second timeout machine instruction is issued, the program loops on the machine instruction until the BSCA is not busy.
- Issuing a start BSCA receive initial, receive only, or transmit and receive machine instruction cancels the 2-second timeout.

Resulting Program Status Byte Setting

This machine instruction does not affect the program status register.

START BSCA RECEIVE INITIAL (SIO)

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	83	C0

¹With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.
²The R-byte for a start BSCA receive initial instruction should be C0, as shown.

Operation

This operation allows the remote station to establish contact so it can transmit a message. The receive initial function is the only one that can be used by a tributary station for establishing contact in a multipoint network. In this operation the local communications adapter monitors the line until it receives an initialization sequence. Upon receiving the initialization sequence, the communications adapter stores the characters received in locations specified by the current address register. The BSCA adds +1 to the address register each time a character is stored. The operation ends and the BSCA generates interrupt request when: (1) the BSCA recognizes a change of direction character, (2) the current address register equals the stop address register, or (3) no synchronizing characters are received for three seconds after an initialization sequence is begun. Any of the control functions except start 2-second timeout can be combined with this operation.

Program Notes

- The program must enable the BSCA with a control only machine instruction and place a BSCA IOB on the system queue before issuing the start BSCA receive initial machine instruction.
- If the BSCA is busy when the program issues the start BSCA receive initial machine instruction, the system waits until the BSCA becomes not busy before it executes the machine instruction.
- If a BSCA not ready condition exists, the system advances to the next sequential machine instruction in the program without initiating the BSCA receive initial operation.

START BSCA RECEIVE ONLY (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	81	C0

¹With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

²The R-byte for a receive BSCA message instruction should be C0, as shown.

Operation

This operation accepts characters from the line and places them in storage at the location designated by the current address register. The BSCA adds +1 to the current address register each time a character is stored. The receive only operation ends: (1) when a change of direction character is received from the line, (2) when the current address register equals the stop address register, or (3) when no synchronizing characters are received from the line for three seconds.

Any of the control functions except start 2-second timeout can be initiated by this machine instruction.

Program Notes

- The program must enable the BSCA with a control only machine instruction and place a BSCA IOB on the system queue before issuing the start BSCA receive only machine instruction.
- If the BSCA is busy when the program issues the start BSCA receive only machine instruction, the system waits until the BSCA becomes not busy before it executes the machine instruction.
- If a BSCA not ready condition exists, the system advances to the next sequential instruction in the program without initiating the BSCA receive only operation.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START BSCA TRANSMIT AND RECEIVE (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	82	C0

¹With an op code of F3, a Q-byte of 84 through 8F is invalid and causes a program check.

²The R-byte for a start BSCA transmit and receive instruction should be C0, as shown.

Operation

This function takes characters from storage at the location designated by the current address register and transmits them on the line to the remote station. The BSCA adds +1 to the current address register each time a character is transmitted. The last character to be transmitted must be a change of direction character and must be stored at an address one less than the address contained in the transition address register.

When the current address register is updated to equal the transition address register, the communications adapter stops transmitting and begins receiving characters from the line, storing the characters received into main storage at locations specified by the current address register. The BSCA adds +1 to the current address register each time a character is stored.

The operation ends and the BSCA generates an interrupt request when: (1) a change of direction character is received, (2) the current address register equals the stop address register, or (3) no synchronizing characters are received for three seconds. Any of the control functions except start 2-second timeout can be initiated by this instruction.

The program can use the transmit and receive operation as a transmit only operation by loading the same address into both the transition address register and the stop address register. A transmit and receive operation with a zero length transmit field (initial value of the current address register and transition address register the same) is not allowed.

The transmit and receive function is provided to reduce line turnaround time. The transmit and receive operation should be used in all transmit sequences that require a response.

Program Notes

- The program must enable the BSCA with a control only machine instruction and place a BSCA IOB on the system queue before issuing the start BSCA transmit and receive machine instruction.
- If the BSCA is busy when the program issues the start BSCA transmit and receive machine instruction, the system waits until the BSCA becomes not busy before it executes the machine instruction.
- If a BSCA not ready condition exists, the system advances to the next sequential machine instruction in the program without initiating the BSCA transmit and receive operation.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD BSCA UNIT DEFINITION TABLE REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	85	Operand 1 address	
D1,(R1),I	71	85	Op 1 disp from XR1	
D1,(R2),I	B1	85	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte operand to the BSCA unit definition table register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this machine instruction is issued, the program loops on the load machine instruction until the BSCA becomes not busy, then loads the register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD BSCA CURRENT ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	84	Operand 1 address	
D1(,R1),I	71	84	Op 1 disp from XR1	
D1(,R2),I	B1	84	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte operand to the BSCA current address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- If the BSCA is busy when this machine instruction is issued, the program loops on the load machine instruction until the BSCA becomes not busy, then loads the register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD BSCA INTERRUPT ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	83	Operand 1 address	
D1,(R1),I	71	83	Op 1 disp from XR1	
D1,(R2),I	B1	83	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte operand (the address of the BSCA interrupt routine) to the BSCA interrupt address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- If the BSCA is busy when this machine instruction is issued, the program loops on the machine instruction until the BSCA becomes not busy, then loads the register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD BSCA STOP ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	81	Operand 1 address	
D1,(R1),I	71	81	Op 1 disp from XR1	
D1,(R2),I	B1	81	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte operand to the stop address register.

Program Notes

- Data stored in the operand is not altered by this machine instruction.
- If the BSCA is busy when this machine instruction is issued, the program loops on the machine instruction until the BSCA become not busy, then loads the register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD BSCA TRANSITION ADDRESS REGISTER (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	82	Operand 1 address	
D1,(R1),I	71	82	Op 1 disp from XR1	
D1,(R2),I	B1	82	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 80 or 86 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte operand to the BSCA transition address register.

Program Notes

- Data stored in the operand is not altered by this instruction.
- If the BSCA is busy when this machine instruction is issued, the program loops on the machine instruction until the BSCA becomes not busy, then loads the register.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE BSCA CURRENT ADDRESS (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	84	Operand 1 address	
D1,(R1),I	70	84	Op 1 disp from XR1	
D1,(R2),I	B0	84	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of 80, 81, 82 or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the current address register to the 2-byte field specified by the operand address.

Program Note

The current address register identifies the position of main storage from which the BSCA will next move data onto the data transmission line (during a data transmit operation) or into which the BSCA will next store a character received from the data transmission line (during a receive operation).

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SENSE BSCA STATUS (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	83	Operand 1 address	
D1,(R1),I	70	83	Op 1 disp from XR1	
D1,(R2),I	B0	83	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of 80, 81, 82, or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte; operand 2 is not used.

Operation

This machine instruction transfers the contents of the 2-byte BSCA status register into the field specified by the operand address.

Program Note

BSCA status byte 1 is stored in the rightmost byte of the 2-byte operand; status byte 2 is stored in the leftmost byte.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

INITIALIZE SDLC OR BSCA FOR EBCDIC MODE (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0F	00	05	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction establishes the system control codes needed for SDLC operation or BSCA operation in EBCDIC mode.

Program Notes

- Because SDLC operates only in EBCDIC mode, this machine instruction must be issued once for each job that uses SDLC programming.
- The program must specify either EBCDIC mode or ASCII mode once for each job that uses BSCA programming.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

INITIALIZE BSCA FOR ASCII MODE (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0F	00	04	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.

²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction establishes the system control codes needed for BSCA operation in the ASCII mode.

Program Note

The program must specify either ASCII mode or EBCDIC mode once for each job that uses BSCA programming.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

QUEUE/DEQUEUE COMMUNICATIONS ADAPTER IOB (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0A	³	02	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.
³Byte 6 (in the control code) specifies what the system is to do with the BSCA or SDLC IOB:
00 loads the BSCA or SDLC IOB in the last position on the system IOB queue.
10 loads the BSCA or SDLC IOB in the first position on the system IOB queue.
01 removes the BSCA or SDLC IOB from the system IOB queue.

Operation

This machine instruction loads the communications adapter IOB onto the system IOB queue or removes the communications adapter IOB from the queue, as specified by byte 6.

Program Notes

- Index register 1 must contain the address of any 2-byte field in main storage (other than 0000) when the program issues the queue/dequeue machine instruction.
- Although this machine instruction does not actually load a communications adapter IOB onto the queue, it must be issued to allow the system to provide an op-end interrupt at the appropriate time.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

CONTROL SDLC (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	80	xx
¹ With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check. ² The R-byte serves as a control code that specifies the following:			
Control Code (in hex)		Function Specified	
80		Disable SDLC	
C0		Enable SDLC	
Bits 2, 3, 4, 6, and 7 of the control code are not used by the system, but these should always be 0. If bit 0 is 0, the system does not examine bit 1.			

Operation

The system performs the function specified by the R-byte (control code) of this machine instruction:

- **Enable SDLC Control:** The enable SDLC function causes the communications adapter to become operational and allows it to connect to the modem and perform data handling machine instructions.
- **Disable SDLC Control:** The disable SDLC function disables the communications adapter and disconnects it from the modem.

Program Notes

- The program must load the unit definition table with a load SDLC unit definition table machine instruction before issuing the enable SDLC machine instruction.
- The enable SDLC machine instruction must be issued before any System/32 activity is requested on the communications channel.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SDLC RECEIVE (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	81	00
¹ With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check. ² R-byte should be hex 00, although it is not examined for this machine instruction.			

Operation

The SDLC receive machine instruction causes the communications adapter to perform a receive operation. Data received by the adapter is placed in the receive data buffer.

Program Notes

- The program must enable the SDLC adapter, place a pseudo SDLC IOB on the queue, pass the interrupt handler address to the adapter, and load the receive buffer addresses before issuing this machine instruction.
- A receive machine instruction may be issued even if the previous receive machine instruction has not been completed. However, a receive machine instruction should not be issued if more than one receive machine instruction is outstanding or pending because unpredictable results will occur.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SDLC TRANSMIT AND RECEIVE (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	82	00

¹With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The SDLC transmit and receive machine instruction causes the communications adapter to perform a transmit operation followed by a receive operation. Data to be transmitted is in the transmit data buffer. Data received by the adapter is placed in the receive data buffer.

Program Notes

- The program must enable the SDLC adapter, place a pseudo SDLC IOB on the queue, pass the interrupt handler address to the adapter, and load the receive buffer addresses and transmit buffer addresses before issuing this machine instruction.
- Do not issue a transmit and receive machine instruction before a previous operation has completed because unpredictable results will occur.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SDLC RECEIVE INITIAL (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	83	00

¹With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The receive initial machine instruction allows a remote station to establish contact so it can transmit a message. The SDLC adapter monitors the line until it receives a transmission with its station address or the all stations address. Upon receiving this transmission, the adapter begins a receive operation.

Program Notes

- The program must enable the SDLC adapter, place a pseudo SDLC IOB on the queue, pass the interrupt handler address to the adapter, and load the receive buffer addresses before issuing this machine instruction.
- This machine instruction should be used only as the first machine instruction issued, not in place of a receive only, because unpredictable results can occur.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SDLC TRANSMIT FINAL (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	84	00

¹With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The SDLC transmit final machine instruction causes the communications adapter to perform a final transmit operation. Data to be transmitted is in the transmit data buffer.

Program Notes

- The program must enable the SDLC adapter, place a pseudo SDLC IOB on the queue, pass the interrupt handler address to the adapter, and load the transmit buffer addresses before issuing this machine instruction.
- Do not issue a transmit final machine instruction before a previous operation has completed because unpredictable results will occur.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

SDLC TRANSMIT ONLY (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	85	00

¹With an op code of F3, a Q-byte of 86 through 8F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The transmit only machine instruction causes the communications adapter to perform a transmit operation. The transmit only machine instruction allows the adapter to transmit successive frames without intervening receive operations.

Program Notes

- The program must enable the SDLC adapter, place a pseudo SDLC IOB on the queue, pass the interrupt handler address to the adapter, and load the transmit buffer addresses before issuing this machine instruction.
- A receive machine instruction cannot follow a transmit only machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD SDLC RECEIVE BUFFER ADDRESSES (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	80	Operand 1 address	
D1(,R1),I	71	80	Op 1 disp from XR1	
D1(,R2),I	B1	80	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 81 or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 4-byte field addressed by its rightmost byte. The leftmost two bytes contain the receive buffer address; the rightmost two bytes contain the receive buffer stop address. Operand 2 is not used.

Operation

This machine instruction passes the data receive buffer addresses to SDLC.

Program Notes

- The receive buffer stop address must point one byte beyond a pad byte on the end of the receive buffer.
- This machine instruction and the load SDLC transmit buffer addresses machine instruction, if required, must immediately precede the data transfer machine instruction that uses the data buffer addresses.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD SDLC TRANSMIT BUFFER ADDRESSES (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	84	Operand 1 address	
D1,(R1),I	71	84	Op 1 disp from XR1	
D1,(R2),I	B1	84	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 81 or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 4-byte field addressed by its rightmost byte. The leftmost two bytes contain the transmit buffer address; the rightmost two bytes contain the transmit buffer stop address. Operand 2 is not used.

Operation

This machine instruction passes the data transmit buffer addresses to SDLC.

Program Note

This machine instruction and the load SDLC receive buffer addresses machine instruction, if required, must immediately precede the data transfer machine instruction that uses the data buffer addresses.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD SDLC UNIT DEFINITION TABLE (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	82	Operand 1 address	
D1(,R1),I	71	82	Op 1 disp from XR1	
D1(,R2),I	B1	82	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 81 or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 4-byte field addressed by its rightmost byte. Operand 2 is not used.

Operation

This machine instruction passes the unit definition table (four bytes of control information) to SDLC. See Chapter 9 for a description of the unit definition table.

Program Note

This machine instruction must be issued before the enable SDLC control machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

LOAD SDLC INTERRUPT ADDRESS (LIO)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	31	83	Operand 1 address	
D1,(R1),I	71	83	Op 1 disp from XR1	
D1,(R2),I	B1	83	Op 1 disp from XR2	

¹With an op code of 31, 71, or B1, a Q-byte of 81 or 85 through 8F is invalid and causes a program check.

²Operand 1 is a 2-byte field addressed by its rightmost byte. Operand 1 contains the address of the interrupt routine. Operand 2 is not used.

Operation

This machine instruction passes the address of the system interrupt routine to SDLC.

Resulting Program Status Byte settings

This machine instruction does not affect the program status register.

SENSE SDLC COMPLETION TABLE (SNS)

Operands	Op Code (hex)	Q-Byte ¹ (hex)	Operand Address ² (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,I	30	80	Operand 1 address	
D1(,R1),I	70	80	Op 1 disp from XR1	
D1(,R2),I	B0	80	Op 1 disp from XR2	

¹With an op code of 30, 70, or B0, a Q-byte of 81 through 8F is invalid and causes a program check.
²Operand 1 is a 4-byte field addressed by its rightmost byte. Operand 2 is not used.

Operation

This machine instruction stores the 4-byte SDLC completion table into the field specified by the operand 1 address. See Chapter 9 for a description of the SDLC completion table.

Program Note

This program should examine the SDLC completion table to determine the results of a transmit and/or receive operation. Upon completion of a transmit and/or receive operation, the sense SDLC status machine instruction should be issued to store the completion table in main storage. Another sense machine instruction should not be issued until the next transmit and/or receive operation is complete.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

QUEUE/DEQUEUE DATA RECORDER IOB (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0E	³	08	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.

²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

³Byte 6 (in the control code) specifies what the system does with the data recorder IOB:

- 00 loads the IOB in the last position on the system IOB queue.
- 10 loads the IOB in the first position on the system IOB queue.
- 01 removes the IOB from the system IOB queue.

Operation

This machine instruction loads the data recorder IOB into the system IOB queue, or removes the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

XR1 must contain the address of the data recorder IOB when the program issues the queue/dequeue machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

INITIALIZE DATA RECORDER (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0F	00	02	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction establishes the system control codes needed for data recorder operations. When the initialize operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

The program must issue this machine instruction once per job.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START DATA RECORDER IOB (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	50	00

¹With an op code of F3, a Q-byte of other than 50 is invalid and causes a program check.
²R-byte should be hex 00.

Operation

This machine instruction initiates the operation specified by the data recorder IOB in the appropriate priority.

Program Notes

- The program must build the IOB and put it on the queue before issuing the start data recorder machine instruction.
- If a unit check condition exists that prevents execution of the machine instruction and the IOB does not reset the check indication, or if the data recorder is not ready, the system sets the status byte and passes a completion code of 41 back to the IOB.
- If the data recorder is busy, the system waits until the data recorder is no longer busy, then executes the IOB.
- If the previous IOB is not complete, the machine instruction is rejected.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

INITIALIZE MAG CARD UNIT (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0F	00	02	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.

Operation

This machine instruction establishes the system control code needed for mag card unit operation.

Program Note

The program must issue this machine instruction once for each job that uses mag card unit programming. It must be issued before any start mag card IOB instructions are issued.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

QUEUE/DEQUEUE MAG CARD UNIT IOB (B)

Operand	Op Code ¹ (hex)	Q-Byte ¹ (hex)	Operand 1 Address ¹ (hex)		Control Code ² (hex)			
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
A1,I	C0	87	00	04	0E	³	08	00

¹The op code, Q-byte, and operand address specify a branch to a general entry location in main storage.
²Byte 5 (in the control code) is also called a request indicator byte (RIB); it specifies the system operation.
³Byte 6 (in control code) specifies what the system does with the mag card unit IOB:
00 loads the IOB in the last position on the system IOB queue.
10 loads the IOB in the first position on the system IOB queue.
01 removes the IOB from the system IOB queue.

Operation

This machine instruction loads the mag card unit IOB into the system IOB queue, or removes the IOB from the queue, as specified by byte 6. When the queue/dequeue operation is complete, the system branches to the next sequential machine instruction of the program being processed.

Program Note

XR1 must contain the address of the mag card unit IOB when the program issues the queue/dequeue machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

START MAG CARD UNIT IOB (SIO)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F3	50	00

¹With an op code of F3, a Q-byte of 51 through 5F is invalid and causes a program check.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

This machine instruction initiates the operation specified by the mag card unit IOB in the appropriate priority. When the start operation is complete, the system branches back to the next sequential machine instruction of the program being processed.

Program Note

This machine instruction is always accepted. The program must build the IOB and put it on the queue before issuing the start mag card IOB machine instruction.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

ADVANCE PROGRAM LEVEL (APL)

Operand	Op Code (hex)	Q-Byte ¹ (hex)	R-Byte ² (hex)
	Byte 1	I2 Byte 2	I1 Byte 3
I1,I2	F1	85	00

¹Q-byte should be hex 00, although it is not examined for this machine instruction.
²R-byte should be hex 00, although it is not examined for this machine instruction.

Operation

The system advances to the next sequential instruction without performing any operation.

Resulting Program Status Byte Settings

This machine instruction does not affect the program status register.

ENABLE START LIGHT (ST)

Operand	Op Code (hex)	Q-Byte (hex)	Operand 1 Address ¹ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	34	40	00	01

¹The operand address must be valid, but no operand is addressed by the machine instruction.

Operation

This machine instruction sets the START light latch on, causing the START light to come on whenever:

- The system interrupts the program routine to service an I/O device other than the diskette.
- The operator presses the STOP key, then the START key.

DISABLE START LIGHT (L)

Operand	Op Code (hex)	Q-Byte (hex)	Operand 1 Address ¹ (hex)	
	Byte 1	Byte 2	Byte 3	Byte 4
A1,RX	35	40	00	01

¹The operand address must be valid, but no operand is addressed by the machine instruction.

Operation

This machine instruction resets the START light latch to off and immediately turns the START light off. Pressing the START key while the latch is off does not turn the START light on.

Chapter 4. Programming Considerations

MACHINE INSTRUCTION TIMINGS

The following chart shows the machine instruction fetch and execution times for each type of machine instruction.

Machine Instruction Name	Time in Microseconds
Zero and add zoned	$49 + 9.2Z + 7(L2 - Z) + 5.6(L1 - L2) \pm 2$
Add zoned decimal (true add)	$62 + 14.8(L2) + 14.8(L1 - L2 - 1) \pm 3$
Add zoned decimal (complement)	$73 + 14.4(L2 - 1) + 14.6(L1 - L2 + 1) \pm 3$
Subtract zoned decimal (true)	$62 + 14.8(L2) + 14.8(L1 - L2 - 1) \pm 3$
Subtract zoned decimal (complement)	$73 + 14.4(L2 - 1) + 14.6(L1 - L2 + 1) \pm 3$
Recomplement	$58 + 14.8(L2 - 1) + 15(L1 - L2 + 1) \pm 8$
Move hex character*	28.4 to 33.8
Edit	$48 + 5.8N + 14.2(Z - 1) + 12.6C \pm 2$
Insert and test characters	$23.8 + 10.8L$
Move character	$20.6 + 4.4L$
Move inverse	$20.6 + 4.4L$
Compare logical characters	$28.2 + 5.6L$
Add logical characters	$32.6 + 8.2L$
Subtract logical character	$33.4 + 7.6L$
Sense	69**
Load I/O registers	61**
Store registers*	19.8 to 25.2
Load registers*	22.6 to 24.4
Add to register**	26.2 to 38.2
Test bits on masked	23.2
Test bits off masked	23.0
Set bits on masked	21.8
Set bits off masked	21.8
Move logical immediate	17.8
Compare logical immediate	27.4
Branch on condition	24.6 (not taken), 28.2 (taken)
Test I/O unit and branch	69**
Load address	19.2
Note: L = length N = number of nonreplaced characters in operand 1 to the right of the first hex 20 C = number of characters replaced other than low order zeros (operand 1) Z = number of low order zeros inserted before a significant digit is encountered in operand 2 L2 = length of operand 2 L1 = length of operand 1	
* Depends on Q-byte	
**Average nominal execution times for all I/O devices and I/O functions	

Machine Instruction Name	Time in Microseconds
Halt program level	14.4
Advance program level	14.4
Jump on condition	26.2 (not taken), 28.8 (taken)
Start I/O function	128**
Transfer	16+***
Supervisor call:	
Without I/O operation	Less than 100
With I/O operation	1500 to 2000

** Average nominal execution times for all I/O devices and I/O functions

***The time taken depends upon the function performed:

- To allocate SIS interpreter requires an additional 206.4 microseconds plus data transfer time for 31 disk sectors.
- To deallocate SIS interpreter requires an additional 125.4 microseconds.
- To deallocate everything requires an additional 337.0 microseconds.
- To pass control to SIS interpreter requires an additional 0.6 microseconds.

CONDITIONING THE PROGRAM STATUS REGISTER

Machine Instruction	Condition	Binary Overflow	Test False	Decimal Overflow	High	Low	Equal
Zero-Add Zoned Decimal	Set				Operand 2 positive	Operand 2 negative	Operand 2 zero
	Reset				Operand 2 negative	Operand 2 positive	Operand 2 not zero
Add and Subtract Zoned Decimal	Set			Result overflow	Result positive	Result negative	Result zero
	Reset				Result negative or zero	Result positive or zero	Result not zero
Edit	Set				Operand 2 positive	Operand 2 negative	Operand 2 zero
	Reset				Operand 2 not positive	Operand 2 not negative	Operand 2 not zero
Compare Logical Characters	Set				Operand 1 greater than operand 2	Operand 1 less than operand 2	Operand 1 equal to operand 2
	Reset				Operand 1 not greater than operand 2	Operand 1 not less than operand 2	Operands not equal
Compare Logical Immediate	Set				Operand 1 greater than immediate data	Operand 1 less than immediate data	Operand 1 equal to immediate data
	Reset				Operand 1 not greater than immediate data	Operand 1 not less than immediate data	Operand 1 not equal to immediate data
Add Logical Characters	Set	Carry out			Carry out and result not zero	No carry and result not zero	Result zero
	Reset	Reset at start of instruction			No carry or result zero	Carry out or result zero	Result not zero

CONDITIONING THE PROGRAM STATUS REGISTER (Continued)

Machine Instruction	Condition	Binary Overflow	Test False	Decimal Overflow	High	Low	Equal
Subtract Logical Characters	Set				Operand 1 greater than operand 2	Operand 1 less than operand 2	Result zero
	Reset				Operand 1 not greater than operand 2	Operand 1 not less than operand 2	Result not zero
Add to Register	Set	Carry out			Carry out and result not zero	No carry and result not zero	Result zero
	Reset	At start of instruction			No carry or result zero	Carry out or result zero	Result not zero
Test Bits On			Tested bits not all ones				
Test Bits Off			Tested bits not all zeros				
Branch or Jump on Condition	Set						
	Reset		Reset if tested	Reset if tested			
Load Register (PSR)	Set	Set if loaded bit 10 on	Set if loaded bit 11 on	Set if loaded bit 12 on	Set if loaded bit 13 on	Set if loaded bit 14 on	Set if loaded bit 15 on
	Reset	Reset if loaded bit 10 off	Reset if loaded bit 11 off	Reset if loaded bit 12 off	Reset if loaded bit 13 off	Reset if loaded bit 14 off	Reset if loaded bit 15 off
System Reset	Set						Equal set on
	Reset	Binary overflow reset	Test reset	Decimal overflow reset	High reset	Low reset	

Chapter 5. Print Functions

The system is equipped with either a line printer or a serial printer. Printer specifications are listed below.

Specification	Serial Printer	Line Printer
Length of print line	132 positions	132 positions
Pitch (characters per inch)	10	10
Lines per inch (vertical spacing)	6	6
Number of characters in character set	63 plus blank	64 plus blank or 48 plus blank or 96 plus blank
Maximum print rate (depends on system model)	40 char/s unidirectional	50 lines/minute
	40 char/s bidirectional	80 lines/minute
	80 char/s bidirectional	100 lines/minute
	120 char/s bidirectional	155 lines/minute
Vertical forms control	Standard	155 lines/minute
		285 lines/minute
Single form/ledger card processing	Standard	None

Note: Because the left tractor on the serial printer can be moved only slightly, print position 1 on the serial printer is relatively fixed. This fact should be considered when designing or selecting continuous forms to be printed on the serial printer. For information on designing forms, see the *Forms Design Reference Guide for Printers, GA24-3488*.

PRINT CHARACTER SETS

The 48-character set available for the line printer consists of:

Alphabetic A through Z

Numeric 0 through 9

Special characters \$, . + - * / % @ # ' &

The 63-character set used by the serial printer and the 64-character set used by the line printer consist of the previous 48 characters plus the following special graphics:

(?
)	¢
=	> (greater than)
__ (underscore)	< (less than)
:	(concatenation)
;	- (logical not)
!	\ (reverse slash)
"	' (grave accent—not on 63-character set)

The 96-character set available for the line printer consists of:

Alphabetic A through Z (uppercase and lowercase)

Numeric 0 through 9

Special characters:

&	#
@	/
,	%
-	\$
*	± (plus or minus)
.	¢
[(
])
!	;
¼	½
___ (underscore)	?
:	=
"	® (registered)
+	§ (section)
² (exponent 2)	³ (exponent 3)
¶ (paragraph)	£ (British pound)
° (degree)	' (apostrophe)

Both the line printer and the serial printer substitute blanks for unprintable characters if the unprintable character error is disabled. If the unprintable character error is enabled, each printer stops and a message is issued when the first unprintable character is detected.

OPERATIONAL CHARACTERISTICS

The program controls printing by building print IOBs, then issuing start print IOB machine instructions to initiate the actions. Programmed testing establishes print status for branch decisions, using print sense machine instructions to perform these tests. The system provides an op-end interrupt request at the end of each print operation and automatically initiates the next operation on the IOB chain.

HALF LINE SPACING PRINT

The half line spacing print feature is available on the line printer. It allows the user to half line space the printer for subscripts and superscripts in the printed output. This feature is available only on line printers without the 8-lines-per-inch feature.

PRINT DATA AREA

The program must assign a 132-position area of main storage as a print data area (print data field); before chaining the print operations, the program must fully prepare this field.

In addition, a 48-character FORTRAN print belt is available for use with FORTRAN on System/32. This belt has the standard 48-character set with the following changes:

- % is replaced with (
- @ is replaced with)
- # is replaced with =

Data loaded into this field corresponds, character for character, to the maximum length print line. The leftmost character in the data field is assigned to print position 1; the next storage position is assigned to print position 2, etc. The program must load blanks into all positions of the print data field associated with unassigned print positions. For example, if data is printed from print positions 16-66 on a form, the program must load (1) blanks into print data field locations 1-15, (2) data to be printed (including blanks for spaces) into positions 16-66, and (3) blanks into positions 67-132.

The print data field must be loaded for each line printed on the form.

LINE PRINTER CHARACTER SET IMAGE AND SIZE

For the line printer only, the following two parameters must be stored before the system can perform printing operations: the character set size (the number of characters in the character set, excluding the blank), and the character set image (a list of the sequence of characters on the print belt). The character set size and image specified in the system configuration record are stored automatically by system control programming after each powering up. If the print belt is changed, the SET procedure can be used to change the character set size and/or image in the system configuration record. (The system configuration record is described in *IBM System/32 System Data Areas and Diagnostic Aids*, SY21-0532. The SET procedure is described in *IBM System/32 System Control Programming Reference Manual*, GC21-7593.)

These parameters can be loaded by means of the load print belt image register machine instruction and the load character set size register machine instruction. (For the serial printer only, these parameters are not required.) For information about changing print belts, see the *IBM System/32 Operator's Guide*, GC21-7591.

FORMS CONTROL, CONTINUOUS FORMS MODE

The IOB controls forms movement. One load machine instruction (load forms length and current line number) defines both the forms length and current line number.

The maximum form length is 84 lines or 14 inches (355.6 mm). The minimum form length is three lines or 1/2 inch (12.7 mm). The sense forms length and current print line number machine instruction indicates

the length of the form and the current print line location (the location of the next print line, if the printer is sensed while forms skipping or spacing is in progress).

When end of forms occurs on the line printer, the printer stops at the end of the current operation. Using check reset allows you to continue printing on the current form.

If the form length is 42 lines or less, and you issue check reset command, printing occurs on the current form and stops at the first line to be processed on the next form. You must decide whether to continue printing or insert new forms. If you print the last form, vertical registration may be lost on the end of the form.

If the form length is greater than 51 lines, printing stops on the last form with approximately 15 lines (2-1/2 inches-63.5 mm) remaining. With the 6/8 LPI RPQ installed, printing stops with approximately 20 lines (3-1/2 inches-88.90 mm) remaining. Using a check reset command causes the printer to process one carriage operation. You may continue to the end of the form in this manner or you may replace the forms. If you continue printing, you may lose vertical registration at the bottom of the form.

When end of forms is sensed on the serial printer, the paper release level must be pushed back in order to continue.

FORMS CONTROL, SINGLE FORM/LEDGER CARD

Forms control for the single form/ledger card mode of operation is similar to that for continuous forms mode operation. The IOB controls forms movement. The load forms length and current line number machine instruction (1) defines the length of the form being used (in print lines, where print lines equal the length of the form times 6) and (2) indicates the print line that is under the print mechanism when the operator completed the initial setup for the job to be run. Forms length and the current print line (the print line under the print mechanism when the machine instruction is issued) can be determined by means of a sense machine instruction. The maximum form length is 84 line spaces or 14 inches (355.6 mm).

Whenever the system is operating in single form/ledger card mode, space, skip, and print reset functions have expanded meanings:

- An attempt by a program to space or skip into the last 1/2 inch (three line spaces) on the form causes the system to eject the form and reset the current line number to the value residing in the forms length register. (An eject is necessary because the friction feed rolls cannot control the last 1/2 inch of the form.)
- When the system operates in single form/ledger card mode, the end of forms sensor is inoperative. (The operator turns off the end of forms sensor by pushing the paper release level back.) In addition, the left margin forms guide must be no more than 1 inch (25.4 mm) from its leftmost position. If this guide is too far to the right, the right side of the forms may jam.

END-OF-OPERATION INTERRUPTS, PRINTER

The system initiates an interrupt at the end of each print operation, processes the interrupt, and updates the IOB as an indication to the main program that the operation is complete. (The program does not need an interrupt handler for printing.) However, to prevent loss of check status and diagnostic information, the program must immediately handle any checks that occur during execution of a machine instruction.

PRINT BUFFER

The system has a print buffer that permits overlapping of printing and forms movement with other system I/O operations and instruction execution. The print operation does not alter data stored in the print data field in main storage; therefore, the complete print line is available for error recovery procedures.

PRINT FUNCTION KEYS

The operator can exercise some control over the print operation by using print function keys on the keyboard. These keys are described in Figure 5-1.

Using one of the print function keys resets all pending check conditions before the keyed function occurs and, on the serial printer, restores the print head if a print check is pending. At the end of the function, the system generates an interrupt and executes any print IOBs that were queued while the printer was busy executing the key-initiated function.

Key	Continuous Forms Mode	Single Form/Ledger Card Mode
LINE	Moves form up one line.	Moves form up one line to a maximum of forms length minus 3.
PAGE	Skips current form out of printer and moves next form into position to print on line 1.	Inoperative.
PRINT	Prints the six lines displayed on the display screen in the format displayed.	System attempts to print the data displayed on the display screen in the format displayed. CAUTION Pressing PRINT when the current line is nine or more lines from the bottom of the form causes the displayed data to print on the form. If there are fewer than nine print lines on the forms, do not attempt to print the data; the system does not print all of the data displayed.
RESET	Resets the line counter to 1 to indicate that the print line under the print mechanism (the current print line) is line 1. (The form can be adjusted vertically to align print-line 1 under the print mechanism.)	Resets the line counter to 1, then initiates any operations on the queue. (The form can be adjusted vertically to align print-line 1 under the print mechanism.)

Figure 5-1. Key-Initiated Print Functions

PRINT STATUS BYTES

The system provides error and status indications which the program must interrogate at the end of each print operation. If desired, the program can then display check or not ready conditions and indications of appropriate recovery procedures on the display screen. Operator response is always through the keyboard. When the print function keys on the keyboard are used, the system resets all pending check conditions before executing the function, and issues an interrupt after the keyboard specified function is performed. This system action initiates any IOBs queued while the printer is busy performing the keyboard specified function.

The system continuously monitors the printer and the print function keys on the keyboard for hardware checks that prevent proper print IOB processing. Such checks indicate that the printer is not ready to perform the next print IOB function. All checks should be processed immediately upon receipt of a print op-end request.

Figures 5-2 and 5-3 show the line printer and the serial printer status bytes, respectively.

Priority	Status Byte ¹	Bit	Name of Indication	Indicates	Suggested Action ²
None	0	0	CE diagnostic		None
None	0	1	CE diagnostic		None
None	0	2	CE diagnostic		None
4	0	3	Emitter check	Current print line may be in error.	1, 5, 13
6	0	4	Buffer data check	Data printed on current line is in error.	1, 5, 13
6	0	5	Hammer parity check	Incorrect printing.	1, 5, 13
12	0	6	No-op	This bit indicates one of the following conditions: <ul style="list-style-type: none"> • A start I/O instruction was issued while a print check is pending. • An intermittent end of forms, throat interlock, or cover interlock has occurred. • A false forms jam has occurred (forms jam is also set). 	1, 8
7	0	7	Unprintable character	Data on last line printed includes one or more unprintable characters.	13, 9
8	1	0	Forms misfeed	Forms fail to move; multiple space instructions may be in error; overprinting may have occurred.	9
3	1	1	Belt speed check	Belt fails to start (no data lost).	1, 6, 13, 5
2	1	2	Carriage sync check	Improper carriage motion with possible incomplete print line.	2, 3, 4, 13, 5
9	1	3	End of forms	Last form passes end of forms switch (no data lost).	10, 13, 8
11	1	4	Throat interlock	Feed throat is not ready.	12, 13, 8
1	1	5	Coil current check	Hammer stayed on too long, current line has error.	1, 13, 5
5	1	6	Belt sync check	Printer is out of sync; last two lines may be in error.	3, 7
10	1	7	Cover interlock	Cover is not latched.	11, 13, 8
None	2	0	Printer version	0 = line printer installed,	
None				1 = serial printer installed.	None
None	2	1-7	Not used	These bits are not used.	None

¹Status byte 3 has no meaning to the program.
²Actions are described in Part 2 of this figure.

Figure 5-2 (Part 1 of 2). Line Printer Status and Suggested Action

Suggested Action	
Number	Description
1	Reset check.
2	Manually position form to line 1.
3	Press RESET TO LINE 1 key.
4	Using the NEW LINE key on keyboard, space down to the last line printed.
5	Reissue the last start print IOB instruction (overprinting occurs).
6	Ensure that print belt is correctly mounted on pulleys and that movable transducer is positioned correctly.
7	Reset check and continue. Data is lost; only last line can be retried.
8	Continue processing.
9	Inspect last line for overprinting. If overprinted, all but current line data is lost and only current line can be recovered. If data is lost, perform all steps; otherwise, do steps 4 and 5. <ol style="list-style-type: none"> 1. Sense the current print line before initiating recovery. 2. Manually position the form to line 1 (of the current form, if it is not damaged; if current form is damaged, to line 1 of the next form). Printing continues on the correct line of the form used. 3. Press the RESET TO LINE 1 key. 4. Correct the misfeed condition. 5. Skip to the line saved by step 1. The operation continues from the current line.
10	Thread new continuous forms through the forms tractor. Condition must be cleared before any further print operations can be performed.
11	Close cover. Condition must be cleared before any further print operations can be performed.
12	Close throat. Condition must be cleared before any further print operations can be performed.
13	Program must provide operator instructions for the recovery needed for this type of error and for the job being run; the operator must perform the procedure specified by the program.

Figure 5-2 (Part 2 of 2). Line Printer Status and Suggested Action

Priority	Status Byte ¹	Bit	Name of Indication	Indicates	Suggested Action ²
6	0	0	Forms hung check	Printer did not properly advance form; current line may be in error.	9, 2, 3, 4, 11, 10
8	0	1	Horizontal check	Error occurred during horizontal head movement	1, 6, 2, 7
7	0	2	Forms runaway	Form is moved more than 127 line spaces; the system cuts carriage drive motor power. (Senses the current line number.)	9, 2, 3, 4, 11, 10
2	0	3	End of forms	Last form passed the END OF FORMS switch; more forms must be loaded into printer before processing the next form. (Print not ready bit is also on with this bit.)	2, 5, 1, 7
None	0	4-6	Not used	These bits are not used.	None
9	0	7	No-op	This bit indicates one of the following conditions: <ul style="list-style-type: none"> A start I/O machine instruction was issued while a print check is pending. The forms selector switch is in the wrong position. Intermittent end of forms checks are occurring. 	1, 11, 12
3	1	0	Printer not ready	End of forms condition or print problem prevents printer operation.	1, 6, 2, 7
1	1	1	Wire check	At least one print wire fires for excessive interval.	1, 6, 2, 7
None	1	2	Not used	This bit is not used.	None
None	1	3	Not used	This bit is not used.	None
4	1	4	Storage parity check	There is invalid parity in print output data. (Buffered data is still good.)	2, 6, 1, 7
None	1	5	Emitter fast check	Horizontal sync pulses occurred too fast to maintain print quality.	1, 6, 2, 7
5	1	6	Unprintable character check	The printer attempts to print a character not defined in the character set.	2, 1, 8
None	1	7	Not used	This bit is not used.	None
None	2	0	Printer version	0 = line printer installed. 1 = serial printer installed.	None
None	2	1-4	Not used	These bits are not used.	None
None	2	5	Forms mode	0 = continuous forms mode. 1 = single form/ledger card mode.	None
None	2	6-7	Not used	These bits are not used.	None

¹Status byte 3 has no meaning to the program.
²Actions are described in Part 2 of this figure.

Figure 5-3 (Part 1 of 2). Serial Printer Status and Suggested Action

Suggested Action	
Number	Description
1	Reset check.
2	Tell the operator what action to take for this type of error for the type of job being run.
3	Manually position form to line 1 of the current form or to line 1 of the next form. Printing continues on the correct line of whichever form is selected.
4	Press RESET TO LINE 1 key.
5	Insert new forms in the printer.
6	Current line may be in error. Operator may elect to overprint the line in which the error occurs or reprint that data on a new line.
7	Re-execute the last start print IOB machine instruction.
8	If desired, suppress the unprintable character check by turning off bit 0 of the print IOB Q-byte.
9	Sense the current line counter.
10	Skip to the saved current line and continue processing.
11	Continue processing.
12	Instruct the operator to select the proper mode (single form/ledger card or continuous mode) for the program being run.

Figure 5-3 (Part 2 of 2). Serial Printer Status and Suggested Action

PRINT IOB AND NCPODSW

Two areas of main storage that are used for programming the serial or line printer are the IOB field and the NCPODSW field. The IOB field (Figure 5-4) contains print parameters and instructions that control printing. The NCPODSW field is a single-byte area that can be used as a programmable and testable switch (Figure 5-5) and is situated at address 001A in main storage.

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	PODCHAIN	2	This is the storage address of the next IOB in the chain. IOBs are chained only if the file requires more than one IOB.
2	PODDCMP (overlaid by PODDQ)	1	This is the print completion code (bit significant): X'40' = operation complete X'20' = IOB active
2	PODDQ	1	This is the print Q-byte: <i>Bit On Meaning</i> 0 Check for unprintable characters and set status bit if detected. 1 IOB operation is complete. 2 IOB operation (indicated by 6 and 7) is in progress; it is used by control storage to maintain active status of IOB. 3-5 Reserved. 6-7 Set to indicate desired operation: 00 = check reset 01 = space (R-byte must be 01, 02, 03, or 80)* 10 = skip 11 = print
3	PODDR	1	The print R-byte specifies (in binary) the amount of carriage movement for any space or skip operation.
4	PODDNEXT	2	This is the address of the next available system IOB. This field is optional.

*An R-byte of 80 indicates a half line space if the half line space feature is installed (only on line printer).

Figure 5-4. Print IOB Format

Bit	Meaning	Remarks
0	Error during last operation	The system sets this bit to 1 to indicate the error. The program must reset this bit to 0.
1	Print buffer not busy	The program must set this bit to 0 to indicate a buffer loaded condition. The system sets this bit to 1 when data is successfully printed.
2	Print operation complete	The system sets this bit to 1 upon completion of any print operation (whether successful or not). The program can reset the bit as desired.
3-7	Not used	The system should set these bits to 0.

Note: This byte is located at address 001A in main storage.

Figure 5-5. NCPODSW Byte (Testable Switch) Bit Meanings and Address

Chapter 6. Disk Drive Functions

The disk provides high performance magnetic storage media for the IBM System/32. Disk data tracks reside in two concentric regions on a single surface accessed by two heads mounted on a common access arm (three heads on 13.7-megabyte disk). A third head generates track servo timing and index and sector timing (Figure 6-1).

PHYSICAL CHARACTERISTICS

The disk unit provides 3.2, 5.0, 9.1, or 13.7 million bytes of accessible storage. The specifications of the drive are:

Item	Magnitude	Unit
Rotational speed	2964±3.0%	rpm
Average rotational delay or latency	10.1	ms
Average seek time (excluding latency) over one-third of the disk:		
3.2 megabytes	50.4	ms
5.0 megabytes	70.0	ms
9.1 megabytes	72.5	ms
13.7 megabytes	72.5	ms
Capacity		
Sectors per track	60	sectors
Bytes per sector	256	bytes
Bytes per track	15,360	bytes
Tracks per cylinder	2	tracks
13.7 megabyte file	3	
Bytes per cylinder	30,720	bytes
13.7 megabyte file	46,080	
Cylinders (3.2 megabytes)	109	cylinders
Capacity (3.2 megabytes)	3,210,240	bytes
Cylinders (5.0 megabytes)	169	cylinders
Capacity (5.0 megabytes)	5,053,440	bytes
Cylinders (9.1 megabytes)	303	cylinders
Capacity (9.1 megabytes)	9,169,920	bytes
Cylinders (13.7 megabytes)	303	cylinders
Capacity (13.7 megabytes)	13,777,920	bytes
Data rate 1.13 μs/byte or 141 ns/bit	889,000	bytes/sec (nominal)

FILE ORGANIZATION

For the 3.2-, 5.0- and 9.1-megabyte disks, all data tracks are on the top surface of the disk; the 13.7-megabyte disk also has data tracks on the other surface (Figure 6-1). Cylinder 0 is on the centermost part of the surface; cylinder 108 (3.2-megabyte disk), cylinder 168 (5.0-megabyte disk), or cylinder 302 (9.1- and 13.7-megabyte disk) is on the outermost area of the disk. The organization of data and the use of cylinders are shown in Figures 6-1 and 6-2.






Figure 6-1. Disk Surface Partitioning Diagram



FCU sync is one byte (hex 0E) used to synchronize a bit ring, which allows the bits from the disk to be formed into recognizable bytes.

VFO sync is 10 bytes of hex FF used to synchronize the read clock and bits on the disk.



← 256 Bytes →


Start write gap is two bytes and allows time to switch from read circuits to write circuits.

Buffer 1 is a 1-byte space (hex FF) allowed after reading the ID field before starting to switch circuits to write.

These bytes are check characters and are used to verify that the ID field and the data field are read correctly.

Buffer 2 is a 4-byte space (hex FF) allowed after writing the data field CRC before starting to switch circuits to read.

End write gap is two bytes (hex FF) and allows time to switch from write circuits to read circuits.



Flag Byte

- Bits 0, 1, 2, and 3 — Unassigned
- Bit 4 — Unassigned
- Bit 5 — Data field may contain bad data
- Bits 6 and 7 — 00 — Good primary sector
- 10 — Defective primary sector
- 01 — Good alternate sector
- 11 — Defective alternate sector

Figure 6-2. Disk Sector Detailed Description

OPERATIONAL CHARACTERISTICS

Initiating a Disk Operation

The control program schedules and controls the transfer of data between main storage and disk storage. The program branches to main storage location hex 0008 with XR1 pointing to a previously assembled 24-byte IOB located somewhere above hex 0800 in main storage. The system accesses the IOB and performs the specified operation.

The most commonly used operations are:

- *Seek*—positions the disk access mechanism at a specified location.
- *Read*—seeks (if necessary) and reads data from the disk data field in main storage.
- *Write*—seeks (if necessary) and records data from the disk data field in main storage onto the disk, with or without verification.
- *Scan*—seeks (if necessary) and sequentially examines a disk file for a specified item of data.

All of the usual load, test, and sense operations are performed under control of the system.

Disk Addressing, Relative Sector Addresses

One type of disk address used to identify disk data areas is a relative sector address (SS). The SS is a binary number, starting at 0001, which increases by 1 for each sector on the track (cylinder). This disk address starts at cylinder 1, head 1, sector 0. For 13.7-megabyte disk, the SS starts at cylinder 1, head 2, sector 0. The relative sector addressing extends through the last physical sector on the disk. Tracks 0 through 2 cannot be addressed using SS, (for 13.7-megabyte disk, track 0 through track 4 cannot be accessed—cylinder 0, head 0 through cylinder 1, head 1), so the data on these tracks cannot be accessed or accidentally destroyed. (Cylinder 0, head 0 and 1 and cylinder 1, head 0 cannot be addressed from main storage.) The relative sector address is specified in bytes 5 and 6 of the disk IOB.

The formula for determining SS is:

$$SS = 120C + 60H + S - 179$$

where

C = cylinder number

H = head designation

S = sector number

For 13.7-megabyte disk:

$$SS = 180C + 60H + S - 299$$

Disk Addressing, Actual Sector Addresses

The second type of disk addressing that can be used is optional and requires that the user supply the 6-byte control field in the disk IOB. (Bit 3 of the special I/O request byte (IOBFLG) must be turned on to request this type of addressing.) The 6-byte control field, referred to as NFCCHS, is found in bytes 18 through 23 of the disk IOB and is defined as:

Byte Name	Description										
1 N	The N-byte specifies the number of sectors to be accessed. (N is one less than the number of sectors to be accessed.) All multiple sector data operations can cross track and cylinder boundaries; therefore, there are no invalid N-bytes. When one sector is to be transferred, the proper N-byte is hex 00.										
2 F	The flag byte identifies (flags) the usability of a sector. Only the four low-order bits (4-7) are used by the system. The four high-order bits (0-3) are unassigned by the system and can be used at the discretion of the programmer. The significance of bits in the flag byte is: <table border="1"> <thead> <tr> <th>Bits</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0-3</td> <td>Unassigned</td> </tr> <tr> <td>4</td> <td>Unassigned; can be used for unique flagging purposes.</td> </tr> <tr> <td>5</td> <td>Data field may contain bad data. The alternate sector assignment routine uses this bit to flag data that could not be recovered error-free.</td> </tr> <tr> <td>6-7</td> <td>Condition of the sector: <ul style="list-style-type: none"> 00 = good primary sector 01 = good alternate sector 10 = defective primary sector 11 = defective alternate sector </td> </tr> </tbody> </table>	Bits	Meaning	0-3	Unassigned	4	Unassigned; can be used for unique flagging purposes.	5	Data field may contain bad data. The alternate sector assignment routine uses this bit to flag data that could not be recovered error-free.	6-7	Condition of the sector: <ul style="list-style-type: none"> 00 = good primary sector 01 = good alternate sector 10 = defective primary sector 11 = defective alternate sector
Bits	Meaning										
0-3	Unassigned										
4	Unassigned; can be used for unique flagging purposes.										
5	Data field may contain bad data. The alternate sector assignment routine uses this bit to flag data that could not be recovered error-free.										
6-7	Condition of the sector: <ul style="list-style-type: none"> 00 = good primary sector 01 = good alternate sector 10 = defective primary sector 11 = defective alternate sector 										

Byte Name	Description															
3-4 CC	The cylinder address is a 2-byte logical binary address. A valid data cylinder address is a function of the installed disk capacity: <table border="1"> <thead> <tr> <th>Capacity</th> <th>Cylinder</th> <th>Hex Address</th> </tr> </thead> <tbody> <tr> <td>3.2 megabytes</td> <td>003 to 106</td> <td>0003 to 006A</td> </tr> <tr> <td>5.0 megabytes</td> <td>003 to 166</td> <td>0003 to 00A6</td> </tr> <tr> <td>9.1 megabytes</td> <td>003 to 300</td> <td>0003 to 012C</td> </tr> <tr> <td>13.7 megabytes</td> <td>003 to 300</td> <td>0003 to 012C</td> </tr> </tbody> </table> <p>An invalid CC address sets the invalid seek address status (byte 1, bit 2):</p> <ul style="list-style-type: none"> During any seek operation During a data operation, if the system detects an end of file condition During a data operation, if the system also posts the no record found indication 	Capacity	Cylinder	Hex Address	3.2 megabytes	003 to 106	0003 to 006A	5.0 megabytes	003 to 166	0003 to 00A6	9.1 megabytes	003 to 300	0003 to 012C	13.7 megabytes	003 to 300	0003 to 012C
Capacity	Cylinder	Hex Address														
3.2 megabytes	003 to 106	0003 to 006A														
5.0 megabytes	003 to 166	0003 to 00A6														
9.1 megabytes	003 to 300	0003 to 012C														
13.7 megabytes	003 to 300	0003 to 012C														
5 H	The head address is a single byte binary address used by all disk commands to address one of two heads per cylinder. The valid head addresses are hex 00, 01 and 02 (head 2, 13.7-megabyte only). Any attempt to execute a data operation with an invalid head address sets the no record found status.															
6 S	The sector address is a single byte binary logical address used by all disk commands to address one of the 60 sectors per track. The disk unit uses an interleaving technique for arranging sectors on a track. Sector interleaving is used because of the limitations on read and write recovery time. Logical addresses and physical addresses are arranged on the track as follows:															

Byte Name Description

Physical Address	Logical Address	Physical Address	Logical Address
00	00	30	15
01	30	31	45
02	01	32	16
03	31	33	46
04	02	34	17
05	32	35	47
06	03	36	18
07	33	37	48
08	04	38	19
09	34	39	49
10	05	40	20
11	35	41	50
12	06	42	21
13	36	43	51
14	07	44	22
15	37	45	52
16	08	46	23
17	38	47	53
18	09	48	24
19	39	49	54
20	10	50	25
21	40	51	55
22	11	52	26
23	41	53	56
24	12	54	27
25	42	55	57
26	13	56	28
27	43	57	58
28	14	58	29
29	44	59	59

If the system cannot find a logical sector address, it sets the no record found status bit.

The disk address in the control field specifies one of the following:

- The destination track address for a seek command.
- The starting track and sector address, and the number of sectors accessed ($N + 1$) in a data operation.

All data operations begin when the control field sector is located by a series of comparisons with either a physical or logical disk sector address (orientation procedure). The comparisons are limited to track boundaries. The NFCCHS control field in the IOB (Figure 6-3) is not changed during the operation. It contains the same sector address that is in the IOB when the operation is issued.

00	01	02	03	04	05	06	07
IOS queue pointer (need not be initialized)		Completion code (need not be initialized)	Q-byte of start I/O	R-byte of start I/O	SS ¹		Number of sectors minus 1(N) ¹

08	09	0A	0B	0C	0D	0E	0F
Pointer to calling routine's data area start address		Device status sense information (need not be initialized) (Sense bytes 0-1)		Device status sense information (need not be initialized) (Sense bytes 2-3)		Disk I/O error counter (need not be initialized)	Indicator to request special I/O operations

10	11	12	13	14	15	16	17
Enqueuing priority	Unassigned	N	F	C	C	H	S
		Six-byte disk control field (if used)					

↑
End of
Basic
IOB

¹Bytes 05, 06 and 07 are present, but not used.

Figure 6-3 (Part 1 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	IOBCHN	2	This is the chain pointer field used by the system. It contains either the address of the next IOB on the queue, or hex FFFF if this is the last IOB on the queue. This field need not be initialized and is set up by the system. When the I/O operation is complete, this field contains the SS of the last sector accessed. For requests using NFCCHS, this field is unpredictable.
2	IOBCMP	1	This is the completion code byte set by the system (when the I/O operation is complete) to inform the calling routine of the requested operation's status. It is the responsibility of the calling routine to check this byte before assuming the data is transferred without error. The following codes are used: <p style="margin-left: 40px;"> <i>For All Operations except Scan</i> <i>For Scan Operations</i> X'40'—successful completion X'40'—scan hit X'41'—permanent I/O error X'41'—permanent error X'42'—scan not found X'44'—scan equal found </p>
3	IOBQB	1	The calling routine sets this byte to indicate the type of operation desired. (This is equivalent to the Q-byte in the I/O instruction.) Figure 6-4 shows the possible values and their meanings for the Q-byte.
4	IOBRB	1	The calling routine sets this byte to further define the type of operation requested. This is equivalent to the R-byte in the I/O machine instructions. Figure 6-4 shows the possible values and their meanings for the R-byte.
5	IOBSS	2	This is the SS from the beginning of the disk, starting at sector 1. Sector addressing is independent of the physical organization of the disk and sectors are numbered consecutively from 1 to the end of the disk. The system modifies this field only at the end of a scan operation. After a scan operation, SS points to the sector where the hit occurred, or to the next sector if no hit occurred. The caller must initialize this field before requesting the I/O operation if the program is using the relative sector addressing method. Otherwise, see bit 3 of the flag byte.
7	IOBNB	1	The calling routine must set this byte to the hex value of the number of sectors, minus one, involved in the data transfer. For example, if five sectors are to be processed, this byte contains hex 04. This byte is not changed by the system.
8	IOBDAT	2	The calling routine must set this 2-byte pointer to the address of the leftmost byte of the calling routine data area. The data area is given in multiples of 256 bytes, with a minimum of 256 required.

Figure 6-3 (Part 2 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
A	IOBSNS1	2	These two bytes are used by the system to keep bytes 1 and 2 of the device status sense information. This field need not be initialized. These bytes are not filled unless an error occurs during processing.
C	IOBSNS2	2	These two bytes are used by the system to keep bytes 3 and 4 of the device status sense information. This field need not be initialized. These bytes are not filled unless an error occurs during processing.
E	IOBERR	1	The system uses this byte to count the retries required to complete an I/O operation. This field need not be initialized.
F	IOBFLG	1	<p>This byte contains bit indicators to request special handling of I/O operations. The bit settings are:</p> <p><i>Bit Meaning when Set to 1</i></p> <p>0 No error recovery to be attempted.</p> <p>1 No verification is to be done on write operations by the system control program.</p> <p>2 This bit is set if the routine calling the disk drive resides in the transient area. This bit indicates that error logging is not evoked during the execution of this disk operation. It is deferred until the transient area is not busy.</p> <p>3 The calling program is supplying the NFCCHS within the IOB. The SS is not used. NFCCHS immediately follows the unassigned field (byte 18) in the IOB. If the CC field of NFCCHS is equal to 0, or if CC is equal to 1 and H equals 0 and the request is from main storage, a program check results.</p> <p>4 The request does not use disk data management (no DTF). It is ignored by the system.</p> <p>5 Do not return on an unrecoverable disk error. When a hard disk error occurs, the system issues an abnormal termination message. If this bit is off when a hard disk error occurs, the control returns to the user with a hex 41 completion code.</p> <p>6 This bit is reserved and must be set to 0.</p> <p>7 Prevent the drive from performing an automatic seek.</p> <p><i>Note:</i> Bits 0 through 5 and bit 7 are set by the calling routine and are never modified by the system. Bit 6 is used only by the system and must not be modified by the calling routine. If the calling routine does not desire any special handling, this byte must be initialized to hex 00.</p>

Figure 6-3 (Part 3 of 4). Disk IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
10	IOBPRTY	1	This byte is reserved for priority queuing. The caller should set it to hex 00.
11	IOBPAD	1	This is the 6-byte control field (NFCCHS) of the calling routine. (This field is described in this chapter under <i>Disk Addressing, Actual Sector Addresses</i> .) To access this field, turn on bit 3 in the flag byte (displacement hex F into the IOB). This field does not change.
12	IOBN	1	
13	IOBF	1	
14	IOBCC	2	
16	IOBH	1	
17	IOBS	1	

Figure 6-3 (Part 4 of 4). Disk IOB Format

Operation		Q-Byte							R-Byte ¹								
		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Control	Seek	1	0	1	0	0	0	0	0	—	0	—	—	—	0	—	0
	Recalibrate	1	0	1	0	0	0	0	0	—	0	—	—	—	0	—	1
Read	Data	1	0	1	0	0	0	0	1	N	N	—	—	0	N	0	0
	ID	1	0	1	0	0	0	0	1	N	N	—	—	N	N	0	1
	Diagnostic	1	0	1	0	0	0	0	1	N	N	—	—	0	N	1	0
	Verify	1	0	1	0	0	0	0	1	N	N	—	—	0	N	1	1
Write	Data	1	0	1	0	0	0	1	0	N	N	—	—	0	N	—	0
	ID	1	0	1	0	0	0	1	0	N	N	—	—	N	N	—	1
Scan	Equal	1	0	1	0	0	0	1	1	N	N	—	—	0	N	0	0
	Low or equal	1	0	1	0	0	0	1	1	N	N	—	—	0	N	0	1
	High or equal	1	0	1	0	0	0	1	1	N	N	—	—	0	N	1	0

¹The R-byte control field specifies the function modifiers. The significance of each bit is shown in Figure 6-4, part 2.
—=Don't care
N=The bit can have a 0 or 1 value

Figure 6-4 (Part 1 of 2). Disk Start I/O Q-Byte and R-Byte Codes

Bit	Description
0	Data field wrap control causes the same 256-byte data area to be used for each sector accessed. Therefore, N+1 sectors use the same data area.
1	Control storage low causes only the low-order byte positions of control storage to be accessed. Bit 5 must be set concurrently.
2	Don't care.
3	Don't care.
4	Fast sync extend control is used only with the read ID and write ID operation to read or write a skewed ID field.
5	Control storage address select allows a control storage address to be accessed instead of a main storage address.
6-7	These two bits modify the N portion of the Q-byte and further define the disk I/O operation.

Figure 6-4 (Part 2 of 2). Disk Start I/O Q-Byte and R-Byte Codes

DISK OPERATIONS

A start disk machine instruction is always initially accepted, but may be ignored (no-op) if an outstanding check condition is considered to be nonrecoverable. If an outstanding check condition is recoverable, the system resets the check status bits prior to machine instruction execution.

Control Seek

The disk access mechanism moves the read/write head to the logical cylinder and head address specified by SS or to the actual control field address (NFCCHS). Any attempt to seek beyond the disk capacity sets the invalid seek address status bit. The disk is busy during execution of the seek. The system does not indicate invalid head addresses and does not perform seek verification. Normally, a seek failure results in a no record found status when the program attempts a subsequent data operation. The program must provide the SS or the CCHS portion of the control field. The system automatically performs a seek at the end of the cylinder during multiple sector logical data operations that overflow a cylinder (that is, include sectors on more than one cylinder). The logical data operations include read data, read verify, write data, and any scan operation. The system automatically seeks to the next logical track by increasing the cylinder number by 1 and setting the head selected to 0. If the program attempts

to seek beyond end of file, the system turns on the invalid seek address status bit.

The seek time for the 3.2-megabyte drive is:

Cylinder to cylinder	13.0 ms (maximum)
Average seek (36 cylinders)	50.4 ms (maximum)
Maximum seek (108 cylinders)	121.0 ms (maximum)

The seek time for the 5.0-megabyte drive is:

Cylinder to cylinder	13.0 ms (maximum)
Average seek (56 cylinders)	70.0 ms (maximum)
Maximum seek (168 cylinders)	179.8 ms (maximum)

The seek time for the 9.1-megabyte drive is:

Cylinder to cylinder	14.2 ms (maximum)
Average seek (101 cylinders)	72.5 ms (maximum)
Maximum seek (302 cylinders)	166.9 ms (maximum)

The seek time for the 13.7-megabyte drive is:

Cylinder to cylinder	14.2 ms (maximum)
Average seek (101 cylinders)	72.5 ms (maximum)
Maximum seek (302 cylinders)	166.9 ms (maximum)

The general seek equation for determining seek time for the 3.2- or 5.0-megabyte disk is:

$T = 13$ if the seek crosses one cylinder boundary

$T = 16$ if the seek crosses two cylinder boundaries

$T = 16.5 + 1.9(N-3)$ if the seek crosses three to seven cylinder boundaries

$T = 23.0 + 0.98(N-8)$ if the seek crosses 8 to 168 cylinder boundaries

where:

N = number of cylinder boundaries crossed

T = maximum seek time, excluding latency, in milliseconds

The general seek equation for determining seek time for the 9.1- or 13.7-megabyte disk is:

$T = 14.2 + 3.25(N-1)$ if the seek crosses 1 to 5 cylinder boundaries

$T = 22.5 + 0.78(N-6)$ if the seek crosses 6 to 15 cylinder boundaries

$T = 32.5 + 0.47(N-16)$ if the seek crosses 15 to 302 cylinder boundaries

where:

N = number of cylinder boundaries crossed

T = maximum seek time, excluding latency, in milliseconds

Control Recalibrate

The recalibrate operation initializes the disk actuator mechanism to the fixed reference point, cylinder 0. The disk is busy during execution of the seek.

Read Data

This operation reads data, beginning at the logical sector specified by the SS or the NFCCHS. The system reads $N+1$ sectors into contiguous positions of storage, beginning at the data area start address specified by the IOB. Head switching and cylinder overflow are performed automatically by the system during this operation.

Read ID (Identifier)

The read ID operation recovers a 5-byte identifier field (FCCHS), from the logical sector address specified by the SS or the NFCCHS. The system translates the logical sector address into a physical sector address, placing the recovered ID in the data area specified by the data area start address in the IOB. The system starts the read ID operation at the index marker and counts the sequential sector markers to locate the specified sector. An invalid sector number sets the no record found bit in the status byte. The physical sectors are numbered sequentially from 00 through 59.

The read ID operation can be modified by bit 4 of the R-byte to recover a skewed or displaced ID field. The system provides no specific indication that the ID field is displaced or skewed. However, if a standard read ID instruction fails to recover the ID field, the system automatically attempts to recover the displaced ID using the read ID with skew command.

Read Data Diagnostic

This operation recovers a single sector data field when a defect in the identifier area prevents sector orientation. Data recovery relies on the fact that the physical sector position is known and that the data field sync byte can be recognized. The system starts the read data diagnostic operation at the index marker and counts sequential sector marks until the logical sector specified in the SS or the NFCCHS reaches the read/write head. Then the system reads the data field into contiguous positions of the data area specified by the data area start address in the IOB.

Read Verify

The read verify operation is similar to the read data operation, except that the system does not transfer data to main storage. Read verify simply verifies that the specified sectors are readable, not that the data has been written correctly.

Write Data

This operation transfers data from storage to the specified disk sector. The system starts the write data operation by seeking the logical sector address specified by the SS or the NFCCHS. When the system detects a matching address, it transfers the 256 bytes of data from the data area specified by the data area start address in the IOB to the sector data field on disk. This operation continues until data from contiguous positions in storage has been written into N+1 disk sector. Head switching and cylinder overflow are automatic system functions.

System generated CRC bytes are appended to each sector written.

Write ID (Identifier)

The write ID operation initiates the writing of a single sector format containing only the identifier field. The operation does not overwrite or destroy any part of the data field. The program must assemble the sector format containing the ID field and store it in the main storage data area addressed by the data area start address in the IOB. This sector format must be set up before the program issues the write ID request. Writing begins at the logical sector specified by the SS or the NFCCHS. The sector format in the data area must appear as follows:

Value	Number of Bytes (Decimal)
X'FF'	10 (This number must be 64 for write skewed ID displacement.)
X'0E'	1
	F
	C 5
	C
	H
	S
X'FF'	2

The system generates a CRC field and places it at the end of the ID field. Alternate sector or track assignment procedures use the write ID operation. If a sector defect occurs within the ID region, the system displaces the beginning of the ID field 64 bytes down the track. ID displacement increases the first VFO sync region of the sector format in the data area in storage by 64 bytes hex FF. The data field is partially destroyed.

Scan Equal

The scan equal operation begins at the logical sector specified by the SS or the NFCCHS and compares N+1 sectors read from disk to a single 256-byte main storage data field addressed by the data area start address in the IOB. Hex FF bytes can be used to mask any bytes within the main storage data field that are not to be examined. The scan operation ends when the system detects the first matching sector, and the system resets the scan not hit sense bit, and sets the scan equal sense bit. Head switching and cylinder overflow are automatic system functions.

Scan Low or Equal

The scan low or equal operation is similar to the scan equal operation. It starts at the logical sector specified by the SS or the NFCCHS and compares N+1 sector from disk to a single 256-byte data field in storage.

A low or equal condition means that the disk data field contains either a high order byte with a lower binary value than the corresponding byte in the data field in storage, or that the fields are equal. The first successful sector scan terminates the operation and resets the scan not high sense bit. Head switching and cylinder overflow are automatic system functions.

Scan High or Equal

This operation is similar to the scan low or equal operation except that the system performs a scan test for high or equal. A high or equal condition means that the disk data field contains either a high order byte with a greater binary value than the corresponding byte in the data field in storage, or that the fields are equal.

DISK CHECK CONDITIONS AND STATUS

These bits show the conditions that result after execution or attempted execution of an operation requested by the IOB. The system automatically performs disk error recovery routines; this disk function need not be programmed. Refer to Figure 6-5 for a list of operations that set the following bits:

Byte 0

Bit Meaning

- | | |
|---|---|
| 0 | <i>Disk not ready</i> indicates either that power-up is delayed or that the drive (1) is not up to rotational speed, (2) failed to recalibrate after initial power-up, (3) is unsafe, or (4) has a motor brake failure. Turning power off, then on, resets this bit. |
| 1 | <i>Alternate sector process</i> indicates the error recovery failed during an attempt to process an unassigned alternate sector. This bit is set on the initial seek from the primary track to the alternate track and is reset when seek back to the primary track is complete. A disk read, write, or seek operation resets this bit. |
| 2 | <i>Sector sync check</i> indicates the sync byte compare failed on either an ID or data field sync byte. A disk read, write, or seek operation resets this bit. |
| 3 | <i>Off track check</i> indicates an off servo track condition. A disk read, write, or seek operation resets this bit. |
| 4 | <i>CRC check</i> indicates a cyclic redundancy check miscompare after initial ID orientation on (1) a data field during a read or scan operation, or (2) a subsequent ID field. The no record found status is set concurrently. A disk read, write, or seek operation resets this bit. |
| 5 | <i>Parallel parity check</i> indicates a parity error on the data bus out during a disk I/O operation. (The equipment check status bit is set concurrently.) A disk read, write, or seek operation resets this bit. |

- 6 *Write echo check* indicates a miscompare between serial write data and write data echo from the file. (The attachment equipment check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.
- 7 *Channel overrun* indicates that the system did not move data between the disk and storage quickly enough, so at least one byte was lost. (The attachment equipment check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.

Byte 1

Bit Meaning

- 0 *No operation (no-op)* is set when a disk read, write, or seek instruction is issued while the drive is not ready. The next disk read, write, or seek operation resets this bit.
- 1 *Data unsafe* indicates that a select unsafe, write unsafe, or servo unsafe condition is detected. This implies that the hardware has failed so that errors may go undetected in processing or that data may be lost. (The not ready status bit is set concurrently on a second retry only.) The next read, write, or seek operation resets this bit.
- 2 *Invalid seek address* indicates that the program specified a seek beyond the cylinder capacity of the drive. A disk read, write, or seek operation resets this bit.
- 3 *Attachment equipment check* indicates a hardware check. A list of the conditions that set equipment check are found in Figure 6-5. A disk read, write, or seek operation resets this bit.
- 4 *No record found* indicates that the sector specified in the SS or the NFCCHS was not found within one complete revolution. This generally results from a seek failure, an encountered alternate sector, an incorrect control field specification, or surface defects in the ID field. A disk read, write, or seek operation resets this bit.
- 5 *Scan equal hit* indicates a scan equal condition during a scan operation. A disk read, write, or seek operation resets this bit.

- 6 *Scan not hit* indicates that a scan hit condition was not detected during a scan operation. The status is saved during nonscan operations until this error is corrected. A disk read, write, or seek operation resets this bit.

Note: This bit is on during nonscan operations.

- 7 *Seek check* indicates that a hardware failure detected during a seek operation was caused by (1) a failing actuator, (2) an actuator reaching the restricted behind home region, or (3) the phase locked oscillator being out of sync during a data operation. A read, write, or seek operation resets this bit.

Byte 2

Bit Meaning

- 0 *Serializer-deserializer check* indicates that a mismatch was detected between parallel and serial hardware checks. (The attachment equipment check status bit is set concurrently.) A disk read, write, or seek operation resets this bit.
- 1 *Write check trigger* indicates that write current is being applied to data head when it should not be. A disk read, write, or seek operation resets this bit.
- 2 *Channel transfer error* indicates that a hardware failure is detected during data transfer in the I/O channel.
- 3 This bit is not used.
- 4 *Interrupt timeout check* indicates that a control program timeout occurred within 1 to 2 seconds after a microinstruction command was issued. Attachment equipment check status is set at the same time. An FDSIO resets this bit. This error causes a system halt.
- 5 This bit is not used.
- 6 *Head select bit on* indicates read/write head 02 was selected. If this bit is on, bit 7 is not checked.
- 7 *Head select bit on* indicates read/write head 01 was selected. If this bit is off, read/write head 00 was selected.

Byte 3

Bit Meaning

- 0 This bit is not used.
- 1 *Select unsafe* indicates incorrect head selection during a write operation. (The data unsafe and not ready status bits are set concurrently.) Correcting the error condition resets the select unsafe bit.
- 2 *Write unsafe* indicates that one of the following conditions was detected during a write operation: (1) write was selected and no write transitions occurred or (2) write was not selected and write current was on. (The data unsafe and not ready bits are set concurrently.) Correcting the error condition resets the write unsafe bit.
- 3 *Brake failure* indicates that a failure in the disk drive motor brake is detected. (The not ready status bit is set concurrently.) The system removes power from the disk. Correcting the error condition resets the brake failure bit.
- 4 *Servo unsafe* indicates that one of the following conditions was detected during a write operation (1) write was selected and the head was off the track, or (2) write was selected and phase lock oscillator was out of sync. (The data unsafe and not ready bits are set concurrently.) Correcting the error condition resets the servo unsafe bit.

5-7 Capacity Bits

5	6	7	Capacity
0	0	1	3.2-megabyte disk
0	0	0	5.0-megabyte disk
0	1	0	9.1-megabyte disk
1	0	0	13.7-megabyte disk

Status Byte 0

Bit Name and Indicates

- 0 *Disk not ready* is part of unit check condition.
- 1 *Alternate sector process* is part of unit check condition.
- 2 *Sector sync check* is part of unit check condition. Equipment check is set concurrently.
- 3 *Off track check* is part of unit check condition. Equipment check is set concurrently.
- 4 *CRC* is part of unit check condition. Equipment check is set concurrently.
- 5 *Parallel parity check* is part of unit check condition. Equipment check is set concurrently.
- 6 *Write echo check* is part of unit check condition. Equipment check is set concurrently.
- 7 *Channel overrun* is part of unit check condition. Equipment check is set concurrently.

	Seek	Recalibrate	Read Data	Read ID	Read Diagnostic	Read Verify	Write Data	Write ID	Scan High or Equal	Scan Equal	Scan Low or Equal
0	x	x	x	x	x	x	x	x	x	x	x
1			x			x	x		x	x	x
2			x		x	x	x		x	x	x
3	x	x	x	x	x	x	x	x	x	x	x
4			x	x	x	x			x	x	x
5	x		x	x	x	x	x	x	x	x	x
6							x	x			
7			x	x	x	x	x	x	x	x	x

Status Byte 1

Bit Name and Indicates

- 0 *No operation* is part of unit check condition.
- 1 *Data unsafe* is part of unit check condition.
- 2 *Invalid seek address* is part of unit check condition.
- 3 *Attachment equipment check* is part of unit check condition.
- 4 *No record found* is part of unit check condition.
- 5 *Scan equal hit*.
- 6 *Scan not hit*.
- 7 *Seek check* is part of unit check condition. Equipment check is set concurrently.

	Seek	Recalibrate	Read Data	Read ID	Read Diagnostic	Read Verify	Write Data	Write ID	Scan High or Equal	Scan Equal	Scan Low or Equal
0	x	x	x	x	x	x	x	x	x	x	x
1			x	x	x	x	x	x	x	x	x
2	x										
3	x		x	x	x	x	x	x	x	x	x
4			x	x	x	x			x	x	x
5									x	x	x
6									x	x	x
7	x	x	x	x	x	x	x	x	x	x	x

Figure 6-5 (Part 1 of 2). Disk Operation Ending Conditions and Status

Status Byte 2

Bit Name and Indicates

- 0 *Serializer-deserializer check* is part of unit check condition. Equipment check is set concurrently.
- 1 *Write check trigger* and equipment check are set concurrently.
- 2 *Channel transfer error* is part of unit check condition. Equipment check is set concurrently.
- 3 Not used.
- 4 Interrupt timeout.
- 5 Not used.
- 6-7 Head select bits:

- 6 7
- 0 0 = Head 0
- 0 1 = Head 1
- 1 0 = Head 2

	Seek	Recalibrate	Read Data	Read ID	Read Diagnostic	Read Verify	Write Data	Write ID	Scan High or Equal	Scan Equal	Scan Low or Equal
0			x	x	x	x					
1											
2	x	x	x	x	x	x	x	x	x	x	x
3											
4	x	x	x	x	x	x	x	x	x	x	x
5											
6-7											

Status Byte 3

Bit Name and Indicates

- 0 Not used.
- 1 *Select unsafe* is part of unit check condition.
- 2 *Write unsafe* is part of unit check condition.
- 3 *Brake failure* is part of unit check condition.
- 4 *Servo unsafe* is part of unit check condition.

5-7 Capacity Bits

- | | | | |
|---|---|---|--------------------|
| 5 | 6 | 7 | Capacity |
| 0 | 0 | 1 | 3.2-megabyte disk |
| 0 | 0 | 0 | 5.0-megabyte disk |
| 0 | 1 | 0 | 9.1-megabyte disk |
| 1 | 0 | 0 | 13.7-megabyte disk |

	Seek	Recalibrate	Read Data	Read ID	Read Diagnostic	Read Verify	Write Data	Write ID	Scan High or Equal	Scan Equal	Scan Low or Equal
0											
1	x	x	x	x	x	x	x	x	x	x	x
2	x	x	x	x	x	x	x	x	x	x	x
3	x	x	x	x	x	x	x	x	x	x	x
4	x	x	x	x	x	x	x	x	x	x	x
5-7											
5	x	x	x	x	x	x	x	x	x	x	x
6	x	x	x	x	x	x	x	x	x	x	x
7	x	x	x	x	x	x	x	x	x	x	x

Figure 6-5 (Part 2 of 2). Disk Operation Ending Conditions and Status

DISK OPERATING PROCEDURES

Disk Program Load Procedure

Pressing the LOAD key on the operator's panel initiates program load functions (see *System Controls* in Chapter 2). IMPL and IPL toggle switch settings determine which device reads data during the IMPL and IPL procedures. (If you are using IBM programming support, both switches must be set to DISK.)

A disk IMPL procedure initiates an immediate recalibrate to cylinder 000, track 0 and loads sectors 00 through 15 (2048 words) into contiguous control storage locations from address hex 0000 through 2047. The LOAD light turns off when the system successfully completes an IMPL procedure. The system initiates IPL from the disk immediately after a successful IMPL provided the device select switch for IPL is set to DISK. Prompting on the display screen signals the end of the IPL procedure if IBM system control programming is used.

Alternate Sector Assignment Procedure

The system uses an alternate sector assignment procedure for handling defective disk sectors. If a sector is defective, the system automatically assigns a good alternate sector to replace the defective sector. The system does not perform the procedure for cylinders 000 and 001, which are guaranteed at time of purchase from IBM.

In the alternate assignment procedure, the system:

1. Recovers the data portion of the defective sector.
2. Seeks the alternate sector cylinder (002) and locates the next available good alternate sector, using a read disk ID instruction.
3. Writes the ID field of the alternate sector, writing hex 01 in the F-byte to indicate a good alternate sector and writing the address of the defective sector in the CCHS bytes.
4. Writes the data recovered from the defective sector into the data field of the alternate sector, and verifies the ID and data portion of the alternate sector by reading it.

5. Seeks to the original primary track and changes the ID field of the defective sector, writing hex 02 in the F-byte and the address of the alternate sector in the CCHS bytes.
6. Verifies the ID field and, if the ID field cannot be recovered successfully, rewrites the ID field using a write disk ID with skew instruction. Then the system verifies the ID field using a read disk ID with skew instruction.

Alternate Sector Processing

Whenever an ID mismatch occurs during read data, read verify, write data, and scan operations, the system automatically seeks to the track containing the alternate sector, locates the alternate sector, and performs the operation specified. If an ID mismatch occurs on the alternate sector, the system sets the no record found and alternate track status bits in the disk status byte. Otherwise (if the alternate sector is located and the operation performed), the system seeks to the track containing the defective sector at the end of the operation, and processing continues.

Sector Initialization Procedure

The initialization procedures described in this section are for a single sector. A complete track or total surface initialization procedure can be done by single sector initialization operations. The initialization objectives are:

1. Previously flagged defective sectors are not reinitialized.
2. Defective sectors are reassigned alternate sectors.

Note: If the sector has been a previously assigned alternate sector, initialize the alternate sector according to the alternate sector assignment procedure.

However, if the primary sector has no assigned alternate, attempt to initialize the ID of this sector. The initialization procedure is as follows:

1. Initialize the ID portion of the sector using the write ID operation.
2. Read ID to verify a successful recovery. If unsuccessful, go to the alternate sector assignment procedure.

3. Verify the sector integrity of the data portion by completing two successful executions of a scan equal operation for a hex DEB6 pattern that is repeated 128 times in the data field. If this is unsuccessful, use the alternate sector assignment procedure to assign an alternate sector.

Error Recovery Procedure

The system performs disk error recovery without special programming. However, if bit 0 of byte 15 in the IOB is on, the system does not do error recovery; in this case, error recovery is a program function.

All Checks Except Data Unsafe and Seek. For a data or seek operation, the system resets the check and executes the IOB.

Seek Check or No Record Found. For a data operation, the system resets the check, recalibrates, and seeks to the current cylinder, then executes the IOB. For a seek, the program must reset the check, recalibrate, and initiate a seek.

Invalid Seek. Any data operation is bypassed (no-op). For a seek, the check is reset and then the disk drive is recalibrated if the operation is a recalibrate.

Data Unsafe or Not Ready. The first time this check occurs for a data or seek operation, the unsafe or not ready condition is reset, a recalibrate and seek to the current cylinder is performed, and the machine instruction is reexecuted. The second time, no operation is performed on the instruction, and the system sets the no-op status bit. The system must be reloaded to recover from no-op status due to a data unsafe or not ready condition.

Error Recovery by IBM IOS

If a unit check persists after 16 instruction retries, the specific error recovery depends on the type of check status. If the system determines that the error cannot be recovered, the system error routine assembles an operator message. If the alternate sector bit is on when the system enters the error routine, the system also enters an alternate sector assignment routine. The system calls this routine during execution of the start disk instruction if no record found occurs during logical address operations. For all other unit check status conditions, the system error routine logs the error data.

Chapter 7. Keyboard/Display Screen Functions

Every IBM System/32 has a keyboard and a display screen on which information can be displayed.

The operator uses the keyboard to control the system and enter data into the system. Data is entered from the keyboard through any of three groups of keys: alphameric, special character, and numeric. Command and function keys control system operations (Figure 7-1).

Alphameric and Special Character Keys

The alphameric and special character keys, which are arranged in a typewriter format, form the main body of the keyboard. Letters, decimal digits, and special characters are entered with these keys.

Ten-Key Numeric Keyboard

A 10-key numeric keyboard to the right of the alphabetic keyboard resembles an adding machine keyboard. The 10-key keyboard is used to enter numeric data and the decimal point; two associated keys (ENTER- and ENTER+) control whether a number keyed into the keyboard is entered as a positive or a negative value.

Function Keys

Except for FIELD BKSP, REC ADV, ENTER, ENTER+ and ENTER-, all function keys are to the left of the alphabetic keyboard.

Command Keys

Command keys redefine the top row of the keyboard so that special tasks can be performed by using this row of keys.

PHYSICAL CHARACTERISTICS

The display screen displays alphameric characters on a screen similar to that of a television set. Up to 240 characters can be displayed at the same time in six 40-character lines. A marker (called a cursor) usually indicates which position the next character entered via the keyboard occupies on the display. However, the cursor can be displayed in any combination of the 240 character positions.

The keyboard supports a 63-character set; the display screen supports the same set and also supports display of the backward slash (\). The display screen has a display intensity control on the CE panel which controls readability of the information displayed.




Figure 7-1. EBCDIC Keyboard Used in U.S.A.

The keyboard character set is:

A through Z
0 through 9
\$, . + - * / % @ & ' # (48-character commercial set)
()
= > <
! " ? @
- | - : ;
Space

OPERATIONAL CHARACTERISTICS—KEYBOARD KEY FUNCTIONS

The INQ (inquiry), PAGE/LINE, PRINT/RESET, and ERROR RESET keys can be used any time the system is working, even when the KEYBD RDY (keyboard ready) indicator on the operator's console is off. All other keys are available for use only when KEYBD RDY is on.

The PAGE/LINE and PRINT/RESET keys are print control keys, and are not used by the program. If the printer is not ready when you press a function key, the function does not occur.

If the printer is ready and not printing when you press the key, the system resets all pending print checks and performs the keyed functions.

LINE

Pressing LINE moves the form up one line in the printer until the forms length -3 is reached (single form/ledger card).

PAGE

Pressing PAGE in continuous forms mode skips the current form out of the printer and moves the next form into position to print on line 1.

Pressing PAGE in single form/ledger card mode does not affect print operations.

PRINT

Pressing PRINT in continuous forms mode prints the six lines of data displayed on the display screen in the format displayed.

Pressing PRINT in single form/ledger card mode causes the system to print lines of data from the display screen, in the format displayed, until the forms length -3 is reached. (That is, printing occurs until the next line to be printed is on the last 1/2 inch of the form.) Then the system ends the print operation.

CAUTION

- Altering the data being displayed on the display screen while printing the display screen image may result in incorrect printed data.
- In single form/ledger card mode, do not press PRINT unless the current line number is 9 or more lines from the bottom of the form.

RESET

Pressing RESET in continuous forms mode resets the line counter to 1 to indicate that the current print line is line 1. (The form should be adjusted vertically to align print line 1 under the print mechanism. This can be done by adjusting the carriage control knobs.)

Pressing RESET in single form/ledger card mode resets the line counter to 1, then initiates any operations on the queue.

ERROR RESET

This key enables the keyboard and turns the KEYBD RDY indicator on after:

- A keyboard overrun occurs.
- An operator error occurs.
- A programmed disable keyboard, start IOB, and call operator operation is performed.

An overrun error occurs if you press a key on an enabled keyboard before the system handles the last key you pressed. An operator error occurs:

- If you try to key data outside the limits of the defined field.
- If you try to key alphabetic data into a numeric field.

INQ (Inquiry)


If your program is running under the system control program provided by IBM, the system displays one of the following inquiry options on the display screen whenever you press INQ:

- Ignore inquiry request and return to the program.
- Indicate that the INQ key has been pressed. The system communication area address is at location hex 0010 and 0011, at a displacement of hex 12 (NCSCH) into the system communication area. The hex 01 bit is turned on (NCAMIEXC). Your program must check this bit to detect whether or not the INQ key has been pressed.
- Cancel the job. (The end of job transient is called, and a controlled cancel indication is passed to the system control program.)

To have complete control over the INQ key:

- Determine the address of the program level communication area.
- At a displacement of hex 33 (NPSCH8) into the program level communication area, turn on bit 02 (NPAMIREQ).
- When the INQ key is pressed, bit 01 (NPAMIHI7) in the same byte is turned on by the system.

CHARACTER DISPLAY FORMAT



Bit 1 of each byte of data in the 240-byte display field determines if the cursor is displayed with that byte. For each EBCDIC character that has bit 1 = 0, a cursor is displayed directly below that character. All valid EBCDIC characters have a 1 in the bit-1 position unless set to 0 by a program. (See Appendix B for the EBCDIC displayable subset.)

If the dual case feature is installed, bit 0 = 1 displays lowercase alphabetic characters and bit 0 = 0 displays uppercase alphabetic characters.

Although bits 2-7 in Appendix B shows the \ (backward slash) as 101010, the system displays hex 6A as \ in EBCDIC.

Dual Case Keyboard/Display Screen Feature

The installation of the dual case feature on the system provides additional capabilities to the keyboard/display screen:

- Entry of lowercase alphabetic characters on the keyboard.
- Display of lowercase alphabetic characters on the display screen.
- Redefinition of the keyboard so that eight keys are assigned characters to match those of nine typewriter-style keyboards. This enables the user to enter data in a format compatible with different IBM Mag Card II Selectric® keyboards (Figure 7-2).
- Use of existing data keys, under program control, assigned for center, delete, clear, or other operations. The user assigns these keys to be used with the CODE key, installed with the dual case feature, to provide the same capabilities as the CODE key on the IBM Mag Card II Selectric® typewriter.

Display Screen

The keyboard/display screen uses an IOB to interface with the system. The IOB location and the information in the IOB must be provided and updated by the application program or by the IOB system control program.

Keyboard Defined	Characters Assigned to Redefinable Keys**							
Standard System/32 Monocase EBCDIC	 1	@ 2	⌈ 6	* 8	+ = =	 ¢	< ,	> .
Modified EBCDIC Upper/Lowercase	[1] 6				± ,	° .
American Standard 101-A	! 1		¢ 6			¼ ½	, ,	. .
American Standard 101-B	± 1		¢ 6			¼ ½	, ,	. .
American Standard 101-C	[]		¢ 6			° !	, ,	. .
American Standard 101-D	± 1		¢ 6			° !	, ,	. .
Legal 149	° 1	¶ 2	§ 6			[]	, ,	. .
Legal 177	° 1	¶ 2	§ 6			¼ ½	, ,	. .
Pica 046	[]		¢ 6			° ®	, ,	. .
Accounting 172*	£ 1		¢ 6		= ¼ =	+ =	, ,	. .
Accounting 174*	! 1		+ 6	£ 8	= =	* ¢	, ,	. .
<p>* The double underscore (=) on the two accounting keyboards is not supported by any of the line printer print belts; it will appear on the display screen as an underscore (_) and on the printer as a blank.</p> <p>**The blank portions of the chart indicate the keys have the same characters assigned to them as the Standard System/32 Monocase.</p>								

Figure 7-2. Keyboard Redefine

IOB Definition and Usage

The keyboard/display screen IOB is an 15-byte field in main storage (Figure 7-3). The first column in the figure is the number of bytes from the IOB starting address; the balance of the table describes the IOB fields.

SHIFT

The SHIFT key is used in conjunction with keys having two meanings. (One meaning is defined by the upper half of the keyface, and the other meaning is defined by the lower half of the keyface.)

The SHIFT key places the keyboard in upper shift mode and causes uppercase alphabetic characters to be entered, if the dual case keyboard/display screen feature is installed, and the keyboard has been redefined to uppercase and lowercase mode.

Pressing SHIFT places the keyboard in upper shift mode. In upper shift mode, all the meanings on the upper half of the keyface of two-meaning keys apply.

Releasing SHIFT places the keyboard in lower shift mode. In lower shift mode, all the meanings on the lower half of the keyface of two-meaning keys apply.

The SHIFT key does not affect single-meaning keys, though it always sets the shift bit in the status byte (sense byte 0—see Figures 7-3 and 7-4).

REP (Repeat)

When you press both the REP key and a character or function key concurrently, the keyboard repeats the keyed character or function about seven times per second until you release one of the keys. Pressing REP alone causes no action.

CMD (Command)

The CMD key operates in conjunction with the top row of keys on the alphabetic keyboard. (The program can assign special meanings and function control for both upper shift and lower shift mode for each of these keys.) Pressing the CMD key as the job is being run causes the next key pressed to specify the special function assigned to it by the program.

Keys 1 through = (lower shift mode) are defined as command keys 1 through 12; keys 1 through = (upper shift mode) are defined as command keys 13 through 24.

Templates (GX21-7638) are available from IBM. The assigned meaning of each key for one job can be printed on the template. At the start of each job, the operator can insert the template above the keyboard; the command keys are then properly identified, by function, for the job to be processed.

Command Keys	Command Key Masks		
	Byte	Bit in Hex	Bit
1 (l/c)	1	80	0
2 (l/c)	1	40	1
3 (l/c)	1	20	2
4 (l/c)	1	10	3
5 (l/c)	1	08	4
6 (l/c)	1	04	5
7 (l/c)	1	02	6
8 (l/c)	1	01	7
9 (l/c)	2	80	0
0 (l/c)	2	40	1
- (l/c)	2	20	2
+ (l/c)	2	10	3
1 (u/c)	2	08	4
2 (u/c)	2	04	5
3 (u/c)	2	02	6
4 (u/c)	2	01	7
5 (u/c)	3	80	0
6 (u/c)	3	40	1
7 (u/c)	3	20	2
8 (u/c)	3	10	3
9 (u/c)	3	08	4
0 (u/c)	3	04	5
- (u/c)	3	02	6
+ (u/c)	3	01	7

Figure 7-2. Command Key Mask Configuration

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	KBCHN	2	This is the address of the next IOB in the chain (chain pointer).
2	KBCMP	1	This byte contains the completion code: Bit 0 Not used. Bit 1 Operation complete. Bits 2-7 Scan code of key. (This is the code presented to the attachment before the system converts it to EBCDIC.)
3	KBSNS1	1	The system places sense byte 0 of current keystroke into this field when the system is operating in BDE (only function keys are sensed), SDE, or CSDE mode (Figure 7-4).
4	KBSNS2	1	The system places sense byte 1 of current keystroke into the field when the system is operating in BDE (only function keys are sensed), SDE, or CSDE mode (Figure 7-4).
5	KBNCPC	1	This is the position of the cursor within display screen buffer. There are 240 (decimal) possible display screen positions. The program must place the hex value of the display screen character position that is to contain the cursor in this field. If no cursor is to be displayed, the field must contain hex 00.
6	KBRSP	1	The record start position contains displacement into the display screen buffer of leftmost byte of record to be moved to or from the buffer.
7	KBLEN	1	The record length contains the maximum length of the current record (1 to 240 decimal characters).
8	KBFLAG	1	The flag byte defines the keyboard/display screen operation to be performed, as follows: Bits 0 and 1 = 00 Specifies a data move operation during which data is moved as specified by flag byte bits 3 and 7. 01 BDE mode. (The keyboard/display screen processes data one record at a time.) 10 SDE mode. (Keyboard/display screen does no processing, but passes characters to the processor and provides sense bytes.) 11 CSDE mode. (Keyboard/display screen processes keystrokes, passes characters to processor, and provides sense bytes.) Bit 2=1 Numeric mode. (Check for numeric key entry 0-9.) Bit 3=1 Data is moved from display screen buffer to main storage. Bit 4=1 Display screen buffer contents are rolled up one line. Bit 5=1 Display contents of display screen buffer on display screen. Bit 6=1 Erase display screen and reset. Bit 7=1 Move data from main storage to display screen buffer. Note: The system executes these operations in the following sequence when the flag byte bits specify more than one operation: 1. Enable the keyboard, if specified. 2. Erase the display screen. 3. Roll the display screen buffer up one line. 4. Move data either to or from the display screen buffer. 5. Display contents of display screen buffer.
9	KBMS@	2	Direct address of data in main storage to be moved to or from display screen buffer.

Figure 7-3 (Part 1 of 2). Keyboard/Display Screen IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
B	KBOPCD	1	Additional flag byte: X'40' = <i>Do not wait</i> after issuing request X'20' = Loop control X'10' = Last key was the CMD key X'08' = Last request was <i>do not wait</i> X'04' = Disable 2 request
C	KBFKM1	1	First byte of function key mask
D	KBFKM2	1	Second byte of function key mask
E	KBFKM3	1	Third byte of function key mask

Note: If a bit in the function key mask is on, a corresponding function key returns control to the user when pressed.

Figure 7-3 (Part 2 of 2). Keyboard/Display Screen IOB Format

This page intentionally left blank.

Key Pressed	Status Byte—Sense Byte 0 (in hex)	Data Byte—Sense Byte 1 (in hex)
ERROR RESET (u/c)	28	06
ERROR RESET (l/c)	20	06
↑ (u/c)	28	0A
↓ (u/c)	28	0B
← (l/c)	20	0C
→ (l/c)	20	0D
ENTER (u/c)	28	10
ENTER (l/c)	20	10
ENTER + (u/c)	28	11
ENTER + (l/c)	20	11
ENTER - (u/c)	28	12
ENTER - (l/c)	20	12
FIELD ADV (u/c)	28	13
FIELD ADV (l/c)	20	13
REC ADV (u/c)	28	14
REC ADV (l/c)	20	14
FIELD BKSP (u/c)	28	15
FIELD BKSP (l/c)	20	15
REC BKSP (u/c)	28	16
REC BKSP (l/c)	20	16
DUP (u/c)	28	17
DUP (l/c)	20	18
ROLL ↑ (l/c)	20	19
ROLL ↓ (l/c)	20	1A
← (u/c)	28	1B
→ (u/c)	28	1C
CODE (l/c)	40	1E
CODE (u/c)	48	1E
CMD (u/c)	28	30
CMD (l/c)	20	30
Data keys (u/c)	48	EBCDIC characters
Data keys (l/c)	40	EBCDIC characters

Notes:

- The status byte format is as follows:
 - Bit 0 = not used; always set to 0
 - Bit 1 = data key (A-Z, 0-9, special characters)
 - Bit 2 = function key (nondata key)
 - Bit 3 = not used; always set to 0
 - Bit 4 = shift key (shift occurs on current keystroke)
 - Bit 5 = not used; always set to 0
 - Bit 6 = not used; always set to 0
 - Bit 7 = not used; always set to 0
- u/c means uppercase and denotes a SHIFT key operation.
- l/c means lowercase and denotes no SHIFT key operation.

Figure 7-4. Contents of Keyboard/Display Screen Sense Bytes for Keys that Cause an Interrupt

Function Keys

The following function keys are always enabled. If the function key mask bit is 0 (off), the function is predefined. If the function key mask bit is 1 (on), there is no function and control is returned to the user.

Function Key	Function Byte	Key Mask Bit in Hex
Enter (l/c)	1	40
Enter (u/c)	1	80
Enter + (l/c)	1	10
Enter + (u/c)	1	20
Enter - (l/c)	1	08
Enter - (u/c)	1	04
Field advance (l/c)	2	04
Field advance (u/c)	2	08
Record advance (l/c)	2	40
Record advance (u/c)	2	80
Field backspace (l/c)	2	10
Field backspace (u/c)	2	20
Record backspace (l/c)	1	01
Record backspace (u/c)	1	02

The following function keys are always enabled. If the function key mask bit is 0 (off), there is no function. If the function key mask bit is 1 (on), there is no function and control is returned to the user.

Function Key	Function Byte	Key Mask Bit in Hex
Dup key (l/c)	2	01
Dup key (u/c)	2	02
Roll up (l/c)	3	80
Roll down (l/c)	3	40
Cursor right (u/c)	3	20
Cursor left (u/c)	3	10

KEYBOARD OPERATION

Modes

Regardless of the mode specified in the IOB, the INQ, PAGE/LINE, PRINT/RESET, and ERROR RESET keys are always enabled.

In BDE mode, the system processes:

- The data keys—A-Z, 0-9, and special characters
- The cursor control keys—↑, ↓, → (unshifted), and ← (unshifted)

Sense byte information is set up for function keys only, and processing of the user's program continues.

In CSDE mode, all keys generate sense bytes in the IOB; control passes to the program after the system processes the data or cursor keys.

In SDE mode, all keys generate sense bytes in the IOB; control passes to the system control program. The system control program does not alter or affect the display screen buffer with the characters and functions.

In BDE mode, all keys except ERROR RESET, data keys, cursor keys, and printer function keys generate sense bytes in the IOB; control passes to the system control program. The functions are performed in the display screen buffer and the results are displayed.

While the system operates in BDE mode, the display screen logic:

- Accepts the keystroke as it is keyed.
- Passes the keystroke and control to the system if the key is not a data key, a cursor control key, the INQ key, the PAGE/LINE key, the PRINT/RESET key, or the ERROR RESET key.
- Checks the keystroke against the numeric mode bit (bit 2 = 1) of the IOB flag byte (numeric = 0-9).
- Checks addition of the keystroke to the current record to ensure that the result does not cause the record length to exceed the record length in the IOB
- Updates the display screen buffer and displays the character (or moves the cursor) at the current cursor position.

- Rolls the display screen image up one line if the keyed character is the last (fortieth) character on the last line of the display screen and the record length specified in the IOB is not exceeded. By rolling up the display screen image, the top line of the display is erased from the display screen, blanks are moved into the bottom (sixth) line of the display screen, and the cursor is positioned at the far left position of the bottom line.
- Disallows any keyboard/display screen interrupt requests after the first nonfunction key is pressed until a function key is pressed.

The system disables the keyboard and turns off the KEYBD RDY indicator light whenever the mode of the keyed character is incorrect (not numeric when in numeric mode) or the maximum record length is exceeded. Press the ERROR RESET key to reactivate the keyboard.

Programming Considerations for Keyboard

The system does not execute any keyboard machine instructions while the keyboard is enabled in BDE mode (that is, from the time the first keystroke is made in a data field while the keyboard is enabled in BDE mode until an interrupting key, such as ENTER, is pressed). The system loops on any keyboard machine instructions while in BDE enabled mode, and executes them as soon as the enabled condition no longer exists.

The keyboard IOB must be queued onto the system IOB queue with index register 1 pointing to the IOB address.

When the keyboard is enabled in CSDE or SDE mode, do not issue keyboard machine instructions. For example, do not issue a start keyboard/display screen IOB machine instruction to alter the display in the middle of a field; also, do not change the IOB address or interrupt address in the middle of a field.

This page intentionally left blank.

KEYBOARD HARDWARE CHARACTERISTICS

Keystroke Encoding

The keyboard generates a unique keyboard code on the keyboard input bus for a given key depression. The code, called the scan code, is an 8-bit code; the first bit indicates a shift and the other seven bits identify each key position. All keys except the SHIFT and REPEAT keys encode data. A specific key generates the same basic 7-bit code regardless of keyboard shift.

Data Handling and Interrupts

The program may set the keyboard ready (enabling keystrokes to enter data into the keyboard attachment) or not ready. Pressing a key sends the 8-bit code generated by the keyboard to system logic.

Keyboard interrupt request 1 occurs:

- Whenever a key is pressed (other than INQ, PRINTER CONTROL, or ERROR RESET) and the keyboard is in SDE or CSDE mode.
- When a move operation is completed (after execution of a start keyboard/display screen IOB machine instruction with flag byte bits 0 and 1 = 00 and either bit 3 = 1 or bit 7 = 1).
- When the keyboard is in BDE mode and a key other than one of the following keys is pressed:

Data key

Cursor control key

Printer function key

ERROR RESET key

MANUAL OPERATING PROCEDURES

Data in registers or in main storage can be displayed on the display screen. This data can be altered, or new data can be entered into registers or main storage, by using the keyboard.

Data is displayed on the display screen as shown in the following example,

where:

X = register value

N = main storage address

Y = M (code character identifying the preceding four characters as a main storage address)

= E (code character identifying the end of an alter or display operation; not required)

S = actual data stored at the address shown on that line

G = EBCDIC graphic of the stored value

IAR=XXXX	ARR=XXXX	X1=XXXX	X2=XXXX	PR=XXXX
NNNNY	SSSSSSSS	SSSSSSSS		*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS		*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS		*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS		*GGGGGGGG*
NNNN	SSSSSSSS	SSSSSSSS		*GGGGGGGG*

Displaying Data Stored in Registers and Main Storage

To display data that is stored in an instruction register or in main storage:

1. Set the IPL switch on the CE panel to DISKETTE.
2. Stop the system by pressing the STOP key on the operator's panel or by reaching a main storage address previously set into the address switches and placing the address compare switch at the STOP position.
3. Press the INQ key on the keyboard.

The hex digits representing the values presently stored in the instruction address register, the address recall register, index register 1, index register 2, and the program status register appear on the top line of the display in place of the Xs. The display screen also shows five more lines of data, which is data from main storage, starting with the byte stored at the address set into the four address switches on the CE panel. To display data stored in other storage locations:

1. Key in the address of the leftmost byte of the field to be displayed. The new address replaces the old address at the left end of line 2 on the display screen (shown on the example as NNNNY). As you key the hex digits, the cursor (shown as a straight line under the first N) moves right and identifies the location of the next character to be keyed.
2. Key an M as the fifth character on line 2. This identifies a main storage display.
3. Press ENTER on the keyboard.

The system now displays data stored at the new main storage address. Repeat the preceding three steps to continue displaying the contents of main storage. To end the display of stored data:

1. Press START on the operator's console to restart the system.
2. Set the IPL switch on the CE panel to DISK (down).

Altering Contents of Main Storage

To alter data stored at a specified storage location:

1. Display the contents of the specified storage position. (See *Displaying Data Stored in Registers and Main Storage* in this chapter.)
2. Use the function keys on the keyboard to move the cursor until it is at the first character (or blank) to be changed.
3. Enter the new data. Each new character entered replaces the character previously stored at the storage location. The new character appears on the display screen and the cursor automatically moves to the next higher storage position.

Note: If you press any key except 0 through 9 or A through F, the KEYBD RDY light turns off, indicating that an invalid key was pressed. Press the ERROR RESET key to make the keyboard ready and continue.
4. Press ENTER when all the desired changes on the data displayed are made.
5. Press START on the operator's console to end the alter-display operation and restart the system.

Altering Contents of Instruction Registers

To alter the contents of instruction registers:

1. Display the contents of the instruction registers. (See *Displaying Data Stored in Registers and Main Storage* in this chapter.)
2. Use the function keys on the keyboard to move the cursor to the first character to be altered in the register. (The register contents are displayed on the top line of the display screen, and the stored data follows the register identification and equal sign.)

Note: If you press any key except 0 through 9 or A through F, the KEYBD RDY light will turn off, indicating that an invalid key has been pressed. Press the ERROR RESET key to ready the keyboard and continue.

3. Enter the new data. As you key each new character, the system replaces the character previously stored in the register. The new character appears on the display screen; then the cursor moves to the next register data position.
4. When you have entered all the required new data, press ENTER.
5. Press START on the operator's console to end the alter instruction register procedure and restart the system.

Error Recovery Procedures

Keyboard Recovery Procedures

Pressing the ERROR RESET key initiates recovery from a keyboard overrun or a keying error. The ERROR RESET key restores the keyboard and turns the KEYBD RDY indicator on.

Keyboard overrun occurs when you press two keys on the keyboard and the system does not accept or process either key.

A keying error occurs whenever keyed data causes the cursor to move outside the limits of the record, or when you key alphabetic data in a numeric-only field.

Display Screen Recovery Procedures

If the operator or the system recognizes any display screen irregularities, retry the operation at least once. If the irregularities persist, call the IBM customer engineer.

Chapter 8. Diskette Drive Functions

The IBM System/32 diskette drive has a single head for reading and writing. The diskette supports two primary system functions:

- Data interchange, using the IBM diskette for basic data exchange.
- Storing data from the disk to save it for future use, then loading it back into the system at a later time when needed for a job.

PHYSICAL CHARACTERISTICS

Only one side of the diskette is used. The diskette surface is divided into tracks. Each diskette surface contains 77 tracks; track 00 is the outside track and track 76 is the inside track.




Figure 8-1. Standard Interchange Diskette Surface Recording Arrangement

Of the 77 tracks, only 75 are normally used. Track 00 contains the volume label; tracks 1-74 are primary tracks used to contain data records. Tracks 75 and 76 are available for data storage in the event that one or two of the primary data tracks become defective.

For basic data exchange, each track is divided into 26 sectors (Figure 8-1). Each sector is 128 bytes long, so it is possible to store 242,944 bytes of information on tracks 1-73. Data can be stored on track 74 of the diskette in the 128-byte format, allowing for the storage of 246,272 bytes of data on the diskette, if the data on track 74 is to be read only by a System/32.


On diskettes in the 512-byte format, track 00 is divided into twenty-six, 128-byte sectors, but each remaining track is divided into eight 512-byte sectors, making it possible to store 303,104 bytes of information on tracks 1-74.

The data stored in each sector is called a record. Therefore, because the diskette is formatted into tracks and sectors, each record on the diskette has a definite address consisting of a track number and sector number. This address is recorded at the record's physical location on the diskette. Diskettes that contain prerecorded record addresses are known as initialized diskettes; each record consists of an identification (ID) field and a data field.

Rotational speed of the diskette drive is $360 \pm 2.5\%$ RPM. The nominal data transfer rate of the diskette drive is 31,250 bytes per second. The diskette drive reads 128-byte records from a diskette and writes 128-byte records to a diskette at the following rates:

	Using Diskettes in the 128-Byte Format	Using Diskettes in the 512-Byte Format
Reads	Up to 3,400 records per minute	Up to 4,100 records per minute
Writes	Up to 1,800 records per minute	Up to 2,200 records per minute

RECORD FORMAT



Field Description

GAP 1	A gap between the data field and the next record that consists of a variable number of binary 0's or 1's; the number of 0's or 1's depends on the diskette speed and record length. The last gap before index consists of 0's; the rest of the gaps consist of 1's.																		
SYNC	A 6-byte field of binary 0's that synchronizes the detection circuits before reading the information from the diskette.																		
AM1	A 1-byte identifier field address mark that identifies the ID data and contains hex FE.																		
ID	A 4-byte associate sector address in the format CHRN, where: <table border="0" style="margin-left: 20px;"> <tr> <td>Byte 1 =</td> <td>Cylinder (track) address. Valid 1-byte binary addresses are:</td> </tr> <tr> <td style="padding-left: 20px;">Decimal</td> <td>= 00-74</td> </tr> <tr> <td style="padding-left: 20px;">Hex</td> <td>= 00-4A</td> </tr> <tr> <td>Byte 2 =</td> <td>A 1-byte binary head address. The valid address is X'00'.</td> </tr> <tr> <td>Byte 3 =</td> <td>A 1-byte binary record address. Valid addresses are:</td> </tr> <tr> <td style="padding-left: 40px;"></td> <td style="text-align: center;"> <table border="0" style="display: inline-table;"> <tr> <td style="padding-right: 10px;">128-Byte Format</td> <td style="padding-right: 10px;">512-Byte Format</td> </tr> <tr> <td>Decimal</td> <td>01-26 01-08</td> </tr> <tr> <td>Hex</td> <td>01-1A 01-08</td> </tr> </table> </td> </tr> </table>	Byte 1 =	Cylinder (track) address. Valid 1-byte binary addresses are:	Decimal	= 00-74	Hex	= 00-4A	Byte 2 =	A 1-byte binary head address. The valid address is X'00'.	Byte 3 =	A 1-byte binary record address. Valid addresses are:		<table border="0" style="display: inline-table;"> <tr> <td style="padding-right: 10px;">128-Byte Format</td> <td style="padding-right: 10px;">512-Byte Format</td> </tr> <tr> <td>Decimal</td> <td>01-26 01-08</td> </tr> <tr> <td>Hex</td> <td>01-1A 01-08</td> </tr> </table>	128-Byte Format	512-Byte Format	Decimal	01-26 01-08	Hex	01-1A 01-08
Byte 1 =	Cylinder (track) address. Valid 1-byte binary addresses are:																		
Decimal	= 00-74																		
Hex	= 00-4A																		
Byte 2 =	A 1-byte binary head address. The valid address is X'00'.																		
Byte 3 =	A 1-byte binary record address. Valid addresses are:																		
	<table border="0" style="display: inline-table;"> <tr> <td style="padding-right: 10px;">128-Byte Format</td> <td style="padding-right: 10px;">512-Byte Format</td> </tr> <tr> <td>Decimal</td> <td>01-26 01-08</td> </tr> <tr> <td>Hex</td> <td>01-1A 01-08</td> </tr> </table>	128-Byte Format	512-Byte Format	Decimal	01-26 01-08	Hex	01-1A 01-08												
128-Byte Format	512-Byte Format																		
Decimal	01-26 01-08																		
Hex	01-1A 01-08																		

Field Description

Byte 4 =	A 1-byte record length indicator used in the record length algorithm: 128×2^N . N is hex 00 for 128-byte records, or hex 02 for 512-byte records.
CRC	A 2-byte cyclic redundancy check field that verifies that the ID field and data field were read correctly. The system generates these bytes during a write operation and automatically performs a read back check to verify their accuracy.
GAP 2	Interrecord gap between the ID field and the data field. It contains 11 bytes of hex FF and is generated by the system during initialization.
AM2	A 1-byte field containing either X'FB' or X'F8'. X'FB' is a data field address mark that identifies subsequent information as a data field. X'F8' is a control field address mark that indicates that the following field contains control information.
DATA or CONTROL	The length of this field is specified by the record length indicator (N) contained in the ID field. The System/32 record length of 128 bytes (N=0) conforms to the specifications of the IBM diskette for basic data exchange.

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	IIOBCAN	2	This is the sector address of the last sector accessed.
2	IIOBCMP	1	This is the diskette completion code (in hex). 40 = Successful completion. 41 = Permanent I/O error. 42 = End of volume. 43 = Not ready. 45 = Bad sector not fixed by user. 49 = Unsupported control record.
3	IIOBQB	1	This is the Q-byte (in hex). D0 = Seek. D1 = Read data. D2 = Read ID. D4 = Read data/control address mark. (D and F control records are not squeezed out as in I1PRD.) D5 = Write data. D6 = Write control address marks D7 = Write ID.
4	IIOBRB	1	This is the R-byte (in hex). 80 = Seek after. 00 = Null.
5	IIOBSS	2	This is the sector address.
7	IIOBNB	1	This is the number of sectors, minus 1, involved in data transfer.
8	IIOBDAT	2	This is the data buffer address.
A	IIOBSNS1	2	Sense bytes 0 and 1. Byte 0 (in hex) 80 = Missing data address mark (two consecutive AMs found). 40 = CRC found in ID field. 20 = CRC found in data field. 10 = Cylinder byte in ID miscompare. 08 = Head byte in ID miscompare. 04 = Record byte in ID miscompare. 02 = Length byte in ID miscompare. 01 = First ID is found (no error).

Figure 8-2 (Part 1 of 2). Diskette IOB Format

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
			<p>Byte 1 (in hex)</p> <p>80 = Due to prior condition, no action attempted. 40 = Invalid control record found (not D or F). 20 = Lines to I1 were not set/read correctly. 10 = Control record(s) squeezed out. 08 = Physical cylinder number greater than 76. 04 = Reserved. 02 = Reserved. 01 = Reserved.</p>
C	IIOBSNS2	2	<p>Sense bytes 2 and 3.</p> <p>Byte 2 (in hex)</p> <p>80 = I1 index pulses too close together. 40 = I1 index pulses too far apart. 20 = End of cylinder found (not tested). 10 = No IDs on track. 08 = Read overrun. 02 = Write overrun. 01 = Write parity check.</p> <p>Byte 3 (in hex)</p> <p>80 = Head loaded. 40 = Low gate current set. 20 = Write gate on. 10 = Erase gate on. 08 = Seek to track 3 or 0 on. 04 = Seek to track 0 or 1 on. 02 = Seek to track 1 or 2 on. 01 = Seek to track 2 or 3 on.</p>
E	IIOBERR	1	This is the error retry count.
F	IIOBFLG	1	This is the flag byte.
			<p>Bit On Meaning</p> <p>0 No ERPs attempted. 1 Automatic error display and correction allowed. 2 No error logging. 3 Allow seek past logical cylinder 74 (to 75 or 76). 4 Do not return to user program if ERP completion code is I1COMPER, I1NOTFIX, or I1INVCAM.</p>
10	Reserved	1	Reserved.
11	IIOBEXP	1	This is the sector size.
12	IIOBXR2	2	This is a save area for XR2.
14	IIOBARR	2	This is a save area for the ARR.
16	IIOBDTF	2	This is the DTF address.

Figure 8-2 (Part 2 of 2). Diskette IOB Format

DISKETTE DRIVE OPERATING CHARACTERISTICS

The program must build a diskette IOB (Figure 8-2) to control diskette operations and to interface with the I/O supervisor. Index register 1 must point to the IOB.

Diskettes perform most efficiently if programs use sequential data organization, which is normally used for data exchange and data file save/restore functions. The system performs seek, read, and write which are typical direct access storage device functions. Diskette input and output operations cannot be overlapped with any other system function.

Diskette Control Fields and Data Fields

Before issuing a seek, read, or write machine instruction, the program usually must initialize the diskette control fields and data fields. These fields, which can be located anywhere in main storage, are addressed by the control address register (CAR) and data address register (DAR), respectively.

Control Field

The 5-byte control field (CHRNX) is used to specify:

- For a seek operation, the destination track address (00-76 or hex FF); the cylinder address of hex FF specifies a recalibrate operation. H, R, N, and X are not used for a seek operation.
- For a seek, read data and control record, write data, or write control address mark operation:

C is the destination cylinder for the automatic seek.

R is the starting record number.

N is the number of bytes per record (128×2^N).

X+1 is the number of records to be accessed.

Before processing any data field, the system compares the CHRN portion of the control field and the corresponding portion of the identifier field of the record read. This process is called orientation. If orientation cannot be done, the system turns on the no-orient status bit (status byte 2, bit 3).

As machine instruction execution proceeds, the system modifies the R- and X-bytes of the control field after each record is successfully processed; this maintains a log of machine instruction execution for error recovery procedures.

The program must load the address of the leftmost byte of the control field into the control address register prior to machine instruction execution.

The control field (CHRNX) has the following meaning:

- C (*cylinder number*) is a 1-byte address; valid decimal addresses are 0 through 76. Cylinder addresses 77-254 set the invalid cylinder address (byte 1, bit 4); cylinder address 255 specifies recalibrate. This byte is not changed during execution unless a cylinder boundary is crossed during a read data, write data, or write control address mark operation.

Note: For this device, the term cylinder and track are synonymous.

- H (*head number*) is a 1-byte address; the only valid decimal address is 0. This byte remains unchanged during command execution.
- R (*record number*) is a 1-byte binary address that specifies the first record to be processed in a single-record or multiple-record data operation. Decimal record numbers 1 through 26 are valid for 128-byte format diskettes, 1 through 8 for 512-byte format diskettes; invalid record numbers set the record mismatch status bit (byte 0, bit 5). The system increments the record number by 1 after each record is processed if a not ready/unit check condition is not detected.
- N (*record length indicator*) is a 1-byte binary number that indicates the physical record length. N must be 0 for 128-byte records, 2 for 512-byte records. This byte remains unchanged during command execution.
- X (*number of records*) is a 1-byte binary number plus 1 that specifies the number of records to be processed; the system decrements this byte by 1 after each record is processed if a not ready/unit check condition is not detected. If the system does not find a control record during a read data operation, this byte is not decremented.

Data Field

The system transfers data to the data field during read operations, and from the data field during write operations. The data field is addressed by the leftmost byte and can be located arbitrarily in main storage. Prior to machine instruction execution, the program must load the data field address into the data address register. For a read data, read data and control record, write data, or write control address mark operation, the record length indicator and the number of records to be processed determine the data field length as follows:

$$\text{Data field length} = (X + 1) 128 \times 2^N$$

where X and N come from the control field CHRNX.

Control Address Register

This 2-byte field in control storage contains the address of the leftmost byte of the control field. The control address register must be initialized by load diskette control field address register machine instruction, and is not modified during command execution.

Data Address Register

This 2-byte field in control storage contains the address of the data byte following the last data field byte accessed. It is initialized to the address of the leftmost byte of the data field before the data field is used to execute a machine instruction. The data address register changes after a record is transferred and no errors are found.

DISKETTE OPERATIONS

Diskette Seek

During a control seek, the access mechanism moves the read/write head to the track address specified in the control field. The R-byte of the seek machine instruction has no significance. A recalibration to cylinder 00 is performed by specifying FF in the cylinder address bytes (CC) of the control field.

The seek operation does not check for an invalid address prior to seek verification. Instead, the system detects an invalid address or a seek failure when it compares the control field and record ID field during the next read or write operation.

A single track seek has some unique functional characteristics that improve save/restore performance. A single track seek command requires a maximum of 170.83 ms to execute and considerably decreases the time required to handle the following diskette read or write machine instruction.

A seek beyond a single track seek requires a maximum of $106 + 53$ millisecond SD where SD equals seek displacement in tracks. Recalibrate time is 4.346 seconds maximum.

Read Data

This operation initiates an automatic seek to the logical track address specified in the control field and then, beginning at the record number specified in the control field, reads X+1 records into contiguous positions of the data field addressed by the data address register. When a flagged track is encountered, an automatic seek to the next record is executed. A maximum of three automatic seeks are attempted before the operation is terminated.

If the end of a cycle is encountered before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

Read Data and Control Record

This operation is very similar to the read data operation. It initiates an automatic seek to the logical track address specified in the control field, and then reads X+1 records into contiguous positions of the data field addressed by the data address register. The system reads the records beginning at the record number specified within the control field. Whenever the system encounters a flagged track, it seeks the next record. The system tries a maximum of three automatic seeks before termination of the operation.

If the system encounters the end of cylinder before X+1 records have been accessed, it executes an automatic seek to record 1 of the next track and continues with the operation.

There is one difference between this operation and the read data operation. In this command, if a control address mark is detected, the system sets control address mark status (byte 1, bit 3) (this bit cannot be tested by a test diskette drive and branch machine instruction) and reads the control record data field into the data field in main storage regardless of the control character in the first position of the record data field.

For multiple record operations, the system alters the control field when each record is read. The record number (R) is incremented by 1 and the number of records to be accessed (X) is decremented by 1. If a cylinder boundary is crossed, the cylinder number is increased by one and the record number is reset to 1.

The record number (R) is incremented by 1 and the number of records to be accessed (X) is decremented by 1 as each record is read. If a cylinder boundary is crossed, the cylinder number (C) also increases by 1 and the record number is reset to 1. The rest of the control field does not change.

Note: If a control address mark (hex F8), is detected and the first character in the data field is not hex C4 or C6 (alpha D or F), the system posts invalid control record status (byte 1, bit 1) and control address mark (byte 1, bit 3) and ends the read operation. If an alphabetic D or F is in the first position of the data field, the system ignores that record and reads subsequent records.

Read ID (Identifier)

This operation initiates the recovery of a single 4-byte identifier field, CHRN, from the current selected track. The system places the first identifier read without error in the data field at the address specified in the data address register. If no ID on the current track can be read successfully, the system posts the no-orient status (byte 2, bit 3).

No automatic seek occurs, and the control field remains unchanged.

Note: If a defect appears in an ID field, your program can delete the entire track by writing a defective track identifier in all records on that track. This ID is CHRN = hex FFFFFFFF. All track information, including ID fields, must be put on the next higher numbered track.

Write/Verify Data

This operation initiates an automatic seek to the logical track address specified in the control field and writes X+1 records obtained from contiguous positions of the data field addressed by the data address register.

Records are written beginning at the record number specified within the control field. Whenever the system encounters a flagged track, it automatically seeks the next track. A maximum of three automatic seeks are attempted before the operation is terminated. Each record is 128 or 512 bytes long and is written in accordance with the record format described in *Diskette Control Fields and Data Fields* in this chapter. At the same time, the system writes a data address mark (hex FB) in the byte immediately preceding the data field in the record.

Data verification automatically occurs during the next diskette revolution.

If the system encounters the end of cylinder before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

The system increments the record number by 1 and decrements the number of records to be accessed by 1 as each record is written. If a cylinder boundary is crossed, the system also increments the cylinder number by 1 and sets the record number to 01. The system does not change the rest of the control field.

Write/Verify Control Address Mark

This operation is very similar to a write data operation. It initiates an automatic seek to the logical track address specified in the control field and then writes X+1 records obtained from contiguous positions of the data field addressed by the data address register. Records are written, beginning at the record number specified within the control field. The only difference between this operation and the write data operation is that a control address mark (hex F8) is written in the byte immediately preceding the data field in the record. The data field of each record written is 128 or 512 bytes long and is written in accordance with the record format reference. When the system encounters a flagged track, an automatic seek to the next track occurs. The system attempts a maximum of three automatic seeks before ending the operation.

Data verification occurs during the next diskette revolution.

If the end of a cylinder is encountered before X+1 records have been accessed, an automatic seek to record 1 of the next track occurs and execution continues.

The control field remains unchanged except for the record number and number of records to be accessed during multiple record operations; these values are incremented by 1 and decremented by 1, respectively, as each record is written. If a cylinder boundary is crossed, the system adds 1 to the cylinder number and sets the record number to 01.

Write/Verify ID (Identifier)

The write/verify ID operation initiates the writing of a full track of data in accordance with the record format described in *Diskette Control Fields and Data Fields* in this chapter.

The system forces the record number in the control field to 1 so that the first record written after the index point is record 1. The system generates subsequent record numbers by incrementing the record number byte by 1 as each record is written. Data for each record data field is obtained from the same 128-byte or 512-byte data field in main storage. The system writes an entire 128-byte or 512-byte data field from storage for each diskette record written.

Data verification automatically occurs during the next diskette revolution.

The record number is the only byte in the control field that changes; it is decimal 26 or 8 at the end of the operation.

Note: Write ID is intended to be used for track initialization procedures. If the cylinder portion of the CHRN field is specified as hex FF, the record number portion is not incremented during write ID execution. This writes a defective track identifier field equal to hex FFFFFFFF. During automatic data verification, length mismatch and no-orient status are set. ID verification should be performed by the read ID instruction.

CHECK CONDITION AND STATUS INFORMATION

Refer to Figure 8-3 for a summary of diskette operations, diskette indicators set, and suggested restart procedures.

Status Byte 0

Bit Description

- | | |
|---|---|
| 0 | <i>Missing data address mark</i> indicates that a data address marker is not detected after an ID field. The next diskette operation or system reset resets this bit. |
| 1 | <i>ID CRC</i> indicates a cyclic redundancy check noncompare in an ID field: <ul style="list-style-type: none"> • When the searching for an ID field and orientation cannot be achieved. • After initial orientation, when a subsequent ID CRC is detected. |

The next diskette operation or system reset operation resets this bit.

- | | |
|---|---|
| 2 | <i>Data CRC</i> indicates a cyclic redundancy check noncompare in the data field after initial record orientation. The next diskette operation or system reset resets this bit. |
|---|---|

- | | |
|---|---|
| 3 | <i>Cylinder mismatch</i> indicates a mismatch between the cylinder address portion of the ID field and the control field during an ID search. This bit is reset prior to diskette I/O instruction execution or by a system reset. |
|---|---|

- | | |
|---|---|
| 4 | <i>Head mismatch</i> indicates a mismatch between the head address portion of the ID field and the control field during an ID search. This bit is reset prior to the next diskette operation or by the next system reset. |
|---|---|

- | | |
|---|---|
| 5 | <i>Record mismatch</i> indicates that no match between the record address portion of any ID field and the control field occurred during an ID search. This bit is reset prior to the next diskette operation or by the next system reset. |
|---|---|

- | | |
|---|--|
| 6 | <i>Length mismatch</i> indicates a mismatch between the record length portion of the ID field and the control field during an ID search. This bit is reset prior to the next diskette operation or by the next system reset. |
|---|--|

- | | |
|---|-----------------------|
| 7 | This bit is reserved. |
|---|-----------------------|

Status Byte 1

Bit	Description
0	<i>No operation</i> indicates that a diskette I/O machine instruction cannot be executed because of an outstanding not ready status. This bit is reset by the next diskette I/O machine instruction or by a system reset.
1	<i>Invalid control record</i> indicates that the leftmost byte of a control record data field contains other than an F or D control graphic. This bit is reset by a diskette I/O machine instruction or by system reset.
2	<i>Control error</i> indicates that a low write current existed during a diskette write operation, or write or erase gate selection was made during any diskette I/O operation except write. This bit is reset prior to a diskette I/O operation or by a system reset.
3	<i>Control address mark record found</i> indicates that a control address mark was found. This record was skipped and the next one was processed in its place if the operation was read data and the leftmost byte of the data field contained hex D or F. This condition is not tested by a test instruction. The next diskette read, write, or seek operation resets the control address mark record found bit.
4	<i>Cylinder address invalid</i> indicates that the logical cylinder number in the control field exceeds 76. This bit is reset prior to a start diskette command or by a system reset.
5	<i>Write error</i> indicates that either a write overrun (status byte 2, bit 6) or a write parity check (byte 2, bit 7) was detected during a write operation. This bit is reset by the next diskette I/O machine instruction or by a system reset.
6	This bit is used by the system.
7	This bit is used by the system.

Status Byte 2

Bit	Description
0	<i>Diskette fast</i> indicates that the diskette rotates faster than the maximum specified rate of 369 rpm, or 162.50 milliseconds per revolution. This bit is reset prior to the next diskette operation or by a system reset.
1	<i>Not ready</i> indicates that: The diskette is not inserted, or The door is not closed, or The diskette is inserted backwards, or The diskette unit is malfunctioning. <i>Ready</i> is conditioned by a recalibrate operation if the diskette is up to proper speed. This is the only way this bit can be reset.
2	This bit is unassigned.
3	<i>No orient</i> indicates that a record specified by the record address in the control field of a data operation could not be found. This bit is reset prior to the next diskette operation or by a system reset.
4	<i>Read overrun</i> indicates that the minimum data transfer rate was not maintained during a data transfer operation from the diskette to main storage. This bit is reset prior to the next diskette operation or by a system reset.
5	This bit is unassigned.
6	<i>Write overrun</i> is similar to a read overrun except that the minimum data transfer rate was not maintained during data transfer from main storage to the diskette. The next diskette read, write, or seek operation or system reset operation resets this bit. <i>Note:</i> This status bit can be sensed by the program for a write ID operation only. Write error status (status byte 1, bit 5) is set simultaneously; the program can sense this bit.

Bit Description

- 7 *Write parity check* indicates that a mismatch between data bus out parity and system generated serial write data parity was detected during a write operation. The next diskette read, write, or seek operation or system reset operation resets this bit.

Note: This status bit can be sensed by the program for a write ID operation only. Write error status (status byte 1, bit 5) is set simultaneously; the program can sense this bit.

Status Byte 3

The status bits in this byte cannot be sensed by your program. Bits 0 and 4-7 may be on if a 1-track seek preceded the I/O operation; bits 1, 2, and 3 will be off.

Bit Description

- 0 The head is loaded.
- 1 The low write current to diskette is set.
- 2 The write gate to diskette is on.
- 3 The erase gate to diskette is on.
- 4 Seek to track 3 or 0 is on.
- 5 Seek to track 0 or 1 is on.
- 6 Seek to track 1 or 2 is on.
- 7 Seek to track 2 or 3 is on.

IMPL (Initial Microprogram Load) and IPL (Initial Program Load)

The source of IMPL and IPL is selected by toggle switches located on the CE panel. Pressing the LOAD key located on the operator's panel initiates IMPL and IPL.

A diskette IMPL initiates the transfer of the 4096-byte IMPL record located on track 00, record 01 into storage. This 4096-byte record is a special record used by the system; it is never used by the programmer.

The IPL from the diskette is not the normal mode and is used primarily for installing a new supervisor. IPL from diskette is initiated by the system immediately following a successful IMPL if the DEVICE SELECT switch is set to select IPL from the diskette.

Suggested Diskette Error Recovery Procedures

The recovery procedures presented in Figure 8-3 can be used to restore system operation. The type of action necessary is determined by performing a sense diskette operation, then testing to determine which diskette status bits are on.

Status Byte 0

Bit Name

0	Missing data address mark
1	ID CRC
2	Data CRC
3	Cylinder mismatch
4	Head mismatch
5	Record mismatch
6	Length mismatch
7	Not used

Status Byte 1

Bit Name

0	No op
1	Invalid control record
2	Control error
3	Control address mark record found
4	Cylinder address invalid
5	Write error
6	Not used
7	Not used

Condition Set By:

• Seek Q-Byte D0	X											
• Read Data Q-Byte D1	X	X										
• Read ID Q-Byte D2		X	X									
• Read Data and Control Data Q-Byte D4			X	X								
• Write Data (Write Cycle) Q-Byte D5			X	X	X							
• Write Data (Verify Cycle) Q-Byte D5			X	X	X	X						
• Write Control (Write Cycle) Q-Byte D6				X	X	X	X					
• Write Control (Verify Cycle) Q-Byte D6				X	X	X	X	X				
• Write ID (Write Cycle) Q-Byte D7								X				
• Write ID (Verify Cycle) Q-Byte D7								X				

Suggested Action¹

3
3
3
3
3
3
3
3

Suggested Action¹

3
4
3
2

¹ Actions are described in Part 3 of this figure.
² No-op is set by all operations except recalibrate.
³ This condition is not tested for error recovery procedure.

Figure 8-3 (Part 1 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

Status Byte 2

Bit Name

- 0 Diskette fast
- 1 Not ready
- 2 Not used
- 3 No orient
- 4 Read overrun
- 5 Not used
- 6 Write overrun
- 7 Write parity check

Condition Set By:

Seek Q-Byte D0	Read Data Q-Byte D1	Read ID Q-Byte D2	Read Data and Control Data Q-Byte D4	Write Data (Write Cycle) Q-Byte D5	Write Data (Verify Cycle) Q-Byte D5	Write Control (Write Cycle) Q-Byte D6	Write Control (Verify Cycle) Q-Byte D6	Write ID (Write Cycle) Q-Byte D7	Write ID (Verify Cycle) Q-Byte D7
X	X	X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X	X	X
	X	X	X		X		X		X
	X	X	X		X		X		X
				X		X		X	
				X		X		X	

Suggested Action¹

- 3
- 1
-
- 3
- 3
-
- 3
- 3

¹Actions are described in Part 3 of this figure.

Figure 8-3 (Part 2 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

Suggested Action	
Number	Description
1	<ol style="list-style-type: none"> 1. Recalibrate. 2. Read volume label. 3. Check volume 1 standard and volume identification for validity. (If not valid, issue message to insert correct diskette.) 4. Repeat until valid diskette is inserted or until job is canceled. 5. Post possible wrong diskette inserted return code. 6. Return.
2	<ol style="list-style-type: none"> 1. Post end of volume return code. 2. Return.
3	<ol style="list-style-type: none"> 1. Retry three times or until successful. <ol style="list-style-type: none"> a. If not successful, seek forward and backward one cylinder three times or until successful. b. If step 1a is not successful, and if the system is executing a read data operation, evoke an automatic sector rebuild. If the system is not executing a read data operation, post the permanent error return code. 2. Log the diskette error. 3. Return
4	<ol style="list-style-type: none"> 1. Post invalid control record read return code. 2. Return

Figure 8-3 (Part 3 of 3). Diskette Operation Ending Conditions, Status, and Suggested Restart

Initialization Procedures

Diskette initialization procedures described below ensure a usable diskette if track 00 is not defective, and if no more than two other tracks are defective. Initialization objectives are that:

- Diskettes are initialized to one of the record formats defined in this chapter under *Diskette Control Fields and Data Fields*.
- Defective tracks are flagged defective and the ERMAP is updated.

To initialize the diskette:

1. Reinitialize track 00.
 - a. Write ID/verify with 128 bytes of hex E5 in the data field. If unsuccessful, retry a maximum of two times, and if still unsuccessful, go to step 3.
 - b. Write data/verify with 128 bytes of hex 40 in the data field. If unsuccessful, retry a maximum of two times, and if still unsuccessful, go to step 3.

2. Continue to sequentially reinitialize the remainder of the diskette by repeating step 1. (Be sure to reinitialize sectors of the appropriate length—128 bytes each or 512 bytes each.)
3. If track 00 cannot be successfully initialized, discard the diskette. If track 00 is successfully initialized and some other track is found defective, use the surface defect procedures, flag the defective track, and update the ERMAP.

Surface Defect Procedures

The track must be flagged as defective and the ERMAP label must be updated during a reformatting operation if less than two tracks have been previously flagged.

The diskette must be discarded if track 0 is defective, or if two tracks have been flagged as defective and an additional track is found defective.

Chapter 9. Data Communications Functions

The communications (BSC or SDLC) adapter is a special feature for System/32. It provides the system with the ability to function as a point-to-point or multipoint processor terminal. Operation is half-duplex, synchronous, and serially by bit, serially by character over either switched voice grade 2-wire facilities, or nonswitched 2- or 4-wire conditioned lines.

Operation of the communications adapter is fully controlled by System/32 stored program instructions. With the feature installed, the system can both transmit and receive during a single communication, although half-duplex operation prevents simultaneous transmission and reception of data.

COMMUNICATIONS NETWORKS

Point-to-Point Communications Networks

The communications adapter functions in either a switched or nonswitched point-to-point network. Normally, contention cannot occur in a switched network because the called station must be made ready to receive before a call can be completed.

When using BSCA in a switched point-to-point network, System/32 can be designated, by programming, as either the calling (transmitting) or called (receiving) station.

Multipoint Communications Networks

System/32 can be used on a multipoint network as a tributary station. Support required to operate System/32 as a control station is not provided.

TRANSMISSION RATE CONTROL AND DATA RATES

A timing device, called a clock, controls the rate at which data is transmitted and received. Clocking is furnished either by a special feature for the communications adapter or by the modem, depending on which type of modem is selected. Connected units

must use the same clocking source (modem or business machine).

The communications adapter can operate at various data rates between 600 and 7200 bps (bits per second). The customer selects the data rate to be used based on his modem type. Interconnected units must operate at the same data rate.

SPECIAL FEATURES

The following special communications adapter features are available on System/32.

EIA Interface

The EIA (Electronics Industry Association) Interface feature provides a cable and interface for attaching the communications adapter to a stand-alone IBM modem or a non-IBM modem. The EIA Interface may require the Internal Clock feature (described in the following paragraph) if the external modem does not provide its own clocking. The EIA Interface cannot be installed with the IBM 1200 bps Integrated Modem or the IBM 2400 bps Integrated Modem, both of which are described in this chapter.

Internal Clock

This feature provides an internal clocking system in the communication adapter to allow operation with modems that do not provide clocking to the adapter. The Internal Clock feature provides the following transmission rates:

600 bits per second

1200 bits per second

The Internal Clock features requires either the EIA Interface or the IBM 1200 bps Integrated Modem. It cannot be installed with the IBM 2400 bps Integrated Modem.

STANDARD COMMUNICATIONS ADAPTER CAPABILITIES

Rate Select

The rate select capability allows programs to select a transmission rate of half the normal speed, provided that the system is equipped with a modem that can operate at either rate.

Auto-answer Capability

The auto-answer capability (switched network only) enables the communications adapter to respond to a telephone request for data communications automatically without operator intervention (manual answer) if the modem has unattended answer capability.

MODEMS

The modem receives the data serially by bit from the communications line during receive operations and presents the bits to the communications adapter. During transmit operations the communications adapter receives characters from storage, then makes them available serially by bit, serially by character to the modem.

A timing device, called a clock, controls the rate at which data is transmitted and received. Clocking is furnished either by a special feature for the communications adapter or by the modem, depending on which type of modem is selected. Connected units must use the same clocking source (modem or business machine).

MODEM FEATURES

IBM 1200 bps Integrated Modem

This feature permits the communications adapter to operate at a data transmission rate of 1200 bits per second over nonswitched facilities or in a switched network. The device communicating with System/32 must also be equipped with an IBM 1200 bps Integrated Modem.

This feature comes in two versions:

- *The nonswitched version* attaches to 2- or 4-wire facilities by means of an IBM provided cable directly to the line (facility D5, type 3002).
- *The switched with auto-answer version* attaches to a switched network by means of an IBM provided cable to a common carrier arrangement (type CBS or equivalent).

The IBM 1200 bps Integrated Modem requires the Internal Clock. It cannot be installed with the EIA Interface or the IBM 2400 bps Integrated Modem.

IBM 2400 bps Integrated Modem

This feature permits the communications adapter to operate at a data transmission rate of 2400 bits per second over nonswitched facilities or in a switched network. The device communicating with System/32 must also be equipped with an IBM 2400 bps Integrated Modem or with an IBM 3872 Modem.

This feature comes in three versions:

- *The nonswitched point-to-point and nonswitched multipoint tributary versions* attach to 2- or 4-wire facilities by means of an IBM provided cable directly to the line (facility D7, type 3002).
- *The switched with auto-answer version* attaches to a switched network by means of an IBM provided cable to a common carrier arrangement (type CBS or equivalent).

The IBM 2400 bps Integrated Modem requires the Processing Unit Expansion feature, upon which the modem is mounted. The IBM 2400 bps Integrated Modem cannot be installed with the EIA Interface or the IBM 1200 bps Integrated Modem.

Switched Network Backup

This feature provides for backup attachment of System/32 to the public switched network if the primary System/32 facility is the IBM 2400 bps Integrated Modem on a nonswitched line. This feature permits communication with another IBM 2400 bps Integrated Modem equipped with the switched network capability and permits communication with an IBM 3872 Modem equipped with the switched network capability.

Attachment to the switched network is by means of a common carrier arrangement (type CDT or equivalent).

Selection at a given time of the primary facility or the Switched Network Backup is made by System/32 system control programming. Calls must be made and answered manually if the backup is selected.

This feature requires the IBM 2400 bps Integrated Modem and the Processing Unit Expansion feature. It cannot be installed with the Switched Network Backup with Auto-answer feature, which is described in the following paragraph.

Switched Network Backup with Auto-answer

This feature is the same as the Switched Network Backup, described in the preceding paragraphs, except that it automatically answers incoming calls when attached to a common carrier arrangement (type CBS or equivalent).

This feature requires the IBM 2400 bps Integrated Modem and the Processing Unit Expansion feature. It cannot be installed with the Switched Network Backup feature.

BSCA

TRANSMISSION CODES

Data can be transferred in either of two codes, EBCDIC (extended binary coded decimal interchange code) or ASCII (the IBM version of the American National Standard Code for Information Interchange). In each job that uses the BSCA, the customer must specify once which code is being used in the job. Only units using the same code can communicate with each other.

EBCDIC is the standard, 8-bit plus parity, internal binary code of System/32 (this code is illustrated in Appendix B). The parity bit, used for internal checking, is not transmitted over the communications network.

ASCII is a 7-bit plus parity code. It is illustrated in Appendix F. Unlike EBCDIC, which numbers its bits 0 through 7 starting at the high order bit, ASCII numbers its bits 1 through 7 starting at the low order bit (Figure 9-1).

All characters are transmitted over the line low order bit first. For ASCII, the high order bit must be a zero bit from main storage on transmit. If the adapter does not receive a high order zero from main storage, it will generate and send out a wrong parity (P) bit. In addition, the invalid ASCII character status bit will be set on causing a unit check condition.

On receive, the first bit received is transferred into low order main storage position and so on. For ASCII, the adapter fills a zero into the high order bit position in main storage except when the character has a VRC error.

EBCDIC and ASCII have different coding structures to represent characters. When ASCII is used with the communications adapter, the program must translate data from EBCDIC before transmission and to EBCDIC after reception. This translation is not performed by the communications adapter.

	First Hex	Second Hex
	High	Low
Transmission	8 7 6 5	4 3 2 1
EBCDIC	0 1 2 3	4 5 6 7
ASCII	P 7 6 5	4 3 2 1

Note: The complete EBCDIC coded character set is shown in Appendix B. The ASCII coded character set is shown in Appendix F.

Figure 9-1. Bit Positions and Significance

STANDARD BSCA CAPABILITIES

The following capabilities are standard with each BSCA for System/32.

Transmission Code Selection. Each BSCA can transmit and receive both EBCDIC and ASCII data (only units using the same transmission code can communicate with each other). The transmission code used can be varied from job to job according to the particular requirements of each job.

Intermediate Block Checking. The intermediate block checking capability allows the reception of checking (ITB) characters for checking the accuracy of communication without interrupting the steady flow of information from the transmitting station to the receiving station.

Full Transparent Text Mode. The full transparent text mode capability (EBCDIC only) allows all the 256 possible bit combinations available in EBCDIC to be transmitted as data. Thus, with this capability the EBCDIC character combinations designated as line control characters can, as required, be transmitted as data.

CONTROL STORAGE REGISTERS USED BY BSCA

Four control storage registers are provided for the BSCA: the current address register, the transition address register, the stop address register, and the unit definition table register.

Current Address Register

The current address register contains the address of the next byte to be operated on. When data is being transmitted, this register is used to address storage for each byte that is to be transmitted. When data is being received, this register is used to address storage for storing each byte as it is received from the line. The address is incremented by +1 under control of the adapter each time a character is stored in or fetched from main storage.

Transition Address Register

The transition address register contains the address at which a reversal is desired between transmitting and receiving in a transmit and receive operation. When the address in the current address register equals the address in the transition address register, the adapter stops taking data from storage and begins to store the characters received from the communications line.

If System/32 is a multipoint tributary, the transition address register is used during the receive initial operation to store the system's assigned address.

Stop Address Register

The stop address register contains the address at which the communications adapter I/O operation must stop. When the address in the current address register equals the address in the stop address register, the communications adapter ends its operation and generates an interruption request.

Unit Definition Table Register

The unit definition table register contains the communications adapter unit definition table. The unit definition table is a 2-byte field that describes the configuration of the communications adapter feature. The BSCA unit definition table contains:

Byte 1	Byte 2
Bit 0 on = Half rate	Not used
Bit 1 on = Internal clock	
Bit 2 on = IBM modem	
Bit 3 on = Answer tone	
Bit 4 on = Switched network backup	
Bit 5 on = Multipoint tributary	
Bit 6 on = Switched network ¹	
Bit 7 on = Point-to-point network ¹	

¹ Bits 6 and 7 on together = Switched CDSTL (connect data set to line), which is available only from World Trade. Bits 6 and 7 are also on together on modems that use data set ready to indicate power on.

BSCA TERMINAL CONTROL

Adapter controls are called into action at each station by:

- Starting codes, to enter certain modes and to begin to accumulate BCC
- Modifiers, sync characters, and data link escape functions (ITB, SYN, DLE)
- Ending codes, to terminate blocks and activate checking functions

Control Characters and Sequences

When the system is transmitting, the adapter prepares to receive when the current address register is equal to the transition address register. The program must ensure that the last character of the change of direction sequence is at a location one less than the transition address. When the system is receiving, any change of direction character or sequence causes the adapter to terminate the receive operation and issue an op-end interrupt.

BSCA control characters and sequences are described in the following paragraphs and listed in Figure 9-2.

- *SOH* or *STX* resets control state mode and sets the adapter to data mode. The first *SOH* or *STX* after line turnaround resets the BCC buffer, and BCC accumulation commences with the following character.
- *ETB* or *ETX* resets data mode in the adapter and is the last character included in the BCC accumulation.

At the master station, the adapter transmits the BCC and the pad character. At the slave station, the adapter compares its BCC accumulation with the BCC(s) received following the *ETB* or *ETX*.

- *EOT* indicates the end of a transmission, which may contain more than one message, and resets all stations on the line to control mode. *EOT* is also transmitted as a negative response to a polling sequence. *EOT* cannot be immediately preceded by any character other than *SYN*. To be recognized as a control character, *EOT* must be followed by four contiguous 1's. They are stored in the four low order bit positions of the main storage location following the *EOT*. The four high order bit positions of this byte should be ignored. When transmitting, the adapter automatically generates the four 1's by sending the trailing pad character.
- *ENQ* resets data mode in the adapter.

Name	Mnemonic	EBCDIC	ASCII
Start of heading	SOH	SOH	SOH
Start of text	STX	STX	STX
End of transmission block ¹	ETB	ETB	ETB
End of text ¹	ETX	ETX	ETX
End of transmission ¹	EOT	EOT	EOT
Enquiry ¹	ENQ	ENQ	ENQ
Negative acknowledge ¹	NAK	NAK	NAK
Synchronous idle	SYN	SYN	SYN
Data link escape	DLE	DLE	DLE
Intermediate block character	ITB	IUS	US
Even acknowledge ¹	ACK 0	DLE (70)	DLE 0
Odd acknowledge ¹	ACK 1	DLE/	DLE 1
Wait before transmit—pos. ack. ¹	WACK	DLE,	DLE;
Mandatory disconnect ¹	DISC	DLE EOT	DLE EOT
Reverse interrupt ¹	RVI	DLE@	DLE<
Temporary text delay ¹	TTD	STX ENQ	STX ENQ
Transparent start of text	XSTX	DLE STX	
Transparent intermediate block	XITB	DLE IUS	
Transparent end of text ¹	XETX	DLE ETX	
Transparent end of trans. block ¹	XETB	DLE ETB	
Transparent synchronous idle	XSYN	DLE SYN	
Transparent block cancel ¹	XENQ	DLE ENQ	
Transparent TTD ¹	XTTD	DLE STX DLE ENQ	
Data DLE in transparent mode	XDLE	DLE DLE	

¹Change of direction character

Figure 9-2. Control Characters and Sequences

- NAK indicates that the previous transmission block was in error and the receiver is ready to accept a retransmission of the block. NAK is also the *not ready* reply to multipoint station selection sequences and point-to-point initialization sequences. NAK must be followed by four contiguous 1's to be recognized as a control character. The 1's are stored in the four low order bit positions of the main storage location following the NAK. The four high order bit positions of this byte should be ignored. When transmitting, the adapter automatically generates the four 1's by sending the trailing pad character.
- SYN is generated and transmitted automatically by the adapter to establish and maintain synchronism. SYN does not enter BCC or main storage. A SYN from main storage at the transmitting station is transmitted, but does not enter main storage at the receiving station nor BCC accumulation at either station.
- SYN SYN is the sync pattern in nontransparent mode. Two contiguous SYN characters are always transmitted immediately following an ITB or XITB, BCC sequence. SYN is also used as a time fill character for a transmit only instruction terminated by ITB or XITB until the next transmit and receive instruction is issued.

- *DLE* alerts the adapter to test the following character for a defined control sequence. In nontransparent data mode, *DLE* is treated as data.
- *ITB* is included in the BCC and causes the BCC(s) to be sent or compared. Both adapters continue in data mode with the new BCC accumulation starting with the first non-SYN character.
- *ACK0* and *ACK1* are positive acknowledgments by the receiving station that the previous even-numbered (*ACK0*) or odd-numbered (*ACK1*) transmission block was received. In data mode, *ACK* indicates that the last block check character received matched the block check character generated by the adapter. In control mode, *ACK* indicates that the adapter is ready to receive. *ACK* always requires a response from the station that receives it. *ACK* causes the receiving adapter to issue an op-end interrupt request.
- *WACK* signals that the last data block was received correctly but the receiving station is not able to continue receiving. During line initialization, a received *WACK* means that the remote station is temporarily unable to receive but will be able to receive in a short time. Receiving *WACK* from the remote station causes the adapter to generate an op-end interrupt.
- *DISC* is transmitted (switched point-to-point networks only) to signal the remote station that the transmitting station is going to disconnect from the line. *DISC* causes the receiving adapter to generate an op-end interrupt.
- *RVI* is transmitted by a slave station to request that the master station end its transmission and allow the slave to transmit. *RVI* is transmitted in place of *ACK*. Successive *RVI*s can be transmitted only in response to *ENQ*. *RVI* causes the receiving adapter to generate an op-end interrupt.
- *TTD* is transmitted by a master to a slave station to inform the slave station that (1) there will be a delay exceeding two seconds in transmitting the next data block, or (2) the master station wishes to cancel the transmission in progress. The slave responds to *TTD* by transmitting *NAK*. *TTD* causes the receiving adapter to generate an op-end interrupt.
- *XSTX* resets control state and sets the adapter to data mode and transparent mode. Unless preceded by *SOH*—, *XSTX* resets the BCC register and BCC accumulation commences with the following character. In transparent mode, the first *DLE* in each 2-character *DLE* sequence does not enter BCC or main storage; the second character does, if it is not *SYN*. Also, the transmitting adapter inserts a *DLE* for each *DLE* received from main storage.
- *XITB* causes the same adapter action as *ITB* and, in addition, resets transparent mode.
- *XETX* or *XETB* causes the same adapter action as *ETX* or *ETB* and, in addition, resets transparent mode.
- *XSYN* is the sync pattern for maintaining synchronism in transparent mode. It does not enter BCC or main storage.
- *XENQ* resets data mode and transparent mode in the adapter.
- *XTTD* serves the function of *TTD* in transparent mode.
- *XDLE* is interpreted in transparent mode as a valid data byte—hex 10.

Pad Characters

The BSCA generates and sends one pad character for each change of direction character transmitted. If the change of direction sequence calls for a BCC character, the pad character follows the BCC character; otherwise, the pad character follows the change of direction character in the message being transmitted. This pad character is hex FF.

The BSCA also generates and transmits a hex FF (pad) character as the second character of the *NAK* and *EOT* control character sequences.

When transmission starts, the adapter automatically generates and inserts a pad character (in this case, a hex 55) ahead of the initial synchronizing sequence. No leading or trailing pad character (except a pad character immediately following either *EOT* or *NAK*) is stored during receive operations.

BSCA Synchronization

The BSCA receives timing pulses externally from the modem which, in this case, establishes and maintains bit synchronism. The adapter starting to transmit automatically sends two SYN's required for establishing character synchronism at the receiving adapter. The receiving adapter establishes character synchronism by decoding two consecutive SYN's.

An adapter with Internal Clock feature establishes and maintains bit synchronism on its own. For this purpose, the BSCA automatically sends two additional hex 55's preceding the character synchronism pattern.

To maintain character synchronism, the transmitting adapter (master) inserts a synchronization pattern, SYN SYN, at every transmit timeout. The synchronization pattern does not enter BCC or main storage. In transparent mode, the transparent synchronous idle (DLE SYN) is used.

If a transmit only operation is terminated with ITB or XITB, the synchronization pattern, SYN SYN, is transmitted immediately following the BCC(s).

FRAMING THE MESSAGE

The program at the transmitting station must frame the data to be sent with appropriate line control characters. These characters are stored at the receiving station, so the program must allow space for them in storage. When transmitting, the BSCA automatically generates and transmits SYN, pad, and CRC characters (LRC/VRC for ASCII) as required for establishing and maintaining synchronism with the remote station and for error checking. When receiving, the BSCA removes all SYN and CRC characters (LRC/VRC for ASCII) and some pad characters received from the data being sent to storage. The pad character following an NAK or EOT is not removed by the adapter.

Response characters (ACK0, ACK1, WACK, and NAK) are inserted by the stored program, not the transmitting BSCA. They are not stripped by the receiving BSCA. The program must store these characters in a known location so that the program can test them to determine what action to take next.

OP-END INTERRUPT

If enabled, an op-end interrupt occurs at the end of the following BSCA operations:

- Transmit and receive
- Receive initial
- Receive
- Two-second timeout (The BSCA need not be enabled to complete the 2-second timeout operation with an op-end interrupt.)

In a receive type operation, an op-end interrupt is generated when a change of direction character is decoded, when the current address equals the stop address, or when a receive timeout occurs.

In a transmit only operation, the interrupt is generated when the current address, transition address, and stop address are all equal.

On a start 2-second timeout operation, an op-end interrupt is generated at the end of the 2-second period.

BSCA OPERATIONS

All operations on the communications line are controlled through a combination of instructions in the system processor and the automatic controls initiated by line control characters and sequences. Figure 9-3 is a basic flowchart of a suggested generalized routine to place the BSCA in operation.

Enable/Disable BSCA

Enable BSCA sets on the data terminal ready line to the modem; disable BSCA sets off the data terminal ready line and resets the BSCA. Power on reset, system reset, or IPL also sets off the data terminal ready line and resets the BSCA.

Since data terminal ready controls switching the modem to the data link, enable BSCA is a prerequisite to establish a switched network connection. Disable BSCA is used to disconnect from a switched network. Sufficient time must be allowed for the modem to disconnect from the switched network before the program again enables BSCA. The 2-second timeout may be used to ensure this.

Initialization Sequences

Initialization sequences are defined in *General Information Binary Synchronous Communications*, GA27-3004, and are transmitted by the transmit and

receive machine instructions. Receive initial machine instruction is defined for receiving initial sequences. The receive initial operation depends on the data link (point-to-point nonswitched, point-to-point switched, or multipoint) selected by the customer.

Receive Initial Operation (Point-to-Point Nonswitched)

On a nonswitched network, receive initial causes the BSCA to hunt for sync. When character sync is established, the adapter sets *busy*; *receive timeout* then becomes effective; and the following sequence (starting with the first non-SYN character) is stored in the main storage area specified by the current address register. The stop address register should be loaded with the initial current address plus the maximum number of characters received plus 1. The operation is terminated and an interrupt generated when a change of direction character is received, the current address and stop address become equal, or a receive timeout occurs.




Figure 9-3. Initiating BSCA Operations

Receive Initial Operation (Point-to-Point Switched)

On a switched network, receive initial conditions the BSCA to set *busy* as soon as *data set ready* comes up with the call. Receive timeout becomes effective and the BSCA attempts to establish sync.

When character sync is established, the following sequence of received characters (starting with the first non-SYN character) is stored in the main storage area specified by the current address register. The stop address register should be loaded with the initial current address plus one more than the maximum number of characters to be received. As above, the operation is terminated and an interrupt generated when a change of direction character is received, the current address and the stop address become equal, or a receive timeout occurs. In the case of a receive timeout, the recovery procedure is to issue the receive only machine instruction.

Receive Initial Operation (Multipoint Tributary)

Receive initial is used to receive polling and selection sequences on a multipoint network. The stop address register should be loaded with the initial current address plus one less than the maximum number of characters in the polling/selection sequence. A 2-character station address is used. For this operation, the low order (rightmost) byte of the transition address register must be loaded with the station address. The EBCDIC 2-bit or the ASCII 6-bit of the first station address character received is disregarded; however, both characters of the address received must be identical.

For example, assuming EBCDIC code, if the transition address register is loaded with either XB or XS, the adapter recognizes either BB or SS as the station address. The high-order byte in the transition address register is not used.

The basic mode of BSCA is monitor mode for this operation. In this mode, the BSCA hunts for sync. With character sync established, it monitors the line. All line control characters are decoded and the respective functions are executed, but data is not stored. When a valid EOT sequence is received, control mode is set.

In control mode, the BSCA monitors for its station address. If it is not detected, the BSCA continues monitoring the line. A decoded SOH or STX drops control mode and puts the BSCA back into monitor mode. If the station address is decoded as the first

non-SYN characters after establishing character sync in control mode, the BSCA immediately enters addressed mode and transfers the sequence, starting with the second station address character, into the main storage area specified by the current address register. The operation is terminated and an interrupt is generated when a change of direction character is received, current address and stop address are equal, or a receive timeout occurs.

Transmit and Receive Operation

The transmit and receive instruction is used for any type of transmission; that is, for control sequences or text data. It sets the BSCA to transmit mode, then takes characters from main storage and transmits them onto the line. BCC accumulation, data mode, and transparent mode are set, depending on the type of line control characters fetched from storage. Transmission proceeds until the current address register equals the transition address register, which turns the adapter around to receive mode under the same instruction.

In receive mode, the BSCA hunts for sync, then stores the characters received into main storage. As in transmit, the detail function on receive depends on the particular line control characters received.

The operation is terminated and an interrupt generated when a change of direction sequence is received, the current address register equals the stop address register, or a receive timeout occurs. At this time the status bits can be interrogated.

The reason for this combined transmit and receive instruction is the required fast response between the two operations. The effect of the current address, transition address, and stop address on the control sequences or text data is shown in Figure 9-4.




Figure 9-4. I/O Area and Address Register Contents at Start of Transmit and Receive Operation

The transmit and receive instruction is used by both the control and the tributary; that is, to send data and receive the reply, and to send the reply and receive data.

The current address specifies the beginning of the combined transmit-receive field. A +1 is added to the current address each time a character is fetched or stored. The transition address register specifies the beginning of the receive field and must be loaded with the initial current address plus the number of characters to be transmitted. The stop address register specifies the end of the transmit and receive field and should be loaded with the transition address plus one more than the number of characters to be received.

The current, transition, and stop addresses are unrestricted 2-byte addresses, except that a zero length transmit field is not permitted. There is no maximum restriction in block length; that is, current, transition, and stop addresses. Each is a 16-bit address. If the stop address is equal to the transition address, the machine instruction becomes a transmit only operation.

At the start of the transmit and receive operation, the adapter sends hex 55 (two additional hex 55s if the Internal Clock feature is installed), and two SYN characters. During transmit, the BSCA inserts the sync pattern, SYN SYN, at every transmit timeout. SYN is not accumulated in the BCC and does not enter main storage. BCC compare takes place when an ITB, ETB, or ETX is received.

If the adapter entered data mode by receiving an STX or SOH, then only ETB, ETX, and ENQ are considered valid change of direction sequences. Outside of data mode, all turnaround sequences are considered valid change of direction sequences and will terminate the operation.

Busy stays on with the transmit and receive machine instruction throughout both sections of the operation until interrupt occurs. Interrupt occurs before the stop address is reached if a change of direction sequence is received.

ITB Operation

The IUS/US character is interpreted as the ITB control character to activate the ITB function. The master sends the BCC after the ITB, the slave receives and compares it; both stations continue transferring more data immediately thereafter with no line turnaround.

For nontransparent data, the master can (1) transmit all ITB blocks in a single transmit and receive instruction or (2) transmit each ITB block in a transmit only instruction as described for transparent ITBs in the next section.

When the slave receives an ITB character, the adapter remains busy and proceeds to receive the next ITB block. This continues until a change of direction character is recognized. When the ending sequence—ETB, ETX, or ENQ—is received, it is stored and an op-end interrupt occurs. At this time, the program checks the status bits to determine the appropriate reply.

Transparent Operation

In transmitting and receiving data, transparent mode is set by the contiguous sequence DLE STX. In transparency, the transmitting adapter automatically inserts a second DLE preceding each DLE from storage (except DLE STX), which is stripped by the receiving BSCA. The additional DLE does not enter BCC accumulation.

Either ETB, ETX, ITB, or ENQ ends transparent mode at the master if it is at a location one less than the transition address. Due to this coincidence, the master BSCA inserts a DLE so that the single DLE followed by ETB, ETX, ITB, or ENQ tells the slave to leave transparent mode. This DLE is stripped by the slave and is not included in the BCC at either station.

The use of the transition address to point to the control ETB, ETX, or ENQ allows replies to transparent data to consist of any number of characters. Limited conversational operation is possible in transparent, as well as nontransparent mode.

Each ITB block of transparent data must be transmitted with its own transmit machine instruction. No turnaround takes place after the ITB, and the adapter inserts at least two SYN characters (more, if necessary) until the next machine instruction is issued. During this period the adapter is not busy. Every ITB block must start out with DLE STX to again set transparent mode.

Disconnect Operation

The program can perform a disconnect operation on a switched network by giving a disable BSCA machine instruction, which drops the *data terminal ready* line to the modem. It should previously transmit a DLE EOT sequence with a transmit machine instruction to inform the other station that it is going *on-hook*. A received DLE EOT sequence should cause the slave station program to perform a disconnect operation.

Sufficient time must be allowed for the disconnect to occur before the program again enables BSCA. The 2-second timeout may be used to ensure this.

Receive Operation

The receive machine instruction is defined for use when it is necessary to perform a receive operation after termination of the previous machine instruction, such as when a receive timeout has occurred. The operation is the same as the receive part of the transmit and receive operation. The BSCA is busy for the entire operation.

This machine instruction must be used as a result of a receive timeout during a receive initial operation on a switched network.

Two-Second Timeout

This control code function is provided to obtain a 2-second delay before transmitting a TTD or WACK. The start 2-second timeout must be given only with the control instruction. When the timeout is completed, the BSCA generates an interrupt. The BSCA is not busy during a 2-second timeout. It can be terminated by issuing any BSCA SIO. Start 2-second timeout must not be issued if the adapter is busy.

The BSCA does not need to be enabled to perform the 2-second timeout operation.

Loading the Registers

Load machine instructions are used to load the unit definition table register, interrupt address register, current address register, transition address register, and stop address register.

Sensing

Sense machine instructions are used to store the current address register and BSCA status bytes. Figure 9-5 describes the BSCA status bytes. Byte 1 is stored in the location addressed by the operand address of the sense BSCA status machine instruction. Byte 2 is stored in the next lower storage location.

Data Checking

As the remote station transmits messages, it generates block check characters from the data bits transmitted. As these bits are received at the local communications adapter, the adapter generates a similar block check character from the data bits it receives. Each time the remote station transmits an ITB, ETB, or ETX character, it also transmits its block check characters. The local communications adapter compares these block check characters that it receives from the line with the block check characters that it generated from the data bits it received from the line. If the block check characters generated by the local communications adapter do not match the block check characters received from the line, the CRC/LRC/VRC status bit is set. While servicing the interrupt resulting from an ETB or ETX character, the program must sample the status bits and determine if a block check has occurred.

Byte	Bit	Meaning When On	Reset By
1	0-5	Not assigned.	
1	6	Data set ready. This indicates that the modem is ready to operate and that the BSCA has been enabled.	Modem losing its ready state or BSCA being disabled
1	7	Not assigned.	
2	0	Timeout status. A receive timeout (3.25 seconds) occurred during a receive operation.	Any noncontrol BSCA SIO
2	1	Data check during receive operation. a. A CRC compare check occurred (EBCDIC). b. A LRC/VRC check occurred (ASCII). <i>Note:</i> Characters having VRC checks are distinguished by a high order bit in main storage. These characters are never recognized as control characters by the BSCA.	Any noncontrol BSCA SIO
2	2	Not assigned.	

Figure 9-5. (Part 1 of 2) BSCA Status Indications

Byte	Bit	Meaning When On	Reset By
2	3	Overflow. BSCA did not move a character to or from main storage before the next character had to be moved to accommodate the line. An overflow does not terminate the operation.	Any noncontrol BSCA SIO
2	4	Invalid ASCII. BSCA found leftmost bit in ASCII byte on during transmit operation.	Any noncontrol BSCA SIO
2	5	Abortive disconnect. Indicates BSCA on switched network was enabled, then the modem became ready, then not ready. This indicates the connection has been released and causes data terminal ready to turn off. The program must allow enough time for a forced disconnect (BSCA controlled) to occur. The program can use the 2-second timeout to ensure this.	Disable BSCA
2	6	Adapter busy.	Op-end interrupt
2	7	Not assigned.	

Figure 9-5. (Part 2 of 2) BSCA Status Indications

If the interrupt is the result of an ETB or ETX character, the result of the block check compare determines which response character should be sent. The positive acknowledgment characters alternate; ACK 0 is transmitted in response to even-numbered blocks and ACK 1 is transmitted in response to odd-numbered blocks. The program is responsible for transmitting the correct positive acknowledgment. The first block of text transmitted is always considered an odd-numbered block. If the wrong acknowledgment character is returned, the master station assumes that a block of data or heading was missed and initiates an error recovery procedure.

When block checking is initiated by ITB, the result of the block check compare is not transmitted immediately. Instead, if the block check compare is equal, the communications adapter continues to receive and store characters. If the block check is incorrect, the VRC/LRC/CRC status bit is set on to indicate that a block check noncompare occurred. When the next ETB or ETX character is received, it is stored and an interrupt is generated. The status bits are sensed and tested to determine if all data was received correctly. An ENQ character also terminates the receive operation.

The lost data check is a program function. When the current address equals the stop address, a lost data error is indicated.

Suggested Error Recovery Procedures

At the end of every transmit and/or receive operation, the program should sense the BSCA status bytes. Test the status bits and perform the procedures for recovering from the error in the order given in Figure 9-6. The program must check for lost data and analyze the last two characters received to detect an abnormal response error.

Priority	Status		Error Condition	Error Recovery Procedure (Recommended Program Action)
	Byte	Bit		
1	2	4	Invalid ASCII character	All cases—Action 1
2	2	5	Abortive disconnect	All cases—Action 1
3	2	3	Overrun	Control mode—Action 5 Slave—Action 4 Master—Action 3
4	2	0	Receive timeout	Receive initial (switched)—Action 8 Control mode—Action 5 Slave—Action 4 Master—Action 3
5	2	1	CRC/LRC/VRC	Control mode—Action 5 Slave—Action 2 Master—Action 3
	Program detected error ¹		Lost data (CAR=SAR on receive)	
6	Program detected error ¹		Abnormal response	Control mode—Action 5 Slave: Absence of initial STX or terminal ETB/ETX—Action 4 Master: Improper ACK immediately preceded by timeout—Action 6 Master: Any response other than proper ACK or EOT—Action 7

¹The program should provide lost data detection.

Action Table

1. Permanent error occurred—operator must restart.
2. NAK was transmitted and received—retransmit data.
3. ENQ was transmitted and received—retransmit last response N times.
4. Issue receive portion of previous operation N times.
5. Retry last operation M times.
6. Transmit and receive last text. This is an intermediate action within a recovery procedure; it is taken by the master each time it transmits text, times out on receive, transmits ENQ, and receives the improper ACK. A system hangup will not occur because of the limitation on action 3.
7. Transmit and receive ENQ once. If response is NAK, do action 6 N times. If invalid response recurs, do action 1.
8. Issue SIO receive instruction.

The value M should be equal to or greater than N.

The value N should be a minimum of 7.

When M or N is reached (permanent error), the program should cancel the job and tell the operator the nature of the error condition by some means (such as an error message). Operator intervention is then required and the procedure is either to completely restart the job or to continue with the next job.

Note: A processor check stop causes an immediate cancel.

Figure 9-6. BSCA Error Conditions and Recovery Procedures

System and Error Statistics

The IBM system control program accumulates the following information for BSCA as a diagnostic aid. This data is logged to disk storage at close time.

Transmission Statistics

1. A count of data blocks transmitted successfully, as proven by the receipt of valid affirmative responses.
2. A count of data blocks that result in a negative response from the slave.
3. A count of invalid or no response replies to transmitted data blocks and to following ENQ control characters.
4. A count of slave station terminations (EOT in lieu of normal response to text).
5. A count of overrun checks on transmit operations.

Reception Statistics

1. A count of data blocks received correctly.
2. A count of data blocks received with BCC (or VRC) errors.
3. A count of ENQ characters received in message transfer state as a request from the master station to transmit the last response. ENQ as response to a transmitted WACK should not be included.
4. A count of master station forward terminations (TTD/NAK/EOT sequences).
5. A count of overrun checks on receive operations.

SDLC

Data that is transmitted or received by the SDLC (synchronous data link control) adapter is read from or written into main storage without any code translation. No code (such as EBCDIC or ASCII) is used; SDLC is bit oriented.

In addition, no control characters (such as ACK, NAK, and WACK used for BSCA) are used to manage the data link. The data link is controlled by the control field, which is part of the SDLC frame.

SDLC FRAME

The SDLC frame is the vehicle that transmits every command, every response, and all information over a data link using SDLC procedures. Each frame has a fixed format containing a beginning flag (F), a station address field (A), a control field (C), an information field (I), which is optional, a block check field (BC), and an ending flag (F). Thus, those frames that contain an information field have a format of F, A, C, I, BC, F.

Figure 9-7 and the following paragraphs describe each field within the SDLC frame.

Flag (F, __, __, __, __, F)

There are two flags, beginning and ending, for every SDLC frame. Both flags have a binary configuration of 01111110.

The beginning flag, in addition to starting the frame, initiates transmission error checking. The ending flag ends the frame and terminates the checking of transmission errors. When frames are contiguous, the ending flag of one frame may also serve as the beginning flag of the next frame.

The number of bits in a frame between a beginning and ending flag must be equal to or greater than 32 bits to constitute a valid frame. These 32 bits include the address field (8 bits), the control field (8 bits), and the block check field (16 bits). The information field is sometimes prohibited (see Figure 9-9), or it may be absent.

Flag Counter

Consecutive flags are automatically transmitted after a transmit-only instruction has been completed or after a valid addressed frame is received with the poll bit on. Both of these conditions start the flag counter.

The flag counter prevents the transmission of too many consecutive flags by allowing the data link to go idle when the counter overflows. The counter is reset when a new transmit operation is accepted.

Station Address (F, A, __, __, __, F)

The address field is an 8-bit field that follows the beginning flag in the frame format. This field always identifies the System/32 whether System/32 is transmitting to, or receiving from, the primary station. The primary station is never identified in the address field.




Figure 9-7. SDLC Transmission Frame

System/32, in addition to recognizing its own address, is capable of recognizing the broadcast address (all 1's). Recognition of the address field is implicit to accepting a frame. The station address is defined in byte 3 of the unit definition table (see *Unit Definition Table* in this chapter).

Control Field (F, A, C, __, __, F)

The control field is an 8-bit field that follows the station address field in the frame format. Both System/32 and the primary station use the control field to transfer information. System/32 also uses the control field for supervisory and nonsequenced responses; the primary station uses it for supervisory and nonsequenced commands.

The control field (see Figure 9-8) contains:

- Information for encoding the commands (from the primary station) and the responses (from System/32) required to control the data link. (See *SDLC Commands and Responses* in this chapter for a description of the commands and responses used by System/32.)
- A format identifier (bit 7 or bits 6 and 7) indicating whether the frame is of the information transfer, supervisory, or nonsequenced format.
- A P/F (poll/final) bit. A poll bit is sent by the primary station to authorize the transmission of data from System/32. System/32 sends a final bit in response to the poll bit when it has completed transmitting data. The P/F bit is always bit 3 of the control field.


- The sequence number of the frames that have been sent (Ns) and/or the sequence number of the next expected frame (Nr).

Counting Sequenced Frames

When a station sends a sequenced frame (a frame with an information transfer format), the frame is counted in bits 4-6 of the control field. Similarly, when an error-free sequenced frame is received, the frame is counted in bits 0-2 of the control field. (Note that frames with a supervisory format contain the count of the frames received. This count is kept to ensure that frames are in sequence.)

The Nr count is always the count of the next expected frame; the next incoming Ns count is equal to the Nr count. If the incoming Ns count agrees with the Nr count, the frame is in sequence and the Nr count advances. If the counts do not agree, the frame is out of sequence and the Nr count does not advance.

Up to seven frames may be sent before the receiving station must report its Nr count to the transmitting station. All outstanding frames must be retained by the transmitting station because a sequencing error may make it necessary to send them again.



¹ Nr is the sequence number of the next expected frame.
² Ns is the sequence number of the last frame that has been sent.
³ Codes for supervisory commands/responses.
⁴ Codes for nonsequenced commands/responses.

Figure 9-8. Control Field Format

Information Field (F, A, C, I, __, F)

This field, which follows the control field in the frame format, is not always included in the frame. Normally, a frame with an information transfer format contains an information field.

The information field is not restricted to any format or content; that is, it may contain any bit sequence. However, the length of the field is restricted to an integer number of 8-bit bytes and by the buffering constraints of the stations involved.

Block Check Field (F, A, C, I, BC, F)

The block check field, which precedes the ending flag of the frame, contains 16 bits for the purpose of checking transmission accuracy. It provides a cyclic redundancy check (CRC) to all bits within the frame except for the flags.

The SDLC commands and responses are summarized in Figure 9-9; they are described with each of the three control field formats in the following paragraphs.

Information Transfer Format

This format is identified with a 0 in bit 7 of the control field. Frames with this format are used to transfer information over a data link.

Only those frames containing this format are sequenced; therefore, the control field must contain both the Nr and the Ns count fields (see Figure 9-8). These two count fields ensure that sequenced frames are not lost or duplicated. When a sequenced frame is transmitted, the transmitting station increments its Ns count. The station receiving a valid, sequenced frame increments its Nr count. For more information on the Nr and Ns counts, refer to *Counting Sequenced Frames* in this chapter.

SDLC COMMANDS AND RESPONSES

The commands and responses are defined within the bit configuration of the control field. When System/32 receives one of these bit configurations from the primary station, it is a command; when System/32 transmits to the primary station, it is a response.

Format (See Note)	Control Field Bit Configuration							Acronym	Command	Response	I-Field Prohibited	Command/Response Description
	0	1	2	3	4	5	6					
I	Nr		P/F		Ns		0	I	X	X		Sequenced information frame
S	Nr		P/F	0	0	0	1	RR	X	X	X	Ready to receive
	Nr		P/F	0	1	0	1	RNR	X	X	X	Not ready to receive
NS	0	1	0	P	0	0	1	1	DISC	X		System/32 cannot receive or transmit information frames System/32 acknowledges DISC or SNRM System/32 can transmit on command Tests the transmission of data A nonvalid command was received by System/32; must receive a DISC or SNRM Exchange station identification System/32 is offline
	0	1	1	F	0	0	1	1	NSA		X	
	1	0	0	P	0	0	1	1	SNRM	X		
	1	1	1	P/F	0	0	1	1	TEST	X	X	
	1	0	0	F	0	1	1	1	CMR		X	
	1	0	1	P/F	1	1	1	1	XID	X	X	
	0	0	0	F	1	1	1	1	ROL		X	

Note: I = Information, S = Supervisory, and NS = Nonsequenced

Figure 9-9. SDLC Commands and Responses

Supervisory Format

Bits 6 and 7 of the control field identify this format; they contain a 0 and a 1, respectively. The format is used to acknowledge information frames or to report a busy condition.

Bits 4 and 5 of the control field are used to encode the commands and the responses. The supervisory commands and responses are:

- **RR (receive ready):** Used as a command or a response. The transmitting station acknowledges the sequenced frames through the Nr count minus 1. This command/response also indicates that the transmitting station is ready to receive.
- **RNR (receive not ready):** Used as a command or a response. The transmitting station sends RNR to indicate a temporarily busy condition in which no frames that require buffer space can be accepted. Sequenced frames through Nr minus 1 are acknowledged.

Nonsequenced Format

This format is identified with 1's in bits 6 and 7 of the control field. It is used to perform data link control functions. Communications using the nonsequenced format are not sequence-checked; they do not use the Nr and Ns count fields.

Excluding bit 3 (P/F) and bits 6 and 7 (format identifier), the other five bits are used for encoding the nonsequenced commands and responses. There are certain nonsequenced commands that require explicit nonsequenced responses from System/32. These commands are SNRM (set normal response mode), DISC (disconnect), TEST, and XID (exchange station identification). A response from System/32 to one of these commands takes precedence over any other supervisory or information transfer format response that might be pending.

If more than one nonsequenced command is received by System/32 prior to a response, the additional commands (more than one) are ignored. The response is to the first command received.

The commands and responses in the nonsequenced format for System/32 are:

- **DISC (disconnect):** This command places the receiving System/32 in a disconnected state. System/32 should respond with an NSA (nonsequenced acknowledgment); it should also disable the adapter when a DISC command is received. No information field is permitted with the disconnect command.
- **NSA (nonsequenced acknowledgment):** This is an affirmative response to an SNRM or DISC command; it acknowledges that the command was received. No information field is permitted with the NSA response.
- **SNRM (set normal response mode):** This command places System/32 in a normal response mode (NRM). System/32 remains in NRM until it receives a DISC command. The expected response to an SNRM command is NSA. If SNRM is received when the system is in NRM, System/32 treats the SNRM as a permanent hardware error. A System/32 in NRM cannot transmit until it receives a frame with the poll bit on.
- **TEST:** This is a command from the primary station or a response from System/32. The primary station initiates one round-trip transmission of test data to which System/32 responds; that is, the data that is sent to System/32 with a TEST command is normally returned with a TEST response from System/32 (unless the data was too long for the buffer, in which case the data is not returned). This command/response can contain an information field. The information field of the TEST response must be identical to the information field of the TEST command.
- **CMDR (command reject):** This is a response to an invalid command received by System/32. System/32 repeats the CMDR response until an SNRM or DISC command is received.

A command is invalid if:

- The command is not implemented at the receiving station.
- The information field is too long for the buffer space that was allocated (except for the TEST command).
- The Nr count is out of range.
- An information field was sent with a command that prohibits an information field.

A CMDR response includes an information field that provides the reason for the rejected command. The format of this field includes:

First byte—A duplication of the control field of the command that caused the CMDR response.

Second byte—The receiving station's Nr and Ns count fields as they existed immediately prior to detecting the reason for the CMDR.

Third byte—(0000wxyz)

0000 = Pad characters.

w = The Nr sequence count in byte 1 is out of range.

x = The information field was too long. (This bit is mutually exclusive with bit z.)

y = A prohibited information field was received. (Bit z must be on with this bit.)

z = An invalid command was received.

- **XID (exchange station identification):** This command/response is used by the primary station as a command that solicits station identification from the addressed System/32. The primary station also has the option of providing its own identification to the addressed System/32. System/32 uses this command/response only in response to a received XID command.
- **ROL (request online):** This response is transmitted to the primary station to indicate that System/32 is in a disconnected state (normal disconnect mode), and System/32 requests an online status. No information field is permitted with this response.

SDLC RESPONSE MODES

There are two response modes for a System/32 using SDLC procedures—NRM (normal response mode) and NDM (normal disconnect mode). In NRM, System/32 can transmit if it has received a frame with the poll bit on; single or multiple frames can be transmitted. The last frame transmitted has the final bit on if that frame is the seventh consecutive information frame. If less than seven consecutive information frames are transmitted, a supervisory frame (RR or RNR) with the final bit on follows the last information frame. Once a frame is transmitted with the final bit on, System/32 cannot transmit again until it receives another frame with the poll bit on.

In NDM, System/32 normally responds with ROL (request online) unless it receives an SNRM, DISC, TEST, or XID command.

SDLC TRANSMISSION STATES

There are four transmission states for an SDLC data link—active, disconnect, idle, and transient. Only one of these states can exist at any one time.

Active State

When the data link is in the active state, a station is transmitting or receiving data. Flags are used to initiate or maintain the active state. Once System/32 is in the active state, it must remain active until it sends a frame with the final bit on or until it must abort a frame.

Disconnect State

In the disconnect state when the data link is inoperative by specific intent of the primary station, no transmissions are possible. The primary station does not monitor the data link for incoming transmissions.

Idle State

In the idle state, the data link is operational but no transmissions are in progress. Whenever a station does not have the priority to transmit, that station reverts to the idle state.

Also, when 15 or more contiguous 1 bits are detected, the data link reverts to the idle state.

Transient State

When the data link is in the transient state, a station is getting ready to transmit. It is called a *turnaround delay*. The delay begins when a station initiates the request-to-send signal and ends when the modem provides the clear-to-send signal.

MAIN STORAGE DATA AREAS

The transmit buffer and receive buffer are a main storage data areas used by SDLC when data is transmitted or received over the data link.

Transmit Buffer

The transmit buffer, shown in Figure 9-10, contains the control field and information field for one frame to be transmitted by the SDLC adapter. During the transmit operation, the adapter reads and transmits one byte at a time from the transmit buffer.

The transmit buffer address (TBA) and transmit buffer stop address (TSA) must be specified by means of the load SDLC transmit buffer addresses instruction, and the data to be transmitted must be stored in the buffer before the transmit type instruction is issued.




Figure 9-10. Transmit Buffer at Start of Transmit Operation

Receive Buffer

The receive buffer, shown in Figure 9-11, contains the control field and information field received in one frame. During the receive operation, the SDLC adapter fills the receive buffer one byte at a time with data received on the data link.

The receive address (RA) and the stop address (SA) must be specified by means of the load SDLC receive buffer addresses machine instruction before the receive machine instruction is issued. A second receive buffer can be specified (for a receive machine instruction only) if the previous machine instruction was a receive machine instruction that has not been completed. Another receive buffer should not be specified if more than one receive operation is outstanding or pending, or if a frame was received with the poll bit on.




Figure 9-11. Receive Buffer at Conclusion of Receive Operation

SDLC OPERATIONS

All operations on the data link are controlled by machine instructions in the system processor.

Enable/Disable SDLC

The enable SDLC machine instruction enables the SDLC adapter and sets on the data terminal ready line to the modem if a nonswitched network configuration or a switched DTR (data terminal ready) configuration is specified in the unit definition table. If a switched CDSTL (connect data set to line) configuration is specified, the CDSTL line is not set on by the enable SDLC machine instruction.

The disable SDLC machine instruction disables the SDLC adapter and sets off the data terminal ready (or CDSTL) line to the modem. Power on reset, system reset, or IPL also disables the SDLC adapter and sets off the data terminal ready (or CDSTL) line.

Receive Initial

The receive initial machine instruction causes the SDLC initialization sequence to be performed and the first frame received to be loaded into the receive buffer. The modem interface initialization sequence depends upon the data line selected (switched DTR, switched CDSTL, or nonswitched).

Receive Initial (Switched DTR Network)

For a switched DTR network, the receive initial machine instruction causes the SDLC adapter to wait for the data set ready line to be set on. When the data set ready line is set on, the SDLC adapter (1) starts the inactivity counter, (2) generates an answer tone if one is required, and (3) loads the receive buffer with the data received on the data link.

When the receive operation is completed, a system interrupt occurs. At this time the bits in the completion table can be checked.

Receive Initial (Switched CDSTL Network)

For a switched CDSTL network, the receive initial machine instruction causes the SDLC adapter to wait for the ring indicate line to be set on. When the ring indicate line or the data set ready line from the modem is set on, the SDLC adapter (1) starts the inactivity counter, (2) sets on the CDSTL line, (3) generates an answer tone if one is required, and (4) loads the receive buffer with the data received on the data link.

When the receive operation is completed, a system interrupt occurs. At this time the bits in the completion table can be checked.

Receive Initial (Nonswitched Network)

For a nonswitched network, the receive initial machine instruction causes the SDLC adapter to load the receive buffer with the data received on the data link. The adapter does not start the inactivity counter.

When the receive operation is completed, a system interrupt occurs. At this time the bits in the completion table can be checked.

Receive

The receive machine instruction causes the SDLC adapter to start the inactivity counter and to load the receive buffer with data received on the data link.

A receive machine instruction may be issued even if the previous receive operation has not been completed. A receive machine instruction should not be issued if more than one receive machine instruction is outstanding or pending.

When a receive operation has been completed, a system interrupt occurs. At this time the status bits in the completion table can be checked.

Transmit Only

The transmit only machine instruction causes the SDLC adapter to transmit the data in the transmit buffer. When the transmit operation has been completed, the adapter holds the line in the active state by sending successive flag bytes until another transmit operation begins or a flag counter overflow occurs. The transmit only machine instruction allows the adapter to transmit successive frames without intervening receive operations.

When the transmit operation has been completed, a system interrupt occurs. At this time the status bits in the completion table can be checked.

Transmit and Receive

The transmit and receive machine instruction causes the SDLC adapter to perform a transmit operation followed by a receive operation. The adapter (1) transmits the data in the transmit buffer, (2) starts the inactivity counter (on switched lines), and (3) loads the receive buffer with the data received on the data link.

When the receive operation has been completed, a system interrupt occurs. At this time the status bits in the completion table can be checked.

Transmit Final

The transmit final machine instruction causes the SDLC adapter to (1) transmit the data in the transmit buffer and (2) generate a system interrupt. This instruction can be used when no reply is required to a final transmitted message. When the system interrupt occurs, the status bits in the completion table can be checked.

Load Operations

The load machine instructions are used to load into control storage the unit definition table, the system interrupt routine address, the transmit buffer addresses, and the receive buffer addresses.

Sensing

The sense machine instruction is used to store the SDLC completion table into a 4-byte area of main storage. The address of the rightmost byte of the 4-byte area is specified in the sense machine instruction.

SYSTEM INTERRUPTS

A system interrupt is generated by the SDLC adapter when it becomes necessary to inform the system program of empty or full transmit/receive buffers. Interrupts are also generated upon completion of an operation or as a result of an error condition during a transmit or receive operation.

On a receive operation (or the receive portion of a transmit and receive operation), an interrupt occurs if:

- A single valid addressed frame is detected.
- An addressed invalid frame is detected.
- An addressed valid frame is detected but with incorrect block checking.

On a transmit operation, an interrupt occurs if a frame has been sent with a transmit only or a transmit final machine instruction.

An interrupt occurs for either a transmit or a receive operation if:

- The TBA (transmit buffer address) has reached the TSA (transmit stop address) on a transmit operation or the RA (receive address) has reached the SA (stop address) on a receive operation and the trailing flag or an abort condition is recognized. Once the RA has reached the SA, there is no further data transfer to storage but the adapter continues to accumulate block check characters on the incoming data while monitoring for a trailing flag or an abort condition.
- The inactivity timer has timed out on a switched line.
- An adapter check has occurred.

While the system is processing an interrupt, the stacked operation complete status bit (bit 7 of byte 3 of the SDLC completion table) should be examined to determine whether the data received for the stacked operation can be processed.

SDLC COMPLETION TABLE

The results of a transmit and/or receive operation can be determined by examining the status bytes of the SDLC completion table. Figure 9-12 and the following paragraphs describe each bit of the table.

Bytes 0 and 1 – Data end address

Byte 2

Bit	Meaning	Bit set on when:
0	Timeout	The activity timer is completed.
1	Block check	A valid addressed frame is detected with an invalid block check.
2	Adapter check (transmit)	An error is detected in the SDLC adapter during a transmit operation. This bit is also set if another SIO is not issued before expiration of the flag fill timer.
3	Adapter check (receive)	An error is detected in the SDLC adapter during a receive operation.
4	Invalid frame	Any of the following occurs: <ul style="list-style-type: none">– A flag is detected off a byte boundary.– An ending flag is detected within 32 bits of the starting flag.– An abort sequence is detected.– An idle condition is detected between a starting flag and an ending flag.
5	Abortive disconnect	The data set ready line comes on and then goes off on a switched line.
6	Not used	
7	Stacked operation complete	A stacked operation is completed before interrupt processing of the previous operation begins.

Byte 3

0-5	Not used	
6	Data set ready	The SDLC adapter or modem (data set) is ready
7	Not used	

Figure 9-12. SDLC Completion Table

INACTIVITY TIMER FOR SWITCHED LINES

The inactivity timer is used by the SDLC adapter to avoid prolonged periods of inactivity (on a switched line) that might result from an error condition. Refer to the unit definition table (byte 1) in this chapter to determine the inactivity timeout period.

Error conditions causing inactivity allow the timer to run out (timeout), and a system interrupt to be generated with the timeout status bit set (bit 0 of byte 2 in the SDLC completion table).

The timer is started when a receive or a transmit operation is accepted. It is stopped on a receive operation when the station address is detected, or on a transmit operation after a turnaround delay. It is restarted during a receive operation on each character received and during a transmit operation on each character transmitted.

ADAPTER CHECKS

Adapter checks can occur on a receive operation or a transmit operation. On a receive operation, an adapter check occurs if another character is received before the previous character is sensed. On a transmit operation, a check occurs if it is time to transmit a character but no character was loaded into the transmit buffer.

An adapter check on a receive operation is identified by bit 3 of byte 2 of the SDLC completion table; bit 2 of byte 2 identifies an adapter check on a transmit operation.

Invalid Frame

A frame is invalid if any of the following occur after a beginning flag is detected on a receive operation:

- An ending flag is detected in less than 32 bits.
- A flag is detected off a byte boundary.
- An abort sequence is detected.
- An idle condition occurs.

An invalid frame is identified by bit 4 of byte 2 of the SDLC completion table.

Abortive Disconnect

An abortive disconnect occurs when the data set ready line has dropped on a switched line; bit 5 of byte 2 of the SDLC completion table is set on.

Stacked Operation Complete

If a stacked receive operation is completed before beginning the interrupt of the previous operation, bit 7 of byte 2 in the SDLC completion table is set on. Normally, under this condition, an error has not occurred and an interrupt for the stacked operation is not generated.

UNIT DEFINITION TABLE

The unit definition table is a 4-byte field that describes the configuration of the SDLC adapter. The table contains:

Byte 0—Line definition

<i>Bit 0</i>	0 = Normal rate line speed 1 = Half rate line speed
<i>Bit 1</i>	0 = External 1 = Internal clock
<i>Bit 2</i>	0 = Non-IBM modem 1 = IBM modem
<i>Bit 3</i>	0 = No tone required 1 = Answer tone required
<i>Bit 4</i>	0 = Normal line selected 1 = Standby line selected
<i>Bits 5-7</i>	001 = Nonswitched line 010 = Switched DTR (data terminal ready) 011 = Switched CDSTL (connect data set to line) 100 = Multipoint line

Byte 1—Inactivity timeout period

This byte is used by the adapter to establish the run time for the inactivity timer according to the following equation:

$$T_i = 3 (T_u) \text{ seconds}$$

where T_i is the nominal period for the inactivity timer and T_u is byte 2 of the unit definition table treated as a hexadecimal number.

Byte 2—Station address

This is the address within the SDLC frame that identifies System/32.

Byte 3—Reserved; must be 0

SDLC ZERO BIT INSERTION/DELETION

Zero bit insertion/deletion ensures that bit streams identical to the flag are not transmitted in the address, control, information, and block check fields of the frame. This is accomplished, in transmit mode, by inserting a binary 0 bit into the data stream after five contiguous 1 bits (see Figure 9-13).

In receive mode, a 0 bit following five contiguous 1 bits is deleted. If the bit (call it bit 6) following five contiguous 1 bits is also a 1 bit, the bit stream is either a flag or an error, which requires examination of the next bit. If the next bit (call it bit 7) is a 0 bit, the bit stream is accepted as a flag but a 1 bit indicates an error.


INTERNAL CLOCK

The internal clock must be implemented with those modems (data sets) that do not provide clocking to the adapter. When the internal clock and NRZI (non-return-to-zero inverted) transmission coding are both implemented, sixteen 0 bits are inserted into the data stream in front of the beginning flag. Insertion of these 0 bits provides 16 transitions that ensure initial bit synchronization.

NRZI TRANSMISSION CODING

Because SDLC is bit oriented, it is important to maintain bit synchronism. This is the function of NRZI (non-return-to-zero inverted).

NRZI prevents the occurrence of extended periods of transitionless data due to contiguous 0 bits by complementing the state of the data when transmitting a 0 bit. The data is not complemented when 1 bits are transmitted (see Figure 9-14). As a result, continuous transitions occur for contiguous 0 bits and no transitions occur for contiguous 1 bits.



Note: No 0's are inserted in the flag field.

Figure 9-13. Zero Bit Insertion/Deletion




Figure 9-14. NRZI Transmission Coding

Zero bit insertion/deletion creates transitions by inserting a binary 0 into the data stream after five contiguous 1 bits. Therefore, a transition must occur after the transmission of no more than five 1 bits (except for a flag).

NRZI must be implemented with nonsynchronous modems (requiring an internal clock) and with those synchronous modems that are characteristically sensitive to transitionless bit streams. If a synchronous modem is being used and its sensitivity to transitionless bit streams cannot be determined, the user should contact his IBM marketing representative.

Note: All DTEs (data terminal equipment) on the same data link must use the same encoding/decoding technique (NRZI or non-NRZI). Failure to use the same technique results in a lack of communications between the DTEs.

SDLC ERROR RECORDING

Three sectors are reserved on the disk for recording SDLC errors in either the SDLC error history table or the SDLC error counter table. The error history table (Figure 9-15) contains a 16-byte entry for each of the previous 32 temporary or permanent SDLC errors.

The error counter table (Figure 9-16) is a 54-byte entry containing the most recent job totals and the cumulative totals for nine different items. The most recent job counts for all nine items are logged into the table by SCP routines at end-of-job time; the cumulative counts for all nine items are updated by the SCP routines.

Byte	Contents
0-1	Date
2	Q-byte of start I/O instruction
3-4	Sense bytes
5	SDLC control field
7-10	Total number of information frames transmitted
11-14	Total number of information frames received
15	Terminal address

Figure 9-15. SDLC Error History Table

Byte	Contents	Last Job	Cumulative
0-1 2-5	Information frames transmitted	X	X
6-7 8-11	Information frames received	X	X
12-13 14-17	Total frames transmitted	X	X
18-19 20-23	Total frames received	X	X
24-25 26-29	Block check errors	X	X
30-31 32-35	Invalid frame errors	X	X
36-37 38-41	Abortive disconnect timeouts	X	X
42-43 44-47	Receive timeouts	X	X
48-49 50-53	Adapter checks	X	X

Figure 9-16. SDLC Error Counter Table

Chapter 10. Mag Card Unit Functions

The IBM 5321 Mag Card Unit (MCU) is a special feature that provides additional input/output capabilities for the System/32 user. The data resides on magnetic cards that are used on such devices as the IBM Mag Card II Selectric® typewriter. The magnetic card supports two primary system functions:

- Data interchange—where the magnetic card is the medium for data exchange between the system and external devices.
- Data storage—where data from the system is stored for future use, then loaded back into the system at a later time when needed for a job.

PHYSICAL CHARACTERISTICS

Only one side of the magnetic card is used. The magnetic card surface is divided into tracks as shown in Figure 10-1. Each magnetic card contains 50 tracks, and each track contains up to 101 data characters.

The pack feed slot (hopper) holds 50 cards and the stacker holds 60 cards.




Figure 10-1. Magnetic Card Track Recording Arrangement

OPERATIONAL CHARACTERISTICS

The system control program controls the operation of the MCU by building mag card unit IOBs (Figure 10-2), placing the IOBs on the system queue, then issuing start MCU IOB machine instructions to initiate the actions.

Main storage testing of the mag card unit status is done by interrogating the IOB sense bytes, flag byte, and completion code. Any errors that are detected should be handled immediately to prevent loss of the error status.

Displacement of Leftmost Byte (hex)	IBM Program Label	Length in Bytes	Field Description
0	MCBCPT	2	This is the chain pointer, the address of the next IOB.
2	MCBCMP	1	This is the MCU completion code (hex): 80 = IOB active 41 = Error completion 40 = Operation complete
3	MCBCMMD	1	This is the command code (hex): 53 = Sense 52 = Write current track 51 = Read current track 50 = Control
4	MCBMOD	1	This is the command modifier (hex): 0C = Set/reset indicators and alarm 0B = Exit 0A = Load tilt/rotate table (See Appendix G) 08 = Home 07 = Feed 06 = Stack 05 = Track step up 04 = Eject
5	MCBBUF	2	This is the address of the data buffer or the left byte of the 256-byte tilt/rotate table.
7	MCBSENS0	1	Sense byte 0 (hex): 80 = Device parity error 40 = Head at track 1 20 = Invalid command or command not accepted 10 = Card is present in a valid position 08 = Interrupts enabled 04 = Card handling error 02 = Read or write error 01 = Start latch on

Figure 10-2 (Part 1 of 2). Mag Card Unit IOB Format

Displacement of Leftmost Byte (hex)	IBM Program Label	Length in Bytes	Field Description
8	MCBSENS1	1	Sense byte 1 (hex): 80 = Ready 40 = Card jam 20 = A card is present in the single feed slot 10 = Head is at track 50 08 = Overrun 04 = Read or write error—intracharacter error 02 = Data not found 01 = Timeout interrupt
9	MCBCNT	1	This is the character count.
A	MCBFLAG	1	This is the flag byte. <i>Bit on Meaning</i> 0 Invalid character in buffer 2 No TTC found on I/O 3 No dummy character found on read 4 Carriage return character found 5 Track link character found 6 Card eject character found 7 Card repeat character found
B	MCBIAB	1	This is the indicator/alarm byte. <i>Bit on Meaning</i> 4 Turn on Message light 6 Reset start latch 7 Turn on alarm <i>Bit off Meaning</i> 4 Turn off Message light 7 Turn off alarm
C	MCBRTC	1	Retry count
D	MCBRV	2	Reserved
F	MCBARR	3	Reserved for mag card unit access method

Figure 10-2 (Part 2 of 2). Mag Card Unit IOB Format

Interrupt Processing

Any process initiated by the mag card unit microcode results in mag card unit interrupts. These interrupts are automatically processed by the microcode.

No mag card unit interrupt handler is required at the main storage level.

MCU Read and Write Operations

Data is read and written track by track. On a read operation, reading continues until a valid TTC (track terminator character) is encountered on the magnetic card. On a write operation, writing continues until a valid TTC is encountered in the main storage buffer. For either a read or write operation, a valid TTC must be found within 102 characters or error completion is posted in the IOB. The main storage routine must supply a 102-byte buffer.

Upon completion of a read or write operation, the IOB indicates the type of track terminator found and the number of characters read or written including the TTC. The valid TTCs are carriage return, page end, track link, and card repeat. Under control of user programs, these TTCs serve as indicators for further operations.

Card Movement

Card movement is controlled by the exit, eject, stack, and feed commands. Exit and eject commands cause the card to be ejected through the single feed slot. The exit command also causes the read/write head to move to the home position (track 1). The stack command causes the card in the baseplate to move to the stacker and the read/write head to move to home position (track 1). The feed command stacks the card in the baseplate, moves the head to home position, and feeds a card from the hopper.

Track Change

Track changing is done by stepping up the read/write head or using the home command. Track 1 and track 50 indicators are available in the MCU sense bytes in the IOB. The home command returns the read/write head to track 1.

Track Format

The magnetic card track format is shown in Figure 10-3. The dummy character is the first character the MCU writes on a track. The dummy character is controlled by the system microcode and is checked by the system on the readback after a write operation. The dummy character is not passed on to the user and does not appear in the main storage data buffers.

A data character contains the standard IBM Mag Card II Selectric® typewriter tilt and rotate control characters.

The track terminator characters are tilt and rotate codes that indicate the end of a track. The valid track terminators are carriage return, track link, page end, and card repeat. The track terminator character is the last character written on the track, and is passed on to the data buffers provided by the user.

All characters on the track are in nine-bit code. The first bit (the start bit) and the last bit (the stop bit) are used by the MCU for error checking. The seven bits between the start and stop bits are the data bits.




Figure 10-3. Magnetic Card Track Format

Operator's Console

The mag card unit operator's console is shown in Figure 10-4.




Figure 10-4 Mag Card Unit Operator's Console

Power Light

This light indicates that power is applied to the mag card unit.

Ready Light

This light indicates that the mag card unit is ready to accept a command.

Message Light

This light indicates that an operator message is on the display screen.

Alarm Switch

This switch enables and disables the audible alarm on the MCU.

Eject Key

This key causes the magnetic card that is present in the baseplate to be ejected through the single feed slot. This key can be enabled only if the Ready light is off.

Start Key

This key sets the start latch and turns on the Ready light, telling the operator the MCU is ready to accept a command.

Stop Key

The Stop key resets the start latch, disables the Ready light, and turns off the audible alarm.

CHECK CONDITIONS AND SENSE INFORMATION

Sense Byte 0

Bit Description

- | Bit | Description |
|-----|--|
| 0 | <i>DPE</i> indicates a device parity error. A bit or bits were lost while transferring data to or from the MCU. The IOB is posted with error completion. |
| 1 | <i>TK1</i> indicates that the read/write head is at track 1. This is an error condition if a home command is issued and the read/write head is at track 1. In this case, the IOB is posted with error completion and bit 2 of sense byte 0 will be set. |
| 2 | <i>INV</i> indicates that the command or command modifier is invalid or the command cannot be accepted by the MCU because of error conditions. Interrogation of the sense bytes and flag byte will describe the error conditions. The IOB is posted with error completion. |

Bit	Description
3	<p><i>CARD</i> indicates that a card is present in the MCU in a valid position. This is an error condition in the following cases:</p> <ol style="list-style-type: none"> 1. An exit, eject, stack, read, or write command is attempted and <i>CARD</i> is not on. In this case, the IOB is posted with error completion and bit 2 of sense byte 0 is set. 2. <i>CARD</i> is not on after a feed command. The IOB is posted with error completion.
4	<p><i>ENAB</i> indicates that MCU interrupts have been enabled by microcode. Power on, IPL, or microcode disables interrupts. This is an error condition in the following cases:</p> <ol style="list-style-type: none"> 1. An exit, eject, track step up, stack, feed, home, read, or write command is attempted and interrupts are not enabled. The IOB is posted with error completion and bit 2 of sense byte 0 is set. 2. An interrupt is received from a completed track step up, stack, feed, or home command and interrupts are not enabled. The IOB is posted with error completion.
5	<p><i>LUP</i> indicates a handling error. Either a card is jammed in the transport, or a card is present in the single feed slot.</p>
6	<p><i>ERR</i> indicates a read or write error <i>FERR</i>, <i>DNF</i>, or <i>OVRN</i> from sense byte 1. See descriptions in sense byte 1.</p>
7	<p><i>START</i> indicates the start latch is on. This condition is indicated by the Ready light on the MCU operator console. The latch is set on by the start key on the MCU operator console and set off by the Stop key on the MCU console or by an error condition. If an exit, eject, track step up, stack, feed, home, read, or write is attempted and the start latch is not on, IOB error completion is posted and bit 2 of sense byte 0 is set.</p>

Sense Byte 1

Bit	Description
0	<p><i>RDY</i> indicates that the MCU is ready to accept a command. Once a command is accepted by the mag card unit, <i>RDY</i> turns off until the command is completed. If <i>JAM</i>, <i>TCRD</i>, or <i>DNF</i> occurs during execution of the command, <i>RDY</i> remains off until the condition is removed. This is an error condition if:</p> <ol style="list-style-type: none"> 1. An exit, eject, track step up, stack, feed, home, read, or write is attempted and <i>RDY</i> is not on. The IOB is posted with error completion and bit 2 of sense byte 0 is set. 2. An interrupt is received from a completed track step up, stack, feed, or home command and <i>RDY</i> is not on. The IOB is posted with error completion.
1	<p><i>JAM</i> indicates that a card jam has occurred in the MCU transport. <i>RDY</i> is held off until the condition is corrected. The IOB is posted with error completion.</p>
2	<p><i>TCRD</i> indicates that a card is present in the single feed slot. Ready is held off until the condition is corrected. This is an error condition if the <i>TCRD</i> is on after any command other than an exit or eject. The IOB is posted with error completion.</p>
3	<p><i>TK50</i> indicates that the mag card unit read/write head is at track 50. This is an error condition only if a track step up command is attempted and the read/write head is at track 50. The IOB is posted with error completion and bit 2 of sense byte 0 is set.</p>
4	<p><i>OVRN</i> indicates that an interrupt occurred from the MCU and a previous interrupt had not yet been serviced. The IOB is posted with error completion.</p>
5	<p><i>FERR</i> indicates that a read or write intracharacter error occurred on a read, write, or write readback checking. The read or write IOB is posted with error completion.</p>

Bit Description

- 6 *DNF* indicates data not found. An error has occurred on a read, write, or write readback checking. The read or write IOB is posted with error completion.

- 7 *TIMEOUT* indicates that a timeout interrupt has occurred. This is an error condition in the following cases:
 - 1. A track step up, stack, feed, home, read, or write command is started and the interrupt received at the completion of the operation is a timeout interrupt. The IOB is posted with error completion.

 - 2. An eject or exit command is started, and the interrupt received at completion of the operation is not a timeout interrupt. The IOB is posted with error completion.

Error Recovery Procedure

The system performs mag card unit error recovery without special programming. If the error persists after three retries on a write operation or ten retries on a read operation, the system logs the error data and issues a message to the operator for action.

Chapter 11. Data Recorder Attachment Functions

The data recorder attachment feature allows either the IBM 129 Card Data Recorder or the IBM 5496 Data Recorder to be attached to System/32. The 129 provides 80-column card capability and the 5496 provides 96-column card capability. In addition, a 129 equipped with the variable-length card feed feature can handle 51-, 60-, 66-, and 80-column cards.

When used online, the 129 and 5496 data recorders allow punched card data to be read into System/32, and data from the system to be punched into cards. Optionally, the data may also be printed on the cards. The 129 reads cards at a rate of 50 cards per minute and punches cards at a rate of 12 to 50 cards per minute, depending on the number of columns punched. The 5496 reads and punches 21 cards per minute.

OPERATIONAL CHARACTERISTICS

The user program controls data recorder operation (reading and punching) by building data recorder IOBs as shown in Figure 11-1, then queuing before issuing start data recorder IOB machine instructions to initiate the action. The program then waits for the data recorder to finish the operation before continuing.

The Inquiry function should not be used when a data recorder IOB is in process. Disable the Inquiry function by masking the system level interrupts. If it is not disabled, an Inquiry with a 2 option can cause the system to hang up; this initiates the 7-second timeout.

In addition, operation of keys or switches on the 129 or 5496 during online operations (other than those required for online operation) can cause machine and program malfunctions.

Data Buffer

The data buffer in main storage contains EBCDIC data. This buffer is either 80 or 96 bytes long. The 129 transfers 80 bytes of data to and from this buffer. (For machines equipped with the variable-length card feed feature, these buffers must be blanked between jobs.) The 5496 transfers 96 bytes of data to and from this buffer.

Displacement of Leftmost Byte in Hex	IBM Program Label	Length in Bytes	Field Description
0	SIQBCHAN	2	Bytes 0 and 1—This is the address of the next IOB in the chain (chain pointer). The chain address is not used and should be set to hex FFFF by the program.
2	SIQBCCDE	1	<p>Byte 2—This byte contains the completion code:</p> <p>Bit 0 I/O busy</p> <p>Bit 1 Operation complete. Set on when processing completes. Set off by the user program. If on when SIO is issued, no-op occurs and status is put into IOB.</p> <p>Bits 2-6 Not used.</p> <p>Bit 7 Error detected. Set on if any error occurs. Set off by using program.</p>
3	SIQBQ	1	<p>Byte 3—This byte contains the Q-code:</p> <p>Bits 0-3 Attachment address. Hex 5.</p> <p>Bits 4-7 Command field.</p> <p>0000—Invalid.</p> <p>0001—Read command.</p> <p>0010—Punch command.</p> <p>0011—Invalid.</p> <p>0100—Invalid.</p> <p>0101—Invalid.</p> <p>0110—Invalid.</p> <p>0111—Invalid.</p>
4	SIQBR	2	<p>Byte 4—R byte</p> <p>Bits 0-7 Reserved</p> <p>Byte 5—Reserved.</p>
6	SIQBcura	2	Bytes 6 and 7—Current address. This field must point to the beginning of the data buffer. (Current address set to its lowest value.) Current address is updated at complete time, and points to location one past end of data buffer.
8	Status Bytes	2	<p>Byte 8—status byte 0</p> <p>Byte 9—status byte 1</p>

Figure 11-1. Data Recorder IOB Format

DATA RECORDER CHECK CONDITIONS AND STATUS

These bits show the conditions that result after execution or attempted execution of an operation requested by the IOB.

Byte 0

Bit	Meaning
-----	---------

- | | |
|---|---|
| 0 | <i>Offline</i> indicates that the data recorder is offline. Changing the switch settings to put the data recorder online resets this bit. |
| 1 | <i>Transport jam</i> indicates that the last card handled (read or punched) did not exit the read station at the proper time. This condition is latched in the attachment feature and is reset by correcting the condition and pressing the VERIFY RESET key on the 129 or the RELEASE key on the 5496. |
| 2 | <i>Hopper jam, stacker full, or hopper empty</i> indicates that one of these problems exists that requires operator intervention. Correcting the condition by following the error recovery procedure resets the error in the device. See <i>Error Recovery Procedures</i> in this chapter. |
| 3 | <i>Timeout check</i> indicates that the data recorder attachment has experienced a functional error; the operation was not completed. |
| 4 | <i>Incorrect card code</i> indicates that during a punch operation, a character code not in the 5496 character set was issued to a 5496 data recorder. Only the valid bits (BA8421) in the decoded character (DCBA8421) are used by the 5496. If either or both the D and C bits are on, they are dropped because the 5496 only punches the six-bit code (BA8421). |
| 5 | <i>Compare error on read or punch</i> indicates that the read or punch data did not match the compared data. During a read operation, the read data is returned to the data recorder and the data sent is compared to the data received. During a punch operation, the data recorder attachment sends the punch data back to the system where the comparing is done. The 129 can also have a compare error because an invalid card code was punched in the card. Another read or punch operation resets this bit. |

- | | |
|---|--|
| 6 | <i>129 attached</i> indicates that the 129 Card Data Recorder is attached. If this bit is off, the 5496 Data Recorder is attached. |
|---|--|

- | | |
|---|----------|
| 7 | Not used |
|---|----------|

Byte 1

Bits	Meaning
------	---------

- | | |
|-----|----------|
| 0-7 | Reserved |
|-----|----------|

ERROR RECOVERY PROCEDURES

The system performs data recorder error recovery procedures without special programming. However, some error conditions require special operator intervention.

129 Error Recovery

Compare Error: Neither a compare error on a read command, nor an incorrect card code will stop the card from being processed. Remove the last card in the stacker and any cards in the transport by using the CLEAR switch. In read mode, place these cards in the correct sequence back in the hopper, or discard them if in punch mode. Press the FEED key twice and then retry the command.

Stacker Full: A stacker full condition blocks feeds and forces hopper empty. Empty the stacker and press the FEED key once. If the condition occurs during punching, hold down the MULT PCH key while simultaneously operating the CLEAR key. Then press VERIFY RESET. The 88 in the column indicator will change to an 8A before the error is reset.

No Card Registered: Equivalent to hopper empty/hopper jam.

Hopper Empty/Hopper Jam: On a read operation, empty the stacker or fill the hopper. Press the FEED key until two cards are fed. The 88 will no longer appear in the 129 column indicator. On a punch operation, empty the stacker or fill the hopper. Hold down the MULT PCH key and simultaneously operate the CLEAR key. Press the FEED key until two cards are fed. Then press VERIFY RESET. Note that the 88 in the column indicator changes to 8A before the error is reset.

Transport Jam: Place the last card read, plus the cards in the register and preregister stations, in the hopper in the proper sequence. Press the FEED key twice, then press VERIFY RESET. Then retry the command.

A transport jam while punching is cleared in much the same manner except that the last card punched is discarded and the command is retried.

If a transport jam occurs during card reading and the card is damaged, a new card must be punched. To punch a new card:

- Take the data recorder offline without releasing a new card.
- Clear the jam and release a new card.
- Punch the new card in the normal offline manner.
- Place this card (plus any cards that were registered and preregistered) in the hopper in the proper sequence.
- Return to online mode. The column indicator will still indicate transport jam. Reset this condition by pressing the VERIFY RESET key.

Timeout Check: An attachment problem has caused a timeout check. You cannot complete the operation.

5496 Error Recovery

Compare Error: A compare error on a read or punch does not stop the card from being processed. Remove the card from the stacker and either replace it in the hopper if reading or discard it if punching; then retry the command.

Stacker Full/Hopper Jam/Hopper Empty: With this error, the FEED CHECK light and the STACKER FULL light may be on. If the STACKER FULL light is on, empty the stacker and press the RELEASE key. If the STACKER FULL light is off, and one or more cards remain in the hopper, repair any damaged card in the hopper or just out of the hopper. Place the cards in the hopper and press the RELEASE key.

Transport Jam: With a transport jam, the FEED CHECK light is on. Clear the jam and place the cards back in the hopper. Press the RELEASE key and retry the command.

Only jams involving more than one card necessitate a job restart because, normally, only one card is in process at any given time.

If a transport jam occurs during card reading, and the card is damaged, a new card must be punched. To punch a new card:

- Change the TERMINAL/MANUAL switch to MANUAL (offline) without first pressing the RELEASE key.
- Press the RELEASE key.
- Punch a new card in the normal offline manner.
- Replace the new card, plus any cards that were registered or preregistered, in the hopper in the proper sequence.
- Return to online mode by switching the TERMINAL/MANUAL switch to the TERMINAL position.

Timeout Check: An attachment problem has caused a timeout check. You cannot complete the operation.

Chapter 12. 1255 Magnetic Character Reader Attachment Functions

For information concerning the 1255 Magnetic Character Reader attachment, see *IBM System/32 1255 Magnetic Character Reader Reference and Logic Manual*, GC21-7692.

Appendix A. Machine Instruction Formats

Op Code	Type
00 04 06 07 08 0A 0B 0C 0D 0E 0F	<p style="text-align: center;">Direct</p> <p style="text-align: center;">6 bytes</p>
10 14 16 17 18 1A 1B 1C 1D 1E 1F	<p style="text-align: center;">Direct Indexed</p> <p style="text-align: center;">5 bytes</p> <p style="text-align: right;">XR1</p>
20 24 26 27 28 2A 2B 2C 2D 2E 2F	<p style="text-align: center;">Direct Indexed</p> <p style="text-align: center;">5 bytes</p> <p style="text-align: right;">XR2</p>
30 31 34 35 36 38 39 3A 3B 3C 3D	<p style="text-align: center;">Direct</p> <p style="text-align: center;">4 bytes</p>

Op Code	Type
40 44 46 47 48 4A 4B 4C 4D 4E 4F	<p style="text-align: center;">Indexed Direct</p> <p style="text-align: center;">5 bytes</p> <p style="text-align: right;">XR1</p>
50 54 56 57 58 5A 5B 5C 5D 5E 5F	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">4 bytes</p> <p style="text-align: right;">XR1 XR1</p>
60 64 66 67 68 6A 6B 6C 6D 6E 6F	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">4 bytes</p> <p style="text-align: right;">XR1 XR2</p>
70 71 74 75 76 78 79 7A 7B 7C 7D	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">3 bytes</p> <p style="text-align: right;">XR1</p>

Op Code	Type
80 84 86 87 88 8A 8B 8C 8D 8E 8F	<p style="text-align: center;">Indexed Direct</p> <p style="text-align: center;">XR2</p>
90 94 96 97 98 9A 9B 9C 9D 9E 9F	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">XR2 XR1</p>
A0 A4 A6 A7 A8 AA AB AC AD AE AF	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">XR2 XR2</p>
B0 B1 B4 B5 B6 B8 B9 BA BB BC BD	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">XR2</p>

Op Code	Type
C0 C1 C2	<p style="text-align: center;">Direct</p>
D0 D1 D2	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">+XR1</p>
E0 E1 E2	<p style="text-align: center;">Indexed</p> <p style="text-align: center;">+XR2</p>
F0 F1 F2 F3 F4 F5	

Appendix B. EBCDIC Code Meanings

Below are definitions of the column headings used in the following table.

Hex Value. The internal EBCDIC code used by the system, expressed as a hexadecimal notation.

Binary Value. The internal EBCDIC code expressed as a binary notation.

Print Graphic. The graphic printed by this system for the EBCDIC code shown. For example, graphics printed for the EBCDIC code stored in the print data field (the field specified in the load print data address register instruction as data to be printed) correspond to the binary values shown in the chart. Hence, a main storage value of hex 6C is printed as %.

Related Keyboard Key. This column specifies the key that must be pressed to send the associated EBCDIC code to the keyboard/display screen IOB as a data byte. For example, pressing the ENTER key on the keyboard stores hex 10 in the keyboard/display screen IOB data byte.

Related Dual Case Keyboard Key. This column specifies the keys that must be pressed to send the associated EBCDIC code to the keyboard/display screen IOB as a data byte if the dual case feature is installed and the keyboard has been defined to an uppercase and lowercase mode. In some cases, no assignment is made for the special graphic characters because this key assignment changes as the keyboard is redefined.

Display Screen Graphic. This column shows the graphic that is displayed on the display screen for the associated main storage EBCDIC code shown in the binary value column. For example, if the program issues a start keyboard/display screen IOB instruction, and if the IOB specifies that a field in main storage be transferred to the keyboard/display screen buffer and subsequently displayed, the characters displayed for the EBCDIC binary values in the bytes moved from main storage correspond to the associated graphics shown in the display screen graphic column. A main storage value of hex 50 is displayed as &.

BSCA Communications Character. The system may display data entered from a diskette prepared on a 3741 with the BSCA feature. In such cases, the communications characters shown in this column correspond to the EBCDIC binary value on the table. For example, SYN is displayed as graphic 2, but is not printed (hex 32 has no printable graphic).

Special Print Graphic. The graphic printed by the system when equipped with uppercase and lowercase printing and the 96-character print belt. Certain characters are altered from the standard 48- and 64-character belts. For example, a greater-than symbol (>) on the standard print belt prints as the degree symbol on the special print belt (hex 2E).

Special Display Screen Graphic. The graphic displayed by the system when equipped with the uppercase and lowercase feature. Certain characters displayed as uppercase characters are displayed as lowercase with the feature. For example, the alphabet (A through Z) is displayed as lowercase letters (hex 81 through 89, 91 through 99, and A2 through A9).

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
00	00000000							
01	00000001		INQ		A	SOH		a
02	00000010				B	STX		b
03	00000011				C	ETX		c
04	00000100				D			d
05	00000101				E			e
06	00000110		ERROR RESET		F			f
07	00000111				G			g
08	00001000				H			h
09	00001001				I			i
0A	00001010		↑		J			j
0B	00001011		↓		K			k
0C	00001100		←		L			l
0D	00001101		→		M			m
0E	00001110				N			n
0F	00001111				O			o
10	00010000		ENTER		P	DLE		p
11	00010001		ENTER +		Q			q
12	00010010		ENTER -		R			r
13	00010011		FIELD ADV		S			s
14	00010100		REC ADV		T			t
15	00010101		FIELD BKSP		U			u
16	00010110		REC BKSP		V			v
17	00010111		DUP (SHIFT)		W			w
18	00011000		DUP		X			x
19	00011001		ROLL ↑		Y			y
1A	00011010		ROLL ↓		Z			z
1B	00011011		← (SHIFT)		[[
1C	00011100		→ (SHIFT)]]
1D	00011101				^			^
1E	00011110		CODE		_			_
1F	00011111				`	ITB		`
20	00100000				~			~
21	00100001				!			!
22	00100010				@			@
23	00100011				#			#
24	00100100				\$			\$
25	00100101				%			%
26	00100110				&	ETB		&
27	00100111				'			'
28	00101000				((
29	00101001))
2A	00101010				*			*
2B	00101011				+			+
2C	00101100				,			,
2D	00101101				-	ENQ		-

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
2E	00101110		CMD		>			°
2F	00101111				?			?
30	00110000				0			2
31	00110001				1			3
32	00110010				2	SYN		½
33	00110011				3			0
34	00110100				4			¼
35	00110101				5			®
36	00110110				6			£
37	00110111				7	EOT		↑
38	00111000				8			↓
39	00111001				9			¶
3A	00111010				:			:
3B	00111011				#			#
3C	00111100				@	NAK		@
3D	00111101				,			,
3E	00111110				=			=
3F	00111111				"			"
40	01000000	Blank	Space	Space	Blank	Blank	Blank	Blank
41	01000001				A			a
42	01000010				B			b
43	01000011				C			c
44	01000100				D			d
45	01000101				E			e
46	01000110				F			f
47	01000111				G			g
48	01001000				H			h
49	01001001				I			i
4A	01001010	¢	¢		¢	¢	¢	¢
4B	01001011
4C	01001100	<	<		<	<	±	±
4D	01001101	((((((
4E	01001110	+	+		+	+	+	+
4F	01001111						[[
50	01010000	&	&		&	&		&
51	01010001				J			j
52	01010010				K			k
53	01010011				L			l
54	01010100				M			m
55	01010101				N			n
56	01010110				O			o
57	01010111				P			p
58	01011000				Q			q
59	01011001				R			r
5A	01011010	!	!		!	!	!	!
5B	01011011	\$	\$		\$	\$	\$	\$

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
5C	01011100	*	*		*	*	*	*
5D	01011101))))))
5E	01011110	;	;		;	;	;	;
5F	01011111]]]]]]
60	01100000	-	-		-	-	-	-
61	01100001	/	/		/	/	/	/
62	01100010				S			s
63	01100011				T			t
64	01100100				U			u
65	01100101				V			v
66	01100110				W			w
67	01100111				X			x
68	01101000				Y			y
69	01101001				Z			z
6A	01101010				\	,	¢	¢
6B	01101011	,	,		,	,	,	,
6C	01101100	%	%		%	%	%	%
6D	01101101				-	-	-	-
6E	01101110	>	>		>	>	°	°
6F	01101111	?	?		?	?	?	?
70	01110000				0	(70)		2
71	01110001				1			3
72	01110010				2			½
73	01110011				3			∅
74	01110100				4		®	¼
75	01110101				5			®
76	01110110				6			£
77	01110111				7			↑
78	01111000				8			↓
79	01111001				9		¶	¶
7A	01111010	:	:		:	:	:	:
7B	01111011	#	#		#	#	#	#
7C	01111100	@	@		@	@	@	@
7D	01111101	'	'		'	'	'	'
7E	01111110	=	=		=	=	=	=
7F	01111111	"	"		"	"	"	"
80	10000000				A			a
81	10000001				B		a	a
82	10000010				C		b	b
83	10000011				C		c	c
84	10000100				D		d	d
85	10000101				E		e	e
86	10000110				F		f	f
87	10000111				G		g	g

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
88	10001000			nonshift H	H		h	h
89	10001001			nonshift I	I		i	i
8A	10001010				€			€
8B	10001011				.			.
8C	10001100				<			±
8D	10001101				((
8E	10001110				+			+
8F	10001111							
90	10010000				&			&
91	10010001			nonshift J	J		j	j
92	10010010			nonshift K	K		k	k
93	10010011			nonshift L	L		l	l
94	10010100			nonshift M	M		m	m
95	10010101			nonshift N	N		n	n
96	10010110			nonshift O	O		o	o
97	10010111			nonshift P	P		p	p
98	10011000			nonshift Q	Q		q	q
99	10011001			nonshift R	R		r	r
9A	10011010							
9B	10011011				*\$			\$
9C	10011100							
9D	10011101))
9E	10011110				;			;
9F	10011111]]
A0	10100000				=			-
A1	10100001				/		¼	¼
A2	10100010			nonshift S	S		s	s
A3	10100011			nonshift T	T		t	t
A4	10100100			nonshift U	U		u	u
A5	10100101			nonshift V	V		v	v
A6	10100110			nonshift W	W		w	w
A7	10100111			nonshift X	X		x	x
A8	10101000			nonshift Y	Y		y	Y
A9	10101001			nonshift Z	Z		z	z
AA	10101010				∕			∕
AB	10101011				∕			∕
AC	10101100				%		%	%
AD	10101101				=		-	-
AE	10101110				>			°
AF	10101111				?			?
B0	10110000				0			2
B1	10110001				1			3
B2	10110010				2			½
B3	10110011				3			0
B4	10110100				4			¼
B5	10110101				5			®

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
B6	10110110				6			£
B7	10110111				7			↑
B8	10111000				8			↓
B9	10111001				9			¶
BA	10111010				:			:
BB	10111011				#			#
BC	10111100				@			@
BD	10111101				,			,
BE	10111110				=			=
BF	10111111				"			"
C0	11000000				Blank		2	2
C1	11000001	A	A	shift A	A	A	A	A
C2	11000010	B	B	shift B	B	B	B	B
C3	11000011	C	C	shift C	C	C	C	C
C4	11000100	D	D	shift D	D	D	D	D
C5	11000101	E	E	shift E	E	E	E	E
C6	11000110	F	F	shift F	F	F	F	F
C7	11000111	G	G	shift G	G	G	G	G
C8	11001000	H	H	shift H	H	H	H	H
C9	11001001	I	I	shift I	I	I	I	I
CA	11001010				é	é		é
CB	11001011							
CC	11001100				<	<		<
CD	11001101				(((
CE	11001110				+	+		+
CF	11001111							
D0	11010000				&		3	3
D1	11010001	J	J	shift J	J	J	J	J
D2	11010010	K	K	shift K	K	K	K	K
D3	11010011	L	L	shift L	L	L	L	L
D4	11010100	M	M	shift M	M	M	M	M
D5	11010101	N	N	shift N	N	N	N	N
D6	11010110	O	O	shift O	O	O	O	O
D7	11010111	P	P	shift P	P	P	P	P
D8	11011000	Q	Q	shift Q	Q	Q	Q	Q
D9	11011001	R	R	shift R	R	R	R	R
DA	11011010				!			!
DB	11011011				\$			\$
DC	11011100				*			*
DD	11011101))
DE	11011110				;			;
DF	11011111				⌋			⌋
E0	11100000		\		-		½	½
E1	11100001				/			/
E2	11100010	S	S	shift S	S	S	S	S
E3	11100011	T	T	shift T	T	T	T	T

Hex Value	Binary Value	Print Graphic	Related Keyboard Key	Related Dual Case Keyboard Key	Display Screen Graphic	BSCA Communications Character	Special Print Graphic	Special Display Screen Graphic
E4	11100100	U	U	shift U	U	U	U	U
E5	11100101	V	V	shift V	V	V	V	V
E6	11100110	W	W	shift W	W	W	W	W
E7	11100111	X	X	shift X	X	X	X	X
E8	11101000	Y	Y	shift Y	Y	Y	Y	Y
E9	11101001	Z	Z	shift Z	Z	Z	Z	Z
EA	11101010				\			\
EB	11101011				,			,
EC	11101100				%			%
ED	11101101				-			-
EE	11101110				>			>
EF	11101111				?			?
F0	11110000	0	0	nonshift 0	0	0	0	0
F1	11110001	1	1	nonshift 1	1	1	1	1
F2	11110010	2	2	nonshift 2	2	2	2	2
F3	11110011	3	3	nonshift 3	3	3	3	3
F4	11110100	4	4	nonshift 4	4	4	4	4
F5	11110101	5	5	nonshift 5	5	5	5	5
F6	11110110	6	6	nonshift 6	6	6	6	6
F7	11110111	7	7	nonshift 7	7	7	7	7
F8	11111000	8	8	nonshift 8	8	8	8	8
F9	11111001	9	9	nonshift 9	9	9	9	9
FA	11111010				:			:
FB	11111011				#			#
FC	11111100				@			@
FD	11111101				,			,
FE	11111110				=			=
FF	11111111				"			"

Appendix C. Powers of Two Table



2^n	n	2^{-n}
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125

Appendix D. Binary and Hexadecimal Number Notations

BINARY NUMBER NOTATION

A binary number system uses a base of two. A base-of-two number system can be compared with the base-of-ten (decimal) number system.

Decimal Number	Binary Number Equivalent
0	0
1	1
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001



The decimal number system allows counting to 10 in each position, from units to tens to hundreds to thousands, etc. The binary system allows counting to two in each position. CE panel displays are in binary form: a bit light on is indicated by a 1; a bit light off is indicated by a zero.

HEXADECIMAL NUMBER SYSTEM

It has been noted that binary numbers require about three times as many positions as decimal numbers to express the equivalent number. This is not much of a problem to the computer; however, in talking and writing or in communicating with the computer, these binary numbers are bulky. A long string of 1's and 0's cannot be effectively transmitted from one individual to another. Some shorthand method is necessary.

The hexadecimal number system fills this need. Because of the simple relationship of hex to binary, numbers can be converted from one system to another by inspection. The base or radix of the hexadecimal system is 16. This means there are 16 symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The letters A, B, C, D, E, and F represent the 10-base system values of 10, 11, 12, 13, 14, and 15, respectively

Four binary positions are equivalent to one hex position. The following table shows the comparable values of the three number systems:

Decimal	Binary	Hex
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F

At this point all 16 symbols have been used, and a carry to the next higher position of the number is necessary. For example:

Decimal	Binary	Hex
16	0001 0000	10
17	0001 0001	11
18	0001 0010	12
19	0001 0011	13
20	0001 0100	14
21	0001 0101	15
etc	etc	etc

Remember that the computer deals only with binary. However, an operator can look at a series of lights on the computer console showing binary 1's and 0's (for example: 0001 1110 0001 0011) and say that the lights represent the hex value of 1E13. This is easier to state than the string of 1's and 0's.

Appendix E. Hexadecimal-Decimal Conversion Tables

The tables in this appendix provide direct conversion of decimal and hexadecimal numbers in these ranges:

Hex	Decimal
000 to FFF	0000 to 4095

For numbers outside the range of the tables, add the following values to the table figures:

Hex	Decimal
1000	4096
2000	8192
3000	12288
4000	16384
5000	20480
6000	24576
7000	28672
8000	32768

Three-position hex values composed of the numerals listed at the side and top of the tables convert to the decimal values listed inside the tables. Decimal values inside the tables convert to hex values composed of the coordinate numerals at the side and top of the tables.

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00 -	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
01 -	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
02 -	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
03 -	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063
04 -	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
05 -	0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	0090	0091	0092	0093	0094	0095
06 -	0096	0097	0098	0099	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111
07 -	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0125	0126	0127
08 -	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
09 -	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159
0A -	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175
0B -	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191
0C -	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
0D -	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223
0E -	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0239
0F -	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
10 -	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
11 -	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287
12 -	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303
13 -	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
14 -	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335
15 -	0336	0337	0338	0339	0340	0341	0342	0343	0344	0345	0346	0347	0348	0349	0350	0351
16 -	0352	0353	0354	0355	0356	0357	0358	0359	0360	0361	0362	0363	0364	0365	0366	0367
17 -	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
18 -	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
19 -	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415
1A -	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431
1B -	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0447
1C -	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
1D -	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E -	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495
1F -	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
20 -	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
21 -	0528	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0541	0542	0543
22 -	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559
23 -	0560	0561	0562	0563	0564	0565	0566	0567	0568	0569	0570	0571	0572	0573	0574	0575
24 -	0576	0577	0578	0579	0580	0581	0582	0583	0584	0585	0586	0587	0588	0589	0590	0591
25 -	0592	0593	0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607
26 -	0608	0609	0610	0611	0612	0613	0614	0615	0616	0617	0618	0619	0620	0621	0622	0623
27 -	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639
28 -	0640	0641	0642	0643	0644	0645	0646	0647	0648	0649	0650	0651	0652	0653	0654	0655
29 -	0656	0657	0658	0659	0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671
2A -	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687
2B -	0688	0689	0690	0691	0692	0693	0694	0695	0696	0697	0698	0699	0700	0701	0702	0703
2C -	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719
2D -	0720	0721	0722	0723	0724	0725	0726	0727	0728	0729	0730	0731	0732	0733	0734	0735
2E -	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751
2F -	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767
30 -	0768	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0779	0780	0781	0782	0783
31 -	0784	0785	0786	0787	0788	0789	0790	0791	0792	0793	0794	0795	0796	0797	0798	0799
32 -	0800	0801	0802	0803	0804	0805	0806	0807	0808	0809	0810	0811	0812	0813	0814	0815
33 -	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
34 -	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847
35 -	0848	0849	0850	0851	0852	0853	0854	0855	0856	0857	0858	0859	0860	0861	0862	0863
36 -	0864	0865	0866	0867	0868	0869	0870	0871	0872	0873	0874	0875	0876	0877	0878	0879
37 -	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895
38 -	0896	0897	0898	0899	0900	0901	0902	0903	0904	0905	0906	0907	0908	0909	0910	0911
39 -	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927
3A -	0928	0929	0930	0931	0932	0933	0934	0935	0936	0937	0938	0939	0940	0941	0942	0943
3B -	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959
3C -	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975
3D -	0976	0977	0978	0979	0980	0981	0982	0983	0984	0985	0986	0987	0988	0989	0990	0991
3E -	0992	0993	0994	0995	0996	0997	0998	0999	1000	1001	1002	1003	1004	1005	1006	1007
3F -	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
40	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
41	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055
42	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071
43	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
44	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
45	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119
46	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135
47	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151
48	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
49	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183
4A	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199
4B	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
4C	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
4D	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
4E	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263
4F	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279
50	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
51	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311
52	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327
53	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
54	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359
55	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375
56	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391
57	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407
58	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
59	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439
5A	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455
5B	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471
5C	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
5D	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
5E	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519
5F	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
60	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
61	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567
62	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583
63	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599
64	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
65	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631
66	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647
67	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
68	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
69	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
6A	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711
6B	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727
6C	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759
6E	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
6F	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791
70	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807
71	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
72	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
73	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
74	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
75	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887
76	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902	1903
77	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919
78	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
79	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951
7A	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967
7B	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
7C	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015
7E	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031
7F	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
80 --	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
81 --	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
82 --	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
83 --	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
84 --	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
85 --	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
86 --	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159
87 --	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
88 --	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
89 --	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A --	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223
8B --	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239
8C --	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255
8D --	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271
8E --	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287
8F --	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303
90 --	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319
91 --	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335
92 --	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351
93 --	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367
94 --	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
95 --	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
96 --	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415
97 --	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431
98 --	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
99 --	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A --	2464	2465	2466	2467	2468	2469	2470	2471	2472	2473	2474	2475	2476	2477	2478	2479
9B --	2480	2481	2482	2483	2484	2485	2486	2487	2488	2489	2490	2491	2492	2493	2494	2495
9C --	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511
9D --	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527
9E --	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538	2539	2540	2541	2542	2543
9F --	2544	2545	2546	2547	2548	2549	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
A0 --	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A1 --	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A2 --	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A3 --	2608	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623
A4 --	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A5 --	2640	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655
A6 --	2656	2657	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671
A7 --	2672	2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687
A8 --	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A9 --	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719
AA --	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
AB --	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
AC --	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
AD --	2768	2769	2770	2771	2772	2773	2774	2775	2776	2777	2778	2779	2780	2781	2782	2783
AE --	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799
AF --	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
B0 --	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
B1 --	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
B2 --	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
B3 --	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
B4 --	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B5 --	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911
B6 --	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B7 --	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
B8 --	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959
B9 --	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975
BA --	2976	2977	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991
BB --	2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	3007
BC --	3008	3009	3010	3011	3012	3013	3014	3015	3016	3017	3018	3019	3020	3021	3022	3023
BD --	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3039
BE --	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055
BF --	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C0	3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087
C1	3088	3089	3090	3091	3092	3093	3094	3095	3096	3097	3098	3099	3100	3101	3102	3103
C2	3104	3105	3106	3107	3108	3109	3110	3111	3112	3113	3114	3115	3116	3117	3118	3119
C3	3120	3121	3122	3123	3124	3125	3126	3127	3128	3129	3130	3131	3132	3133	3134	3135
C4	3136	3137	3138	3139	3140	3141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151
C5	3152	3153	3154	3155	3156	3157	3158	3159	3160	3161	3162	3163	3164	3165	3166	3167
C6	3168	3169	3170	3171	3172	3173	3174	3175	3176	3177	3178	3179	3180	3181	3182	3183
C7	3184	3185	3186	3187	3188	3189	3190	3191	3192	3193	3194	3195	3196	3197	3198	3199
C8	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209	3210	3211	3212	3213	3214	3215
C9	3216	3217	3218	3219	3220	3221	3222	3223	3224	3225	3226	3227	3228	3229	3230	3231
CA	3232	3233	3234	3235	3236	3237	3238	3239	3240	3241	3242	3243	3244	3245	3246	3247
CB	3248	3249	3250	3251	3252	3253	3254	3255	3256	3257	3258	3259	3260	3261	3262	3263
CC	3264	3265	3266	3267	3268	3269	3270	3271	3272	3273	3274	3275	3276	3277	3278	3279
CD	3280	3281	3282	3283	3284	3285	3286	3287	3288	3289	3290	3291	3292	3293	3294	3295
CE	3296	3297	3298	3299	3300	3301	3302	3303	3304	3305	3306	3307	3308	3309	3310	3311
CF	3312	3313	3314	3315	3316	3317	3318	3319	3320	3321	3322	3323	3324	3325	3326	3327
D0	3328	3329	3330	3331	3332	3333	3334	3335	3336	3337	3338	3339	3340	3341	3342	3343
D1	3344	3345	3346	3347	3348	3349	3350	3351	3352	3353	3354	3355	3356	3357	3358	3359
D2	3360	3361	3362	3363	3364	3365	3366	3367	3368	3369	3370	3371	3372	3373	3374	3375
D3	3376	3377	3378	3379	3380	3381	3382	3383	3384	3385	3386	3387	3388	3389	3390	3391
D4	3392	3393	3394	3395	3396	3397	3398	3399	3400	3401	3402	3403	3404	3405	3406	3407
D5	3408	3409	3410	3411	3412	3413	3414	3415	3416	3417	3418	3419	3420	3421	3422	3423
D6	3424	3425	3426	3427	3428	3429	3430	3431	3432	3433	3434	3435	3436	3437	3438	3439
D7	3440	3441	3442	3443	3444	3445	3446	3447	3448	3449	3450	3451	3452	3453	3454	3455
D8	3456	3457	3458	3459	3460	3461	3462	3463	3464	3465	3466	3467	3468	3469	3470	3471
D9	3472	3473	3474	3475	3476	3477	3478	3479	3480	3481	3482	3483	3484	3485	3486	3487
DA	3488	3489	3490	3491	3492	3493	3494	3495	3496	3497	3498	3499	3500	3501	3502	3503
DB	3504	3505	3506	3507	3508	3509	3510	3511	3512	3513	3514	3515	3516	3517	3518	3519
DC	3520	3521	3522	3523	3524	3525	3526	3527	3528	3529	3530	3531	3532	3533	3534	3535
DD	3536	3537	3538	3539	3540	3541	3542	3543	3544	3545	3546	3547	3548	3549	3550	3551
DE	3552	3553	3554	3555	3556	3557	3558	3559	3560	3561	3562	3563	3564	3565	3566	3567
DF	3568	3569	3570	3571	3572	3573	3574	3575	3576	3577	3578	3579	3580	3581	3582	3583

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
E0	3584	3585	3586	3587	3588	3589	3590	3591	3592	3593	3594	3595	3596	3597	3598	3599
E1	3600	3601	3602	3603	3604	3605	3606	3607	3608	3609	3610	3611	3612	3613	3614	3615
E2	3616	3617	3618	3619	3620	3621	3622	3623	3624	3625	3626	3627	3628	3629	3630	3631
E3	3632	3633	3634	3635	3636	3637	3638	3639	3640	3641	3642	3643	3644	3645	3646	3647
E4	3648	3649	3650	3651	3652	3653	3654	3655	3656	3657	3658	3659	3660	3661	3662	3663
E5	3664	3665	3666	3667	3668	3669	3670	3671	3672	3673	3674	3675	3676	3677	3678	3679
E6	3680	3681	3682	3683	3684	3685	3686	3687	3688	3689	3690	3691	3692	3693	3694	3695
E7	3696	3697	3698	3699	3700	3701	3702	3703	3704	3705	3706	3707	3708	3709	3710	3711
E8	3712	3713	3714	3715	3716	3717	3718	3719	3720	3721	3722	3723	3724	3725	3726	3727
E9	3728	3729	3730	3731	3732	3733	3734	3735	3736	3737	3738	3739	3740	3741	3742	3743
EA	3744	3745	3746	3747	3748	3749	3750	3751	3752	3753	3754	3755	3756	3757	3758	3759
EB	3760	3761	3762	3763	3764	3765	3766	3767	3768	3769	3770	3771	3772	3773	3774	3775
EC	3776	3777	3778	3779	3780	3781	3782	3783	3784	3785	3786	3787	3788	3789	3790	3791
ED	3792	3793	3794	3795	3796	3797	3798	3799	3800	3801	3802	3803	3804	3805	3806	3807
EE	3808	3809	3810	3811	3812	3813	3814	3815	3816	3817	3818	3819	3820	3821	3822	3823
EF	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F0	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3851	3852	3853	3854	3855
F1	3856	3857	3858	3859	3860	3861	3862	3863	3864	3865	3866	3867	3868	3869	3870	3871
F2	3872	3873	3874	3875	3876	3877	3878	3879	3880	3881	3882	3883	3884	3885	3886	3887
F3	3888	3889	3890	3891	3892	3893	3894	3895	3896	3897	3898	3899	3900	3901	3902	3903
F4	3904	3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
F5	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935
F6	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	3950	3951
F7	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
F8	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983
F9	3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999
FA	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4013	4014	4015
FB	4016	4017	4018	4019	4020	4021	4022	4023	4024	4025	4026	4027	4028	4029	4030	4031
FC	4032	4033	4034	4035	4036	4037	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047
FD	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063
FE	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078	4079
FF	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

Appendix F. Polling and Addressing Characters for System/32 Tributary Stations

Polling and addressing characters for the BSCA must be used together in certain pairs: that is, once a polling character is selected, the complementary addressing character is determined; once an addressing character is selected, the complementary polling character is determined.

The pairs of valid polling and addressing characters for both EBCDIC and ASCII code are as follows:

EBCDIC Code

Polling Character	Hexadecimal Representation	Addressing Character	Hexadecimal Representation
BB	C2C2	SS	E2E2
CC	C3C3	TT	E3E3
DD	C4C4	UU	E4E4
EE	C5C5	VV	E5E5
FF	C6C6	WW	E6E6
GG	C7C7	XX	E7E7
HH	C8C8	YY	E8E8
II	C9C9	ZZ	E9E9
JJ	D1D1	11	F1F1
KK	D2D2	22	F2F2
LL	D3D3	33	F3F3
MM	D4D4	44	F4F4
NN	D5D5	55	F5F5
OO	D6D6	66	F6F6
PP	D7D7	77	F7F7
QQ	D8D8	88	F8F8
RR	D9D9	99	F9F9

ASCII Code

Polling Character	Hexadecimal Representation	Addressing Character	Hexadecimal Representation
AA	4141	aa	6161
BB	4242	bb	6262
CC	4343	cc	6363
DD	4444	dd	6464
EE	4545	ee	6565
FF	4646	ff	6666
GG	4747	gg	6767
HH	4848	hh	6868
II	4949	ii	6969
JJ	4A4A	jj	6A6A
KK	4B4B	kk	6B6B
LL	4C4C	ll	6C6C
MM	4D4D	mm	6D6D
NN	4E4E	nn	6E6E
OO	4F4F	oo	6F6F
PP	5050	pp	7070
QQ	5151	qq	7171
RR	5252	rr	7272
SS	5353	ss	7373
TT	5454	tt	7474
UU	5555	uu	7575
VV	5656	vv	7676
WW	5757	ww	7777
XX	5858	xx	7878
YY	5959	yy	7979
ZZ	5A5A	zz	7A7A

To specify polling or addressing characters in the ADDR-nn parameter of the SETR utility control statement or the OVERRIDE command statement format, give the hex representation of one of the addressing characters. It will be duplicated by the system to provide two characters. At the same time, the corresponding polling characters will be determined.

For example, ADDR-E7 is given to specify the EBCDIC addressing characters XX and the corresponding polling characters GG. ADDR-70 is given to specify the ASCII addressing characters pp and the corresponding polling characters PP.

The ASCII coded character set is shown in the following chart (the EBCDIC coded character set is described in Appendix B). The BSCA control characters recognized by System/32 are listed in Chapter 9.

ASCII Codes

		Main Storage Bit Positions 0, 1, 2, 3															
Main Storage Bit Positions 4, 5, 6, 7																	
	Hex	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	NUL	DLE	SP	0	@	P	`	p								
0001	1	SOH	DC1	!	1	A	Q	a	q								
0010	2	STX	DC2	"	2	B	R	b	r								
0011	3	ETX	DC3	#	3	C	S	c	s								
0100	4	EOT	DC4	\$	4	D	T	d	t								
0101	5	ENQ	NAK	%	5	E	U	e	u								
0110	6	ACK	SYN	&	6	F	V	f	v								
0111	7	BEL	ETB	'	7	G	W	g	w								
1000	8	BS	CAN	(8	H	X	h	x								
1001	9	HT	EM)	9	I	Y	i	y								
1010	A	LF	SUB	*	:	J	Z	j	z								
1011	B	VT	ESC	+	;	K	[k	{								
1100	C	FF	FS	,	<	L	\	l									
1101	D	CR	GS	-	=	M]	m	}								
1110	E	SO	RS	.	>	N	^	n	~								
1111	F	SI	US	/	?	O	_	o	DEL								

Appendix G. Mag Card Unit Character Translate Table

When a mag card unit IOB with a command of X'50' and a modifier of X'0A' is issued, 256 bytes are moved from the main storage buffer pointed to by the buffer address in the IOB to the control storage character conversion table.

Character conversion from EBCDIC to tilt/rotate on a write, or tilt/rotate to EBCDIC on a read, requires a control storage character conversion table.

The table is 128 words (256 bytes) long. The leftmost bytes of the 128 words make up the character conversion table. The format of this table is shown in Figure G-1.

Conversion from tilt/rotate on a read is done using the tilt/rotate character's displacement into the table to find its EBCDIC equivalent. Conversion from EBCDIC to tilt/rotate on a write is done by comparing the characters in the table against the EBCDIC value to be converted until a match is found.

When a match is found, the word displacement into the table where the match is found represents the tilt/rotate value for that character. The character comparison is against the leftmost byte of each of the 128 words starting at the beginning of the table. It is not always necessary to test every EBCDIC value in the table for a character match on a write. By testing only the required sections, EBCDIC to tilt/rotate conversion time is optimized.

If the same EBCDIC value is used for more than one tilt/rotate character and that EBCDIC value is to be converted, the tilt/rotate character for the first time that EBCDIC value is found in the conversion table is the character written. The exception is the EBCDIC hex 3F, which is the value used for an invalid tilt/rotate.

Any EBCDIC character that is not found in the conversion table is an invalid write character.

The rightmost bytes of the last 16 words in the table are used as indicator bytes for the different EBCDIC groups. Each EBCDIC group from hex 0x to hex Fx has its own indicator byte. The indicator bytes are used to determine if a section of 16 positions in the character conversion table is to be tested for a character match. The table is divided into eight 16-position sections:

Section 1	tilt/rotate X'00' - X'0F'
Section 2	tilt/rotate X'10' - X'1F'
Section 3	tilt/rotate X'20' - X'2F'
.	.
.	.
.	.
.	.
Section 8	tilt/rotate X'70' - X'7F'

An example of the conversion table is shown in Figure G-2.

Byte	EBCDIC Equivalent for Tilt/Rotate Values (hex)	Byte	Contents ¹ (hex)
1	00	2	00
2	01	4	00
5	02	6	00
7	03	8	00
9	04	10	00
11	05	12	00
13	06	14	00
15	07	16	00
17	08	18	00
19	09	20	00
.	.	.	.
.	.	.	.
.	.	.	.
.	.	.	.
225	70	226	Indicator byte for EBCDIC 00 to 0F
227	71	228	Indicator byte for EBCDIC 10 to 1F
229	72	230	Indicator byte for EBCDIC 20 to 2F
.	.	.	.
.	.	.	.
.	.	.	.
.	.	.	.
253	7E	254	Indicator byte for EBCDIC E0 to EF
255	7F	256	Indicator byte for EBCDIC F0 to FF

¹ Even numbered bytes from 2 through 224 must contain 00.

Figure G-1. Format of Conversion Table

Word	Data	Word	Data	Word	Data
1	CA00	41	3F00	81	E600
2	A800	42	9300	82	E200
3	6000	43	0500	83	3600
4	0900	44	1500	84	3F00
5	9800	45	8300	85	C900
6	9700	46	8400	86	7F00
7	7E00	47	A400	87	4B00
8	9100	48	A700	88	A100
9	3F00	49	F900	89	3F00
10	6100	50	F000	90	D600
11	3F00	51	2F00	91	3F00
12	2500	52	0700	92	3F00
13	6B00	53	F600	93	C100
14	5E00	54	F500	94	D900
15	8600	55	F200	95	E500
16	8700	56	A900	96	D400
17	A600	57	4000	97	C200
18	A200	58	F400	98	C800
19	2300	59	4100	99	3F00
20	3F00	60	2900	100	3F00
21	8900	61	F800	101	D200
22	7D00	62	F700	102	C500
23	4B00	63	F300	103	D500
24	E000	64	F100	104	E300
25	3F00	65	6D00	105	3F00
26	9600	66	E800	106	D300
27	2700	67	1A00	197	3900
28	3F00	68	3F00	108	0600
29	8100	69	D800	109	C300
30	9900	70	D700	110	C400
31	A500	71	4E00	111	E400
32	9400	72	D100	112	E700
33	8200	73	3F00	113	4D4C
34	8800	74	6F00	114	5DD7
35	2A00	75	1600	115	3F07
36	3800	76	2800	116	3FD9
37	9200	77	6B00	117	4AA6
38	8500	78	7A00	118	6C7E
39	9500	79	C600	119	7C76
40	A300	80	C700	120	E932
				121	E11F
				122	5B1F
				123	0C0B
				124	0AFF
				125	5C71
				126	50F1
				127	7BB0
				128	5AEF

Byte 2 indicator byte for:

X'00' to X'0F'
X'10' to X'1F'
X'20' to X'2F'
X'30' to X'3F'
X'40' to X'4F'
X'50' to X'5F'
X'60' to X'6F'
X'70' to X'7F'
X'80' to X'8F'
X'90' to X'9F'
X'A0' to X'AF'
X'B0' to X'BF'
X'C0' to X'CF'
X'D0' to X'DF'
X'E0' to X'EF'
X'F0' to X'FF'

Figure G-2 (Part 1 of 2). Example of Conversion Table loaded each time the Mag Card Unit is initialized

EXAMPLES OF CONVERSIONS

Example 1

An EBCDIC hex F4 is in the write buffer and is to be converted into its tilt/rotate equivalent. It has been predetermined that any character from hex F0 to hex FF has a tilt/rotate equivalent that is only found in section 4 of the table (hex 30 to hex 3F). Therefore, the indicator byte for EBCDIC hex F0 to hex FF (the rightmost byte of the 128th word in the table) contains hex EF (1110 1111). When a character match for hex F4 is attempted, only the 16 positions in section 4 of the table are compared.

Example 2

An EBCDIC hex D6 is in the write buffer and is to be converted to its tilt/rotate equivalent. It has been predetermined that any character from hex D0 to hex DF has a tilt/rotate equivalent that resides in section 5 (hex 40 to hex 4F), section 6 (hex 50 to hex 5F), or section 7 (hex 60 to hex 6F). Therefore, the indicator byte for EBCDIC hex D0 to hex DF (the rightmost byte of the 126th word of the table) contains hex F1 (1111 0001). When a character match for hex D6 is attempted, only the 16 positions in section 5, 6, and 7 are compared.

Note: The bits in the indicator byte determine which sections are to be tested. Starting with the leftmost bit, the bits are numbered 1 through 8 representing sections 1 through 8. A bit being off in the indicator byte means to test that section.

Figure G-2 (Part 2 of 2). Example of Conversion Table loaded each time the Mag Card Unit is initialized

- abortive disconnect, SDLC 9-28
- active state, SDLC 9-23
- actual sector addresses, disk addressing 6-4
- adapter checks, SDLC 9-28
- add logical characters machine instruction 3-8
- add to register machine instruction 3-12
- add zoned decimal machine instruction 3-4
- additional main storage capacity feature 1-3
- address control register diskette 8-6
- address data register diskette 8-6
- ADDRESS/DATA switches 2-5
- address recall register 2-1
- address register, instruction 2-1
- addressing
 - base displacement 1-5,1-7
 - direct 1-5,1-6
- advance program level machine instruction 3-106
- Alarm switch, MCU 10-5
- alphanumeric and special character keys 7-1
- alphanumeric keys 1-1
- altering contents of instruction registers 7-10
- altering contents of main storage 7-10
- alternate sector assignment procedure, disk 6-18
- alternate sector processing, disk 6-18
- arithmetic machine instructions 3-2
- ASCII mode, initialize BSCA for 3-91
- ASCII transmission code 9-4,F-1
- auto answer 9-2
- average seek time, disk drive 6-1

- backup, switched network 9-2
- base displacement addressing 1-5,1-7
- basic data exchange diskette 1-3,8-1
- BDE mode 7-8
- binary and hexadecimal number notations D-1
- binary format 1-4
- binary integer unsigned 1-4
- binary synchronous communications adapter (see BSCA)
- binary value B-1
- bits, zone and digit 1-4
- block check field, SDLC 9-21
- branch on condition machine instruction 3-38
- BSCA (binary synchronous communications adapter)
 - ASCII mode, initialize for 3-91
 - basic flowchart of operations 9-11
 - control characters 9-6,9-7
 - control mode 9-12
 - control reg contents at start of trans and rec operat 9-12
 - control storage registers 9-4
 - conversational operation 9-13
 - current address register 9-5
 - current address register, load 3-84
 - BSCA (continued)
 - current address, sense 3-88
 - data checking 9-14
 - disable/enable operation 9-10
 - disable machine instruction 3-79
 - disconnect operation 9-14
 - EBCDIC mode, initialize for 3-90
 - enable/disable operation 9-10
 - enable machine instruction 3-79
 - framing messages for 9-9
 - initialization sequences 9-10
 - initialize for ASCII mode machine instruction 3-91
 - initialize for EBCDIC mode machine instruction 3-90
 - intermediate block checking 9-4
 - interrupt 2-1
 - interrupt address register, load 3-85
 - introduction 1-3
 - IOB, queue/dequeue 3-92
 - ITB operation 9-13
 - load current address register machine instruction 3-84
 - load interrupt address register machine instruction 3-86
 - load stop address register machine instruction 3-86
 - load transition address register machine instruction 3-87
 - load unit definition table register machine instruction 3-83
 - monitor mode 9-12
 - op-end interrupt 9-9
 - operations 2-2,9-9
 - pad characters 9-8
 - queue/dequeue IOB 3-92
 - receive initial operation (multipoint tributary) 9-12
 - receive initial operation (point-to-point nonswitched) 9-10
 - receive initial operation (point-to-point switched) 9-12
 - receive initial, start machine instruction 3-80
 - receive only, start machine instruction 3-81
 - receive operation 9-14
 - reception statistics 9-18
 - registers, loading 9-14
 - sense current address machine instruction 3-88
 - sense status machine instruction 3-89
 - sensing 9-14
 - start receive initial machine instruction 3-80
 - start receive only machine instruction 3-81
 - start transmit and receive machine instruction 3-82
 - status indications 9-15
 - status, sense 3-89
 - stop address register 9-5
 - stop address register, load 3-86
 - suggested error recovery procedures 9-16
 - synchronization 9-9
 - system and error statistics 9-18
 - terminal control 9-5
 - transition address register 9-5
 - transition address register, load 3-87
 - transmission code selection 9-4
 - transmission statistics 9-18
 - transmit and receive operation 9-12
 - transmit and receive, start machine instruction 3-82
 - transparent operation 9-13

BSCA (continued)

- transparent text mode 9-4
- two-second timeout 9-14
- two-second timeout machine instruction 3-79
- unit definition table register 9-5
- unit definition table register, load 3-83

buffer

- data recorder attachment data 11-1
- print 5-4
- receive, SDLC 9-24
- transmit, SDLC 9-24

capacity

- disk storage 1-2
- main storage 1-1

card

- magnetic 10-1
- 80-column 11-1
- 96-column 11-1

- card movement, MCU 10-4

- card repeat, MCU 10-4

- carriage return, MCU 10-4

- CE panel 2-5

character

- communications B-1
- display format 7-3
- format 1-4
- keyboard 7-2

- character set size register 2-2,5-2

- character sets, printer 5-2

check condition and status information

- data recorder attachment 11-3
- disk 6-13
- diskette 8-8

- check conditions, MCU 10-5

- checks, SDLC adapter 9-28

- clocking, data communications 9-1

- CMD (command) function key 7-5

code

- ASCII F-1,9-4
- EBCDIC B-1,9-4
- hex 1-4

- CODE key 7-3

- command keys 7-1

- command machine instructions 1-7

- commands and responses, SDLC 9-21

communications adapter

- auto answer 9-2
- IOB, queue/dequeue 3-92
- queue/dequeue IOB 3-92
- rate select 9-2
- standard capabilities 9-2

- communications adapter special features 9-1

- communications character B-1

- communications display switch (COMM DPLY) 2-6

communications network

- multipoint 9-1
- nonswitched, SDLC 9-25
- point-to-point 9-1
- switched CDSTL, SDLC 9-25
- switched DTR, SDLC 9-25

- compare logical characters machine instruction 3-33

- compare logical immediate machine instruction 3-35

- completion table, SDLC 9-26

- completion table, sense SDLC machine instruction 3-100

- conditioning the program status register 4-3

- considerations, programming 4-1

- console display indicators 2-5

- console, operator's 2-3

- contents, altering of main storage 7-10

- continuous forms mode, forms control 5-3

- control address register, diskette 8-6

- control BSCA machine instruction 3-79

- control character 1-4

- control characters, BSCA 9-6,9-7

- control field, SDLC 9-20

- control fields, diskette 8-5

- control mode, BSCA 9-12

- control recalibrate disk operation 6-11

- control reg contents at start of trans and

- rec operat, BSCA 9-12

- control SDLC machine instruction 3-93

- control seek disk operations 6-10

- control station 9-1

- control storage 1-1

- controls, system 2-3

- conversational operation, BSCA 9-13

- CSDE mode 7-8

- current address register, BSCA 9-5

- current address register, load BSCA machine instruction 3-84

- current address, sense BSCA 3-88

- cyclic redundancy check field, diskette 8-2

- cylinder address, diskette 8-2

data address register

- diskette 8-6

- data areas, SDLC main storage 9-24

- data buffer, data recorder attachment 11-1

- data checking, BSCA 9-14

- data communications

- functions 9-1

- data communications feature 1-3

- data field, diskette 8-2

- data fields, diskette 8-5

- data formats 1-4

- data handling and interrupts, keyboard 7-9

- data handling machine instructions 3-14

- data interchange, MCU 10-1

- data rates, communications adapter 9-1

- data recorder
 - attachment feature 1-3
 - attachment functions 11-1
 - check conditions and status 11-3
 - data buffer 11-1
 - error recovery procedures 11-3
 - initialize machine instruction 3-102
 - IOB 11-1
 - operational characteristics 11-1
 - operations 2-3
 - queue/dequeue IOB machine instruction 3-101
 - start IOB machine instruction 3-103
- data unsafe or not ready, disk 6-19
- data, logical 1-4
- decimal-hexadecimal conversion tables D-1
- digit bits 1-4
- direct addressing 1-5,1-6
- disable BSCA machine instruction 3-79
- disable BSCA, SDLC, kybd, and inquiry interrupts machine instruction 3-74
- disable/enable BSCA 9-10
- disable keyboard machine instruction 3-49
- disable kybd, start IOB, and call operator machine instruction 3-50
- disable SDLC machine instruction 3-93
- disable start light machine instruction 3-108
- disconnect operation, BSCA 9-14
- disconnect state, SDLC 9-23
- disconnect, SDLC abortive 9-28
- disk
 - data unsafe or not ready 6-19
 - error recovery by IBM IOS 6-19
 - error recovery procedures 6-19
 - file organization 6-1
 - initiating an operation 6-3
 - invalid seek 6-19
 - IOB format 6-6
 - no record found 6-19
 - operating procedures 6-18
 - operation ending conditions and status 6-13
 - operational characteristics 6-3
 - operations 2-2,6-10
 - program load procedure 6-18
 - read data diagnostic operation 6-11
 - read data operation 6-11
 - read ID (identifier) operation 6-11
 - read verify operation 6-12
 - scan operation 6-13
 - sector description 6-2
 - seek check 6-19
 - storage 1-3
 - write data operation 6-12
 - write ID (identifier) operation 6-12
- disk addressing
 - actual sector addresses 6-4
 - relative sector address 6-3
- disk check conditions and status 6-13
- disk control recalibrate operation 6-11
- disk control seek operation 6-10
- disk drive
 - average seek time 6-1
 - functions 1-3,6-1
 - physical characteristics 6-1
- diskette
 - basic data exchange 1-3
 - check condition and status information 8-8
 - control address register 8-6
 - control fields 8-5
 - data address register 8-6
 - data fields 8-2,8-5
 - drive 1-3
 - drive functions 8-1
 - drive operating characteristics 8-5
 - error recovery procedures 8-10
 - initialization procedures 8-14
 - IOB format 8-3
 - operations 2-2,8-6
 - physical characteristics 8-1
 - read data and control record operation 8-6
 - read data operation 8-6
 - read ID (identifier) operation 8-7
 - record format 8-2
 - record length 8-2
 - seek operation 8-6
 - surface defect procedures 8-14
 - surface recording arrangement 8-1
 - write/verify control address mark operation 8-7
 - write/verify data operation 8-7
 - write/verify ID (identifier) operation 8-8
- diskettes
 - basic data exchange 8-1
 - 512-byte format 8-1,8-2
- displacement addressing, base 1-7
- display character format 7-3
- display indicators, console 2-5
- display intensity control 2-6
- display screen 1-1,7-3
- display screen graphics B-1
- display screen recovery procedures 7-11
- displaying data stored in registers and main storage 7-10
- drive, disk (see disk drive)
- drive, diskette (see diskette drive)
- dual case feature 1-1
- dual case keyboard/display screen feature 7-3
- dump medium 1-1
- dump storage machine instruction 3-72

- EBCDIC 1-4
- EBCDIC code meaning B-1
- EBCDIC meaning 9-4
- EBCDIC mode, initialize SDLC or BSCA for 3-90
- EBCDIC transmission code 9-4
- EBCDIC transparent text mode, BSCA 9-4
- edit machine instruction 3-20
- EIA interface, communications adapter 9-1
- eject command, MCU 10-4
- Eject key, MCU 10-5
- elements of the system 1-1
- enable BSCA machine instruction 3-79
- enable BSCA, SDLC, kybd, and inquiry interrupts machine instruction 3-75

- enable/disable BSCA 9-10
- enable SDLC machine instruction 3-93
- enable start light machine instruction 3-107
- encoding, keystroke 7-9
- end-of-operation interrupts
 - BSCA 9-9
 - printer 5-4
- ending disk operation conditions and status 6-16
- error and system statistics for BSCA 9-18
- error counter table, SDLC 9-31
- error history table, SDLC 9-30
- error recording, SDLC 9-30
- error recovery by IBM IOS, disk 6-19
- error recovery procedures
 - BSCA 9-16
 - disk 6-19
 - diskette 8-10
 - keyboard/display screen 7-11
 - MCU 10-7
 - 129 11-3
 - 5496 11-4
- error reset function key 7-2
- exit command, MCU 10-4

- frame
 - invalid SDLC 9-28
 - SDLC 9-19
- frames, sequenced 9-20
- framing messages for BSCA 9-9
- function keys 1-1,7-1,7-2
 - CMD (command) function key 7-5
 - error reset function key 7-2
 - INQ (inquiry) function key 7-3
 - line function key 7-2
 - page function key 7-2
 - print function key 7-2
 - REP (repeat) function key 7-5
 - reset function key 7-2
 - SHIFT function key 7-5
- function keys, print 5-4
- functions
 - communications adapter 9-1
 - data recorder attachment 11-1
 - disk drive 6-1
 - diskette drive 8-1
 - keyboard/display screen 7-1
 - mag card unit 10-1
 - print 5-1

- feed command, MCU 10-4
- file organization, disk 6-1
- flag, SDLC 9-19
- flowchart of BSCA operations 9-11
- format
 - ASCII data 9-4,F-1
 - binary data 1-4,D-1
 - BSCA status bytes 9-15
 - character 1-4
 - character display 7-3
 - data 1-3
 - disk drive status bytes 6-13
 - disk I/O Q- and R-bytes 6-9
 - disk IOB 6-6
 - disk surface 6-1,6-2
 - diskette drive status bytes 8-8
 - diskette IOB 8-3
 - diskette record 8-2
 - diskette surface 8-1
 - EBCDIC data 1-4,9-4,B-1
 - hex 1-4,D-1
 - information transfer, SDLC 9-21
 - instruction A-1
 - instruction, machine 1-7
 - keyboard/display screen IOB 7-6
 - keyboard/display screen status and sense bytes 7-7
 - line printer status bytes 5-6
 - nonsequenced, SDLC 9-22
 - print IOB 5-10
 - print switch byte (NCPODSW) 5-11
 - serial printer status bytes 5-8
 - supervisory, SDLC 9-22
- forms control 5-3
- forms design 5-1

- H (head address), diskette 8-2
- half line spacing print 5-2
- halt program level machine instruction 3-31
- head address (H), diskette 8-2
- hex code 1-4
- hex value B-1
- hexadecimal and binary number notations D-1
- hexadecimal-decimal conversion tables D-1
- I/O operations 2-2
- IBM Mag Card II Selectric® typewriter 7-3,10-1
- IBM 1200 bps integrated modem 9-2
- IBM 129 Card Data Recorder 11-1
- IBM 2400 bps integrated modem 9-2
- IBM 3741 data stations 1-3
- IBM 5496 Data Recorder 11-1
- idle state, SDLC 9-24
- image, line printer set and size 5-3
- IMPL (initial microprogram load) and IPL (initial prog load) 8-10
- inactivity timer, SDLC 9-28
- index register 1-7,2-1
- indicators
 - CE panel 2-5
 - console display 2-5
- information field, SDLC 9-21

information transfer format, SDLC 9-21
 initial microprogram load (IMPL) and
 initial prog load (IPL) 8-10
 initialization procedures
 disk sector 6-18
 diskette 8-14
 initialization sequences, BSCA 9-10
 initialize BSCA for ASCII mode machine instruction 3-91
 initialize data recorder machine instruction 3-102
 initialize diskette drive machine instruction 3-76
 initialize mag card unit machine instruction 3-104
 initialize SDLC or BSCA for EBCDIC mode machine
 instruction 3-90
 initiating a disk operation 6-3
 input/output blocks (see IOB)
 input/output handling machine instructions 3-42
 INQ (inquiry) function key 7-3
 insert and test characters machine instruction 3-22
 instruction registers, altering contents of 7-10
 instruction, machine
 add logical characters 3-8
 add to register 3-12
 add zoned decimal 3-4
 address register 2-1
 advance program level 3-106
 branch on condition 3-38
 compare logical characters 3-33
 compare logical immediate 3-35
 control BSCA 3-79
 control SDLC 3-93
 disable BSCA, SDLC, keyboard, and inquiry interrupts 3-74
 disable keyboard 3-49
 disable keyboard, start IOB, and call operator 3-50
 disable SDLC 3-93
 disable start light 3-108
 dump storage 3-72
 edit 3-20
 enable BSCA, SDLC, keyboard, and inquiry interrupts 3-75
 enable SDLC 3-93
 enable start light 3-107
 formats 1-7
 halt program level 3-31
 initialize BSCA for ASCII mode 3-91
 initialize data recorder 3-102
 initialize diskette drive 3-76
 initialize mag card unit 3-104
 initialize SDLC or BSCA for EBCDIC mode 3-90
 insert and test characters 3-22
 jump on condition 3-40
 load BSCA current address register 3-84
 load BSCA interrupt address register 3-85
 load BSCA stop address register 3-86
 load BSCA transition address register 3-87
 load BSCA unit definition table register 3-83
 load character set size register 3-43
 load diskette control field address register 3-57
 load diskette data field address register 3-58
 load forms length and current line number 3-45
 load index register 3-30
 load kybd/display screen interrupt handler address 3-52
 load keyboard/display screen IOB address 3-51
 load keyboard/display screen translation table 3-54
 instruction, machine (continued)
 load kybd/dspl screen reset lowercase mode indicator 3-56
 load kybd/dspl screen set lowercase mode indicator 3-55
 load print belt image register 3-42
 load print data address register 3-44
 load register 3-28
 load SDLC interrupt address 3-99
 load SDLC receive buffer addresses 3-96
 load SDLC transmit buffer addresses 3-98
 load SDLC unit definition table 3-98
 move characters 3-16
 move hexadecimal character 3-14
 move inverse 3-18
 move logical immediate 3-24
 queue/dequeue communications adapter IOB 3-92
 queue/dequeue data recorder IOB 3-101
 queue/dequeue keyboard/display screen IOB 3-78
 queue/dequeue mag card unit IOB 3-105
 queue/dequeue print IOB 3-77
 read diskette data 3-64
 read diskette data and control record 3-60
 read diskette ID 3-63
 reset interrupt 3-70
 SDLC receive 3-93
 SDLC receive initial 3-94
 SDLC transmit and receive 3-94
 SDLC transmit final 3-95
 SDLC transmit only 3-95
 seek diskette track or recalibrate diskette 3-59
 sense ADDRESS/DATA switches 3-53
 sense BSCA current address 3-88
 sense BSCA status 3-89
 sense current line number 3-47
 sense diskette control field address register 3-68
 sense diskette data address register 3-69
 sense diskette status 3-67
 sense forms length and current line number 3-47
 sense print status 3-48
 sense SDLC completion table 3-100
 set bits off masked 3-26
 set bits on masked 3-25
 start BSCA receive initial 3-80
 start BSCA receive only 3-81
 start BSCA transmit and receive 3-82
 start data recorder IOB 3-103
 start disk IOB 3-73
 start keyboard/display screen IOB 3-49
 start mag card unit IOB 3-106
 start print IOB 3-46
 store register 3-27
 subtract logical characters 3-10
 subtract zoned decimal 3-6
 supervisor call 3-31
 test bits off masked 3-37
 test bits on masked 3-36
 test diskette drive and branch 3-66
 timings 4-1
 transfer 3-32
 wait for IOB 3-71
 write and verify diskette control address marker 3-62
 write and verify diskette data 3-61
 write and verify diskette record ID 3-65
 zero and add zoned 3-2

instructions, machine
 arithmetic 3-2
 command 1-7
 data handling 3-14
 input/output handling 3-42
 logical 3-33
 one address 1-7
 two address 1-7
integer, binary unsigned 1-4
integrated modem
 1200 bps 9-2
 2400 bps 9-2
interchange medium 1-1
intermediate block checking, BSCA 9-4
internal clock, communications adapter 9-1
internal clock, SDLC 9-29
interrupt address register, load BSCA 3-85
interrupt address, load SDLC machine instruction 3-99
interrupt processing, MCU 10-4
interrupts and data handling, keyboard 7-9
interrupts, end-of-operation
 BSCA 9-9
 printer 5-4
interrupts, SDLC 9-26
invalid frame, SDLC 9-28
invalid seek, disk 6-19
IOB
 data recorder 11-1
 disk 6-6
 diskette 8-3
 general 2-2
 keyboard/display screen 7-5
 MCU 10-2
 print 5-10
 queue/dequeue communications adapter 3-92
 queue/dequeue data recorder 3-101
 queue/dequeue mag card unit machine instruction 3-105
IPL (initial prog load) and IMPL (init microprog load) 8-10
ITB operation, BSCA 9-13

jump on condition machine instruction 3-40

KEYBD RDY light 2-4

keyboard

 character 7-1
 hardware characteristics 7-9
 interrupts and data handling 7-9
 key functions 7-2
 operation 1-1,7-8.1
 operation modes 7-8.1
 programming considerations 7-8.1
 recovery procedures 7-11
 redefine 7-4
 ten-key numeric 7-1

keyboard/display screen
 dual case feature 7-3
 functions 7-1
 IOB definition and usage 7-5
 manual operating procedures 7-9
 operational characteristics 7-2
 operations 2-2,7-2
 physical characteristics 7-1
 sense bytes 7-7
keylock power switch feature 1-3
keys
 alphameric 1-1
 alphameric and special character 7-1
 CODE 7-3
 command 7-1
 Eject, MCU 10-5
 function 1-1,7-1,7-2
 operator console 2-4
 print function 5-5
 Start, MCU 10-5
 Stop, MCU 10-5
keystroke encoding 7-9

lamp test switch 2-6

light

 Message, MCU 10-5

 Power, MCU 10-5

 Ready, MCU 10-5

lights, operator console 2-4

line function key 7-2

line printer

 character set image and size 5-3

 functions 1-1,5-1

 speed 1-1,1-2

 status bytes 5-6

load

 BSCA current address register machine instruction 3-84

 BSCA interrupt address register machine

 instruction 3-85

 BSCA stop address register machine

 instruction 3-86

 BSCA transition address register machine

 instruction 3-87

 BSCA unit definition table register machine

 instruction 3-83

 character set size register machine instruction 3-43

 diskette control field address register machine

 instruction 3-57

 diskette data field address register machine

 instruction 3-58

 forms length and current line number machine

 instruction 3-45

 index register machine instruction 3-30

 keyboard/display screen IOB address machine

 instruction 3-51

 kybd/display screen reset lowercase mode indicator

 machine instruction 3-56

load (continued)

kybd/display screen set lowercase mode indicator
machine instruction 3-55
kybd/display screen interrupt handler address
machine instruction 3-52
kybd/display screen translation table machine
instruction 3-55
machine instruction 3-44
medium 1-1
print belt image register machine instruction 3-42
print data address register machine instruction 3-44
register machine instruction 3-28
SDLC interrupt address machine instruction 3-99
SDLC operations 9-26
SDLC receive buffer addresses machine instruction 3-96
SDLC transmit buffer addresses machine instruction 3-97
SDLC unit definition table machine instruction 3-98
LOAD key light 2-4
loading BSCA registers 9-14
loading line printer character set size and image 5-3
logical data 1-4
logical machine instructions 3-33

main storage additional capacity feature 1-3
main storage capacity 1-1,1-3
main storage data areas, SDLC 9-24
main storage processor 1-1
main storage, altering contents of 7-10
manual operating procedures, keyboard/display screen 7-9

MCU (mag card unit)

Alarm switch 10-5
attachment feature 1-3
card movement 10-4
card repeat 10-4
carriage return 10-4
character translate table G-1
check conditions 10-5
data interchange 10-1
eject command 10-4
Eject key 10-5
error recovery procedure 10-7
exit command 10-4
feed command 10-4
function 10-1
initialize machine instruction 3-104
interrupt processing 10-4
IOB 10-2
magnetic cards 10-1
Message light 10-5
operational characteristics 10-2
pack feed slot 10-1
page end 10-4
Power light 10-5
queue/dequeue IOB machine instruction 3-105
read operation 10-4
Ready light 10-5
recording arrangement 10-4

MCU (continued)

sense information, MCU 10-5
stack command 10-4
stacker 10-1
start IOB machine instruction 3-106
Start key 10-5
Stop key 10-5
tilt and rotate codes 10-4
track change 10-4
track link 10-4
tracks 10-1
write operation 10-4
Message light, MCU 10-5
microprocessor 1-1
mode selector switch 2-6
mode, keyboard operation
BDE 7-8
CSD 7-8
SDE 7-8
mode, single form/ledger card 5-5
models, system 1-1,1-2
modem
1200 bps integrated 9-2
2400 bps integrated 9-2
modems 9-2
monitor mode, BSCA 9-12
move
characters machine instruction 3-16
hexadecimal character machine instruction 3-14
inverse machine instruction 3-18
logical immediate machine instruction 3-24
multipoint communications network 9-1

N (record length indicator), diskette 8-2
NCPODSW (print switch) 5-11
negative number 1-4
no record found, disk 6-19
non-return-to-zero inverted 9-29
nonsequenced format, SDLC 9-22
NRZI transmission coding 9-29
numeric ten-key keyboard 7-1

one address machine instructions 1-7
op code function 1-6
op-end interrupt
BSCA 9-9
printer 5-4
operating procedures
disk drive 6-18
keyboard/display screen 7-9
printer 5-4

- operational characteristics
 - data recorder attachment 11-1
 - disk drive 6-3
 - diskette drive 8-5
 - keyboard/display screen 7-2
 - MCU 10-2
 - printer 5-2
- operations
 - BSCA 2-2,9-9
 - data recorder 2-3
 - disable/enable SDLC 9-24
 - disk 2-2,6-10
 - diskette 2-2,8-6
 - enable/disable SDLC 9-24
 - I/O 2-2
 - keyboard/display screen 2-2,7-2
 - overlapped 1-1
 - printer 5-3
 - printing 2-2
 - SDLC 2-2,9-24
 - SDLC load 9-26
- operator's console 2-3
- overlapped operations 1-1

- pack feed slot, MCU 10-1
- pad characters, BSCA 9-8
- page end, MCU 10-4
- page function key 7-2
- parity 1-5
- physical characteristics
 - disk drive 6-1
 - diskette 8-1
 - keyboard/display screen 7-1
 - magnetic card 10-1
 - printer 5-1
- point-to-point communications network 9-1
- polling and addressing characters for S/32
 - tributary stats F-1
- positive number 1-4
- Power light, MCU 10-5
- POWER ON/OFF switch 2-4
- power switch feature, keylock 1-3
- powers of two table C-1
- print
 - function keys 5-4
 - functions 5-1
 - half line spacing 5-2
 - IOB and NCPODSW 5-10,5-11
 - status bytes 5-5
 - switch (NCPODSW) 5-11
- print belt image register 2-2,5-3
- print buffer 5-4
- print data area 5-2
- print function key 7-2

- printer
 - character set image and size 5-3
 - character sets 5-1
 - end-of-operation interrupts 5-4
 - graphics B-1
 - line 1-1,5-1
 - operational characteristics 5-2,5-3
 - operations 5-3,5-4
 - serial 1-1,5-1
 - speed 1-2
- printing
 - operations 2-2
- PROC CHK light 2-4
- procedures
 - alternate disk sector assignment 6-18
 - disk operating 6-18
 - disk program load 6-18
 - disk sector initialization 6-18
 - diskette error recovery 8-10
 - diskette initialization 8-14
 - diskette surface defect 8-14
 - display screen recovery 7-11
 - error recovery, data recorder attachment 11-3
 - error recovery, MCU 10-7
 - error recovery, 129 11-3
 - error recovery, 5496 11-4
 - keyboard/display screen manual operating 7-9
 - keyboard recovery 7-11
- processing alternate disk sector 6-18
- processor, main storage 1-1
- program status register, conditioning 4-3
- programming considerations 4-1
- programming considerations, keyboard 7-8
- PWR CHK light 2-5

- queue/dequeue
 - communications adapter IOB machine instruction 3-92
 - data recorder IOB machine instruction 3-101
 - keyboard/display screen IOB machine instruction 3-78
 - mag card unit IOB machine instruction 3-105
 - print IOB machine instruction 3-77

- R (record address), diskette 8-2
- rate select, communications adapter 9-2
- read
 - data and control record operation, diskette 8-6
 - data diagnostic operation, disk 6-11
 - data operation disk 6-11
 - data operation, diskette 8-6
 - diskette data and control record machine instruction 3-60
 - diskette data machine instruction 3-64
 - diskette ID machine instruction 3-63
 - ID (identifier) operation, disk 6-11
 - ID (identifier) operation, diskette 8-7
 - MCU operation 10-4
 - verify operation, disk 6-12

Ready light, MCU 10-5
 recalibrate diskette or seek diskette track
 machine instruction 3-59
 receive buffer addresses, load SDLC machine
 instruction 3-96
 receive buffer, SDLC 9-24
 receive initial machine instruction, SDLC 3-94
 receive initial operation
 multipoint tributary, BSCA 9-12
 nonswitched, SDLC 9-25
 point-to-point nonswitched, BSCA 9-10
 point-to-point switched, BSCA 9-12
 SDLC 9-25
 switched CDSTL network 9-25
 switched DTR network, SDLC 9-25
 receive initial, start BSCA machine instruction 3-80
 receive machine instruction, SDLC 3-93
 receive only, start BSCA machine instruction 3-81
 receive operation, BSCA 9-14
 receive operation, SDLC 9-25
 reception statistics, BSCA 9-18
 record format
 disk 6-2
 diskette 8-2
 record length, diskette 8-2
 recording arrangement, MCU 10-4
 recovery procedures
 BSCA 9-16
 data recorder 11-3
 disk 6-19
 diskette 8-10
 keyboard/display screen 7-11
 MCU 10-7
 129 11-3
 5496 11-4
 redefine, keyboard 7-4
 register
 address recall 2-1
 BSCA current address 9-5
 BSCA stop address 9-5
 BSCA transition address 9-5
 BSCA unit definition table 9-5
 character set size 2-2,5-3
 conditioning the program status 4-3
 diskette control address 8-6
 diskette data address 8-6
 index 1-6,2-1
 instruction address 2-1
 print belt image 2-2,5-3
 REP (repeat) function key 7-5
 reset function key 7-2
 reset interrupt machine instruction 3-70
 response modes, SDLC 9-23
 scan operation disk 6-13
 SDE mode 7-8
 SDLC (synchronous data link control) 1-3
 abortive disconnect 9-28
 active state 9-23
 adapter checks 9-28
 block check field 9-21
 commands and responses 9-21
 completion table 9-26
 control field 9-20
 control machine instruction 3-93
 disable/enable operations 9-24
 disable machine instruction 3-93
 disconnect state 9-23
 disconnect, abortive 9-28
 EBCDIC mode, initialize for 3-90
 enable/disable operations 9-24
 enable machine instruction 3-93
 error counter table 9-31
 error history table 9-30
 error recording 9-30
 flag 9-19
 frame 9-19
 idle state 9-24
 inactivity timer 9-28
 information field 9-21
 initialize for EBCDIC mode machine instruction 3-90
 internal clock 9-29
 interrupt 2-1
 invalid frame 9-28
 IOB, queue/dequeue 3-92
 load interrupt address machine instruction 3-99
 load operations 9-26
 load receive buffer addresses 3-96
 load transmit buffer addresses machine instruction 3-98
 load unit definition table machine instruction 3-98
 main storage data areas 9-24
 NRZI transmission coding 9-29
 operations 2-2,9-24
 queue/dequeue IOB 3-92
 receive buffer 9-24
 receive initial machine instruction 3-94
 receive initial operation 9-25
 receive machine instruction 3-93
 receive operation 9-25
 response modes 9-23
 responses 9-21
 sense completion table machine instruction 3-100
 sensing operation 9-26
 stacked operation complete 9-28
 station address 9-19
 system interrupts 9-26
 transient state 9-24
 transmission coding 9-29
 transmission states 9-23
 transmit and receive machine instruction 3-94
 transmit and receive operation 9-25
 transmit buffer 9-24
 transmit final machine instruction 3-95
 transmit final operation 9-25
 transmit only machine instruction 3-95
 transmit only operation 9-25
 unit definition table 9-28
 zero bit insertion/deletion 9-29
 sector description disk 6-2

- sector initialization procedure, disk 6-18
- sector, alternate assignment procedure disk 6-18
- sector, alternate processing, disk 6-18
- seek check 6-19
- seek diskette track or recalibrate diskette machine instruction 3-59
- seek operation
 - disk control 6-10
 - diskette 8-6
- seek time, disk drive 6-1
- selector, mode switch 2-6
- sense
 - ADDRESS/DATA switches machine instruction 3-52
 - BSCA current address machine instruction 3-88
 - BSCA status machine instruction 3-89
 - bytes, keyboard/display screen 7-7
 - diskette control field address register machine instruction 3-68
 - diskette data address register machine instruction 3-69
 - diskette status machine instruction 3-67
 - forms length and current line number machine instr 3-47
 - print status machine instruction 3-48
 - SDLC completion table machine instruction 3-100
- sense information 10-5
- sensing BSCA 9-14
- sensing, SDLC 9-26
- sequenced frames 9-20
- serial printer 1-1,5-1
 - status bytes 5-8
- set bits off masked machine instruction 3-26
- set bits on masked machine instruction 3-25
- SHIFT function key 7-5
- single form/ledger card mode 5-3
- single form/ledger card, mode 5-5
- special and alphameric character keys 7-1
- special display screen graphic B-1
- special features, communications adapter 9-1
- special print graphic B-1
- stack command, MCU 10-4
- stacked operation complete, SDLC 9-28
- stacker, MCU 10-1
- standard communications adapter capabilities 9-2
- start
 - BSCA receive initial machine instruction 3-80
 - BSCA receive only machine instruction 3-81
 - BSCA transmit and receive machine instruction 3-82
 - data recorder IOB machine instruction 3-103
 - disk IOB machine instruction 3-73
 - key/light 2-4
 - Key, MCU 10-5
 - keyboard/display screen IOB machine instruction 3-49
 - mag card unit IOB machine instruction 3-106
 - print IOB machine instruction 3-46
- Start key, MCU 10-5
- station address, SDLC 9-19
- statistics, BSCA 9-18
- status and disk check condition 6-13
- status and diskette check condition 8-8
- status bytes
 - BSCA 9-15
 - disk drive 6-13
 - diskette drive 8-8
 - keyboard/display screen 7-7
 - line printer 5-6
 - print 5-5
 - serial printer 5-8
- status, sense BSCA 3-89
- stop address register, BSCA 9-5
- stop address register, load BSCA 3-86
- STOP key/light 2-4
- Stop key, MCU 10-5
- storage capacity
 - disk 1-2,1-3
 - main 1-1,1-2
- storage, control 1-1
- store register machine instruction 3-27
- subtract logical characters machine instruction 3-10
- subtract zoned decimal machine instruction 3-6
- supervisor call
 - machine instruction 3-30
 - machine instruction time 4-1
- supervisory format, SDLC 9-22
- surface defect procedures, diskette 8-14
- switch
 - Alarm, MCU 10-5
 - keylock power 1-3
 - lamp test 2-6
 - mode selector 2-6
 - POWER ON/OFF 2-4
 - print (NCPODSW) 5-11
- switched network backup 9-2
- switches
 - address/data 2-5
 - CE panel toggle 2-6
- synchronization, BSCA 9-9
- system
 - controls 2-3
 - elements 1-1
 - models 1-2
 - program 1-1
- system and error statistics for BSCA 9-18
- system interrupts, SDLC 9-26
- ten-key numeric keyboard 7-1
- terminal control 9-5
- test bits off masked machine instruction 3-37
- test bits on masked machine instruction 3-36
- test diskette drive and branch machine instruction 3-66
- test, lamp switch 2-6
- TH CHK light 2-4
- tilt and rotate codes, MCU 10-4
- timings, machine instruction 4-1
- toggle switches, CE panel 2-6
- track change, MCU 10-4
- track link, MCU 10-4
- tracks, MCU 10-1
- transfer machine instruction 3-32

- transient state, SDLC 9-24
- transition address register, BSCA 9-5
- transition address register, load BSCA 3-87
- transmission code selection, BSCA 9-4
- transmission codes 9-4
- transmission coding, NRZI 9-29
- transmission rate control 9-1
- transmission states, SDLC 9-23
- transmission statistics, BSCA 9-18
- transmit and receive machine instruction, SDLC 3-94
- transmit and receive operation, BSCA 9-12
- transmit and receive operation, SDLC 9-25
- transmit and receive, start BSCA machine instruction 3-82
- transmit buffer addresses, load SDLC machine instruction 3-97
- transmit buffer, SDLC 9-24
- transmit final machine instruction, SDLC 3-95
- transmit final operation, SDLC 9-25
- transmit only machine instruction, SDLC 3-95
- transmit only operation, SDLC 9-25
- transparent operation, BSCA 9-13
- transparent text mode, BSCA 9-4
- tributary station 9-1,9-5
- tributary station polling and addressing characters, S/32 F-1
- two address machine instructions 1-8
- two-second timeout, BSCA 9-14
- two-second timeout, start/cancel BSCA 3-79
- zero and add zoned machine instruction 3-2
- zero bit insertion/deletion, SDLC 9-29
- zone bits 1-4

- 1200 bps integrated modem 9-2
- 1255 Magnetic Character Reader
 - attachment functions 12-1
 - introduction 1-3
- 129 error recovery 11-3
- 2400 bps integrated modem 9-2
- 3741 data stations 1-3
- 512-byte format diskette 8-1,8-2
- 5496 error recovery 11-4
- 80-column cards 11-1
- 96-column cards 11-1

- unit definition table register, BSCA 9-5
- unit definition table register, load BSCA machine instruction 3-83
- unit definition table, load SDLC machine instruction 3-98
- unit definition table, SDLC 9-28
- unprintable character 5-2
- unsigned binary integer 1-4

variable-length card feed feature 11-1

- wait for IOB machine instruction 3-71
- write and verify diskette
 - control address mark operation 8-7
 - control address marker machine instruction 3-62
 - data machine instruction 3-61
 - data operation 8-7
 - ID (identifier) operation 8-8
 - record ID machine instruction 3-65
- write disk data operation 6-12
- write disk ID (identifier) operation 6-12
- write operation, MCU 10-4

Index of Machine Instructions by Machine Code Sequence

00 xx	move inverse	3-18	
04 xx	zero and add zoned	3-2	
06 xx	add zoned decimal	3-4	
07 xx	subtract zoned decimal	3-6	
08 xx	move hexadecimal character	3-14	
0A xx	edit	3-20	
0B xx	insert and test characters	3-22	
0C xx	move characters	3-16	
0D xx	compare logical characters	3-33	
0E xx	add logical characters	3-8	
0F xx	subtract logical characters	3-10	
10 xx	move inverse	3-18	
14 xx	zero and add zoned	3-2	
16 xx	add zoned decimal	3-4	
17 xx	subtract zoned decimal	3-6	
18 xx	move hexadecimal character	3-14	
1A xx	edit	3-20	
1B xx	insert and test characters	3-22	
1C xx	move characters	3-16	
1D xx	compare logical characters	3-33	
1E xx	add logical characters	3-8	
1F xx	subtract logical characters	3-10	
20 xx	move inverse	3-18	
24 xx	zero and add zoned	3-2	
26 xx	add zoned decimal	3-4	
27 xx	subtract zoned decimal	3-6	
28 xx	move hexadecimal character	3-14	
2A xx	edit	3-20	
2B xx	insert and test characters	3-22	
2C xx	move characters	3-16	
2D xx	compare logical characters	3-33	
2E xx	add logical characters	3-8	
2F xx	subtract logical characters	3-10	
30 00	sense ADDRESS/DATA switches	3-53	
30 80	sense SDLC completion table	3-100	
30 83	sense BSCA status	3-89	
30 84	sense BSCA current address	3-88	
30 D0	sense diskette control field address register	3-68	
30 D1	sense diskette data address register	3-69	
30 D2	sense diskette status bytes 0 and 1	3-67	
30 D3	sense diskette status bytes 2 and 3	3-67	
30 E0	sense forms length and current line number	3-47	
30 E3	sense print status bytes 0 and 1	3-48	
30 E4	sense print status bytes 2 and 3	3-48	
31 10	load keyboard/display screen IOB address	3-51	
31 13	load keyboard/display screen interrupt handler address	3-52	
31 15	load keyboard/display screen translation table	3-54	
31 16	load keyboard/display screen set lowercase mode indicator	3-55	
31 17	load keyboard/display screen reset lowercase mode indicator	3-56	
31 80	load SDLC receive area address	3-96	
31 81	load BSCA stop address register	3-86	
31 82	load BSCA transition address register	3-87	
	load SDLC unit definition table	3-98	
31 83	load BSCA interrupt address register	3-85	
	load SDLC interrupt address	3-99	
31 84	load BSCA current address register	3-84	
	load SDLC transmit area addresses	3-97	
31 85	load BSCA unit definition table register	3-83	
31 D0	load diskette control field address register	3-57	
31 D1	load diskette data field address register	3-58	
31 E0	load forms length and current line number	3-45	
31 E2	load character set size register	3-43	
31 E4	load print belt image register	3-42	
31 E6	load print data address register	3-44	
34 01	store index register 1	3-27	
34 02	store index register 2	3-27	
34 04	store program status register	3-27	
34 08	store address recall register	3-27	
34 10	store instruction address register	3-27	
34 20	store instruction address register	3-27	
34 40 00 01	enable start light	3-107	
35 01	load index register 1	3-28	
35 02	load index register 2	3-28	
35 04	load program status register	3-28	
35 08	load address recall register	3-28	
35 10	load instruction address register	3-28	
35 20	load instruction address register	3-28	
35 40 00 01	disable start light	3-108	
36 01	add to index register 1	3-12	
36 02	add to index register 2	3-12	
36 04	add to program status register	3-12	
36 08	add to address recall register	3-12	
36 10	add to instruction address register	3-12	
36 20	add to instruction address register	3-12	
38 xx	test bits on masked	3-36	
39 xx	test bits off masked	3-37	
3A xx	set bits on masked	3-25	
3B xx	set bits off masked	3-26	
3C xx	move logical immediate	3-24	
3D xx	compare logical immediate	3-35	

90 xx	move inverse	3-18	B1 E0	load forms length and current line number	3-45
94 xx	zero and add zoned	3-2	B1 E2	load character set size register	3-43
96 xx	add zoned decimal	3-4	E1 E4	load print belt image register	3-42
97 xx	subtract zoned decimal	3-6	B1 E6	load print data address register	3-44
98 xx	move hexadecimal character	3-14	B4 01	store index register 1	3-27
9A xx	edit	3-20	B4 02	store index register 2	3-27
9B xx	insert and test characters	3-22	B4 04	store program status register	3-27
9C xx	move characters	3-16	B4 08	store address recall register	3-27
9D xx	compare logical characters	3-33	B4 10	store instruction address register	3-27
9E xx	add logical characters	3-8	B4 20	store instruction address register	3-27
9F xx	subtract logical characters	3-10	B5 01	load index register 1	3-28
			B5 02	load index register 2	3-28
			B5 04	load program status register	3-28
			B5 08	load address recall register	3-28
			B5 10	load instruction address register	3-28
			B5 20	load instruction address register	3-28
A0 xx	move inverse	3-18	B6 01	add to index register 1	3-12
A4 xx	zero and add zoned	3-2	B6 02	add to index register 2	3-12
A6 xx	add zoned decimal	3-4	B6 04	add to program status register	3-12
A7 xx	subtract zoned decimal	3-6	B6 08	add to address recall register	3-12
A8 xx	move hexadecimal character	3-14	B6 10	add to instruction address register	3-12
AA xx	edit	3-20	B6 20	add to instruction address register	3-12
AB xx	insert and test characters	3-22	B8 xx	test bits on masked	3-36
AC xx	move characters	3-16	B9 xx	test bits off masked	3-37
AD xx	compare logical characters	3-33	BA xx	set bits on masked	3-25
AE xx	add logical characters	3-8	BB xx	set bits off masked	3-26
AF xx	subtract logical characters	3-10	BC xx	move logical immediate	3-24
			BD xx	compare logical immediate	3-35
B0 00	sense ADDRESS/DATA switches	3-53	C0 (Q-byte not 87)	branch on condition	3-38
B0 80	sense SDLC completion table	3-100	C0 87 00 00	dump storage	3-72
B0 83	sense BSCA status	3-89	C0 87 00 04 01	reset interrupt	3-70
B0 84	sense BSCA current address	3-83	C0 87 00 04 02	wait for IOB	3-71
B0 D0	sense diskette control field address register	3-68	C0 87 00 04 03	start disk IOB	3-73
B0 D1	sense diskette status data address register	3-69	C0 87 00 04 05	remove current register save stack entry	3-32.6
B0 D2	sense diskette status bytes 0 and 1	3-67	C0 87 00 04 06	dump storage	3-72
B0 D3	sense diskette status bytes 2 and 3	3-67	C0 87 00 04 07	return from transient	3-32.7
B0 E0	sense forms length and current line number	3-47	C0 87 00 04 06	dump storage	3-72
B0 E3	sense print status bytes 0 and 1	3-48	C0 87 00 04 09 00 00 01	disable inquiry interrupt	3-74
B0 E4	sense print status bytes 2 and 3	3-48	C0 87 00 04 09 20 00 00	disable keyboard interrupt	3-74
B1 10	load keyboard/display screen IOB address	3-51	C0 87 00 04 09 40 00 00	disable BSCA or SDLC interrupt	3-74
B1 13	load keyboard/display screen interrupt handler address	3-52	C0 87 00 04 0A 00 00 01	enable inquiry interrupt	3-74
B1 15	load keyboard/display screen translation table	3-54	C0 87 00 04 0A 20 00 00	enable keyboard interrupt	3-74
B1 16	load keyboard/display screen set lowercase mode indicator	3-55	C0 87 00 04 0A 40 00 00	enable BSCA or SDLC interrupt	3-74
B1 17	load keyboard/display screen reset lowercase mode indicator	3-56	C0 87 00 04 0C xx	load from register save stack	3-32.3
B1 80	load SDLC receive area address	3-96	C0 87 00 04 0D xx	store to register save stack	3-32.8
B1 81	load BSCA stop address register	3-86	C0 87 00 04 0E 00 02 00	load communications adapter IOB at end of system IOB queue	3-92
B1 82	load BSCA transition address register	3-87	C0 87 00 04 0E 00 04 00	load keyboard/display screen IOB at end of system IOB queue	3-78
	load SDLC unit definition table	3-98	C0 87 00 04 0E 00 06 00	load print IOB at end of system IOB queue	3-77
B1 83	load BSCA interrupt address register	3-85	C0 87 00 04 0E 00 08 00	load data recorder IOB at end of system IOB queue	3-101
	load SDLC interrupt address	3-99		load mag card IOB at end of system IOB queue	3-105
B1 84	load BSCA current address register	3-84	C0 87 00 04 0E 01 02 00	remove communications adapter IOB from system IOB queue	3-92
	load SDLC transmit area addresses	3-97	C0 87 00 04 0E 01 04 00	remove keyboard/display screen IOB from system IOB queue	3-78
B1 85	load BSCA unit definition table register	3-83			
B1 D0	load diskette control field address register	3-57			
B1 D1	load diskette data field address register	3-58			

C0 87 00 04 0E 01 06 00	remove print IOB from system IOB queue	3-77	E0 xx	branch on condition	3-38
C0 87 00 04 0E 01 08 00	remove data recorder IOB from system IOB queue	3-101	E1 D0	test diskette drive and branch	3-66
	remove mag card IOB from system IOB queue	3-105	E2 00	load index register 2	3-30
C0 87 00 04 0E 10 02 00	load communications adapter IOB at front of system IOB queue	3-92	E2 01	load index register 1	3-30
C0 87 00 04 0E 10 04 00	load keyboard/display screen IOB at front of system IOB queue	3-78	E2 02	load index register 2	3-30
C0 87 00 04 0E 10 06 00	load print IOB at front of system IOB queue	3-77	E2 03	load index register 1	3-30
C0 87 00 04 0E 10 08 00	load data recorder IOB at front of system IOB queue	3-101	F0 xx	halt program level	3-31
	load mag card IOB at front of system IOB queue	3-105	F1 xx	advance program level	3-106
C0 87 00 04 0E xx xx 00	queue/dequeue IOB	3-32.5	F2 xx	jump on condition	3-40
C0 87 00 04 CF 00 01 00	initialize diskette drive	3-76	F3 10	start keyboard/display screen IOB	3-49
C0 87 00 04 0F 00 02 00	initialize data recorder	3-102	F3 14	disable keyboard	3-49
	initialize mag card unit	3-104	F3 16	disable keyboard, start IOB, and call operator	3-50
C0 87 00 04 0F 00 04 00	initialize BSCA for ASCII mode	3-91	F3 50 00	start mag card IOB	3-106
C0 87 00 04 0F 00 05 00	initialize BSCA or SDLC for EBCDIC mode	3-90		start data recorder IOB	3-103
C0 87 00 04 0F xx xx xx	load/fetch control storage transient	3-32.2	F3 80 00	control BSCA—cancel 2-second timeout	3-79
C0 87 00 04 68	load to address	3-32.4	F3 80 04	control BSCA—start 2-second timeout	3-79
C0 87 00 04 70	fetch	3-32	F3 80 80	control BSCA—disable BSCA and cancel 2-second timeout	3-79
C0 87 00 04 80 xx xx xx	fetch main storage transient	3-32.1		control SDLC—disable SDLC	3-93
C0 87 00 04 C0 xx xx xx	fetch main storage transient	3-32.1	F3 80 84	control BSCA—disable BSCA and start 2-second timeout	3-79
C0 87 00 08	start disk IOB	3-73	F3 80 C0	control BSCA—enable BSCA and cancel 2-second timeout	3-79
C0 87 00 0C	wait for IOB	3-71		control SDLC—enable SDLC	3-93
C1 D0	test diskette drive and branch	3-66	F3 80 C4	control BSCA—enable BSCA and start 2-second timeout	3-79
C2 00	load index register 2	3-30	F3 81 00	SDLC receive	3-93
C2 01	load index register 1	3-30	F3 81 C0	start BSCA receive only	3-81
C2 02	load index register 2	3-30	F3 82 00	SDLC transmit and receive	3-94
C2 03	load index register 1	3-30	F3 82 C0	start BSCA transmit and receive	3-82
C0 xx	branch on condition	3-38	F3 83 00	SDLC receive initial	3-94
D1 D0	test diskette drive and branch	3-66	F3 83 C0	start BSCA receive initial	3-80
D2 00	load index register 2	3-30	F3 84 00	SDLC transmit final	3-95
D2 01	load index register 1	3-30	F3 85 00	SDLC transmit only	3-95
D2 02	load index register 2	3-30	F3 90	start print IOB in single form/ledger card mode	3-46
D2 03	load index register 1	3-30	F3 D0	seek diskette track or recalibrate diskette	3-59
			F3 D1	read diskette data	3-64
			F3 D2	read diskette ID	3-63
			F3 D4	read diskette data and control record	3-60
			F3 D5	write and verify diskette data	3-61
			F3 D6	write and verify diskette control address marker	3-62
			F3 D7	write and verify diskette record ID	3-65
			F3 E0	start print IOB in continuous forms mode	3-46
			F4 xx	supervisor call	3-31
			F5 xx	transfer	3-32

READER'S COMMENT FORM

Please use this form only to identify publication errors or request changes to publications. Technical questions about IBM systems, changes in IBM programming support, requests for additional publications, etc, should be directed to your IBM representative or to the IBM branch office nearest your location.

Error in publication (typographical, illustration, and so on). **No reply.**

Page Number Error

Inaccurate or misleading information in this publication. Please tell us about it by using this postage-paid form. We will correct or clarify the publication, or tell you why a change is not being made, provided you include your name and address.

Page Number Comment

Note: All comments and suggestions become the property of IBM.

● No postage necessary if mailed in the U.S.A.

Check if reply is requested.

Name _____

Address _____

Cut Along Line

Fold

Fold


FIRST CLASS
PERMIT NO. 40
ARMONK, N. Y.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Development Laboratory
Publications, Dept. 245
Rochester, Minnesota 55901



IBM System/32 Function Reference (File No. S32-01) Printed in U.S.A. GA21-9176-4

Fold

Fold



International Business Machines Corporation

General Systems Division
5775D Glenridge Drive N. E.
P.O. Box 2150
Atlanta, Georgia 30301
(U.S.A. only)

General Business Group/International
44 South Broadway
White Plains, New York 10601
U.S.A.
(International)



Technical Newsletter

This Newsletter No. GN21-0287
Date 22 November 1978
Base Publication No. GA21-9176-4
File No. S32-01
Previous Newsletters None

IBM System/32 Functions Reference Manual

© IBM Corp. 1975, 1976, 1977

This technical newsletter, a part of version 8, modification 0, provides replacement pages for the subject publication. These replacement pages remain in effect for subsequent versions and modifications unless specifically altered. Pages to be inserted and/or removed are:

Title Page, Preface	5-3, 5-4
iii, iv	7-5, 7-6
v, vi (text rearranged)	7-6.1, 7-6.2 (added)
3-17, 3-18	7-7, 7-8
3-31, 3-32	7-8.1, 7-8.2 (text rearranged)
3-32.1 through 3-32.10 (added)	X-15, X-16

Changes to text and illustrations are indicated by a vertical line at the left of the change.

Summary of Amendments

- Add miscellaneous technical changes.
- Add new op codes.
- Add lists of command keys and function keys.

Note: Please file this cover letter at the back of the manual to provide a record of changes.



Technical Newsletter

This Newsletter No. GN21-0315

Date 30 May 1980

Base Publication No. GA21-9176-4

File No. S32-01

Previous Newsletters GN21-0287

IBM System/32 Functions Reference Manual

©IBM Corp. 1975, 1976, 1977

This technical newsletter, a part of version 9, modification 0, provides replacement pages for the subject publication. These replacement pages remain in effect for subsequent versions and modifications unless specifically altered. Pages to be inserted and/or removed are:

3-25, 3-26

3-31, 3-32

3-71, 3-72

4-1, 4-2

6-1, 6-2

7-3, 7-4

10-3, 10-4

X-5, X-6

Changes to text and illustrations are indicated by a vertical line at the left of the change.

Summary of Amendments

Add miscellaneous technical changes

Note: Please file this cover letter at the back of the manual to provide a record of changes.

IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901

©IBM Corp. 1980

Printed in U.S.A.



International Business Machines Corporation

General Systems Division
5775D Glenridge Drive N. E.
P.O. Box 2150
Atlanta, Georgia 30301
(U.S.A. only)

General Business Group/International
44 South Broadway
White Plains, New York 10601
U.S.A.
(International)

IBM System/32 Functions Reference (File No. S32-01) Printed in U.S.A. GA21-9176-4