

Maintenance Library

2

3

4

5

6

Δ

Chapter 1. Reference Data

Chapter 2. Console and Maintenance Facilities

Chapter 3. Preventive Maintenance

Chapter 4. Checks, Adjustments, and Removals

Chapter 5. Power and Cooling

Chapter 6. Locations

5410 Processing Unit

Appendix

Maintenance Manual

SY31-0244-2

Preface

This manual, SY31-0244, contains maintenance information for the IBM 5410 Processing Unit. It should be used in conjunction with the maintenance manuals for the System/3 input/output devices to fully maintain the system.

The *IBM 5410 Processing Unit Theory of Operation*, SY31-0207, gives the instructional material.

Fourth Edition (January 1971)

This is a major revision of, and obsoletes, SY31-0244-1.

Some illustrations in this manual have a code number in the lower corner. This is a publishing control number and is not related to the subject matter.

Significant changes or additions to the specifications contained in this publication are continually being made. When using this publication in connection with the operation of IBM equipment, check the latest FE Publication System Sequence Listing for revisions or contact the local IBM branch office.

A Reader's Comments Form is at the back of this publication. If the form is gone, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901.

Contents

CHAPTER 1. REFERENCE DA	ATA	•	•	•	•	•	•	•	1-1
CHAPTER 2. CONSOLE AND	MAI	NTE	ENA	NC	Έ				
FACILITIES	•	•	•	•	•	•	•	•	2-1
SECTION 1. BASIC UNIT .	•	•	•	•	•	•	•	•	2-1
2.1 System Control Panel .	•	•	•	•	•	•	•	•	2-1
2.1.1 Operator Controls .	•	•	•	•	•	•	•	•	2-1
2.1.2 CE Controls	•	•	•	•	•	•	•	•	2-3
2.1.3 Console Display	•	•	•	•	•	•	•	•	2-7
2.2 Environmental Recording .	•	•	•	•	•	•	•	•	2-8
2.3 Machine Checks	•	•	•	•	•	•	•		2-8
2.3.1 Processor Checks	•	•	•	•	•	•	•	•	2-8
2.3.2 Unit Check	•		•	•	•	•	•	•	2-8
2.4 Process Error Indications	•		•		•	•	•	•	2-9
2.5 LSR Display	•	•		•	•	•	•	•	2-10
2.6 Voltage Levels	•	•	•	•	•	•	•	•	2-11
2.7 Error Recovery Procedures	•	•	•	•	•	•	•	•	2-11
2.8 MFCU Feed Checks		•	•	•	•	•	•	•	2-20
2.9 Special Tools	•	•	•	•	•	•	•	•	2-22
2.9.1 CE Diagnostic Probe .	•	•	•	•	•	•	•	•	2-22
2.9.2 Jumper Wires	•	•	•	•	•	•	•	•	2-24
2.9.3 Single Pin Extenders .	•	•	•	•	•	•	•	•	2-24
2.9.4 MST-1 Card Extender		•	•	•	•	•	•	•	2-24
SECTION 2. FEATURES	•	•	•	•	•	•	•	•	2-25
2.10 Dual Program Control Pan	el.	•	•	•	•	•			2-25
2.11 File Control Panel	•		•	•	•	•	•	•	2-25
2.12 BSCA Indicator Panel .		•	•	•	•	•			2-26
CHAPTER 3. PREVENTIVE M	IAIN	TE	NAI	NCI	Ξ	•	•	•	3-1
SECTION 1. BASIC UNIT .	•	•	•	•	•	•	•	•	3-1

3.1 Scheduled Maintenance	•	•	•	•	•	•	•	•	•	3-1
3.2 I/O Device Maintenance			•	•	•		•		•	3-1
SECTION 2. FEATURES .	•	•	•	•	•		•		•	3-1
CHAPTER 4. CHECKS, ADJ	US	FM	EN'	ГS,	AN	D				
REMOVALS	•	•	•					•		4-1
SECTION 1. BASIC UNIT	•	•	•			•			•	4-1
4.1 Fault Location	•	•	•	•	•	•	•		•	4-3
4.1.1 Circuit Failures .	•	•			•	•	•	•	•	4-3
4.1.2 Array Failures	•	•				•	•	•	•	4-3
4.1.3 Intermittent or Rand	lom	ı Fa	iluı	res			•	•	•	4-8
4.2 XYZ Drive Voltage (-30V)) Re	eop	tim	izat	ion	(A)	11			
Systems)	•	•	•					•	•	4-9
4.3 Strobe Setting Reoptimiza	atio	n (8	3K-	161	(-32	2K S	Sing	gle,		
BSM)	•	•	•		•		•	•		4-9
4.4 Strobe Setting Reoptimiza	atio	n (2	24 K	-32	K- 3	32K	Du	al		
BSM)		•	•	•					•	4-9
4.5 Strobe Setting Reoptimiza	atio	n ((54K	D	ıal	BSN	1; F	LPQ	!	
S40048)	•	•	•	•		•	•	•		4- 10
CHAPTER 5. POWER AND	CO	JLI	NG	÷.		•	•	•	•	5-1
SECTION 1. BASIC UNIT	•	•	•	•	•	•	•	•	•	5-1
5.1 Input Power Requirement	s	•	•	•	•	•	•	•	•	5-1
5.2 Power Supply Outputs .	•				•		•	•	•	5-1

5.2.1 Checks and Adjustments

5.2.2 Power Supply Unloading Procedures

5.4 Adjustments of the -4 Volt Power Supply

5.4.1 Overcurrent Adjustment

5.4.2 Voltage Adjustment

5-1

5-2

5-4

5-4

5-4

5-4

Page of SY31-0244-2 Revised December 1, 1971 By TNL: SN31-0307

5	.4.3 Overvoltage Adjustment .	•	•	•	•	•	•	•	5-4
5	.4.4 Undervoltage Adjustment		•			•	•	•	5-6
5.5 A	Adjustment of the +6 Volt Pow	er S	upp	ly		•	•	•	5-6
5	5.1 Voltage Adjustment .	•	•	•	•				5-6
5	5.2 Overvoltage-Overcurrent	Adj	ustn	hen	t.	•	•	•	5-6
5	5.3 Undervoltage Adjustment	•	•	•	•	•		•	5-6
5.6 A	Adjustment of the -30 Volt Pov	ver :	Supp	oly				•	5-7
5.7 F	Power Check Lamp	•	•			•	•	•	5-7
5.8 2	24 Volt Control Voltage	•	•		•	•	•	•	5-7
SEC	TION 2. PEATURES	•	•	•		•		•	5-8
5.9 -	4 Volt Add-On Regulator		•	•		•	•	•	5-8
5.10	B Gate -4 Volt Logic Supply #	# 2	•	•	•	•	•	•	5-8
5	.10.1 Overcurrent Adjustment	•	•	•	•	•	•	•	5-8
5	. 10.2 Voltage Adjustment .	•	•	•	•	•	•	•	5-8
5	5.10.3 Overvoltage Adjustment	•			•	•	•		5-8

5.11 B Gate -4 Volt Logic Supply #3	•	•	•	•		5-9
5.11.1 Overcurrent Adjustment .	•	•	•	•	•••	5-9
5.11.2 Voltage Adjustment	•	•	•	•	• •	5-9
5.11.3 Overvoltage Adjustment .	•	•	•	•		5-9
CHAPTER 6. LOCATIONS	•	•	•	•		6-1
APPENDIX A. SPECIAL CIRCUITS.	•	•	•	•	Append	dix A
APPENDIX B. WORLD TRADE	•	•	•	•	Append	lix B
INDEX	•	•	•	•		X-1

.

t

Α	Ampere	LCRR	Length Count Recall Register
AAR	Operand 2 Address Register	LIO	Load Input/Output
ac	Alternating Current	Lo	Low
Addr	Address	LPDAR	Line Printer Data Address Register
adj	Adjust	LPIAR	Line Printer Image Address Register
ALD	Automated Logic Diagram	LSR	Local Store Register
ALU	Arithmetic and Logic Unit	MAP	Maintenance Analysis Procedures
APL	Advance Program Level	MES	Miscellaneous Equipment Specification
Arith	Arithmetic	MFCU	Multi-Function Card Unit
ARR	Address Recall Register	MLC	Machine Level Control
ASCII	American Standard Code for Information	Mnem	Mnemonic
	Interchange	MPCAR	MFCU Punch Data Address Register
Asynchronous	Without regular time relationships; unexpected	MPTAR	MFCU Print Data Address Register
	or unpredictable with respect to the execution	MRDAR	MFCU Read Data Address Register
	of a program instruction.	MST	Monolithic System Technology
BAR	Operand 1 Address Register	mV	Millivolt
BCD	Binary Coded Decimal	ns	Nanosecond
Bit	Binary digit; smallest unit of information	OC	Overcurrent
BM	Bill of Material	Ор	Operation; Operand
BSCA	Binary Synchronous Communications Adapter	ov	Overvoltage
BSM	Basic Storage Module	Р	Parity
Byte	Eight bits of information plus parity bit	PAIR	Product Analysis Incident Reprot
СВ	Circuit Breaker	РСВ	Printer Control Board
CE	Customer Engineer	PEB	Printer Electronic Board
Channel	A hardware device that connects the CPU and	PG	Parity Generation
	main storage with the I/O control units	POT	Potentiometer
cm	Centimeter	P/S	
Cond	Condition	PSR	Program Status Register
CPU	Processing Unit	PSS	Print Subscan
CRR	Condition Recall Register	PTR	Printer
Ctrl	Control	Rđ	Read
DAR	Data Address Register	REA	Request for Engineering Action
DBI	Data Bus In	Reg	Register
DBO	Data Bus Out	RPQ	Request Price Quotation
DFCR	Data File Control Address Register	SAR	Storage Address Register
DFDR	Data File Data Address Register	SIO	Start Input/Output
Disp	Display	SLD	Solid Logic Dense
DRR	Data Recall Register	SLT	Solid Logic Technology
EBCDIC	Extended Binary Coded Decimal Interchange	SMS	Standard Modular System
	Code	SS	Single Shot
EC	Engineering Change	Sync	Synchronize
ECA	Engineering Change Announcement	Sys	System
FBM	Field Bill of Material	S/Z	Sense-Inhibit
FE	Field Engineering	TIO	Test Input/Output and Branch
FEALD	Field Engineering Automated Logic Diagram	TP	Test Point
hex	Hexadecimal	UV	Under voltage
Hi	High	V	Volts
IAR	Instruction Address Register	Vac	Volts Alternating Current
Instr	Instruction	Vdc	Volts Direct Current
Interrupt	An asynchronous occurrence which causes the	wr	write
-	central processor to cease its normal execution	XR	Index Register
	of instructions and barnch out to a new instruc-	XRD	X-Read
	tion stream. Interrupts are caused by several	XWR	X-Write
	different and unrelated situations.	YRD	Y-Read
I/O	Input/Output	YWR	Y-Write
IPL	Initial Program Load	Z	Inhibit
K	Kilo, Thousand	=	Equals
LCR	Length Count Register	>	Greater than
		<	Less Than

PERSONAL SAFETY

Be sure to read and follow the safety suggestions in Form 229-1264, a pocket-sized card issued to all IBM Customer Engineers.

Remember:

- Loose clothing can become entangled in moving parts of the machine.
- Drive belts, because of their internal cable construction, can cause serious injury. DO NOT crank a machine by pulling on the drive belts.
- Heat sinks are at an electrical potential. DO NOT short heat sinks to each other or to the machine side frame.
- Always unplug machine power and wait ONE FULL MINUTE before attempting repairs or adjustments in the power supply area.
- Voltages developed in the resonant circuit of regulating power supplies are apt to be much greater than the line voltages.
- Follow the specific safety precautions that accompany many of the adjustment procedures in this manual.

Be aware that the 5424 motor and/or clutches can operate unexpectedly. Conditions that could cause this are:

- Program commands.
- Loss of a dc voltage to a machine, gate, board or chassis, card, or pin.
- Removing or inserting a card or cable.
- Probing and accidentally shorting a pin.

EQUIPMENT SAFETY

Electrical

Always replace blown fuses with fuses of the same type and rating. Using fuses of a different type or higher rating could result in component damage.

Remove power from the machine before replacing MST cards, magnets, or solenoids. Failure to do this could result in damage to a card being replaced or to other cards in the net.

Mechanical

Do not operate the machine under power with units disassembled, removed, or maladjusted. Keep tools, etc. clear of the mechanism when the machine is operating under power.

Caution

Do not use IBM cleaning fluid on plastic parts.

This section contains charts, listings, and diagrams giving general information for diagnosing system failures.

Refer to the *IBM Field Engineering Maintenance Diagrams*, 5410 Central Processing Unit, Form SY31-0202 (FEMD) for flowcharts, simplified diagrams, timing charts, etc. The FEMD is to be used for instructional and for recall purposes.

For diagnostic techniques, refer to the maintenance analysis procedures (MAP) chart user's guide. The MAP charts help CEs to isolate machine troubles without the use of an oscilloscope. Figure 1-1 shows the format of the 96-column card used with the System/3. Figures 1-2 through 1-8 show the instruction sets and the instruction format used in this system. Figures 1-9 through 1-17 show the sense bytes of the 5410. Figures 1-18 through 1-30 show other diagnostic aids for troubleshooting the 5410 CPU.



Figure 1-1. 96-Column Card Format

INSTRUCTIONS

	Mnem	Ор	٥	Operands		Comments			
Two Address Instruction	ZAZ AZ SZ MVX ED ITC MVC CLC ALC SLC	4 6 7 8 A B C D E F	L1L2 L1L2 L1L2 L1 L L L L L L			Zero and add zoned Add zoned decimal Subtract zoned decimal Move hex characters Edit Insert and test characters Move characters Compare logical characters Add logical characters Subtract logical characters			
		0 1 2 4 5 6 8 9 A		Op1 Op2 Op1 Op2	Op2 Op2 Op2 2	Op1 direct, Op2 direct Op1 direct, Op2 indexed by XR1 Op1 direct, Op2 indexed by XR2 Op1 indexed by XR1, Op2 direct Op1 indexed by XR1, Op2 indexed by XR1 Op1 indexed by XR1, Op2 indexed by XR2 Op1 indexed by XR2, Op2 direct Op1 indexed by XR2, Op2 indexed by XR1 Op1 indexed by XR2, Op2 indexed by XR2			
One Address Instruction (Non-Branch)	SNS LIO ST L A TBN TBF SBN SBF MVI CLI	0 1 4 5 6 8 9 A 8 0 9 A B C D	DA¦M¦N DA¦M¦N Reg Reg Reg Mask Mask Mask Mask I 2 I 2			Sense I/O Load I/O Store register Load register Add to register Test bits on Test bits off Set bits off Set bits off Move logical immediate Compare logical immediate			
		;; ↓ 3 7 B		Op1 Addr Op1 Op1		Op1 direct Op1 indexed by XR1 Op1 indexed by XR2			
One Address Instruction (Branch)	BC TIO LA	0 0 1 2 2	Cond DA M'N Bit 6-XF Bit 7-XF	32 31		Branch on condition Test I/O and branch Load address			
		C D E		Op1 Addr Op1 Op1		Op1 direct Op1 indexed by XR1 Op1 indexed by XR2			
Command Instruction	HPL APL JC SIO	F0 F1 F2 F3	Tens DA M¦N Cond DA M¦N	Unit N U Number of bytes to jump Control	þ	Halt program level Advance program level Jump on condition Start I/O			

Figure 1-2. Instructions

•					<u></u>			- Op ((one	Code byte)								Q Code	 (Operands	Total	Typ
3its	.							- Bits	4 - 7								One	First	Second	Length	
1-3	0	1	2	3	4	5	6	7	8	9		в	C	D	Е	F	Byte				
0					/////// ZAZ /		AZ/		С МVX		Ë.D			CLC	ALC	SLC		•	2 Bytes Direct	6	+
1					ZAZ			, sz	MVX		ED	ITC		CLC	ALC	SLC		2 Bytes	1 Byte Disp Index by XR1	5	
2								//sz/			ED		MVC	() (CLC	ALC	(SLC)		Direct	1 Byte Disp	5	
3	SNS	(LIO)			ST	ί.	IJ		TBN	TBF	SBN	SBF	IMVI	CLI						4	+
4					71AZ		//////////////////////////////////////				, ED	LITC			ALC	SLC		1 Byte	2 Bytes Direct	5	
5					<u>TAZI</u>			//s2/			ED	ITC	MVC	CLC	ALC	SLC		Displacement	1 Byte Disp Index by XR1	4	
6					2 A 2		AZ				ED	ITC	MVC	CLC	ALC	SLC		Indexed	1 Byte Disp Index by XR2	4	:
7	SNS	LIO			8 7 7	1	A		TBN	TBF	SBN	SDF	MVI	CLI				By XR1	\ge	3	
8					77.77						ED	ITC	MVC	CLC		SLC		1 Byte	2 Bytes Direct	5	
9					ZAZ						ED	ITC	MVC	CLC		SLC		Displacement	1 Byte Disp Index by XR1	4	;
A					ZAZ						ED	ITC	MVC	CLC	ALC	SLC		Indexed	1 Byte Disp Index by XR2	4	;
B	SNS	LIO:			ST	U	\$		TBN	TBF	SBN	See	MVI	CLI				By XR2	\geq	3	
с	BC	TIÒ																	2 Bytes Direct	4	Z
D	BC	TIO	LAN																1 Byte Disp Index by XR1	3	2
E	вс	TIO	LA																1 Byte Disp Index by XR2	3	Z
F	HPL	APL	JC	SIO															\searrow	3	F

Figure 1-3. Instruction Codes and Addressing Schemes

OP BITS 0, 1, 2, 3

X Two address instructions (can be indexed by bits 0-3)

Y One address instruction (can be indexed by bits 0 and 1)



F Command instruction 53184

.

CPU CYCLE PATTERNS

Op	Mnem	Ор	٥	R	x ₁	H ₁	L ₁	x ₂	H ₂	L_2	A	в
04 06	ZAZ AZ	x x	x x			x x	x x		x x	x x	x x	×
07	SZ	x	x			×	×		×	x	×	×
08		X	X			×	×		X	X	X	X
0B	ITC	x	x			x	x		x	x	x	Â
0C	MVC	x	×			×	×		×	х	x	×
OD	CLC	×	x			x	×		X	x	×	×
OF	SLC	x	x			x	x		x	x	x	$\hat{\mathbf{x}}$
11	747											
16	AZ	x	x			Â	x	x			x	Ŷ
17	sz	x	x			×	×	×			x	×
18	MVX	×	x			x	×	×			x	×
18		X	X			X	×	×			X) X
1C	мус	x	x			Â	x	x			x	x x
1D	CLC	x	x			x	×	x			x	×
1E	ALC	x	×			×	×	×			×	×
11-	SLC	×	×			×	×	×			×	×
24	ZAZ	X	×			×	×	×			×	×
20	AZ S7	X	X			X	X	X			X	X X
28	MVX	x	x	1		x	x	x			x	x
2A	ED	x	x			x	x	x			x	×
2B	ITC	x	X			X	x	X			X	X
20	CIC	x	x			x	x	x			x	Ŷ
2E	ALC	x	x			x	x	x			x	x
2F	SLC	×	x			×	×	×			x	×
30	SNS	x	х			×	x					×
31	LIO	x	x			x	x					×
34	51	X	X			X	X					X
36	Ā	x	x			x	x					x
38	TBN	×	x			×	x					×
39	SBN	×	X			×	X					X
3B	SBF	x	x			x	x					Â
3C	MVI	x	x			x	x					x
3D	CLI	×	×			×	×					×
44	ZAZ	×	x		×				x	x	х	×
46	AZ SZ	X	X		×				X	X	X	X
48	MVX	x	x		x				Â	â	â	Â
4A	ED	×	x		x				x	x	x	×
4B	ITC	x	x		x				x	x	x	×
		X	X		×				x	X	X	X
4E	ALC	x	x		x				x	x	x	x
4F	SLC	x	x		×				x	x	x	×
54	ZAZ	×	×		x			x			x	x
56	AZ	×	x		x			x			×	×
58	SZ MVX	×	×		×			X			X	X
5A	ED	x	x		x			x			x	x
5B	ITC	×	×		x		'	×			x	×
5C		×	×		X			X			X	X
5E	ALC	x	Â		x			x			x	Â
5F	SLC	×	x		x			×			x	x
64	ZAZ	x	×		x			x			x	x
66	AZ	×	x		x			x			x	×
67 62	SZ MVY	X	X X		X			X			X	X
6A	ED	x	Â		x			x			x	Â
6B	ITC	×	×		x	l		×			x	×
ISC S	MVC	×	X		X			x			×	X
6E	ALC	×	x		X			x			x	X
6F	SLC	×	×		x			x			x	x

Figure 1-4. CPU Instruction and Machine Cycles

TEST I/O AND BRANCH (TIO)

Ор	Q Code		le	Con	trol	
Code				Cod	e	
	DA	м	N			
0 7	8 11	12	13 15	16		
C1	<u> </u>					Direct addressing – Operand 1 = 2 bytes
D1						Indexed by XR-1 – Operand 1 = 1 byte
E1						Indexed by XR-2 – Operand 1 = 1 byte
	1111					Device address MFCU (F)
		0				Primary
		1				Secondary
			000			Feed not ready or error
5424			001			Read feed busy (condition 1)
MFCU			010			Punch data busy (condition 2)
			011			Condition 1 or 2
			100			Print data busy (condition 4)
			101			Condition 1 or 4
			110			Condition 2 or 4
			111			Condition 1, 2 or 4
				XXXX	XXXX	Branch to address if condition met.
				· · · · · ·		Op codes D1 and E1 are indexed.
	1110					Device address printer (E)
		0				Left carriage
		1				Right carriage
			000			Not ready
5203			001		- p	Invalid Driet huffer huge
Printer			010			Print butter busy
			100			Corriges huge
			100			
			110			Printer hung
			111			Involid
				~~~~	~~~~	Branch to address if condition met
				****	****	On codes D1 and F1 are indexed
5471	0001					Device address keyboard (1)
bae	0001				<u></u>	Test I/O is invalid and will result in invalid
5475						O byte processor check.
	1010		<b> </b>			Device address disk drive 1 (A)
	1011		<b> </b>			Device address disk drive 2 (B)
		0				Removable disk
	1	1				Fixed disk
5444			000		·····	Not ready or error*
Disk	1		010			Busy – Data transfer in process
			100			Scan found
						*Condition may vary depending on
			*			disk drive selected. Refer to status byte.
1				XXXX	XXXX	Branch to address if condition is met.
	0000					Device address DPF (0)
		0				Must be zero
DPF	1	]	0xx			Program level 1
			<u>1xx</u>	L		Program level 2
	-,		×00			Cancel program level Tests setting of
			x01			Load program level from DPF switch
						MFCU.
		1	×10			Load from console I/O
			*	XXXX	XXXX	Branch to address it condition is met.
			[			Up codes Dit and Elitare indexed.
1	1	1	1	1		J · · · ·

* Note: All other N codes are invalid.

Figure 1-5. (Part 1 of 2) Test I/O and Branch (TIO) Instruction

Op Code	p Q Code ode		Q Code Control Code						
			٦		<b></b>				
	-					N 4 E I			
0	/	8 1	4	12	13	15	16		
<u>C1</u>			_		ļ	_			Direct Addressing – Operand 1 = 2 bytes
					<b> </b>				Indexed by XR-1 – Operand 1 = 1 byte
<u>E1</u>			_		ļ			·····	Indexed by SR-2 - Operand I = I byte
		0011			<b> </b>				Device address SIOC (3)
				0					Must be zero
·						000			Test for SIOC not ready
						)10			Test for SIOC busy
									Note: All other N codes invalid.
							XXXX	XXXX	Branch to address if condition is met.
									D1 and E1 are indexed.
	Ì	1000	)						Device address BSCA (8)
				0					Must be zero
					<u> </u>	ЮО			Not ready / Unit check
	Î				C	01			Op end interrupt
						010			Busy
BSC	A				<u> </u>	011			ITB interrupt
					1	00			Interrupt pending
					1	101			Invalid
					1	10			New data
	Î				1	111			Invalid
							XXXX	XXXX	Branch to address if condition is met.
			_						D1 and E1 are indexed.
		0101							Device address 1442 (5)
				0					Must be zero
	_				<u> </u>	00			Test for 1442 not ready
1442	2				C	)10			Test for 1442 busy
l									Note: All other N codes invalid.
							XXXX	XXXX	Branch to address if condition is met.
									D1 and E1 are indexed.

;

Figure 1-5. (Part 2 of 2) Test I/O and Branch (TIO) Instruction

.

LOAD I/O (LIO) INSTRUCTION												
Ор	a	Code		Operand 1								
Code												
	ΠΔ	м	N									
0 7	8 11	12	13 15	16								
31	<u> </u>				Direct addressing – Opera	nd 1 = 2 bytes						
71					Indexed by XR-1 - Operation	nd 1 = 1 byte						
B1					Indexed by XR-2 - Operation	nd 1 = 1 byte						
	1110				Device address line printer	(E)						
		0			M-bit is not used — a zero	is preferred.						
5203			000		Load form length. One byte for each carriage.							
Printer			100		Select line printer image ac	dress register						
			110		Select line printer data add	Iress register						
					Note: All other N codes in	nvalid.						
	1111				Device address MFCU (F)							
		0			Normal mode							
5424		1			Diagnostic mode							
MFCU			100		er							
			101		MFCU read address registe	r						
			110		MFCU punch address regis	ter						
			ļ		Note: All other N codes in	ivalid						
	1010				Device address disk drive 1	(A)						
5444		•			Device address disk drive 2	(B)						
Disk		0	011		Ni-bit not used							
			100									
İ			110									
					Note: All other N codes in	valid						
	0001		<u> </u>		Device address keyboard (	1)						
		0	000		M and N must be zero.	• /						
5475			1	8	Data at operand	Data at operand 1						
Keyboard		2	$\overline{1 2}$	Address-1 Address								
		2	"		0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7						
		5/	$\frac{4}{6}$	$h_{2}^{\overline{11}}$ 13	Prog	Prog						
			7	14	1 2 2 4 5 6 7 ID	8 9 10 11 12 13 14 ID						
					1213141510171							
1												
				Indicator 1 Indicator 2								

Figure 1-6. (Part 1 of 2) Load I/O (LIO) Instruction

`

Op Code	Q Code		e	Operand 1						
	DA	м	N							
0 7	8 11	12	13 15	16						
31					Direct addressing-Opera	and 1 = 2 bytes				
71					Indexed by XR-1-Operation	and 1 = 1 byte				
B1					Indexed by XR-2-Operation	and 1 = 1 byte				
	0011				Device address SIOC (3)					
		0			Must be zero					
			001		Load I/O function register					
SIOC			010	Load SIOC length count register						
			100		Load SIOC data address	register				
			101		Load data transfer regist	er				
					Note: All other N codes invalid.					
	0001				Device address printer keyboard (1)					
5471		1			Select printer must	Storage address can be one				
Printer					be a 1, 0 is invalid.	byte or two bytes (direct				
Key.			000		Load EBCDIC	addressed, or indexed).				
board					character to be	The character to be printed				
buaru					printed (N code	is loaded from the first				
					must be zero.)	operand address - 1. All				
	1000				Device address BSCA (9)	other IN codes invalid.				
	1000	0			Must be zero					
		0	001		Stop address register					
			010	······································	Transition address register	er				
BSCA			100		Current address register					
			110		Current address register	(not subject to busy)				
					Note: All other N codes	invalid.				
	0101				Device address 1442 (5)					
		0			Must be zero					
1442			000		Load punch LCR					
			100		Load 1442 DAR					
					Note: All other N codes	invalid.				
L										

Figure 1-6. (Part 2 of 2) Load I/O (LIO) Instruction

•••

,

# START I/O (SIO) INSTRUCTION

Op Code	Q	Co	de	Con Cod	trol e	
	DA	м	N			
0 7	8 11	12	13 15	16	23	
F3						
	1110					Device address printer (E)
		0				Left carriage is used (single feed carriage)
		1				Right carriage is used
		<u> </u>	000	·		Space only
			001			Invalid
			010			Print followed by spacing
			011			Invalid
			100			Skip only
5000			101			Print followed by skip
5203	}		111			Invalid
Frinter				0000		
		1		0000	0000	One space of permitted and will result
		1		0000	0010	Double space ( in a space zero operation.
				0000	0011	Triple space
		l		0000	0001	Skip to line 1 A number greater than /00F0/
	ľ			0000	0010	Skip to line 2 may result in a carriage run-
						away. 112 lines are the
	1			0110	0000	Skip to line 112 (8 lines per inch).
				0		
	1111					Device Address MFCU (F)
1		0	ļ			Primary card path is used
		1	000			Secondary card path is used
			000			F eed Bead
			010			Punch feed
		1	011			Punch read
			100	ļ		Print feed
			101			Print read
5424		1	111			Punch print reed
MFCU				0		Printhuffer 1 is used
				1		Printbuffer 2 is used
	ļ			1		8 bit IPL read
	ļ			1		Print 4 lines
	i .			×		Reserved
	ł				×	Reserved
					000	No selection
				•	100	Select stacker 4 Select stacker 1
					110	Select stacker 2
	1				111	Select stacker 3
	0001	0	0000			Device Address Keyboard, M and N must be zero
		Π		1		Program numeric shift
			.	1		Program lower shift
5475				1	•	Turn error indicator on
Keyboard					1	nestore key Linlock keyboard
					0	Disable interrupt
					1	Enable interrupt
					1	Turn off interrupt request
L	L	L				

Figure 1-7. (Part 1 of 3) Start I/O (SIO) Instruction

Ор		Q Cod	le	Co	ntrol				
Code	<b> </b>		r	Co	de				
	DA	M	N	10	22				
U /	8 11	12	13 15	16	23				
	1010					Device address disk drive 1 (A)			
	1011					Device address disk drive 2 (B)	·····		
		0				Removable disk			
5444		1				Fixed disk			
Disk			000	0000	0000	Control - Seek	······································		
			001	0000	0000	Read - Data			
			001	0000	0001	Read Identifier			
ļ			001	0000	0010	Read - Diagnostic			
			001	0000	0000	Write - Data			
-			010	0000	0001	Write - Identifier			
			011	0000	0000	Scan - Equal	· · · · · · · · · · · · · · · · · · ·		
			011	0000	0001	Scan - Low or equal	·····		
1			011	0000	0010	Scan - High or equal			
						Notes:  Bits 16-21 are not use	d by the attachment.		
	0011					Device address SIOC (3)			
		0				M-bit is not used - zero is preferr	ed.		
			000	0000	0001	Reset interrupt request	These control codes		
			000	0000	0010	Enable interrupt ability	may also be used		
			000	0000	0100	Reset interrupt ability	with N codes 001		
			000	0000	1000	Remove SIUC from busy state	or 010 below.		
			000	0000	0000	Bead I/O device			
			010	0000	0000	Write I/O device			
SIOC			011			I/O Control 1			
				1		I/O Select 8			
				1		I/O Select 7			
				1		I/O Select 6			
				1	1	I/O Select 5			
					1	I/O Select 3			
					1	I/O Select 2			
					1	I/O Select 1			
			100			I/O Control 2			
				1		I/O Select 14			
				1		I/O Select 13			
						I/O Select 12			
				1	1	I/O Select 11			
					1	I/O Select 9			
					1	I/O Unit 2 Select			
					1	I/O Unit 1 Select	All other N codes invalid.		
	0000	0	000			Device address - DPF - M and N mu	ust be zero		
				0000	0	Not used			
					1	Enable dual programming mode			
DPF					0	Disable dual programming mode			
						Disable interrupt level 0 (system co	introl panel interrupt) key		
					1	Beset interrunt request 0	All other N codes invalid		
	0101					Device address - 1442 RPQ (5)	All other in codes invalid.		
		0				Must be zero			
			000			Feed			
1442			001			Read translate mode			
1-9-92			010			Funch and feed			
			100			Punch - No feed			
						Note: All other N codes invalid.			
	ļ			xxxx	x001	Select stacker 2. x indicates "don"	't care" bits.		
						Any control code combination ot	her than 001 is		
						is invalid and will result in the card	going to stacker 1.		

Figure 1-7. (Part 2 of 3) Start I/O (SIO) Instruction

Op Code	C	2 Cod	e	Con	trol					
Coue	DA	м	N	Cou	e					
0 78	в 11	12	13 15	16	23					
F3	f		- <u>-</u>		-					
	1000					Device address BSCA (8)				
		0				Must be zero				
			000			Control				
			001			Receive				
			<b>01</b> 0			Transmit and receive				
			011			Receive initial				
			100			Auto call				
			101			Invalid				
			110			Loop test				
				1	v	If a 1 bits 1 2 3 and 4 of control code are affective				
BSCA					x	If a 0 bits 1, 2, 3, and 4 of control code are disregarded				
				1	~	Enable BSCA				
				0		Disable BSCA				
				1		Enable test mode				
				0		Disable test mode				
				1		Enable step mode				
				0		Disable step mode				
					x	Spare (no effect)				
					1	Start two second timeout				
					0	Cancel two second timeout				
					0	Disable interrupt				
					1	Reset interrupt request				
					Ó	No action				
1						Note: The control code is effective with every "N" code				
						function except that the start two second timeout must				
						be used only with the control function (" $N$ " = 000).				
	0001					Device address - printer keyboard - (1)				
1		0				Select keyboard				
			000			Must be zero – All other N codes invalid				
1 1				00xx	Oxxx	Must be zero. Zero indicates unused position.				
				1		I urn on request pending indicator				
				1		Turn on proceed indicator				
				0		Turn off proceed indicator				
5471				U	1	Enable request key interrupts				
Printer					0	Disable request key interrupts				
Key.					1	Enable data key interrupts				
board				i i	0	Disable data key interrupts				
board					1	Reset request or data key interrupts				
		1				Select printer				
			000			Must be zero – All other N codes invalid				
				1		Start print				
				1	•	Start carrier return (and index)				
				0		Don't carrier return				
				1		Force a printer feedback switch response				
				1		Force a printer long function switch response				
					0	Not used - Must be zero				
					1	Enable printer interrupt				
					0	Disable printer interrupt				
					1	Degate printer magnets				
					1	Reset printer interrupt				

Figure 1-7. (Part 3 of 3) Start I/O (SIO) Instruction

#### SENSE INSTRUCTION FORMATS

Op Code Command Op Q	Displacement
0 7 9 DA M N 0 7 9 11 12 13 15 16 23 3 0 Direct Addressing 1 10 Indexed by XR1 0	/

Note: For explanation of Sense Bytes (2), check individual I/O sections.

(N code 0 is keyboard sense.)

Figure 1-8. Sense I/O (SNS) Instruction Format

#### 5410 CPU SENSE

Op Code	C	2 Coc	le	Operand 1						
0 7	DA 8 11	M	N 13 15	16						
30	0 /1	12	10 10	Operand 1 = 2 by	l tes C	irect addressing	Bv	te 1 = Operand 1 address		
70				Operand 1 = 1 by	te l	ndexed by XR-1	By	te 2 = Operand 1 address-1		
B0				Operand 1 = 1 by	te li	ndexed by XR-2	•			
	0000				De	vice address CPU (0)				
1		0		Must be zero						
						Low Core Address		High Core Address		
			000			Byte 2 (EB2)		Byte 1 (EB1)		
					0	)	0	)		
					1	Address	1	Address		
					2	switch	2	switch		
					3	) 1	3	) 3		
			.		4	)	4	)		
			*		5	Address	5	Address		
					6	switch	6	switch		
					7	) 2	7	1 4		
				XXXX XXXX	Ор	erand address (sense b	ytes	destinations)		

* Note: All other N codes invalid

Figure 1-9. 5410 Sense Bytes

# **5203 PRINTER SENSE**

Op	٥	Cod	le	Operand 1	
Code	DA	м	N		
0 7	8 11	12	13 15	16	
30				Operand 1 = 2 by	tes Direct addressing Byte 1 = Operand 1 address
70	1			Operand 1 = 1 by	te Indexed by XR-1 Byte 2 = Operand 1 address-1
B0				Operand 1 = 1 by	te Indexed by XR-2
	1110				Device address printer (E)
		0		l	Must be zero
			000		Byte 2 (FB2) Byte 1 (FB1)
			000		0 0
					1) 1)
					2 2
					3 Left carriage 3 Right carriage
					4 line location 4 line location
					5 5
1					6 J 6 J
			001		0 0 Not printing - contains
					1 Binary amount to 1 character in chain counter
					2 be added or sub 2 equal to character at
			-	1	3 tracted to the line 3 print position 1.
					4 printer data address 4 Printing contains char-
					5 register 5 acter in chain counter in-
					7 nosition being addressed
			010		0 Left or right carriage 0 Hammer shift clutch
					emitter
					2 Chain emitter SS 2 Left or right carriage clutch
					3 PSS 1 3 Print cycle 1
					4 Print time 4 Print cycle 2
					5 CE sense bit latched 5 Print cycle 3
					6 HMR unit at extreme 6 Hammer set latch left (M1)
					7 Home gate 7 Hammer bar right
İ			011		0 Carriage sync check 0 Chain sync check
					1 Carriage space check 1 Incrementer sync check
					2 Forms jam check 2 Hammer unit thermal check
					3 Incrementer failure 3
1				-	4 CE sense bit latched 4
					5 Hammer echo check 5 48 character chain installed
					6 Any hammer on check 6 Unprintable character
					7 No op 7 CE sense bit
			100		
			1		
					2 3 IPIAR Hi 3 IPIAR IO
				1	
					5 5
					6) 6)
1			ļ		7 7 7
		1	101		Invalid
			110		
					3 LPDAR - Hi 3 LPDAR - Lo
					4
					5 5
					6 ) 6 )
					7 7
			111		Invalid
L	1	1			Operand address (sense bytes destinations)

Figure 1-10. 5203 Printer Sense Bytes

5424 MFCU SENSE

Ор	(	2 Cod	e	Operand 1			
Code							
0 7	DA 8 11	M 12	N 13 15	16			
30				Operand $1 = 2$ by	tes Direct addressing	B	yte 1 = Operand 1 address
70				Operand 1 = 1 by	te Indexed by XR-1	B	yte 2 = Operand 1 address-1
BO				Operand 1 = 1 by	te Indexed by XR-2		
	1111				Device address for MFCU	(F)	)
		0			Must be zero		
					Low Core Address		High Core Address
			000		Byte 2 (EB2)		Byte 1 (EB1)
					0 Punch CB	0	Hopper 1 or 2 magnet
					1 Punch strobe	1	Hopper cell covered
					2 Punch magnet one	2	Gear count 1, 3, 5, 7, 9, 11
					3 Ind 1 Byte 2 bit 3 (spare)	3	Read cell one exposed
					4 Print time	4	Read cell 18 exposed
					5 Print fire CB	5	Allow read
					6 Print magnet 1 (A1) 9(A2)	6	Hopper CB
					7 Ind 1 Byte 2 Bit 7	7	Ind 1 Byte 1 Bit 7 (spare)
			001		(spare)	0	Pupph registration roll 1 or 2
			001		1 Print stopper eluteb	1	Pronunch registration roll 1 or 2
					magnet	1	Prepunch cen covered
					2 Post-print cell covered	2	Punch gate magnet
					3 Print inject CB	3	Punch eject roll magnet
					4 Print kick CB	4	Punch stepper roll magnet
					5 Print stepped CB	5	Corner cell covered
					6 Print allow, punch execute	6	Punch stepper CB
					7 Ind 2 Byte 2 Bit 7 (spare)	7	Ind 2 Byte 1 Bit 7 (spare)
			011		0 Print buffer 1 busy	0	Read check
					1 Print buffer 2 busy	1	Punch check
					2 Card in wait 1	2	Punch invalid
					3 Card in wait 2	3	Print data check
					4 Reserved	4	Print clutch check
		-			5 Hopper cycle not complete	5	Hopper check
					6 Card in transport	6	Feed check
					counter bit 2	-	
					counter bit 1	/	ічо-ор
			010		Invalid		Stores register
			100		MFCU print address regist	ter	contente et
			101		MFCU read address register	er	
			110		MFCU punch address regi	ste	operand address I and
			111		Invalid		operand address 1 minus one.
				XXXX XXXX	Operand address (sense by	/tes	s destination)

Figure 1-11. 5424 MFCU Sense Bytes

5444 FILE SENSE

Ор		C	) Cod	le	Oper	and 1					
Code			1	r							
		DA	М	N							
0	7	8 11	12	13 15	16						
30					Operand	1 = 2 by	tes Direct addressing	Byte 1 = Operand 1 address			
70					Operand	1 = 1 by	te Indexed by XR-1	Byte 2 = Operand 1 address-1			
<u>B0</u>					Operand	1 = 1  by	te Indexed by XR-2				
1		1010					Device address disk drive	1 (A)			
		1011				Device address disk drive 2 (B)					
ł			0			Removable disk					
			1			Fixed disk					
							Low Core Address	High Core Address			
							Byte 2 (EB2)	Byte 1 (EB1)			
				000			Invalid				
				001			Invalid				
				010			0 No-op	0 Scan equal hit			
							1 Invervention required	1 Cylinder zero			
							2 Missing address	2 End of cylinder			
							marker				
							3 Equipment check	3 Seek busy			
							4 Data check	4 100 cylinder			
							5 No record found	5 Overrun			
							6 Track condition	6 Reserved			
							check				
							7 Seek check	7 Disk drive 2 sel			
				011			0 Unsafe	0 Reserved			
							1 TAP line A	1 Jumperable CE bit			
							2 TAP line B	2 Jumperable CE bit			
							3 TAP line C	3 Not bit ring inhibit			
							4 Index	4 Standard write trigger			
							5 Head settling	5 Condition priority request			
							6 Jumperable CE bit	6 Bit ring 0			
							7 Reserved	7 Not CC reg position 17			
				100			DFDR				
				101			Invalid				
				110			DFCR				
				111			Invalid	· · · · · · · · · · · · · · · · · · ·			
					XXXX	XXXX	Operand address (sense by	ytes destination)			

Figure 1-12. 5444 File Sense Bytes

5475 KE	BOARD S	ENSE				
Op Cod	e (	2 Cod	e	Operand 1		
0	DA 78 11	M 12	N 13 15	16		
30			1	Operand $1 = 2$ t	vtes Direct addressing	Byte 1 = Operand 1 address
70	+			Operand $1 = 1$ t	ovte Indexed by XR-1	Byte 2 = Operand 1 address-1
BO	-		1	Operand 1 = 1 b	ovte Indexed by XR-2	
	0001				Device address for keybo	oard (1)
		0	1		Must be zero	a - 1999 a faith a chuir ann ann ann ann ann ann ann ann ann an
				<b>4</b> 0	Low Core Address	High Core Address
			001		Byte 2 (EB2)	Byte 1 (EB1)
					0	0 Print switch on
					1)	1 Spare
					2	2 Lower shift key
					3 🔨 Data character	3 Invalid character detected
					4 ( keyed (EBCDIC)	4 Spare
					5	5 Multipunch interrupt
					6)	6 Spare
					7 ′	7 Data key interrupt
			010		0 Program 1 key 1 Program 2 key 2 Program load switch	<ul><li>0 Auto skip/auto dup on</li><li>1 Record erase actuated</li><li>2</li></ul>
					3 Belease key	3 Program switch on
					4 Field erase key	4 Skin key
					5 Error reset key	5 Dup key
					6 Read key	6 Auto rec rel sw
					7 Right adjust key	7 Functional key interrupt
			011		0	0 Keyboard enable
						1 Any function key
					2	2 Bail forward contacts
					3	3 Unlock keyboard signal
					A Not available	4 Bail forward trig
			*		5	5 Toggle switch latch
					6	6 Any data key
	1					7 CE sense switch
		ł		XXXX XXXX	Operand address (sense l	ovtes destination)
		L	. <u>1</u>		Note: Signal jumpered t	to A-B2 M2P03
★ Note:	All other	IN CO	des are i	nvalid.	······································	

Figure 1-13. 5475 Keyboard Sense Bytes

SIOC SENSE

Ор	Q	Code	•	Operand 1		
Code						
0 7	DA 8 11	M 12	N 13 15	16		
30	<u> </u>		10 10	Operand $1 = 2 \text{ by}$	tes Direct addressing	Puto 1 - Operand 1 address
70				Operand $1 = 2$ by	te Indexed by XB.1	Byte 1 - Operand 1 address
- <del>70</del>				Operand $1 = 1$ by	te Indexed by XR-2	Byte 2 - Operand Taddress - T
	0011				Device address SIOC (3)	
	0011	0			Must be zero	
		Ũ			Low Core Address	High Core Address
					Byte 2 (EB2)	Byte 1 (EB1)
			000			
			001		0 Write mode set	Diag mode
					service response	5
					1 Reset service	Spare
					response after 6 msec	•
					2 Transfer line 2 EOT	Latch trans line 4
					3 Transfer line 1 EOT	Latch trans line 3
					4 Odd parity	Latch trans line 1
					5 Decrement DAR	Trans line 3 reset disc latch
					6 Latch I/O 1 select	Reset disc latch after 6 msec
					7 Slave (trans line 6	Trans line 5 reset disc latch
					& 7 latch)	
			010		0 Spare	0
					1 End request	1
					2 Interrupt pending	2
					3 I/O attention	3 Length
					4 Data trans reg	4 count
					parity check	register
					5 No-op latch	5
					6 LCR overflow	6
			011			1/O trans line 8
						1/O trans line 7
					2 1/0 10 bit 2	1/O trans line 6
					3 1/0 1D bit 1	1/O trans line 5
					4 I/O device attached	I/O trans line 4
					5 I/O transfer line 11	I/O trans line 3
					6 I/O transfer line 10	I/O trans line 2
					7 I/O transfer line 9	I/O trans line 1
			100		0	0
					DAR	DAR
					♦ high	♦ low
					7	7
			101		0 SIOC request latch	0
					1 Service request	
					2 Service response	
					3 Interrupt enable	
					4 I/U disconnect	4 transfer
					5 Write cell	o reg
					7 1/O solootod	· /
			110		Invalid	/
			111		Invalid	
				xxxx xxxx	Operand address (sense by	tes destinations)

Figure 1-14. SIOC Sense Bytes

\$

.

5471 CONSOLE I/O SENSE

h.

A.

ł

Concerning on the second

Op		Q	Со	de	Opera	and 1					
Code					-						
0 7	DA		M	N	16						
0 /	8	11	12	13 1	Operand	1 - 2 h	  ton Dir		addrossing	D	uto 1 = Operand 1 address
30					Operand	1 - 2 Dy 1 = 1 by	te Ind	dovo	duressing	D	yte 1 - Operand 1 address
					Operand	1 - 10y 1 - 1by	te Ind	Jexe		D	yte z - Operand Taduress-T
BU	000	1			Operanu	11-109			$\frac{1}{1}$		
	000	-	0				Selec	te de	autess 5471 (1)		
			1				Selec	te n	rinter		
		:	•		1		La	ow (	Core Address		High Core Address
				001	Τ		B	vte 2	2 (EB2)		Byte 1 (EB1)
							0 Sp	)are\	_ (,	0	Rea key int pending
							1 Sp	bare		1	End or cancel int pending
							2 B			2	Cancel key
							3 A	- [		3	End key
							48		Card	4	Return or data key
								(	code		interrupt pending
							54			5	Return key
							62			6	Keyboard translator check
							7 1			7	Keyboard data check
				011			0 Ke	eybo	oard mode switch	0	Request key enabled
							1 P	١.		1	Data key enabled
1							2 B			2	Strobe switch
							3 A	1	Keyboard	3	Strobe switch sampled
							48	5	code	4	Request-end-cancel key
							54	(		5	Request-end-cancel key
											sampled
							62			6	Keyboard shifting
							7 1			7	Reserved
							Print	ter (l	M bit 1)	_	
				001			0 En	nable	e printer	0	Printer interrupt pending
							1 5.2	24 n	nsec	1	Reserved
							2 2.6	68 S	ec	2	Unprintable character
							3 Cy	ycie	FL	3	Printer busy
							4 Ke	eserv	ved	4	End of line
							5	eap	ack too late	5	End of form
							0 EX	ktra	cycle	07	Print translator check
				011			/ Cy	ycie	too long mode guiteb	<u> </u>	Frinter manunction
				011			1 No	o pri	int	1	Lower shift required
							2 72	0 pri 2		2	Reserved
							2 12 3 T1	1		2	Feedback switch
							4 RF	5		4	Feedback switch sampled
							5 R2	24		5	Long function switch
							6 R2	2		6	Long function switch sampled
							7 R1	1		7	CE SNS bit (active for MST
				~				•		•	down level at A-B2N2U06)
				ጥ	xxxx	xxxx	Opera	and	address (sense by	tes	s destinations)

•

* Note: All other N codes invalid.

Figure 1-15. 5471 Console I/O Sense Bytes

**BSCA SENSE** 

Ор	C	2 Cod	e	Operand	1		
Code							
	DA	Μ	Ν				
0 7	8 11	12	13 15	16		_	
30				Operand 1 =	2 by	tes Direct addressing	Byte 1 = Operand 1 address
70				Operand $1 =$	1 by	te Indexed by XR-1	Byte 2 = Operand 1 address-1
B0				Operand 1 =	1 by	te Indexed by XR-2	
	1000					Device address BSCA (8)	
		0				Must be zero	
						Low Core Address	High Core Address
						Byte 2 (EB2)	Byte 1 (EB1)
			000			0 Reserved	0 Reserved
						1 Bit time counter 4	1 Reserved
						2 Bit time counter 2	2 Reserved
						3 Bit time counter 1	3 Reserved
						4 Reserved	4 Block cycle steal request
							(ITB, BCC or VRC check)
						5 Transmit trigger	5 LSR/shift reg parity check
						6 Receive trigger	6 I/O cycle steal overrun
						7 CE SNS bit	7 DBI parity check
			001			Stop address register	
			010			Transition address register	
			011			0 Timeout	0 Reserved
						1 CRC/LRC/VRC	1 Reserved
						2 Adapter check on trans-	2 Reserved
						mit	
	1		1			3 Adapter check on re-	3 Reserved
						ceive	
						4 Invalid ASCII	4 Reserved
						character	
						5 Abortive disconnect	5 Reserved
						6 Disconnect timeout	6 Data set ready
						7 Reserved	7 Data line occupied
			100			Current address register	
			101			Invalid	
			110			0	0
						1	1
						2 CBC high	2
	1					3 ( (zeros for	3 ( CRC low
	1	ł				ASCII)	(LRC for ASCII)
						4	4
						5	5
	1					6	6
							/ /
			111				
		l		XXXX XXX	KX	Uperand address (sense by	re destination)

.

Figure 1-16. BSCA Sense Bytes

## **1442 SENSE**

Op Code		Q Cod	le	Operand 1											
		1													
	DA	M	N												
0 7	8 11	12	13 15	16											
30		<b> </b>		Operand 1 = 2 by	rtes Direct addressing	Byte 1 = Operand 1 address									
70		<u> </u>		Operand $I = I by$	te Indexed by XR-1	Byte 2 = Operand 1 address-1									
BO		ļ		Operand 1 = 1 by	te Indexed by XR-2										
	0101				Device address 1442 (5)										
				L	Must be zero										
		1		<b>r</b>	Low Core Address	High Core Address									
			011		Byte 2 (EB2)	Byte 1 (EB1)									
					0 Not assigned	0 Read compare									
					1 Not assigned	1 Last card indicator									
		1			2 Not assigned	2 Punch check									
1					3 Read station jam	3 Data overrun									
		1			4 Hopper misfeed	4 I/O attention									
					5 Feed clutch	5 No-op latch									
					6 Punch station jam	6 Feed check									
					7 Transport jam	7 Invalid card code									
			001		0 Not assigned	0 All cells on									
					1 Not assigned	1 Read cells 7, 8, 9									
					2 Not assigned	2 Read cells 4, 5, 6									
			i		3 Punch incremental	3 Read cells 1, 2, 3									
				Į	drive CB A	:									
		}			4 Punch CB 2	4 Read cells 12, 11, 0									
}			l.		5 Punch CB 1	5 Read emitter									
	1				6 Punch incremental	6 Feed CB 2, 3, 4									
		ļ			drive CB B										
1					7 CE diagnostic bit 1	7 Feed CB 1									
	l		010		0 Punch echo 9	0 Punch echo 1									
					1 Punch echo 8	1 Punch echo 0									
	1				2 Punch echo 7	2 Punch echo 11									
			1		3 Punch echo 6	3 Punch echo 12									
			ł		4 Punch echo 5	4 Punch echo valid									
			1		5 Punch echo 4	5 Not assigned									
			1		6 Punch echo 3	6 Punch cell dark									
					7 Punch echo 2	7 CE diagnostic bit 2									
			100		Store 1442 DAR										
			*	xxxx xxxx	Operand address (sense b	ytes destinations)									

-

* Note: All other N codes are invalid.

Figure 1-17. 1442 Sense Bytes



Figure 1-18. I/O Channel Condition A or B Instruction Response

•

To find the decimal number, locate the Hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the Hex number, locate the next lower decimal number and its Hex equivalent. Each difference is used to obtain the next Hex number until the entire number is developed.

	ВҮТ	E			ВҮ	TE	ВҮТЕ						
	0123		4567		0123	4	567	0	123		4567		
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC		
о	0	0	0	0	0	0	0	0	0	00	0		
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1		
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2		
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3		
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4		
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5		
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6		
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7		
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8		
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9		
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10		
В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11		
C C	12,582,912	С	786,432	C	49,152	С	3,072	С	192	С	12		
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13		
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14		
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15		
	6		5		4		3	2	2	1	I		

Figure 1-20. Hexadecimal and Decimal Conversion

	1	2	3	4	5	6	7	8	9	А	В	с	D	E	F
1	02	03	04	05	06	07	08	09	0A	ОВ	0C	<b>0</b> D	0E	0F	10
2	03	04	05	06	07	08	09	0A	OB	0C	0D	OE	0F	10	11
3	04	05	06	07	08	09	0A	0В	<b>0</b> C	<b>0</b> D	0E	0F	10	11	12
4	05	06	07	08	09	<b>0</b> A	0В	<b>0</b> C	<b>0</b> D	OE	0F	10	11	12	13
5	06	07	08	09	0A	ОВ	0C	<b>0</b> D	0E	OF	10	11	12	13	14
6	07	08	09	0A	0B	<b>0</b> C	0D	0E	0F	10	11	12	13	14	15
7	08	09	0A	0В	<b>0</b> C	<b>0</b> D	0E	0F	10	11	12	13	14	15	16
8	09	0A	0B	0C	<b>0</b> D	0E	0F	10	11	12	13	14	15	16	17
9	0A	<b>0</b> B	0C	<b>0</b> D	0E	0F	10	11	12	13	14	15	16	17	18
A	ОВ	<b>0</b> C	<b>0</b> D	0E	0F	10	11	12	13	14	15	16	17	18	19
в	ос	<b>0</b> D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A
с	<b>0</b> D	OE	0F	10	11	12	13	14	15	16	17	18	19	1A	1B
D	OE	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C
E	OF	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E

Figure 1-21. Hexadecimal Addition



Figure 1-22. CPU Basic Timing

#### LOCAL STORE REGISTERS

# BASE SYSTEM

HIGH	LOW	LSR				
		Acronym				
Program level 1 instru	ction address register	P1-IAR				
Program level 1 addre	ess recall register	P1-ARR				
Operand 2 address re	gister	AAR				
Spar	e					
Program level 1 index	register 1	P1-XR1				
Length count recall register	Condition recall register	P1-PSR				
Operand 1 address re	gister	BAR				
MFCU print data add	Iress register	MPTAR				
Program level 1 index	c register 2	P1-XR2				
Line printer data add	ress register	LPDAR				
Line printer image ad	ldress register	LPIAR				
MFCU punch data ad	Idress register	MPCAR				
MFCU read address r	egister	MRDAR				
Length count registers	LCR	DRR				
Interrupt level 1 inst	IAR-1					
Interrupt level 1 add	ARR-1					

# FEATURE 1

LOW	LSR Acronym
ction address register	P2-IAR
s recall register	P2-ARR
address register	BSCAR
ess register	SIAR
register	P2-PSR
uction address register	IAR-4
ess recall register	ARR-4
ss register	DFCR
register 2	P2-XR2
	Spare
uction address register	IAR-2
ess recall register	ARR-2
egister	DFDR
register 1	P2-XR1
uction address register	IAR-0
ess recall register	ARR-0
	LOW ction address register as recall register address register register uction address register register 2 uction address register ess recall register ess recall register egister register 1 uction address register ess recall register register 1 uction address register ess recall register

Figure 1-23. Local Storage Registers

.



Figure 1-24. CPU Data Flow



.

شفذيح كنفيت



* Can be performed between any of the 11 above cycles.

Figure 1-25. CPU Cycle Pattern

Bit Position	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	$\left\{ \right\}$	6	7	0	1	2	23	4	5	6	7
Function		z	'on	e		Di	git			Z	Zone	e	t 1 1 1	Di	git			Z	Zone	e i	1 1 1	[	Digi	t	z	one: /	}}	Di	git		s	ign	*	(     		Digi	t
					•				•																		-			ι	.ow	/-0	rde	B	/te		
+ Sign Config		tio														٦																					

* Sign Configuration	s.	
Binary	Hexadecimal	Function
1010	A	Alternate Plus
1011	В	ASCII-8 Minus
1100	с	Alternate Plus
1101	D	Standard Minus
1110	E	Alternate Plus
1111	F	Standard Plus

Figure 1-26. Decimal Data Storage and Sign Control

# A. Fixed Length Areas

Even 128-Byte B	loundary	Odd 128-Byte Boundary
000	095 127	128
MFCU Primary Read 96 Bytes		
MFCU Punch 96 Bytes		
Γ	MFCU Print Data and Data Buffer 256	Bytes
Data 128 Bytes	٤	30  Buffer 128 Bytes
Line Printer Sync 120 Bytes	70	Line Printer Data* 132 Bytes

-

* Line printer data area should be in the same 256 byte area as the sync area.



Indicates parts of I/O areas not used by the I/O devices.

IMAGE DATA Line Printer must be XX00 and YY7C

Figure 1-27. I/O Storage Requirements



Figure 1-28. Halt Indicators

5410 FEMM (1/71) 1-29

# LOGIC PAGE PREFIXES

Prefix-FEALD	Circuits
AI	Card socket listing
AV	ALU
CR	Use meter control
FG	MFCU box
GC	Printer keyboard controls
GK	Keyboard service
KA	25 MHz oscillator
КВ	Display and check
кс	Clock controls
KD	Cycle controls
KE	Channel in
KG	Register controls
KL	Base LSR controls
KM	Interrupt 1 to 4
KY	ALU controls
MA	Base LSR and SAR low
MC	Data bus out-bank 2
MD	In phase terminated TLD's
MO	Socket listing
MM	Main storage
ΡΑ	CE mode and toggle switches
PB	Drum indicators
PC	Display selector drum
RA	A and B registers
RN	Op and Q registers
WA	Cable page
WB	Channel 1 out exit lines
WS	CPU to storage lines
YB	Printer box
YE	Voltage service
A1	Socket listing
FB	MFCU controls
FC	DBO and command control (MFCU)
FD	DBI and MFCU data registers
FE	Power drivers
WM	MFCU box
WP	Channel and attachment interface (printer)
WN	Channel and attachment interface (MFCU)
FP	Printer controls

Figure 1-29. FEALD Page Prefixes
Dec Val	Hex Val	Card Code DCBA8421	Mnem	IPL T1T3 1	.* Г2ТЗ	EBCDIC	Symbol	Dec Val	Hex Val	Card Code DCBA8421	Mnem	IF T1T3	PL* T2T3	EBCDIC	Symbol
000	00	DC DCBA 1		4	1	00000000		048 049	30 31	DCA DC1	SNS	0@	03	00110000	
002	02	DCBA 2		B @ E	B 3	00000010		050	32	DC 2		2@	23	00110010	
003	03	DCBA 21		C @ (	с з	00000011		051	33	DC 21		3@	33	00110011	
004	04	DCBA 4	ZAZ	D@[	D 3	00000100		052	34	DC 4	ST	40	43	00110100	
005	05	DCBA 4 1		E @ E	E 3	00000101		054	36	DC 42		6 @	63	00110101	
000	07	DCBA 42 DCBA 421	SZ	G @ (	- 3 G 3	00000110		055	37	DC 421		7@	73	00110111	
008	08	DCBA8	мvх	H@ H	н з	00001000		056	38	DC 8	TBN	8@	83	00111000	
009	09	DCBA8 1		1@1	3	00001001		057	39	DC 8 1	TBF	9@	93	00111001	1
010	A0	CBA8 2	ED	¢ 4 ¢	÷1	00001010		058	3A 3B	C 8 2	SBE	: 4 # A	: 1 # 1	00111010	1
	OB	CBA8 21	пс	. 4 .	1	00001011					561	<i>π</i> •	<i>#</i> '		
012	0C	CBA84	MVC	< 4   <	< 1	00001100		060	3C	C 84	MVI	@4	@ 1	00111100	
013		CBA84 1	CLC	( 4 (	1	00001101		062	3E	C 842		= 4	= 1	00111101	
014		CBA8421		+ 4 +	1	00001110		063	3F	C 8421	1	" 4	- · " 1	00111111	]
016	10			848	81	00010000		064	40	None				01000000	Space
018	12	DCB 2		K @ K	$\langle 3 \rangle$	00010001		065	41	DBA 1		A 8	A 2 B 2	01000001	
019	13	DCB 21		L@L	3	00010011		067	43	D BA 21			Б2 С2	01000010	
020	10		7.4.7			00010100									
020	15	DCB 4	LAL		VI 3 VI 3	00010100		068	44		ZAZ		D2	01000100	
022	16	DCB 42	AZ	0@0	53	00010110		070	46	D BA 42	AZ	F 8	E Z F 2	01000101	
023	17	DCB 421	sz	P @ P	° 3	00010111		071	47	D BA 421	sz	G 8	G 2	01000111	
024	18	DCB 8	мvх	a e d	23	00011000		072	48	D BA8	мух	н 8	H 2	01001000	
025	19	DCB 8 1	[ '	R @ F	۲3	00011001		073	49	D 8A8 1		18	12	01001001	
026		CB 8 2	ED	! 4 !	1	00011010		074	4A	BA8 2	ED	¢	¢	01001010	¢
027		CB 8 21		545	· ·	00011011		075	4B	BA8 21	ТС		•	01001011	
028	10	CB 84	MVC	* 4 *	1	00011100		076	4C	BA84	мус	<	<	01001100	<
029		CB 84 1			1	00011101		077	4D	BA84 1	CLC	(	(	01001101	(
031	1F	CB 8421	SLC	- 4 -	<b>1</b> 1	00011111		079	4F	BA8421	SIC		+	01001110	Ť
022				┠╌╌╂╴											
032	20			-4	- 1	00100000		080	50 51			& 1 0	8	01010000	&
034	22	DCA 2		s @ s	5 3	00100010		082	52		[	к 8-	κ2	01010001	
035	23	DC A 21		т @ т	гз	00100011		083	53	D B 21		L 8	L2	01010011	
036	24	DC A 4	ZAZ	U@L	JЗ	00100100		084	54	DB4	ZAZ	M 8	M 2	01010100	
037	25	DC A 4 1	47	V @ V	/3	00100101		085	55	DB 41		N 8	N 2	01010101	
030	20	DC A $42$	ISZ		V 3 ( 7	00100110		086	56	D B 42	AZ	08	02	01010110	
				^ e //					5/	UB 421	52	P 8	P 2	01010111	
040	28 20		MVX	Y@Y Z@J	(3)	00101000		088	58	DB8	мvх	0.8	02	01011000	
042	2A	DCBA	ED	3 @ 1	13	00101010		089	59	U 8 8 1 9 9 7	ED	н 8	R 2	01011001	
043	2B	C A8 21	тс	, 4 ,	1	00101011		091	5B	B 8 21	ITC	\$	\$	01011010	\$
044	2C	C A84	м∨с	% 4 %	6 1	00101100		092	5C	B 84	мус	•	•	01011.100	+
045	2D	C A84 1	CLC	- 4 -	_1	00101101	1	093	5D	B 84 1	CLC	)	)	01011101	
046	2E	C A842	ALC	> 4  >	>1	00101110		094	5E	B 842	ALC	;	:	01011110	;
047	26	C A8421	SLC	/ 4 ?	1	00101111		095	5F	B 8421	SLC	<b>ר</b>	7	01011111	7

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

Dec	Hex	Card Code	Mnem		PL*	EBCDIC	Symbol	Dec	Hex	Card Code	Mnem	١F	°L*	EBCDIC	Symbol
Val	Val	DCBA8421		T1T3	T2T3			Val	Val	DCBA8421		<u></u>	3 T2T3		l
096	60	В		-	-	01100000	-	144	90	СВА		} 4	}1	10010000	
097	61	A 1		/	1	01100001	/	145	91	CB 1	1	J 4	J 1	10010001	
098	62	DA2		S 8	S 2	01100010		146	92	CB 2		K 4	К 1	10010010	
099	63	D A 21		т 8	T 2	01100011		147	93	CB 21		L 4	L 1	10010011	
100	64	DA4	ZAZ	U 8	U 2	01100100		148	94	CB 4	ZAZ	М 4	M 1	10010100	
101	65	D A 4 1		V 8	V 2	01100101		149	95	CB 4 1		N 4	N 1	10010101	
102	66	D A 42	ΑZ	W 8	W 2	01100110		150	96	CB 42	AZ	04	01	10010110	
103	67	D A 421	SZ	X 8	X 2	01100111		151	97	CB 421	sz	Ρ4	Р1	10010111	
104	68	D 48	MVX	Y 8	Y 2	01101000		152	98	CB 8	MVX	04	0.1	10011000	
105	69	D A8 1		Z 8	Z 2	01101001		153	99	CB 8 1		1 4	1 1	10011001	
106	6A	D BA8 2	ED	} 8	32	01101010		154	9A	DCB 8 2	ED	I @	13	10011010	
107	6B	A8 21	ITC		,	01101011	,	155	9B	DCB 8 21	тс	<b>\$</b> @	\$3	10011011	
100	60	4.9.4		0/	<i>a</i> /	01101100	٩/	150		D00 04				10011100	
100		A84 A84 1		70	70	01101100	70	150	90			, e	- 3	10011100	
110	6F	A847		5	5	0110110		157	90					10011101	
111	6F	A8421	SIC	2	5	01101110	5	159	9F	DCB 8421	SIC	, @	, 3	10011111	
			010			0110000									
112	70			08	1 2	01110000		160	A0	DCB		- @	- 3	10100000	
114	72	י ט 2 ח		28	22	01110010		161	A1	DCA 1		/@	/ 3	10100001	
115	73	D 21		38	32	01110011		162	A2	CA 2		S 4	S 1	10100010	
								163	A3	C A 21		Т4	Τ1	10100011	
116	74	D 4	ST	48	42	01110100		164	A4	CA4	ZAZ	U 4	U 1	10100100	
117	75	D 41	L	58	52	01110101		165	A5	C A 4 1		V 4	V 1	10100101	
118	76	D 42	A	68	62	01110110		166	A6	C A 42	ΑZ	W 4	W 1	10100110	
119	''	U 421		/ 0	/ 2	01110111		167	A7	C A 421	SZ	X 4	X 1	10100111	
120	78	D 8	TBN	88	82	01111000		168	48	C 48	MVX	Y A	Y 1	10101000	
121	79	D 8 1	TBF	98	92	01111001		169				74	7 1	10101000	
122	7A	82	SBN	:	:	01111010		170	AA	DC A8 2	ED	& @	83	10101010	
123	78	8 21	SB⊦	#	#	01111011	#	171	AB	DC A8 21	ΙΤС	, @	, 3	10101011	
124	7C	84	MVI	@	@	01111100	@	172	AC	DC A84	мус	%@	% 3	10101100	
125	7D	84 1	CLI	·	•	01111101	•	173	AD	DC A84 1	CLC	@	3	10101101	
126	7E	842	1	=	=	01111110	=	174	AE	DC A842	ALC	>@	> 3	10101110	
127	7F	8421		"		01111111	"	175	AF	DC A8421	SLC	?@	? 3	10101111	
128	80	DC		@	3	10000000		176	BO	C A	SNS	0 4	0 1	10110000	
129	81	CBA 1		A 4	A 1	10000001		177	B1			1 4	1 1	10110000	
130	82	CBA 2		В4	B 1	10000010		178	B2	C 2		24	2 1	10110010	
131	83	CBA 21		C 4	C 1	10000011		179	В3	C 21		34	31	10110011	
132	84	CBA 4	ZA7	D 4	D 1	10000100		190	R4	<u> </u>	ST		4 1	10110100	├───┫
133	85	CBA 4 1		E 4	E 1	10000101		181	85			44 54	4 I 5 1	10110100	
134	86	CBA 42	AZ	F 4	F 1	10000110		182	B6	C 42	Ā	64	6 1	10110110	
135	87	CBA 421	sz	G 4	G 1	10000111		183	B7	C 421		74	71	10110111	
136	88	CBAS	MVX	ΗΔ	н 1	10001000		104	00		TDN			10111000	
137	89	CBA8 1		4		10001001		194	RO			04 04	0 I 0 1	10111000	
138	8A	DCBA8 2	ED	c @	c 3	10001010		186	BA		SBN	. @	. 3	10111001	
139	8B	DCBA8 21	ітс	. @	. 3	10001011		187	BB	DC 8 21	SBF	#@	# 3	10111011	
140	80	DCBA94	MVC		< 2	10001100		-	-						
141	80	DCBA84 1		( @	$\left  \begin{array}{c} 3 \\ 3 \end{array} \right $	10001100		188	BC			00	@3	10111100	
142	8E	DCBA842	ALC	+ @	+ 3	10001110		109	RF	DC 842		ພ	ک = ۲	10111101	
143	8F	DCBA8421	SLC	I @	13	10001111		191	BF	DC 8421		" @	- 3 " 3	10111111	
1			1					1	1		1				

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

Dec	Hex	Card Code	Mnem	IPL*	EBCDIC	Symbol	Dec	Hex	Card Code	Mnem	IF	۰L*	EBCDIC	Symbol
Val	Val	DCBA8421		T1T3 T2T3			Val	Val	DCBA8421		T1T:	3 T2T3		
192 193 194 195 196	C0 C1 C2 C3 C4	D BA 1 BA 2 BA 21 BA 4	BC TIO LA	B 2 A A B B C C	11000000 1100001 11000010 11000011 11000100	A B C D	224 225 226 227	E0 E1 E2 E3	D B D A 1 A 2 A 21	BC TIO LA	- 8 - 8 S T	- 2 / 2 S T	11100000 11100001 11100010 11100011	S T
197 198 199	C5 C6 C7	BA 4 1 BA 42 BA 421		E E F F G G	11000101 11000110 11000111	E F G	228 229 230 231	E4 E5 E6 E7	A 4 A 4 1 A 42 A 421		U V W X	U V W X	11100100 11100101 11100110 11100111	U V W X
200 201 202 203	C8 C9 CA CB	BA8 BA8 1 D BA8 2 D BA8 21		H H I I ¢ 8 ¢ 2 . 8 . 2	11001000 11001001 11001010 11001011	H 1	232 233 234 235	E8 E9 EA EB	A8 A8 1 D A8 2 D A8 21		Y Z & 8 , 8	Y Z & 2 , 2	11101000 11101001 11101010 11101010 11101011	Y Z
204 205 206 207	CC CD CE CF	D BA84 D BA84 1 D BA842 D BA8421		<pre>&lt; 8 &lt; 2 ( 8 ( 2 + 8 + 2 1 8   2</pre>	11001100 11001101 11001110 11001111		236 237 238 239	EC ED EE EF	D A84 D A84 1 D A842 D A8421		% 8 8 _> 8 ? 8	% 2 2 > 2 ? 2	11101100 11101101 11101110 11101110 11101111	
208 209 210 211	D0 D1 D2 D3	BA B 1 B 2 B 21	BC TIO LA	} } J J K K L L	11010000 11010001 11010010 11010011	} J K L	240 241 242 243	F0 F1 F2 F3	A 1 2 21	HPL APL JC SIO	0 1 2 3	0 1 2 3	11110000 11110001 11110010 11110011	0 1 2 3
212 213 214 215	D4 D5 D6 D7	B 4 B 4 1 B 42 B 421		M M N N O O P P	11010100 11010101 11010110 11010111	M N O P	244 245 246 247	F4 F5 F6 F7	4 4 1 42 421		4 5 6 7	4 5 6 7	11110100 11110101 11110110 11110110 11110111	4 5 6 7
216 217 218 219	D8 D9 DA DB	B 8 B 8 1 D B 8 2 D B 8 21		Q Q R R ! 8 ! 2 \$ 8 \$ 2	11011000 11011001 11011010 11011011	Q R	248 249 250 251	F8 F9 FA FB	8 81 D82 D821		8 9 : 8 # 8	8 9 : 2 # 2	11111000 11111001 11111010 11111011	8 9
220 221 222 223	DC DD DE DF	D B 84 D B 84 1 D B 842 D B 8421		* 8 * 2 ) 8 ) 2 ; 8 ; 2 7 8 7 2	11011100 11011101 11011110 11011110 11011111		252 253 254 255	FC FD FE FF	D 84 D 84 1 D 842 D 8421		@ 8 ' 8 = 8 '' 8	@ 2 ' 2 = 2 '' 2	11111100 11111101 11111101 11111110 111111	

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

*Tier 3 character a	addition table	Tier 3 d required 2 chara	card bits d by tier cter	
1		1	2	3 (1+2 bits)
Tier 3 card bits	4	5 (4+1 bits)	6 (4+2 bits)	7 (4+2+1 bits)
required by tier 1 character 1	8	9 (8+1 bits)	: (8+2 bits)	# (8+2+1 bits)
	@ (4+8 bits)	(8+4+1 bits)	= (8+4+2 bits)	,, (8+4+2+1 bits)

Figure 1-30. (Part 3 of 3) Code Conversion Chart

. ••

1-34 (1/71)

## Section 1. Basic Unit

## 2.1 SYSTEM CONTROL PANEL

System controls are divided into three sections: operator controls, customer engineering (CE) controls, and console display. The operator section contains controls for normal programmed system operation. The CE controls serve as diagnostic aids in locating hardware and programming malfunctions. The console display shows the operator and the CE the contents of the various registers in the CPU and the status of the major CPU controls.

Manual branching can be performed through the console switches, but first the CPU must be ready to start a new operation. The system control panel (Figure 2-1) contains the switches and lights required to operate and control the system.

# CE CONTROLS EPO METER METER CPU DISPLAYS BSCA INDICATOR PANEL* DUAL PROGRAM CONTROL* SYSTEM CONTROL

* See Section 2. "Features"

Figure 2-1. System Control Panel

#### 2.1.1 Operator Controls

#### 2.1.1.1 Emergency Power-Off Switch (EPO)

Pulling this switch (Figure 2-2) turns off all power beyond the power-entry terminal on every unit that is part of the system or any unit connected to the system. The switch latches out and when it is in this position, the power on/off switch is ineffective.



Figure 2-2. Emergency Power-Off Pull Switch

\$3246

#### 2.1.1.2 Usage Meter

The customer usage meter records system operating time. Recorded time starts when you press the start key or the load key and ends when the job is completed.

However, when operating in one of the step modes, the meter runs for 400 us. each time the start key is pressed.

Time is not recorded if one of the following conditions exists:

- Manual or programmed halt stops processing unit. (However, time is recorded when I/O operations are being performed during a programmed halt.)
- A processor check occurs.
- Power is lost.
- The CE key switch is turned off for system servicing.

#### 2.1.1.3 Message Display Unit

This two-position message display unit (Figure 2-3) keeps a running display of the halt identifier portion of a halt instruction.

#### 2.1.1.4 Processor Check Light

This light (Figure 2-3) is turned on when:

- An invalid op code, an invalid address, or a parity error is detected in the CPU.
- The device address (including the M field) and the N field of an I/O instruction is not recognized.
- The I/O device recognizes a parity error on data bus out at the I/O attachment.
- The immediate I/O error stop is on and an I/O error occurs.

This light is turned off when a system reset occurs or when the CE check-reset key is activated.

The processor stops on any of the above errors, and I/O data may be lost. The console display (2.1.3) shows the error. Following a processor check, use the program load procedure for a normal restart.

#### 2.1.1.5 I/O Attention Light

The I/O attention light (Figure 2-3) comes on when an addressed I/O device requires normal operator intervention. Normal operator intervention includes:

- Printer-Forms out, cover interlock.
- MFCU-Hopper empty, stacker full, chip box full, cover interlock.

The light goes off when the operator has intervened and returned the device to the ready state. I/O attention does not stop normal CPU processing. However, start I/O or load I/O instructions are not accepted.

#### 2.1.1.6 Power On/Off Switch

This switch (Figure 2-3) initiates the power on/off sequence of the system. As part of the power on/off sequence, a system reset is performed so that no I/O operations take place until they are specifically directed. The contents of main storage are not guaranteed after power on/off sequence.

*Note:* A power check occurs if the power on/off switch is turned on before a normal system power off sequence is completed.

#### 2.1.1.7 Program Load Key

This key (Figure 2-3) is used for initial program loading. As part of the program load sequence, a system reset is performed. Pressing the program load key allows the first record from the I/O device (normally the MFCU primary hopper) to be read and stored in main storage, beginning at location 0000. When the key is released, the CPU executes the instruction sequence starting at location 0000.

The console I/O attention light comes on when the program load key is activated if the I/O device is in a not ready state. To complete the program load function, the device must be readied.

#### 2.1.1.8 Stop Key/Light

Pressing this key (Figure 2-3) stops the processor at the end of the operation being performed. I/O transfers are completed without losing information. The stop light comes on to indicate processor stop. The processor may be restarted without loss of information by pressing the start key.

#### 2.1.1.9 Start Key

Pressing the start key (Figure 2-3) takes the processor out of its stopped state, turns off the stop light, and allows the processor to continue. In the CE mode of operation the start key is also used to start the processor clock and then sequentially advance it.

#### 2.1.1.10 Power Check Light

This light comes on when a machine power supply malfunctions or when a thermal condition exists. This light also comes on during a power up sequence and remains on until the sequence is completed.

For additional information refer to section 5.8.

#### 2.1.1.11 Thermal Light

The thermal light and the power check light (Figure 2-4) come on when overheating occurs in the CPU mainframe. Turning off the power On/Off switch turns off the power check light. The thermal light remains on until the thermal condition is removed. Then the normal power on sequence can be performed.

#### 2.1.1.12 Lamp Switch

This switch turns on all system lights so that you can check for burned out lights.

#### 2.1.2 CE Controls

#### 2.1.2.1 Address/Data Switches

These four switches (Figure 2-4) set up addresses or data. An address (16 bits) is loaded into the storage address register (SAR).



Figure 2-3. System Controls

53245

Data can now be entered into main storage-8 bits when operating in test mode or 16 bits via a program.

Once a program level has been halted, the halt must be reset before an instruction can be properly executed in a specific program level. The halt can be reset by pressing the system reset key or the start key. (On machines with the dual program feature, press the halt reset key to reset the halt condition.)

#### 2.1.2.2 CE Key Switch

This switch (Figure 2-5), when in the CE position, stops the usage meter from recording processor time while the CE services the equipment.

If this switch is turned off while the CPU is running, a processor check can occur.



الألبية المكالك أتناجد

Page of SY31-0244-2 Revised December 1, 1971 By TNL: SN31-0307

This rotary switch selects one of three processor operating modes: the normal process mode, the step mode, or the test mode. Process is the mode for normal programmed system operation.

In the step mode, the rotary switch setting controls the manner in which the processor executes the stored program. There are three positions in the step mode.

*Note:* If this switch is changed while the system is running, a processor check can occur.

Instruction Step: In the instruction step, each start key depression and release causes one complete instruction to be executed. The I-phase is performed while the key is pressed and the E-phase, if any, when the key is released.

*Note:* Any SIO instruction which causes the clock to run as described under *Clock Step* also causes the next sequential instruction to be executed without start key operation.

Machine Cycle Step: In the machine cycle step, each start key depression and release advances the instruction through one machine cycle. Pressing this key causes data in storage to be accessed, modified as required, and the results displayed in the arithmetic logical unit (ALU) indicators of the console display. Upon release of the key, depending on the operation being performed, either the old data or the new result is written back into storage.

*Clock Step:* In the clock step, pressing the start key causes the clock to advance through and odd-numbered clock. Releasing the key causes the clock to advance through an even-numbered one.

The integrity of I/O data transfers is preserved by allowing the clock to run from the I-phase end of every executable start I/O instruction to the time the device is finished transferring data. The start key is not functional while this I/O transfer is taking place.

In systems without dual program feature, the halt identifier lights do not turn on in any step mode.

There are also three positions of the switch under test mode: alter SAR, alter storage, and display storage.



Figure 2-5. CE Control Panel

In the alter SAR position, the address setup in the address/ data switches is transferred into SAR by the start key and the current IAR-instruction address register (P1, P2, or interrupt level). If the start key is held down, alter SAR has the ability of displaying in the A register the data that has been set in the data switches.

In the alter storage position, pressing the start key transfers data (previously set up in the rightmost two address/data switches) into the A register. Releasing the key causes this data to be placed in the storage location specified by SAR and into the Q register.

In the display storage position, pressing the start key transfers the contents of the storage location specified by SAR into the B register. When the key is released, these contents are rewritten into storage and transferred into the Q register.

## 2.1.2.4 LSR Display Selector

This rotary switch selects the local store register (LSR) to be displayed in position 2 of the display switch. The LSRs that can be displayed are: instruction address register (IAR), address recall register (ARR), index register 1 (XR1), and index register 2 (XR2). The selected LSR is displayed whenever the CPU is not in CPU or I/O cycles. When this switch is in the normal position, as it should be when the system is in operation, the CPU controls the selection and display of LSRs.

Refer to section 2.5 for the procedure to display other LSRs.

# 2.1.2.5 System Reset Key

When this pushbutton is pressed, it resets all I/O and CPU registers, controls, and status registers, including the program status register (PSR). System reset also resets the current IAR (P1 or P2 IAR) and the MFCU read address register to zero. System reset is operable only when the CE mode selector is set to the process mode.

# 2.1.2.6 Check Reset Key

This pushbutton resets the processor and I/O check conditions. Check reset removes the current error conditions and allows the processor to resume its operation after the start key is pressed. It also resets the system power-check function and allows a 'power on' retry.

# 2.1.2.7 Storage Test Switch

This two position switch allows storage to be altered or displayed according to the position selected. In the step position, each time the start key is pressed, a storage location is accessed. In the run position, when the start key is pressed, core storage is exercised by accessing either the same location repetitively or all of core sequentially.

# 2.1.2.8 Address Increment Switch

This switch allows address incrementing when in the CE test modes of alter or display storage. With the switch on, the contents of SAR are incremented by 1 after each storage access. When the switch is off, SAR is not incremented.

# 2.1.2.9 Address Compare Switch

This switch allows a compare of the address/data switch setting and the register display when the register display is turned to SAR. When the address compare switch is in the run position, the address switch setting is compared to SAR through the register display, but no processor stop is initiated when a match occurs. The matched signal is provided as a sync point.

When the switch is in the stop position, a match of the address switches and the register display causes a processor stop at the completion of the storage read/write cycle. The processor is restarted by pressing the start key. I/O data transfers take place without loss of information. The contents of the SAR do not necessarily match the setting of the address switches when the processor stops.

# 2.1.2.10 I/O Overlap Switch

This switch modifies control of the system so that I/O operations can be executed in either an overlap or a non-overlap mode. With the switch turned to the normal position of on, I/O operations are executed in an overlap mode. When the switch is turned off, I/O operation is completed before the next sequential instruction is executed.

# 2.1.2.11 I/O Check Switch

This switch, when set to stop, forces the processor to an immediate stop on an I/O error. The console display is frozen to indicate the processor status at the time the error stop occurred. For normal operation, this switch is set to run.

To restart after an I/O error, press check reset and then the start key.

#### 2.1.2.12 Parity Switch

This switch, normally set to stop, forces the processor to an immediate stop whenever a parity error is detected. The restart procedure after a parity stop is to press check reset and then the start key. With the parity switch set to run, only the errors I/O LSR, INV ADR, INV OP, CHAN DBO, and INV Q will stop the processor; for all other errors, the processor will continue to run.

#### 2.1.2.13 Address Compare Light

This light comes on when the address set in the address/data switches matches the SAR. For this to occur, the register display must be positioned to SAR. The system will not stop when the data matches unless the address compare switch is on.

#### 2.1.2.14 I/O Check Light

This light is turned on when certain I/O errors (i.e., read check, punch check, hammer check) are detected by an addressed I/O device. It is turned off with a system reset, the check reset key, or at the discretion of the I/O device.

#### 2.1.2.15 P1 and P2 Toggles

These two switches enable the CE to control selection of program level 1 or 2 to manually select the dual program mode of operation.

With P1 on and P2 off, the system operates in program level 1.

With P2 on and P1 off, the system operates in program level 2.

With both P1 and P2 off, the system is automatically enabled for the dual program mode of operation, with program level 1 being considered as the primary level.

For normal system operation, both P1 and P2 must be ON.

*Note:* An interrupt level 0 request is not accepted if either (but not both) P1 or P2 is turned off.

#### 2.1.2.16 File (Disk) Write Switch

When this toggle switch is off, write operations cannot be performed on disk storage.

#### 2.1.2.17 BSCA Local Test Switch

This toggle switch sets the high speed data-set into local test mode and causes data to be wrapped around through the data-set with a start I/O loop test instruction.

#### 2.1.3 Console Display

The console displays are separated into two groups: a register display unit and a controls display section.

#### 2.1.3.1 Register Display Unit

The register display unit (Figure 2-4) consists of a row of twenty lights and eight legend strips mounted on an eightposition, roller-type, switch. At any one time, only one of the eight strips is visible through a cutout in the console above the row of lights. The legend strip and the corresponding register(s) displayed by the row of lights are selected by the eight-position switch.

#### 2.1.3.2 Controls Display Section

- 1. Machine Cycles—Twelve indicator lamps represent the twelve mutually exclusive machine cycles. They identify the processor cycle just completed in all modes except the CE clock step mode, in which case, they indicate the cycle in progress.
- Clock-Ten indicator lamps represent clocks 0 through 9 which can be stepped through in the CE clock step mode. In the normal process mode, a machine cycle consists of clocks 0 through 8 inclusive. Clock 9 is used with the CE step and test modes.
- 3. Interrupt-A single lamp indicator is used to monitor whether any interrupt level is being serviced.

## 2.2 ENVIRONMENTAL RECORDING

Errors detected during an RPG object program run will be stored in the communications area starting at core location /0180/. Forty-two bytes have been reserved for this, broken into two sections of 10 and 32 bytes. The 6-byte section is used to record 5203 hammer echo checks. Each of the 6 bytes will contain the filing print position. (Refer to Table 3 in the 5203 map charts.) In case more than six errors have occured, only the last six will be shown. The 32-byte section is made up of eight 4-byte sections showing the last eight errors to occur. Each 4-byte section will contain the Q, R, and 2 sense bytes of data about the failing instruction. These 42 bytes of information along with the date will be punched out into a card during a system installation run. This card will be merged with the system initialization program deck and will be the card just preceding the end card. This data will be the error data accumulated since the last system initialization run.

Refer to error recording analysis program (ERAP) documentation for specific details.

The card format for the data punched out is as follows:

Column 1	w.
Columns 2–65	Error history table in hexadecimal. Eight sections of four bytes each con- taining the 'Q', 'R', and two sense bytes.
Columns 66–77	Six bytes of 5203 hammer echo check data.
Columns 78–93	Reserved
Columns 94-96	Date (coded)

## **2.3 MACHINE CHECKS**

#### 2.3.1 Processor Checks

If any of the following processor checks are detected, the system comes to an immediate stop and I/O data transfers are terminated:

- 1. Invalid Address: Indicates storage address register is addressing a location outside available core size.
- 2. Operation Check: Indicates that operation register contains an unassigned operation code.
- 3. Parity Check: Indicates that incorrect parity has been detected at one or more of the data or addressing check points in the CPU. (I/O data transfers are subject to these checks.) Restart: Initial program load procedure. Point of restart is a program/operator function.
- 4. Invalid Q Code: Indicates that no I/O device recognized the I/O instruction because either the device addressed is not attached (or not assigned) or because the N field of the Q code for that I/O instruction is invalid. Restart: As in parity check.

#### 2.3.2 Unit Check

Unit check handling of testable indicates is controlled by programs. Restart procedures are conveyed to the operator by programmed halt operations, halt identifiers displayed on the console, and recovery/restart procedure listings.

#### 5410 FEMM (1/71) 2-9

## 2.4 PROCESS ERROR INDICATIONS

Processor checks are displayed and indicate the following:

- 1. *I/O LSR*-Selection of an LSR by an I/O device was not performed properly.
- 2. LSR F1-Parity is incorrect on the output of the LSR Feature 1.
- 3. LSR F2-Parity is incorrect on the output of the LSR Feature 2.
- 4. LSR HI-Parity is incorrect on the output of the LSR high.
- 5. LSR LO-Parity is incorrect on the output of the LSR low.
- 6. SAR HI-Parity is incorrect in the storage address register high.
- 7. SAR LO-Parity is incorrect in the storage address register low.
- 8. INVADDR-The SAR contains an invalid address.
- 9. SDR-Parity in the storage data register is incorrect.

- 10. CAR-The carry out of the ALU is incorrect.
- 11. DBI-Parity is incorrect in the data bus in register.
- 12. A/B-Parity is incorrect in the A register or the B register.
- 13. ALU-Parity is incorrect in the ALU register.
- 14. CPU DBO-Parity is incorrect on the CPU end of the data bus out to the I/O devices.
- 15. *OP/Q*-Parity is incorrect in the op register or the Q register.
- 16. INV OP-Invalid op code in the op register.
- 17. CHAN DBO-Parity is incorrect on the I/O device end of the data bus out from the CPU.
- 18. INV Q-An invalid Q byte is present in an I/O instruction.

To determine which check comes first, compare the check lights to the clock time. Providing the proper clock is used, the leftmost check light that matches the clock time is the one that caused the processor check. Refer to Figure 2-6 for position 8 or the rotary register display unit.

	EVE	I FOR	LSR				ODD									
	1			1			4 or	EVEN	ODD	EVEN	ODD	NOT	1		_	
EVEN		NOT	0		OCK 1	1	6	NOT 0	1357	NOT 0	рот 9	789			8	
1/0	LSR	LSR	LSR	SAR	SAR	INV	SDR	CAR	DBI	A/B	ALU	CPU	OP/Q		CHAN	INV
LSR	F1	F2	ні	ні	LO	ADR						DBO		OP	DBO	۵

Figure 2-6. Register Display Unit-Position 8

## 2.5 LSR DISPLAY

To display LSR's other than IAR, ARR, XR1, and XR2, the following procedure should be used:

- 1. Turn the LSR display rotary switch off.
- 2. Turn the register display switch to position 2.
- 3. Tie up the desired LSR (Figure 2-7) to -0.75 volts (Figure 2-8).

		υs	BASIC
		020	1AR INT 1
		<b>030</b>	MFCU Print
To Display LSR's Roller SW to Position 2 CPU not runn	AAR	040	P1 ARR
LSR Display Selector to off.	BAR	050	P1 PSR
Tie up to LSR. See Tie Up Chart.		° 6 °	
ALD rage MATO		o 7 o	
		080	
		090	LPIAR
	ARR INT 1	o 10 o	DRR
	MFCU PCH	011 0	LPDAR
	P1 IAR	° 12 °	XR1 P1
Example, to Display AAR: 1 Stop CPU	XR2 P1	013 0	MFCU RD
2. Turn roller display to position 2		B3C2 4 Wi	de Card
3. Turn LSR display selector to off		ΡM	FEATURE 1
(01A-B3C2U04 to 01A-A3S4G09)		020	ARR INT 0
	DFCR	° 3 °	P2 PSR
	P2 XR2	° 4 °	DFDR
	P2 XR1	o <b>5</b> o	ARR INT 2
		0 <b>6</b> 0	
		o 7 o	
		0 <b>8</b> 0	
		o <b>9</b> o	IAR INT 0
	IAR INT 2	o <b>10</b> o	
	P2 IAR	o 11 o	P2 ARR
	SIAR	o 12 o	BSCAR
	ARR INT4	o 13 o	IAR INT4
		B3D2 4 Wid	de Card

•,

Figure 2-7. LSR Display

+ tie up -075V
1668
NOTE: DO NOT TIE DOWN any MST net. UNUSED INPUTS can be tied down to ensure a down level.
<ol> <li>You can tie up any MST signal line.</li> <li>In most cases a floating line will appear as a down level.</li> <li>Be aware of stubs when you float lines.</li> <li>Be aware of opening terminators.</li> <li>Be careful not to tie up SLD nets with MST tieup voltages.</li> </ol>
Refer to label on side of logic gates A and B for MST tieup points.

Figure 2-8. MST Tie Up Data

## 2.6 VOLTAGE LEVELS

Figure 2-9 gives acceptable voltage levels for monolithic system technology (MST) -1 and solid logic dense (SLD) 700 technology.

#### 2.7 ERROR RECOVERY PROCEDURES

Figures 2-10 and 2-11 give procedures for recovering errors in the Printer and the MFCU. They list the condition requiring operator intervention, a brief description of the problem, and the operator recovery procedure.





						ERROR RECOVERY UNIT PRIN	PROCEDURE TER	
Condition Requiring I/O Attention	P R I O R	STA B Y T E	B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION
Incrementer Failure Check (PTR Ck Lite)	3	2	3	Off	P6	Incrementer failure check caused by the incrementing hammer unit failing to move. P6, P8 are hardware limited to set only the first bit in error.	<ol> <li>Press printer start key.</li> <li>Press CPU start key.*</li> <li>Note: This results in printing the remaining information on the line with no loss of data.</li> </ol>	Re-execute the last printer SIO instruction.
Sync Check (PTR Ck Lite)	1	1	0	Off	P5	<ul> <li>A maximum of two printed lines may be in error. Error is hard- ware limited to first error.</li> <li>1) Chain sync check caused by loss of attachment sync with the chain.</li> <li>2) Incrementer sync check caused by loss of attachment sync with the incrementing hammer unit or failing roller clutch.</li> </ul>	<ol> <li>Press printer start key.</li> <li>Press CPU start key to continue without re- covering errors.</li> </ol>	Continue processing. Since the data printed in error is no longer available, no recovery of of that data is possible.
Print Check (PTR Ck Lite)	4	2	5	Off	P8	A maximum of one character may be in error. P6, P8 are hardware limited to set only the first bit in error. 1) Hammer echo check caused by improper hammer driver response during print time. 2) Any hammer on check caused by a hammer turning on when not in print time.	<ol> <li>If the carriage has moved from the last line of printing and that line is incomplete, man- ually reposition the forms to the last line of printing using the carriage restore key and the carriage space key. If no manual intervention is made and the last line is not com- plete, the remainder of that line is printed in the stopped location.</li> <li>Press printer start key.</li> <li>Press CPU start key* to continue without recover- ing error.</li> </ol>	Re-execute the last printer SIO instruction. Since the character printed in error is no longer available, no recovery of that character is possible.
Thermal Check (PTR Ck Lite)	6	1	2	Off	P7	Thermal check caused by over- heating in the print hammer unit area.	<ol> <li>Press printer start key.</li> <li>Press CPU start key.*</li> </ol>	Continue processing.
Forms Jam (PTR Ck Lite)	9	2	2	Off	P3	Forms jam in the print line.	<ol> <li>Clear the forms jam.</li> <li>Manually reposition next good form to line 1 using the carriage restore key.</li> <li>Note: Printing continues on the new form. Any missing printed information is recovered only by an IPL procedure.</li> <li>Press printer start key.</li> <li>Press CPU start key.*</li> </ol>	<ol> <li>Store carriage line counter with an SNS instruction before executing the P3 halt.</li> <li>After start key is pressed the program issues an SIO skip to the proper line and continues printing.</li> </ol>

Figure 2-10. (Part 1 of 2) Error Recovery Procedures (Printer)

-

						ERROR RECOVERY UNIT PRIN	PROCEDURE	
Condition Requiring I/O Attention	P R I O R	STA B Y T E	TUS B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION
Carriage Check (PTR Ck Lite)	7 8	2	0	Off	P1	<ul> <li>Error is hardware limited to first error.</li> <li>1) Carriage sync check caused by loss of attachment sync with the forms or carriage runaway detection.</li> <li>2) Carriage space check caused by skipping or spacing farther than the instruction called for.</li> </ul>	<ol> <li>Manually reposition forms to the last line of printing using the carriage restore key and and the carriage space key.</li> <li>Note If this is followed, no print or carriage information is lost.</li> <li>Press printer start key.</li> <li>Press CPU start key.*</li> </ol>	Re-execute the carriage control portion of the last SIO instruction.
Unprint- able Character	10	1	6	Off	PC	There was one or more un- printable characters in the last line printed.	<ol> <li>Press printer start key.</li> <li>Press CPU start key.*</li> </ol>	Continue processing.
Chain Check	11	1	5	011	PE PF	The chain is not compatible with the image in core. 48 character set chain is mounted. UCS chain is mounted.	<ul> <li>A) If incorrect chain:</li> <li>1) Install correct chain</li> <li>2) Press printer start key</li> <li>3) Press CPU start key.*</li> <li>B) If incorrect image:</li> <li>1) Re-IPL using correct image for chain.</li> </ul>	A) Continue processing B) IPL
Forms Check (Forms Lite)	12		-	On	Off	Less than 14 inches of forms remain.	<ul> <li>When end of forms and line 1 is sensed, the FORMS light will come on No additional lines can be printed. At this point it is necessary to:</li> <li>1) Replace forms.</li> <li>2) Press printer Start key.</li> </ul>	Condition is not program identifiable. Continue pro- cessing.
Interlock Check (Interlock Lite)	12		-	On	Off	<ol> <li>Cover interlock is open.</li> <li>Chute interlock is open.</li> </ol>	<ol> <li>Correct interlock condition         <ul> <li>a) Close the cover.</li> <li>b) Close the chute.</li> <li>2) Press printer start key.</li> </ul> </li> </ol>	Condition is not program identifiable. Continue pro- cessing.

Figure 2-10. (Part 2 of 2) Error Recovery Procedures (Printer)

ERROR RECOVERY PROCEDURE UNIT MFCU													
Condition Requiring I/O Attention	P R I O R	STA B Y T E	B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROGRAM PROCEDURE ACTION						
Feed Check		1	6	Off	F0 or F1	Feed check indicates one or more cards are mispositioned or jammed in the feed path.	<ol> <li>Open MFCU top covers.</li> <li>Check halt ID for F0 or F1 and perform step a or b.</li> <li>a. If F0, remove card from primary (upper) wait station and place card under cards in the primary hopper.</li> <li>b. If F1, remove card from secondary (lower) wait station and place card under cards in the secondary hopper.</li> <li>Press CPU start key.* The display unit will change from F0 to F1 to two numbers.</li> <li>Hemove remaining cards from MFCU transport. Begin at hopper and work toward print station. Keep the cards face down and in correct sequence by placing card nearest the hopper, on top. <i>Note:</i> If MFCU indicator 7, 8, 10, or 12 is on, re- place the card that is be- tween the punch station and the corner station with a blank card if a blank card was used.</li> <li>Check message display unit. The left digit indi- cards syou now have in your hand <i>equals</i> this dis- played number of cards you now have in your hand <i>equals</i> this dis- played number, go to step 7.</li> </ol>						

Figure 2-11. (Part 1 of 6) Error Recovery Procedures (MFCU)

						ERROR RECOVERY UNIT MF	PROCEDURE CU	
Condition Requiring I/O Attention	P R I O R	STA B Y T E	B I T	1/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION
Feed Check (cont.)							<ol> <li>If the number of cards removed is less than the left displayed number, remove enough cards from the stacker indicated by the right displayed digit. Then place these cards on the bottom of the deck face down.</li> <li>Place cards in secondary hopper (halt ID was F0) or primary hopper halt ID was F1).</li> <li>Raise cards in primary hopper and press NPRO key. Then raise cards in secondary hopper and press NPRO key. Then raise cards in secondary hopper and press NPRO key. These MFCU panel.</li> <li>Close MFCU top covers.</li> <li>Press MFCU start key.*</li> </ol>	
Combi- nations of Errors	1					Halt Identifier: The halt identifier displayed is one of those described elsewhere.	The action taken by the operator is described under the particular halt indicator dis- played.	The restart for combination of errors takes place in the following sequence and fol- lows the procedure for the error indicated: 1. Feed Check 2. Print Data Check 3. Print Clutch Check 4. Punch Invalid 5. Punch Check 6. Read Check or Hopper Check
Error During Restart						If the same error is repeated during restart, the same halt identifier previously dis- played is displayed again. If a new error occurs, the identifier associated with it is displayed subject to priorities listed in combinations of errors.	The operator runs out the MFCU and retrieve cards from the stacker or hopper, as necessary, to repeat the opera- tor recovery action.	The program restart procedure is repeated.

Figure 2-11. (Part 2 of 6) Error Recovery Procedures (MFCU)

2

	ERROR RECOVERY PROCEDURE UNIT MFCU							
Condition Requiring I/O Attention	P R I O R	STA B Y T E	TUS B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION
Punch Check	2	1	1	Off	F4	Punch check means that extra or missing punches are in the card in the stacker indicated by the second halt. Stacker 1 Stacker 2 Stacker 3 Stacker 4	<ol> <li>Observe the back-lit panel on the MFCU to determine which hopper fed the last card.</li> <li>Check to determine if blank cards or prepunched cards are being punched. If blank cards are used, remove the last card in the indicated stacker and do Action 7. If prepunched cards are used, proceed with Actions 3–8. (If in doubt, assume prepunched cards are being used.)</li> <li>Press CPU start key* to ob- tain stacker for error card.</li> <li>Mark the last card in the in- dicated stacker.</li> <li>Press stop on the MFCU.</li> <li>NPRO the feed from which the last card was fed. Place in that hopper a blank card, followed by the card run out, followed by the re- maining cards in that hop- per.</li> <li>Press SCPU start key.*</li> <li>Upon completion of the job or removal of the cards from the stacker, do the following: a. Manually punch the in- formation from the marked card into the card immediately follow- ing it, checking for extra punches which may have resulted from the punch check.</li> <li>Discard the marked card and replace the remain- ing card at its proper place in the deck.</li> <li>Mark the card and make a note to the program- mer to check the card.</li> </ol>	The restart procedure is re- issue the last command except that if read was specified, the read portion of the command will not be re-executed. This way, a blank card is fed in from the correct hopper, the informa- tion is punched, printing is done if specified, and the card is stacked in the proper stacker. Since processing may have taken place in the read buffer, the read portion is not re- executed.

Figure 2-11. (Part 3 of 6) Error Recovery Procedures (MFCU)

and in the discharge

	ERROR RECOVERY PROCEDURE UNIT MFCU								
Condition Requiring I/O Attention	P R I O R	STA B Y T E	TUS B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION	
Punch Invalid	2	1	2	Off	F5 01 02 03 04	A character which is not one of 64 valid characters has been specified to the MFCU punch. The character less the C & D punches was punched. Punch checking was not performed on the remainder of the card. The error card is in the stacker indicated by the second halt. Second Halt Stacker 1 Stacker 2 Stacker 3 Stacker 4	<ol> <li>Press CPU start key* to obtain stacker for error card.</li> <li>Mark the last card in the indicated stacker as being invalid.</li> <li>To continue job, press CPU start key or correct program or data and re-IPL.</li> </ol>	If continuation of the job is desired, the program may pro- ceed as indicated. The opera- ation is not re-executed.	
Print Check	2	1	3	Off	F6	Data Check: caused by an error in the synchronization between the attachment and the print wheels.	To continue job, press CPU start key.*	The program will proceed as indicated. The operation is not re-executed.	
	2	1	4	Off	FC or F6	Clutch Check: caused by an error in the synchronization between the attachment and the print stepper clutch.			
Print Data Check	2	1	3	Off	FA	Caused by an error in the synchronication between the attachment and the print wheels.	<ul> <li>For a full function error recovery procedure, proceed as follows:</li> <li>Press MFCU stop key.</li> <li>Press CPU start key* to display stacker containing error card.</li> </ul>	When the print data check is detected, determine how many print buffers were not released. Display the stacker containing the latest card and halt. After pressing start key, display a halt if two buffers were busy.	
Full Function Error Recovery Procedure					01 02 03 04	Second Halt Stacker 1 Stacker 2 Stacker 3 Stacker 4	<ol> <li>Remove card from stacker indicated by second halt display. Call this card one.</li> <li>Press CPU start key.*</li> <li>If I/O attention lights, go to step 7.</li> <li>If bolt indicator 50 lights</li> </ol>	Then print-feed one or two cards and halt at F0. Then return to normal processing.	
					F0 01 02 03 04	Fourth Halt Stacker 1 Stacker 2 Stacker 3 Stacker 4	<ul> <li>b. If fait indicator P0 lights, press CPU start key * to obtain stacker for the second card.</li> <li>Fourth Halt: <ul> <li>a. If both cards are from the same stacker, place the second card removed under the first card.</li> <li>b. If a different stacker is</li> </ul> </li> </ul>		
							indicated, place the second card on top of the first card.		

Figure 2-11. (Part 4 of 6) Error Recovery Procedures (MFCU)

2

	ERROR RECOVERY PROCEDURE UNIT MFCU							
Condition Requiring I/O Attention	P R I O R	STA B Y T E	B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROGRAM PROCEDURE ACTION	
Full Function Error Recovery Procedure (cont.)							<ol> <li>NPRO the primary feed.</li> <li>Place the cards run-out on top of a number of blank cards equal to the number of cards removed in steps 1-6. If the primary feed was not being used, add one extra card.</li> <li>Press MFCU start key.</li> <li>After halt indicator F0 lights, NPRO the primary feed if it was not in use. Remove one or two cards from stacker as previously shown by halt indicator and manually correct any printing errors on cards re- moved in steps 1-8.</li> <li>Place corrected cards in correct stacker.</li> <li>Press CPU start key.*</li> </ol>	
Read Check	3	1	0	Off	F3	<ol> <li>Caused by:</li> <li>Off punched card.</li> <li>Damaged card.</li> <li>MFCU feed problem.</li> <li>Cards in hopper backwards or upside down.</li> </ol>	<ol> <li>Observe the back-lit panel on the MFCU to deter- mine from which hopper the last card was fed.</li> <li>Press stop on the MFCU.</li> <li>NPRO the feed from which the last card was fed and replace the card run out in that hopper fol- lowed by the remaining cards in the hopper.</li> <li>Press start on the MFCU.</li> <li>Press start on the MFCU.</li> <li>Press CPU start key.*</li> </ol>	
Hopper Check	3	2	3	Off	F2	A card was not picked from the hopper.	<ol> <li>Observe the back-lit panel on the MFCU to deter- mine the hopper from which the last feed was attempted.</li> <li>Straighten or, if necessary, reproduce the damaged card(s) in the hopper from which the feed was at- tempted.</li> <li>Press start on the MFCU.</li> <li>Press CPU start key.*</li> </ol> The restart procedure attempts to feed the card from the hop- per, in which the hopper check occurred, into the wait station. If a read was specified in the last command, the card will be read. The hopper check does not affect execution of the punch, print, or stacker select portion of the command. Therefore, that portion of the command is not re-issued.	

Figure 2-11. (Part 5 of 6) Error Recovery Procedures (MFCU)

,

	ERROR RECOVERY PROCEDURE UNIT MFCU								
Condition Requiring I/O Attention	P R I O R	STA B Y T E	TUS B I T	I/O Att Lite	H A L T ID	DESCRIPTION	OPERATOR RECOVERY PROCEDURE	PROGRAM ACTION	
Not Ready	4	_		On	Off	<ul> <li>Caused by:</li> <li>1. Hopper empty.</li> <li>2. Stacker full.</li> <li>3. Chip box full or out of machine.</li> <li>4. Covers open.</li> <li>5. Operator pressed stop key.</li> <li>Note: No halt identifier is displayed. The I/O attention light on the console is on.</li> </ul>	<ol> <li>Locate the cause of the not ready condition by check- ing the lights on the MFCU for: chip box full, covers open, or stacker full. If these lights are not on, check the back-lit panel on the MFCU to determine which hopper attempted the last feed. Then check that hopper for hopper empty condition.</li> <li>Correct the condition causing the not ready.</li> <li>Press CPU start key.*</li> </ol>	None. The program loops on the SIO instruction until the MFCU is ready. Then SIO instruction is executed and the program con- tinues.	

Figure 2-11. (Part 6 of 6) Error Recovery Procedures (MFCU)

# 2.8 MFCU FEED CHECKS

Figure 2-12 shows the possible MFCU feed checks and the cause of each one for troubleshooting.

.

		During Which	Operation Ch	eck Is Given		Und	er Which Solar	Cell Conditio	n Check Is Giv	en	
	Every Operation	Punch Operation	Non-Punch Operation	Print Operation	Non-Print Operation	Covered Late	Uncovered Late	Uncovered Early	Never Dark	Dark Without Feed Cycle	
Hopper Check	x								Hopper Cell		Card never covered cell.
Feed Check 1	x					Hopper Cell					Card covered cell late.
Feed Check 2	×					Read Cells					Card late getting to read station.
Feed Check 3										Read Cells	Card jammed in read station.
Feed Check 4	×						Read Cells				Card too long in read station.
Feed Check 5	×									Prepunch	Card left wait station without punch regis- tration pressure roll.
Feed Check 6			×			Prepunch					Card late to prepunch cell.
Feed Check 7		×				Prepunch					Card late to prepunch cell in punch operation.
Feed Check 8		×						Prepunch			Card out of registration in punch operation.
Feed Check 9			×				Prepunch				Card too long in punch station.
Feed Check 10		×					Prepunch				Card out of registration in punch operation.
Feed Check 11			×			Corner					Card late to corner non- punch operation.
Feed Check 12		x				Corner					Card late to corner punch operation.
Feed Check 13	×							Corner			Card left corner with- out kicker.
Feed Check 14					x		Corner				Card left corner late non-print operation.
Feed Check 15				×			Corner				Card left corner late print operation.
Feed Check 16					×	Postprint					Card too long in print station.
Feed Check 17				×		Postprint					Card early or late leaving print station.
Feed Check 18							Postprint				Card too slow to stacker transport.
Feed Check 19			Stacker					Jam			
Feed Check 20	Gear emitter check or fire CB check										

Ν

## 2.9 SPECIAL TOOLS

The following special tools used in troubleshooting System/3 are either included in the System/3 shipping group or are available from the branch office. See the *Integrated Maintenance Package User's Guide* (part 2589902) for detailed descriptions of the tools.

#### 2.9.1 CE Diagnostic Probe

The CE diagnostic probe (Figure 2-13, part 817971) acts as a free-running oscilloscope which replaces scope usage for most System/3 service calls. The probe can measure SLT 100/700 and MST-1 signal levels. The probe also has two MST-1 gates for gated operation. Consult the *Integrated Maintenance Package User's Guide* (part 2589902) for specific levels that trigger the probe. An assembled view of the probe is given in Figure 2-13, insert A. The lamps (part 454612) and probe tips (part 453163), shown in the disassembled view of the probe (Figure 2-13, insert B), are field replaceable.

*Note:* The probe may give a wrong indication because of electrical noise. For example, electrical noise can be caused by:

- The probe power cord close to the CPU memory magnetic field.
- The switching of flourescent lights.
- Electric drills.
- Electrostatic discharge.



.

#### 2.9.2 Jumper Wires

Six jumper wires (Figure 2-14) are included in each 5410 shipping group; two 6" wires (part 829117), two 12" wires (part 2588263) and two 18" wires (part 829118). These jumpers are provided for use with the MAP charts and diagnostic programs.

## 2.9.3 Single Pin Extenders

The single pin extender (Figure 2-15, part 2594238) is used to extend board pins when using the CE meter to measure voltage levels. The use of these pins elminates shorting to adjacent pins when using the meter leads.

#### 2.9.4 MST-1 Card Extender

The MST-1 card extenders (Figure 2-16) allow the CE to extend a card above the tops of adjacent cards on a board. This makes the module pins on the back of the card more accessible for probing with a scope of the diagnostic probe. These card extenders are stocked at the branch office.





Figure 2-15. Single Pin Extenders





Figure 2-16. MST-1 Card Extender

## Section 2. Features

#### 2.10 DUAL PROGRAM CONTROL PANEL

The dual program controls (Figure 2-17) consist of:

#### 2.10.1.1 Message Display Units

A message display unit is provided for each program level. These units operate in the same manner as the message display unit in the system controls.

## 2.10.1.2 Process Lights

These lights indicate which program level is functioning at any time. If an interrupt is being serviced, this indicator shows which index registers and program status register are in use.

## 2.10.1.3 Halt Reset Keys

These keys are used to take a program level out of the programmed halt state. Pressing either of these keys clears the corresponding message display unit and allows the corresponding program to continue its normal operation.

## 2.10.1.4 Interrupt Key/Light

Pressing this key when it is illuminated causes the program in operation at that time to halt its normal operation and enter the interrupt-handling subroutine for interrupt level 0. Normal programmed operation will be resumed after the interrupt routine signals completion of interrupt servicing with a start I/O instruction to reset interrupt request 0. The interrupt key is lighted only when the system is in dual programming mode and interrupt level 0 is enabled. Selection of whether the system is to be used in the dedicated or the dual programming mode is accomplished via the start I/O instruction. The start I/O instruction is also used to enable or disable the use of interrupt level 0.

#### 2.10.1.5 Dual Program Control Switch

This rotary switch is normally used in conjunction with the console interrupt key. The status of this switch is sampled by the test-I/O-and-branch instruction.

## 2.11 FILE CONTROL PANEL

The file controls (Figure 2-18) consist of:

## 2.11.1.1 Program Load Selector Switch

This switch is used to select the unit from which program loading is to be done. The fixed disk and removable disk positions refer to drive 1 only.

#### 2.11.1.2 Start/Stop Switches

These switches (one per drive) turn the disk drive power on or off when system power is on. With the switch in the off position, the removable disk can be replaced.



Figure 2-17. Dual Programming Control Panel



Figure 2-18. Disk Control Panel.

#### 2.11.1.3 Ready Lights

These lights (one for each drive) light when the disk drive is ready for use. If operation of the drive is attempted before this light turns on, the I/O attention light on the control panel will light.

#### 2.11.1.4 Open Lights

These lights (one for each drive) indicate that the associated drive drawer can be opened for changing the removable disk. This light turns on when the start/stop switch is turned to the stop position, the read/write head has been retracted, and the disk has come to a stop.

#### 2.12 BSCA INDICATOR PANEL

The BSCA Indicator panel (Figure 2-19) consists of:

## 2.12.1.1 BSCA Attention Light

The following table shows the conditions indicated by this light.

Instruction	Condition Indicated
Any receive or transmit and receive or (on non-switched and multipoint networks only) receive initial.	Data set is not ready.
Auto call or receive initial on switched network.	Auto call unit power is off or data line in being used.
Any SIO except control SIO.	Either (1) the BSCA is dis- abled or (2) the external test switch is on and BSCA is not in test mode.
None.	Data set is not ready.

## 2.12.1.2 Unit Check Light

This light turns on when any bit in status byte 2 is on. Also, when an SNS transition or SNS stop register instruction is executed, it is possible for an LSR, S register, or DBI register parity check to occur, resulting in a unit check condition with the unit check light on. Under such a condition, the status byte 2 bits may all be zero.

The unit check indicator signifies that the BSCA program should enter an error recovery procedure.

#### 2.12.1.3 Data Terminal Ready Light

This light indicates that the BSCA is enabled and that the data terminal is ready for use.

#### 2.12.1.4 Data Set Ready Light

The DT SET READY light indicates that the data set ready line from the data set is on and that the data set is ready for use.

#### 2.12.1.5 Clear To Send Light

This light indicates that the clear to send line from the data set is on and that the adapter may now transmit.

г		BSCA	······································
·	BSCA	DT TERM	DT SET
	ATTN	READY	READY
		TEST MODE	EXT TEST SW
	TSM	CLEAR	TSM
	MODE	TO SEND	TRIGGER
	RECEIVE	CHAR	RECEIVE
	MODE	PHASE	TRIGGER
	RECEIVE	BUSY	UNIT CHECK
	CONTROL	DATA	DIGIT
	MODE	MODE	PRESENT
	ACU PWR	CALL	DT LINE
	OFF	REQUEST	IN USE
		1200 BPS 600 BPS	
	R	ATE SELECT	

Note: Rate select switch is for machines used outside the United States.

Figure 2-19. BSCA Control Panel

#### 2.12.1.6 Receive Trigger Light

This light indicates the status of the receive trigger. The light is on when the trigger is at a binary 0 state.

#### 2.12.1.7 Transmit Trigger Light

The TSM TRIGGER light indicates the status of the transmit trigger. The light is on when the trigger is at a binary 0 state.

#### 2.12.1.8 Receive Mode Light

This light indicates that the adapter has been instructed to perform a receive operation.

#### 2.12.1.9 Transmit Mode Light

The TSM MODE light indicates that the adapter has been instructed to perform a transmit operation.

## 2.12.1.10 Receive Initial Light

This light is turned on by an SIO receive initial instruction. It is turned off at the end of the receive initial operation.

## 2.12.1.11 Busy Light

This light indicates that the communication adapter is executing a receive initial, transmit and receive, auto call, receive or loop test instruction.

## 2.12.1.12 Character Phase Light

The CHAR PHASE light indicates that the adapter has established character synchronism with the transmitting station. The light is turned off at the end of receive operations and whenever character synchronism is lost.

#### 2.12.1.13 Data Mode Light

This light is turned on by the decoding of an SOH or STX during a transmit or a receive operation. It is turned off at the end of the transmit or receive operation.

#### 2.12.1.14 Control Mode Light

This indicator is used only on systems that have the station select feature installed. The light is turned on by an EOT sequence during a transmit, receive, or receive initial monitor operation when the station select feature is installed. It is turned off by the decoding of an SOH or STX.

# 2.12.1.15 Digit Present Light

This light indicates that a digit has been obtained from storage for the auto call unit when the auto call feature has been installed.

## 2.12.1.16 Auto Call Unit Power Off Light

The ACU PWR OFF light indicates that the auto call unit (special feature) power is off.

#### 2.12.1.17 Call Request Light

On systems with the auto call feature installed, this light indicates that the communication adapter has received an SIO auto call instruction and is performing an auto call operation.

## 2.12.1.18 Data Line In Use Light

On systems with the auto call unit installed, the DT LINE IN USE light indicates that the data line occupied line from the auto call unit is on.

#### 2.12.1.19 Test Mode Light

This light indicates that the program has placed the adapter in a test mode of operation.

## 2.12.1.20 External Test Switch Light

The EXT TEST SW light indicates that the switch at the data set end of the medium speed data set cable is in the test position. For high speed data sets, this indicator is

active when the local test switch on the CE panel is in the on position.

## 2.12.1.21 Rate Select Switch

This switch, which is present only on systems installed outside the U.S.A. that have the rate selection feature as well, controls the rate of transmission and reception of data.

## 2.12.1.22 BSCA Step Key

The BSCA STEP key, which is effective only when the communication adapter is in step mode, causes the communication adapter to advance one bit-time for each key depression.

## 2.12.1.23 Local Test Switch

This toggle switch sets the high speed data set into local test mode and causes data to be wrapped around through the data set with a start I/O loop test instruction in test mode.

Page of SY31-0244-2 Revised December 1, 1971 By TNL: SN31-0307

# **Chapter 3. Preventive Maintenance**

# Section 1. Basic Unit

## **3.1 SCHEDULED MAINTENANCE**

Perform the following maintenance every three months:

- 1. Check filters visually and replace as necessary.
- 2. Check cooling fans for proper operation.

#### Caution

Do not use IBM cleaning fluid on plastic parts.

## 3.2 I/O DEVICE MAINTENANCE

Scheduled maintenance for I/O devices is included in the maintenance manual for each device.

# Section 2. Features

Not applicable.

Chapter 4. Checks, Adjustments, and Removals

#### Section 1. Basic Unit

The only adjustments and repairs possible in the CPU are to the power supplies (see Chapter 5), and the bridge basic storage module (BSM). If 8K, 12K, or 16K of storage is installed in the CPU, it is in an 8K or 16K BSM at location 01A-B4. If 24K or 32K of storage is installed in the CPU, three types of BSMs can be used. For early systems, 24K of storage uses an 8K BSM and a 16K BSM chained together. For later systems, a 32K BSM is used for both 24K and 32K of storage. A 48K storage system uses a 32K BSM and a 16K BSM chained together; 64K storage (RPQ S40048) uses two 32K BSMs. When two BSMs are chained (dual BSMs), they are at locations 01A-B4 and 01A-A4 in the CPU. When one 32K BSM is used, it is at location 01A-B4.

	BSM Sizes Required								
Storage Capacity	8к	16K	32K						
8K	1								
12K		1							
16K		1							
24K	1 a	ind 1 c	pr 1						
32K		2 0	or 1						
48K		1 aı	nd <b>1</b>						
64K			2						

For reliable storage operation, the BSM diagnostics should run two minutes without errors when the -30 volt XYZ drive voltage is biased 1.2 volts in either direction from its initial setting. If BSM operation is unreliable, either a fault exists, XYZ drive voltage (-30V) reoptimization is required, or strobe setting and -30V reoptimization is required.

Proper settings for the -30V power supply and the strobe settings for each BSM are recorded on a decal located on the XYZ current limiting resistor cover (Figures 4-1, 4-2, and 4-2B).

*Note:* The memory thermistor automatically changes the -30V power supply to compensate for temperature changes. For each degree F temperature change there is a 75 mV change to the -30V power supply.

The only repairs possible on the BSM are card replacement, voltage and strobe adjustments, and repair of minor (visible) shorts or open circuits. Major array failures (shorted diodes, internal opens, etc.) necessitate BSM replacement.

Most problems fall into two categories of component failures:

- 1. Circuit failures (card, loose connector, etc.)
- 2. Array failures (shorted lines, open line, diode, etc.)

Intermittent or random failures are treated separately.

5410 MM 4-1



Figure 4-1. 8K Basic Storage Module (Probe Side)



Figure 4-2. 16K Basic Storage Module (Probe Side)



Figure 4-1A. 8K Basic Storage Module (Card Side)



Figure 4-2A. 16K Basic Storage Module (Card Side)



Figure 4-2B. 32K Basic Storage Module (Probe Side)



Figure 4-2C. 32K Basic Storage Module (Card Side)
## 4.1 FAULT LOCATION

If a failing pattern is not already evident, try manually storing and displaying or scanning storage to establish a pattern. If this fails, run storage diagnostics.

## 4.1.1 Circuit Failures

All BSM problems should be approached as if there has been a circuit failure. Circuit failures (card, connector, etc.) can be broken into distinct patterns. For example:

- Single bit-all addresses
- Single bit-one block of addresses
- Multiple bits-all addresses
- Multiple bits-one block of addresses

The 'all addresses' failure could be caused by the drive current source card or the control driver card (Figure 4-3). The 'block of addresses' failure could be caused by a defective gate driver card. For example, if SAR bits 7, 8, and 9 are always active in the failing address, the chart in Figure 4-3 indicates the failure could be the Y-lo gate driver.

Single-bit or multiple-bit failures can be caused by a sense/ inhibit card which also contains the SDR latch for that bit.

Card location:

Note: Bits 9-17 are 0-8 when SAR bit 2 is active. Bits 8 and 17 are the P bit.

8K BSM	16K I
	.5K
XXJ4	XXJ4
XXH4	XXH
XXG4	XXG
-	XXF4
-	XXE
-	XXD
32K BSM	
ХХК4	
XXJ4	
XXH4	
XXG4	
XXF4	
XXE4	
XXD4	
XXC4	
XXB4	
	XXH4 XXG4 - - - 32K BSM XXK4 XXJ4 XXJ4 XXJ4 XXG4 XXF4 XXE4 XXE4 XXC4 XXB4

Multiple-bit failures at all addresses can also be caused by the strobe driver card. (For card location, see ALD page SR224.)

Using bridge MAP charts (trouble analysis flowcharts) allows repair of most of the failures by swapping or replacing cards. Use the CE pocket meter and diagnostic probe for help in locating and repairing the trouble.

#### 4.1.2 Array Failures

If the array fails, replacement is necessary unless the failure can be traced to cabling defects, visual defects, or an open diode. Trouble caused by open diodes can be replaced by patching a new diode across the open one. Shorted diodes require replacing the array.

#### 4.1.2.1 Single Bit, Multiple Address Failures

A sense/inhibit (S/Z) problem usually shows up as an extra or missing bit throughout an 8K block of storage (each S/Z line passes through 8,192 cores). If the S/Z card is not at fault, check the wiring to the Z load resistor. (Refer to SR071-076 and to SR264 for locations.) Check that -30 volts appears on pin 2 of the affected resistor.

Check also for a broken S/Z wire between the array and the back panel pins on the sense amplifier. (See Figure 4-2D for the numbering of the pins on a core plane.) A complete S/Zwinding resistance should measure approximately 14.0 ohms. If the open or shorted S/Z winding is within the core plane, replace the BSM.



• Figure 4-2D. Numbering of Core Plane Pins



			0	1		D		(5)	
				Gate-Driver Location					X-Y Rd/Wr
			Y Hi	Y Lo	X Hi	X Hi B	X Lo	Control	Drive Current
SAR Bits	1	2	3456	789	10 1	1 12	13 14 15	Driver	Source
8K-16K BSM	BSM Selection	Byte Control	XXG2 XXH2	XXF2	XXE2	Not Used	~~~~~	ХХВ2	XXJ2
24K-32K BSM	Segment Selection	(not used on 8K)	XXH2 XXJ2	XXG2	XXF2	XXE2	XXD2	XXC2	ХХК2
			SR061 SR062	SR051	SR041	SR043	SR031	SP021	60022
ALD rage			SR063 SR064	SR052	SR042	SR044	SR032	5021	3HU22

Figure 4-3. X or Y Drive System

## 4.1.2.2 Multiple Bits, Multiple Address Failures

If this type of failure cannot be corrected by card swapping or replacement, an array fault probably exists. If the failure is related to a combination of more than one address pattern, suspect a short between drive lines.

4.1.2.2.1 Continuity Check of XY Drive Lines: The charts on SR174 and SR184 (8K or 16K BSM) or SR234 and (32K BSM) describe all X- and Y-drive lines and contain all the points (terminals) for performing a continuity check. The following example and section 4.1.2.2.2 refer to an 8K or 16K BSM, which uses Figure 4-4 and the charts found on SR174 and 184. (For a 32K BSM, use charts found on SR234 and 244.)

*Example:* This example is for the failing X-address of 000110 in an 8K or 16K BSM. X-read current is shown from left to right through the array X-winding. X-write current is shown from right to left through the same array X-winding.

(In the following discussion, column numbers refer to the chart on SR174.) Starting from the X-read lo gate, D2G10 (column 13) current flows: To terminal 56 on the top diode board (column 12), through a diode in diode pack 25 on the top diode board (column 11), to pin 161 on top diode

board (column 9), through the X-winding to pin 12 on the top diode board (column 7), through a diode in diode pack 32 on the top diode board (column 6), to terminal 4 on the top diode board (column 3) to the X-read hi gate, E2B12 (column 2).

Likewise, it can be seen that X-write current flows from the X-write hi gate, S2D11 (column 4), in the reverse direction through the X-winding, to the X-write lo gate, D2J09 (column 15).

4.1.2.2.2 Locating an Open Diode: Because of the complex connections of the isolation diodes, a continuity check is difficult. To locate an open diode, use the method described next. The cards named are for the same failing X-address (000110) discussed in Section 4.1.2.2.1. Refer also to Figure 4-5.

- 1. Turn off power.
- 2. Remove X gate cards D2 and E2.
- Probe the points shown with the ohmmeter; be sure to observe the polarity of the meter as indicated by the + or -. Expected meter readings are infinity (∞) or some resistance (R, unpredictable because of circuit variations and the meter in use).

An open or shorted drive line may also be verified by scoping the current source resistors. See Figure 4-16 for the waveform of the Y-read current source with either an open drive line or two drive lines shorted together (see SR264). If either is correct, an open diode is likely. Make a continuity check to determine which of the two diodes in the line is open.

If an open diode exists, the charts of SR174 and SR184 will indicate the polarity of the diode to be replaced. See the bottom of Figure 4-4 for diode locations with respect to the charts.

4.1.2.2.3 Replacing an Open Diode: An individual diode cannot be removed since it is part of a module containing 16 diodes. Replacement consists of soldering an individual GY diode (part 2414891) over the defective one. (A shorted diode calls for replacement of the BSM.)

When replacing a diode, use thermal set compound (part 814007) as a heat sink. Wrap one end of a yellow wire to the wrap terminal on the diode board and solder the other end to the diode. Solder the remaining end of the diode to the solderable pin on the edge of the diode board. After diode replacement, check for reliable BSM operation.

4.1.2.2.4 Exposing Bottom Diode Board: If an open Ydrive line exists and the fault cannot be located on the top diode board, remove the BSM to expose the bottom diode board.

- 1. Disconnect all cables to the BSM.
- 2. Remove all the cards.
- 3. Remove the BSM (weight: approximately 18 pounds 8,172 grams) and lay the unit on a table with the card side down, pin side up.
- 4. Loosen the four nuts which hold the array onto the board. It is now connected by only the drive and sense-inhibit cables.

*Note:* It is now possible to raise the board separately leaving the array resting on the table and expose the bottom diode board, or you may continue.

- 5. Turn the unit over. Support the array since it is connected only by wiring.
- 6. Pull the array out vertically and turn it over so that the top side is down and lying on the card sockets. The bottom diode board is now completely exposed.

4.1.2.2.5 BSM Replacement: Most systems supply -30 volts to the BSM with a single 'mini-bus' connector. (See SR264 for distribution points.) Earlier systems supplied -30V with jumpers on the board. This includes the associated D08 ground pins.

When replacing a BSM it is necessary to save the jumpers for use on the new BSM if your system does not use the 'mini-bus' connector.

For dual BSM systems some wiring changes to the new BSM may be required. Refer to the SR2XX pages in the BSM logic manual for card plug charts and wiring add/delete lists. Note that the new BSM is shipped without a byte control card and without the terminator cards. These cards must be removed from the old BSM and used with the new one. Any reference in these SR2XX pages to "1st BSM" means location 01A-B4 and "2nd BSM" means location 01A-A4.



\$



Example: Locating an open diode associated with the failing X-address of 000110 (SAR Bits 10 through 15)





Figure 4-5. Example-Locating an Open Diode (8K or 16K BSM)

### 4.1.2.3 Poor Solder Connections and Welds

If a problem appears to be an open diode or an internal open within the array, a complete resistance check should be made. Any poor solder connections or welds should be resoldered.

Also check for an open land pattern in the X-return card (for an X-drive line). If there is an open land pattern, use a piece of #30 wire to repair the break.

See the 5410 Service Aid on resoldering the connections.

#### 4.1.2.4 Shorts Between Drive Lines

Shorts between X- or Y-drive lines usually show up as dropping one or more bits of two addresses. In almost all cases, analysis of the failing addresses shows that two adjacent Xor Y-drive lines are the problem. Once the two lines have been located, make a resistance check of the lines, moving from one end of the array to the other. Because of the resistance of the windings, less resistance is seen as you get closer to the short.

In almost all cases, the short is either some foreign material between two adjacent pins or two pins touching. A visual check with a strong light may show the short. However, if foreign material is causing the short, it may not be visible. Try passing a piece of paper between the pins at the area of the short.

#### 4.1.2.5 Defective Cores

A defective core position usually shows up as dropping a single bit in a single address. This type of problem can be caused by the individual core losing its magnetic properties because it is cracked, chipped, or broken.

Vary the -30V drive voltage and the strobe setting to see if the rate of failure changes. If you are unable to obtain a reliable operating position, BSM replacement is necessary. See Sections 4.2 and 4.3 for drive voltage and strobe reoptimization.

#### 4.1.3 Intermittent or Random Failures

If a failure pattern cannot be determined, check the following for possible failures causes:

- 1. Using an oscilloscope, probe the:
  - a. XY drive voltage pulses on the XY read and write current source resistors and compare them to those in Figures 4-7, 4-8, 4-9, and 4-10.

*Note:* Probe pins 1 and 3, which are common. No pulse will be observed on resistor pin 2, since it is ground.

b. Z drive voltage pulses on the Z (inhibit) current limiting resistors and compare them to those shown in Figure 4-11.

Note: No pulse is observed on resistor pin 2 since it is the -30V power supply connection. Note also that the magnitude of the pulses may vary slightly if the XYZ drive voltage setting is not at -30V. (XYZ drive voltage supply is a temperature correcting supply.)

- c. Control driver (Figure 4-12).
- d. Strobe driver (Figure 4-13).

*Note:* If the strobe driver card is replaced, strobe jumpers must be put in the new strobe driver card.

2. Check for improper setting of the -30V, +6V, -4V, -14V, and/or +3V. (Use a Weston* 901 meter or equivalent when adjusting these voltages.)

Note: The +3V supply should be adjusted with reference to +6V. This results in a negative reading (Section 5.2.1).

- 3. Check the voltage connectors to the large circuit board (SR264).
- 4. Check if back panel resistor assemblies (not XYZ resistors) are misplugged (SR264).
- 5. Check for loose interface cables or terminator cards (SR201, 224, 228, 229).
- 6. Check for improper MST-1 levels at the interface.

^{*}Trademark of Weston, Inc.

# 4.2 XYZ DRIVE VOLTAGE (-30V) REOPTIMIZATION (ALL SYSTEMS)

Reverify drive voltage marginal limits whenever replacing S/Z, timing, driver source, or strobe driver cards.

To reoptimize the drive voltage:

- 1. Loop storage diagnostics # 97. (Use the proper switch settings for the storage size of the system.)
- 2. Determine the lower drive voltage (-30V) limit by slowly decreasing the drive voltage reading until an error occurs. Record the last operating voltage as the lower limit. If system reset and start does not start the diagnostic, set the drive voltage close to normal and reload the diagnostic. Determine the upper limit by slowly increasing the voltage reading until an error occurs (do not exceed a more negative voltage than -35V). Record the last operating voltage (or -35V) at the upper limit.

Note: The BSM should run error free for a minimum of 30 seconds at the last operating point.

- 3. Set the XYZ drive voltage (-30 volts) to the optimum drive voltage which is the average of the upper and the lower BSM limits.
- 4. If the difference between the upper and lower limits is less than 2.4V, strobe reoptimization may be necessary.

Note: When reoptimizing the drive voltage or strobe setting, a thermometer (part 5392366 or any standard thermometer) placed at the base of the array should read between 68 degrees and 86 degrees F. The voltage may be reoptimized outside of this range, but a check at the normal temperature should be made as soon as possible.

# 4.3 STROBE SETTING REOPTIMIZATION (8K-16K-32K SINGLE BSM)

To reoptimize the strobe setting:

- 1. Loop storage diagnostics #97. (Use the proper switch settings for the storage size of the system.)
- Refer to the decal on the XYZ current limiting resistor cover (Figures 4-1, 4-2, 4-2B). Use the present strobe setting, and determine the upper and lower XYZ drive voltage limit, which is explained by 4.2, step 2. Record these limits as Figure 4-6 point A and B show. Repeat 4.2 step 2 for strobe setting 10, 20, and 30 nanoseconds before and after the present strobe setting. Strobe settings are made on the strobe driver card (SR254).

Note: These test settings may be wirewrapped on the strobe card but the final setting *must* be made with the jumpers (part 5159491) because the card pins are not 'squared off' as they must be for reliable wirewrap connections.

Plot the XYZ drive voltage limits as Figure 4-7 shows. Set final strobe timing midway between points where the XYZ driver voltage limits start to drop off.

- 3. Set the optimum drive voltage (-30V) which is the average of the upper and lower BSM limits at the selected strobe setting (Figure 4-6).
- 4. BSt access time is measured when Rd Call/Write Call becomes active in the BSM until all sense data latches are active. (Measure access time while writing all ones into the BSM.) Access time must be 445 nanoseconds or less. If necessary, reset the strobe setting to obtain 445 nanoseconds or less. The minimum 2.4V spread for XYZ voltage must still be met at the new setting.

*Note:* If the strobe driver card is replaced, strobe jumpers must be put in the new strobe driver card.

## 4.4 STROBE SETTING REOPTIMIZATION (24-32K-48K DUAL BSM)

- Optimize low-address BSM (1st BSM at location 01A-B4) as described in 4.3, with the switches set to test only the lower (01A-B4) BSM. (This BSM is either 16K or 32K depending on the total system memory size.)
- Optimize high-address BSM (2nd BSM at location 01A-A4) as described in 4.3 using the program 97 option which tests only the high BSM.



Figure 4-6. Optimization-Strobe and XYZ Drive Voltage

## 4.5 STROBE SETTING REOPTIMIZATION (64K DUAL BSM; RPQ S40048)

- 1. Optimize the low-address BSM (at location 01A-A4) as described in Section 4.3 with the program switches set to test 32K storage addresses.
- 2. Jumper 01A-B3B2M08 to 01A-B3B2G03. This forces '2nd BSM select' to the active level.
- 3. Optimize the high-address BSM (at location 01A-A4) as described in Section 4.3 with the program switches set to test 32K storage addresses.
- 4. Remove the jumper added in step 2.

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	<b>'00</b> '
Storage Test	Run
Address Increment	On



1 Memory Cycle

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	· <b>00</b> ′
Storage Test	Run
Address Increment	On



by -30Vdc setting.

*Ground

Figure 4-7. BSM Waveforms

#### RESET and RD CALL WR GALL

Sync:
Time Base:
Sync Pin:
Signal Name:

Plus External 200ns/cm B4A1D11 Reset

Channel 1 Vertical Gain: Signal Pin:

Signal Name:

#### 1 V/cm B4B3G03 (8K-16K **SSM)** B4B2G03 (32K **SSM)** Reset

## Channel 2 Vertical Gain:

Vertical Gain: Signal Pin: Signal Name: 1 V/cm B4A2B02 (8K-16K-32K BSM) Rd Cell Wr Cell

RD CALL WR CALL and X RD CURRENT SOURCE RESISTOR

Sync:	Plus E
Time Base:	200ns/
Sync Pin:	B4A10
Signal Name:	Reset
Channel 1	

Vertical Gain: Signal Pin: Signal Name:

Channel 2 Vertical Gain:

Signal Pin:

Signal Name:

lus Externel 00ns/cm 14A1D11 Resst

## in: 1 V/cm

B4A2B02 (8K-16K-32K BSM) Rd Call Wr Call

 $\Sigma$ 

10 V/cm B4J2G05 (8K-16K BSM) B4K2G05 (32K BSM) X Rd Current Source Resistor

Switch Name	Setting		
CE Mode Selector	Alter Storage		
Data	' <b>0</b> 0'		
Storage Test	Run		
Address Increment	On		



Lower level determined by -30Vdc setting

#### **READ TIME** and **X RD CURRENT SOURCE RESISTOR**

Sync: Time Base: Sync Pin: Signal Name:

Channel 1

Signal Pin:

Reset Vertical Gain: 1 V/cm

B4A1D11

**Plus External** 200ns/cm

B4J2J13 (8K-16K BSM) B4K2J13 (32K BSM) Read Time

## Channel 2

Signal Name:

Vertical Gain:	10 V/cm
Signal Pin:	B4J2G05 (8K-16K BSM)
	B4K2G05 (32K BSM)
Signal Name:	X Rd Current Source Resistor

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On

**READ TIME** and **X WRITE CURRENT SOURCE RESISTOR** 

Sync: Time Base: Sync Pin: Signal Name:

Plus External 200ns/cm B4A1D11 Reset

Vertical Gain: 1 V/cm B4J2J13 (8K-16K BSM) B4K2J13 (32K BSM)

Read Time

Signal Name:

Channel 1

Signal Pin:

Channel 2 Vertical Gain:

Signal Pin:

10 V/cm B4J2J10 (8K-16K BSM) B4K2J10 (32K BSM) Signal Name: X Write Current Source Resistor

*Ground

Lower level determined by -30Vdc setting

Figure 4-8. BSM Waveforms

Switch Name	Setting	
CE Mode Selector	Alter Storage	
Data	<b>'00</b> ′	
Storage Test	Run	
Address Increment	On	



1 Memory Cycle

Setting

.00,

Run

On

Alter Storage

RESET		
and		
RD CALL	WR	GALL

Sync: Time Base: Sync Pin: Signal Name: Plus External 200ns/cm 84A1D11 Reset

Channel 1 Vertical Gain: Signal Pin:

Signal Name:

1 V/cm 8483G03 (8K-16K 85M) B4B2G03 (32K BSM) Reset

#### Channel 2 Vertical Gain: Signal Pin: Signal Name:

1 V/cm 84A2802 (8K-16K-32K 8SM) Rd Call Wr Call ÷.,

RD CALL WR CALL and X RD CURRENT SOURCE RESISTOR

		 	• • • • • • •
			• • • •
M	R		
			L

Lower level determined by -30Vdc setting.

*Ground

Switch Name

Storage Test

Data

**CE Mode Selector** 

Address Increment

Figure 4-7. BSM Waveforms

Sync: Plus External Time Base: 200ns/cm Sync Pin: 84A1D11 Signal Name: Reast

Channel 1 Vertical Gain: Signal Pin:

Signal Name:

Channel 2 Vertical Gain: Signal Pin:

Signal Name:

1 V/cm 84A2802 (8K-16K-32K 85M) Rd Call Wr Call

×

10 V/cm 84J2G05 (8K-16K 8SM) B4K2G05 (32K BSM) X Rd Current Source Resistor

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	<b>'00'</b>
Storage Test	Run
Address Increment	On



Lower level determined by -30Vdc setting

Switch Name	Setting
CE Mode Selector	Aiter Storage
Data	'00'
Storage Test	Run
Address Increment	On



*Ground

Figure 4-10. BSM Waveforms

.

### WRITE TIME and **Y WRITE CURRENT SOURCE RESISTOR**

Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset

Vertical Gain: 1 V/cm B4J2B03 (8K-16K BSM) B4K2B03 (32K BSM) Signal Name: Write Time

Channel 2

Channel 1

Signal Pin:

Signal Name:	Y Write Current Source Resistor
	B4K2D07 (32K BSM)
Signal Pin:	B4J2D07 (8K-16K BSM)
Vertical Gain:	10 V/cm

RD CALL WR CALL and WRITE TIME

Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset

Channel 1 Vertical Gain: 1 V/cm Signal Pin:

Signal Name:

B4A2B02 (8K-16K-32K BSM) Rd Call Wr Call

Channel 2 Vertical Gain: 1 V/cm Signal Pin: B4J2B03 (8K-16K BSM) B4K2B03 (32K BSM)

Write Time Signal Name:

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	ʻ00ʻ
Storage Test	Run
Address Increment	On



Switch NameSettingCE Mode SelectorAlter StorageData'00'Storage TestRunAddress IncrementOn



Figure 4-11. BSM Waveforms

#### RD CALL WR CALL and Z LOAD BIT 0

Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset
Channel 1	
Vertical Gain:	1 V/cm
Signal Pin:	B4A2B02 (8K-16K-32K BSM)
Signal Name:	Rd Call Wr Call
Channel 2	
Vertical Gain:	10 V/cm
Signal Pin:	B4J4G10 (8K-16K BSM)
-	B4K4J07 (32K BSM)
Signal Name:	Z Load Bit 0

INHIBIT BYTE 1 INHIBIT A BITS 0-5 INHIBIT B BITS 0-5 and Z LOAD BIT 0

Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name;	Reset
Channel 1	
Vertical Gain:	1 V/cm
Signal Pin:	B4J4J04
Signal Name:	Inhibit Byte 1
Signal Pin:	B4K4J04
Signal Name:	Inhibit A Bits 0-5
Signal Pin:	B4K4G07
Signal Name:	Inhibit B Bits 0–5 )
Channel 2	
Vertical Gain:	10 V/cm
Signal Pin:	B4J4G10 (8K-16K BSM)
	B4K4J07 (32K BSM)
Şignal Name:	Z Load Bit 0

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On



X Rd or Y Wr Lo Gate Ctrl signal is shown for reference only. This is a current waveform and can be a different level at similar test points in a BSM, and can be a different level at the same test point and different BSMs.

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On



*Ground

Figure 4-12. BSM Waveforms

#### RD CONTROL and X RD LO GATE CTRL

Sync: Time Base: Sync Pin: Signal Name: Plus External 200ns/cm B4A1D11 Reset

1 V/cm

Channel 1 Vertical Gain: Signal Pin:

Signal Name:

Channel 2 Vertical Gain: Signal Pin: Signal Name: B4C2B03 (32K BSM) Rd Control 10 V/cm

B4B2B03 (8K-16K BSM)

B4B2D10 (8K-16K BSM) B4C2D10 (32K BSM) X Rd Lo Gate Ctri

WR CTRL and X WR LO GATE CTRL

Sync:PlusTime Base:200Sync Pin:B4ASignal Name:Res

Plus External 200ns/cm B4A1D11 Reset

1 V/cm

Wr Ctrl

#### Channel 1

Vertical Gain: Signal Pin:

Signal Name:

## Channel 2

Vertical Gain: Signal Pin:

Signal Name:

10 V/cm B4B2D06 (8K-16K BSM) B4C2D06 (32K BSM) X Wr Lo Gate Ctrl

B4B2B04 (8K-16K BSM) B4C2B04 (32K BSM)

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	<b>'00</b> '
Storage Test	Run
Address Increment	On



This time is determined by the BSM strobe card adjustment

For a 32K BSM this signal is about 25 ns wider

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'FF'
Storage Test	Run
Address Increment	On



*Ground

Figure 4-13. BSM Waveforms

#### **RD CALL WR CALL** and **STROBE BITS 0-8**

Sync: Time Base: Sync Pin: Signal Name: **Plus External** 200 ns/cm B4A1D11 Reset

1 V/cm

#### Channel 1

Vertical Gain: Signal Pin: Signal Name:

B4A2B02 (8K-16K-32K BSM) Rd Call Wr Call

#### Channel 2

Vertical Gain: Signal Pin: Signal Name:

5 V/cm B485D10 (8K-16K BSM) B4C3D10 (32K BSM) Strobe Bits 0-8

RD CALL WR CALL and SENSE BIT 0

Plus External 200 ns/cm Time Base: Sync Pin: **B4A1D11** Signal Name: Reset

1 V/cm

Rd Call Wr Call

B4A2B02 (8K-16K-32K BSM)

Channel 1 Vertical Gain: Signal Pin: Signal Name:

Sync:

Channel 2 Vertical Gain: 1 V/cm B4J4B05 (8K-16K BSM) Signal Pin: B4K4D10 (32K BSM)

Signal Name: Sense Bit 0

Switch Name	Setting		
CE Mode Selector	Alter Storage		
Data	'FF'		
Storage Test	Run		
Address Increment	On		

This is a 'three exposure' picture. 'Rd Call Wr Call', and 'Strobe' are shown only for time reference points.

CORE OUTPUT WRITING '1' IN ALL BIT POSITIONS

Plus External

200 ns/cm

B4A1D11

Sync:

Time Base:

Signal Name:

Sync Pin:

	Signal Name: Reset	
	Rd Call Wr Call B4A2B02 1 V/cm (8K-16K-32K BSM)	
Ground	Strobe Bits 0-8 10 V/cm B4C3D10 (32K B	(BSM) SM)
Ground	Core output writing '1' in all bit positi (Grounded)	ons.
	Cores being changed from '0' to '1' at write time. Any one address can be positive or negative.	
	Cores being changed from '1' to '0' at read time. Any one address can be positive or negative.	

Note: Core output measured with a Tektronix* 453 scope as follows: Channel 1 and 2 set for 100 mV/cm 'Mode' switch set to 'Add' Channel 2 'Invert' switch pull on Channel 1 signal pin - B4J4B02 (8K-16K BSM) B4K4B02 (32K BSM) Channel 2 signal pin - B4J4D02 (8K-16K BSM) B4K4D02 (32K BSM)

Figure 4-14. BSM Waveforms

^{*}Trademark of Tektronix, Incorporated

These are 'Three' exposure pictures. 'Rd Call Wr Call'

Switch Name	Setting
CE Mode Selector	Alte: Storage
Data	'00'
Storage Test	Run
Address Increment	On



#### CORE OUTPUT WRITING '0' IN ALL BIT POSITIONS

Sync: Time Base: Sync Pin: Signal Name: Plus External 200 ns/cm B4A1D11 Reset

Rd Call Wr Call B4A2B02 1 V/cm (8K-16K-32K BSM)

 Strobe Bits 0-8
 B4J4B07 (8K-16K BSM)

 10 V/cm
 B4C3D10 (32K BSM)

Core output writing '0' in all bit positions. See Note on Figure 4-14.

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'80'
Storage Test	Run
Address Increment	On



Figure 4-15. BSM Waveforms

.

#### CORE OUTPUT WRITING '1' IN THIS BIT POSITION AND '0' IN ALL OTHER BIT POSITIONS

Sync:	Plu
Time Base:	20
Sync Pin:	B4
Signal Name:	Re

Plus External 200 ns/cm B4A1D11 Reset

Rd Call Wr Call B4A2B02 (8K-16K-32K BSM) 1 V/cm

 Strobe Bits 0-8
 B4J4B07 (8K-16K BSM)

 10 V/cm
 B4C3D10 (32K BSM)

Core output writing '1' in this bit position and '0' in all other bit positions. See Note on Figure 4-14.

#### **OPEN DRIVE LINE**

Time Base:

Sync Pin:

Switch Name	Setting		
CE Mode Selector	Alter Storage		
Storage Test	Run		
Address Increment	Off		



Signal Name: Reset Good drive line measured at 10 V/cm

Plus External

200 ns/cm B4A1D11

B4J2D05 (8K-16K BSM) B4K2D05 (32K BSM) 'Y Read Current Source Resistor'

Open drive line measured at 10 V/cm B4J2D05 (8K-16K BSM) B4K2D05 (32K BSM) 'Y Read Current Source Resistor'

This is a double exposure picture. This highest down level shows a good drive line. The lowest down level shows two drive lines shorted together.



#### SHORTED DRIVE LINE

5 V/cm B4J2D05 (8K-16K BSM) B4K2D05 (32K BSM) 'Y Read Current Source Resistor'

*Ground

Figure 4-16. BSM Waveforms

## Chapter 5. Power and Cooling

## Section 1. Basic Unit

### Danger

After the emergency power switch is opened, power is available at K1, K3, and K9 input terminals and at transformer (T1) terminals. If the redesigned power control box is installed (printed circuit relay panel), power is not applied to the input terminals of K9 after an emergency power off.

Replacements of power supply components generally follow the replacement philosophy of the system; that is, replacement is limited to voltage regulator cards, fuses, and relays. However, in some cases it will be necessary to replace the series regulator and the filter capacitors.

### **5.1 INPUT POWER REQUIREMENTS**

The input power requirements for System/3 are 3-phase power at 30A. Domestic and World Trade input voltage requirements are:

- 1. 60 Hertz-200 Vac, 208 Vac, and 230 Vac (± 10%).
- 50 Hertz-200 Vac, 220 Vac, 235 Vac, 380 Vac, and 408 Vac (± 10%).
- 3. Procedures for converting 208 Vac input to 230 Vac input can be found in *5410 Logic*, page YA100.

## BASIC SYSTEM SUPPLIES

Supply	Amperes	Where Used	Location
-4V	70A	Logic Voltage	CPU
+6V	15A	Logic Voltage	CPU
-30∨	9.5A	Storage	CPU
+24V	25A	MFCU	MFCU
+60V	11A	Printer, MFCU	Printer
+24∨	5A	Control Voltage	CPU
+3V		Storage*	CPU
-14V		Storage*	CPU
7.25 Vac	**	Indicator Lamps	CPU
41 Vac		Use Meter * * *	CPU

- +6V supply voltage dropped to +3V in storage module.
   -30V supply voltage dropped to -14V in storage module. (See Figure 5-2 for card locations.)
- ** 25A in early design machines, 16A in redesigned power control box only.
- *** Applies to redesigned power control box only.

#### FEATURE SUPPLIES

Supply	Where Used	Location			
-12V	BSCA	CPU			
-3V	1442	CPU			
+3V	1442	CPU			
+6V*	Special Features	CPU			
*Replaces 15A logic voltage supply when installed.					

Figure 5-1. Power Supply Outputs

## 5.2 POWER SUPPLY OUTPUTS

Figure 5-1 shows the power supply outputs, the location of each supply, and the primary use of each supply. The system supplies -30V, +6V, and -4V. The +6V and -30V generate (respectively) an internal BSM +3V and -14V. (The -30V is a temperature compensated drive voltage for use in the BSM.)

#### 5.2.1 Checks and Adjustments

All voltage measurements should be made in a normal environment (temperature between 68 degrees and 86 degrees F) with a *recently calibrated* Weston 901 meter or its equivalent.

BSM +3 Volt and -14 Volt Supplies

Determine the CPU storage capacity and storage configuration before checking or adjusting the +3V or the -14V power supply (Figure 5-2).

The +3V supply used by BSM is adjusted by connecting the meter leads to the test points (Figure 5-2). Then adjust potentiometer on the upper half of the BSM power supply card. The +3V is set by referencing it to the +6V supply (meter reading will be +3V).

The -14V supply used by BSM is adjusted by connecting the meter leads to the test points (Figure 5-2). Then adjust the potentiometer on the lower half of the BSM power supply card.

See paragraphs 5.5 and 5.6 for the adjustment of the -4V and +6V supplies. See paragraph 4.2 for the adjustment of the -30V supply.

## 5.2.2 Power Supply Unloading Procedures

Figure 5-3 represents each power supply regulator in System/3. Each terminal shown serves the same function on all the regulators in the system. The only difference is the applied input voltage (E1 to E2) and the resulting output voltages (E3 to E4).

Terminal point E8 receives an error output signal which causes the system to power down immediately. An over-

current, overvoltage, or undervoltage condition generates the signal. Removal of terminal E8 wires prevents the system from detecting a power supply failure. To prevent possible component damage, avoid removing any wires from E8.

Terminal point E12 serves as the start connection to a regulator. In the unloading procedures that follow the removal of wires from terminal E12 prevents start up for a particular regulator.



Figure 5-3. Power Supply Regulator

BSM Sizes Required Installed CPU Storage Capacity and Configuration					Test Points							
		8к	12K	16K	24K	32K	48K	64 K	+3 Volts		-14 Volts	
									` Minus	Plus	Minus	Plus
8K BSM		x			x				01A-B4C4J03	01A-B4C4B11	01A-B4C4J11	01A-B4C4G08
16K BSM	1st BSM		x	x		X	x		01A-B4C4J03	01A-B4C4B11	01A-B4C4J11	01A-B4C4G08
	2nd BSM				X	X	and		01A-A4C4J03	01A-A4C4J03	01A-A4C4J11	01A-A4C4G08
32K BSM					x	x	x	2	01A-B4A4J03	01A-B4A4B11	01A-B4A4J11	01A-B4A4G08

• Figure 5-2. BSM +3V and -14V Storage Capacity and Supply Test Points

## 5.2.2.1 -4 Volt Regulator Unloading

### Caution

Never turn on power with the -4V regulator unloaded unless the correct jumpers are installed. Otherwise, component damage to the 5424 or 5203 may result if +6V is applied to the attachment board of these devices (A-B1 and A-A3 boards) without -4V.

## Danger

When the -4V regulator is unloaded the bulk supply may go into oscillations. This may cause the resonant capacitor in the bulk supply to explode. Limit power on time with the regulator unloaded to 30 seconds, keep the bulk supply cover on, and wear safety glasses.

To unload the -4V regulator on the basic machine:

- 1. Turn off power.
- 2. Remove ac connectors J2 and J3 from base of CPU.
- 3. Remove all cables from E3 and E13.
- 4. Install jumper from E3 to E13.
- 5. Turn on power and make power checks.

To unload the -4V regulator when the -4V add-on regulator is installed:

- 1. Turn off power.
- 2. Remove ac connectors J2 and J3 from base of CPU.
- 3. Remove all cables from E3, E4, E12, E13, and E14.
- 4. Remove all cables from E2 of -4V add-on regulator.
- 5. Install jumpers: E4 to E14 E3 to E13 (on both regulators) E12 to E14
- 6. Turn on power and make power checks.

Because the above procedure prevents the +6V and the -30V supplies from sequencing up, the power check light is on.

#### 5.2.2.2 +6 Volt Regulator Unloading

#### Caution

Never turn on power with the +6V regulator cables removed unless the correct jumpers are installed. Otherwise, damage to the CPU BSM results if the BSM receives -30V without +6V.

To unload the +6V regulator:

- 1. Turn off power.
- 2. Remove ac connectors J2 and J3 from base of CPU.
- 3. Remove E4, E12, E14, and TB1-3 (-4V UV 'ax drive' line).
- 4. Install jumpers: E4 to E14 E12 to E14
- 5. Turn on power and make power checks.

Because the above procedure prevents the -30V supply from sequencing up, the power check light is on.

#### 5.2.2.3 -30 Volt Regulator Unloading

To unload the -30V regulator:

- 1. Turn off power.
- 2. Remove ac connectors J2 and J3 from base of CPU.
- 3. Remove all cables from E3.
- 4. Remove cables from terminal position 8 on A gate lower laminar bus (adjacent to A-B4).
- 5. Install jumper from E3 to E13.
- 6. Turn on power and make power checks.

Because the above procedure prevents the +60V supply from sequencing up, the power check light is on.

#### 5.3 POWER SEQUENCING

The +24V control voltage controls power sequencing. The power supplies sequence up:

- -4V basic logic voltage. (If installed, the -4V add-on regulator and the -4V logic supplies #2 [Feature] and #3 [Feature] also come on at the same time.)
- 2. +6V logic voltage
- 3. -30V storage supply voltage
- 4. +24V (5424) and +60V (5203) supplies

Refer to diagrams 6-005 and 6-010 (for early design power control); diagrams 6-015 and 6-020 (for the redesigned power control) in *IBM 5410 Processing Unit Diagrams*, SY31-0202, for power-on sequencing.

#### 5.4 ADJUSTMENT OF THE -4 VOLT POWER SUPPLY

Caution

Check the overcurrent adjustment whenever replacing a -4V regulator card.

#### 5.4.1 Overcurrent Adjustment

5.4.1.1 For Regulator Card Part 5808959 (See Figure 5-4 for Identification)

- 1. Connect the meter across the 4V load between brass plate #2 (-4V) and brass plate #1 (ground) behind the CPU console.
- 2. Set the voltage adjustment potentiometer (Figure 5-4) to -4.6V. Do not go beyond this. Turn the overcurrent potentiometer counter clockwise until the machine powers down. (If you cannot reach -4.6V before the regulator trips, turn the overcurrent adjustment clockwise until you can just reach -4.6V before the regulator trips.)

- 3. When the overcurrent adjustment trips, the machine will power down.
- 4. Turn the voltage adjustment potentiometer down until the machine can be powered up. The overcurrent adjustment is now correct.
- 5. Adjust the voltage adjustment potentiometer (5.4.2).

## 5.4.1.2 For Regulator Card Part 5860519 (See Figure 5-4 for Identification)

No adjustment for overcurrent protection is necessary.

#### 5.4.2 Voltage Adjustment

- 1. Connect meter between brass plate #2 (-4V) and brass plate #1 (ground) behind the CPU console.
- 2. Set voltage for -4.15V.
- Connect meter across A-A3C2B06 (-4V) and A-A3C2D08 (ground). This voltage should fall between -3.85V and -4.15V.
- 4. Connect the meter across PEBTB 2-7 (ground) and PEBTB 2-8 (-4V) on the printer electronics gate. This voltage should measure between -4.15V and -3.85V.
- 5. If voltage measured in either step 3 or step 4 is out of tolerance, readjust the -4V supply.

#### 5.4.3 Overvoltage Adjustment

There is no field adjustment for overvoltage. It is set and sealed at the time of manufacture. Replace -4V regulator card if overvoltage condition fails to trip regulator. (Be sure to check the overcurrent adjustment.)



5

*These potentiometers are not on the redesigned power supplies.

Figure 5-4. Regulator Card

#### 5.4.4 Undervoltage Adjustment

There is no field adjustment for undervoltage detection. It is set and sealed at the time of manufacture.

Note: A -4V supply undervoltage condition (less than -3.5V) results in a +6V supply failure indication (TP13 = +24V, Figure 5-5).

## 5.5 ADJUSTMENT OF THE +6 VOLT POWER SUPPLY

#### 5.5.1 Voltage Adjustment

- 1. Connect meter between brass plate #3 (+6V terminal) and brass plate #1 (ground terminal) behind the CPU console.
- 2. Set voltage adjustment potentiometer (Figure 5-4) for +6V.

Note: This adjustment has no plus or minus tolerance. Set as close to +6V as possible.

#### 5.5.2 Overvoltage-Overcurrent Adjustment

There are no field adjustments for overcurrent or overvoltage in this power supply. They are set and sealed at the time of manufacture. Replace +6V regulator card if overcurrent or overvoltage conditions fail to trip the regulator.

#### 5.5.3 Undervoltage Adjustment

There is no field adjustment for undervoltage detection. It is set and sealed at the time of manufacture.

*Note:* A +6V supply undervoltage condition (5.28 Vdc) results in a +30V supply failure indication (TP14 = +24V, Figure 5-5).

Test Point	Relay #	Type of Failure	Supply Checked	
TP ③ 1	-	-	+24V Ground	
TP ② 2	К5	Sequence	-4V Basic logic supply (includes add-on)	
ТР © 3	К17	Sequence	-4V Logic supply #2 Feature (B gate)	
TP	К19	Sequence	-4V Logic supply #3 Feature (B gate)	
тр © 5	К6	Sequence	+6V Basic	
TP	к8	Sequence	-30∨ Basic	
тр © 7	К10	Sequence	+24V Basic (located in MFCU)	
ТР () 8	К11	Sequence	+60V Basic (located in 5203 Printer)	
тр © 9	к30	Sequence	Feature P/S	
TP () 10	К18	OV/OC	-4V Logic supply #3 Feature (B gate)	
тр () 11	К16	OV/OC	-4V Logic supply #2 Feature (B gate)	
TP () 12	К13	OV/OC	-4V Basic logic supply (includes add-on)	
ТР	<b>K14</b>	OV/OC	+6V Basic	
<b>()</b> 13	K14	UV	-4V Basic	
ТР	K15	OV/OC	-30V Basic	
<b>()</b> 14	KI5	UV	+6V Basic	

Read 24Vdc at TP2-9 when indicated voltage is missing.

Read 24Vdc at TP10-14 when indicated fault condition occurs. (24Vdc is present in TP2 also.)

*Note:* 24Vdc is normally at TP2 when CB-1 is on and the power on/off switch is off.

Figure 5-5. Power Supply Test Points

## 5.6 ADJUSTMENT OF THE -30 VOLT POWER SUPPLY

See paragraph 4.2 for adjustment of the -30V power supply.

#### 5.7 POWER CHECK LAMP

The power check lamp comes on during power on sequence and goes off when the power on sequence is completed. It also comes on when an overtemperature condition occurs or whenever any power trouble is present. (See Figure 5-6 for power check/thermal light characteristcs.) A power on reset occurs every time the power check lamp comes on. The power check lamp stays off if the 24 Vdc output of the control transformer/rectifier pack (T/R Pac) is missing. (Refer to Figure 5-5 for test points (TPs) for the power system.)

The machine powers down in any of the conditions detected in TP10-14. Twenty-four volts will be readable in TP10-14 until a check reset switch is pressed. Loss of either the -4V or +6V while the machine is running powers down the system and 24V will be present at TP10-14 (Figure 5-5). Loss of -30V or +24V while the machine is running will not cause power down but the power on reset will stop operations of the machine.

If the power on sequence is not completed, the power check lamp will remain on and the TPs from TP2 to TP9 will indicate where the sequence stopped.

#### 5.8 24 VOLT CONTROL VOLTAGE

If the 24 volt control supply is questionable when experiencing power on problems, a quick service check for this 24V supply can be made by pressing the lamp test switch while power is off and observing the thermal check and power check lights. If they light, the 24V supply is present.

	POWER ON/	INDIC	ATORS		
FAULT	OFF SWITCH	POWER CHECK	THERMAL	ACTION	
Internal Power Supply Malfunction	On	On	Off	<ol> <li>Turn power off.</li> <li>Correct problem.</li> <li>Press check reset.</li> <li>Turn power on.</li> </ol>	
Thermal Condition	On	On	On	<ol> <li>Turn power off.</li> <li>Power check indicator goes off.</li> <li>Thermal light stays on until condition is removed.</li> </ol>	
Customer Power Source Loss	On	On	On	<ol> <li>Turn power off.</li> <li>All indicators turn off.</li> <li>Turn power on and continue operation.</li> </ol>	
Emergency Power Off (EPO) Activated	On	Off	Off	<ol> <li>Turn power off.</li> <li>Correct problem.</li> <li>Restore EPO interlock.</li> <li>Turn power on.</li> </ol>	

Figure 5-6. Power Check/Thermal Check Indications

## Section 2. Features

## 5.9 -4 VOLT ADD-ON REGULATOR

## -4 Volt Regulator, Overcurrent and Overvoltage

When installing features or feature prerequisites on the Agate, the overcurrent on the -4V regulator must be adjusted to a minimum of 15 percent over nominal load.

## Caution

Check the overcurrent adjustment whenever replacing a -4V regulator card.

To adjust:

- 1. Increase the overcurrent adjustment until the system can be powered up.
- 2. Adjust overcurrent for the -4V power supply (5.4.1).
- 3. Adjust voltage for the -4V power supply (5.4.2).

## 5.10 B-GATE -4 VOLT LOGIC SUPPLY #2

#### 5.10.1 Overcurrent Adjustment

5.10.1.1 For Regulator Card Part 5808959 (See Figure 5-4 for Identification)

#### Caution

Check the overcurrent adjustment whenever replacing a 4V regulator card.

1. Note: The top screw on the upper laminar bus is position 10.

Connect the meter across the -4V load between position 6 and ground (position 7) on B-gate upper laminar bus.

2. Set the voltage adjustment potentiometer (Figure 5-4) to -4.6V. Do not go beyond this.

- 3. Turn the overcurrent potentiometer (Figure 5-4) counterclockwise until the regulator trips to cause a power down. If you cannot reach -4.6V before the regulator trips, turn the overcurrent adjustment clockwise until you can just reach -4.6V before the regulator trips.
- 4. Turn the voltage adjustment potentiometer down until the machine can be powered up. Now the overcurrent adjustment is set.
- 5. Adjust the voltage adjustment potentiometer (5.10.2).

5.10.1.2 For Regulator Card Part 5860519 (See Figure 5-4 for Identification)

No adjustment for overcurrent protection is necessary.

## 5.10.2 Voltage Adjustment

1. Note: The top screw on the upper laminar bus is position 10.

Connect the meter across the -4V load between position 6 and ground (position 7) on B-gate upper laminar bus.

2. Set the voltage adjustment potentiometer (Figure 5-4) to -4.05V.

## 5.10.3 Overvoltage Adjustment

There is no field adjustment for overvoltage. It is set and sealed at the time of manufacture. Replace regulator card if overvoltage condition fails to trip regulator. (Be sure to check the overcurrent adjustment.)

## 5.11 B-GATE -4 VOLT LOGIC SUPPLY #3

## 5.11.1 Overcurrent Adjustment

5.11.1.1 For Regulator Card Part 5808959 (See Figure 5-4 for Identification)

## Caution

Check the overcurrent adjustment whenever replacing a -4V regulator card.

- 1. Connect the meter across the -4V load between position 6 and ground (position 7) on B-gate lower laminar bus.
- Set the voltage adjustment potentiometer (Figure 54) to 4.6V. Do not go beyond this.
- 3. Turn the overcurrent potentiometer (Figure 5-4) counterclockwise until the regulator trips to cause a power down. If you cannot reach 4.6V before the regulator trips, turn the overcurrent adjustment clockwise until you can just reach 4.6V before the regulator trips.
- 4. Turn the voltage adjustment potentiometer down until the machine can be powered up. Now the overcurrent adjustment is set.
- 5. Adjust the voltage adjustment potentiometer (5.11.2).

5.11.1.2 For Regulator Card Part 5860519 (See Figure 5-4 for Identification)

No adjustment for overcurrent protection is necessary.

## 5.11.2 Voltage Adjustment

- 1. Connect the meter across the -4V load between position 6 and ground (position 7) on B-gate upper laminar bus.
- 2. Set the voltage adjustment potentiometer (Figure 5-4) to -4.05V.

## 5.11.3 Overvoltage Adjustment

There is no field adjustment for overvoltage. It is set and sealed at the time of manufacture. Replace regulator card if overvoltage condition fails to trip regulator. (Be sure to check the overcurrent adjustment.)



## Chapter 6. Locations

This chapter shows System/3 component locations in the following figures:

- Figure 6-1-Shows access panels.
- Figure 6-2-Shows CPU gate locations.
- Figure 6-3-Shows power supplies in the CPU for the early design power control.
- Figure 6-4-Shows power supplies for the redesigned power control.
- Figure 6-5—Shows the number 1 logic and memory bulk supply for both the early design and the redesigned power control.
- Figure 6-6-Shows the keys, switches, and indicator locations on the CE control panel.



Figure 6-1. Access Panels on the System/3

6

ВG	ate	Hinge A Gate		
B1	A1		B1	A1
	Cust Sys	Operator	5203 PTR	SIOC
B2	A2	Console	B2 5471	A2
	BSCA		5475 CPU	5444 File
В3	A3		B3	A3
			CPU	5424 MFCU
B4	A4		B4	A4
			Core 8-16K	Core 24-32K

#### Front View With Gates Open

Figure 6-2. CPU Gate Locations (Boards)



CPU SIDE VIEWS

Figure 6-3. CPU Power Supplies (Early Design)



- * Replaced with a +6V 40A regulator when the +6V expansion supply is installed.
- ** Replaced with a  $\pm 12V$  supply when the MLTA is installed.
- *** Finger guard (7369722) replaces filter when the bulk power supply is installed.
- Figure 6-4. CPU Power Supplies (Redesign Power Control)



Early Design Bulk Supply



B

Redesigned Bulk Supply



Figure 6-5. Number 1 Logic and Memory Bulk Supply



Figure 6-6. CE Control Panel

6

6-6 (1/71)

There are no special circuits in the 5410 CPU.

·

## Appendix B. World Trade

The input power requirements for World Trade machines are as follows:

50 Hertz-200, 220, 235, 380, and 408Vac.
Index

Add-On Regulator, -4 Volt 5-8 Address Compare Light 2-7 Address Compare Switch 2-6 Address Increment Switch 2-6 Address Switches, Sense Bytes 1-12 Address/Data Switches 2-3 Addressing Scheme 1-3 Adjustment of the +6 Volt Power Supply 5-6 Adjustment of the -30 Volt Power Supply 5-7 Adjustment of the -4 Volt Power Supply 5-4 Array Failures Intermittent or Random Failures 4-8 Multiple Address Failures 4-4 Single Bit, Multiple Address Failures 4-3 Storage 4-3 Auto Call Unit Power Off Light, BSCA 2-27 B-Gate -4 Volt Logic Supply #2 5-8 Basic Storage Module 4-2 Bottom Diode Board, Exposing 4-5 BSCA Panel 2-26 Attention Light 2-26 Auto Call Unit Power Off Light 2-27 Busy Light 2-27 Call Request Light 2-28 Character Phase Light 2-27 Clear to Send Light 2-26

Control Mode Light 2-27 Data Line in Use Light 2-28

Data Mode Light 2-27

Data Set Ready Light 2-26

Data Terminal Ready Light 2-26 Digit Present Light 2-27 External Test Switch Light 2-28 Rate Select Switch 2-28 Receive Initial Light 2-27 Receive Mode Light 2-27 Receive Trigger Light 2-27 Test Mode Light 2-28 Transmit Mode Light 2-27 Transmit Trigger Light 2-27 Unit Check Light 2-26 BSCA Local Test Switch 2-7, 2-28 BSCA Sense Bytes 1-16 BSCA Step Key 2-28 BSM +3 Volt and -14 Volt Supplies 5-2 BSM Replacement 4-5 BSM Waveforms 4-11 - 4-20 Busy Light, BSCA 2-27 Call Request Light, BSCA 2-28 Card Format 1-1 CE Control Panel 6-5 Controls 2-3 Diagnostic Probe 2-22 Key Switch 2-3 Mode Selector 2-5 Character Phase Light, BSCA 2-27 Check Reset Key 2-6 Clear to Send Light, BSCA 2-26 Code Conversion Chart 1-31

Condition Register Settings 1-22 Console 2-1 Display 2-7 I/O Sense Bytes (5471) 1-18 Control Display Section 2-7 Mode Light, BSCA 2-27 Panel 2-1 Voltage, 24 Volt 5-7 Core Plane Pin Numbering 4-3 Cores Defective 4-8 CPU Displays 2-4 CPU Sense Bytes (5410) 1-12 Cycle Pattern, CPU 1-4, 1-27

Data Flow 1-26 Data Line in Use Light, BSCA 2-28 Data Mode Light, BSCA 2-27 Data Set Ready Light, BSCA 2-26 Data Terminal Ready Light, BSCA 2-26 Defective Cores 4-8 Digit Present Light, BSCA 2-27 Diode Board, Exposing Bottom 4-5 Diodes, Storage 4-4 Disk Write Switch 2-7 Displays, CPU 2-4 Drive Line Shorts 4-8 Drive Line Lines, XY 4-4 **Dual BSM Strobe Setting Reoptimization** 24K-32K-48K 4-10 64K 4-10 **Dual Program Control Feature** Halt Reset Keys 2-25

Interrupt Key/Light 2-25

Message Display Units 2-25 Process Lights 2-25 Dual Program Control Panel (Feature) 2-25 Dual Program Control Switch 2-25

Emergency Power-Off Switch (EPO) 2-1 Error Recovery Procedures 2-11 Exposing Bottom Diode Board 4-5 External Test Switch Light, BSCA 2-28

Failures, Storage Array 4-3 Circuit 4-3 Intermittent 4-7 Random 4-7 Fault Location, Storage 4-3 FEALD Pages 1-30 File Control Panel 2-25 Open Lights 2-26 Program Load Selector Switch 2-25 Ready Lights 2-26 Start/Stop Switches 2-25 File (Disk) Write Switch 2-7 File Sense Bytes (5444) 1-15

Halt Identifiers 1-39 Halt Reset Keys, Dual Program Control Feature 2-25 Hexadecimal and Decimal Conversion 1-23

I/O Attention Light 2-2 I/O Check Light 2-7 I/O Check Switch 2-6 I/O Condition A or B Instruction Response 1-21 I/O Device Maintenance 3-1

I/O Overlap Switch 2-6 Open Diode 4-4 I/O Storage Requirements 1-28 Locating 4-5 Replacing 4-5 Input Power Requirements 5-1 Open Lights, File Control 2-26 Instructions 1-2 - 1-20 Operator Controls 2-1 Load I/O 1-7 Sense I/O 1-9 - 1-20 Parity Switch 2-7 Start I/O 1-9 Poor Solder Connections and Welds 4-8 Test I/O 1-5 Intermittent or Random Array Failures 4-8 Power Check Light (Lamp) 2-3, 5-7 Power Check/Thermal Indications 5-5 Interrupt Key/Light, Dual Program Control Feature 2-25 Power On/Off Switch 2-2 Power Sequencing 5-4 Keyboard Sense Bytes (5475) 1-16 Power Supplies 5-1 Power Supplies, BSM +3 Volt and -14 Volt 5-2 Lamp Switch 2-3 Power Supply Regulator 5-2 Local Test Switch, BSCA 2-28 Power Supply Test Points 5-6 Locating an Open Diode 4-5 Power Supply Unloading Procedures 5-2 Locations 6-1 Preventive Maintenance 3-1 Logic Supply #2, B-Gate -4 Volt 5-8 Print Sense Bytes (5203) 1-13 LSR Assignment 1-25 Process Error Indications 2-9 LSR Display 2-10 Process Lights, Dual Program Control Feature 2-25 LSR Display Selector 2-6 Processor Check Light 2-2 Processor Checks 2-8 Machine Checks 2-8 Program Load Key 2-2 Machine Cycles 1-4 Program Load Selector Switch, File Control 2-25 Maintenance, I/O device 3-1 P1 and P2 Toggles (Dual Program Control Feature) 2-7 Message Display Unit, CPU 2-2 Message Display Units, Dual Program Control Feature 2-25 MFCU Feed Checks 2-20 MFCU Sense Bytes (5424) 1-14

MST Tie Up Data 2-11

5410 MM X-3

Random or Intermittent Array Failures 4-8 Rate Select Switch, BSCA 2-28 Ready Lights, File Control 2-26 Receive Initial Light, BSCA 2-27 Receive Mode Light, BSCA 2-27 Receive Trigger Light, BSCA 2-27 Reference Data 1-1 Register Display Unit 2-7 Regulator Unloading, +6 Volt Regulator 5-3 Regulator Unloading, -30 Volt Regulator 5-3 Regulator Unloading, -4 Volt Regulator 5-3 Reoptimization Strobe Setting (8K-16K-32K Single BSM) 4-9 Strobe Setting (24K-32K-48K Dual BSM) 4-10 Strobe Setting (64K Dual BSM) 4-10 XYZ Drive Voltage (-30V on All Systems) 4-9 Replacing an Open Diode 4-5 Scheduled Maintenance 3-1

Sense Bytes

BSCA 1-19 Console I/O (5471) 1-18 CPU (5410) 1-12 File (5444) 1-15 Keyboard (5475) 1-16 MFCU (5424) 1-14 Printer (5203) 1-13 SIOC 1-17 1442 1-20

Shorts Between Drive Lines 4-8 Single BSM Strobe Setting Reoptimization (8K-16K-32K) 4-9 SIOC Sense Bytes 1-17 Solder Connections and Welds, Poor 4-8 Special Tools CE Diagnostic Probe 2-22 Jumper Wires 2-22 MST-1 Card Extender 2-22 Single Pin Extender 2-22 Start Key 2-3 Start/Stop Switches, File Control 2-25 Step Key, BSCA 2-28 Stop Key/Light 2-2 Storage Module 4-2 Storage Requirements, I/O 1-20 Storage Test Switch 2-6 Strobe Setting Reoptimization 4-9, 4-10 8K-16K-32K Single BSM 4-9 24K-32K-48K Dual BSM 4-10 64K Dual BSM 4-10 System Control Panel 2-1 System Reset Key 2-6 Test Mode Light, BSCA 2-28 Test Points, Power Supply 5-6 Thermal Light 2-3

Timings, Basic Cycle 1-24

Transmit Mode Light, BSCA 2-27

Transmit Trigger Light, BSCA 2-27

Unit Check 2-8

Unit Check Light, BSCA 2-26

Usage Meter 2-2

Voltage Levels 2-11

Welds and Solder Connections, Poor 4-8

X-Drive Lines, Storage 4-4

XY Drive Lines 4-4

XYZ Drive Voltage (-30V) Reoptimization (All Systems) 4-9

-4 Volt Add-On Regulator 5-8

-4 Volt Logic Supply #2, B-Gate 5-8

-4 Volt Power Supply Adjustment 5-4

-4 Volt Regulator Unloading 5-3

+6 Volt Power Supply Adjustment 5-6

+6 Volt Regulator Unloading 5-3

8K-16K-32K Single BSM Strobe Setting Reoptimization 4-9

24 Volt Control Voltage 5-7

24K-32K-48K Dual BSM Strobe Setting Reoptimization 4-10

-30 Volt Power Supply Adjustment 5-7

-30 Volt Regulator Unloading 5-3

1442 Sense Bytes 1-19

5475 Keyboard Sense Bytes 1-16

•

.

X-6

### **READER'S COMMENT FORM**

IBM Maintenance Library 5410 Processing Unit Maintenance Manual SY31-0244-2

• Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.

<ul> <li>Does this publication meet your needs?</li> <li>Did you find the material:</li> </ul>	Yes	No
<ul> <li>Easy to read and understand?</li> <li>Organized for convenient use?</li> <li>Complete?</li> <li>Well illustrated?</li> <li>Written for your technical level?</li> </ul>		
<ul> <li>What is your occupation?</li> <li>How do you use this publication? As an introduction to the subject? For advanced knowledge of the subject?</li> </ul>		As an instructor in a class? As a student in a class? As a reference manual?
Other		· · · · · · · · · · · · · · · · · · ·

• Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

## **COMMENTS:**

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

#### YOUR COMMENTS, PLEASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.



Cut Along Line

I

# IBM, / Technical Newsletter

System/3

Base Publication No. SY31-0244-2

This Newsletter No. SN31-0307

Date: December 1, 1971

Previous Newsletter No. SN31-0327

IBM Field Engineering Maintenance Manual IBM System/3 5410 Processing Unit

© IBM Corporation 1969, 1970, 1971

This Technical Newsletter provides replacement pages for the subject publication. Pages to be inserted and/or removed are:

Front Cover Title Page and Preface i and ii 2-3 through 2-6 3-1 and 3-2 4-1 through 4-10 4-17 through 4-20 5-1 through 5-4 6-1 through 6-4 X-1 through X-6 Reader's Comment Form and Business Reply Back Cover

A change is indicated by a vertical line to the left of the change. An illustration that changed extensively or an added illustration is denoted by the symbol  $\bullet$  to the left of the caption.

#### Summary of Amendments

This TNL adds 48K and 64K information. It also adds information on the +6V expansion power supply.

*Note:* Please file this cover letter at the back of the manual to provide a record of changes.

IBM Corporation, Publications Dept., Rochester, Minnesota 55901

i. i