

CTL-I CONTROL INDEX

Volume 2 Volume 1 PWR POWER PLAN MLM LAYOUT OLTDIAG LGND LEGEND ABBREVIATIONS SENSE DATA INTR ODUCTION FSI FAULT SYSTEM MLX CROSS REFERENCE CMD COMMANDS CTRL CONTROL MIC ROPROGRAM STARTMAINT MICFL MSG SYSTEM MESSAGES MPL 23FD **PANEL** LOC ATIONS MPL ATTACHMENT CHL-ICHANNEL INSTALLATION MICRO DIAGNOSTICS

Storage Control, Model 2

437405 437408 15 Aug 72 16 Oct 72

437414

CE-MLM Feedback forms are provided at the front of Volume R01 for reader comments. If the forms have been removed, send your comments to the address below.

This manual was prepared by the IBM Systems Development Division. Product Publications, Department G24, San Jose, California 95114.

SAFETY

Be constantly aware of hazardous situations when working on the 3830-2 Storage Control. Take time to review the CE safety practices listed below which have been reprinted from the pocket-size card available from Mechanicsburg (Order No. S229-1264).

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment:

- 1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone,
- 2. Remove all power, ac and dc, when removing or assembling major components, working in immediate areas of power supplies, performing mechanical inspection of power supplies, or installing changes in machine circuitry.
- 3. After turning off wall box power switch, lock it in the Off position or tag it with a "Do Not Operate" tag, Form 229-1266. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, observe the following precautions:
- a. Another person familiar with power off controls must be in immediate vicinity.
- b. Do not wear rings, wrist watches, chains, bracelets, or metal cuff links
- c. Use only insulated pliers and screwdrivers.
- d. Keep one hand in pocket.
- e. When using test instruments, be certain that controls are set correctly and that insulated probes of proper capacity are used.
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc.). Use suitable rubber mats, purchased locally if necessary.
- 5. Wear safety glasses when:
- a. Using a hammer to drive pins, riveting, staking, etc.
- b. Power or hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs.
- d. Soldering, wire cutting, removing steel bands.
- e. Cleaning parts with solvents, sprays, cleaners, chemicals, etc.
- f. Performing any other work that may be hazardous to your eyes. REMEMBER - THEY ARE YOUR EYES.
- 6. Follow special safety instructions when performing specialized tasks, such as handling cathode ray tubes and extremely high voltages. These instructions are outlined in CEMs and the safety portion of the maintenance manuals.
- 7. Do not use solvents, chemicals, greases, or oils that have not been approved by IBM.
- 8. Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- 10 Lift by standing or pushing up with stronger leg muscles this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds.
- 11. After maintenance, restore all safety devices, such as guards, shields, signs, and grounding wires.
- 12. Each Customer Engineer is responsible to be certain that no action on his part renders products unsafe or exposes customer personnel to hazards.
- 13 Place removed machine covers in a safe out-of-the-way place where no one can trip over them.
- 14. Ensure that all machine covers are in place before returning machine to customer.
- 15. Always place CE tool kit away from walk areas where no one can trip over it; for example, under desk or table.

- 16. Avoid touching moving mechanical parts when lubricating checking for play, etc.
- 17. When using stroboscope, do not touch ANYTHING it may be moving.
- 18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above
- 19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CEs and customer personnel are not in a hazardous position.
- 21. Maintain good housekeeping in area of machine while performing and after completing maintenance.

Knowing safety rules is not enough. An unsafe act will inevitably lead to an accident. Use good judgment - eliminate unsafe acts.

ARTIFICIAL RESPIRATION

General Considerations

- 1. Start Immediately Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim, or apply stimulants.
- 2. Check Mouth for Obstructions Remove foreign objects. Pull tongue forward.
- 3. Loosen Clothing Keep Victim Warm Take care of these items after victim is breathing by himself or when help is available.
- 4. Remain in Position After victim revives, be ready to resume respiration if
- 5. Call a Doctor Have someone summon medical aid.
- 6. Don't Give Up Continue without interruption until victim is breathing without help or is certainly dead.

Rescue Breathing for Adults

- 1. Place victim on his back immediately.
- 2. Clear throat of water, food, or foreign matter.
- 3. Tilt head back to open air passage.
- 4. Lift jaw up to keep tongue out of air passage.
- 5. Pinch nostrils to prevent air leakage when you blow.
- 6. Blow until you see chest rise.
- 7. Remove your lips and allow lungs to empty.
- 8. Listen for snoring and gurglings signs of throat obstruc-
- 9. Repeat mouth to mouth breathing 10-20 times a minute. Continue rescue breathing until victim breathes for himself.



Thumb and finger positions



Final mouth-tomouth position

3830-2

2347445 BR0050 Seq 2 Of 2 Part Number

437405 437408 15 Aug 72 | 16 Oct 72

437414 4 Jun 73

© Copyright IBM Corporation 1972, 1973

SAFETY


SAFETY

CONTENTS

Power

Major Components Power Sequence Box Primary Power Control Box **Power Supplies and Regulators** Basic Power Sequencing Concepts Power Failure Sensor Indicator Lights MPL File Power Control Sequencing of Logic Gate Voltages Reset Signal Power-On Anti-Recycle Circuits Power On/Off Sequence 61 RO 3830-2 Power Sequence Theory and Locations PWR Voltages Present in Power Down Condition Two Step Process to Produce Final Regulated Voltages Power Supply Sequencing for CU Control Storage Controlled Delay in 6V Supply to I/O Interfaces Timer Operation for Power-Up Sequence Control and Automatic Verification Anti-Recycle Latch Voltage to be Expected at the Output of a Relay Driver 132 140 155 160 165 170 185 200 205

260 3830-2 Missing or Out-Of-Spec Voltages PWR Distribution, Control Unit AC and DC PWR



UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

447460

4290945

BR0200

3830-2

PWR 1

- Solid state sequencing with voltage sensing.
- Relays and contactors control and distribute power.
- Control modules are powered up sequentially.
- MPL file is powered up by control unit and is powered up and down by program control after system is operating.
- Power is shut down if line disturbances are sufficient to affect data integrity.

MAJOR COMPONENTS

Major components are power sequence box, primary power control box, power supplies, and regulators.

Power Sequence Box (YB011)

In this enclosure reside all control circuit components:

- 1. Time-elapsed meter and associated components.
- 2. Power system fault-indicating lights and Test/Reset switch.
- 3. Control circuit logic cards.
- 4. Control circuit 12V regulator.
- 5. Control circuit logic board.
- 6. Control relays.

Primary Power Control Box (YB011)

This compartment contains ac control components:

- 1. Circuit breakers and circuit protectors.
- 2. Main distribution circuit breakers.
- 3. Control unit main ac contactor.
- 4. MPL file control ac relay.

Power Supplies and Regulators

Major power supplies and regulators are located in the front of the control unit.

- 1. Two bulk supplies (one in later machines).
- 2. DC regulators.
- 3. DC circuit protectors.

BASIC POWER SEQUENCING CONCEPTS

Power Failure Sensor

The power failure sensor determines if the power line disturbance (PLD) ride-through capability has been exceeded and if all voltages are present.

The sensor monitors all bulk supply and bias supply output voltages. The outputs form an OR which indicates when any of the voltages dip below the specified tolerance levels. Any voltage not within tolerance powers down the the subsystem.

A 12-second delay degates the effect of PLD sensing during power on.

Indicator Lights

Three indicators signal fault conditions in the power area:

- 1. Power Supply Failure CP tripped.
- 2. Power Supply Thermals.
- 3. Gate and Memory Thermals.

Indicators are latched on by fault signals. The first latch set degates the other latches. Latches are reset manually (Test/Reset switch) or by logic during power on.

MPL File Power Control

AC and dc voltages to the MPL file are switched by relays. AC is supplied by energizing K10 and K11. DC (+24, +6, and -3V) is provided by energizing K6. These three relays are energized by a control unit signal (+3V MPL File On, YB148) to the power sequence logic. This signal is activated during the power-on sequence (MPL) or during execution of program instructions requiring MPL file operation. The MPL file is powered down when not in use.

Sequencing of Logic Gate Voltages

Initially the following power supplies turn on:

- 1. PS5 (-3/+1.25V)
- 2. PS7 (-3V/+1.25V)
- 3. PS3 (-36V, early machines only)

Then power to the memory panel B3 (W1 in logics) is applied in the following sequence:

- 1. PS7 (-3/+1.25V on initially)
- 2. PS6 (+3.5V)

Finally +6V (PS 3) is turned on to the I/O channel.

Reset Signal

The function of this circuit is to check that the machine completes the power up sequence.

This check is achieved by starting a timer (K1 hold delayed by 12 seconds) with the pick (power-on) signal and checking against selected points in the sequence circuit. If any of the check signals have not changed to their normal on state in the timing period, the 3830-2 is reset to the off condition.

This circuit will also initiate power down sequence, after the machine is fully sequenced up, if a check point reverts to its off state.

The circuit resets to the normal off condition ready for another start cycle once the pick signal is removed.

Power-On Anti-Recycle Circuits

The anti-recycle latch prevents repeated unsuccessful power-on attempts by the 3830-2. Power on is unsuccessful if a voltage is low, a thermal is open or a CP is tripped.

The anti-recycle latch is initially reset off when K1 is down and no power-on signal is available from the stepping switch. When the switch advances to select the 3830-2, K1 is picked to bring up power and set the anti-recycle latch. If a fault now occurs, K1 drops providing the final ANDing condition with the anti-recycle latch to hold K1 driver cut off.

If a tripped CP prevented power-up, reset the CP and try to power up. To reinitiate power up, move Mode switch to a CE position and operate CE panel Power switch. With ac power on, the 3830-2 signals the system to advance the stepping switch to the next subsystem. Now position mode switch to Normal.

Power On/Off Sequence

Refer to PWR 310 for flowchart of power-on/off sequence.

3830-2

BR0200 4290945 Seq 2 of 2 Part No. (2) **447460** 19 Dec 75 IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER


PWR 2

POWER SUPPLY PRINCIPLES


© Copyright IBM Corporation 1975

FACILITY POWER-UP PROBLEM ANALYSIS






FACILITY POWER-UP PROBLEM ANALYSIS PWR 1






COMMON EXIT – POWER PROBLEM ANALYSIS

FIX VERIFICATION AND CHECKOUT PROCEDURE



COMMON EXIT - POWER PROBLEM ANALYSIS PWR 20



Seq 2 of 2 Part Number

3830-2 POWER PROBLEM ANALYSIS (PART 1 OF 2) PWR 30









© Copyright IBM Corporation 1972, 1973





15 Mar 72



23 Jun 72



15 Aug 72



4 Jun 73






















3830-2 POWER PROBLEM ANALYSIS (Part 2 of 2)

IGNORE THE CONDITION OF THE DRIVE REQUESTED POWER DOWN INDICATOR. IT IS NOT CONNECTED IN THE SUBSYSTEM.





CP-9 CP-10 CP-6 • Power Sequence CP-3 CP-5 CP-4 CP-15 CP-16 * CP-17 * CP-18 * Sequence Logic P Gate 24V dc Sequencing Supply POWER SEQUENCE CIRCUIT BOARD —Connector 1 -Tabs 19-21 -Tabs 22-34 Connector 2 POWER SEQUENCE BOX CB-2 **POWER CONTROL BOX**


3830-2 POWER PROBLEM ANALYSIS (Part 2 of 2)

PWR 31


3830-2

437402A 437403 437405 437414 15 Mar 72 21 Apr 72 | 15 Aug 72 4 Jun 73 seq 1 of 2 © Copyright IBM Corporation 1972, 197?

PWR 31 3830-2 POWER PROBLEM ANAYLSIS (Part 2 of 2)



plugging or unplugging the power plug. See general safety CEM (metal clad plugs)




437402A 437403 437405 3830-2 BR0500 2347159 15 Mar 72 21 Apr 72 Seq 2 of 2

437414 15 Aug 72

© Copyright IBM Corporation 1972, 1973

PWR 40

CP5 - MPL FILE AC CONTROL



3830-2

BR0600 2347160 Seq 1 of 1 Part Number

437402A 437405 437414 15 Mar 72 15 Aug 72 4 Jun 73



3830-2 POWER SUPPLY ADJUSTMENT PROCEDURE 3830-2 POWER SUPPLY ADJUSTMENT PROCEDURE

■DANGER DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.
From all

From all pages where power supply adjustment is indicated

> If unable to power up, centering the PS ad-Adjust appropriate powe justment potentiometer supply as necessary in question should allow the facility to come up Measure following DC for stable measurements voltages with Digitec** voltmeter (or equivalent).

						Adjustmen	t Location
Voltage	Page	Monitoring Point	Tolera	nce	Power Supply	Before	At
		_	Min	Max		EC716230	EC716230 or later
-36.00 Note 3	PWR 170	Panel behind A gate TB11-1 to TB11-4 (gnd)	-35.92	-36.08	PS 3	2	2
1.255	PWR 250	MST gate B3H2G11 Gnd ref B3R2J08	■ 1.253	1.257	PS 7	0	8
6.000	PWR 170	MST gate LB 2–1 Gnd ref LB 2–8	5.98	6.02	PS 3	0	0
-3.00	PWR 210	MST gate, B1D2G06 Gnd ref B1C2J08	-2.995	-3.005	PS 5 *	4	5
1.250	PWR 210	MST gate, B1D2J03 Gnd ref B1C2J08	1.248	1.252	PS 5 *	6	4
					PS 4 * Not Used	3	
-3.000	PWR 250	MS I gate, B3R2G06 Gnd ref B3R2J08	■ -2.995	-3.005	PS 7	8	7
3.530	PWR 230	MST gate, B3R2G04 Gnd ref B3R2J08	■ 3.528	3.532	PS 6 * Note 1	6	6
12.00	PWR 150	Séquence panel, Tab 19 Gnd ref Tab 22 _.	11.96	12.04	Pwr Seq Box Card A1		

Adjust if necessary.

* Voltage adjustment pots are on regulator cards and are unsealed. Do not attempt to alter sealed pots.

* * Trademark of United Systems Corp. IBM P/N 453585

Adjust while clock is stopped


the appropriate page referenced above. Follow the intermittent CP trip entry for . Note 1: PS7 must be troubleshooting, but adjusted before PS6. do not replace CP if told to.


Referenced PWR page


If unable to adjust, go to


Adjustment is on card inside rear cover panel

Power Sequence Box









at EC716230 or later.

3830-2

BR0700	4290946	4
seq 1 of 2	Part No. (2)	1

447460 447461 447464 447465 19 Dec 75 12 Mar 76 15 Nov 77 15 Dec 78	3528
---	------


Note 3: Only for early machines (with CP7).

PWR 50

Munimum manamanamanamana

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

- SEE LOC 6, 8, AND 10 FOR COMPONENT LOCATIONS.
- SEE PWR 61 FOR VOLTAGE DISTRIBUTION.



3830-2


4290946 BR0700 447460 seq 2 of 2 | Part No. (2) 19 Dec 75 © Copyright IBM Corporation 1975, 1976, 1977, 1978

447461 447465 447464 12 Mar 76 15 Nov 77 | 15 Dec 78

PWR 60 BULK 1 (CP8) POWER PROBLEM (PART 1 OF 6)

BULK 1 (CP 8) POWER PROBLEM (Part 2 of 6)

BULK 1(CP-8) POWER PROBLEM **PWR 61**



- Only for early machines (with CP7).

2. Only for late machines (without CP7).

BR0800 2347162 Seq 1 of 2

437402A 437403 437405 437414 21 Apr 72 15 Aug 72 4 Jun 73 PLD sensor cards located YB145

■ DANGER

LETHAL VOLTAGES are present in the power servicing area.

SAFETY cannot be overemphasized.


Consider ALL CIRCUITS LIVE
until measured otherwise.


CAPACITORS are potentially
explosive devices.

WEAR SAFETY GLASSES.

After replacing any capacitor,
reinstall all SAFETY COVERS
before powering up machine.

- SEE LOC 6.8. AND 10 FOR COMPONENT LOCATIONS
 SEE PWR 61 FOR VOLTAGE DISTRIBUTION





Note 1: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

3830-2

В	R0800	2347162
Seq	2 of 2	Part Number

437405 437402A 437403 437414 15 Aug 72 15 Mar 72 21 Apr 72

© Copyright IBM Corporation 1972, 1973

BULK 1 (CP8) POWER PROBLEM (PART 3 OF 6) PWR 62









































BULK 1 (CP8) POWER PROBLEM (PART 4 OF 6)


BULK 1 (CP8) POWER PROBLEM (PART 4 OF 6)

PWR 63

DANGER

LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized. Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine

- SEE LOC 6, 8, AND 10 FOR COMPONENT LOCATIONS.
- SEE PWR 61 FOR VOLTAGE DISTRIBUTION



REPLACE BAD DIODE(S) SHORT TO BAD DIODE(S) JUS REPLACED GO TO PWR 20 DANGER POWER MUST BE DOWN WITH POWER DOWN, RECONNECT THE INPU-LEADS TO W3 AND W4 FIX THE WIRE INSULATION. RECONNECT THE IMPUT LEADS TO W3 AND W4. REPLACE TRANSFORMER ASSEMBLY.
TIA, TIB, AND TIC ARE
A MATCHED SET).
RECONNECT THE INPUT
LEADS TO W3 AND W4. THE UNIT WILL
NOT POWER UP
NORMALLY AT
THIS POINT
BUT WILL STAY
UP LONG
ENOUGH POINT
SECONDS FOR A
CONTROL
TO OCCUR, OR
TO ALLOW ANY
MECSSRYNY
MEASUREMENT TO POWER UP THE CP 8 TRIPS POWER MUST BE DOWN.
WITH THE INPUT LEADS TO
WIS AND WE STILL
DISCONNECTED, CHECK
DIODES CRI3-CRI8 FOR
SHORTS OR OPENS. REPLACE BAD DIODE(S)


3830-2

BF	R0900	2347163	
Seq	1 of 2	Part Number	

437403 437405 21 Apr 72 15 Aug 72 15 Mar 72 4 Jun 73

DANGER LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized. Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. DANGER

- SEE LOC 6, 8 AND 10 FOR COMPONENT LOCATIONS
- SEE PWR 61 FOR VOLTAGE DISTRIBUTION




Note 1: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

3830-2

BR0900	2347163
Seq 2 of 2	Part Number

437405 437402A | 437403 437414 15 Aug 72 4 Jun 73 15 Mar 72 21 Apr 72

© Copyright IBM Corporation 1972, 1973



PWR 64 BULK 1 (CP8) POWER PROBLEM (PART 5 OF 6)
















































BULK 1 (CP8) POWER PROBLEM (PART 6 OF 6)


BULK 1 (CP8) POWER PROBLEM (PART 6 OF 6) **PWR 65**



3830-2

2347164 BR1000 Seq 1 of 2

437405 437402A 437403 437414 15 Mar 72 15 Aug 72 21 Apr 72 4 Jun 73



Note 1: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

3830-2

BR1000	2347164
Seq 2 of 2	Part Number

	437403 21 Apr 72	437405 15 Aug 72	437414 4 Jun 73			. ,.
--	----------------------------	----------------------------	---------------------------	--	--	------

© Copyright IBM Corporation 1972, 1973

PWR 70 ONLY FOR EARLY MACHINES (WITH CP7)






































BULK 2 (CP7) POWER PROBLEM (Part 2 of 5)

SEE LOC 6,8, and 10 FOR COMPONENT LOCATION


BULK 2 (CP7) POWER PROBLEM (PART 2 OF 5) PWR 71




3830-2

 437402A
 437403
 437405
 437414

 15 Mar 72
 21 Apr 72
 15 Aug 72
 4 Jun 73





Note 1: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

Seq 2 of 2

15 Mar 72 21 Apr 72

15 Aug 72

© Copyright IBM Corporation 1972, 1973

ONLY FOR EARLY MACHINES (WITH CP7)









































































BULK 2 (CP7) POWER PROBLEM (Part 4 of 5)


BULK 2 (CP7) POWER PROBLEM (PART 4 OF 5)

PWR 73



in the power servicing area.

SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE
until measured otherwise.
CAPACITORS are potentially
explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor,
reinstall all SAFETY COVERS
before powering up machine.



Note 1: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

© Copyright IBM Corporation 1972, 1973

3830-2 BR1200 2347166 Seq 1 of 1 Pert Number
 437402A
 437403
 437405
 437414


 15 Mar 72
 21 Apr 72
 15 Aug 72
 4 Jun 73



BULK 2 (CP7) POWER PROBLEM (Part 5 of 5)

BULK 2 (CP7) POWER PROBLEM (PART 5 OF 5)

PWR 74




3830-2

4290947 447460 BR1300 Part No. (2) 19 Dec 75 Seq 1 of 2

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

DANGER
LETHAL VOL
in the power se
SAFETY cann
Consider ALL
until measured
CAPACITORS
explosive devic
WEAR SAFET
After replacing
reinstall all SA
before powerir DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

- SEE LOC 10 FOR COMPONENT LOCATIONS.
- SEE PWR 85 FOR EXTERNAL CIRCUIT AND LOCATIONS



Note 1: Unit will not power up normally at this point, but should remain up long enough to make the required

3830-2

4290947 BR1300 Seq 2 of 2 Part No. (2)

447460 19 Dec 75 © Copyright IBM Corporation 1975

IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CP4 TRIPS (PART 1 OF 6) PWR 80


























































CP4 TRIPS (Part 2 of 6)

PS15 BIAS SUPPLY DISTRIBUTION PWR 85



Note 1: Overvoltage card not present if power supplies at EC 716230 or later.


3830-2 BR1400 4290948 Seq 1 of 2 Part No. (2) **447460** 19 Dec 75


IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

William Control of the Control of th DANGER

LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. before powering up machine.

- SEE LOC 10 FOR COMPONENT LOCATIONS.
- SEE PWR 85 FOR EXTERNAL CIRCUIT AND LOCATIONS.





Note 1: For troubleshooting, a short is considered 0-1 ohm.

Note 2: Unit will not power up normally at this point, but should remain up long enough to make the required measurement or observe a CP trip.

Note 3: Some power supplies have two cards (one a regulator, the other overvoltage). If there are two cards in the power supply remove them both. If the measurement comes within specifications, insert one card at a time until the shorted card is found.

3830-2

		4290948	BR1400
Seq 2 of 2 Part No. (2)	Part No. (2)	Seq 2 of 2

447460 19 Dec 75 © Copyright IBM Corporation 1975

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CP4 TRIPS (PART 3 OF 6) PWR 90




















































































































CP4 TRIPS (PART 4 OF 6)

DANGER LETHAL VOL LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS

- SEE LOC 10 FOR COMPONENTS LOCATIONS.
- SEE PWR 85 FOR EXTERNAL CIRCUIT AND LOCATIONS.



3830-2

BR1500 4290949 Part No. (2)


447460 19 Dec 75 CP4 TRIPS (PART 4 OF 6)

PWR 91

DANGER

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. before powering up machine.

- SEE LOC 10 FOR COMPONENT LOCATIONS.
- SEE PWR 85 FOR EXTERNAL CIRCUIT AND LOCATIONS.



3830-2

BR1500 4290949 Seq 2 of 2 Part No. (2)

447460 19 Dec 75

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CP4 TRIPS (PART 5 OF 6) PWR 92




















































CP4 TRIPS (PART 6 OF 6)

DANGER LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized. Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

- SEE LOC 10 FOR COMPONENT LOCATIONS
- SEE PWR 85 FOR EXTERNAL CIRCUIT AND LOCATIONS




- Note 1: Unit will not power up normally at this point, but should remain up long enough to make the required measurement.
- Note 2: Some power supplies have two cards (one a regulator, the other overvoltage). If there are two cards in the power supply, remove them both. If the measurement comes within specifications, insert one at a time until the shorted card is found.
- Note 3: For troubleshooting, a short is considered 0-1 ohm. Ensure meter is zeroed before checking for shorts.

3830-2

BR1600 4290950 Seq 1 of 2 Part No. (2)

44746019 Dec 75

CP4 TRIPS (PART 6 OF 6) PWR 93



© Copyright IBM Corporation 1975

POWER SEQUENCE PROBLEM (Part 2 of 7)

3830-2 POWER SEQUENCE THEORY AND LOCATIONS

PWR 105

3830-2 POWER SEQUENCE THEORY AND LOCATIONS

As long as the control unit is connected to the ac supply source and circuit breakers are normal, 24V dc and 12V dc are available at the power sequencing logic panel.

Two Step Process to Produce Final Regulated Voltages

The power supply area produces accurately controlled voltages in a two step process. Bulk supplies 1 and 2 produce six partially regulated dc voltage outputs at levels considerably higher than eventually required. Several highly accurate voltage regulator units (referred to in the diagrams as PS 3, PS 5, PS 6, etc.) produce final regulated voltages from the bulk voltage outputs.

Power supply regulators PS 4, PS 5, PS 6, and PS 7 each have terminals which are used for on-off control of the individual supply. When these terminals are jumpered together, normal output voltage is produced. When the connection between the terminals is removed, output voltage goes to zero. Voltage turn on of PS4 and PS 6 is accomplished remotely by connecting the terminals together with a relay driver-type circuit located in the power sequencing logic area. Power supply regulator PS 3 differs from the other regulators in its method of turn on/turn off. In this supply, a particular terminal must be grounded to remove the output voltage. The supply is remotely turned on by opening the ground connection to the terminal with a relay driver-type circuit located in the sequencing logic area.

Turn on terminals for power supply regulators PS 5 and PS 7 are permanently jumpered at the supply itself. The output of these supplies is dependent on the bulk supplies, which are controlled by a contactor in the ac line (K8).

Power Supply Sequencing for CU Control Storage

Contactor K8 applies ac to the inputs of the bulk supplies. The output voltage of PS 7 begins to rise as its bulk voltage input rises. When the voltage reaches a certain level, a special voltage sensing circuit turns PS 6 on (-3/+1.25V dc).

Controlled Delay in 6V Supply

The 6V dc supply to the channel interface is turned on only when: (1) bulk supply voltage outputs are normal, PS 4 is up, and all thermals are normal; and (2) approximately 12 seconds delay has elapsed following initiation of start sequence.

Timer Operation for Power-Up Sequence Control and Automatic Verification

The principal events in the power up sequencing of the control unit are controlled by a timer consisting of two delay units in series. The timing action is initiated by the closure of the K1-1 points.


The first output of the timer occurs after a delay of approximately 12 seconds. This output allows turn on of the 6V supply (which supplies the channel interface area). The second output occurs approximately 0.7 seconds later. It tests for presence of all bulk supply voltages and 6V dc. This test is even more comprehensive in that the turn on of the 6V supply is contingent upon proper output of other power supplies and thermal contact conditions. The DC Ready (to control unit) light on the CE panel is also turned on at this time if voltage output and other conditions appear to be normal in the power area.

Anti-Recycle Latch


The anti-recycle flip-flop is set each time the system power on stepper switch initiates a power on sequence. It remains set until the stepper switch contacts open. When K1 drops, it cannot be picked up again until the anti-recycle flip-flop is reset. This reset occurs only when the stepper switch contacts open.

Voltage to be Expected at the Output of a Relay Driver

The output of a relay driver circuit will measure: (1) ground if the driver is in the "on" condition or the relay circuit itself is open (therefore no 24V), or (2) 24V if the driver is in the "off" condition and the relay circuit is complete to the 24V source.







Power Sequence Box

Functions	Coil Logic Page	Contact Logic Page
Power up sequence pick relay	YB120	YB120
Power up sequence hold relay	YB120	YB120
Auxiliary power up sequencing complete relay. (with two channel switch addition)	YB121	YB121
Facility power up sequencing complete relay	YB120	YB120
EPO control relay	YB120	YB120
MPL File dc relay	YB120	YB121
AC to cconvenience outlet	YB120	YB101
Distribute ac to control unit	YB120	YB100
MPL file K11 controller relay	YB120	YB100
AC to MPL file	YB120	YB120
Use Meter controller (41V ac to use meter)	YB121	YB121
	Power up sequence pick relay Power up sequence hold relay Auxiliary power up sequencing complete relay. (with two channel switch addition) Facility power up sequencing complete relay EPO control relay MPL File dc relay AC to cconvenience outlet Distribute ac to control unit MPL file K11 controller relay AC to MPL file	Functions Page Power up sequence pick relay Power up sequence hold relay Auxiliary power up sequencing complete relay. (with two channel switch addition) Facility power up sequencing complete relay EPO control relay MPL File dc relay AC to cconvenience outlet Distribute ac to control unit MPL file K11 controller relay AC to MPL file WH 120


Logic Card Position	Function/Logic Page
P-A1A1 P-A1B1	12V dc regulator (YB143) 12 and 12.7 second timers, 6V sensor (YB146)
P-A1C2 P-A1D1 P-A1E1 P-A1F1	Memory power sequencing (YB144) Power sequencing condition control (YB140 and 141) PLD sensor card (YB145) Indicator driver card (YB142)


3830-2

BR1700 4290951 Part No. (2) Seq 1 of 2

© Copyright IBM Corporation 1975


447460 19 Dec 75





BR1800 4290952 Seq 1 of 1 | Part No. (2)


447460 19 Dec 75 © Copyright IBM Corporation 1975



POWER SEQUENCE PROBLEM (PART 5 OF 7)

DANGER
LETHAL VOL
in the power si
SAFETY cann
Consider ALL
until measured
CAPACITORS
explosive device
WEAR SAFET
After replacing LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE
until measured otherwise.
CAPACITORS are potentially
explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor,
reinstall all SAFETY COVERS
before powering up machine. before powering up machine

- SEE PWR 105 FOR COMPONENT AND TERMINAL LOCATIONS
- PARENTHETICAL INFORMATION BENEATH DECISION BLOCK IS LINE NAME.



Logic Levels:

For power sequence logic (P-A1 board YB pages) a Plus (+) levels equals +2 to +12V DC. A minus level equals ground to +0.29V DC. Any exceptions to this will be indicated in the flowchart decision block.

447460

19 Dec 75

3830-2

BR1900 | 4290953 Seq 1 of 2 Part No. (2)

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER


POWER SEQUENCE PROBLEM (PART 5 OF 7) PWR 130


POWER SEQUENCE PROBLEM (PART 5 OF 7)

DANGER

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

- SEE PWR 105 FOR COMPONENT AND TERMINAL LOCATIONS.
- PARENTHETICAL INFORMATION BENEATH DECISION BLOCK
 INFORMATION






Note 1: Logic Levels

For power sequence logic (P-A1 Board YB pages) a plus (+) levels equals +2 to +12V dc. A minus level equals ground to +0.29V dc. Any exceptions to this will be indicated in the flowchart decision block.

3830-2



447460 19 Dec 75 © Copyright IBM Corporation 1975


IBM CONFIDENTIAL


POWER SEQUENCE PROBLEM (PART 6 OF 7) PWR 131




POWER SEQUENCE PROBLEM (PART 7 OF 7)

POWER SEQUENCE PROBLEM (PART 7 OF 7) **PWR 132**








3830-2

BR2000 2347174 Seq 1 of 2 Part Number

437402A 437403 437405 437414 437415 15 Mar 72 21 Apr 72 4 Jun 73 2 Nov 73 15 Aug 72




CP1 OR CP2 TRIPS (PART 1 OF 4) PWR 135

CP1 OR CP2 TRIPS (Part 2 of 4)

24V dc DISTRIBUTION


PWR 140



UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

DANGER
LETHAL VOL
in the power si
SAFETY cann
Consider ALL LETHAL VOLTAGES are present in the power servicing area. in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE
until measured otherwise.
CAPACITORS are potentially
explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor,
reinstall all SAFETY COVERS
before powering up machine. before powering up machine.

SEE PWR 140 FOR VOLTAGE DISTRIBUTION.



Note 1: CP6 used in early machines. CP10 used in late machines.

3830-2

BR2100 4290954 seq 2 of 2 Part No. (2)

IBM CONFIDENTIAL 447460 19 Dec 75 UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER © Copyright IBM Corporation 1975

CP1 OR CP2 TRIPS (PART 3 OF 4) PWR 141




























































CP1 OR CP2 TRIPS (PART 4 OF 4)

CP1 OR CP2 TRIPS (PART 4 OF 4) PWR 142

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

 SEE PWR 140 FOR VOLTAGE DISTRIBUTION.



Note 1: CP6 used in early machines. CP10 used in late machines,


3830-2

BR2200 4290955 Seq 1 of 2 Part No. (2)

447460 19 Dec 75 IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CP1 OR CP2 TRIPS (PART 4 OF 4) PWR 142

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.



Note 1: CP6 used in early machines. CP10 used in late machines.

3830-2

BR2200 4290955 seq 2 of 2 Part No. (2)

© Copyright IBM Corporation 1975

18M CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CP6, 9, OR 10 TRIPS (PART 1 OF 2)


PWR 150



CP9 TRIPS (Part 2 of 2)

12V dc REGULATOR

+ 12V dc REGULATOR PWR 155



3830-2

BR2300	2347177	437402A	437405	437414		
Seq 1 of 2	Part Number	15 Mar 72	15 Aug 72	4 Jun 73		

DANGER

POWER MUST BE

REPAIR OR REPLACE AS NECESSARY. IF NO PROBLEM FOUND, REPLACE CP 15.

RECONNECT

ALL LEADS

DANGER

REPLACE

PS 3

DANGER

INTERMITTENTLY

CP 15 TRIPS

DANGER

POWER MUST BE

LABEL

THEN DISCONNED LEAD AT PS 3,

POWER UP UNIT (SEE NOTE 1.)

CP 15 TRIPS

ISOLATE LOAD PROBLEM:
1. A1, B1 BOARD CARD
AREA
2. I/O ITAIL GATE CARD
AREA
3. CE PANEL
4. PWR SEQ PRINTED
CIRCUIT BOARD.

RECONNECT

ALL LEADS

GO TO

SEE PWR 165 FOR DISTRIBUTION

SOLIDLY

POWER MUST BE

POWER UP UNIT (SEE NOTE 1.)

P 15 STIL TRIPPING

DANGER

POWER MUST BE DOWN

RECONNECT

LEAD AT PS 3, E1*. (OR AT CONNECTORS 8** AND 9**) REMOVE PS 3 REGULATOR CARD(S)

POWER UP UNIT (SEE NOTE 1.)

CP 15 STIL

DANGER

POWER MUST BE

REPLACE

REGULATOR CARD(S)

RECONNECT

ADJUST

PS 3 OUTPUTS


Gq.

PWR 20

SOLID TRIP

∅ ■ DANGER DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. before powering up machine.

SEE PWR 165 FOR VOLTAGE DISTRIBUTION.



PWR 160 CP15/18 TRIPS (PART 1 OF 3)

SEE PWR 50 FOR PROCEDURE



*Only for early machines (with CP7). **Only for late machines (without CP7).

BR2300

Seq 2 of 2 Part Number



2347177







































3830-2











CP15/18 TRIPS (Part 2 of 3)


PWR 165 PS3 VOLTAGE DISTRIBUTION

PS3 VOLTAGE DISTRIBUTION


Note: Bulk 2 and the -36V section of PS 3 are used only in early machines (with CP7).







^{*} Only for early machines (with CP7)



3830-2

BR2400	2347178	437402A	437405	437414			
Seq 1 of 2	Part Number	15 Mar 72	15 Aug 72	4 Jun 73			

^{**}Only for later machines (without CP7)

CP15/18 TRIPS (PART 3 OF 3) PWR 170 INTERMITTENT TRIP DANGER LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized. Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. ALL MEASUREMENTS MAY HAVE TO BE MADE DURING A PARTIAL POWER UP (BEFORE TIME OUT) IF YOU ARE ENTERING HERE BECAUSE OF A BAD OUTPUT PWR 160* CP 18 TRIPS INTERMITTENTLY (-36V PROBLEM) MEASURE INPUT LEAD AT PS 3, E11 FOR NO MORE THAN 0.4 AMPS DC (MAX) MEASURE LEADS AT PS 3, E4(-) TO E3(+) FOR -34.92 TO -37.08V DC ADJUST PS 3, MEASURE INPUT LEAD AT PS 3, E1 FOR NO MORE THAN 8.2 AMPS DC (MAX) SEE PWR 165 FOR VOLTAGE DISTRIBUTION. MEASURES WITHIN SPEC ABLE TO ADJUST PS 3, DANGER POWER MUST BE MEASURE THE BULK SUPPLY INPUT AT PS 3, E1(+) TO E3(-) AS FOLLOWS: A. LEVEL +10.6 TO 12.4V DC. OUTPUT CURRENT WITHIN SPEC YES ABLE TO ADJUST B. RIPPLE (MAX) MEASURE THE BULK 2 INPUT AT PS 3, E!!(-) TO E3(+) AS FOLLOWS: LABEL, THEN YES DANGER DISCONNECT LEAD AT PS 3, A.LEVEL -4.5 TO -47.5V DC B.RIPPLE (MAX) POWER MUST BE DANGER DANGER POWER MUST BE POWER MUST BE POWER UP UNIT REMOVE PS 3 REGULATOR CARD(S) REMOVE PS 3 REGULATOR CARD(S). LABEL-WITHIN SPEC THEN DISCONNECT-LEAD AT PS 3, E4 NOW ABLE WERE YOU JUST ABLE TO ADJUST +6V OUTPUT POWER UP UNIT YES POWER UP UNIT POWER UP UNIT WERE YOU JUST ABLE TO ADJUST -36V OUTPUT THERE IS A LOA PROBLEM IN +6V OUTPUT LINE DANGER DANGER POWER MUST BE DANGER ISOLATE LOAD PROBLEM TO: DANGER ADJUSTABLE 01A-A1, B1 BOARD CARD AREA 1/O (TAIL) GATE CARD AREA. CE PANEL. POWER MUST BE POWER MUST BE REPLACE REPLACE EITHER SEE PWR CP 15 INPUT CURRENT WITHIN SPEC 1. REGULATOR CARD. 2. PS 3. YES PWR SEQ PRINTED CIRCUIT BOARD. INPUT CURRENT WITHIN SPEC THERE IS A LOAD PROBLEM IN -36V OUTPUT LINE REPLACE REPLACE CP 18 EITHER: 1. REGULATOR CARD. 2. PS 3. RECONNECT ALL CORRECT PROBLEM DANGER DANGER DANGER POWER MUST BE POWER MUST BE POWER MUST BE ISOLATE LOAD PROBLEM TO: LOAD RESISTOR TBI1-2 TO 4 CORRECT PROBLEM ADJUST PS 3 OUTPUTS SEE PWR 50 REPLACE REPLACE DANGER REPLACE REPLACE PS 3 POWER MUST BE PS 3 REGULATOR CARD(S) * Only for early machines (with CP7) PS 3 PS 3 REGULATOR CARD(S) GO TO PWR 20 ** Only for late machines (without CP7) 2347178 437402A 437405 437414 BR2400 3830-2 **PWR 170** 15 Mar 72 15 Aug 72 4 Jun 73 CP15/18 TRIPS (PART 3 OF 3) Seq 2 of 2 Part Number

© Copyright IBM Corporation 1972, 1973


 \mathbf{c} ic \mathbf{c} o \mathbf{c} o CP 14 TRIPS (Part 1 of 3) CP 14 TRIPS (Part 1 of 3) **PS4 IS NOT SEQUENCED ON. THIS SUPPLY** IS NOT USED. IF CP14 TRIPS LOOK FOR A SHORT TO GROUND BETWEEN THE CP PWR 30, 280 AND PS4. DANGER **LETHAL VOLTAGES are present** in the power servicing area.
SAFETY cannot be overemphasized. in the power servicing area. DANGER CP 14 TRIPS DANGER Consider ALL CIRCUITS LIVE POWER MUST BE POWER MUST BE until measured otherwise. CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS LABEL THEN OAD PROBLEM INTERMITTENT CP 14 TRIPS SOLIDLY SEE PWR 185 FOR VOLTAGE DISTRIBUTION. REPLACE PWR CORRECT PROBLEM DANGER UNIT WILL NOT POWER UP NORMALLY AT THIS POINT, BUT YOU ARE ONLY LOOKING FOR A CP 14 TRIP CONDITION. POWER MUST BE POWER UP UNI POWER UP UNIT CHECK FOR OPEN, SHORTED AND LOOSE SENSE LEADS (PWR 185), MUST HAVE CONTINUITY BETWEEN: VOLTAGES FROM LB3-8 AND LB3-9 ARE SUPPLIED TO MST CIRCUITS THAT HAVE VERY LOW RESISTANCE (OF TEN LESS THAN 10HM) TO MEA. SURE WITHOUT CARD CIRCUIT RESISTANCE. ALL CARDS ON BOARD A-B3 MUST BE RE MOVED FROM CONTACT WITH BOARD PINS. WHEN THIS IS DONE. THE RESISTANCE SHOULD READ OPEN. CP 14 TRIPS LB3-8 TO PS 4. E14 LB3-9 TO PS 4. E13 DANGER MUST BE NO SHORTS
BETWEEN:
LB3-8 TO LB3-9
ALSO CHECK FOR HEAT
DAMAGE AT THE ABOVE
CONNECTION. IF HEAT
DAMAGE IS FOUND, REPLACT
THE APPROPRIATE CABLE
OR TERMINAL CONNECTOR. DANGER POWER MUST B RECONNECT LEADS OPEN OR HORTED LEAD FOUND POWER UP UNIT BULK I JPPLY MEASURES WITHIN ITS SPECIFIED VALUES DANGER YES DANGER REPAIR SHORT. RECONNECT ALL LEADS. USE SCOPE ON PS 4 OUTPUTS TO DETECT AN OVERVOLTAGE CONDITION PRIOR TO CU POWERING DOWN. -7.0V AT PS 4, E4: -7.283 (OVERVOLTAGE) POWER MUST BE REPAIR LEAD FOUND, RESET CP MEASURE THE BIAS TIGHTEN THE FOLLOWING LEADS AT PS 4: SUPPLY TO PS 4 FROM E9(+) TO E10(-) FOR 16.6 TO 23.9V DC CAUTION: SEE NOTE 1. SCREW ON CONNECTORS RECONNECT ALL LEADS AT PS 4 SLIP-ON CONNECTORS E9, E10, E12, AND E13. POWER UP UNIT ALSO CHECK FOR HEAT DAMAGE AT THE ABOVE CONNECTIONS. IF HEAT DAMAGE IS FOUND, REPLACE PS 4. PWR 65 OVERVOLTAGE DANGER POWER MUST BE THERE IS A PROBLEM IN THE LOAD AREA OF PS 4. rES. CP 14 STIL SEE PWR 50 FOR PROCEDURE ISOLATE POSSIBLE LOAD POWER UP UNIT CHECK FOR SHORTS BETWEEN
HEAT SINK AND FRAME OR
ADJACENT PS'S, (ALSO FOR
LOOSE SCREWS, ETC). IF
SHORT IS FOUND, REPAIR.
IF NO SHORT IS FOUND,
REPLACE PS 4. DOES
REFLACENCE PI 4. RECONNECT
ALL LEADS. DANGER ISOLATE BY UNLOADING BOARD B3 OF MST CARDS 20% AT A TIME POWER SUPPLY MUST BE DOWN CHECK BOARD DECOUPLING CAPS. DANGER POWER MUST BI REGULATOR WAS ADJUSTABLE TO SPECS (3)RECONNECT THE REMAINING LOOSE LEAD AT PS 4 SEE PWR 50 FOR PROCEDURE SEE PWR 50 FOR PROCEDURE ADJUST PS Neither E1, E2, or PS 4's heat sink is at frame ground. Do not tie any measuring instrument grounded leads to these points. 447460 3830-2 BR2500 4290982 IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

PWR 180

Part No. (2)

19 Dec 75



3830-2

BR2500 4290982 seq 2 of 2 Part No. (2)

© Copyright IBM Corporation 1975

447460 19 Dec 75 IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

PS4 VOLTAGE DISTRIBUTION

PWR 185





CP 14 TRIPS (Part 3 of 3)

CP14 TRIPS (Part 3 of 3) PWR 190

DANGER
LETHAL VOL
in the power si
SAFETY cann
Consider ALL
until measured
CAPACITORS
explosive devic
WEAR SAFET
After replacing
reinstall all SA
before powerin DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. before powering up machine. Tunninniiniiniiniiniiniiniih

SEE PWR 185 FOR VOLTAGE DISTRIBUTION






Note 1: Neither E1, E2, nor PS4 heat sink is at frame ground. Do not tie any measuring instrument grounded leads to these points.

BR2600 4290956 3830-2 Seq 1 of 2 | Part No. (2)

447460 19 Dec 75 IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER



CP13 TRIPS (PART 1 OF 3)

PWR 200

© Copyright IBM Corporation: 1975





























































































TB 2-3


PS 15

TB 2-4

18V dc bias

CP13 TRIPS (Part 2 of 3)

PS5 VOLTAGE DISTRIBUTION



PWR 205 YB121 Twisted pair grounds Gnd SS009 -3V Channel A from Tabs 11 and 12 Disable Laminar Bus Pin connections for I/O Gate

YB186 SM953 **SM954** YB186 **CE Switches** GATE B (I/O) YB 185 SCRID Card - SM951, Ø^{+1.25V} TB 1-6 PWR 140 -Ø_{TB 1-7} ØTB 1-8 **⊘**TB 1-3 **⊘**TB 1-10 **₽**TB 1-9 Ø_{TB 1-4} CE-EC2-D CE-EC2-B CE-EC2-C լ Laminar □ Bus Pin connec-| tions for 01A-Al and Bl P Y8220 Gnd TB 10-8 -YB185 **GATE A** Ø_{LB 1−6} **₽**LB 1-5 Ø_{LB 1-1} LB 1-2 LB 1-3 Tab 6 PS 3 (1.25V dc Sense -3V dc Sense YB120 Gnd Gnd PS 9 5 PS 3 } 01A-B1C2J03 01A-B1C2G06 Gnd Gnd Rail Note 2 TB 5-5 Note 3 TB 5-3€ Ø TB 5−2 Ø TB 5−1 1.25 V YB170 Autoturn on 0 0 ₹ E10 **E4** E15 PS 5 Dual Regulator -3V/+1.25V dc at 70 amps **♠** E7 **⋒** E14 **⊘**E2 **⊘**E1 16.6 to 23.9V dc 9.0 to 11.0V dc YB160 Overvoltage card not present if power supplies at EC716230 or later. **YB165** YB201 2. This sensor is remote sampling of voltage for feedback to

3830-2

BR2700 2347181 seq 1 of 2 Part No. (8)

437402A 437405 437408 437414 447461 12 Mar 76 4 Jun 73 15 Mar 72 15 Aug 72 16 Oct 72


PS regulator for regulating PS output only. Logic

3. TB 5-5 terminates on gnd rail at

B1C2J05

CP 134

PS5 VOLTAGE DISTRIBUTION




 $\begin{array}{c} \textbf{0.50} & \textbf{0.50} &$

CP11 TRIPS (PART 1 OF 3)

CP11 TRIPS (PART 1 OF 3) **PWR 220**





Note 1: Neither E1, E2 nor PS 6's heat sink is at frame ground. to these points.

BR2800


Seq 1 of 2

3830-2

4290957 447460 19 Dec 75 Part No. (2) © Copyright IBM Corporation 1975

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

PS6 VOLTAGE DISTRIBUTION



3830-2

⊗E4 **⊗**E15

© E3

9E1

W4 W2

| E14 | E13 | E12 | E11 | E10 | E9 | E8 | E7 | E6 | E5

PS 6

Refer to PWR 50 for

adjustment procedure.

BR2800 4290957

447460 19 Dec 75 © Copyright IBM Corporation 1975

IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

PS6 VOLTAGE DISTRIBUTION

PWR 225











 $\begin{array}{c} \textbf{0.50} & \textbf{0.50} &$

CP11 TRIPS (PART 3 OF 3)

CP11 TRIPS (PART 3 OF 3) PWR 230



© Copyright IBM Corporation 1975, 1976




CP12 TRIPS (PART 1 OF 3) PWR 240

CP12 TRIPS (Part 2 of 3)

PS7 VOLTAGE DISTRIBUTION

PS7 VOLTAGE DISTRIBUTION **PWR 245**




4290959 447460 447461 Seq 1 of 2 Part No.(2) 19 Dec 75 12 Mar 76

BR3000

LETHAL VOLTAGES are present in the power servicing area. SAFETY cannot be overemphasized. Consider ALL CIRCUITS LIVE until measured otherwise. CAPACITORS are potentially explosive devices. WEAR SAFETY GLASSES. After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine.

 SEE PWR 245 FOR VOLTAGE DISTRIBUTION.



Note 1: Do not use a digital voltmeter with a grounded test lead.

Note 2: Some power supplies have two cards (one a regulator, the other overvoltage). If there are two cards in the power supply remove them both. If the measurement comes within specifications, insert one at a time until the shorted card is found.

Note 3: Neither E1, E2 nor PS 7's heat sink is at frame ground. Do not tie any measuring instrument grounded leads to these points.


3830-2	4290959 Part No. (2)		


© Copyright IBM Corporation 1975, 1976

CP12 TRIPS (PART 3 OF 3) PWR 250

CP3 TRIPS (FAN PROBLEM)

CP3 TRIPS (FAN FROBLEM) PWR 260





Note:


The bulk 2 supply voltages shown on this page are not required by the 3830-2. Terminating resistors are used to maintain balanced loads required for proper operation of the bulk supply.

3830-2

BR3100 2347185 Seq 2 of 2 Pert Number 15 Mar 7:

437402A 15 Mar 72	437403 21 Apr 72	437405 15 Aug 72	437408 16 Oct 72	437414 4 Jun 73	


© Copyright IBM Corporation 1972, 1973



ONLY FOR EARLY MACHINES (with CP 7) PWR 270

3830-2 MISSING OR OUT-OF-SPEC VOLTAGES

3830-2 MISSING OR OUT-OF-SPEC VOLTAGES PWR 280



447460

19 Dec 75


3830-2 MISSING OR OUT-OF-SPEC VOLTAGES

00	00											\bigcirc		

DISTRIBUTION, CONTROL UNIT AC AND DC

DISTRIBUTION CONTROL UNIT AC AND DC


PWR 300



Note 2: Only for late machines (without CP7)

Note 3: Not used on late 60-Hz machines

3830-2 BR3300 4290961 447460 19 Dec 75 © Copyright IBM Corporation 1975



3830-2

BR3300 4290961 Part No. (2)

© Copyright IBM Corporation 1975

447460 19 Dec 75 IBM CONFIDENTIAL


DISTRIBUTION BY POWER TERMINALS (Part 1 of 2)

PWR 305

DISTRIBUTION BY POWER TERMINALS (Part 2 of 2)

DISTRIBUTION BY POWER TREMINALS(Part 2 of 2)

PWR 306



BR3400

Seq 1 of 2

4290962

© Copyright IBM Corporation 1975


Part No. (2)

19 Dec 75

■ DANGER

DANGER
LETHAL VOLTAGES are present in the power servicing area.
SAFETY cannot be overemphasized.
Consider ALL CIRCUITS LIVE until measured otherwise.
CAPACITORS are potentially explosive devices.
WEAR SAFETY GLASSES.
After replacing any capacitor, reinstall all SAFETY COVERS before powering up machine. before powering up machine.

- SEE PWR 2 FOR WRITTEN DESCRIPTION OF POWER SEQUENCE
- SEE PWR 110 FOR VOLTAGE SEQUENCE LOGIC



*Only for early machines (with CP 7).

3830-2

BR3400 | 4290962 Seq 2 of 2 | Part No. (2)

© Copyright IBM Corporation 1975

1	447460 19 Dec 75					
			L	L	L	L

IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

POWER SEQUENCING FLOWCHART (PART 1 OF 2)

PWR 310








 \mathbf{O} \mathbf{C} \mathbf{C}

POWER SEQUENCING FLOWCHART (PART 2 OF 2)

NORMAL POWER DOWN SEQUENCE



POWER SEQUENCING FLOWCHART (PART 2 OF 2)

ABNORMAL POWER DOWN SEQUENCES

- Any power supply CP trips.
- Any thermal opens.
- PS3, PS4, PS6, or PS7 low voltage sensed.
- Power line disturbance (PS15 or bulk supply low voltage sensed).

Any of these conditions will cause a complete dc power shutdown, but with minor variations to the normal power down sequence. A power supply CP tripping or a thermal opening will turn on an indicator lamp on the power sequence box.

In every abnormal power shutdown, the anti-recycle latch is reset so that after the problem is corrected power can be restored in the sequence shown on PWR 310, beginning at entry B1.

© Copyright IBM Corporation 1975



CONTENTS

- -	
Feature Descriptions	INTR 05-0
Introduction to the IBM 3830 Storage Control, Model 2	INTR 10
Disk Storage Subsystem Conceptual Units	ΓR 20
Facility Error Collection	ΓR 50
Check 2 Errors Microprogram Detected Errors Device	
3830-2 Data Flow Introduction INT Control Storage Microprogram Controls Register Data Flow MPL File and Attachment CE Panel Controls Arithmetic Logic Unit Control Interface (CTL-I) Channel Interface (CHL-I) Read Data Path Write Data Path	R 90
3830-2 Data Flow	R 100
Control Storage, MPL File (23FD), MPL Attachment	R 105
Storage Control Unit Controls	R 110
Registers, ALU Data Flow	R 115
Control Interface (CTL-I)	R 120
Channel Interface (CHL-I)	R 140

437402A 437404

437405

437414

447461



 $\begin{array}{c} \textbf{C} & \textbf{$

FEATURE DESCRIPTION

INTRODUCTION

This page describes the gate board and card configurations associated with feature codes of the 3830-2. It also describes the features and identifies the maintenance disk for each.

Maintenance Disk for the features are:

4 or 6K machines without "F" register feature:

1 channel

2346600

2 channel 2 channel addition 2346601 2346602

All machines with 8K Snipe, "F" register and offset

1 channel 2 channel

2346605 2346606

2 channel addition

2346607

2150 Feature Code Description

Snipe with 6K Only

Feature Code description expansion of storage to 6K (P21 or Snipe).

Board/Card Configuration

Add board with cards type 7243 in positions C, D, E, F, G, P, Q, R, S, T in gate location A3.

If 2150 feature is used on snipe machine a snipe board, with 6K storage, replaces the P2I board in gate position B3 and no board is required in gate position A3.

A2 A3 P21 P2Í 6K Only

2151 Feature Code Description

Expansion of storage to 8K (Snipe) and offset.

Board/Card Configuration

Replace board P/N 818186 with Snipe board P/N 2348886 in gate location B3. Remove board P/N 818186 (if present) in gate position A3. On board P/N 2345450 position U2 and S2, replace cards type 0792 and 0794 with cards type BA82 and BA89 (offset function).

FEATURE DESCRIPTION


INTR 005

Snipe Board

board with Snipe

6K Storage

8K Storage



BU0250

447460 447461

12 Mar 76

6111 Feature Code Description

Addition of "E" and "F" registers and 64 bit address.

Board/Card Configuration

On board P/N 2345452 gate location B1, add card type 0692 in "K" position and card type Z512 in "G" position. On board 2345450 gate location A1, replace card type 2722 in position "T" with card type BH98.

8170 Feature Code Description

Addition of 2 channel switch.

Board/Card Configuration

On board 2345450 gate location A1, add card type 2732 in the "P" position.

Note: Cards type 7548 and 7552 must also be added in tailgate 01B to complete 2 channel switch addition. See installation instructions for details.


8171 Feature Code Description

Addition of second 2 channel switch.

Board/Card Configuration

"K" position on board P/N 2345452 gate location B1 may have card type 0692 (if 6111 feature is installed) in place. If not, it is required for this feature.

On board 2345450 gate location A1, card type 2732 must be plugged in the "K" and "J" positions. On the same board, plug card type 7548 in positions E2, E4, F2, F4, G2, G4, H2 and H4. 7552 plug in D2, D4.



INTRODUCTION TO THE IBM 3830 STORAGE CONTROL, MODEL 2

INTRODUCTION TO THE IBM 3830 STORAGE CONTROL, MODEL 2

INTR 10

The IBM 3830 Storage Control, Model 2, is a standalone control unit designed for attachment to channels conforming to the IBM System/370 architecture.


The 3830-2, with attached disk storage facilities provides high-performance, medium to high capacity, online data handling capabilities for using systems. The disk storage subsystem serves as a primary direct access storage for general applications, such as: airlines reservations, inventory control, message switching, graphic processing, time sharing, and management information systems.

General Description

The 3830-2 with an attached disk storage facility, closely follows the design concepts introduced by the IBM 2314 and the IBM 3330.

The 3830-2 provides the circuit and microprogram controls to perform commands transmitted from the CPU by the

The 3830-2 can control up to four facilities (control modules). Each facility can contain up to eight devices, with up to four logical addresses on each device (logical address cannot exceed 64 per 3830-2).



Satellite Modules

Up to eight devices can be attached to each controller. Each device can have up to four logical addresses.

In a disk storage facility, the primary functions performed by each disk drive are:

- Position the access mechanism to a cylinder.
- Select a head.
- Read or write data.
- Respond to commands given by the 3830-2.

Control Module

One, two, or four control modules can be attached to each 3830 Storage Control, Model 2. The control module contains the controller circuitry for attached devices. This includes the devices in the control module and those in the satellite modules. The primary functions performed by the controller circuitry in a disk storage facility are:

- Respond to commands given by the 3830-2.
- Select one of up to eight disk drives. There can be up to four logical addresses for each drive.
- Control data read and write operations of the device.
- Provide ECC data error correction information.
- Pass on control operations from the 3830-2 to the selected device.
- Provide rotational position information on each drive to the 3830-2.

The IBM 3830-2 Storage Control performs the following functions:

- Interpret and execute commands issued by the channel.
- Control the channel and facility interfaces.
- Transfer data to and from the channel and disk storage
- Perform data error detection and correction.
- Furnish facility status to the using system.
- Perform diagnostic evaluation of the facility.

The 3830-2 is also referred to as the storage control unit (SCU).

The 3830-2 is functionally controlled by programs resident in its control storage. The control storage is automatically loaded from a read-only device which is included in the 3830-2.

The channel commands that control the subsystem operations are described in the CMD section.


A description of how to read and use the CAS printout of the microprogram is included in the MIC section.

3830-2

BU0300 4290937 Part No. (2)

447460 19 Dec 75 IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

- This diagram defines the conceptual units of the subsystem and how
- and facility data and control flow are shown on INTR 100 through INTR 140.
- in detail in those sections of the




3830-2

4290937 BU0300 Part No. (2)

447460 19 Dec 75 © Copyright IBM Corporation 1975

IBM CONFIDENTIAL

DISK STORAGE SUBSYSTEM CONCEPTUAL UNITS INTR 20





FACILITY ERROR COLLECTION

- This page gives a summary of the various error collection methods and where more information can be found in the
- Facility error information is collected on three levels; system, storage control unit, and device.

SYSTEM

Performance Data Collection MSG 10 Console Error Message Analysis MSG 20 **EREP Descriptions** MSG 30-40 **OLT Descriptions** OLT 1

STORAGE CONTROL UNIT

Status Information CMD 180, 181 Sense Information SENSE 1 **Error Symptom Code** FSI 5 Control Storage Contents CTRL 650, 652

CE Panel PANEL 10 PANEL 40, 41 Check 1 Error Collection Check 2 Error Collection PANEL 50, 51

Error Collection Diagrams (ECD) for each error are located in

machine section (CHL-I, CTRL, MPL, CTL-I). Microdiagnostic Routine Summary MICRO 10 Microword Formats MIC 10-18 Command Retry CMD 210

Check 1 Errors

Check 1 errors are errors that prevent the microprogram from operating correctly; therefore, operation of the SCU is stopped.

Check 2 Errors

Check 2 errors are errors that are detected by circuits in the device or attachment areas of the SCU. These errors do not affect the operation of the microprogram. The microprogram collects, decodes, and transfers this information to the CPU as status and sense data.

Microprogram Detected Errors

The microprogram monitors Check 2 errors while using any of the attachments of the SCU. The microprogram also can detect other errors that are not of a circuit failure type (end of file, command reject, etc.). The microprogram logs errors in control storage, decodes them into sense data, and transfers them to the CPU on a Sense command.

437402A 437405

15 Mar 72

437408

16 Oct 72

437414

447460

DEVICE

For details of device errors see the device MLM.

Check-2 Error Collection

(Controller Error) Sense Summary

PANEL 50 SENSE 1

Control Storage Contents

(Device Error Logging In)

CTRL 650, 652

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER FACILITY ERROR COLLECTION

INTR 50

BU0400 2347191

3830-2 DATA FLOW INTRODUCTION

- INTR 105 140 show the basic data flow paths and functional components of the storage control unit.
- References are given to other diagrams for nore information.

CONTROL STORAGE


- 4.096-byte writable control store.
- 2.048 or 4.096 byte control store extension feature.
- Four-byte read/write control storage transfer.
- · Addressed by the address bus.
- Output of instructions or data is on the reac bus.

MICROPROGRAM CONTROLS

- IAR addresses control storage during instruction cycles.
- DAR addresses control storage during data cycles (store/fetch).
- Backup address (BAR) register holds address on errors.
- Error register holds check-1 errors (CU).
- SA-SD registers, error register, or BAR puts data on the write bus to control storage.
- Microprogram decodes control the CU operations.
- ST (status) register and BR (branch) register control microprogram branching.

REGISTER DATA FLOW

- General purpose (GP) registers store data for the use of the microprogram.
- F Registers are used as general purpose registers or as temporary, automatic incrementing storage buffers. Automatic mode is microprogram controlled using Special op (code) 12, and bits set in the TF-register.
- Four Registers, SA, SB, SC, SD are used as entry from and exit to control storage.
- Two Registers, ST and BR are used for microprogram branching.
- Fifteen Registers have exits to the A bus and A register input to ALU.
- All GP registers have exits to the B bus and B register input
- Selected registers have entry and/or exits to the channel interface or control interface to the control module.



MPL FILE AND ATTACHMENT

- Functional or diagnostic microprograms on 23FD disk.
- On IMPL (initial microprogram load) operations, the attachment circuitry controls reading of data from the disk through the D bus to the S registers. The data is then transferred via the write bus to control storage.
- Microprogram, through the attachment, controls reading after the first record.

CE PANEL CONTROLS

- CE panel and controls provide data entry, read out, and operation controls for maintenance.
- Clock and cycle controls provide the basic timing of control unit operations.

ARITHMETIC LOGIC UNIT

- · Perform logical AND, OR, Add, Subtract, and Exclusive OR operations.
- Only path for register-to-register transfers.

CONTROL INTERFACE (CTL-I)

- Provides a data path to and from the control module(s) attached.
- Provides communication between the microprogram and the control module(s) for control of device operations.

CHANNEL INTERFACE (CHL-I)

- Provides communication between the channel and the CU
- Provides a data path to and from the channel.
- May be single channel, two channel, or four channel interface.

3830-2 DATA FLOW INTRODUCTION

READ DATA PATH

Data from the device enters the CTL-I Buffer from CTL-I bus in and is transferred to the MA register. The microprogram transfers the byte from MA to B bus through the ALU and D bus to the MD register. The byte is transferred to the channel interface buffer and onto the channel bus in lines.

WRITE DATA PATH

Data from the channel enters the channel interface buffer from channel bus out and is transferred to the NA register. The microprogram transfers the byte from NA to the B bus, through the ALU and D bus to the TA register. The byte is transferred to the CTL-I buffer and onto the CTL-I bus out lines.

3830-2

BU0400 Seq 2 of 2 Part No. (8)

2347191

437402A 437405 15 Aug 72

437408 16 Oct 72

437414 4 Jun 73

447460 19 Dec 75

IBM CONFIDENTIAL

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER















© Copyright IBM Corporation 1972, 1973, 1975





15 Mar 72



































































3830-2 DATA FLOW Refer to INTR 20 for description of conceptual units. INTR 105 through **CONTROL STORAGE** MICROPROGRAM LOAD (MPL) FILE INTR 140 provide more details of the INTR 105 **INTR 105** 3830-2 circuits. Refer to referrenced Read Data Controls sections for descriptions of circuit operations, and CMD section MICROPROGRAM LOAD ATTACHMENT Address Bus MPL for 3830-2 operations. INTR 105 **▼** WRITE BUS READ BUS **CE PANEL** INTR 110, PANEL 10 **CONTROL STORAGE CONTROL CIRCUITS** CE Controls **CE CONTROLS** INTR 110 INTR 110 Register From SA, SB, SC, ∫To SA, SB, SC, SD SD Registers Registers MPL Read Data (One Byte) To SA, SB, SC, SD Registers MPL Drive Controls MICROPROGRAM DATA CE Data Bu **FLOW CONTROLS** TD Register Bits CTL-I Controls (TC6, 7) (TB0-2)
CTL-I Register to MA Register Bits READ BUS To A Register ST4-Index INTR 115 To ST Register MD, TC, NA, And Controls **Controls to Control Module** Tag Bus **CHANNEL** INTERFACE CONTROL INTERFACE CHANNEL TAGS OUT INTR 140 INTR 120 Controls From Control Module


3830-2 DATA FLOW INTR 100

447460

19 Dec 75








CONTROL INTERFACE (CTL-I)


CONTROL INTERFACE (CTL-I) **INTR 120**



3830-2

437402A 437404 437405 437414 BU0700 2347194 23 Jun 72

Seq 1 of 2



PREFACE TO CMD SECTION

The CMD section describes operations that are controlled by the functional microcode. Although the diagrams combine information pertaining to the 3330 attachment, 3340 attachment, 3340/3340-B2 attachment, 3330/3340 Intermix, and 3330/3340/3350 Intermix, only one of these features and its related microcode will be supplied on the SCU.

The diagrams also combine versions of the microcode pertaining to the various special features available for the SCU and device strings. These features, which may or may not be installed, include the following:

Two Channel Switch Two Channel Switch, Additional 32 Drive Expansion (provision for four device strings per CU path) String Switch (provision for two SCUs per device string; always included in 3340 SCU

Refer to MIC section for microblock and instruction format information.

CONTENTS

PREFACE TO CMD SECTION, CONTENTS

•	A A	
۰	IV	יטו

Command Summary Control Commands Sense Commands Read Commands Write Commands Search Commands		•	•		•	٠	٠	•	•	CMD 2
Control Commands—Descriptions										CMD 5
Device Control Operation										CMD 10
Control Commands—Objectives										CMD 15
Control Commands—Flowcharts										CMD 20
3830-2/Control Interface Operation										CMD 35
Search Commands—Descriptions										CMD 50
Search Commands —Objectives—Flowcharts	3									CMD 55
Write Commands—Descriptions										CMD 70
Write Operation										CMD 75
Write Commands—Objectives										CMD 77
Write Commands—Flowcharts			. •							CMD 80
Write Data Transfer			٠	•						CMD 90
Read Commands—Descriptions		,								CMD 100
Read Operation · · · · · · · · · · ·										CMD 105
Read Commands—Objectives	• .						٠			CMD 107
Read Commands—Flowcharts			•							CMD 110
Read Data Transfer			٠			٠	•			CMD 130
Sense Commands—Descriptions			•				٠.			CMD 140
Sense Commands—Objectives										CMD 142
Sense Commands—Flowcharts				•		•	٠			CMD 145
Transfer Inline Diagnostics to Control Unit				•		•	•			CMD 165
Read Diagnostic to System			٠			•	•			CMD 165
Polling Idle Loop and Initial Selection		•		•		•				CMD 170
Status Information			•	•	•	•	•	٠	٠	CMD 180
Unit Check										
Unit Exception`										
Initial Status Byte Pending Status Conditions Status Pending in the Control Unit Address Associated with Pending Status Status Pending in the Device Priority of Pending Status Conditions	•	•	•	•	•	•	•	•	•	CMD 181
Thorax of Femality Status Conditions										

Command Decode	•						CMD 183
Ending Sequence							CMD 190
Disconnected Command Chaining		•		٠			CMD 200
Command Retry (3330 and 3350) Seek Malfunctions Data or Command Overrun Defective or Alternate Track Data Error Correctable Data Error Not in Data Fields Uncorrectable Data Errors Correctable Data Errors in Data Field							
Command Retry Reorientation—CKD							CMD 220
Defect Skipping Examples (3340, 3340-B2, and 3350)			٠				CMD 230
Resets							CMD 250
Power-On Push Button (Manual) Selective System							
Rotational Position Sensing	•	•	•	•	٠		CMD 300
Disk Layout							CMD 305
Overflow Record	•	•	•	٠	•	•	CMD 400
Multiple Track (M/T) Operation, End of File, Orientation	on		•		•		CMD 430

microcode)

The charts and flowcharts in this section summarize the Storage Control Unit (SCU) commands used by the facility. They describe what the commands do and how they are controlled by the SCU.

CONTROL COMMANDS

Control commands are used to start operations not involving data recorded (or to be recorded) on the pack. These operations include positioning the access mechanism and selecting the head.

For most control functions, the entire operation is specified by the command code. If the command code does not specify the entire control function, the data address field of the CCW designates a main storage location containing the additional information.

SENSE COMMANDS

Two sense commands -- Sense I/O, and Read and Reset Buffered Log -- transfer sense bytes of usage/error log information from the facility to the using system.

Sense I/O Type transfers device type information to the using system.

Test I/O, which is a programmed instruction and not a channel command word (CCW), causes the status byte to be sent to the channel in the initial selection sequence.

READ COMMANDS

Read commands transfer information from the subsystem to main storage of the using system. On all Read commands, the device checks (by means of correction code bytes) the validity of each area of a record as the record is read from a track. A parity bit is added to each byte as it is sent to the channel. All Read commands can operate on overflow records and, except for Read IPL, Read Sector and Read Multiple Count Key Data (CKD), can operate in multitrack mode.

WRITE COMMANDS

Write commands transfer data from main storage to the device for recording on the disk pack. While writing data on the disk pack, the device appends the appropriate correction code bytes to each count, key, and data field as they are written.

Write commands can be grouped into: (1) format Write commands, used to establish records, and (2) nonformat Write commands, used to update previously written records.

SEARCH COMMANDS

Search commands transfer a specific number of bytes from main storage to the SCU. The SCU compares these bytes with data read from a track record. When the condition specified in the search command is satisfied, the status modifier bit is set. The status bytes hold the condition of the status modifier bit until that bit is reset.

Command Summary

			Hex	Code	Page			
	Туре	Command Name	Single Track	Multi- Track	Command Objective	Command Flowchart	Command Example	Command Description
	Control	No Operation Seek Seek Cylinder' Seek Head Space Count Recalibrate Restore Set File Mask Set Sector Diagnostic Load Diagnostic Write	03 07 08 18 0F 13 17 1F 23 53 73	1111111111	CMD 16 CMD 15 CMD 15 CMD 15 CMD 16 CMD 16 CMD 15 CMD 15 CMD 15 CMD 16 CMD 16	CMD 25 CMD 20 CMD 20 CMD 20 CMD 30 CMD 20 CMD 25 CMD 25 CMD 25 CMD 25 CMD 25 CMD 30	CMD 35	CMD 5
	Sense	Test I/O Sense I/O Read and Reset Buffered Log Read Diagnostic Status 1 Device Release Device Reserve Sense I/O Type* Unconditional Reserve**	00 04 A4 44 94 B4 E4	111111	CMD 142	CMD 145 CMD 145 CMD 145 CMD 150 CMD 150 CMD 150 CMD 145 CMD 150	- - - - - -	CMD 140
	Read	Read Data Read Key, Data Read Count, Key, Data Read RO Read Count Read Home Address Read IPL Read Sector Read Multiple Count Key Data*	06 0E 1E 16 12 1A 02 22	86 8E 9E 96 92 9A 	CMD 107	CMD 120 CMD 120 CMD 120 CMD 110 CMD 110 CMD 110 CMD 125 CMD 125 CMD 125 CMD 125	CMD 130	CMD 100
	Write	Write Data Write Key, Data Write Count, Key, Data Write Spec Count, Key, Data Write R0 Write Home Address Erase	05 0D 1D 01 15 19	- - - - - - -	CMD 77	CMD 85 CMD 85 CMD 85 CMD 85 CMD 80 CMD 80 CMD 80	CMD 90	CMD 70
X	Search	Search Home Address Search Equal ID Search High ID Search High, Equal ID Search Equal Key Search High Key Search High, Equal Key	39 31 51 71 29 49 69	89 81 D1 F1 A9 C9 E9	CMD 55	CMD 55		CMD 50

^{*} Supported only in 3330/3340/3350 intermix and 3340/3344 microcode loads.

3830-2

BX0200 2347195 447460 447461 447463 Seq 2 of 2 | Part No. (8) E/C History 19 Dec 75 12 Mar 76 | 16 Dec 76

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

COMMAND SUMMARY CMD 2




^{**}Supported only in 3330/3340/3350 intermix microcode loads.

CONTROL COMMANDS—DESCRIPTIONS

CONTROL COMMANDS-DESCRIPTIONS

CMD 5

					ERROR CONDITIONS				
COMMAND	CODE	FUNCTION	DETAIL DESCRIPTION	DATA TRANSFERRED ACROSS CHANNEL	ERROR TYPE	COMMAND EXECUTED	SENSE BIT SET	PRESENTED DURING ENDING STATUS	PRESENTED DURING INITIAL STATUS
Seek	07			Six address bytes	Fewer than six address bytes				
Seek Cylinder	ОВ	 Move the access to the cylinder specified by the seek address. Select the head specified by the seek address. 	CMD 20	Six address bytes. For 3330 and 3350 series drives, only the five low-order bits of the sixth byte are used for the seek address.	transferred. Address validity.	No	Command Reject. Command Reject.	Unit Check. Channel End. Device End.	
Seek Head	1B	Select the head specified by the seek address		For 3340 series drives, only the four low-order bits of the sixth byte are used.	Bus out parity.		Bus Out Parity.		
No Operation	03	No action. Channel End and Device End are presented during initial status.	CMD 25				•		
Recalibrate	13	Move the access to cylinder zero and select head zero	CMD 20	None					
Restore	17	No action. Zero initial status is followed by final status of Channel End and Device End.	CMD 25						
Set File Mask	1F	Set file mask to indicate permitted Write and Seek commands	CMD 20	One byte of file mask data	More than one Set File Mask command issued in a chain of CCWs	No	Command Reject		Unit Check
Space Count		When chained from a Read, Search, Write, or Space Count command this command locates the start of the next count field (including R0), spaces over the count field, and ends with Channel End and Device End in the gap before the Key field.	CMD 30	Three bytes used as key length	Index point occurs before an address marker is read.		No Record Found.	Unit Check.	
opaco esam	0F	When not chained, Space Count searches for index, spaces over gap 1, home address, gap 2, and R0 count. End operation in gap following R0 count with Channel End and Device End.	CIVID 30	(one byte) and data length (two bytes) for the next command	Index point sensed while spacing a count area.		Invalid Track Format.	Channel End. Device End.	
Set Sector (Feature on 3340 series drives)	23	Used on disconnected command chaining channels to eliminate the need for the channel to maintain connection with the control unit while waiting for the selected record to reach the head.	CMD 25	One byte specifies angular track position (0-127 for 3330 and 3350 series drives, or 0-63 for 3340 series drives)	Angular position specified is greater than 127 (3330 and 3350 series drives) or 63 (3340 series drives) and less than 255	No	Command Reject	Unit Check. Channel End. Device End.	
Diagnostic Load	53	Transfer the specified 512-byte block from the 23FD to the control storage buffer	CMD 25	One byte of control information addresses one sector on the 23FD	Invalid 23FD address	No	Command Reject	Unit Check. Channel End. Device End.	
Diagnostic Write	73	Transfer an inline test from main storage to the CU and executes the test	CMD 30	A maximum of 512 bytes of inline diagnostic microprogram	Fewer than 400 bytes	No	Command Reject	Unit Check. Channel End. Device End.	



| Seq 2 of 2 | Part No. (8)

© Copyright IBM Corporation 1972, 1973, 1975

15 Mar 72

15 Aug 72 2 Nov 73

19 Dec 75

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

DEVICE CONTROL OPERATION

CMD 10



CONTROL COMMANDS — OBJECTIVES (Part 1 of 2)

SEEK (07) SEEK CYLINDER (0B) SEEK HEAD (1B)

Refer to CMD 10 for subsystem components used. Refer to CMD 20 for flowcharts and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- Check for Set File Mask limitations. (See CMD 20.)
- If errors occur, present Unit Check, Channel End, and Device End in status. Set command reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer six-byte address from the channel.
- 1. If CCW > six, transfer only six bytes.
- 2. If CCW < six, do not execute command; present Unit Check, Channel End, and Device End in ending status. Set Command Reject in sense data.
- 3. If a Bus Out Parity Error is detected, present Unit Check, Channel End, and Device End in ending status. Set Bus Out Parity in sense data.
- Check address for validity. If invalid, present Unit Check, Channel End, and Device End in ending status. Set Command Reject in sense data.
- Check device status and position.
- 1. If not at requested address, control transfer of seek address information to the selected controller/device.
- 2. If at requested address, present Channel End and Device End in ending status.
- 3. If CTL-I or controller errors (check 2) are detected, present Unit Check, Channel End, and device end in ending status. Set Equipment Check in sense
- 4. Start access motion and present only Channel End in status to the channel.

Note: Channel can disconnect while waiting for Seek operation to complete.

- 5. Receive Seek Complete indication from controller/ device and present Device End to the channel.
- 6. If Seek Incomplete and/or Check 2 occurs:

3330 and 3350: Do not present Device End to the channel; go into retry mode. (See CMD 210 and Note 1.)

3340: Present Unit Check, Channel End, and Device End in ending status. Set Equipment Check in sense data.

RECALIBRATE (13)

Refer to CMD 10 for subsystem components used. Refer to CMD 20 for flowcharts and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- Check for Set File Mask limitations. (See CMD 20.)
- If errors occur, present Unit Check, Channel End. and Device End in status. Set command reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Send control data across CTL-I to cause the selected controller/device to return the access to cylinder 0 and select head 0.
- 1. If CTL-I or controller errors (Check 2) are detected, present Unit Check, Channel End, and Device End in ending status. Set Equipment Check in
- 2. Start access motion and present only Channel End in status to the channel.

Note: Channel can disconnect while waiting for Seek operation to complete.

- 3. Receive Seek Complete indication from controller/ device and present Device End to the channel.
- 4. If no Seek Complete occurs or Seek is to an address other than cylinder 0, head 0:

3330 and 3350: Do not present Device End to the channel; go into retry mode. (See CMD 210 and Note 1.)

3340: Present Unit Check, Channel End, and Device End in ending status. Set Equipment Check in sense data.

Note 1: Correct access position is verified on the next Read or Search command to this device. If the access position is incorrect, the control unit suspends the Read or Search command and starts a retry (CMD 210). The control unit performs a Seek to the last seek address for this device. When Seek Complete is received from the device. the control unit continues with the original Read or Search command. This sequence repeats until the correct position is achieved or a retry count of 10 is reached. If retry is unsuccessful, Unit Check. Channel End, and Device End are presented to the channel. Seek Error, with permanent bit on, is set in the sense data.

SET FILE MASK (1F)

Refer to CMD 10 for subsystem components used. Refer to CMD 20 for flowcharts and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- Check for previous SFM in the same chain of com-
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer one byte of data from channel to the control unit. (See CMD 20 and CTRL 650.)
- Check for transfer errors (Check 2).
- 1. If a Bus Out Parity Error is detected, present Unit Check, Channel End, and Device End in ending status. Set Bus Out Parity in sense data.
- 2. If no error occurs, present Channel End and Device End in ending status.
- Use file mask byte data to control later Write and Seek commands. (See CMD 20.)

SET SECTOR (23)

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references. Refer to CMD 300 and 305 for descriptions of rotational position sensing.

CONTROL COMMANDS – OBJECTIVES (Part 1 of 2) CMD 15

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. (See SENSE 1 and CTRL
- If no errors occur, return zero status to the channel.
- Transfer the relative angular track position byte from the channel to the control unit. If a Bus Out Parity Error is detected, present Unit Check, Channel End, and Device End in ending status. Set Bus Out Parity in sense data.
- Check byte for validity: If more than 127 and less than 255 on 3330 and 3350 (or more than 63 and less than 255 on 3340), present Unit check, Channel End, and Device End in ending status. Set command reject in sense data. If the RPS feature is not installed on the 3340, present Channel End and Device End in ending status. A No Operation command is performed, and track orientation is lost.
- If byte is 255, present Channel End and Device End to the channel. Track orientation (see CMD 430) is
- Present Channel End to the channel. The channel should indicate chaining and disconnect.
- If byte is zero, transfer control information to the controller/device to cause reselection of the channel (by request in line) before index point.
- If byte is 1 to 127 for 3330 (63 for 3340), adjust the sector number to compensate for channel reconnection delay. Also, transfer control information to the controller/device to cause reselection before the requested sector.
- If reselection is not accepted by the channel, Request In is dropped and is raised again on the next revolu-
- If Check 2 is indicated in CTL-I or controller/device. present Unit Check and Device End in ending status. Set Equipment Check in sense data.
- If operation is completed correctly, present Device End in ending status.

3830-2

BX0350 2354810 Seq. 1 of 2 Part No. (8)

437415 437417 2 Nov 73

447460

447461 12 Mar 76

19 Dec 75

© Copyright IBM Corporation 1973, 1974, 1975, 1976

CONTROL COMMANDS – OBJECTIVES (Part 1 of 2) CMD 15

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel
- A No Op is performed.
- Present Channel End and Device End in ending status.

NO OPERATION (03)

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If errors occur, present Channel End and Device End in initial status.
- Reset track orientation. (See CMD 430.)
- May cause records or parts of records to be skipped.

DIAGNOSTIC LOAD (53)

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references. Refer to CMD 165 for description of the use of this command.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer one byte of control data from the channel to the control unit. This byte identifies the 23FD track address and sector for the selected diagnostic test. If a Bus Out Parity Error is detected, present Unit Check, Channel End, and Device End in ending status. Set Bus Out Parity in sense data.
- Control movement of 23FD head to the selected track
- Control reading of selected test to buffer area of control storage. (See CTRL 650.)
- If MPL errors occur (see MPL 290 and 295), present Unit Check, Channel End, and Device End in ending status. Set Equipment Check in sense data.
- If transfer is correct, present Channel End and Device End in ending status.

DIAGNOSTIC WRITE (73)

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references. Refer to CMD 160 for description of the use of this command.

- Check for valid command.
- Check SFM (see CMD 20) to see if command is al-
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject or File Protected in sense data (see SENSE 1 and CTRL
- If no errors occur, return zero status to the channel.
- Transfer a diagnostic test from the system storage to the control unit control storage buffer area. (See CTRL 650.)
- 1. If CCW count > 512, transfer only 512 bytes.
- 2. If CCW count < 512, transfer count specified but do not execute command; present Unit Check, Channel End, and Device End in ending status. Set Command Reject in sense data.
- 3. If a Bus Out Parity Error is detected, present Unit Check, Channel End, and Device End in ending status. Set Bus Out Parity in sense data.
- Initiate the diagnostic test.
- Store 16-byte error code in control storage. (See CTRL 650.)
- Present Channel End and Device End in ending sta-

SPACE COUNT (0F)

Refer to CMD 10 for subsystem components used. Refer to CMD 25 for flowcharts and CAS references.


- Check for valid command.
- Present Unit check, Channel End, and Device End in initial status (see SENSE 1 and CTRL 650) under any of the following conditions:
- 1. Command is chained from any format Write or Erase command.
- 2. Command is chained to any format Write, Erase, or Set File Mask command.
- 3. Index is detected before end of the Space Count operation.
- If no errors occur, return zero initial status to the channel.
- Space Count command sequence varies depending on preceding conditions:
- 1. If not chained from a Read, Search, Write, or Space Count command:
- a. Wait for index point.
- b. Clock over G1, home address field, and G2.
- 2. If chained from a Read, Search, Write, or Space Count command, locate next count field (including R0 count).
- 3. Space over count field located and receive three bytes of data (key length, and two bytes of data length) from the channel.

Note: If channel sends fewer than three bytes, use zeros for remaining bytes.


- 4. Set end of count field orientation in control storage. (See CMD 430.)
- If check 2 errors occur (from channel interface, CTL-I, or controller/device), present Unit Check, Channel End, and Device End in ending status. Set Equipment Check in sense data.
- If no errors occur, present Channel End and Device End in ending status.


CONTROL COMMANDS—FLOWCHARTS (Part 1 of 3)

CONTROL COMMANDS-FLOWCHARTS (Parts 1 of 3) **CMD 20**




BX0400 2347197 447460 447461 E/C History 19 Dec 75 Seq 1 of 2 Part No. (8) 12 Mar 76 © Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976





CONTROL COMMANDS-FLOWCHARTS (Part 2 of 3) CMD 25


CONTROL COMMANDS—FLOWCHARTS (Part 3 of 3)



LOCATE START OF NEXT COUNT FIELD (INCLUDING RO) NOTES 1,2,3,4,5-QK120 1,2,3,4,5-QS090 ABBREVIATIONS G1 = GAP BETWEEN INDEX POINT AND RO G2 = GAP BETWEEN COUNT AREA AND KEY AREA MLM0002 447460 CMD_30-R MAF JFL_5/29/75

437402A 437404 437405 437415 437417 447460 15 Mar 72 23 Jun 72 15 Aug 72 2 Nov 73 15 Apr 74 19 Dec 75 2347198 Part No. (8)

CONTROL COMMANDS-FLOWCHARTS (Part 3 of 3) CMD 30



3830-2/CONTROL INTERFACE OPERATION

3830-2/CONTROL INTERFACE OPERATION

CMD 35



Transfer address information to the drives.

Transfer status information to the control unit.

Transfer diagnostic information to the control unit.

Assume: Initial selection complete

Cylinder Seek Example

- Transfer low order cylinder address to cylinder address register (CAR).
- Transfer high-order cylinder address bit, reverse bit, and head address to head address register (HAR)
- Set difference of old and new cylinder addresses in the difference counter.
- 3 Read CAR contents to CU to check setting.
- 4 Read HAR contents to CU to check setting.
- 5 Read difference counter contents to CU to check setting.
- Send seek start to drive to begin seek operation in the drive.

Place 8 (transmit cylinder difference) on CTL-I tag bus (INTR 120)

Place difference of old and new cylinder address on the CTL-I bus out (INTR 120) for entry to diff counter


Place bit 5 (read CAR) on CTL-I bus out (INTR 120)

Place 8 (read HAR) on CTL-I bus out (INTR 120)

MA=CAR contents, SB=CAR input, should be equal

MA=HAR contents, SC=HAR input, should be equal

MA=difference counter contents, SD=difference input, should be equal



3830-2 BX060

 BX0600
 2347199

 Seq 1 of 2
 Part Number

 © Copyright IBM Corporation 1972, 1973

 437404
 437405
 437415

 15 Aug 72
 2 Nov 73

- Status byte bit 1, modifier, is set when a search is successful.
- If a Search command is unsuccessful, the search command must be reissued to continue the search.
- Multi-Track bit not on search until successful or index is passed twice.
- Multi-Track bit on head switches to the next track at index.

COMMAND	cc	DE	FUNCTION	DETAIL	DATA COMPARED	ERRORS	COMMENTS			
	Single Track	Multi- Track		DESCRIPTION		Set Unit Check, Channel End, Device End				
Search Home Address Equal	39	В9	Locate a home address field selected by the system	CMD 55	Four bytes (CCHH) of home address field from the selected drive and track, with CCHH from the system	Command Reject. Bus Out Parity. Overrun.				
Search ID Equal	31	B1	Locate a count field selected by the system	CMD 55	Five bytes (CCHHR) of the next count field from the selected drive and track, with CCHHR from the system	End of Cylinder. No Record Found. Data Check.	No Record Found.	No Record Found.	No Record Found.	
Search ID High	51	D1	Locate a count field selected by the system	CMD 55	Five bytes (CCHHR) of the next count field from the selected drive and track, with CCHHR from the system					Locates any ID from the track that is higher than the ID from the system
Search ID Equal or High	71	F1	Locate a count field selected by the system	CMD 55	Five bytes (CCHHR) of the next count field from the selected drive and track, with CCHHR from the system			Locates the ID from the track that is equal to, or any ID that is higher, than the ID from the system.		
Search Key Equal	29	А9	Locate a key field selected by the system	CMD 55	The key field bytes from the selected drive and track, with key from the system		The key field compared is key field of the next record (excluding R0), unless chained from a Read Count or Search ID command. If chained from a count operation the key field searched is in the same record.			
Search Key High	49	С9	Locate a key field selected by the system	CMD 55	The key field bytes from the selected drive and track, with key from the system		Same as Search Key Equal, except the key field located is any key field on the track that is higher than the key from the system			
Search Key Equal or High	69	E9	Locate a key field selected by the system	CMD 55	The key field bytes from the selected drive and track, with key from the system		Same as Search Key Equal, except the key field located is equal to or higher than the key from the system.			

3830-3

BX0600 2347199 seq 2 of 2 Part Number
 437402A
 437404
 437405
 437415

 15 Mar 72
 23 Jun 72
 15 Aug 72
 2 Nov 73

© Copyright IBM Corporation 1972, 1973

SEARCH COMMANDS—DESCRIPTIONS CMD 50



SEARCH COMMANDS

SEARCH COMMANDS CMD 55

SEARCH KEY EQUAL HIGH (69 OR E9) (SEE NOTE 3)

CLOCK THE


OBJECTIVES

SEARCH HOME ADDRESS EQUAL (39 or B9) SEARCH ID EQUAL (31 or B1) SEARCH ID HIGH (51 or D1) **SEARCH ID EQUAL OR HIGH (71 or F1)** SEARCH KEY EQUAL (29 or A9) SEARCH KEY HIGH (49 or C9) SEARCH KEY EQUAL OR HIGH (69 or E9)


Refer to CMD 75, CMD 90, CMD 105, and CMD 130 for subsystem components used (channel in write mode. CTL-I read mode).

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer number of bytes called for by the command (HA=4, ID=5, key=0 to 256) from the channel to the control unit. Read the same number of bytes from the selected controller/device.
- Byte by byte, make comparison called for by the command.
- 1. Compare data from device with data from the channel. For example, 5 from the device and 3 from the channel constitute a high condition.
- 2. If the CCW count is less than the field length, comparison is on the CCW count bytes only.
- 3. The first unequal condition (high or low) encountered sets the condition for the field.
- 4. If search condition is satisfied, set status modifier bit in the status byte.
- 5. If CCW count is less than field length, read balance of field to check for errors.
- If errors from channel interface, CTL-I, or controller/ device are found, present Unit Check, Channel End, and Device End in ending status. 3330 only: go to retry mode (see CMD 210); set appropriate bits in sense data.
- If no errors are found and:
- 1. Search condition is satisfied, present Status Modifier, Channel End, and Device End in ending status. Channel program should skip the next CCW (TIC*-8) and execute the following CCW.
- 2. Search condition is not satisfied, present Channel End and device end in ending status. Channel program should execute the next CCW (TIC*-8) and branch back to repeat the Search command.

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976



- If multitrack bit is off in the command, the search loop continues until satisfied or until two index points have been sensed. If two indexes are sensed first, present Unit Check, Channel End, and Device End in ending status. Set No Record Found indication in sense data.
- If multitrack bit is on in the command, the search loop continues until satisfied or until index is sensed. If index is sensed first, the head address is stepped +1 and the loop continues. If the head address is advanced past the last track in a cylinder, present Unit Check, Channel End, and Device End in ending status. Set End of Cylinder indication in the sense data.



SEARCH KEY HIG (49 OR C9) (SEE NOTE 3)

READ CONTROL BYTES AND READ FLAG BYTE

3830-2 BX0700 2347200 Seq. 1 of 2 Part No. (8)

447460 447461 **EC History** 19 Dec 75 12 Mar 76

COMMAND	со	DE	FUNCTION	DETAIL DESCRIPTION	DATA WRITTEN	ERROR	COMMENTS
	Single Track	Multi- Track				Set Unit Check-Channel and Device End	
Write Count, Key, Data	1D		Write one complete record on the selected drive and track	CMD 85	Count, key, and data fields of next record on the track. Data for the fields comes from the system. The count field flag byte, ECC, and gap data come from the SCU.	Command Reject. Bus Out Parity. Overrun. Invalid Track Format.	If file mask is violated, set Command Reject. Must be chained from Write RO; Write Count, Key, Data; Erase; or a successful Search Equal ID or Search Equal Key command. After last Count, Key, Data command on a track, write O's to index.
Write Special Count, Key, Data	01	_	Same as Write Count, Key, Data command except a 1 is written in bit 4 of the flag byte to indicate a record overflow segment	CMD 85	Same as that of Write Count, Key, Data command	·	Same as Write Count, Key, Data. Not used for last segment of an overflow record.
Erase	11	-	Erase remainder of track	CMD 85	Zeros	(Format Write commands)	The CU skips writing an address marker, sync byte, or ECC.
Write Home Address (HA)	19	_	3330 and 3350 Compatibility Modes*: Write the five-byte (FCCHH) home address field on the selected drive and track. 3340: Write the seven-byte (SD SD F CC HH) home address field on the selected drive and track. 3350—Native Mode: Write the 9-byte home address field (SD SD SD SD F C C H H) on the selected drive and track.	CMD 80	3330 and 3350 Compatibility Modes*: Five-byte (FCCHH) home address field transferred from the system. 3340: Seven-byte (SD SD F CC HH) home address field transferred from the system. 3350—Native Mode: Nine-byte (SD SD SD SD F C C H H) home address field transferred from the system.		3340 and 3350—Native Mode: Must be chained from a satisfied Search Home Address command (with a CCW count of 4 or more). If not, bit 6 of the flag byte must be set to 1 to indicate a defective track. If it is not, the command is rejected.
Write Record (R0)	15	-	Write count, key, data of RO.	CMD 80	Flag byte from HA field. CCHHRK_D_D_D from system written in count field. Key and data from system.		Same as Write Count, Key, Data except must be chained from a write HA or a successful Search HA Equal command
Write Data	05	_	Change the data field of a record	CMD 85	Data from the system. Write the number of bytes specified by the DLD bytes of the count field of the same record.	Command Reject.	If file mask is violated, set Command Reject. Must be chained from a successful Search Equal ID or Search Equal Key command.
Write Key-Data	0D		Change the key and data fields of a record	CMD 85	Data from the system. Write the number of bytes specified by the K _L and D _L D _L bytes of the count field of the same record.	Bus Out Parity. Overrun.	If file mask is violated, set Command Reject. Must be chained from a successful Search Equal ID command. If K _L = 0, operation is the same as Write Data.

*Note: For 3350 in compatibility modes, the HA is first read internally by the storage control to save the SD bytes. Then the SD bytes, along with the 5 bytes (F C C H H) transferred from the system, are written on the track.

3830-2

_						 		
٠ [0047000	Coo	447400	447404		1	1
	BX0700	2347200	See	447460	447461			ì
- 1		Part No. (8)	EC History	10 Dec 75	12 Mar 76	l	i	!
- 1	Seq 2 of 2	Fait 140. (6/		13 Dec 73	12 14101 70	1		1

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976


WRITE COMMANDS-DESCRIPTIONS

CMD 70



WRITE OPERATION

WRITE OPERATION **CMD 75**



3830-2

BX0800 2347201 Seq 1 of 2 | Part No. (8) 437402A 15 Mar 72

437404 23 Jun 72

437405 15 Aug 72

437415 2 Nov 73 437417 447460 15 Apr 74 19 Dec 75 UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

WRITE HOME ADDRESS (19) WRITE RECORD ZERO (15) Format Write **ERASE (11)** WRITE COUNT KEY DATA (1D) Commands WRITE SPECIAL COUNT KEY DATA (01) WRITE KEY DATA (0D) WRITE DATA (05)

Refer to CMD 75 and CMD 90 for subsystem components used. Refer to CMD 80 and 85 for flowcharts and CAS references.

- Check for valid command.
- Check for chaining prerequisites. These depend on the command:
- 1. If the command is Write CKD, Write Special CKD, or Erase, it must be chained from one of the following:
- a. Write RO.
- Write CKD.
- c. Successful Search Equal ID or Key. (A Read Data or Key Data may be between Search and Write.)
- 2. If the command is a Write R0, it must be chained from one of the following:
- Write HA.
- Successful Search HA.
- If the command is Write Data, it must be chained from a successful Search Equal ID or Key. Furthermore, the search must be on the full field from the disk.
- 4. If the command is Write Key Data, it must be chained from a successful Search Equal ID (all five
- 5. If the command is Write HA (3340 only), it must meet either of the following requirements:
- It must be chained from a satisifed Search HA with a CCW count of 4 or more.
- b. Bit 6 of the flag byte, transferred from the channel, must be 1, indicating a defective track.
- Check for Set File Mask limitations. (See CMD 20.)
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Write data, transferred from the channel, on the track selected by the system (plus correction code bytes at end of each field). The commands and their effects
- 1. Write HA: Locate index; write gap and control bytes (called for by the device type), bytes of data from the channel (five for 3330, seven for 3340), and start of following gap. In 3350 compatibility mode,

© Copyright IBM Corporation 1972, 1973, 1974, 1975

- SD information is not provided by the system. The storage control internally reads the home address field to obtain the existing SD bytes before the Write HA is executed.
- 2. Write R0: Start writing in gap before R0 count; write flag byte, count field, gap, key field (if required), gap, data field (if required), and start of next gap.
- 3. Write CKD and Write Special CKD: Locate gap before next count field; start writing in gap; write count field (flag is same as HA flag byte), gap, key field (if required), and start of next gap.

Note: In Write Special CKD, set flag byte bit 4 to 1.

- 1. Write Key Data: Start writing in gap; write key field (if required) and start of next gap.
- 2. Write Data: Locate gap before next data field; start writing in gap; write data field (if required) and start of next gap.
- 3. Erase: Operates as a Write CKD command, except:
- a. The data transferred from the channel is not written on the track; and
- b. Zeros are written in place of the data and to the end of the track.
- Format Write commands change the balance of the
- 1. After last format Write command in a chain, release the channel, write to the next index point, and reconnect after index.
- 2. Detection of Bus Out Parity Error causes presentation of Unit Check, Channel End, and Device End at end of field.
- 3. Detection of a data overrun causes presentation of Unit Check, Channel End, and Device End at the normal ending point of the operation, and causes 0s to be written after error is detected.
- Nonformat Write commands update existing records.
- 1. These commands change only data or key and data fields.
- 2. Each new record must be the same size as old record. (If CCW count is small, fill balance of field with 0s.)
- 3. These commands can be used to update overflow records. (See CMD 400.)

- 4. If data overrun is detected, present Unit Check, Channel End, and Device End in ending status. (3330 only: go into retry mode; see CMD 210.)
- If no errors occur, present Channel End and Device End in ending status.

3830-2

2347201 BX0800 Part No. (8) Seq. 2 of 2

437402A 437404 15 Mar 72

437405 15 Aug 72

437415

2 Nov 73

447460 437417 19 Dec 75 15 Apr 74

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

WRITE COMMANDS - OBJECTIVES CMD 77




WRITE COMMANDS—FLOWCHARTS (Part 1 of 2)


Refer to CMD 75 for subsystem components used.

Refer to CMD 77 for command objectives.

- Write commands store data from the system on the disk pack of a selected module.
- Format Write commands Write Home Address, Write R0, Write Count, Key, Data, and Erase - cause the balance of the track to be changed.
- Write Data and Write Key, Data commands change only the key and/or data fields of a record to be changed. (Field length stays the same.)
- Gap configurations may vary with device type; refer to device MLM.



WRITE COMMANDS—FLOWCHARTS (Part 1 of 2) **CMD 80**



NOTES

- 3330 ONLY P/N 2348805, 2348786, 2348787 3340 ONLY P/N 2348757, 2348996 3330/3340 INTERMIX P/N 2348802, 2348997 3330/3340/3350 INTERMIX P/N 4168811 3340/3344 P/N 4168816




MAJ JFL_5/29/75

3830-2

BX0900 2347202 Seq. 1 of 2 | Part No. (8)

447461 447460 EC History 19 Dec 75 12 Mar 76

CMD 80 WRITE COMMANDS—FLOWCHARTS (Part 1 of 2)



3830-2

BX0900 2347202 Seq 2 of 2 Part No. (8) See 447460 447461 EC History 19 Dec 75 12 Mar 76

©Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976


WRITE COMMANDS-FLOWCHARTS (Part 2 of 2)

CMD 85



WRITE DATA TRANSFER

WRITE DATA TRANSFER CMD 90



COMMAND	CODE		FUNCTION	DETAIL DESCRIPTION	DATA READ		: Check-Ci	and 3350) nannel End	COMMENTS	
, t	Single	Multi-					Data	Check		
		Track				Data Overrun	Correc- table	Uncor- rectable		
Read Data	06	86	Transfer data area of a record from drive to main storage	CMD 120	First data area after address marker or the data area of the record that was chained from the count or key area of the same record	Yes	Use ECC	Use Command Retry		
Read Key Data	0E	8E	Transfer key and data areas of a record from drive to main storage	CMD 120	First key, data area after address marker or the key, data area that was command-chained from the count area of the same record	Yes	Data field. Use ECC.	Use Command Retry	If the KL equals 0 the command is executed the same as a Read Data command	
Read Count Key Data	1E	9E	Transfer count, key, and data areas of a record from drive to main storage	CMD 120	Next record or first record after R0	Yes	Data field. Use ECC.	Use Command Retry	·	
Read Record Zero (R0)	16	96	Transfer RO (count, key and data) from the drive to main storage	CMD 110	RO	Yes	Data field. Use ECC.	Use Command Retry	When chained from a Search HA or Read HA command, the Read R0 command is executed immediately and does not initiate a search for index point	
Read Count	12	92	Transfer next count field (eight bytes) from the drive to main storage	CMD 110	Next record count field or first count field after R0	Yes		Use Command Retry		
Read Home Address	1A	9A	Transfer five bytes (FCCHH) to channel	CMD 110	Byte 0 = Flag. Byte 1 - Cylinder address. Byte 2 = Cylinder address. Byte 3 = 0. Byte 4 = Head address.	Yes		Use Command Retry		
Read Initial Program Load	02	-	Recalibrate to cylinder 0 and head 0, search for index point, and read R1 data from the drive to main storage	CMD 125	First data area after R0	Yes	Data field. Use ECC.	Use Command Retry	A Read IPL command cannot be preceeded by a Set File Mask command in the same chain	
Read Sector	22		Provide one byte of angular position information, which is used by a subsequent Set Sector command. When not chained from a Read, Write, or Search CCW, the byte transferred is the angular position required to access the last record processed on the drive. When chained, the byte transferred is the angular position of the record used in the previous CCW.	CMD 125					Causes loss of orientation	
Read Multiple CKD	5E		Transfer count, key, and data areas of the remaining records of the track from drive to main storage.	CMD 125	Start next record until end of track (excluding R0)	Yes	Use ECC	Yes	23FD Disk P/Ns 4168811 and 4168816 only	

ERRORS (3340)

Set Channel End, Device End, and Unit Check in status. Data overrun, correctable data check (data field only), or uncorrectable data check in sense data. For correctable data check, retry status is presented. When the command is reissued, unit check is presented, which breaks the command chain.

3830-2

2347203 -Seq 2 of 2 Part No. (8)


© Copyright IBM Corporation 1972, 1973, 1974, 1975

437417 15 Apr 74 437402A 437405 15 Mar 72 15 Aug 72 2 Nov 73 447460

IBM CONFIDENTIAL

READ COMMANDS—DESCRIPTIONS CMD 100





READ OPERATION READ OPERATION CMD 105 Reads data, selected by the system, from the disk surface CONTROL MODULE DEVICE STORAGE CONTROL UNIT and transfers it to the system. 6 SERDES 4 CONTROL CIRCUITS Decode the Read command Receives the modified frequence modulation (MFM) data from the module. Select the addressed module Recognizes gaps and synchronizes to the and head. • Check the status of the module and transfer the status Changes serial-by-bit drive data to 3 CHANNEL to the channel. serial-by-byte data. 2 CHANNEL SYSTEM CONTROLS • Set up the read controls in Sends data to the CU and ECC. Executes Start Executes the Controls the the module. Uses phase-locked oscillator (PLO) pulses I/O instruction. CCW to transfer timing of the trans-• Control the serial by byte to maintain synchronization when not which addresses the Read comfer of data and transfer of read data from the reading. a channel command to the CU control informacontrol circuits to the channel 10 DISK SURFACES mand word (CCW) Uses ECC bytes to check for errors. tion between the Transfers the interface. **READ CONTROLS** containing a Read channel and the address of the Contain bits of • Check subsystem for errors. command. CU. selected data to Set up the module to read data information on • Transfer ending status to the the CU. Checks parity from the disk. the magnetic the channel. of data transferred • Transfers data disk coating. • Change currents from the read Gap Control to the CU. • 3330 – Indicate retry status from the CU to head into data pulses to SERDES. to the channel if error occurs the system. SERIALIZER/ Provide the CU with status of Read Data and is a type that can be DESERIALIZER the module. retried, and set up to re-locate record. ECC CIRCUITS CTL-I PLO Track CHANNEL READ/WRITE READ DISK | Index Index Pulses SYSTEM CHANNEL CONTROL CIRCUITS CONTROLS CONTROLS HEAD SURFACES Read DEVICE Device Status CTL-I 1 Control Data INTERFACE CHL-I 1 CTRL 1 CONTROL STORAGE 9 READ/WRITE HEAD 7 DEVICE INTERFACE • Changes magnetic flux from pack to read current signals. Transfers read control information 5 ISC/CONTROL INTERFACE to the selected module. Selected head provides data pulses Transfers read control informs Servo head provides PLO pulses. • Transfers status of the selected ation to the control circuits. Servo head and circuits hold access at module to the CU. Transfers control/drive status selected track. to the CU. Transfers byte-by-byte data from the control module to the CU 437415 BX1050 2354811 447460 3830-2 READ OPERATION CMD 105 Seq 1 of 2 | Part No. (8) 2 Nov 73 19 Dec 75

© Copyright IBM Corporation 1973, 1975

UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

READ MULTIPLE COUNT KEY DATA (5E) READ HOME ADDRESS (1A or 9A) READ RECORD ZERO (16 or 96) READ COUNT (12 or 92) **READ COUNT KEY DATA (1E or 9E)** READ KEY DATA (0E or 8E) **READ DATA (06 or 86) READ INITIAL PROGRAM LOAD (02)**

Refer to CMD 105 and CMD 130 for subsystem components used. Refer to CMD 110 through CMD 125 for flowcharts and CAS references. Refer to CMD 400 for Read overflow operations. Read to CMD 430 for Read multitrack operations.

- Check for valid command.
- No requirement for preceding CCWs except that no Set File Mask command may precede a Read IPL in the same chain.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer data, from the disk track selected by the system, through the control unit to the channel.

Note: Correction code bytes for each field are read and checked. HA, count, and key fields are stored in control storage for use in error correction (3330 only: retry and correct in control storage.) The commands and their effects are:

- 1. Read Home Address: Wait for index; clock gap and control bytes; read five bytes (FCCHH); end in gap.
- 2. Read R0:If not in gap after HA, wait for index; clock gap, control bytes, HA field, and gap. Balance of operation is the same as Read CKD opera-
- 3. Read count: Clock through all fields and gaps until a count field is located (excluding R0 count); read eight bytes of data (CCHHRKDD); end in gap.
- 4. Read CKD: Clock through all fields and gaps until a count field is located (excluding R0 count); read the count field data; clock gap and read key data (if required); clock gap; read data field (if required); end in gap.
- 5. Read Key Data: Clock through all fields and gaps (including R0 key) to the next key field; read key field; clock gap; read data field; end in gap. If key CCW count = 0, this command is the same as a Read Data command.

Copyright IBM Corporation 1973, 1975

- 6. Read data: Clock through all fields and gaps (including R0 data) to the next data field; read data field; end in gap.
- 7. Read IPL: Seek to track 0 and select head 0; wait for index; clock all gaps and fields to the data field of record 1; read data field; end in gap.
- If Check 2 errors are indicated, end operation and present Unit Check, Channel End, and Device End in ending status. Set appropriate sense data in control
- If Data Overrun or Data Check is indicated, do one of the following:
- 1. If 3330 or 3350: Entry retry mode.
- 2. If 3340: Present Unit Check, Channel End, and Device End in ending status. Set Data Check or Data Overrun in sense data.
- If no errors occur, present Channel End and Device End in ending status.
- 8. Read Multiple CKD: Clock through all fields and gaps until a count field is located (excluding R0 count), read the count field data, clock gap and read key data (if required); clock gap; read data field (if required); repeat the Read operation until index.

If Data Overrun or Data check is indicated, present Unit Check, Channel End, and Device End in ending status. Set Data Check or Data Overrun in sense data.

READ SECTOR (22)

Refer to CMD 105 for subsystem components used. Refer to CMD 300 and CMD 305 for use of the command.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer angular position information from controller/ device to the control unit, and send one byte to the channel.
- 1. Normally this information is the angular position required to reprocess the last record processed on the device selected.

- 2. For 3330: if a Seek or Set Sector command has been executed, or if a device power-on or system reset has occurred, the byte is zero.
- If Check 2 errors are indicated, present Unit Check, Channel End, and Device End in ending status. Set appropriate sense data in control storage.
- If no errors occur, present Channel End and Device End in ending status.

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER READ COMMANDS OBJECTIVES CMD 107

3830-2

BX1050 2354811 437415 447460 Seq. 2 of 2 | Part No. (8) 2 Nov 73 19 Dec 75













































































READ COMMANDS—FLOWCHARTS (Part 1 of 4)

Refer to CMD 105 for sub-system components used.

Refer to CMD 107 for command objectives.

Read commands transfer data from a selected disk

storage module to the system.

Read commands can operate in multi-track mode. Multi-track operations (high order bit of command on) allow the CU to cause automatic head switching at index time without a Seek Head command.

Read Count Key, Data; Read Key, Data; and Read Data commands can operate on overflow records. Overflow records allow data records of more than one track in length. Overflow operations indicated by a bit in theflag byte.

With 3330 device selected, if a data check is detected during a Read command, the CU uses ECC to correct the error, if correctable, or command retry if not. With 3340 or 3350 device selected, if a data check is detected during a Read command, the CU uses ECC to correct the error, if correctable and in the data field (there is no correction capability on HA, count or key fields). The 3350 uses command retry if the error is not correctable.


NOTES

1. THIS FLOWCHART IS USED WITH MULTIPLE MICROCODE VERSIONS. THE FOLLOWING DIGITS ARE USED TO IDENTIFY THE MICROCODE AND CORRESPONDING CAS PAGE REFERENCES!


1 - 3330 ONLY - P/N 2348805, 2348786, 2348787 2 - 3340 ONLY - P/N 2348757, 2348996 3 - 3330/3340 INTERMIX - P/N 2348802, 2348997 4 - 3330/3340/3350 INTERMIX - P/N 4168811


 FOR A GIVEN BLOCK IN THE DIAGRAM, THE ACTUAL PAGE NUMBER MAY DEPEND ON THE DEVICE TYPE SELECTED.
 ABBREVIATIONS


DL = DATA LENGTH ECC = ERROR CORRECTION CODE KL = KEY LENGTH



READ COMMANDS-FLOWCHARTS (Part 1 of 4) CMD 110







3830-2

BX1100 2347204 Seq. 2 of 2 Part No. (8)

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

 437402A
 437404
 437405
 437415
 437417
 437417
 437417
 15 Apr 74
 19 Dec 75

447461

READ COMMANDS-FLOWCHARTS (Part 2 of 4)


CMD 120



or condition of the con

READ COMMANDS—FLOWCHARTS (Part 3 of 4)


READ COMMANDS—FLOWCHARTS (Part 3 of 4) **CMD 125**



2347205 BX1200 Seq. 1 of 1 Part No. (8)

447461 447460 437402A 437404 437405 437415 437417 15 Mar 72 23 Jun 72 15 Aug 72 2 Nov 73 15 Apr 74 19 Dec 75 12 Mar 76 © Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

READ COMMANDS-FLOWCHARTS (Part 3 of 4)





READ DATA TRANSFER

CMD 130

READ DATA TRANSFER

• Read data from the disk and transfer the data to the system.





BX1300 2347206 Seq. 1 of 2 | Part No. (8)

See 447461 447463 E/C History 12 Mar 76 16 Dec 76

Command	Code		E.m.aian	D. 4 11 D. 4 14 14	D. -	Errors	6
	Single Track	Multi-Track	- Function	Detail Description	Data Transferred	Set Unit Check-Channel and Device End	Comments
Test I/O	00	-	Determine the status of a device on a channel.	CMD 145	One status byte.	Command Reject. Bus Out Parity.	Status byte is normally zero.
Sense I/O	04	_	Determine the type of error or unusual condition that caused the last unit check.	CMD 145	24 bytes of sense information.	Command Reject. Bus Out Parity.	Sense data is reset after transfer.
Read and Reset Buffered Log	A4		Supply usage or error statistics on the addressed drive.	CMD 145	24 bytes of statistics on the drive drive.	Command Reject. Bus Out Parity.	Data is reset after transfer.
Read Diagnostic Status 1	44	_	Determine the type of error(s) found on running a diagnostic test (part of a diagnostic write command). Transfer a diagnostic test from the storage control unit to the system (after a diagnostic load command).	CMD 150	16 bytes of error code message. 512 bytes of diagnostic test data.	Command Reject. Bus Out Parity. Overrun.	If the command is not preceded by a Diagnostic Write or Load command, 16 bytes of data from the error code message area are transferred.
Device Reserve	B4	_	Set bits in control storage and in controller (with String Switch feature) to reserve addressed devices. Transfer 24 bytes of sense data to the channel.	CMD 150	24 bytes of sense information.	Command Reject. Bus Out Parity.	If command is not the first one in the chain, Command Reject will be set in sense data.
Device Release	94	-	Store null value in control storage and in controller (with String Switch feature) to cancel reservation for devices addressed. Transfer 24 bytes of sense data to the channel.	CMD 150	24 bytes of sense information.	Command Reject. Bus Out Parity.	If command is not the first one in the chain, Command Reject will be set in sense data,
Sense I/O Type	E4		Determines the I/O device type and model number.	CMD 145	7 bytes of sense information.	Command Reject. Bus Out Parity.	Supported only in 3340/3344 Intermix microcode (P/N 4168816) and 3330/3340/3350. Intermix microcode (P/N 4168811 at EC 442498 or later.)
Unconditional Reserve	14	_	Resets bits in control storage and in controller to cancel reservation for addressed device for another path. It then sets bits to reserve addressed device via this path.	CMD 150	24 bytes of sense information	Command Reject. Bus Out Parity. Equipment Check.	Supported only in 3330/3340/3350 Intermix microcode (P/N 4168811 at EC 437464 or later).

BX1300 2347206 Seq. 2 of 2 Part No. (8)
 See
 447461
 447463

 EC History
 12 Mar 76
 16 Dec 76

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

SENSE COMMANDS-DESCRIPTIONS CMD 140



SENSE COMMANDS — OBJECTIVES

TEST I/O (00)

Refer to CMD 145 for flowchart and CAS references.

- Test I/O is not part of a CCW from the channel.
- Test I/O is an immediate command and has only one status byte.
- The initial status byte presented is normally zero.
- If status for the selected device has been stacked or is pending (see CMD 181), present it to the channel.
- Sense data in control storage is not changed unless a Unit Check occurs on the Test I/O command (Bus Out Parity, Command Reject).

SENSE I/O (04)

Refer to CMD 145 for flowchart and CAS references. Refer to SENSE 1 for sense data layout and bit meanings.

- Sense data was set up, in control storage, in the proper format. This was done by the end procedure routine of the command that presented the unit check. (See CMD 190.)
- A Unit Check status on a command sets up a contingent connection state (see CMD 181) on the selected controller/ device. The Unit Check also forces a busy condition to other addresses.
- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End. and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Transfer 24 bytes of sense data from control storage to the channel. Fewer than 24 bytes are transferred if the channel truncates the operation.
- Reset the sense data in control storage.
- Present Channel End and Device End in ending sta-

READ AND RESET BUFFERED LOG (A4)

Refer to CMD 165 for subsystem components used. Refer to CTRL 650 for layout of log data in control storage. Refer to CMD 145 for flowchart and CAS references. Refer to SENSE 1 for environmental data mean-

- Log data is information pertaining to the operation of a given device.
- Data transferred is the same as sense format 6.
- 1. If limits are exceeded, a Unit Check is presented, and a Sense I/O command will transfer format 6 data.
- 2. If the CPU program calls for the data (that is, the end-of-day routine) with a Read and Reset Buffered Log command, the sense data is set up and transferred to the channel. To clear the complete log, the command must be repeated for each device attached.
- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors occur, return zero status to the channel.
- Set up sense data format 6 in control storage. Normally, this data is in coded form in log area of control
- Transfer 24 bytes of data to the channel. (Twenty-four is maximum; transfer fewer bytes if CCW count is less.)
- Reset log area for the selected device. Reset sense data area of control storage.
- Present Channel End and Device End in ending status.

READ DIAGNOSTIC STATUS 1 (44)

Refer to CMD 160 and CMD 165 for use of command and subsystem components used. Refer to CTRL 650 for layout of control storage error code message data. Refer to CMD 150 for flowchart and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End. and Device End in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)

- If no errors occur, return zero status to the channel.
- Transfer data from control storage to the channel.
- 1. If the command is chained from a preceding Diagnostic Write CCW, transfer 16-byte error code message. Sixteen is maximum; if CCW count is less than 16, transfer CCW count only.)
- 2. If the command is chained from a preceding Diagnostic Load CCW, transfer 512-byte block of data (diagnostic test).
- a. If CCW count > 512, transfer only 512 bytes.
- b. If CCW count < 512, transfer CCW count and set Command Reject.
- 3. If no diagnostic Write or Load command, transfer 16 bytes from error code message area. (Data is invalid.) If CCW count is less than 16, transfer CCW count only.)
- If Bus Out Parity Error or Command Reject is indicated, present Unit Check, Channel End, and Device End in ending status. Set appropriate bits in sense
- If no errors occur, present Channel End and Device End in ending status.

UNCONDITIONAL RESERVE (14)

- Used with SCUs with the string switch feature installed. (See Note 1.)
- Check for valid command.
- Must be first command in chain.
- If errors occur, present Unit Check, Channel End, and device end status. Set Command Reject in sense data (see SENSE 1 and CTRL 650).
- If no errors, return zero status to the channel.
- Check addressed controller/device:
- 1. If controller or device is 3350 operating in 3330-1 compatibility mode, set Command Reject.
- 2. Force reset of Reserve indication to addressed device on other channel and set Reserve indication for addressed device in control unit and controller.
- Balance of operation is the same as a Sense I/O operation.

SENSE COMMANDS – OBJECTIVES CMD 142

DEVICE RESERVE (B4)

- Used with SCUs with more than one channel attached or with the string switch feature installed. (See Note 1.)
- Check for valid command.
- No requirement for preceding CCWs, except that the command must not be preceded by a Set File Mask command in the same chain.
- If errors occur, present Unit Check, Channel End, and device end in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors, return zero status to the channel.
- Check addressed controller/device:
- 1. If controller is out of service (powered down Interface Disabled, etc.), set up to present condition code 3. (See Note 2.)
- 2. If device is reserved to other channel or control unit, set Pending Device End indicator.
- 3. If device is available, set Reserve indication in the control unit and/or the controller.
- Balance of the operation is the same as a Sense I/O operation.

DEVICE RELEASE (94)

- Used with SCUs with more than one channel attached or with the string switch feature installed. (See Note 1.)
- Check for valid command.
- No requirement for preceding CCWs, except that the command must not be preceded by a Set File Mask command in the same chain.
- If errors occur, present Unit Check, Channel End, and device end in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.
- If no errors, return zero status to the channel.
- Check addressed controller/device:
- 1. If controller is out of service (powered down Interface Disabled, etc.), set up to present condition code 3. (See Note 2.)

Notes:

- 1. Refer to device MLM for circuit description of string switch feature.
- 2. On SCU with 3330 feature and without string switch feature, the command is executed.

- 2. If device is reserved to other channel or control unit, set Pending Device End indicator.
- 3. If device is available, reset Reserve indication in the control unit and/or the controller.
- Balance of the operation is the same as a Sense I/O operation.

SENSE I/O TYPE (E4)*

Refer to CMD 145 for flowchart and CAS references.

- Check for valid command.
- No requirement for preceding CCWs.
- If errors occur, present Unit Check, Channel End, and device end in status. Set Command Reject in sense data. (See SENSE 1 and CTRL 650.)
- If no errors, return zero status to the channel.
- Transfer 7 bytes of sense data to the channel as follows (Hex):

Byte 0 'FF' Byte 1 '38') Control Byte 2 '30' Unit Byte 3 '02' Type Byte 4 Device Type No. 331 331 331 331 331 331 Byte 5 Device Type No. | 30' | 30' | 40' | 40' | 44' Byte 6 Device Model No. '01' '11' '01' '02' '00' '00'

• Present Channel End and Device End in ending status.

*For microcode P/Ns 4168811 and 4168816 only.

3830-2

2347207 BX1400 Seq. 2 of 2 Part No. (8)

See EC History

447461 12 Mar 76

447463 16 Dec 76

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

SENSE COMMANDS – OBJECTIVES (Continued) CMD 143









































SENSE COMMANDS—FLOWCHARTS (Part 1 of 2)


- Execution of Sense Commands transfers sense and status information to using system.
- Sense information summary referenced on SENSE 1.





*FOR MICROCODE P/Ns 4168811 AND 4168816 ONLY


SENSE COMMANDS—FLOWCHARTS (Part 1 of 2)



3330-2 BX1450 4290609 447463 16 Dec 76 Copyright IBM Corporation 1976




CMD 145



SENSE COMMANDS-FLOWCHARTS (Part 2 of 2)

SENSE COMMANDS—FLOWCHARTS (Part 2 of 2)

CMD 150



BX1500 2347208 Seq. 1 of 2 | Part No. (8)


447461 447463 See 12 Mar 76 16 Dec 76 EC History

- Diagnostics stored in system diagnostic library can be sentto SCU to test subsystem.
- After diagnostic is run, error code is returned to system.

To provide maximum facility availability, the SCU can execute diagnostic tests on a drive concurrent with normal system operations on the remaining drives. This mode of operation allows the customer engineer to diagnose and repair most drive failures while the facility continues to operate other attached drives. The SCU provides a transient block of 512 bytes (128 words) of control storage to allow temporary residence for a specific diagnostic test.

The transient area is loaded under control of the Online Test Executive Program (OLTEP). A special command, Diagnostic Write, loads a selected test into control storage and instructs the CU to execute the test. Loading and execution can also be initiated from the CE panel.

After the test, error message information or test results are transferred from the SCU to main storage by a Read Diagnostic Status 1 command. If the CE panel is used, the test results are displayed in the CE panel indicators.



- Transfers diagnostic data t. the subsystem.
- Transfers error code from subsystem to the system.

5 CONTROL STORAGE

- Stores main microprogram to control Diagnostic Write and Read Diagnostic Status 1 commands.
- Stores diagnostic from system in a buffer area.
- Stores error code for any errors found.

447461 447463 BX1500 | 2347208 **3**830-**2** EC History | 12 Mar 76 16 Dec 76 Seq. 2 of 2 | Part No. (8)

TRANSFER INLINE DIAGNOSTICS TO CONTROL UNIT

CMD 160









































READ DIAGNOSTICS TO SYSTEM

CPU

• Diagnostic tests resident in diagnostic library stored on the CE diagnostic 23FD disk (MPL file) can be read to CPU of using system.

• Execution of Diagnostic Load CCW followed by Read Diagnostic Status 1 transfers 512 bytes from 23FD to CPU.

Any diagnostic test stored on the CE 23FD disk can be selected by the using system. To transfer the diagnostic test, the using system must execute a Diagnostic Load CCW followed by a Read Diagnostic Status 1 command. The Diagnostic Load command transfers 512 bytes (containing the specific diagnostic) from the 23FD to control storage. The Read Diagnostic Status 1 command then transfers the 512 bytes from control storage to the using system main storage. Refer to CMD 25 and CMD 30 for description of the command operations.

4 23FD DRIVE

- Provides drive for disk.
- Provides for movement of head from track to track.
- Picks up data signals from disk via read head

5 23FD INTERFACE

- Starts 23FD drive motor.
- Moves ahead to track selected by the Diagnostic Load commands.
- Moves disk into contact with the head.
- Reads 512 bytes of data from the disk

1 SYSTEM CHANNEL INTERFACE 23FD DRIVE • Executes a Start I/O instruction that addresses a MPL 1 Diagnostic Channel command. Controls timing of data to and from the channel. Servo Drive Diagnostic Data After receiving Device End status, executes a Start Checks parity of data transferred to the SCU. I/O instruction that addresses a Read Diagnostic Status 1 command. 23FD INTERFACE MPL 245 Diagnostic Servo Control Read Control Data Power On Control Address Data Command Data CHANNEL CONTROL CIRCUITS Status and CONTROLS SYSTEM CHANNEL Diagnostic Data CHL-I 1 CTRL 1 Diagnostic Sense Data Diagnostic Out, and Diagnostic Microprogram Address Control **CONTROL STORAGE CTRL 600** 2 CHANNEL

SCU

 Transfers address and command information to the selected subsystem.

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

- Transfers status of subsystem to the system.
- Transfers diagnostic from subsystem to system storage.

6 CONTROL STORAGE

- Stores microprogram to control the operation of subsystem.
- Stores diagnostic data read from 23FD by the Diagnostic Load operation. This data is then transferred by the Read Diagnostic Status 1 command.
- Reads diagnostic data out to CU on diagnostic sense operation.

7 CONTROL CIRCUITS

Decode the Diagnostic Load command.

READ DIAGNOSTICS TO SYSTEM


CMD 165


- Send Start, Seek and Read control lines to the 23FD interface according to the control byte sent with the Diagnostic Load
- Transfer diagnostic data from 23FD to the control storage.
- Transfer Channel End and Device End to the channel after data is read into control
- Decode Read Diagnostic Status 1 command.
- Control transfer of data from control storage to the channel.
- Transfer subsystem status to the channel.
- Control transfer of data (512 bytes) from control storage to the channel.
- Send Channel End and Device End status to the channel.

BX1550 2354812 Seq. 1 of 2 | Part No. (8)

437417 447460 447461 437415 19 Dec 75 12 Mar 76 2 Nov 73 15 Apr 74

- Poll for interrupt conditions. Check for channel selection. Check for inline operations.
- (and addressed controller and device) to the channel so that commands, status, and data may be transferred.





3830-2


437415 437417 2 Nov 73 15 Apr 74 Seq. 2 of 2 Part No. (8) 12 Mar 76 19 Dec 75 © Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

POLLING IDLE LOOP AND INITIAL SELECTION (Part 1 of 4) CMD 170




POLLING IDLE LOOP AND INITIAL SELECTION (Part 2 of 4)

POLLING IDLE LOOP AND INITIAL SELECTION (Part 2 of 4) **CMD 173**



CMD 175




© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

POLLING IDLE LOOP AND INITIAL SELECTION (Part 3 of 4)

CMD 175

POLLING IDLE LOOP AND INITIAL SELECTION (Part 4 of 4)





POLLING IDLE LOOP AND INITIAL SELECTION (Part 4 of 4) CMD 176

3830-2

BX1650 2354814 437417 447460 447461 Seq. 1 of 2 Part No. (8) 19 Dec 75 12 Mar 76

- The status byte (eight bits) notifies channel of the condition of the CU and the selected drive.
- Status is presented twice (initial and ending) for all SCU commands except Seek, Set Sector (if RPS installed), and the immediate commands.
- Status is presented three times by Seek Cylinder commands (which cause access motion).
- 1. Initial.
- 2. Channel End after data transfer from the CPU.
- 3. Device End after the device has stopped seeking (gated attention).
- Status is presented once (initial) containing Channel End and Device End on immediate commands (No-Op) except when chained after a Write command. In this case a second status byte (ending) is also transmitted.

No-Op is processed as an immediate command only if the control unit is not writing or erasing. Channel End and Device End are indicated in the initial status byte (one status byte only). If the unit is writing or erasing, 0 is transmitted in the initial status byte. Channel and Device End are indicated in the ending status byte when SCU finishes writing or erasing.

1 STATUS MODIFIER

- Set when a Search High, Search Equal, or Search High or Equal command is completed and the condition satisfied.
- Indicates CU Busy when on in conjunction with the Busy bit. When on with Channel End, Device End and Unit Check, indicates retry of last channel command. The CU and drive are ready for immediate retry.
- Indicates retry of last channel command when on in conjunction with Unit Check bit. When on with Channel End, indicates retry of last channel command. The CU and drive are not ready for the retry procedure.

2 CONTROL UNIT END

 Set when a CU Busy was generated previously and the busy condition is terminated.

3 BUSY

- Set when a new command chain is initiated while the selected access mechanism is still in motion because of a previous Seek command.
- Set in response to any command except Test I/O if there is outstanding status for the device.
- Set when a new command chain is initiated while the CU is causing a track to be erased following a Format Write command or an Erase command.
- Indicates that only the selected device is busy if the status modifier is off.
- Indicates CU busy if on in conjunction with the status modifier (bit 1).

Status Byte				
Bit	Name	Function		
0	Attention	Not used		
1	Status Modifier	Used with Channel End, Device End, Busy, and Unit Check		
2	Control Unit End	The CU has finished an operation		
3	Busy	Access mechanism in the addressed drive is moving. Also used in conjunction with status modifier to indicate CU busy.		
4	Channel End	The CU has received all the data needed to do the operation called for and the channel is free		
5	Device End	Indicates that an access mech- anism is free to be used		
6	Unit Check	Indicates that an unusual or error condition has been detected. With status modifier, it means command retry is requested.		
7	Unit Exception	End of file		

CHANNEL END

Set when the channel portion of the operation is completed.

5 DEVICE END

- Set when a device is ready after a Seek is completed.
- Set when the record is ready to be operated on after a Set Sector command (if RPS installed).
- Set when an attached device goes from a not ready to a ready condition.
- Set simultaneously with Channel End at the end of all other commands.
- Indicates that an access mechanism is free to be

6 UNIT CHECK

- Set whenever an unusual or error condition on the selected drive is detected in the CU.
- Indicates command retry requested if on in conjunction with status modifier.
- Indicates a system interrupt condition if status modifier is not on and Channel End (bit 4) and/or Device End (bit 5) is included in status. The sense bytes provide detailed information about the condition.

UNIT EXCEPTION

- Set when the data length in the count field is zero.
- Indicates that an End of File was detected during a Read IPL, Read RO, Read CKD, Read KD, Read D, Write KD, Write D, or Search KD command. It is not set for Read count, Write CKD, Search Key or Search ID commands. The key field, if any, is transferred.

STATUS INFORMATION (Part 1 of 2) CMD 180

3830-2

2354814 BX1650 Part No. (8)

447460 437417 19 Dec 75 15 Apr 74

447461 12 Mar 76

© Copyright IBM Corporation 1974, 1975, 1976



STATUS INFORMATION (Part 2 of 2)

INITIAL STATUS BYTE

The initial status byte is zero for all nonimmediate commands and Test I/O unless one or more of the following conditions exist. If more than one condition exists, the first condition listed determines the initial status byte:

- 1. The initial status indicates Control Unit Busy (Bit 3) if selection occurs and if:
- a. Writing is still in progress after chaining is terminated.
- b. An operation is still in progress after a Halt I/O occurs.
- c. The CU is disconnected during command chaining with writing in progress or with a CU error recovery procedure in progress.
- d. The CU is executing a microprogram diagnostic test.
- e. A status condition is pending in the CU for other than the addressed device.
- f. A system reset sequence is in progress.
- q. The CU is maintaining a contingent connection to some device other than the addressed device.
- 2. A status condition, pending in the CU, is associated specifically with the addressed device or is not associated with any specific device. In this case, the pending status is presented as initial status, and the busy bit is included in the status byte if the command byte is other than Test I/O. The busy bit indicates that the device is busy because of the outstanding status. The pending status is cleared unless it is stacked by the channel. After the status is cleared, the device must be readdressed to determine if the device is available.
- 3. The device is busy to the interface, in which case the busy bit appears alone in the initial status byte. The device is busy to the interface if Channel End occurred without Device End for the device, and Device End has not yet been generated; or if the device is attached to a controller with the string switch feature and is reserved to the other side of the switch. Discussion in this paragraph does not apply to cases where busy (pending status) occurs with other status bits. When busy occurs with bits other than status modifier, the device is defined to be busy because of the included status, which is outstanding.
- 4. Status pending in the device. The pending status is presented as initial status, and the busy bit is included if the command is other than Test I/O. The pending status is cleared unless it is stacked by the channel.
- 5. A Unit Check condition exists at the device or CU. Unit Check occurs in initial status.' Valid commands in the sense group (xxxx0100) are an exception and receive zero status so that the commands may be executed. This permits transferring of the sense indicators.

- 6. Initial status indicates command retry.
- 7. Invalid parity is sensed in the command byte. Unit Check
- 8. The command is rejected. Unit Check occurs. (Not all command rejects occur in initial status however.)

PENDING STATUS CONDITIONS

A pending status condition may exist in either the device or the CU.

Status Pending in the Control Unit

A status condition pending in the CU, other than Control Unit End, causes the CU to appear busy for all devices except the device for which the status condition exists. The condition causes the Request In signal to rise if the CU is not busy to the interface, Select Out is down, and Suppress Out is down. A pending Control Unit End may cause the CU to appear busy to all except one device address on the interface for which it is pending. Status pending in the CU is cleared when it is presented and accepted.

Note that status cannot be cleared from the CU by a Test I/O if the CU is busy to the interface.

Status is pending in the CU if:

- 1. An interface disconnect was signaled after a command was given but before Channel End was accepted by the channel for the command. The ending status for the operation is pending when the operation is complete.
- 2. Status containing Busy, Channel End, or Unit Check was stacked by the channel, or blank status in response to a Test I/O was stacked. The stacked status is pending in the CU for the device with which the stacking occurred.
- 3. Control Unit Busy was presented to the interface. Control Unit End is pending for the interface and is included with other status pending in the CU, if any.
- 4. A Unit Check was detected associated with an operation where Device End has already been cleared. Unit Check and Control Unit End are pending in the CU.

Address Associated with Pending Status

All status conditions in the device are associated with a specific device address, except for Control Unit End. However, when in the contingent connection state, Control Unit End is associated with a specific address, and that address is the last address presented on the interface by the CU. When no contingent state exists, the Control Unit End is associated with the smallest numerical device address on the highest possible controller address which is not command chaining on any interface.

STATUS INFORMATION (Part 2 of 2)

CMD 181

Status Pending in the Device

A status condition pending in the device causes Request In to rise on the interface if the device and CU are available (not busy). Select Out is down, and no contingent connection exists in the CU. Status pending in the device is cleared when status is presented and accepted. Status pending in the device cannot be cleared by a Test I/O if the device or CU appears busy to the interface. The only status condition which can be pending in the device is Device End. When Unit Check occurs with Device End (and not Channel End) it is not generated until the Device End is presented on the interface, and the Device End and Unit Check conditions then become pending in the CU if stacked. Status is pending if:

- 1. Channel End occurs alone for an operation. Device End is
- 2. Busy status (busy bit alone) is presented. Device End is pending on the interface.
- 3. The device has gone from the not ready state to the ready state. Device End is pending.

Priority of Pending Status Conditions

The priority of pending status conditions when presented via polling is:

- 1. Status pending in the CU, other than Control Unit End.
- 2. Unsuppressible status conditions.
- 3. Suppressible Device End status.
- 4. Control Unit End status.

Note: During the contingent connection state, Control Unit End status assumes highest priority in the preceding table.

The microcode supporting 3350 Control Unit End is associated with the smallest numerical device address on the last controller used by a control unit which is not command chaining on any interface. In the noncontingent case status can be cleared by addressing any device attached to the control unit.

3830-2

2347210 BX 1700 Seq 1 of 2 Part No. (8)

447460 EC History 19 Dec 75


447461 12 Mar 76

STATUS INFORMATION (Part 2 of 2) CMD 181

- Decode the command byte from the channel.
- Check if valid command and command sequence.

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

Break out to individual command flowcharts.



CMD 183



ENDING SEQUENCE ENDING SEQUENCE **CMD 190 OBJECTIVES** Present ending status to the channel. ,2,3-Q5110 5-Q5110 .3.4-QP120 Check if chaining. 11,2,3-QS120 13,4-QS120 2,3,4,5-QS150 2,3,4,5-QS160 If oriented and chaining, perform timed 1,2,3,05180 initial selection routine. SELTD ,2,3,4,5-QS090 CONTINGENT CONNECTION TEST FOR HANNEL END IN LAST STATUS TRANSFERRED FORMAT WRITE • Complete read/write housekeeping functions. Update interrupt and available bytes. YES YES YES D8 Make exit decisions. 2,3,4,5-QS110 1,2,3-05120 CE ONLY AND ZERO OUT ,3,4,5-QC010 PAD ZEROS TO CONSTRUCT SENSE BYTES AND STORE CMD 20,25,30,55,80,85,110,120 SELTD **(** c7) 1,2,3,4,5-QQXXX 3,4,5-QS120 5-QC010 ANALYZE SENSE DISABLE CU BUSY, DESELECT DEVICE 3330 DEVICE TYPE RESET R/W ENDING SEQUENCE RESET OP IN YES D8 3340/3350/3344 RETRY ACTIVE (ST5=1) (3330 ONLY) ,2,3,4,5-Q5170 Å 1,3,4-05120 ,2,3,4,5-QC010 2,3,4,5-QS090 CHAINING ON CHANNEL END/DEVICE END CMD 170 FETCH DEVICE BINARY ADDRESS SUPPO CMD 170 3.4.5-QC020 CMD 210 .2.3 .5-Q5130 RAISE OF IN AND 3,4,5-QS120 .5-QB050 5-QS090 2,3,4,5-QC020 RESET DEVICE INTERRUPT (EDI,ODE,PCH) YES R/W START ON RETURN TO INITIAL SELECTION SEQUENCE CHAINING ALLOWED (STO=1) COMMO SELTD 2,3,4,5-QC020 (A8) COMMO NOTES 5-Q5090 2,3,4,5-00020 RESET R/W DEVICE TYPE YES SUPPO 3344 3350 TO COMMAND DECODE 2,3,4,5-QS090 5-05090 2. FOR A GIVEN BLOCK IN THE DIAGRAM, THE ACTUAL PAGE NUMBER MAY DEPEND ON THE DEVICE TYPE SELECTED. 5-Q5060 3.4.5-Q5120 UPDATE DCC ONL CHAIN BROKEN TURN ON R/W Ô ABBREVIATIONS YES (A8) (A5) APPROPRIATE CC BIT TURNED N IF; CHAININ TH CE ONLY; C TIME OF A SET ECTOR COMMAND 5-QS090 _5-QS090 5-05120 MLM0002 447460 CMD_190-L STORE OPERATION RESET ST2 AND 3 RESET STATUS IN

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976



STORAGE CONTROL UNIT

DISCONNECTED COMMAND CHAINING

DISCONNECTED COMMAND CHAINING

Control

Module

Circuits

DRIVES

CMD 200

- Allows the CU to disconnect from the channel on commands that require long delays because
 of mechanical motion or searches. The channel is free during the delay period.
- Disconnected command chaining enables multiple requesting, which allows up to 16 (32 if 32-drive expansion feature is installed) separate command chains to be active in the facility.

Disconnected command chaining allows the CU to disconnect from the channel after an operation, such as Seek or Set Sector, has started even though chaining is indicated.

Since burst mode is not forced during the execution of Seek or Set Sector commands, the CU

can disconnect between Channel End and Device End. The disconnect function reduces the CPU interrupts needed to overlap channel data transfers with mechanical motion of the devices. The CU retains the information necessary to control a disconnected CCW chain for each drive in the facility. In effect, the CU is capable of simultaneously executing up to 32 CCW chains (one per drive). Note: This is also referred to as multiple requesting. During a Seek operation, the CU attempts to reconnect after mechanical motion is completed. During a Set Sector operation, the CU attempts to reconnect when the desired rotational position is detected. In either case, the channel is made available during access motion and rotational delay periods. Disconnect is also allowed on command retry procedures (3330 and 3350) and for format write padding of 0s.

Two examples of disconnected command chaining:

Disconnect command chaining can involve two or more channels, or one channel may have several CCW chains.

CHANNEL A

- 1. Issues Seek command to module 0.
- 2. Disconnects until Device End (seek complete) is received.

CCW Chain Example— Module 0

1. Seek-Locate cylinder

Disconnected

2. Set Sector-Locate area on track.

Disconnected

Search ID-Locate a record.

TIC - 8

Write Data-Write data field

CHANNEL B

- 1. Issues Seek command to module 7.
- Disconnects until Device End (seek complete) fromodule 7 is received.
- 3. Issues Set Sector command to module 3.
- 4. Disconnects from this chain until Device End from module 3 (sector is ready) is received.

CCW Chain Example—Module 7

- 1. Seek-Locate cylinder
 - Disconnected
- 2. Read Home Address—Read Home Address field. CCW Chain Example—Module 3

Seek-Locate cylinder

D'annana

Disconnected


3. Set Sector-Locate record.

Disconnected

Search ID—Locate record.

TIC -

4. Read Key Data-Read key and data fields.



3830-2 BX18

BX1800 2347211 Seq 1 of 2 Part No. (8)

437402A 437404 43 15 Mar 72 23 Jun 72 15

 437405
 437408
 437415
 437417
 447460


 15 Aug 72
 16 Oct 72
 2 Nov 73
 15 Apr 74
 19 Dec 75

IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

Command retry permits error recovery without requiring intervention from the using system. The CU resorts to command retry for the following conditions:

A SEEK MALFUNCTIONS

The SCU will attempt to recover from seek errors when home address is clocked or because of a Seek Incomplete condition. If, during a Seek operation, a Seek Incomplete condition occurs or a Seek Error is detected while reading home address or processing a count field, the CU sets the command execution byte (CEB) to recalibrate and seek. The CU then retries the Seek. Unit Check and Status Modifier indications are present in the sense information. The retry is attempted up to ten times and a permanent seek error is posted to the system, where error recovery procedure (ERP) can be invoked.




ABBREVIATIONS

CEB = COMMAND EXECUTION BYTE
MC! = MISCELLANEOUS CONTROL INFORMATION

B DATA OR COMMAND OVERRUN


If data or commands are not processed in a normal sequence at the proper time, they can be lost.

Note: If 3350 command retry pages differ from 3330, they are shown in parentheses.



When the CU detects a defective or alternate track condition before data transfer starts, command retry will be invoked. The CU determines the location of the defective/alternate track and seeks to the appropriate track. After the Seek is completed, Device End is presented and the command is reissued. The CU processes the command normally, verifies the correct access, and continues with the user's command chain.

© DEFECTIVE OR ALTERNATE TRACK



D DATA ERROR

Correctable Data Error Not in Data Fields (3330)*

If a data error is detected at the completion of a Read or Search in the count or key fields, and it is correctable, CU signals retry status to the channel. Then the CU reorients on the failing track and signals Device End to the channel to begin retry. The failing field, which was buffered in control storage, is corrected by the CU.

Processing a reissued Read command in the count or key fields causes the corrected data from control storage to be transferred to the channel; the CCW then continues. For a search in the count or key fields, the CU executes a compare against the corrected data in control storage and continues with the CCW. When clocking in a count field, the corrected data is used only by the CU.

*For 3350, data errors in all fields except data fields are treated as uncorrectable.

Uncorrectable Data Errors

If a data error is detected at the completion of a Read, Clock. or Search operation and it is uncorrectable, the CU signals Retry Status to channel with Unit Check and Status modifier. Then the CU reorients on the failing track location, and signals Device End; the channel reissues the command. The retry is attempted up to 28 times and Unit Check is posted to the system where ERP can be invoked.

Command retry is not used for uncorrectable data errors occurring during the clocking of a key field.

When an error is determined as uncorrectable, the CU attempts to recover by offsetting the read heads from normal track position on 3330 only. There is no offsetting for 3350.

After the head shift is made, the CU orients on the record and tries to read it. If, after any retry, the error becomes correctable, the CU proceeds as if a correctable error were detected.

Correctable Data Errors in Data Fields

Correctable data errors in the data field are corrected by the system ERP using correction information sent to the channel in the sense data. (See SENSE 1.)


2347211

437415 437408 437402A 437404 437417 447460 437405 16 Oct 72 2 Nov 73 15 Mar 72 23 Jun 72 15 Aug 72 15 Apr 74 | 19 Dec 75

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

COMMAND RETRY (3330 AND 3350) (Part 1 of 3) CMD 210






















































































COMMAND RETRY (3330 AND 3350) (Part 2 of 3)

COMMAND RETRY (3330 AND 3350) (Part 2 of 3) **CMD 215**





© Copyright IBM Corporation 1972, 1973, 1974, 1975



DEFECT SKIPPING EXAMPLES (3340 ONLY)

DEFECT SKIPPING EXAMPLES (3340 ONLY)


CMD 230

Note: 3350 is similiar, however, there are 3 sets of SD bytes. Three defects per logical track may be skipped. In this case, a field could be moved more than once or moved and split.

EXTENDED GAP

Index

point Displacement from index Displacement from end of R0 count field SD G1 **ISD**IFI G2 G3 SDIF G2 R0 count R0 data R1 count R1 key Defect R1 data (moved) Track address (G2+G4) 01234567 F = FlagExtended gap -00100000 SD = Skip Defect



SD = 0 in all count fields that lie beyond the defect SPLIT FIELD Index point Displacement from end of count field Length of 1st segment SDF SDIF Key (2nd seg) isdi G1 R1 key (1st segment) R0 count R0 data R1 data Home R1 count Defect 0 1 2 3 4 5 6 7 01000000



RESETS (Part 1 of 3)

- Set up machine to start microprogram control.
- Store error information for later use on a sense-type command. Refer to CTRL 650 for control storage layout.

There are four types of resets:

POWER-ON RESET

Power-On Reset is automatically actuated during any power-on sequence of the subsystem. After reset, the instruction address register (IAR) contains address '0000'. Depending on the Mode switch setting, the SCU either remains stopped or starts on Initial Microprogram Load operation.

PUSH BUTTON (MANUAL) RESET

If the Mode switch is in any of three CE modes, pressing the Reset push button resets the subsystem. The subsystem clock remains stopped until restarted.

SELECTIVE RESET

When the using system actuates the Selective Reset line, the IAR is forced to hex address '0040'. This address is the start of a store routine which will save the check 1 error latches and the backup register (which contains the address of the last executed instruction). The selected device, if any, is reset. Unit Check is presented in response to the next Start I/O instruction.

SYSTEM RESET

When the using system actuates the System Reset line, the IAR is forced to hex address '0000'. This address is the start of a reset sequence that returns the subsystem to a zeroed condition.

Stored Data Available to System on Sense I/O Command (See SENSE 20)

Check 1 Registe

1 Clock Error

2 CA Decode Even

3 CA Decode Odd


4 CB Decode Even

5 CB Decode Odd

pecial Operation

6 Branch/Status

0 Bit 0 = 1



RESETS (Part 1 of 3) **CMD 250**

NOTES

ABBREVIATIONS

BAR = BACKUP ADDRESS REGISTER
IAR = INSTRUCTION ADDRESS REGISTER

Backup address regi

(address of control

BX2000 2347213 437402A 437404 447461 437405 437415 437417 447460 15 Mar 74 23 Jun 72 | 15 Aug 72 | 2 Nov 73 | 15 Apr 74 Seq. 1 of 2 Part No. (8)

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976

Clock Error 0 Zero

23FD Parity 6 Zero

3 Zero

7 Zero

CS Decode

A Register


B Register

Zero

ALU

RESETS (Part 1 of 3) CMD 250

SYSTEM RESET



I. THIS FLOWCHART IS USED WITH MULTIPLE MICROCODE VERSIONS. THE FOLLOWING DIGITS ARE USED TO IDENTIFY THE MICROCODE AND CORRESPONDING CAS PAGE REFERENCES:

1 - 3330 ONLY- P/N 2348805, 2348786, 2348787 2 - 3340 ONLY - P/N 2348757, 2348996 3 - 3330/3340 INTERNIX - P/N 2348802, 2348997 4 - 3330/3340/3350 INTERNIX - P/N 416881 5 - 3340/3344 - P/N 4168816

2. QBOXX REFERENCES BECOME QB3XX IF TWO CHANNEL SWITCH ADDITIONAL IS INSTALLED.

- 3. QBOXX REFERENCES BECOME QB4XX IF 3340/3344 IS INSTALLED.
- 4. FOR A GIVEN BLOCK IN THE DIAGRAM, THE ACTUAL PAGE NUMBER MAY DEPEND ON THE DEVICE TYPE SELECTED.


ABBREVIATIONS

DCC = DISCONNECTED COMMAND CHAINING PCH = PACK CHANGE

3830-2

BX2000 2347213 437402A 15 Mar 72 23 Jun 72 15 Aug 72 400 73 15 Apr 74 19 Dec 75 12 Mar 76

© Copyright IBM Corporation 1972, 1973, 1974, 1975, 1976




RESETS (Part 2 of 3) CMD 255

of coordean contraction and co

RESETS (Part 3 of 3)

SYSTEM RESET (continued)



437417 447460 2354815 447461 15 Apr 74 19 Dec 75 12 Mar 76 Seq. 1 of 2 | Part No. (8) © Copyright IBM Corporation 1974, 1975, 1976

RESETS (Part 3 of 3)

CMD 256

• Standard on 3330 and 3350, feature on 3340.

The facility provides rotational position sensing (RPS). On devices without RPS, the channel and storage control maintain connection while a record search is in progress. RPS allows the channel and storage control to be released during most of a record's search time, thereby increasing their availability for other operations.

Two commands have been added for the RPS function, Read Sector (CMD107, 125) and Set Sector (CMD16, 25):

READ SECTOR

The Read Sector command transfers one byte of information from the SCU to main storage. This byte provides the sector number (angular displacement from index) of the last record processed. If the last record processed was an overflow record, the sector number returned is that of the first segment processed in the current command chain.

Execution of a Read Sector command causes loss of the previously established record orientation.

Therefore, if further processing of records of the same track (or cylinder) is desired, a search for the desired record must be made.

In 3350 compatibility mode the angular position number is not retrieved from the target register in the drive. It is calculated from the track-used counter. It is valid only if the Read Sector command follows the command processing the record of interest. If the Read Sector command follows the Set Sector command, the byte transferred to the channel has no relationship to the Set Sector command argument.

SET SECTOR

The Set Sector command transfers one byte of data from main storage to the SCU. This byte specifies one of 128 (3330 and 3350) or 64 (3340) possible angular positions per logical track. The byte value is checked for validity by the SCU. If the value is proper, the SCU generates Channel End and allows the channel to disconnect.


When the desired angular position (which has an adjusted reselection delay factor) is reached, the SCU signals Device End. The channel can then connect to continue the command chain. If the channel does not respond, connection is tried on subsequent revolutions.

In 3350 compatibility mode, the sector value from the channel is adjusted by 2/3 to ensure that the desired record is not passed.

3830-2 BX2050 2354815 A37417 447460 447461 19 Dec 75 12 Mar 76


© Copyright IBM Corporation 1974, 1975, 1976

READ/SET SECTOR OPERATION



ROTATIONAL POSITION SENSING (Part 1 of 2) CMD 300





2 Assum

> Head is at this point when a Set Sector command is received (sector 126) [62].

Sector 124 [59] is set in target register of selected module when a record starting in sector 126 [62] is to be searched. Target always set two [three] less than desired sector.


When sector counter and target register compare, CU raises request in to the channel. Channel can then do a Search ID for record 22 with a minimum loss of CPU time.

3830-2 BX2100

BX2100 2347214 Part No. (8) 437402A 23 Jun 72 15 Aug 72 16 Oct 72 2 Nov 73 15 Apr 74 19 Dec 75

IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

- Allow logical data records longer than one track.
- Formatting controlled by the system.
- Reading and nonformatting Write operations controlled by the CU.



3830-2

2347214 BX2100 seq 2 of 2 Part No. (8)

437402A 15 Mar 72

437404 437405 23 Jun 72 15 Aug 72

437408 437415 16 Oct 72 2 Nov 73

437417 447460 19 Dec 75 15 Apr 74


UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

OVERFLOW RECORD CMD 400



MULTIPLE TRACK (M/T) OPERATION

- Bit 0 of the command byte identifies a M/T operation.
- Effective only on Read and Search operations.
- If M/T bit is on in a chain of commands the head is switched to the next track at index time, providing the command is issued between the last record and index. (If the CU has issued a Read G1 head switching operation to the controller, head switching occurs 39 bytes past the index.)
- Eliminates the need for Seek Head commands in a chain of Read or Search commands.



Head switching does not occur:


If bits 3 and 4 of file mask are both on (file protected), or if head address would advance past last cylinder (end of cylinder).

Programming note:

M/T Search chains should be started with a single track Read HA or Read R0 to prevent missing the record if the record has passed the head when the M/T Search is started.

END OF FILE

- Defines the end of a logical group of records.
- Identified by a count field data length (D_LD_L) of zero.
- Data field consists of one byte of zero plus ECC bytes.
- Signals the system with Unit Exception status (status byte, bit 7) on Read IPL, Read RO, Read CKD, Read KD, Read D, Write KD, and Write D commands.




MULTIPLE TRACK (M/T) OPERATION, END OF FILE, ORIENTATION

CMD 430

ORIENTATION

- Microprogram keeps track of relative position of the head and the format of the track.
- Microprogram uses the orientation information to determine when to start an operation called for in a command.
- Crientation is maintained by the microprogram in the command execution byte (CEB).
- As an operation is performed, the CEB is updated as each field of a record is passed.

Command Execution Byte (CEB)



EC History

Seq 2 of 2

© Copyright IBM Corporation 1972, 1973, 1974, 1976


Part No. (8)

15 Apr 74

16 Dec 76

Note: If 3340 microprogram is installed in the SCU, the two channel switch, additional, feature cannot be installed.

The two channel switch feature enables two channels to share the SCU and allows individual drives to be reserved for the exclusive use of either channel. The channels may be attached to the same or different CPUs. Channel switching and device reservation are made under control of the system(s) programs.



DEVICE RESERVE AND DEVICE RELEASE

Reservation of a device is done by execution of a Device Reserve command. Release of a device, previously reserved, is done by execution of a Device Release command. In addition, 24 bytes of sense data are transferred to the channel when either command is performed.

A flowchart that lists the general microprogram steps and CLD page references for either command, is on CMD 150.

Refer to CMD 142 for command objectives. The string switch feature modifies these commands; see the device MLM.

COMMAND	CODE	FUNCTION	ERROR TYPE	
Device Reserve	B4	 Set bits in control storage ('0690' = channel-A; '0694' = channel-B) to reserve addressed devices. Transfer 24 bytes of sense data to the channel. Send ending status to channel 	QD042 If command is not the	
Device Release	94	 Store null value in control storage ('0690' channel-A; '0694' = channel-B) to cancel reservation for devices addressed. Transfer 24 bytes of sense data to the channel. Send ending status to channel. 	first one in the chain, command reject is set in sense data and Unit Check is set in initial status.	

ALTERNATE PATH RECOVERY (APR)

This function uses an Unconditional Reserve (UR) Command to break device allocation to the interface that has become inoperative, and establishes a path on an operable interface.

UNCONDITIONAL RESERVE

If a storage control attached to a string of drives with string switch feature and Alternate Path Recovery stops operating while an interface is selected or an assignment register position is set, no operation to the string or effected drive is possible from another storage control.

To eliminate this condition the select latch and assignment register position can be reset through the use of the Unconditional Reserve (UR) command. Once the select latch and/or assignment register position for the desired drive have been reset, the string is reserved for the storage control through which the UR command was issued and normal operation may continue on the functional interface.

Refer to CMD 150 for a flow chart that lists the general microprogram steps and CLD page references. Refer to CMD 142 for command objectives. Refer to device MLM for more detailed information.

CMD 450

TWO CHANNEL SWITCHING CONCEPT AND COMMANDS

CONTENTS

MIC

Microprogram Introduction MIC 2 Microblock Format Sample Microprogram Routine Command Decode Sense Microcode Versions Microcode Features Additional Reference Reference Data, Register Assignments MIC 5 Microword Format Summary MIC 6 Microword Format A MIC 10 Microword Format B MIC 11 Microword Format C MIC 12 Microword Format D MIC 13 Microword Format E MIC 14 Microword Format F MIC 15 Microword Format 1 MIC 16 Microword Format 2 MIC 17 Microword Format 3 MIC 18 Microprogram Instruction Examples MIC 30 Microprogram Routines MIC 35 Register Expansion Feature MIC 40

CONTENTS MIC 1

Control of the control unit (CU) and modules is performed by use of an internally stored program.

- Each microprogram instruction is decoded in the control unit when read out of the control storage.
- Decoded lines cause the control unit circuits to perform an action.
- Microprogram controls actions of the channel interface, MPL file, control interface, and the modules by placing bits in registers that have outputs to the other units.
- Information or data is available to the microprogram by use of registers in the control unit with inputs from other
- Because control storage contents are lost when power is off, the microprogram is permanently stored on the MPL file (23FD).
- An initial microprogram load (IMPL) operation transfers the microprogram to the control storage on power up.
- Microprogram is listed on condensed logic diagrams (CLDs).
- Each block represents an instruction.
- A group of instructions that performs a given operation is
- To perform an operation called for by a channel command word (CCW), the microprogram uses a series of routines (MIC 35).

Seq. 2 of 2 | Part No. (8)

© Copyright IBM Corporation 1972, 1973, 1974, 1976

15 Mar 72

SAMPLE MICROPROGRAM ROUTINE COMMAND DECODE — SENSE

Address of this block. Note that when addresses are the same, only one instruction will be in storage. Which instruction is used depends on which feature is installed.


Branch low: Set IAR bit 13 to 1 if BR register bit 3 is on.

Feature code: This block used if two channel switch is installed.

Page and block (EH) that line came from.


ST register control: Turn on ST bit 2 if D-bus is not zero in this block.

Branch low: Set IAR bit 13 to 1 if D-bus was zero in preceding block.



MICROBLOCK FORMAT

LEG IDENTIFIER -



437405

23 Jun 72

437408

15 Aug 72 16 Oct 72

437417

447461

15 Apr 74 | 12 Mar 76

MICROCODE VERSIONS (3330 Series)

00 - Basic

02 - String Switch Attachment

04 - String Switch with 32 Drive Expansion

MICROCODE FEATURES (Line F of microblock)

- 1 Single or Two Channel Switch
- 4 Two Channel Switch Additional

ADDITIONAL REFERENCE

More details of microprogram instruction decoding shown on:

MIC 35 - Major routine layout. MIC 10-18 Microblock layout.

Format field descriptions. **CTRL 500**

MIC 30-31 Sample microblocks. **CTRL 230**

Addressing circuits.

CTRL 240 Addressing circuits **START 100**

Manual microword decoding

MICROPROGRAM INTRODUCTION



MODE

(Format code, MIC 10 - 18)

DATA CONTROL

Fetch/store data

LOW BRANCH

FEATURE CODE

LEG SELECTOR

by a branch condition.

(alpha)

BOX SERIAL NUMBER

or address that will be set into DAR.

DATA STATEMENT OR STORAGE (DAR) ADDRESSING

Four hex bytes that will be stored at this address (IAR),

Branch condition specified by CL field (MIC 10).

Setting of IAR bits (11-15) for next microblock. Symbol * denotes that bit value (0 or 1) is determined

If condition is satisfied, IAR bit 13 is set to 1.

Feature, if any, that provides this block.

Function

Page References

CFEALD

MLM

Micro-Order Field or Reg Used Bits

Function

Micro-Order Field or Reg Used Bits

MICRO - ORDERS

MICRO-ORDERS MIC 3

Page References

MLM CFEALD

The micro-order is a coded statement that appears inside the microblock.	It specifies
a function to be performed during the microprogram.	

					-			Ļ									CILALD
This page lis	sts the typical i	micro-c	orders encountered in the microprogram	routines and	d	СВ	NA	00111	GP register with outgates to the B bus;			CL	D=0	0010	Set IAR bit 13 to 1 if the D bus is equal to		
gives a brief	functional def	finition	. Also listed are page references to the N	1LM and	1	&	NB	10110	ingates from the D bus	CTRL 235	RG103	Cont.	HLTIO/	1100	zero	CTRL 230	RA302
CFEALDs f	or quick refere	nce to	the hardware involved in the micro-order	r. Refer to		CD	NB	101.10	ingates from the D bus	CTRL 235	RG203		XFER	1100	(after Sp. Op. 18) Transfer latch is set	CTRL 230	DE306
MIC 2 for a	description of	the fie	lds and edge characters that are associate	d with each	1	Cont.	NC	10101	GP register with outgates to the B bus;	}		i i	ILXEQ	1001	During Inlines, BR5 replaced by ILXEQ	01112 250	
	and MIC 5 for					Com.	ND	40400	ingates from the D bus	CTRL 235	RG302				(Inline Execute Switch latch)	CTRL 230	KP105
							ND	10100		CTRL 235	RG403	i 1	INDEX (ST1)	0011	Set IAR bit 13 to I if ST1=1 and Index	0701 000	DE306
<u></u>	T	Т		Page Re	ferences		SA	00000	GP register with outgates to the B bus;	CIRL 235	110403	i i	SELTD/	1011	is detected	CTRL 230	DE300
Field	Micro-Order or Reg Used	Field Bits	Function	<u> </u>					ingates from the D bus	CTRL 235	RS101	1	MC7		MC7=1 in data response state	CTRL 230	DE306
	or neg Oseu	Dits		MLM	CFEALD		SB	00001	GP register with outgates to the B bus;		D0000	1	SERVO/	1101	Set IAR bit 13 to 1 if Service Out or (after		j
C S	DNST21	0010	Set ST register bit 2 if the D bus is nonzero	CTRL 240	RB101		sc	00010	ingates from the D bus	CTRL 235	RS203	1	MULTI		Sp. Op. 18) Multi-Tag Switch (two chan- nel switch feature) is active		55000
	0 + ST0	1100	Reset ST register bit 0	CTRL 240			00	00010		CTRL 235	RS103)	ST3	0100		CTRL 230 CTRL 230	DE306 DE307
1	0 + ST1 0 + ST2	1001		CTRL 240	RB101		SD	00011	GP register with outgates to the B bus;	01112200			ST5	0101		CTRL 230	RB101
1	0 + ST3C	1011	Reset ST register bit 3	CTRL 240 CTRL 240	RB101 RB101			40004		CTRL 235	RS201	1	ST7	0110	Set IAR bit 13 to 1 if ST register bit 7 is one	CTRL 230	DE301
ł	0 - ST4	1000		CTRL 240	RB101		ST	10001	GP register usually used for status		BB101	l i	0	0000		CTRL 230	DE301
	0 + ST5	1101		CTRL 240	RB101		TA	01001	indications GP register with outgates to the B bus;	CTRL 235	RB101	SPECIAL	Sp Op 0	0001 ປ່ອນ0000	Set IAR bit 13 to one	CTRL 230	DE301 DE402
	0 + ST6 0 + ST7	1110		CTRL 240	RB101				ingates from the D bus	CTRL 235	RG101	OPERA-	Sp Op 1	000001	Chk-Stop Statement		DE402
j	1 + STO	0100		CTRL 240 CTRL 240	RB101 RB101		ТВ	00110	GP register with outgates to the B bus;		ļ	TIONS	Sp Op 3	000011	Error 2 Reset to User		DE402
İ	1 + ST1	0001	<u> </u>	CTRL 240			тс	10111	ingates from the D bus	CTRL 235	RG201		-11	000100			DE402
	1 - ST3C	0011	Set ST register bit 3 to 1. This bit takes						GP register with outgates to the B bus; ingates from the D bus	CTRL 235	RG301	See page MIC 5		000101	Reset Storage Error Register Set Address Compare from SA and SB		DE402 DE402
			value of carry out of ALU if "C" is added to D bus statement	OTD1 040	DD404		TD	01010	GP register with outgates to the B bus;	CINE 235	110301	1 11110 3	Sp Op 7	000111	INLIN (Inline) Branch in CE Mode		DE402
İ	1 + ST5	0101		CTRL 240 CTRL 240				04004	ingates from the D bus	GTRL 235	RG401				ILXEQ (Data Entry) Branch in CE Mode		DE402
	1 + ST6			CTRL 240	RB101		TG	01001	GP register with outgates to the B bus;				Sp Op 8	001000			DE402
	1 + ST7	0111		CTRL 240	RB101		o	10000	ingates from the D bus	CTRL 235	RB104 RA301		Sp Op 9 Sp Op 10	001001	Start MPL Operation		DE402 DE402
	GA	1001	CD		50404				Toron are brighter	ļ	MASOI		Sp Op 10		F-reg Control (See MIC 5)		DE402
CA	GB	1000	GP register with outgates to the A bus . GP register with outgates to the A bus .	CTRL 235	RG104 RG204	СН	ADDRO/	1101	Set IAR bit 12 to 1 if Address Out			i i	Sp Op 13				
	GC	0001	GP register with outgates to A bus	CTRL 235	RG304		MC6 ILACT/	1111	detected or MC6=1 in data response state Set IAR bit 12 to 1 if inline active or	CTRL 230	DE306		Sp Op 14	001110			
	MA	1111	GP register usually used for device read data	CTRL 235	RG102		BOPAR	''''		CTRL 230	DE306		Sp Op 15	001111		}	
1	MB MC	1110	GP register usually used for byte counter high	CTRL 235	RG202		BR0	0111	Set IAR bit 12 to 1 if BR register bit 0 is one	CTRL 230	RB103	l i	Sp Op 13		Load ND register	Ì	
	MD		GP register usually used for byte counter low GP register with outgates to the A bus	CTRL 235	RG302		BR2	1000	Set IAR bit 12 to 1 if BR register bit 2 is one	CTRL 230	DE301	l l	Sp Op 14			1	
				CTRL 235	RG402		BR4 BR6	1001	Set IAR bit 12 to 1 if BR register bit 4 is one Set IAR bit 12 to 1 if BR register bit 6 is one	CTRL 230	DE301	j	Sp Op 15 Sp Op 16				
ĺ	NA	1011	GP register usually used for CU address and				CARRY	0010	Set IAR bit 12 to 1 if there was a carry	CIRL 230	RB103		Sp Op 10		CTL-I Response End		l l
İ	NB	1010	channel conditions	CTRL 235 CTRL 235	RG103				out of ALU in previous microblock .	CTRL 230	RA301		Sp Op 18	010010	Gate Alternate Branch Condition		
	NC NC	0011		CTRL 235			CHK-2	1011	Set IAR bit 12 to 1 if Check 2 error detected	CTRL 230	RC105		Sp Op 19				DE402
	ND	0010	GP register outgates to the A bus, used for				INLIN	1001	During Inline mode BR-4 replaced by INLIN after Spec Op 07		KD405	l l	Sp Op 20 Sp Op 21		Reset Inline Active latch/Reset Dev Branch Unfreeze Channel Switch		DE402 DE402
İ		4404		CTRL 235	RG403		соммо	1100	Set IAR bit 12 to 1 if Command Out and		KP105		Sp Op 21				DE402
Į	TA	1101	GP register usually used for CTL-I bus out bits	CTRL 235	DC404				HIO are active. Ext bch condition 12	CTRL 230	DE306			010111	Allow Disable B		DE404
İ	ТВ	1100	GP register usually used for CTL-I gates.	CINL 235	RG101 RG201		SECTR	1000	During IMPL, BR-2 replaced by SECTR			İ	Sp Op 24				DE402
j	тс		GP register usually used for CTL-I controls	CTRL 235	RG301		SUPPO/	1110	(Sector pulse or read parity error) Set IAR bit 12 to 1 if Selected Suppress Out de-	CTRL 230	LA306		Sp Op 26 Sp Op 28	011010	Freeze Channel Switch		DE402
	TD	0100	GP register usually used for CTL-I tags .	CTRL 235	RG401		XCHAN			CTRL 230	DE306		Sp Op 30	011110	Propagate Select Out		
	BR	01110	GP register with outgates to the B bus;				ST0	0011	Set IAR bit 12 to 1 if ST register bit 0 is one	CTRL 230	RB101	$A\Omega B + D$			A register ORed with B register and the		
СВ			ingates from the D bus	CTRL 235	RB103		ST2	0100	Set IAR bit 12 to 1 if ST register bit 2 is one	CTRL 230	RB101				results placed on D bus	CTRL 410	RA303
&	GA	00101	GP register with outgates to the B bus;				ST4 ST6	0101	Set IAR bit 12 to 1 if ST register bit 4 is one Set IAR bit 12 to 1 if ST register bit 6 is one	CTRL 230	RB101	A·B → D		0001	A register ANDed with B register and the		
CD		00100		CTRL 235	RG104		0	0000		CTRL 230		A∀B÷D		0010	results placed on D bus	CTRL 410	RA303
1	GB	00100	GP register with outgates to the B bus; ingates from the D bus	CTRL 235	BG204		1	0001	Set IAR bit 12 to 1	CTRL 230	DE302			3010	register exclusive Oned with the B	CTRL 410	RA303
	GC	01101	GP register with outgates to the B bus;	235	NG204	C L	BR1	0111	Set IAR bit 13 to 1 if BR register bit 1 is 1	CTRI 230	RB103	A+B → D		0011	A register added to the B register and the		
			ingates from the D bus	CTRL 235	RG304		BR3 BR5	1000	Set IAR bit 13 to 1 if BR register bit 3 is 1 Set IAR bit 13 to 1 if BR register bit 5 is 1			1			results placed on the D bus	CTRL 410	RA303
Į.	GD	10010	GP register with outgates to the B bus;	1			BR7	1010		CTRL 230 CTRL 230		A+BC→DC		U100	A register and B register and present	CTPL 440	DA202
	MA	01011	ingates from the D bus	CTRL 235	RG404		BTRDY	1000	During IMPL BR3 replaced by BTRDY	J 111L 230	1.5705	A-B+C→DC		0101	condition of Carry In (ST3C) added ADD, Complement, Carry	CTRL 410 CTRL 410	RA303 RA303
l	"'^			CTRL 235	RG102		CHEND/]	(Byte Ready)	CTRL 230	LA306	A+B + DC			A and B registers are added and results	32 7.0	
	МВ	01000	GP register with outgates to the B bus;]			CUEND/ BFRDY	1110	Set IAR bit 13 to 1 if Buffer Full is						placed on D bus. Set ST register bit 3 to		
		1	ingates from the D bus	CTRL 235	RG202		55.		detected or (after Sp. Op. 18) Control Unit End latch is on	CTRL 230	DE306	A B41 = D0			1 if carry occurred	CTRL 410	RA303
	MC	011111	- regions than outgutto to the B bus,	CTDL OOF	DC222		RSPON/	1111	Set IAR bit 13 to 1 if CTL-I Tag Valid,	230	DE300	A-B+1 → DC		0111	ADD twos complement (Subtract)	CTRL 410	RA303
1	MD	01100	Ingates from the D bus GP register with outgates to the B bus;	CTRL 235	HG302		CHANB		Normal End, or Check End (after	,		DAR			Data Address Register		RL104
				CTRL 235	RG402				Sp. Op. 18), or chan B/D selected	CTRL 230	DE306	IAL			Lower byte of Instruction Address Register		RL102
L	<u> </u>						L				L	IAR			Instruction Address Register	1	RL102

CA0300	2347217	4
Sea 1 of 2	Part No. (8)	1!

From	Register Position	Meaning	То
CTL-I (Buffer)	MA 0 MA 1	CTL-I Bus In 0 CTL-I Bus In 1	Control Unit
	MA 2 MA 3	CTL-I Bus In 2 CTL-I Bus In 3	
	MA 4	CTL-I Bus In 4	1
	MA 5	CTL-I Bus In 5	
	MA 6	CTL - I Bus In 6	• [
	MA 7 MA P	CTL-I Bus In 7 CTL-I Bus In P	
Control Unit	MB 0 MB 1 MB 2 MB 3 MB 4	Byte Counter High	CTL-I
	MB 5 MB 6 MB 7 MB P		
Control Unit	MC 0 MC 1		
	MC 2		
	MC 3 MC 4	Byte Counter Low	CTL-I
	MC 5		-
	MC 6*	*S Register Set Control	
	MC 7* MC P	00 = SA, 11 = SB, 10 = SC, 01 = SD	
Control Unit	MD 0 MD 1	Bus In 0 Bus In 1	Selected Channel
אווונ	MD 2	Bus In 2	Citatilies
	MD 3	Bus In 3	
	MD 4	Bus In 4	
	MD 5 MD 6	Bus In 5 Bus In 6	
	MD 7	Bus In 7	
	MD P	Bus In P	
Selected	NA 0	Bus Out 0	Control Unit
Channel	NA 1 NA 2	Bus Out 1 Bus Out 2	(Not Sp Op 14)
	NA 3	Bus Out 3	
	NA 4	Bus Out 4	
	NA 5	Bus Oug 5	
	NA 6 NA 7	Bus Out 6 Bus Out 7	
	NA 7 NA P	Bus Out P	
Channel	NA 0	Channel Buffer Parity Check	Control Unit
Channel Channel	NA 1 NA 2	Interface Check — Channel A or C Interface Check — Channel B or D	(Gated by Sp Op 14)
Channel	NA 3	Data Transfer Check	30 Op 1-77
CTL-I	NA 4	CTL-I Check	
CTL-I	NA 5	CTL-I Load S Register Check	
CTL-I	NA 6	Compare Assist Check	
	NA 7 NA P	Interface Check C/D or Multiconnect Error Generated Parity	
CTL-I/ Controller	ND 0-7	Refer to Detailed Chart and TD Register	Control Unit

From	Register Position	Meaning	То
If Spec Op 13 and TD1=0	ND 0 ND 1 ND 2 ND 3 ND 4 ND 5 ND 6 ND 7	CTL-I Controller Check CTL-I Select Active or Select Check CTL-I Buffer Parity Error CTL-I Unexpected End Check CTL-I Tag Bus Parity Check CTL-I Bus Out Parity Check CTL-I Transfer Error Not Used	
If Spec Op 13 and TD1=1	ND 0 ND 1 ND 2 ND 3 ND 4 ND 5 ND 6 ND 7	CTL-I Selected Alert 1 CTL-I Select Active CTL-I Sync In CTL-I Unexpected End Check CTL-I Normal End CTL-I Check End CTL-I Tag Valid Not Used	
Control Unit	TA 0 TA 1 TA 2 TA 3 TA 4 TA 5 TA 6 TA 7 TA P	CTL-I Bus Out 0 CTL-I Bus Out 1 CTL-I Bus Out 2 CTL-I Bus Out 3 CTL-I Bus Out 4 CTL-I Bus Out 5 CTL-I Bus Out 6 CTL-I Bus Out 7 CTL-I Bus Out P	Tag modifiers to Control Module
Control Unit	TB 0 TB 1 TB 2 TB 3 TB 4 TB 5 TB 6 TB 7 TB P	Select Hold Tag Gate Error Alert Gate Allow Busy to Other Channel(s) Enable CU End Channel D Enable CU End Channel C Enable CU End B/Disable CU End A Allow NA Load	Controller Controller CTL-I Channel
Control Unit	TC 0 and TC 1 TC 2 TC 3 TC 4 TC 5 TC 6 and TC 7	00 Reset 01 Channel Read Control 10 Channel Write Control 11 Freeze Transfer Last Byte Request Operational In Address In Status In 00 — Not Data Response State 01 — CTL-I Write 10 — CTL-I Read — No Load S Register 11 — CTL-I Read — Load S Register	Channel
Control Unit	TD 0 TD 1 TD 2 TD 3 TD 4 TD 5 TD 6 TD 7 TD P	CTL-I Tag Bit 0 Gate Control Module Status Not Used Not Used Decode 8 Bit Decode 4 Bit Decode 2 Bit Decode 1 Bit Parity for Tag Bus	Controller

From	Register Position	Meaning	То
Control Unit	TE 0 TE 1 TE 2 TE 3 TE 4 TE 5 TE 6 TE 7 TE 7	Unsuppressible Request In Channel D Suppressible Request In Channel D Unsuppressible Request In Channel C Suppressible Request In Channel C Not Used Allow Disable Channel C Allow Disable Channel D	Channel
Control Unit	TG 0 TG 1 TG 2 TG 3 TG 4 TG 5 TG 6 TG 7 TG P	Unsuppressible Request In Channel B Suppressible Request In Channel B Unsuppressible Request In Channel A Suppressible Request In Channel A Block Switch to Channel D Block Switch to Channel C Block Switch to Channel B Block Switch to Channel B	Channel
Control Unit (Gated by MPL latch)	TG 0 TG 1 TG 2 TG 3 TG 4 TG 5 TG 6 TG 7	Engage MPL File Head Move MPL One Track In Move MPL One Track Out MPL File Start Read Not Used Not Used Not Used Not Used	MPL File
Control Unit	Sp Op 0 Sp Op 1 Sp Op 2 Sp Op 3 Sp Op 4 Sp Op 5 Sp Op 6 Sp Op 7 Sp Op 8 Sp Op 9 Sp Op 10 Sp Op 11 Sp Op 12	Pgm-Stop Statement Chk-Stop Statement Not Used Error 2 Reset to User Gate Read Error Pattern to NB Reset Storage Error Register Set Address Compare From SA & SB INLIN(Inline) Branch in CE Mode and ILXEQ (Data Entry) Branch in CE Mode Stop MPL Operation Start MPL Operation Gate MPL Data to SD Reg via D Bus Not Used Used with TF-reg Control Bits to: Force Parity Errors Increment Local Store REGs Read Diagnostic Plug Card.	Clock Clock CHL-I, CTL-I Control Storage Control Storage CE Controls Branch Controls Branch Controls MPL File MPL File MPL File CTL-I
	Sp Op 13 Sp Op 14 Sp Op 15 Sp Op 16 Sp Op 17 Sp Op 18 Sp Op 19 Sp Op 20 Sp Op 21 Sp Op 22 Sp Op 23 Sp Op 24 Sp Op 24 Sp Op 28 Sp Op 28 Sp Op 28 Sp Op 30	Load ND Register (See chart to left) Gate Check 2 Conditions to NA Register Set CTL-I Bus In Parity Error CTL-I Response End CTL-I Recycle/Load CTL-I Buffer from TA Gate Alternate Branch Condition Set Inline Active Latch/Set Dev Branch Reset Inline Active Latch/Reset Dev Branch Unfreeze Channel Switch Allow Disable A Allow Disable B Gate Comparison Assist Latches to MB Freeze Channel Switch Selective Reset after Check 1 Propagate Select Out	CE CE Channel Channel Channel CHL-I Channel
	GF NF TF MF	Refer to MIC 40	

CA0300 2347217 Seq 2 of 2 Part No. (8)

447461 4**47465** 15 Dec 78 437402A 437404 437405 437414 447460 15 Mar 72 | 23 Jun 72 19 Dec 75 15 Aug 72 4 Jun 73


REFERENCE DATA, REGISTER ASSIGNMENTS MIC 5



MICROWORD FORMAT SUMMARY


MICROWORD FORMAT SUMMARY

MIC 6



CA0400

Seq 1 of 1



-083C A

K->GA

K->GA

c 1→sto

0→STO

0xx00-

 $\dot{Q}7$ —0XX00— $Q\dot{G}$


Format A Example

MICROWORD FORMAT A (FM = 1, ND AND NB \neq 11)

- General purpose use.
- Cannot be used to modify status bit settings.

FORMAT DECODE

- Four bits of the microword are decoded to determine the format. (Some formats decode a fifth bit.)
- Six configurations of these four bits are collectively known as format A (see CTRL 500):
- In the example, the format is decoded as:



CK FIELD (BYTE 0, BITS 0 - 7)

- Specified by KK = 1,
- CK field is gated to the A-register.

OP FIELD (BYTE 1, BITS 0 - 2)

- Decoded to specify the ALU function to be performed.
- In the example, 001 is decoded as A·B→D.

CB/CD FIELD (BYTE 1, BITS 3 - 7)

- Decoded to select a GP register to serve as B-entry and/or destination register.
- NB and ND bits determine the function of the CB/CD field.
- In the example, 01110 indicates that the BR register is to be used for both B-entry and destination registers.

CX FIELD (BYTE 2, BITS 4 - 7)

• Gated to bits 8-11 of IAR.

CH FIELD (BYTE 3, BITS 0 - 3)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR (12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 - 7) G

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0010 sets IAR(13) to 1 if the D-bus is zero as a result of the ALU function performed in the preceding micróprogram step.

CA FIELD (BYTE 0, BITS 0 - 3)

- Specified by KK=0.
- Decoded to select a GP register to serve as A-entry register.
- In the example, CA is not specified.

CV FIELD (BYTE 0, BITS 4 -7)

- Specified by KK=0.
- Gated to bits 4-7 of IAR.
- In the example, CV is not specified.

B xxx00 — K=11001000-A A K.BR→BR -xx*00-FM KK ND NB This Address 0 1 2 3 4 5 6 7 P 0 1 2 083C 110010000001 1 1 1 0 1 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 1 0 1 0 OP CB/CD CX

Next Address

Ε

0 1 2 3 4 5 6 7 8 9 10 11

0 0 0 0 1 0 0 0 0 1 1 0

IAR(12)=1

12 13 14 15

1 X 0 0

С

if D≠0

if D=0

С

D

ļ	E	YTE O		BYTE	1	Ī		E	BYTE	2	В	YTE 3
	0 1 2 3	4 5 6 7	0 1 2	3	4 5 6 7	0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7
	⊸ CA	CV 🗸	OP		CB/CD \	1	0	0	0	CX	СН	CL
	CA	CV	OP		CD	1	0	0	1	СХ	CH	CL
ormat	CA	CV	OP		СВ	1	0	1	0	CX	СН	CL
tions	CK	CK OP			1	1	0	0	CX	CH	CL	
	CK		OP		CD	1	1	0	1	CX	CH	CL
* 1	CK		OP		СВ	1 !	1 !	1	0	CX	СН	CL
lex Value n Field	A-Entry	Bits 4-7 of IAR	ALU Control	B Entry Bit 3 =	and Destination 1 Bit 3 = 0	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)
0 1 2 3 4 5 6 7	CA CV CA CV CA CV CK CK CK CK A-Entry Bits 4-7		A Ω B → D A • B → D A + B → D A + B + C → DC A - B + C → DC A - B + 1 → DC	Specifies format A,B,C	efines bits 0-3 of byte 0	Defines bits 3-7 of byte 1			0 1 Carry ST0 ST2 ST4 ST6 BR0 BR2* BR4*** BR4**	0 1 D = 0 Index • ST1 ST3C ST5 ST7 BR1 BR3** BR5****		

- *During IMPL BR2 replaced by SECTR
- **During IMPL BR3 replaced by BTRDY
- ***Following Spec Op 7, BR4 replaced by INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ

CA0500	2347219	437402A	437404	437405	437408	447465	-
	Part No. (8)						

Register to register transfer.

FORMAT DECODE

Decoding of format B (FM, KK, ND, NB = 1011) sets up the following controls (see CTRL 500):

- Blocks ingating to A register.
- . Allows gating of GP registers to B register.
- · Allows gating of D bus to GP registers.
- Allows gating of CV and CX fields to IAR.

CD FIELD (BYTE 0, BITS 0 - 4)

- Decoded to select a GP register to serve as destination register.
- In the example, 00011 selects the SD register.

CV FIELD (BYTE 0, BITS 5 - 7)

Gated to bits 5-7 of IAR.

OP FIELD (BYTE 1, BITS 0 - 2)

- Decoded to specify the ALU function to be performed.
- In the example, 011 is decoded as A+B-D.
- The A bus entry is always zero for this mode.

CB FIELD (BYTE 1, BITS 3-7)

- Decoded to select a GP register to serve as B entry register.
- In the example, 00100 indicates that the GB register is to be

CX FIELD (BYTE 2, BITS 4 - 7)

Gated to bits 8-11 of IAR.


CH FIELD (BYTE 3, BITS 0 - 3)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR(12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 - 7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0001 sets IAR (13) to 1 unconditionally.

Format B Example





Format B Bit Assignment Chart

		BYT	E O		BYT	E 1				Γ			BYTE	2	8	/TE 3	1
	0 1 2	3 4	5 6 7	0 1 2	3	4	5	6 7		0	.1	2	3	4 5 6 7	0 1 2 3	4 5 6 7	
Hex Value	CD		CV	OP		(CB			1	0	.1	1	CX	CH	CL	1
in Field	Destina Bit 0=1 B		Bits 5-7 of IAR	ALU Control	B-Ei Bit (ntry 3 = 1		Bit 3	= 0	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)	
0 1 2	ST S GD S	A B C D		A Ω B → D A ◆ B → D A ∀ B → D A + B → D	0 ST GD TG		:	SA SB SC SD							0 1 Carry STO	0 1 D = 0 Index•ST1	0 1 2 3
4 5 6 7	ND C NC C NB T	GA B NA		A + B + C - DC A - B + C - DC A + B - DC A - B + 1 - DC	ND NC NB			GB GA TB NA							ST2 ST4 ST6 BR0	ST3C ST5 ST7 BR1	4 5 6 7
8 9 A B	GE T	AB A D AA			GF GE NF NE			MB TA TD MA							BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD/MC7	8 9 A B
D E F	TE C	MD GC BR MC			TF TE MF ME			MD GC BR MC						·	COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RESPON/CHANB	C D E F

- *During IMPL BR2 replaced by SECTR
- **During IMPL BR3 replaced by BTRDY
- ***Following Spec Op 7, BR4 replaced in INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ

Hex Value		(CD	CV	OP	С	В	1	0	,1	1	СХ	CH	CL	1
in Field	7		ination 1 Bit 0=0	Bits 5-7 of IAR	ALU Control	B-Entry Bit 3 = 1	Bit 3 = 0	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)	
		0 ST GD TG	SA SB SC SD		A Ω B → D A • B → D A ∀ B → D A + B → D	0 ST GD TG	SA SB SC SD						0 1 Carry STO	0 1 D = 0 Index•ST1	0 1 2 3
· · ·	5	200 B	GB GA TB NA		A + B + C - DC A - B + C - DC A + B - DC A - B + 1 - DC	ND NC NB	GB GA TB NA						ST2 ST4 ST6 BR0	ST3C ST5 ST7 BR1	4 5 6 7
•	8 9 A B	GE GE ZF ZE	MB TA TD MA			GF GE NF NE	MB TA TD MA	٠,					BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD/MC7	8 9 A B
· .	ODEF	TF TE MF ME	MD GC BR MC			TF TE MF ME	MD GC BR MC					·	COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RESPON/CHANB	C D E F

3830-2

CA0500 2347219 Seq 2 of 2 Part No. (8) 437402A 437404 437405 437408 447465 15 Mar 72 23 Jun 72 15 Aug 72 16 Oct 72 15 Dec 78

© Copyright IBM Corporation 1972, 1978

MICROWORD FORMAT B (FM, KK, ND, NB = 1011)

MIC11

MICROWORD FORMAT C (FM, KK, ND, NB = 1111)

• Long addressing (module switching).

FORMAT DECODE

Decoding of format C (FM, KK, ND, NB = 1111) sets up the following controls (see CTRL 500):

- Allows gating of CW field to A-register (4-7).
- Allows gating of GP registers to B-register.
- Allows gating of D-bus to GP registers.
- Allows gating of CW, CV, and CX fields to IAR.

CW FIELD (BYTE 0, BITS 0 - 3)

• Gated to bits 0-3 of IAR and to bits 4-7 of the A-bus.

CV FIELD (BYTE 0, BITS 4 - 7)

• Gated to bits 4-7 of IAR.

OP FIELD (BYTE 1, BITS 0 - 2)

 No ALU statement is allowed for this format; however, the D-bus may be nonzero after this block is executed.

CB FIELD (BYTE 1, BITS 3 - 7)

- Selects a GP register to be gated to the B-register.
- In the example, 10000 does not gate a GP register.

CX FIELD (BYTE 2, BITS 4 - 7)

• Gated to bits 8-11 of IAR.


CH FIELD (BYTE 3, BITS 0 - 3)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR (12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 -7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0000 sets IAR (13) to 0 unconditionally.

Format C Example





Format C Bit Assignment Chart

		BY	TE 0						8	YTE 1				Т				BYTE	2							BY	TE 3			7
	0 1 2	3	4 5	6	7	C) 1	2	3	4	5	6	7	-1	0	1	2	3	4	5	6	7	0 1	1 2	2 3	3	4 !	5 6	5 7	
	CW	Т		CV	\neg		OP				CI	В		T	1	1	1	1		C	₹			CH	1			CI	L	7
Hex Value in Field	Bits 0-3 of IAR an	,		ts 4-7		ALI	J Co	ntrol		Entr		Bit	3 =		FM	KK	ND	NB	Bi	ts 8	-11	of IAR			High t 12				Low it 13)]_
0	bits 4-7 o	f				АΩ			0	•		SA							1				0				o,			
2	A Bus					Å÷	8 - C	1	SI	D		SB SC SD											Car				b =			
3							B 🛨 C) C+DC	Į.			SD GI		4									STO ST2				Inde		ST1	-
5		-						- DC				G/		1									ST4				ST5	•		
6		- 1				A +			N			TB		1					1				ST6				ST7			1
-7						A -	8 +	I → DC	G			N/M		4					İ				BRO BR2				BR1 BR3			┨╾
9		- 1					•		G			TA		١					ļ				BR4				BR5			
Ä		1				Nο	effe	ctive	N	F		TD)	1					İ				BR6				BR7			1.
<u>-B</u>		- 1			١	ALU	j		+	E		W		4					1				CHK						MC7	4-
5		1			- 1		ppre:	S	"			MI G		1					1				COM						XFER MULTI	
Ĕ		-			- 1	DE	sus)		1 1	F		BR		ı									SUPP	O/XC		1. 1.			BFRDY	
F		ı			ı				M	Ε		M	С	1					i				BOPA		JE V/				CHANB	

- *During IMPL BR2 replaced by SECTR
- **During IMPL BR3 replaced by BTRDY
- ***Following Spec Op 7, BR4 replaced by INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ


Format D Example

MICROWORD FORMAT D (ME, FM = 00 AND ND, NB # 11)

General purpose use with ability to modify status bits.

FORMAT DECODE

- Five bits of the microword are decoded to determine the format.
- Six configurations of these five bits are collectively known as
- In the example, the format is decoded as:



B CK FIELD (BYTE 0, BITS 0 - 3)

- Specified by KK=1.
- Gated to bits 0-3 of the A register or to bits 4-7 of the A-register, depending on CX(7).
- In the example, 0100 is gated to bits 4-7 of the A-register.

C CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- ST(4) is set by hardware only; it cannot be set by the CS field.
- The example (0010) is decoded as DNST21. This result sets ST(2) to 1 if the D bus is nonzero following execution of the ALU function in line A of the microblock.

OP FIELD (BYTE 1, BITS 0 - 2)

- Decoded to specify the ALU function to be performed.
- In the example, 010 is decoded as A♥B→D.

CB/CD FIELD (BYTE 1, BITS 3 - 7)

- Decoded to select a GP register to serve as B-entry and/or destination register.
- The high-order (ME) bit of the CB/CD field is always 0 in format D.
- NB and ND bits determine the function of the CB/CD field.
- In the example, 00001 indicates that the SB register is to be used as B entry and that the D bus is to be suppressed.

CX FIELD (BYTE 2, BITS 4 - 7)

- Gated to bits 8-11 of IAR.
- The low-order bit CX(7) determines the gating of the CK field to the A-register.
- In the example, CX(7)=0; therefore CK is gated to A-register

G CH FIELD (BYTE 3, BITS 0 - 3)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 1110 sets IAR(12) to 1 if SUPPO (Suppress Out) is up.

CL FIELD (BYTE 3, BITS 4 - 7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0100 tests for ST(3) being on.

CA FIELD (BYTE 0, BITS 0 - 3)

- Specified by KK=0.
- Decoded to select a GP register to serve as A-entry register.
- In the example, CA is not specified

	A MEFM_KK	T ND NB	B XXX00 078C K=4 D A K∀SB→D T A C DNST21 B SUPPO ST3C E8 0 * * 00 EH G H	00000
This Address 0 1 2 3 4 5 6 7 P 0 1 2 0 1 0 0 0 0 1 0 1 0 1 0 CK	BYTE 1 3 4 5 6 7 P 0 1 0 0 0 0 1 1 0 1 CB/CD	BYTE 2 2 3 4 5 6 7 P 0 1 1 0 1 0 1 0 1 1 1 F CX G Tes	PPO ST(3)	01000 — 07A8 K=00100100-A K\times D\times D B ST2

Ŋ		B	YTE O		BY	/TE 1				BYTE	2	В	/TE 3
	\	0 1 2 3	4 5 6 7	0 1 2	3	4 5 6 7	0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7
	A	• CA	CS	OP.	0	CB/CD \	0	0	0	0	сх	СН	CL
,	M	CA	CS	OP	0	. CD \	0	0	0	1	CX	CH	CL
Format		CA	CS	OP	0	CB \	0	0	! 1	0	CX	СН	CL
urations 🦷		CK	CS	ÓP	0	CB/CD	0	1	0	0	CX	CH	CL
	W	CK	CS	OP	0	CD	0	1	0	1	· CX	CH	CL
	*	CK	CS	OP	0	і СВ	0	! 1	1	0	CX	CH	CL
		Ck gated to A-Register			ME	•	FM	KK	ND !	NB		Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)
Hex Value in Field	7	per byte 2, bit 7 A-Entry	Status Set/Reset	ALU Control		B entry and Destination	رِ	! !	! !		If format specifies CK		
	0 1 2 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 → ST1 DNST21 1 → ST3C	A Ω B→D A • B→D A ♥ B→D A + B→D		SA SB SC SD	not A, B, or		! ! !		field for A-Bus entry: CX(7)=0 if K<16. This directs CK	0 1 Carry STO	0 1 D = 0 Index • ST1
	4 5 6 7	TD TC MD MC	1 → STO 1 → ST5 1 → ST6 1 → ST7	A + B + C > DC A - B + C > DC A + B > DC A - B + 1 > DC		GB GA TB NA	format is no	of byte 0			field to A-Register bits 4-7 CX(7)=1 if K > 15.	ST2 ST4 ST6 BRO	ST3C ST5 ST7 BR1
	8 9 A B	GB GA NB NA	0 → ST4 0 → ST1 0 → ST2 0 → ST3C			MB TA TD MA	‡	es bits 0-3		2	This directs CK field to A-Register bits 0-3	BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD /MC7
	C D E	TB TA MB MA	0→ STO 0→ ST5 0→ ST6 0→ ST7			MD GC BR MC	Specifies	Defines				COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RSPON/CHANB

- *During IMPL BR2 replaced by SECTR
- **During IMPL BR3 replaced by BTRDY ***Following Spec Op 7, BR4 replaced by INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ

3830-2

ne example,	CA is not specif	icu.						
CA0600	2347220	437402A	437404	437405	437408	447465		
Seq 2 of 2	Part No. (8)	15 Mar 72	·23 Jun 72	15 Aug 72	16 Oct 72	15 Dec 78		

MICROWORD FORMAT E (ME, FM, KK, ND' NB = 00011)

MIC 14

 Indirect addressing (64-way branch) with address update capability.

FORMAT DECODE

Decoding of format E (ME, FM, KK, ND, NB = 00011) sets up the following controls (see CTRL 500):

- Allows gating of GP registers to A register.
- Allows gating of GP registers to B register and to IAR (8-13).
- Allows gating of D ous to GP registers.

CA FIELD (BYTE 0, BITS 0 - 3)

- Decoded to select a GP register to serve as A entry register.
- In the example, 1001 selects the GA register.

CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- DNST21 sets ST(2) if the D bus is nonzero.
- ST(4) is set by hardware only; it cannot be set by the CS field.
- The example (0000) does not set or reset any status bits.


OP FIELD (BYTE 1, BITS 0 - 2)


- Decoded to specify the ALU function to be performed.
- In the example, 011 is decoded as A+B→D.

CB/CD FIELD (BYTE 1, BITS 3 - 7)

- Decoded to select a GP register to serve as a B entry and destination register.
- The initial contents of the selected register (bits 0-5) are also placed in the low-order byte of the IAR.
- In the example, '01101' selects the GC register.

Format E Example





Format E Bit Assignment Chart

	B,	YTE 0		ВУ	TE 1					BYTE :	2				T			E	SYTE	3		
	0 1 2 3	4 5 6 7	0 1 2	3	4 5 6	7	0	1	2	3	4	5	6	7		0	1 :	2 3	4	5	6	7
	CA	CS	OP	0	CB/CD		0	0	1	1		lg	nore	d	\Box			lg	nore	d		
Hex Value in Field	A Entry	Status Set/Reset	ALU Control	ME	B Entry and Destination		FM	KK	ND	NΒ												
0 1 2 3	0 GC ND NC	1 -> ST1 DNST21 1 -> ST3C	AΩB→D A • B→D A ∀B→D A + B→D		SA SB SC SD																	
4 5 6	TD TC MD MC	1 → STO 1 → ST5 1 → ST6 1 → ST7	A+B+C→DC A-B+C→DC A+B→DC A-B+1→DC		GB GA TB NA																	
8 9 A B	GB GA NB NA	0 → ST4 0 → ST1 0 → ST2			MB TA TD MA																	
C D E F	TB TA MB MA	0→ \$13C 0→ \$10 0→ \$15 0→ \$16 0→ \$17			MD GC BR MC																	

FORMAT DECODE

Decoding of format F (ME, FM, KK, ND, NB = 00111) sets up the following controls (see CTRL 500):

- Blocks ingating of A register and outgating of D bus.
- Allows special Op fields to be decoded.
- Allows gating of CX field to IAR(8-11)

SPECIAL OP FIELD (BYTE 0, BITS 2, 3 AND BYTE 1, BITS 4 - 7)

- Decoded to activate 1 of 64 special operation controls.
- The 3830 Model 2 utilizes 24 special operation codes.
- In the example, 001110 selects special operation 14. Gate check 2 conditions to NA Register.

CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- DNST21 sets ST(2) if the D bus is nonzero.
- ST(4) is set by hardware only; it cannot be set by CS field.
- The example (1111) resets ST(7). Note that ST(7) is reset after its status is tested (item F).

CX FIELD (BYTE 2, BITS 4 - 7)

• Gated to bits 8-11 of IAR.

CH FIELD (BYTE 3, BITS 0 - 3)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR(12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 - 7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0110 sets IAR(13) to 1 if ST(7) = 1 upon entering this microblock.

Sp Op 0 Pgm-Stop Statem Sp Op 1 Chk-Stop Statem	
Sp Op 2 Not Used	
Sp Op 3 Error 2 Reset to	User
Sp Op 4 Gate Read Error	Pattern to NB
Sp Op 5 Reset Storage Er	ror Register
	pare From SA & SB
	ranch in CE Mode and
ILXEQ (Data En	itry) Branch in CE Mode
Sp Op 8 Stop MPL Opera	tion
Sp Op 9 Start MPL Opera	tion
	o SD Reg via D Bus
Sp Op 11 Not Used	
Sp Op 12 Not Used	
Sp Op 13 Load ND Registe	
	nditions to NA Reg
Sp Op 15 Set CI Bus In Par	
Sp Op 16 CI Response End	•
	CI Buffer from TA
Sp Op 18 Gate Alternate B	
	Latch/Set Dev Branch
	ve Latch/Reset Dev Branch
Sp Op 21 Unfreeze Channe	Switch
Sp Op 22 Allow Disable A	
Sp Op 23 Allow Disable B	Assist Latebas to MP
Sp Op 24 Gate Comparison	Assist Latches to MB
Sp Op 28 Selective Reset A	
Sp Op 30 Propagate Select	
or or or inspegate delect	

0→TG DNST21 Format F Example E3-XX100-EC XX100 --- 2B1C SPEC: OE



Format F Bit Assignment Chart

		В	YTE 0		BY	TE 1				BYTE:	2	B\	/TE 3	1
	0 1	2 3	4 5 6 7	0 1 2	3	4 5 6 7	0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7	
		SPEC.	CS		0	SPEC OP	0	1	1	1	СХ	CH	CL	
ex Value Field		1	Status Set/Reset	No effective	ME	****	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)	
0				ALU								0	0	1
1 2 3			1 → ST1 DNST21 1 → ST3C									Carry STO	1 D = 0 Index • ST1	
5	-		1 -> \$TO 1 -> \$T5 1 -> \$T6								·	ST2 ST4 ST6	ST3C ST5 ST7	
7	-		1 → ST7 0 → ST4	,							·	BRO BR2*	BR1 BR3**	-
9 A B			0 → ST1 0 → ST2 0 → ST3C									BR4*** BR6 CHK-2	BR5**** BR7 SELTD/MC7	
D E F	1		0→ STO 0→ ST5 0→ ST6 0→ ST7			****						COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RSPON/CHANB	

*During IMPL BR2 replaced by SECTR

**During IMPL BR3 replaced by BTRDY

***Following Spec Op 7, BR4 replaced by INLIN

****Following Spec Op 7, BR5 replaced by ILXEQ

3830-2

CA0700 2347221 Seq 2 of 2 Part No. (8)

437402A 15 Mar 72

437404 437405 23 Jun 72 15 Aug 72

437408

437414

16 Oct 72 | 4 Jun 73

447465

MICROWORD FORMAT F (ME, FM, KK, ND, NB = 00111)

MICROWORD FORMAT F (ME, FM, KK, ND, NB = 00111)

MICROWORD FORMAT 1 (ME, FM, KK, ND, NB = 10100/10101/10000)

• Fetch/store, with data address update capability.

FORMAT DECODE

Three configurations of bits ME, FM, KK, ND, NB are used to define formats 1a, 1b, and 1c:

- Format 1a (10100)—four-byte fetch. The four bytes of data at the address specified by DAR(0–13) are fetched and placed in storage registers SA, SB, SC, SD.
- Format 1b (10101) -- four-byte store. The data in SA, SB, SC, SD is stored at the address specified by DAR(0-13).
- Format 1c (10000)—one-byte fetch. The four bytes of data at the address specified by DAR(0-13) are fetched, but only the one byte indicated by DAR(14, 15) is placed in the SA register. The contents of SB, SC, SD remain unchanged.
- Following the fetch or store operation, the data address is updated by the ALU function K+B-B.

Decoding of format la, 1b, or 1c sets up the following controls (see CTRL 500):

- Allows gating of CK field to A register(4-7).
- Allows gating of GP registers to B register and to DAR(8-15).
- Allows gating of D bus to GP registers.
- Allows gating of CX field to IAR(8-11).
- Sets zeros in DAR(1-4).
- Allows gating of ML field to DAR(5-7).

CK FIELD (BYTE 0, BITS 0 - 3)

Gated to bits 4-7 of the A bus.

CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- DNST21 sets ST(2) if the D bus is nonzero.
- ST(4) is set by hardware only; it cannot be set by the CS field.
- The example (0000) does not set or reset any status bits.

ML FIELD (BYTE 1, BITS 0 - 2)

Gated to bits 5-7 of DAR.

CB/CD FIELD (BYTE 1, BITS 3 - 7)

- Decoded to select a GP register to serve as a B entry and destination register.
- The initial contents of the selected register are also placed in the low-order byte of DAR.
- In the example, 10110 selects the NB register.
- If no register is selected, zeros are placed in the low-order byte of DAR.

CX FIELD (BYTE 2, BITS 4 -7)

• Gated to bits 8-11 of IAR.

CH FIELD (BYTE 3, BITS 0 - 3)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR(12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 - 7)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.

3830-2

• In the example, 1000 tests for BR(3) being on

example, it	OUU tests for bk	(3) being on.					
	2347222 Part No. (8)	437402A 15 Mar 72	437404 23 Jun 72	437405 15 Aug 72	437408 16 Oct 72	447465 15 Dec 78	

MICROWORD FORMAT 1 (ME, FM, KK, ND, NB = 10100/10101/10000)



Next Address

		BY	/TE 0		В	TE 1				BYTE	2	ВУ	TE 3
		0 1 2 3	4 5 6 7	0 1 2	3	4 5 6 7	. 0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7
	/ la	CK	CS	ML	1	CB/CD \	0	1	0	0	CX	CH	CL
nat Configurations	(1b	CK	CS	ML	1	CB/CD	20	1	0	1	CX	CH	CL
	√1c	CK	CS	ML	1	CB/CD	0	0	0	0	CX	CH	CL
Hex in F	Value ield	A Bus Bits 4-7	Status Set/Reset	DAR Bits 5-7	ME	IB Entry and Des- tination, and DAR Bits 8-15	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)
	0 1 2 3		1 → ST1 DNST21 1 → ST3C			0 ST GD TG						0 1 Carry STO	0 1 D = 0 Index•ST1
	4 5 6 7		1 → STO 1 → ST5 1 → ST6 1 → ST7	·		ND NC NB TC						ST2 ST4 ST6 BR0	ST3C ST5 ST7 BR1
	_ 7 8 9 A B		0 → ST4 0 → ST1 0 → ST2 0 → ST3C			GF GE NF NE						BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD/MC7
	B C D E F		0→ STO 0→ ST5 0→ ST5 0→ ST6 0→ ST7			TF TE MF ME					·	COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RESPON/CHANB

B-Bus

4 5 6 7 8 9 10 11 12 13 14 15

*During IMPL BR2 replaced by SECTR

4 5 6 7 <u>8 9 10 11</u>

0 0 0 0 0 0 0 0 0 0 0 1 0 0 0

if BR(3)=0

C if BR(3)=1

8

- **During IMPL BR3 replaced by BTRDY
- ***Following Spec Op 7, BR4 replaced by INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ

MIC 16

Four-byte fetch/store using any address in control storage.

FORMAT DECODE

- Format 2a (10110) -- four-byte fetch. The four bytes of data at the address specified by DAR (0-13) are fetched and placed in storage registers SA, SB, SC, SD.
- Format 2b (10111) -- Four-byte store. The data in SA, SB, SC, SD is stored at the address specified by DAR (0-13).

Decoding of format 2a or 2b sets up the following controls (see CTRL 500):

- Allows gating of MH field to A register (4-7) and to DAR (1-4)
- Allows gating of ML field to DAR (5-7)
- Allows gating of GP registers to B register and to DAR (8-15)
- Blocks gating of D bus to GP registers
- Allows gating of CX field to IAR (8-11)

MH FIELD (BYTE 0, BITS 0 - 3)

- Gated to bits 1-4 of DAR.
- Contents are added to contents of register specified by CB field; result is placed on the D bus but is not gated to any register.
- In the example, the implicit ALU statement is 7+TE→D.

CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- DNST21 sets ST (2) if the D bus is nonzero.
- ST (4) is set by hardware only; it cannot be set by the CS field.
- The example (1111) resets ST (7).

ML FIELD (BYTE 1, BITS 0 - 2)

• Gated to bits 5-7 of DAR.

CB FIELD (BYTE 1, BITS 3 - 7)

- Decoded to select a GP register to serve as B entry.
- The initial contents of the selected register are also placed in the low-order byte of DAR.
- If no register is selected, zeros are placed in the low-order byte of DAR.
- In the example, 11101 selects the TE register.

CX FIELD (BYTE 2, BITS 4 - 7)

• Gated to bits 8-11 of IAR.


G CH FIELD (BYTE 3, BITS 0 - 3)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0001 sets IAR(12) to 1 unconditionally.

CL FIELD (BYTE 3, BITS 4 - 7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0001 sets IAR(13) to 1 unconditionally.

Format 2a Example





Format 2 Bit Assignment Chart

Format Configur

	В	YTE 0		BY	TE 1				BYTE	2	В	YTE 3
	0 1 2 3	4 5 6 7	0 1 2	3	4 5 6 7	0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7
urations 12a	MH	CS	ML	1	СВ	0	1	1	0	CX	СН	CL
24	MH	CS	ML	1	СВ	0	1	1	1	CX	СН	CL
Hex Value in Field	DAR Bits 1-4 and A bus	Status Set/Reset	DAR Bits 5-7	ME	B Entry	FM	KK	ND	NB	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)
0 1 2		1 → ST1 DNST21 1 → ST3C			0 ST GD TG						0 1 Carry STO	0 1 D = 0 Index●ST1
		1-510 1-515 1-516 1-517			ND NC NB TC						ST2 ST4 ST6 BR0	ST3C ST5 ST7 BR1
- / 8 9 A B		0 → ST4 0 → ST1 0 → ST2 0 → ST3C			GF GE NF NE						BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD/MC7
B C D E F		0→ STO 0→ ST5 0→ ST6 0→ ST7			TF TE MF ME						COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RESPON/CHANB

- *During IMPL BR2 replaced by SECTR
- **During IMPL BR3 replaced by BTRDY
- ***Following Spec Op 7, BR4 replaced by INLIN
- ****Following Spec Op 7, BR5 replaced by ILXEQ

3830-2

CA0800	2347222	437402A	437404	437405	437408	447465	
Sen 2 of 2	Part No. (8)	15 Mar 72	23 Jun 72	15 Aug 72	16 Oct 72	15 Dec 78	-

© Copyright IBM Corporation 1972, 1978

MICROWORD FORMAT 2 (ME, FM, KK, ND, NB = 10110/10111) MIC17

MICROWORD FORMAT 3 (ME, FM, KK, ND, NB = 10010)

MICROWORD FORMAT 3 (ME, FM, KK, ND, NB = 10010) MIC 18

- One-byte fetch.
- Entire address is provided by the microword.

FORMAT DECODE

Decoding of format 3 (ME, FM, KK, ND, NB = 10010) sets up the following controls (see CTRL 500):

- Allows gating of NH field to A-register (4-7) and to DAR (8-11).
- Blocks gating of D-bus to GP registers.
- Allows gating of CX field to IAR (8-11).
- Sets zeros in DAR (1-4).
- Allows gating of ML field to DAR (5-7).
- Allows gating of NL field to DAR (12-15).
- NH FIELD (BYTE 0, BITS 0 3)
 - Gated to bits 8-11 of DAR.

CS FIELD (BYTE 0, BITS 4 - 7)

- Decoded to set or reset specific status (ST) bits.
- DNST21 sets ST(2) if the D-bus is nonzero.
- ST(4) is set by hardware only; it cannot be set by the CS field.
- The example (0000) does not set or reset any status bits.

ML FIELD (BYTE 1, BITS 0 - 2)

Gated to bits 5-7 of DAR.

NL FIELD (BYTE 1, BITS 4 - 7)

• Gated to bits 12-15 of DAR.

CX FIELD (BYTE 2, BITS 4 - 7)

• Gated to bits 8-11 of IAR.


CH FIELD (BYTE 3, BITS 0 - 3)


- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 12 to 1.
- In the example, 0000 sets IAR(12) to 0 unconditionally.

CL FIELD (BYTE 1, BITS 4 - 7)

- Senses a hardware condition to determine a branch.
- If satisfied, sets IAR bit 13 to 1.
- In the example, 0000 sets IAR(13) to 0 unconditionally.

Format 3 Example






Format 3 Bit Assignment Chart


	В	YTE 0		BY	TE 1				BYTE :	2	В	TE 3	1
	0 1 2 3	4 5 6 7	0 1 2	3	4 5 6 7	0	1	2	3	4 5 6 7	0 1 2 3	4 5 6 7	j
Hex Value	NH	CS	ML	1	NL	0	0	1	0	СХ	CH	CL	
in Field	DAR bits 8-11 and A	Status Set/Reset	DAR bits 5-7	WE	DAR bits 12-15	FM	KK	ND	NΒ	Bits 8-11 of IAR	Branch High (IAR Bit 12)	Branch Low (IAR Bit 13)	
1 2	bus bits 4-7	1 → ST1 DNST21 1 → ST3C									0 1 Carry STO	0 1 D = 0 Index•ST1	0 1 2 3
3 4 5 6 7		1 → STO 1 → ST5 1 → ST6 1 → ST7									ST2 ST4 ST6 BR0	ST3C ST5 ST7 BR1	4 5 6 7
8 9 A B		0 → ST4 0 → ST1 0 → ST2 0 → ST3C									BR2* BR4*** BR6 CHK-2	BR3** BR5**** BR7 SELTD/MC7	8 9 A B
B C D E F		0→ STO 0→ ST5 0→ ST6 0→ ST7									COMMO ADDRO/MC6 SUPPO/XCHAN ILACT & DEV/ BOPAR	HLTIO/XFER SERVO/MULTI CUEND/BFRDY RESPON/CHANB	C D E F

- *During IMPL BR2 replaced by SECTR.
- **During IMPL BR3 replaced by BTRDY.
- ***Following Spec Op 7, BR4 replaced by INLIN-
- ****Following Spec Op 7, BR5 replaced by ILXEQ.

• Examples of some more difficult to understand microprogramming techniques are given.




Set the SA register to all




Set the GB register = 7 from the emit field (K).


> Set branch low condition if the D bus was zero in the last block.




Set the SA register with the complement of 70 (185).




Set the TG register to zero. No input from A or B register to the ALU.




A and B registers = 0. B register is complemented to = 255. If ST3C = 1, GC register is set to 0 and ST3C is set to 1. If ST3C = 0, GC register is set 255 and ST3C is reset to zero.



ST4 is turned on by the data transfer circuits when a new byte is ready or wanted. Loop in this block until ST4 = 1.



CARRY is set by a carry out of the ALU. If turned on in a block it stays on for the first part of the next block for branching. ST3C is set by a carry out of a ALU operation if "C" is added to D bus statement. ST3C stays on until reset by 0→ST3C or no carry out of ALU with "C" statement. For both CARRY and ST3C, branch condition is result of conditions set up before entering block.




AND contents of GA and SA registers. Place results on the D bus. D = 0 branch checks the result in the next block. AND gives a 1 output if both inputs are 1. 0 is placed in ST2.




Add 32 to contents of SC register and place results on D bus only. "C" causes ST3C to be turned on if there is a carry out of ALU.



OR contents of GA and NB registers. Place results in NB register. OR gives a 1 output if either input is 1.




Add an emitted zero to zero. Set MC register to zero. Turn off ST3C as there can be no carry out (MC "C").



Exclusive OR nine from emit field with contents of GD register. Place results in GD register. Exclusive OR gives a 1 output if one and only one input is 1. In this example bits 4 and 7 of the GD register will be inverted.

```
Add 4 from emit field to
contents of NC. Place
results in NC register.
Update address for next
data cycle.
```




Set the DAR to address control storage on a data cycle. Address is hex 02xx, "xx" is contents of NC register on entry to this block.

> Store four bytes from SA. SB, SC, and SD in control

```
-0C80
 X0X00-
 K=1
A K+GA→GA
B CARRY
INTERRUPTS GONE-
DELAY BEFORE
SAMPLING
```


Add one to contents of GA register and place result in GA. Loop in this block until carry out sets CARRY.




block is used on two channel switch feature only.

> Read four bytes out of control storage. Place the byte selected by the two low order bits of DAR in the SA register.

MICROPROGRAM INSTRUCTION EXAMPLES (Part 1 of 2)




Add the contents of GA register to the contents of GA and place results in GA register. (GA has outputs to both A and B bus.)



Add the complement of the contents of SD to the contents of NA register plus a forced carry in of 1. Place results on the D bus.

> If D bus is not zero ST2 is set to 1. If D bus is zero ST2 is unchanged.



MIC 30

Add 255 from emit field to the contents of the MB register plus a carry of one if ST3C=1 and place results in MB. If ST3C=0 on entry, MB is decreased by 1. If ST3C=0 on entry and MB=0, ST3C is not turned on. If ST3C=1 on entry, MB is not changed. ST3C is turned off if there is no carry. ST3C is turned on if there is



Add complement of zero (255) to zero plus carry of 1 (ST3C = 1) and set ST3C to 1. This is done to force a carry branch in the next block.



Address control storage at hex 02C8. ST3C is set to 0.



MICROPROGRAM INSTRUCTION EXAMPLES (Part 2 of 2)


contents of GA (only one

bit is on). Stay in loop


until equal (D bus \neq 0).

MICROPROGRAM INSTRUCTION EXAMPLES (Part 2 of 2)


MIC 31



Add contents of (GC) to Add 225 to the contents of GB register and place results in GB. This decre-GC and place results in GC. This results in shifting the bit one posiments GB by one. tion to the left.



ST7 is the low order branch condition in this block. ST 7 is turned on (1→ST 7) after the branch has been set up.




The contents of MB are placed in the low order of IAR to cause a branch larger than four blocks. Transfer takes place early in cycle.

A constant in GC is added to the contents of MB and placed in MB register (late in cycle). This sets ID MB for the next branch



Special operations are used to control operations outside of the CU. This special operation (hex 08) is used to turn off the MPL mode latch in the 23FD attachment and stop the drive motor in the 23FD.




If the sub-system is in CE error stop mode this statement causes the CU clock to stop at the end of the cycle. Pressing start restarts the CU clock. With the CU clock stopped no microprogram cycles can be taken.

xxxoo-

PGM-STOP

In this example, if the clock is re-started, this block is re-addressed and the clock stops again. If the output of the block goes to another block, the microprogram will continue.



3830-2

as a counter.

© Copyright IBM Corporation 1972, 1973

The microprogram is divided into a number of routines. Each routine performs a basic function, but it may be used in different ways for a number of operations.

For example, a Read Data command following a Search ID command would:

Start in chained reselection

Go through Initial Selection to Command Decode

Present Status In Oriented Initial status

Go to load counts to clock key field

Go to read/clock file to clock key field

ECC processing

Re-entry control

Gap spacing

Back to load counts for the data field


Read/clock file to read data field

ECC processing

Back to chained reselection (if not the last command in the chain)

(

Untimed end procedure (if this is the last command in the chain)



3830-2


CA1000 2347224 Seq 2 of 2 Part Number

437402A 437404 437 15 Mar 72 23 Jun 72 15 A

437405 437414 15 Aug 72 4 Jun 73

© Copyright IBM Corporation 1972, 1973

MICROPROGRAM ROUTINES MIC 35



REGISTER EXPANSION FEATURE

The Register Expansion Feature is located on a Z512 card that is installed in location B1G2.

The Z512 card contains registers GF, MF, NF, and TF. The Z512 operates like a General Purpose Register until certain microprogram instructions are performed, at which time it assumes the following characteristics:

The MF, NF, and GF Registers become local store registers having 32 storage locations each. They are addressable from bits 3 thru 7 of the TF Register. This mode is reached by performing a microprogram Special Operation 12 ('0C') while TF Register bit 0 is on. To reset this mode, the same Special Operation is performed with TF Register bit 0 off.

While in the above mode, if TF Register bit 1 is on, bits 3 thru 7 of the TF Register become an incrementing register that is advanced whenever a CB of MF, CD of MF, or CD of TA occurs. If an MF to MF or MF to TA instruction is used, the register is only incremented once. Bit 1 on also loads the contents of the D-Bus into MF whenever a CD of TA occurs.


To guarantee correct parity in the TF Register, a parity predict circuit is examined everytime the address register is incremented. The parity of the TF Register is checked every machine cycle. When a failure occurs, a Type 1 error CB Decode Even Error is posted.

When the clock is stopped and the display switch is in the Register Display position, the local store position of the MF, NF, and GF Registers is defined by bits 3 thru 7 of the TF Register. This says that if these registers are being used as general purpose registers and you wish to display them, you must set TF to zero. (Refer to PANEL section for register store and display operation.)

REGISTER EXPANSION FEATURE MIC 40

3830-2

CA1100 4290991 Seq. 1 of 1 Part No. (8) **447461** 12 Mar 76



CONTENTS

MICFL

 Channel Wrap Diagnostic Description
 MICFL 5—15

 Routine 60
 MICFL 20—25

 Routine 62
 MICFL 30—35

 Routine 64
 MICFL 40—50

 Routine 66
 MICFL 55—60

 Routine 68
 MICFL 65

 Routine 6A
 MICFL 70—80

 Routine 6C
 MICFL 85—120

 Routine 6E
 MICFL 125


 Routine 96
 MICFL 150—160

CONTENTS MICFL 1

HOUSEKEEPING

EACH ROUTINE

- Is loaded into control storage addresses 0400 05FC by the control program. Most routines also use the addresses between 2000 - 2FFC.
- 2. Begins in address 0404.
- 3. Begins with housekeeping that is used by the subroutines to reset the channel controls and branch to the next subroutine
- 4. Returns to the control program only after all subroutines have been run on both channels A/C and B/D (unless running only one channel or looping on an error).



3830-2

CB0200 2354775 Seq. 2 of 2 Part No. (8)

437408 447461 16 Oct 72 12 Mar 76

© Copyright IBM Corporation 1972, 1976

CHANNEL WRAP DIAGNOSTIC DESCRIPTION (Part 1 of 3) MICFL




CHANNEL WRAP DIAGNOSTIC DESCRIPTION (Part 2 of 3)

SUBROUTINES

EACH SUBROUTINE (FC, F8, F4, ETC):

- 1. Is branched to by using the GA register for a 64-way branch.
- 2. Starts with FC, F8, F4, etc. (addresses 04FC, 04F8, 04F4, etc., except routine 6C, which uses addresses 2CFC, 2CF8. 2CF4, etc.).
- 3. Is self-sufficient, and requires only housekeeping to run, allowing the loop-on-error option to loop a single subroutine.


CHANNEL WRAP DIAGNOSTIC DESCRIPTION (Part 2 of 3) MICFL 10



ERROR HANDLING, ERROR AND NORMAL EXITS

ERROR HANDLING:

- 1. Is branched directly into from an error.
- 2. Stores the subroutine address and error bytes in 3C30 for the control program display.
- 3. Sets the subroutine address for exit to the control program error entry (3F10).



3830-2


CB0300 2354776 437408 16 Oct 72

CHANNEL WRAP DIAGNOSTIC DESCRIPTION (Part 3 of 3)


MICFL 15



ROUTINE 60 (Part 1 of 2)




ROUTINE 60 (Part 1 of 2) MICFL 20



3830-2

CB0400 2354777 Seq 1 of 2 Pert Number 437408 16 Oct 72

ROUTINE 60 (Part 1 of 2) MICFL 20



ROUTINE 60 (Part 2 of 2) MICFL 25



ROUTINE 62 (Part 1 of 2)

437408


16 Oct 72


CB0500


3830-2


2354778

ROUTINE 62 (Part 1 of 2) MICFL 30









62C FL_11/22/72

CB0500 2354778


437408 16 Oct 72

ROUTINE 62 (Part 2 of 2) MICFL 35



ROUTINE 64 (Part 1 of 3)


ROUTINE 64 (Part 1 of 3) MICFL 40




437408 447460 CB0600 2354779 16 Oct 72 19 Dec 75 seq 1 of 2 | Part No. (8)

IBM CONFIDENTIAL

MICFL 40 ROUTINE 64 (Part 1 of 3)







JFL_11/09/72

IBM CONFIDENTIAL

ROUTINE 64 (Part 2 of 3) MICFL 45




















































































































































































































































ROUTINE 64 (Part 3 of 3)


ROUTINE 64 (Part 3 of 3) MICFL 50



3830-2

CB0700 2354780 437408 447460 19 Dec 75

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER





CB0700 2354780 Seq. 2 of 2 Part No. (8)

447460 437408 16 Oct 72 19 Dec 75 © Copyright IBM Corporation 1972, 1975

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER


ROUTINE 66 (Part 1 of 2) MICFL 55




recent termination of the contract of the cont

ROUTINE 66 (Part 2 of 2)

ROUTINE 66 (Part 2 of 2) MICFL 60





ROUTINE 68 MICFL 65

ROUTINE 6A (Part 1 of 3)


437408 16 Oct 72

CB0900


Seq 1 of 2


2354782

ROUTINE 6A (Part 1 of 3) MICFL 70



ROUTINE 6A (Part 1 of 3) MICFL 70





6AC IFL_11/27/72 3830-2 CB0900 2354782 437408 Seq 2 of 2

ROUTINE 6A (Part 2 of 3)

MICFL 75






























































ROUTINE 6A (Part 3 of 3)

ROUTINE 6A (Part 3 of 3) MICFL 80





MLM0002 437408 MICFL-80_L ----6XE----JFL_11/27/72

437408 16 Oct 72 19 Dec 75

ROUTINE 6A (Part 3 of 3)

ROUTINE 6C (Part 1 of 8)





MLM0002_437408 MICFL_85_R

447460 3830-2 437408 CB1900 2354783 16 Oct 72 19 Dec 75 Seq 2 Of 2 Part Number(8)

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

ROUTINE 6C (Part 1 of 8)

MICFL 85





















































ROUTINE 6C (Part 2 of 8)



ROUTINE 6C (Part 2 of 8) MICFL 90




MLM0002_437408 MICFL-90_L 6CE JFL_11/27/72

MLM0002_437408 MICFL-90_R JFL_11/27/72


CB1100 2354784 Seq 1 of 2 Part Number

437408 16 Oct 72




MICFL 95 ROUTINE 6C (Part 3 of 8)


ROUTINE 6C (Part 4 of 8)




ROUTINE 6C (Part 4 of 8) MICFL 100



MICFL 100






ROUTINE 6C (Part 5 of 8)

MICFL 105


ROUTINE 6C (Part 6 of 8)

ROUTINE 6C (Part 6 of 8) **MICFL 110**



3830-2

	2354800			447461			
Seq. 1 of 2	Part No. (8)	16 Oct 72	19 Dec 75	12 Mar 76			



C Copyright IBM Corporation 1972, 1975, 1976

Seq. 2 of 2 | Part No. (8)


437408

16 Oct 72

447460.

19 Dec 75

12 Mar 76





MLM0002 437408 MICFL-115_L JFL_11727/12

ROUTINE 6C (Part 7 of 8) MICFL 115

ROUTINE 6C (Part 8 of 8)

ROUTINE 6C (Part 8 of 8) MICFL 120






3830-2 CB1400 2354786 Seq 1 of 2 Part No. (8) 437408 447460 16 Oct 72 19 Dec 75

ROUTINE 6E

MICFL 125



447460

19 Dec 75

MLM0002 437408 MICFL 125_R ----6EB JFL_11/27/72

Seq. 2 of 2 | Part No. (8)

2354786

© Copyright IBM Corporation 1972, 1975

437408

16 Oct 72

CB1400

3830-2

IB

IBM CONFIDENTIAL
UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTE


ROUTINE 6E

MICFL 125

accommon to the contract of th

ROUTINE 96


ROUTINE 96 MICFL 150



3830-2

CB1500 4290981 Part No. (8)
© Copyright IBM Corporation 1975

44746019 Dec 75



3830-2

4290981 CB1500 Seq. 2 of 2 | Part No. (8) 447460 19 Dec 75

IBM CONFIDENTIAL **UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER**

ROUTINE 96 MICFL 160









































































COMPONENT INDEX

COMPONENT INDEX LOC₁

BLOWERS

I/O Gate LOC 14 Logic Gate LOC 2 Power Supplies LOC 2

Laminar Bus LOC 16 W1 through W10 LOC 6

CAPACITORS

DC Filter LOC 6 Laminar Bus LOC 16 C1 through C4 LOC 12 C12 through C23 LOC 6

CIRCUIT BREAKERS (CBs)

CB2 LOC 12

CE PANEL LOC 2, PANEL 10

CIRCUIT PROTECTORS (CPs)

CP1 through CP10 LOC 10, LOC 12 CP11 through CP18 LOC 6

CONNECTORS

EC1-EC4 LOC 2, 14 I/O Cable LOC 14 P1, P2 (CTL-I) LOC 16 PC1 LOC 2 PC5-PC8 (EPO) LOC 16 S1, S2 LOC 16, PWR 132 1. Power Sequence Box LOC 12 2, Power Sequence Box LOC 12

CONVENIENCE OUTLET LOC 2

DIODES

Bulk Supply CR1-CR36 LOC 8 CR1, Power Sequence Box LOC 12 CR2. Power Sequence Box LOC 12

FILTER

DC Power Supply LOC 6 Laminar Bus LOC 16 Power Line LOC 2

HEAT SINKS

HS1 through HS6 LOC 8 +12V dc LOC 12

INDICATORS

3830-2

Gate/Memory Thermals LOC 12 PS Failure LOC 12 PS Thermal LOC 12

CD0200

Seq. 1 of 2

LAMINAR BUSES (LBs) LOC 16

LOGIC BOARDS

01A-A1 LOC 2 01A-B1 LOC 2 01A-B2 LOC 2 01A-B3 LOC 2 01B-A1 I/O Board LOC 14 Power Sequence Board P-A1 LOC 12 Sequential Starter Card LOC 16 MPL FILE (23FD) LOC 2

POWER CONTROL BOX LOC 12

POWER SEQUENCE BOX LOC 12

POWER SUPPLIES

Blowers LOC 2 Bulk 1 LOC 6, LOC 8 Bulk 2 LOC 6, LOC 8 PS3 through PS7 LOC 4 PS15 LOC 10 Regulators LOC 4 24V dc Sequence Supply LOC 12

RELAYS

K1 through K13 LOC 12 K21, K22, K31, K32 LOC 16

RESISTORS

R1 through R7 LOC 6 R1 through R2 Power Sequence Box LOC 12

SWITCHES

Enable Disable PANEL 1 Indicators Test/Reset LOC 12 Mainline CB2 LOC 12 Multitag PANEL 1 Power On/Off, Sequence Box LOC 2, PANEL 1

TABS LOC 12

TERMINAL BOARDS (TBs)

437414

BTB1 Bulk-1 LOC 10 TB1 I/O Gate LOC 14 TB1 Power Control Box LOC 12 BTB2 Bulk-2 LOC 10 TB2 Power Control Box LOC 12 TB3 Power Control Box LOC 12 TB5 Gate A LOC 16 TB6 Gate A LOC 16 TB10 LOC 16 TB11 LOC 16 T1-TB1 Power Sequence Box LOC 12 T1-TB2 Power Sequence Box LOC 12

447460

19 Dec 75

TRANSFORMERS

TA LOC 10 TB LOC 10 TC LOC 10 T1 Power Sequence Box LOC 12 T2 Convenience Outlet LOC 2 T3 Power Sequence Box LOC 12

TRANSISTORS

Q1 LOC 12

TRIAC

Power Control Box LOC 12

USE METER LOC 2, PANEL 1

IBM CONFIDENTIAL

COMPONENT INDEX

2347225

Part No. (8)

437402A 437403

21 Apr 72


15 Mar 72

437404

23 Jun 72

437405

15 Aug 72



3830-2

CD0200 2347225 Seq 2 of 2 Part No. (8)


437402A 437403 437404 437405 447460 437414 15 Mar 72 23 Jun 72 15 Aug 72 21 Apr 72 4 Jun 73 19 Dec 75 © Copyright IBM Corporation 1972, 1973, 1975

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

FRONT AND REAR VIEW LOC 2

DC REGULATORS (PS)


DC REGULATORS (PS) LOC 4



3830-2


CD0300 2347226 Part No. (8) Seq 1 of 2


437414 437402A 437403 437405 447460 15 Mar 72 21 Apr 72 15 Aug 72 4 Jun 73 19 Dec 75 UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER



FILTER CAPACITORS LOC 6

BULK SUPPLY DIODES, HEAT SINKS, AND CP PANEL





2347359 Seq 2 of 2 Part No. (8)

21 Apr 72 © Copyright IBM Corporation 1972, 1973, 1975

437404 23 Jun 72 437414 437403 437405 447460 15 Aug 72

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER


BULK TRANSFORMERS, BIAS SUPPLY, AND CPS 1-10 LOC 10



POWER CONTROL BOX AND POWER SEQUENCE BOX

POWER CONTROL BOX AND POWER SEQUENCE BOX

LOC 12





3830-2


437403 2347360 21 Apr 72 Part No. (8)

437414 437405 447460 437404 437415 15 Aug 72 4 Jun 73 2 Nov 73 19 Dec 75 23 Jun 72


IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER







I/O GATE (CHANNEL DRIVERS AND TERMINATORS)



I/O CONNECTORS AND I/O GATE

LOC 14



3830-2



CD0500



2347360

Seq 2 of 2 Part No. (8)



437403

21 Apr 72



437404









GATE A AND AREA BEHIND GATE

GATE A AND AREA BEHIND GATE LOC 16



tecelecte and the telegraph of telegraph of te




CONTENTS

CONTENTS INST 1

INST		
Unpacking And Locating	•	 INST 5
Cabling—Control Module To 3830 Storage Control		 INST 5
Control Unit Power Check (60-Hz)	•	 INST 10
Control Unit Power Check (50-Hz)		 INST 15
Channel Interface Cabling		 INST 15A
Addressing		 INST 16
Control Unit Microdiagnostics		 INST 26

3830-2

CG0200 2347227 seq 1 of 1 Part No. (8) 437402A 437404 437405 437414 447465 15 Mar 72 23 Jun 72 15 Aug 72 4 Jun 73 15 Dec 78



INSTALLATION INSTRUCTIONS

SPECIAL TOOLS AND TEST EQUIPMENT REQUIRED FOR INSTALLATION:

Part Number

Digitec* Voltmeter Tektronix** 453 Scope MPL File CE Disk SLT/MST Maintenance Tools 453585 453047

*Trademark of United Systems Corp. **Trademark of Tektronix, Inc.

Follow each installation step in sequence to ensure correct operation.

UNPACKING AND LOCATING

Check When Complete

> Remove packing and check for damage. (See Packing/Unpacking instructions taped to cover.)

Do an inventory of the parts in the shipping group.

Remove the covers as necessary.

Adjust leveling jacks.

CABLING-CONTROL MODULE TO 3830-2 STORAGE CONTROL

These instructions are for cable plugging at the 3830-2 only. Refer to device installation instructions for cable plugging of attached devices. When

DANGER

Complete

Do not connect 3830-2 ac power cable until instructed.

Position CTL-I cables from Control Module(s) to 3830-2 Bus on top

Tag on bottom

Do not connect until Wrap Test is complete. Terminate with two (2) Bus Terminators (PN 5440649) in the bus and tag CTL-I connectors of the last cabled controller.


2

Position EPO cable from Control Modules(s) to connector in 3830-2. Do not connect until step 4, Channel Interface Cabling.

Area Behind A Gate EPO Connectors 2 1 CTL-1

Gate 01D

INSTALLATION INSTRUCTIONS



INSTALLATION INSTRUCTIONS

(60-Hz Machines Only)

GONTROL UNIT POWER CHECK (60 HZ)

For 50 Hz machines, go to step 3 WORLD TRADE on next

Check When Complete											
1	1 Open power control and sequence box covers.										
		Turn off 3830-2 mainline CB-2, then connect 3830-2 power cable to ac outlet.									
	Measure ac line voltage at i 208 or 230V ac. If line vo the 3830-2, proceed to ste	nput to CB-2 and determine if it i Itage agrees with the voltage tag o p 5.	s n								
	connector and rewire the f	not agree, remove ac power ollowing transformers as econnect power cable to ac									
	Transformer	Terminal Block									
	T1 SCRID and seq T2 conv outlet Bulk 1 supply Bulk 2 supply (Note 1) Bias supply	T1-TB1 E TB3 F BTB1 B BTB2 C PS15 TB1 D									
5		rify that EPO jumper plug is for EPO jumper plug wiring).									
6	Turn all drive start/stop so previously connected.	witches to Stop if drive cables									
7	Turn off CB2 in 3830-2.										
8	Connect 3830-2 power c on 3830-2 mainline CB2. 3830-2 are on.										
9	Set operation mode swite to CE Mode.	ch on 3830-2 CE panel									
10	Operate Power On switch will sequence up in the co	n on 3830-2 CE panel. Power ontrol unit.									
11	Check operation of cooling a. Regulator. A.b. MST logic gate.	ng fans in 3830-2									

Note 1: Only for early machines (with CP7).

c. I/O tailgate (01B).

3830-2

CG0300	4290941	ſ
Seq 2 of 2	Part No. (2)	L

 447460
 447461
 447465


 19 Dec 75
 12 Mar 76
 15 Dec 78


© Copyright IBM Corporation 1975, 1976, 1978

- _____12 Measure the dc voltages with Digitec voltmeter, and adjust as necessary using the procedure on PWR 50.
- ____13 When finished go to INST 15A.

Figure 1: EPO Jumper Plug Wiring

 $\frac{1}{3}$ $\frac{2}{5}$ $\frac{1}{4}$





INSTALLATION INSTRUCTIONS INSTALLATION (60-Hz Machines Only)

INSTALLATION INSTRUCTIONS

(50Hz Machines Only)

Check


CONTROL UNIT POWER CHECK (50HZ) (World Trade)

When Complete		
1	Determine type and level of volta delta (Δ) 200, 220, 235 or wye (_
2	Refer to the chart on logic page `the following terminals are wired	
	Power Component	Terminal Block
	Primary Power Jumpers	T1 🖪
	T2 Conv Outlet Transformer	твз 🕞
	T1 SCRID and Seq Transformer	T1-TB1
	Bulk 1 Supply Transformer	втв1 🖪
	Bulk 2 Supply Transformer (Note) BTB2 C
	Bias Supply Transformer	PS15 TB1 D
3	If wiring of 3830-2 agrees with a proceed to step 5.	
4	If wiring does not agree with pov to YB026 and rewire terminals li	
5	For power sequencing, verify the PC-1 H (See Figure 1 for EPO ju	
6	Turn all drive start/stop switcher previously connected.	s to Stop if drive cable
7	Turn off CB2 in 3830-2.	
8	Connect 3830-2 power cable to on 3830-2 mainline CB2. Check 3830-2 are on.	
9	Set operation mode switch on 38 to CE Mode.	330-2 CE panel
10	Operate power-on switch on 383 will sequence up in the control u	
11	Check operation of cooling fans a. Regulator A b. MST logic gate J	in 3830-2:


Note 1: Only for early machines (with CP7)

3830-2


c. I/O tailgate (01B)



_____13 When finished go to INST 15A.



INSTALLATION INSTRUCTIONS (50-Hz Machines Only) INST 15







I/O Connectors

Channel

Channel

Tag In

Tag Out

Bus In

Bus Out Tag In-

Tag Out

Bus In

Bus Out

Tag In

(Channel Interface)

INSTALLATION INSTRUCTIONS

CHANNEL INTERFACE CABLING

Power down 3830-2 from CE panel.

2 If last device on channel, plug bus terminator

into bus out and tag out receptacles for that

(P/N 5440649) and tag terminator (P/N 5440650)

Check

When

Complete

4 Establish channel priority by connecting Select Out jumpers. Card is located in I/O gate at

High priority is shown. For lowest priority, connect the following jumpers: AH-BG, AJ-BH, and GJ-GK.


assembly P/N 816645 or 815925.

B-A1E6. (See logic page AR101.) Use jumper

If Two Channel Switch feature is installed, also connect jumpers for channel B priority. Card is located at B-A1F6. (See logic page BR101.)

If Two Channel Switch, Additional, feature is installed, also connect jumpers for channel C and D priorities. Cards are located at A-A1D2 and A-A1D4, respectively. (See logic pages CR101 and DR 101.)

5 Go to INST 16 next.



ŌGK

INSTALLATION INSTRUCTIONS

INST 15A

Ch A: B-A1E6 (AR101) Ch B: B-A1F6 (BR101) Ch C: A-A1D2 (CR101) Ch D: A-A1D4 (DR101)

channel. Tag Out Channel Bus In **Bus Out** Tag In Tag Out Channel **Bus Out** Late Machines Gate A 3 Remove EPO jumpers from PC-1. Connect CPO cable(s) from CPU or channel(s) to PC-1, PC-2

(2 Channel) and PC-3 - PC-4* (2 Channel Additional).

Connect Drive EPO sequence cables - PC-5 (first string), PC-6 (second string), PC-7 and PC-8 (third and fourth string -32 drive expansion feature only)

Remote Switch Feature — Connect remote switch cable(s) to PC-10 and PC-11 if remote switch feature is installed.**

- * PC-3 and PC-4 are located on bracket below 01B gate.
- ** PC-10 (Channel A and B) and PC-11 (Channel C and D) are located below 01B gate and to the left of PC-3 and PC-4 bracket.

3830-2

CG0402	4291100	447465		
Seq. 1 of 2	Part No. (8)	15 Dec 78		

© Copyright IBM Corporation 1978

ADDRESSING



In a 3830 subsystem, address plugging must be carefully performed to ensure correct subsystem operation.

6. Obtain the subsystem addresses assigned to this 3830 by the customer.


Note: 3830 addressing restrictions require that addresses supplied by the customer must total 8, 16, 32, or 64.


 Obtain the part number of the functional microcode diskette shipped with this 3830.

CAUTION: Verify that proper 3830-2 functional disk is supplied for your machine configuration. Refer to chart on FEALD Volume 001, page AA002 for disk selection and INTR 005 for feature reference.

Use the following flowchart to locate the page applicable to the specific combination of DASD units to be installed.

Note: Additional information on addressing theory may be found on INST 17, 17A, and 17B.





3830-2

CG0402 4291100 Seq. 2 of 2 Part No. (8) 447465 15 Dec 78

© Copyright IBM Corporation 1978

INSTALLATION INSTRUCTIONS INST 16

ADDRESSING **INST 16A**

This page is to be used for a 3830 with 16 addresses assigned, and at least one of its attached 3350s will operate in 3330-1 compatibility mode.

When 3350s are to be operated in 3330-1 compatibility mode, the 3350 operates as two 3330s and requires two logical addresses per spindle, a primary and a secondary.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.


- ____ 1. Match the customer supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied. These are not consecutive addresses.) Use the valid address column to determine if the primary and secondary address assignments are valid. Any 3350 not in compatibility mode and any 3340 or 3330 use a primary address only.
- ____ 2. Plug the Address Select Cards(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note 1.
- ____ 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 20) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.


1. CARD LOCATION CHART

3830-2

Figure 1: CARD LOCATION CHART						
CHANNEL FEATURE	CHNL	LOCATION				
Single Channel	Α	A-A1Q2				
Two-channel Switch	A B	A-A1Q2 A-A1P2				
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2				

- ___ 4. Plug the cards at A1S2, A1T2, A1U2, and B1G2 according to the card diagrams on this page.
- ___ 5. Go to INST 18, entry C.





CG0405 | 4290603 447465 447461 Seq. 1 of 2 Part No. (8) 12 Mar 76 15 Dec 78

Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS RANGE	VALID A	ADDRESS ATIONS	PLUG ADDRESS SELECT CARD AS SHOWN BELOW									
	PRIMARY	SECONDARY										
00-27	00-07	20-27	000	િજ	ಂ	ಂದಿ	୦ଚଚ	000	ဝ	000	ಂಗ	િક
08-2F	08-0F	28-2F	000	૦ઠ૦	୦ଚଚ	००	୦ଚଚ	<u>രം</u>	००	000	୦ଚଚ	୦ ଚେ
10-37	10-17	30-37	000	ം	ംക	ംക	ംക	୦ଚ	കം	000	୦ଚଚ	୦୫୦
18-3F	18-1F	38-3F	000	ംക	ംര	၀ဂ္ဂ	ംഒ	െ	രം	000	୦ଚଚ	୦ଚ
40-67	40-47	60-67	000	ംറ	ംര	രം	ംക	ംര	ംക	000	രം	୦ ଚଟ
48-6F	48-4F	68-6F	000	ംക	ംക	രം	ംക	രം	ംക	000	രം	୦ଟ
50-77	50-57	70-77	000	ംക	ംക	600	୍ଚ	ംര	600	000	രം	୦ଟ
58-7F	58-5F	78-7F	000	ംക	ംക	രം	ംഹ	രം	രം	000	രം	િ
80-A7	80-87	A0-A7	000	ംക	ംഗ	ംക	റം	ംക	ംക	000	୦ଚ	800
88-AF	88-8F	A8-AF	000	ംക	୦ଚଚ	ಂದ	റം	600	ംക	000	୦ଚଚ	600
90-B7	90-97	B0-B7	000	િ	୦ଚଚ	୦ଚଚ	രം	ಂದಿ	രം	000	୦ଚଚ	600
98-BF	98-9F	B8-BF	000	ംക	୦ଚଚ	ംക	രം	െ	രം	000	୦ଚଚ	∂
C0-E7	C0-C7	E0-E7	000	ംഒ	ംക	രം	റം	ംക	ംക	000	രം	600
C8-EF	C8-CF	E8-EF	000	ಂದಿ	ംക	೧೦	കം	രം	ಂದಿ	000	೧೧	ക
D0-F7	D0-D7	F0-F7	000	୍ ଚ	ംക	െ	െ	ംറ	600	000	೧೦	600
D8-FF	D8-DF	F8-FF	000	િજ	୦ଚଚ	റം	രം	600	೧೦	000	೧೦	600
			`\	`\				, , , ,			1 1 1 1	
ADDRESS SELECT												
Note indic ident	ated jumpers i	ole channels the must be plugged of the address										

This page is to be used for a 3830 with 32 addresses assigned, and at least one of its attached 3350s will operate in 3330-1 compatibility mode.

When 3350s are to be operated in 3330-1 compatibility mode, the 3350 operates as two 3330s and requires two logical addresses per spindle, a primary and a secondary.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ____ 1. Match the customer supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied. These are not consecutive addresses.) Use the valid address column to determine if the primary and secondary address assignments are valid. Any 3350 not in compatibility mode and any 3340 or 3330 use a primary address only.
- ___ 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note-1.

- ____ 3. Mark the plugging and microdiagnostic channel wrap parameter value (shown to the right of the plugging column in Figure 2) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.
- ___ 4. Plug the cards at A1S2, A1T2, A1U2, and B1G2 according to the card diagrams on this page.
- ___ 5. Go to INST 18, entry C.




Figure 1: CARD LOCATION CHART

rigure 1. CAND LOCATION CHANT							
CHANNEL FEATURE	CHNL	LOCATION					
Single Channel	Α	A-A1Q2					
Two-channel Switch	A B	A-A1Q2 A-A1P2					
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2					




Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS SELECT

CARD LAYOUT


Note 1: For multiple channels the

indicated jumpers must be plugged

identically on each of the address

select cards.

ADDRESS RANGE		ADDRESS NATIONS	PLUG ADDRESS SELECT CARD AS SHOWN BELOW									MICRODIAGNOSTIC CHANNEL WRAP PARAMETER	
	PRIMARY	SECONDARY											
00-37	00-27 10-17	20-27 30-37	000	ം	060	060	ം	ം	000	000	ം	•	30
00-2F	00-07 08-0F	20-27 28-2F	000	000	060	000	060	000	•	000	ര	060	28
08-3F	08-0F 18-1F	28-2F 38-3F	000	ംശ	ം	ംക	ം	കം	000	000	ം	90	30
10-3F	10-17 18-1F	30-37 38-3F	000	060	ംക	ം	ം	000	ഒം	000	ംക	ംക	28
40-77	40-47 50-57	60-67 70-77	000	ംക	ംക	രം	ംക	ംക	000	000	കം	ക	30
40-6F	40-47 48-4F	60-67 68-6F	000	ംര	ംക	കം	ം	000	ംക	000	കം	ംക	28
48-7F	48-4F 58-5F	68-6F 78-7F	000	ംക	ംക	ഌ	ംക	െ	000	000	ഒം	ംക	30
50-7F	50-57 58-5F	70-77 78-7F	000	ംഒ	ംഒ	രം	ംഒ	000	കം	000	ഒം	ംഒ	28
80-B7	80-87 90-97	A0-A7 B0-B7	000	ംര	ംക	ംഒ	രം	ം	000	000	ം	കം	30
80-AF	80-87 88-8F	A0-A7 A8-AF	000	ംഒ	ംര	ംക	ഒം	000	ംക	000	ംഒ	കം	28
88-BF	88-8F 98-9F	A8-AF B8-BF	000	ം	ം6ം	ംക	െ	െ	000	000	ംക	െ	30
90-BF	90-97 98-9F	B0-B7 B8-BF	000	060	ംഒ	ം	കം	000	600	000	ം	കം	28
C0-F7	C0-C7 D0-D7	E0-E7 F0-F7	000	ംര	ംര	രം	കം	ംക	000	000	കം	കം	30
C0-EF	C0-C7 C8-CF	E0-E7 E8-EF	000	060	ംഒ	ഒം	രം	000	ംഒ	000	ഒം	ഒം	28
C8-FF	C8-CF D8-DF	E8-EF F8-FF	000	ം	ംക	ഒം	കം	രം	000	000	ഒം	െ	30
D0-FF	D0-D7 D8-DF	F0-F7 F8-FF	000	ംഒ	ംക	ഒം	കം	000	രം	000	രം	കം	28



4290603

Seq. 2 of 2 | Part No. (8)

447461	447465		
12 Mar 76	15 Dec 78		

© Copyright IBM Corporation 1976, 1978

3830-2

CG0405

ADDRESSING INST 16B

ADDRESSING

This page is to be used for a 3830 with 64 addresses assigned, and at least one of its attached 3350s will operate in 3330-1 compatibility mode.

When 3350s are to be operated in 3330-1 compatibility mode, the 3350 operates as two 3330s and requires two logical addresses per spindle, a primary and a secondary.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.


- Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied. These are not consecutive addresses.) Use the valid address column to determine if the primary and secondary address assignments are valid. Any 3350 not in compatibility mode and any 3340 or 3330 use a primary address only.
- 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same.
- Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 38) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

Figure 1: CARD LOCATION CHART

rigule i. CAND ECCATION CHANT						
CHANNEL FEATURE	CHNL	LOCATION				
Single Channel	Α	A-A1Q2				
Two-channel Switch	A B	A-A1Q2 A-A1P2				
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2				

CG0410 | 4290604

- 4. Plug the cards at A1S2, A1T2, A1U2, and B1G2 according to the card diagrams on this page.
- ___ 5. Go to INST 18, entry C.






Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS RANGE	VALID AI COMBINA			JG AD SHOW			CT CA	RD(S)	1			
	PRIMARY	SECONDARY										
00-3F	00-07 08-0F 10-17 18-1F	20-27 28-2F 30-37 38-3F	000	۰ ۵۰	۰6	۰ ۵	۰ ۵	000	000	000	۰ ۵	િ
40-7F	40-47 48-4F 50-57 58-5F	60-67 68-6F 70-77 78-7F	000	۰ ۵	٠ <i>ه</i>	ദം	ം ഒ	000	000	000	<u>ه</u> .	۰ ۵۰
80-BF	80-87 88-8F 90-97 98-9F	A0-A7 A8-AF B0-B7 B8-BF	000	S.	S	۰ ۵	8.	000	000	000	۰ ۵۰	ું જ
C0-FF	C0-C7 C8-CF D0-D7 D8-DF	E0-E7 E8-EF F0-F7 F8-FF	000	ം	° C	s.	600	000	000	000	രം	Ĉ
										/	//	
ADDRESS SELECTCARD LAYOUT												

ADDRESSING

INST 16C

447461	447465		
12 Mar 76	15 Dec 78		
12 11/01 70	15 Dec 76	1	

3830-2

Seq. 1 of 2 Part No. (8)

This page is to be used for a 3830 with eight addresses assigned, and all attached 3350s will be operated in native mode or in 3330-11 compatibility mode.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ___ 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
- 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note 1.
- ___ 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 00) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

- ____ 4. Plug the cards at A1S2, A1T2, A1U2, and B1G2 according to the card diagrams on this
- ___ 5. Go to INST 18, entry B.





Figure 1: CARD LOCATION CHART

rigure 1. CAND EOCATIO		
CHANNEL FEATURE	CHNL	LOCATION
Single Channel	Α	A-A1Q2
Two-channel Switch	A B	A-A1Q2 A-A1P2
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2



3830-2

CG0410	4290604
	Part No. (8)

		 	
447461	447465		1.0
12 Mar 76	15 Dec 78		

© Copyright IBM Corporation 1976, 1978

Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

Quantum Quantu	RANGE	DDRESS PLUG ADDRESS SELECT CARD(S) ANGE AS SHOWN BELOW											
	00 - 07	000	ം	ං රට	ംക	ംക	ംര	ം	ംക	ംക	ംര		
<u> </u>	08 - 0F	000	ംନ	ംക	ംര	ംക	രം	ംര	ം	ം	ംക		
	10 - 17	000	ુ જ	ം	ംക	ംക	ംര	രം	ംര	ംര	ംര		
<u> </u>	18 - 1F		-	_	ം			-	ംക				
	20 - 27		-	-	ംക		_	_	രം				
-	28 - 2F				ംക		_	-					
<u> </u>	30 - 37			-	ംക		-		രം				
	38 - 3F		├	├──	ംക		-	-	രം	ംക	ം		
	40 - 47		-	-	രം		_	-			 		
<u> </u>	48 - 4F		├	-	രം		-						
<u> </u>	50 - 57	 		 	രം		_	_			_		
<u> </u>	58 - 5F		 	-	രം	Η-	-		_	<u> </u>	<u> </u>		
-	60 - 67		 		രം			_		_			
-	68 - 6F			├──	രം		_		_		 		
F	70 - 77	 	├─	 	രം		-	-			 		
<u> </u>	78 - 7F		├	-	രം	_	-	_					
<u> </u>	80 - 87		├─	-	ംര	_	-	 			 		
<u> </u>	88 - 8F	 	 	-	ംര		-						
-	90 - 97	l	 	-	ംക		_	-	-	-	 		
<u></u>	98 - 9F		_		ം	-	-	1					
F	A0 - A7			_	ംര			1			_		
	A8 - AF	000	ം	രം	ംര	രം	രം	ം	രം	ം	രം		
_	B0 - B7	000	ം	രം	ം	രം	ം	രം	രം	ം	രം		
-	B8 - BF	 	-		ംര		 	-					
-	C0 - C7		-		രം	_	-						
<u> </u>	C8 - CF	 	_	-	രം		-	-	_				
<u> </u>	D0 - D7		_	_	രം	_	-			_			
F	D8 - DF			_	രം	_	-	-		_			
-	E0 - E7				രം		_						
<u> </u>	E8 - EF	000	ംക	രം	രം	രം	ೂಂ	ംക	രം	രം	രം		
<u> </u>	F0 - F7	000	ം	രം	രം	രം	ംക	രം	രം	രം	രം		
	F8 - FF	000	ംര	600	രം	രം	രം	രം	രം	രം	രം		

INST 16D

ADDRESSING

ADDRESSING **INST 16E**

ADDRESSING

This page is to be used for a 3830 with 16 consecutive addresses assigned and only two controllers attached. All attached 3350s will be operated in native mode or 3330-11 compatibility mode.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.


If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ___ 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
- ___ 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note 1.
- ___ 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 08) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

Figure 1: CARD LOCATION CHART

Figure 1: CARD LOCATIO	1	
CHANNEL FEATURE	CHNL	LOCATION
Single Channel	Α	A-A1Q2
Two-channel Switch	A B	A-A1Q2 A-A1P2
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2

- ___ 4. Plug the cards at A1T2, A1U2, B1G2, and A1S2 according to the card diagrams on this page.
- ___ 5. Go to INST 18, entry B.






FIGURE 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS RANGE	VALID ADDRESS COMBINATIONS	PLUG ADDRESS SELECT CARD AS SHOWN BELOW									
00 - 0F	00 - 07 08 - 0F		\cap	\triangle	\bigcirc	\bigcirc	, =,	୦ଚଚ	· , 🚓	17 C)	06
10 - 1F	10 - 17 18 - 1F	650	o 85	ാക	0,00	5 C)	900	രം	০৪১	ം	06
20 - 2F	20 - 27 28 - 2F	000	୍ଚ	೧೦	ംഹ	ംക	000	୦ଚଚ	രം	०ठ०	06
30 - 3F	30 - 37 38 - 3F	000	୍ଚ	೧೦	ംക	060	000	೧೦	രം	૦૦૦	06
40 - 4F	40 - 47 48 - 4F	000	୦ ଚଚ	୦ ଚଚ	60°	ംക	000	ംക	୦ଚଚ	രം	06
50 - 5F	50 - 57 58 - 5F	000	୦୦	ಂದಿ	600	୦ ଚଚ	000	രം	०००	600	06
60 - 6F	60 - 67 68 - 6F	000	୦ ଚଚ	600	600	୦ଚଚ	000	૦૦૦	600	600	00
70 - 7F	70 - 77 78 - 7F	000	୦ଚଚ	600	೧೦	୦ ଚଚ	000	೧೦	೧೦	600	00
80 - 8F	80 - 87 88 - 8F	000	୦ଚଚ	୦ଚଚ	ಂದಿ	೧೦	000	०००	ಂದಿ	೧೯೦	હ
90 - 9F	90 - 97 98 - 9F	000	ಂ೧	୦ଚଚ	ಂರಿ	റം	000	റം	ಂರಾ	િ	60
A0 - AF	A0 - A7 A8 - AF	000	୍ଚ	600	ಂಗಿ	റം	000	૦૦૦	೧ಂ	૦૦૦	60
B0 - BF	B0 - B7 B8 - BF	000	ં જે	600	ಂರಿ	∂ 00	000	೧೦	റം	િજ	60
C0 - CF	C0 - C7 C8 - CF	000	િક	୦ଚଚ	රිං	60°	000	ംക	୦ଚଚ	രം	60
D0 - DF	D0 - D7 D8 - DF	000	ംക	ംക	രം	റം	000	റം	୦ଚଚ	೧೦	63
E0 - EF	E0 - E7 E8 - EF	000	િછ	රිං	රිං	6 00	000	ം	600	രം	હ
FO - FF	F0 - F7 F8 - FF	000	०८०	60°	6 00	600	000	റം	රිං	600	હ
			` `	`_	•		,				
	RESS SELECT	-									
1: For multipl ated jumpers m ically on each o t cards.	ust be plugged			-			1				

447465 447461 4290605 12 Mar 76 15 Dec 78 Seq. 1 of 2 | Part No. (8)

CG0415

This page is to be used for a 3830 with 32 addresses assigned, and all attached 3350s will be operated in native mode or in 3330-11 compatibility mode.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

- If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.
 - Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
 - 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.)
- 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 18) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

- 4. Plug the cards at A1S2, A1T2, A1U2, and B1G2 according to the card diagrams on this page.
- ___ 5. Go to INST 18, entry B.




Figure 1: CARD LOCATION CHART

		r
CHANNEL FEATURE	CHNL	LOCATION
Single Channel	Α	A-A1Q2
Two-channel Switch	A B	A-A1Q2 A-A1P2
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2

A-A1U2

CHANNEL TRANSFER
CONTROL
CARD TYPE BA82

A-B1G2


Note: Anytime the jumpers are changed on this card, Re-IMPL the functional microcode disk.

CARD TYPE Z512

3830-2

CG0415 4290605 Seq. 2 of 2 Part No. (8) 447461 447465 12 Mar 76 15 Dec 78

© Copyright IBM Corporation 1976, 1978



ADDRESSING INST 16F

ADDRESSING

This page is to be used for a 3830 with 64 addresses assigned, and with 3344 Attachment Feature (Functional Microcode diskette PN 4168816).

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 add retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ___ 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
- ___ 2. Plug the Address Select Card(s) as indicated in Figure 2. (see Figure 1 for Card(s) location
- ____ 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 38) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

___ 4. Plug the cards at A1T2, A1U2, and B1G2 according to the card diagrams on this page.

Note: If 8K (2151 feature, see INTRO 5) is installed use Figure 3 to plug A-B1G2, A-A1U2, and A-A1S2 and the card diagrams to plug A-A1T2.

___ 5. Go to INST 18, entry C.

CARD DIAGRAMS






Figure 1: CARD LOCATION CHART

rigule 1: OATIB ECONTION CITATI								
CHANNEL FEATURE	CHNL	LOCATION						
Single Channel	Α	A-A1Q2						
Two-channel Switch	A B	A-A1Q2 A-A1P2						
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2						

4290986




447460 447461 447465 19 Dec 75 | 12 Mar 76 15 Dec 78



ADDRESSING

INST 16G

Figure 3: ALTERNATE PLUGGING IF 2151 AND 6111 FEATURES INSTALLED



3830-2

CG0425

© Copyright IBM Corporation 1975, 1976, 1978

This page is to be used for a 3830 with 16 addresses assigned, no 3344s or 3350s in the system, and using one of the following microcode diskettes:

P/N 2348786 or

P/N 2348805 or

P/N 2348787 or

P/N 2348757 or

P/N 2348996

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ____ 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
- 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note 1.
- Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 00) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.
- ___ 4. Choose one of the following using INTRO 5 to determine features:
 - a. If 4K (basic) or 6K (2150 feature) machine without Register Expansion (6111 feature) use figure 3 to plug A-A1U2 and A-A1T2.

Figure 1: CARD LOCATION CHART

CHANNEL FEATURE	CHNL	LOCATION
Single Channel	Α	A-A1Q2
Two-channel Switch	A B	A-A1Q2 A-A1P2
Two-channel Switch Additional (Four Channels)	A B C	A-A1Q2 A-A1P2 A-A1K2 A-A1J2

- b. If 6K (2150 feature) and Register Expansion (6111 feature) are installed use figure 4 to plug A-A1U2, A-A1T2 and A-B1G2.
- c. If 8K (2151 feature) and Register Expansion (6111 feature) are installed microcode diskette P/N 4168811 must be used. Return to INST 16 to determine correct address plugging.
- ___ 5. Go to INST 18, entry A.

Figure 3: 4K or 6K without 6111 feature





Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

	ADDRESS RANGE	i e	UG AE		S SEL LOW	ECT C	ARD(S)			
	00-0F	000	۰ 🏡	۰ ۵	۰ ۵۰	ം ഹ	000	$^{\circ}$	ۍ ،	۰ ک	۰ ۵۰
	10-1F	000	ĉ	۰ ۵	۰ ۵	۰ ۵۰	000	ŝ	ം ഹ	ം ഹ	۰ ۵۰
	20-2F	000	۰۵	δ٠.	۰۵	۰ ۵۰	000	۰ ۵۰	۵.	۰ ۵	۰۵۰
	30-3F	000	<i>چ</i>	۵۰،	۰۵	۰ ۵۰	000	۵.	۵۰،	۰ ۵۰	۰ ۵۰
	40-4F	000	۰۵	۰ ۵۰	۵۰،	۰ 🏡	000	۰ ۵	۰ ۵۰	۵۰،	۰ ۵۰
	50-5F	000	ς۰ ،	۰ ۵۰	ه،	۰ ۵۰	000	۵۰،	ം ഹ	<u>.</u> ه	. 6
	60-6F	000	۰۵	<u></u> ه ،	٥.	۰ ۵۰	000	۰ ۵	۵۰،	<i>چ</i> ،	
	70-7F	000	δ٠.	<u>۰</u> ۰۰	۵۰،	۰ م	000	۵،	so.	٥.	۰ ۵۰
	80-8F	000	۰ ۵	۰ ۵۰	۰ 🏡	<u>ه</u> ،	000	۰ ۵۰	۰ ۵۰	۰ ۵	<u>ه</u> .
	90-9F	000	<u>ہ</u> ،	ം	۰ ۵۰	۵۰،	000	۵۰،	۰،	ۍ.	٠.
	A0-AF	000	۰ 🏡	<u>ه</u> ،	۰۵	<u>ه</u> ،	000	۰ ۵۰	؞	۰۵	<u>؞</u> ،
	B0-BF	000	۵۰،	۵.	۰ ۵۰	<u>ه</u> .	000	<u>؞</u> ،	ه،	۰۵	ه،
	C0-CF	000	۰ ۵	۰ 🏡	ه،	800	000	٠ 60	٠ 🏡	ه،	<u>ه</u> .
	D0-DF	000	۵،	۰ ۵۰	۵۰،	കം	000	ം ം	۰ ۵۰	ه.	<u>۰</u> ۰۰
	E0-EF	000	۰ ۵	۵۰،	<u></u> ه،	۵۰،	000	ۍ.	۵.	۵.	<u></u> ه،
	F0-FF	000	۵۰،	٥٠ ،	<u>ه</u> ،	<u></u> ه،	000	ه.	۵۰	ه.	<u>ه</u> ،
!		',		<u>'</u> '			i	,,		<u> </u>	//
		\		1		į		j		,	/



CARD LAYOUT	
Note 1: For multiple channels the indicated jumpers must be plugged identically on each of the address select cards.	

3830-2	CG0425	4290986
	Seq. 2 of 2	Part No. (8

 447460
 447461
 447465

 19 Dec 75
 12 Mar 76
 15 Dec 78

© Copyright IBM Corporation 1975, 1976, 1978

ADDRESSING INST 16H

This page is to be used for a 3830 with 32 addresses assigned and no 3344s or 3350s in the subsystem.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- ___ 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied.)
- ____ 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.)
- ___ 3. Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 01) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.
- 4. Choose one of the following using INTRO 5 to determine features:
 - a. If 6K (2150 feature) machine without Register Expansion (6111 feature) use figure 3 to plug A-A1U2 and A-A1T2.
 - b. If 6K (2150 feature) and Register Expansion (6111 feature) are installed use figure 4 to plug A-A1U2, A-A1T2 and A-B1G2.
 - c. If 8K (2151 feature) and Register Expansion (6111 feature) are installed microcode diskette P/N 4168811 must be used. Return to INST 16 to determine correct address plugging.

4. CARD LOCATION OUADT

Figure 1: CARD LOCATION CHART							
CHANNEL FEATURE	CHNL	LOCATION					
Single Channel	Α	A-A1Q2					
Two-channel Switch	A B	A-A1Q2 A-A1P2					
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2					

___ 5. Go to INST 18, entry B.

Figure 3: 6K WITHOUT 6111 FEATURE A-A1T2 A-A1U2 Single channel-Plug One More than one channel -જ S S **CARD TYPE 0792** 6K (feature 2150) without register expansion (6111 feature). TRANSFER BUFFER CONTROL CARD TYPE 2722

Figure 4: 6K MACHINE WITH REGISTER EXPANSION




Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS RANGE		JG ADD SHOWN			CARD	(S)				
00-1F	000	000	ം	۰۵	۰۰	000	000	۰ ۵۰	۰ ۵۰	۰ ۵۰
20-3F	000	000	രം	٠ ه	ç	000	000	രം	۰ ۵۰	ം
40-5F	000	000	۰ ۵	<u>ه</u> ،	۰ ۵	000	000	ം ഒ	റം	ം റ
60-7F	000	000	റം	<u>ه</u> .	۰ ۵	000	000	<u>ه</u> .	<u>ه</u> .	۰ ۵
80-9F	000	0 0 0	့ က	. 6	Ĉ.	000	000	۰ ۵	. 6	ç°،
A0-BF	000	000	രം	. 6	٥ .	000	000	<u>ه</u> ،	۰ ۵	<i>چ</i> ،
C0-DF	000	000	۰ ۵	റം	۵۰	000	000	۰۰	രം	င
E0-FF	000	000	င	ര ം	<u>ه</u> .	000	000	ം	င်္	٥٠
	,	`\								/
		`\	\ \ \						, , ,	

3830-2

4291101 CG0430 Seq. 1 of 2 | Part No. (8) 447465 15 Dec 78

ADDRESSING

This page is to be used for a 3830 with two non-consecutive groups of eight addresses assigned and only two controllers attached. All attached 3350s will be operated in native mode or 3330-11 compatibility mode.

CAUTION: Addresses shown in Figure 2 are the ONLY valid combinations that can be used.

If the addresses you were given do not appear in Figure 2, return to INST 16 and retrace your path in the flow diagrams. If this is the correct page and you still cannot match addresses, verify them with the customer. See INST 17 for additional information.

- 1. Match the customer-supplied addresses to the address range in Figure 2. (Address range is the lowest and highest address supplied. These are not consecutive addresses.)
- 2. Plug the Address Select Card(s) as indicated in Figure 2. (See Figure 1 for Card(s) location chart.) Each channel must be plugged according to the allocation of addresses for that channel. They may or may not all be plugged the same. If different addresses are required see Note 1.
- Mark the plugging and the microdiagnostic channel wrap parameter value (parameter value = 10) on the label attached to the shroud of the address card. This information will be used later during checkout. If no label is available write this information in Note 1. on MICRO 200, Step 11 and MICRO 210, Step 4.

- 4. Plug the cards at A1S2, A1T2, B1G2, and A1U2 according to the diagrams on this page.
- ___ 5. Go to INST 18, entry B.






Figure 1: CARD LOCATION CHART

CHANNEL FEATURE	CHNL	LOCATION
Single Channel	Α	A-A1Q2
Two-channel Switch	A B	A-A1Q2 A-A1P2
Two-channel Switch Additional (Four Channels)	A B C D	A-A1Q2 A-A1P2 A-A1K2 A-A1J2





3830-2

CG0430	4291101
Seq. 2 of 2	Part No. (8)

44746515 Dec 78

© Copyright IBM Corporation 1978

Figure 2: ADDRESS SELECT CARD(S) PLUG CHART

ADDRESS RANGE	VALID ADDRESS COMBINATIONS	PLUG ADDRESS SELECT CARD AS SHOWN BELOW										
00 - 17	00 - 07 10 - 17	000	୦ ଚଚ	୦ଚଚ	ംക	୦ଚଚ	ಂಕಾ	000	୦ଚଚ	ംക	ംര	
80 - 1F	08 - 0F 18 - 1F	000	૦ ઈ	• જ	୦ଚଚ	૦૦૦	കം	000	୦ଚଚ	୦ଚ୦	ംക	
20 - 37	20 - 27 30 - 37	0.00	୦ଚ୦	<u>ಂ</u>	ംക	૦ જિ	ംക	000	രം	ംക	ംക	
28 - 3F	28 - 2F 38 - 3F	000	ಂದಿ	600	ംക	୦ଚ	<u>ි</u>	000	കം	୦ ଚଚ	ംക	
40 - 57	40 - 47 50 - 57	000	ಂಗಿ	૦૦૦	600	૦૦૦	၀ တ	000	ംക	റം	૦ ઈ	
48 - 5F	48 - 4F 58 - 5F	000	୦ଚଚ	ംക	രം	ംക	೧	000	ംറ	രം	ಂಗಿ	
60 - 77	60 - 67 70 - 77	000	ಂಗಿ	600	600	ംറ	ംറ	000	೧೦	೧೦	ಂಗಿ	
68 - 7F	68 - 6F 78 - 7F	000	୦ଚଚ	600	೧೦	ംഗ	೧೦	000	೧೦	റം	ಂಗಿ	
80 - 97	80 - 87 90 - 97	000	ം	ംക	ംക	೧೦	ംറ	000	ംക	ംര	600	
88 - 9F	88 - 8F 98 - 9F	000	ംര	ംര	ംര	രം	600	000	ംര	ംര	രം	
A0 - B7	A0 - A7 B0 - B7	000	ംക	600	ംക	കം	ംറ	000	രം	ംക	രം	
A8 - BF	A8 - AF B8 - BF	000	ಂದಿ	೧೦	ംക	രം	രം	000	രം	ംക	രം	
C0 - D7	C0 - C7 D0 - D7	000	ಂಕಾ	ംര	600	600	ംര	000	ംക	രം	രം	
C8 - DF	C8 - CF D8 - DF	000	ಂಣ	ംര	600	600	೧೦	000	ംര	೧೦	രം	
E0 - F7	E0 - E7 F0 - F7	000	ಂದಿ	600	600	രം	ംര	000	600	ೂ	രം	
E8 - FF	E8 - EF F8 - FF	000	ંજ	600	600	600	600	000	600	600	രം	
		,	``\		-				\ \ \	·		
	ADDRESS SELECTCARD LAYOUT)	[+						
indicated jump	nultiple channels the pers must be plugged each of the address					:		1				

ADDRESSING INST 16K

INSTALLATION INSTRUCTIONS (Addressing Supplement)

INSTALLATION INSTRUCTIONS (Addressing Supplement) INST 17

ADDRESSING FOR 3344 AND 3350 FEATURES

Address Select Card Plugging

With 3344 Attachment feature, the Address Select card must be plugged for "64 Addresses Compare."

With 3350 Attachment feature, refer to the description of 64 Drive Addressing Capability. Use jumper assembly P/N 816645 to connect bits 0-4 on the Address Select Card for the customer's address for the 3830-2. Use INST 16 to determine the proper table for address plugging. Card is located at A-A1Q2. (See logic pages KA103 and 104.)

If 3350 Attachment feature is installed, ensure bits 3 and 4 of the controller's address cards are plugged to answer to bits 3 and 4 of the CU (Control Unit) address.

If Two Channel switch feature is installed, also connect the Channel B address select card jumpers. Read "CAUTION" below. Card is located at A-A1P2. (See logic pages KC103 and 104.)

If Two Channel Switch Additional feature is installed, also connect channel C and D address select card jumpers. Read "CAUTION" below before plugging. Cards are located at A-A1K2 (channel C) and A-A1J2 (channel D). (See logic pages KC103, 104 and KD103, 104.)

CAUTION

If Two Channel Switch, or Two Channel Switch Additional, feature is installed the following rules must be followed or, on some interrupt conditions, incorrect CU addresses will be generated and system errors will result.

- 1. If 3 or 4 controllers are attached to the CU, bits 3 and 4 of address compare must float.
- 2. If only 1 or 2 controllers are attached to the CU, bit 3 of address compare must be plugged the same on the Address Select Card of all channels of the CU.
- 3. If only 1 controller is attached to the CU, bits 3 and 4 must be plugged the same on the address compare of the Address Select Card for all channels.

64 Drive Addressing Capability for 3350 Attachment

With 3350 Attachment feature the 3830-2 CU has 64 Drive Addressing capability. This refers to the number of addresses the CU will answer to, not the physical number of drives attached to the CU (a maximum of 32 drives can be attached to one CU).

The 3350 operates in one of three modes:

Native mode; as a 3350 and requires one logical address per spindle.

3330 Model 11 Compatibility mode; the 3350 operates as one 3330 Model 11 and requires one logical address per spindle.

3330 Model 1 Compatibility mode; the 3350 operates as two 3330 Model 1's and requires two logic addresses per spindle.

These 3 modes can be intermixed on one controller.

When two logical addresses are required by one physical drive, all bits of the two addresses will be the same except bit 2, for example: Address 47 (0100 0111) bit 2 off and address 67 (0110 0111) bit 2 on. Bit 2 on selects one half of the disk storage area, bit 2 off selects the other half. Therefore, to have two addresses for one drive, bit 2 must be left floating on the address compare section of the Address Select card.

Native 3330s, 3340s, 3350s, and 3350s in 3330-11 compatibility mode must be assigned to a primary address.

Address Select Card

The Address Select Card Plugging is shown on Addressing pages INST 16A through INST 16K for all possible combinations of selecting the CU with 3340 or 3350 Attachment Features.

Use INST 16 to select the correct Addressing page and follow the procedure on the selected page to plug the Address Select Card.

64 Address Compare:

The 3344 Attachment Feature requires "64 Addresses Compare". The 3350 Attachment Feature, with 3 or 4 controllers attached to the CU and any 3350 operating in 3330 Model 1 Compatibility mode, also requires "64 Addresses Compare." With other 3350 configurations, use of "64 Addresses Compare" will provide for any future change. However, with some system configurations, 64 addresses may not be available. To provide for this, other addressing options are made available. Use of these options will depend on the number of controllers attached to the CU and the 3350 mode of operation (a 3350 operating in 3330 Model 1 Compatibility mode requires two logical addresses and must have Bit 2 of the CU address floating).

8, 16, or 32 Address Options:

32 Addresses Compare, Bit 2 off; used with up to four controllers, with none of the 3350s operating in 3330 Model 1 Compatability mode.

32 Addresses Compare, Bit 2 on; used with up to four controllers, with none of the 3350s operating in 3330 Model 1 Compatability mode.

32 Addresses Compare, Bit 2 floating; used with up to two controllers, with one or more 3350s operating in 3330 Model 1 Compatability mode.

16 Addresses Compare, Bit 2 off; used with up to two controllers, with none of the 3350s operating in 3330 Model 1 Compatability mode.

16 Addresses Compare, Bit 2 on; used with up to two controllers, with none of the 3350s operating in 3330 Model 1 Compatability mode.

16 Addresses Compare, Bit 2 floating; used with one controller with one or more 3350s operating in 3330 Model 1 Compatability mode.

8 Addresses Compare, Bit 2 off; used with one controller, with none of the 3350s operating in 3330 Model 1 Compatability mode.

8 Addresses Compare, Bit 2 on; used with one controller, with none of the 3350s operating in 3330 Model 1 Compatability mode.

3830-2

CGO440 4291102 Seq. 1 of 2 Part No. (8)

447465 15 Dec 78 The 3830-2 detects and interprets only bits 0-4 of the address presented by the channel on bus out. Connect both Address Compare and Address Select.


Figure 1 shows the Address Select card plugged for address range 158 through 15F. The Address Select card is located at A-A1Q2. (See logic pages KB103 and 104.)

If Two Channel Switch feature is installed, also connect the channel B address select card jumpers as described above. Card is located at A-A1P2. (See logic pages KB103 and 104.)

If Two Channel Switch, Additional, feature is installed, also connect channels C and D address select card jumpers as described above. Cards are located at A-A1K2 and A-A1J2 respectively. (See logic pages KC103, 104, and KD103, 104.)

Figure 1: Address Select Card

Example: Address select card shown plugged for address range 158 through 15F.



Channel A; A-A102 (KA103, 104) Channel B: A-A1P2 (KB103, 104) Channel C: A-A1K2 (KC103, 104)


Channel D: A-A1J2 (KD103, 104)

Jumper PN 816645

Notes:

- 1. Bits 3 and 4 must be plugged identically for all channel inputs (these bits define attached controllers). If functional microdisk PN 4168811 with any 3350s in 3330-1 compatibility mode is installed, then bits 2, 3, and 4 must be plugged identically for all channel inputs.
- 2. Always plug for the actual storage size regardless of functional disk Part Number (See INTRO 5).

If 3344 attachment feature is present, check that jumpers on A-B1G2 are plugged correctly. If 3350 attachment feature is present, check that card jumpers on A-B1G2 and A-A1S2 are plugged correctly.



A-B1G2 Bit Definition, Bit 1

Bit 0 On = ECC (3830 P2I) Refer to
Off = No ECC (Snipe) INTR 005
Bit 1 On = No 3330-1 Compatability
Off = 3330-1 compatability mode
or 3344
Bit 2 On = 8K storage

Bit 2 On = 8K storage Note 2

Bit 3 On = Offset Interlock (Jumper on with functional microcode P/N 4168811 only)


Off = No offset Interlock
Bit P = Odd parity for bits 0-3

• On (1)
Off (0)
• • Bit

Shown jumpered for:

No E.C.C. 3330-1 Compatability Mode 8K Storage Offset Interlock

(Jumpers are used by microdiagnostics and functional code to determine machine configuration.)



Enable Offset Interlock (Jumper active with Functional Microcode P/N 4168811 only)

- Q53 to Q54 - R51 to R52

Disable Offset Interlock

6 6 - R51 to Q51 - R53 to Q53

3830-2

CG0440 4291102 Seq. 2 of 2 Part No. (8) **447465**15 Dec 78

© Copyright IBM Corporation 1978

INST 17A


INSTALLATION INSTRUCTIONS (Addressing Supplement)

INSTALLATION INSTRUCTIONS (Addressing Supplement) **INST 17B**


CHANNEL TRANSFER CONTROL CARD

Jumper as shown on card layout for type of card present. Card type BA82 is used with 3350 attachment feature.


CARD TYPE BA82




CHANNEL TRANSFER CONTROL CHANNEL TRANSFER CONTROL CARD TYPE 0792



TRANSFER BUFFER CONTROL CARD





TRANSFER BUFFER CONTROL **CARD TYPE BH98**



TRANSFER BUFFER CONTRÓL CARD TYPE 2722

A-A1T2





o--- 48

A-A1T2

CG0450	4291103
Seq. 1 of 2	

447465		
15 Dec 78		

A

Use the primary address range assigned and the Controller address column indicated to determine the controller address assignments. Record this information in Figure 1 to be used in Step 5, INST 26.



Use the primary address range assigned and the Controller address column indicated to determine the controller address assignments. Record this information in Figure 1 to be used in Step 5, INST 26.



Use the primary address range assigned and the Controller address column indicated to determine the controller address assignments. Record this information in Figure 1 to be used in Step 5, INST 26.

	\	—	· •
PRIMARY ADDRESS	CONTROLLER	CONTROLLER	CONTROLLER
ASSIGNED	ADDRESS	ADDRESS	ADDRESS
See Note 1.	ASSIGNMENTS	ASSIGNMENTS	ASSIGNMENTS
	See Note 1.	See Note 1.	See Note 1.
00-07	0	0	0
08-0F	1.	1	1
10-17	0	2	2
18-1F.	1	3	3
20-27	0	0	See Note 2.
28-2F	1	1	See Note 2.
30-37	0	2	See Note 2.
38-3F	1	3	See Note 2.
40-47	0	0	0
48-4F	11	1	1
50-57	0	2	2
58-5F	1	3	3
60-67	0	0	See Note 2.
68-6F	1	1	See Note 2.
70-77	0	2	See Note 2.
78-7F	1	3	See Note 2.
		_	
80-87	0	0	0
88-8F	1	1	1
90-97	0	2	2
98-9F	1	3	3
A0-A7	0	0	See Note 2.
A8-AF	1	1	See Note 2.
B0-B7	0	2	See Note 2.
B8-BF	1	3	See Note 2.
C0-C7	0	0	0
C8-CF		1	1
D0-D7	0	2	2
D8-DF	11	3	3
E0-E7	0	0	See Note 2.
E8-EF	1	1	See Note 2.
F0-F7	0	2	See Note 2.
F8-FF	1	3	See Note 2.

→ GO TO INST 25 and Continue.

3830-2

CG0450 4291103 Seq. 2 of 2 Part No. (8)

447465 15 Dec 78

FIGURE 1

PRIMARY ADDRESSES ASSIGNED	CONTROLLER ADDRESS ASSIGNMENTS

Note 1: All Channel inputs must be capable of addressing all attached 3333s, 3340 A02s, and 3350 A02/A2Fs, and all associated logical addresses.

When 3350s are to be operated in 3330-1 compatibility mode, the 3350 operates as two 3330s and requires two logical addresses per spindle, a primary and a secondary. In strings where there are no 3350s operating in 3330-1 mode only primary addresses are used.

Note 2: No Real Device can be assigned to this address. This is reserved for secondary addresses.

[©] Copyright IBM Corporation 1978

INSTALLATION INSTRUCTIONS

Check When Complete

> **SELECTED BUS/TAG OUT CARD TYPE 9965**

(Card type x999 on some machines)

Check that card jumpers on A-A1L2, A-A1M2, and A-A1R2 match channel options as indicated by the jumper coding shown here.

CHANNEL SELECTOR CARD TYPE 9966


On a two channel switch machine, jumper 01A-A1V2D07 to 01A-A1M2S03 and 01A-A1K2J13 to 01A-M2S04 (NE103) using purple wire. These wires must be removed if two channel switch additional is installed.

_ 10 Verify that the address range (including primary and secondary addresses) does not conflict with other control units on the same channel.

 $oldsymbol{--}$ $oldsymbol{11}$ If the attached CPU or channel has Block Multiplex feature, be sure that it is activated. Check U.C.W. plugging in the CPU or channel for 3830 addresses. System performance can be seriously degraded if 3830 addresses are plugged for "Share" at CPU or channel. Be aware of all the addresses involved with 64 or 32 drive addresses.

, **12** If 3344s installed or any 3350 in 3550-1 compatability mode installed review physical planning guide for resulting individual drive addresses.

_13 Go to INST 26 next.



If Two Channel Switch, Additional feature is installed, make sure that violet jumpers are installed from B-A1E6D06 to B-A1E8B04 and from B-A1E6D12 to B-A1B1D09. (See logic page AR101-102).

3830-2

CG0500 2347230 Seq. 1 of 1 | Part No. (8)

437414 See EC History 4 Jun 73

437415 2 Nov 73

447461 447460 19 Dec 75 | 12 Mar 76

447462 5 Nov 76

447465 15 Dec 78



CONTROL UNIT MICRODIAGNOSTICS

— Insert 3830-2 diagnostic disk in 23FD and perform step A on START 25, and step B on START 27. Verify controller address assignments by checking the controller plugging (Use the controller INST section and the information recorded in Figure 1 on INST 18 of this section).

CAUTION: Verify that proper 3830-2 diagnostic disk is supplied for your machine configuration. See INTR 005.

SYSTEM TEST

Connect channel Bus and Tag cables between channel and 3830-2


Run online test 3830AAA from the CPU.
Refer to step C on START 27.

COVER INSTALLATION

______**1** Mount kickstrips.

Light tapping with
a hammer may be required
to properly seat them.

Note: If installation is on a non-raised floor do not attempt to mount kickstrip (P/N2277387) on right end of 3830-2.



Re-install covers removed in step 1.

RECORDS

1	Assist customer with his checkout of the facility.
2	Complete all installation records.

Retain these installation procedures in the Maintenance Library for future reference.

3830-2

CG0600	4290606	447461	447465	4	
Seq. 1 of 1	Part No. (8)	12 Mar 76	15 Dec 78		

e, contract

INDEX

A and B Bus Assemblers CTRL 118 A Bus Assembler CTRL 400 Introduction CTRL 200, INTR 115 A Register Check CTRL 35 Error, FSI FSI 55 Introduction CTRL 400 Parity Error PANEL 40 Abbreviations and Definitions LGND 16 Accept Data (Sequence Control) CHL-I 240 Accept Status (Sequence Control) CHL-I 240 Access Cycle CTRL 320 ACR (see Address Compare) Address Assembler/Error Assembler CHL-I 165 Address Buffer Description CTRL 605 Address Bus Error 2 (23FD Attach) MPL 290 Address Byte Sector, MPL MPL 220 Address/Check/Program Display Check 1 Error 1 Collection PANEL 40 Indicators (CE Panel) PANEL 10 Operation PANEL 100 Register PANEL 40 Address Compare CHL-I 165 ACR Sync, Stop and Recycle PANEL 120 Indicator PANEL 10 Operation PANEL 16 Recycle PANEL 16 SW Sync, or Stop PANEL 120 Switch PANEL 10 Address/Data Entry Switches PANEL 10 Address In (Timing) CHL-I 350 Address In Introduction CHL-I 220 Address Out (Timing) CHL-I 350 Address Out Introduction CHL-I 220 Address Select Card Wiring INST 20 Addressing Assignment I T 20 Control Storage CTRL 600 Decoding CHL-I 165, CHL-I 235 I/O Device CHL-I 230 Instruction Data Flow CTRL 230 ALD/Card Index START 905 Alert Lines, CTL-I CTL-I 10 Check, ECD CTRL 60 Check, Indication PANEL 40 Data Flow INTR 90 Description CTRL 400 Error CTRL 60 Error, Description CTRL 400 Error, FSI FSI 50 Inputs INTR 115 Introduction CTRL 200 Microprogram Instruction Word CTRL 235 Operation CTRL 225.CTRL 235 Operations - Examples CTRL 410 Statement MIC 2 Analysis, Entry Point START 10 Anti-Recycle Latch PWR 105,PWR 310 Arithmetic Logic Unit (see ALU) Array Cards CTRL 605 Artificial Respiration (Back of Title Page) ii Attachment Concepts MPL 230 Attachment Errors MPL 290

B Bus Assembler CTRL 400 Introduction INTR 115 B Register . Check ECD CTRL 35 Check MAP CTRL 35 Description CTRL 400 Parity Error PANEL 40 B Time Timing Chart (Read) MPL 280 Backup Address Register (BAR) Description CTRL 220 Introduction INTR 110 BFRDY Branch CL 14 CHL-I 145, CHL-I 260 Bias Supply LOC 10 Bit Control MIC 2 Bit Counter MPL 230 Block Multiplex Mode CHI-I 230 Blowers LOC 2,LOC 14 Box Print Position MIC 2 Box Serial Number MIC 2 Branch Controls INTR 110 Status Error PANEL 40 Status Error, FSI FSI 35 Buffer Assembly CHL-I 165 Check, CHL-I PANEL 50 Controls, CHL-I CHL-I 200, CHL-I 260 Parity Check CHL-I 155 Parity Error CTL-I 115 Ready CHL-I 145 **Bulk Supply Diodes LOC 8** Bulk Transformers LOC 10 Bulk 1 Power Problem PWR 60 Bulk 1 Supply PWR 61 Bulk 2 Power Problem PWR 70 Bulk 2 Supply PWR 71 Bus Assemblers Block Diagram CTRL 118 CTL-I Data Transfer CTL-I 35 CTL-I Extended Operation CTL-I 50 Introduction, Channel CHL-I 220 Timing, Channel CHL-I 350 Check, Printout MSG 20 CTL-I Data Transfer CTL-I 35 CTL-I Extended Operation CTL-I 45 Introduction, Channel CHL-I 220 Parity Check, CHL-I CHL-I 255
Parity Check, CTL-I CTL-I 110, PANEL 50 Parity Error, Channel CHL-I 30 Timing, Channel CHL-I 350 Write Data Path, Channel CHL-I 165 Busy Status CMD 180, CHL-I 245 Byte Assembly Description CTRL 605 Register (Read) MPL 280 23FD Attachment Concepts MPL 230 Byte Counter MPL 270 Byte Format (23FD Attachment Introduction) MPL 220

CA Field

Decode Description MIC 3

Decode Error, FSI FSI 35

Description CTRL 235 Even Decode Error CTRL 20,PANEL 40 Odd Decode Error CTRL 20,PANEL 40 Cabling INST 5, INST 20 Card Function Chart START 900 Card Layout by Board START 905 Card Location Chart START 900 Card to Logic Page List START 905 Carry In Control CTRL 400 Cartridge MPL 2 CAS Flow (Read) CMD 130 CAS Flow (Write) CMD 90 CB/CD Field Decode Description MIC 3 CB/CD Field Description CTRL 235 CB Decode Error, FSI FSI 35 Even Error CTRL 25,PANEL 40 Odd Error CTRL 25,PANEL 40 CB2 Trips PWR 40 CD Decode Error Latched PANEL 40 Error Timing Chart CTRL 30 CE Address CE Communication Out Driver CTL-I 10 CE Initial Entry, Description of START 10 CE Mode Register Display Circuits General Purpose Register PANEL 110
IAR Register PANEL 105 CE Panel LOC 2, PANEL 10 Checkout PANEL 30 Controls INTR 90, INTR 110 Description of Controls PANEL 10 Front View PANEL 10 Indications (Channel Wraparound Test) MICRO 200 Operations PANEL 10 ACR Addresss Compare Sync or Stop PANEL 16 Address Compare PANEL 16 Address Compare Recycle PANEL 16 Register Alter PANEL 15 Register Display PANEL 15 Storage Alter PANEL 15 Storage Display PANEL 15 Rear View PANEL 11 Rotor Switches Rear View PANEL 11 Test (8A) MICRO 427 CH Field MIC 16 Decode Description CTRL 230 Description MIC 3 Chaining, Disconnected Command CMD 200 Chan B/Respon Branch CHL-I 180 Channel Buffer Controls CHL-I 260 Channel Data Transfer Controls Description CHL-I 260 Channel Disabled CHL-I 20 Channel Drivers and Terminators LOC 14 Channel Interface A Check, CHL-I PANEL 50 Address/Error Assembler CHL-I 165 Addressing, I/O Device CHL-I 230 Attachment CHL-I 500 B Check, CHL-I PANEL 50 Block Multiplex Mode CHL-I 230 Buffer A and B.(Read) CHL-I 360 Buffer A and B (Offset Read) CHL-I 370 Buffer A and B (Write) CHL-I 385 Buffer A and B (Offset Write) CHL-I 390 Buffer Controls CHL-I 260

A AND B BUS-CHANNEL INTERFACE INDEX 1

Error Checking CHL-I 270

Initial Selection-Status Presentation CHL-I 260 Read Operation CHL-I 265 Write Operation CHL-I 260 Bus Out Parity CHL-I 25 Check Channel A, B, C or D CHL-I 185 Command Chaining (see also Block Multiplex Mode) CHL-I 240 Commands CHL-I 235 Connectors CHL-I 194 Control Check MSG 20.CHL-I 130 Control Unit Busy Sequence CHL-I 230 Control Unit Errors CHL-I 130 Control Unit Initiated Sequence CHL-I 230 Data Flow INTR 90, CHL-I 500 Data Transfer CHL-I 230 Data Transfer Controls Description CHL-I 265 Description CHL-I 200 Detected Failure CHL-I 125 Diagnostic Flow Charts Routine 6A MICFL 70 Routine 6C MICFL 85 Routine 6E MICFL 125 Routine 60 MICFL 20 Routine 62 MICFL 30 Routine 64 MICFL 40 Routine 66 MICFL 55 Routine 68 MICFL 65 Disabled Indicator(s) PANEL 10 Disabled Manual Switch Flowchart CHL-I 20 Disconnected Command Chaining (see Block Multiplex Mode) End Status CMD 180, CHL-I 250 Ending Procedure CHL-I 230 Error Condition Diagrams Buffer Parity Check CHL-I 160 Buffer Ready CHL-I 145 Bus Out (Write Data Path) CHL-I 165 Chan B/Respon Branch CHL-I 180 Channel Bus Out Parity CHL-I 30 Channel Interface Disabled CHL-I 20 Control Unit End CHL-I 145 Halt I/O Busy CHL-I 140 Multiconnect Error/IFC CHL-I 185 Overrun CHL-I 35 Request In CHL-I 135 Selective Reset CHL-I 190 Servo/Multi Branch CHL-I 180 Suppress Out CHL-I 150 System Reset CHL-I 190 Transfer/Halt I/O CHL-I 140 Freeze CHL-I 140 General Information CHL-I 230 Initial Selection CHL-I 300 Initial Selection Sequence CHL-I 230 Inter-board Wiring Chart CHL-I 194 Interface Disconnect CHL-I 240 Introduction INTR 20,INTR 140,CHL-I 200,CHL-I 220 Jumper Card Assignments CHL-I 225 Logic Flow CHL-I 200 MAPs Buffer Parity Check CHL-I 160 Bus In Parity Check CHL-I 125 Channel Bus Out Parity CHL-I 25 Channel Time Out CHL-I 125, CHL-I 130

Attachment Introduction MPL 220

3830-2

A and B Buffers CHL-I 260

INDEX Channel Interface, MAPs (continued) Channels are Disabled CHL-I 20 CU Busy Check CHL-I 125 Illegal Sequence CHL-I 125 Interface Check Channel A, B, C, or D CHL-I 185 Log Disconnect In CHL-I 125, CHL-I 130 Multiple In Tags CHL-I 125, CHL-I 130 No Response Check CHL-I 125 Unit Address No Compare CHL-I 125 Operation CAS Flowchart CMD 35 Response Latch CHL-1260 Latch (Read) CHL-I 365, CHL-I 375 Latch (Write) CHL-I 385, CHL-I 395 Selection Switch CHL-I 475 Sense Information CHL-I 250 Sequence Controls CHL-I 235 Special Control Lines CHL-I 225 Status Information CHL-I 245 Tag In/Out CHL-I 220 Timeout CHL-I 130 Timing Chart CHL-I 220, CHL-I 350 Transfer Buffer CHL-I 260 Transfer Controls CHL-I 260 Buffer Control During Initial Selection CHL-I 260 Buffer Control Error Checking CHL-I 270 Buffer Control of Data Transfer CHL-I 260, CHL-I 265 Buffer Controls to Control Unit CHL-I 260 Ending Sequence (Channel Truncation) CHL-I 265 Truncation CHL-I 265 Unit Address Field MSG 20 Wrap Diagnostic Cable Point to Point Diagram MICRO 205 CE Panel Indications MICRO 200 Channel Routine 60 MICFL 20 Description of MICRO 200 Microdiagnostic Running Instructions MICRO 200 Physical Layout MICRO 200 Routine 60 MICFL 20 Routines Summary MICRO 210 Test Cable Installation MICRO 205 Wrap Diagnostic Description MICFL 5 Wraparound Test, Description MICRO 200 Channel Selector Card Wiring INST 20 Channel Switching CHL-I 470 Channel Transfer Control Card INST 20 Channel Transfer Controls CHL-I 260 Chart Command Summary CMD 2 Control Command CMD 5 Control Unit Clock Timing CTRL 300 Format Decode Active Lines CTRL 500 Read Commands CMD 100

Read Cycle Timing CTRL 600 Search Commands CMD 50 Sense Commands CMD 140 Write Commands CMD 70 Write Cycle Timing CTRL 600 Check Bit Generator INTR 105 Check End, CTL-I CTL-I 10, CTL-I 110 Check Indicators PANEL 10 Check Reset Lamp Test PANEL 10 Check 1 Address/Check/Program Display Register PANEL 40 Definition of PANEL 40, START 5 Error Register Display PANEL 40 Errors CTRL 200, INTR 50 Errors, Description of PANEL 41

Register Card Location Table PANEL 40 Check 2 Error Collection PANEL 50 Error Collection, Description of PANEL 51 Errors INTR 50 Errors, Definition of START 5 CI (see Control Interface)
Circuit Protectors LOC 6,LOC 8,LOC 10,PWR 30 Circuits by Card START 900 Card Location START 905 Duplicate Card Chart START 905 CL Decoder (Error) CTRL 45 Cl. Field Decode CTRL 230 Decode Description MIC 3 Clock Cycle Controls CTRL 300,INTR 110 Errors FSI 30,CTRL 40 Stopped Indicator PANEL 10 CM Field MSG 20 Command (see also specific command) Byte Decoding CHL-I 235 Chaining, Channel CHL-I 240, CHL-I 350 Chaining, Disconnected CMD 200 Decode Flowchart CMD 183, CMD 185 Execution Byte (CEB) Definition Charts CMD 430 Objectives Control CMD 15 Read CMD 107 Search CMD 55 Sense CMD 142 Write CMD 77 Out (Timing) CHL-I 350 Out/Address Out CHL-I 260 Out Introduction CHL-I 220 Reject MSG 20,CHL-I 255 Retry, Description and Flowchart CMD 210 Summary CMD 2 Compare Assist Check CTL-I 110, CTL-I 120 Console Error Message MSG 20 Control Circuits, Introduction INTR 10 **Control Commands** Descriptions of CMD 5,CHL-I 235 Flowcharts CMD 20 Diagnostic Load CMD 25 Diagnostic Write CMD 30 Mask Byte CMD 20 No Operation (Instruction) CMD 25 Recalibrate CMD 20 Restore CMD 25 Seek CMD 20 Set File Mask CMD 20 Set Sector CMD 25 Space Count CMD 30 Objectives CMD 15 Summary Chart CMD 2 Control Data Flow-Block Diagram CTRL 200 Control Errors, FSI FSI 20 Control Hardware Description CTRL 220 Control Interface (CI, CTL-I) Buffer INTR 120 Extended Operation CMD 45 Immediate Operation CMD 30 Load S Register CMD 190 Buffer Parity Check CTL-I 110, CTL-I 115 Load S Registers CMD 190 Bus In CTL-I 10

Bus Out CTL-I 10 Bus Out Parity Check CTL-I 115 Checks FSI 15, CTL-I 110 Checks, FSI FSI 15 Compare Assist Check CTL-I 110,CTL-I 120 Compare Assist Logic CTL-I 120 Control Decode, Read CTL-I 50 Control Decode, Write CTL-I 45 Controller Check CTL-I 110 Data Flow INTR 120 Extended Operation CMD 45 Immediate Operation CMD 30 Load S Registers CMD 190 Data Transfer CTL-I 35 Description of Lines CTL-I 10 Error Checking and Collection INTR 120 Error Condition Diagrams CTL-I 110, CTL-I 115, CTL-I 120 Extended Operation CTL-I 15, CTL-I 35 Immediate Operation CTL-I 15,CTL-I 20 Introduction INTR 20, INTR 90, CTL-I 1 Load S Registers CTL-I 190 Check CTL-I 110,CTL-I 120 Logic with Wraparound Cable Installed MICRO 506 Microdiagnostic Error Code Dictionary MICRO 515 Microdiagnostic Routines Summary MICRO 510 Operation (Cylinder Seek Example) CMD 35 Polling CTL-I 25 Read Data Transfer from Device CTL-I 50 Register Assignments MIC 5 S Reg Decode CTL-I 190 Scope Points MICRO 505 Select Active CTL-I 115 Select Check CTL-I 115 Select Controller CTL-I 20 Select Device CTL-I 20 Special Operations MIC 3 System Orientation CTL-I 5 Tag Bus Parity Check CTL-I 110 Tag Sequences CTL-I 15
Tags In/Out CTL-I 10 Transfer Error CTL-I 110, CTL-I 120 Wraparound Cable MICRO 500 Wraparound Test MICRO 500 Write Data Transfer to Device CTL-I 45 Control Module, Disk Storage INTR 20 Control Options (Microdiagnostics) MICRO 16, MICRO 20 Control Storage Address Buffer CTRL 605 Address Errors FSI 40,CTRL 610 Address Relationship (MPL) MPL 220 Addressing CTRL 600 Array Cards CTRL 605 Byte Assembly CTRL 605 Check Bits CTRL 605 Contents (Address Assignments) CTRL 650,CTRL 652 Control Circuits INTR 100 Data Cycles CTRL 250 Data Flow INTR 100 Data Flow Description CTRL 250 Description CTRL 600 Diagnostic Mode CTRL 600 Error Checking Data Flow INTR 110 Error Correction Code (ECC) CTRL 600 Error Detection CTRL 610 IMPL Attachment Data Flow INTR 105

Instruction Format Decode CTRL 500 Instruction Word CTRL 230 Introduction INTR 20.INTR 90 Load Decodes INTR 120 Manual Controls INTR 110 MPL File INTR 105 Power Sequencing PWR 105 Read Cycle CTRL 600 Scoping Procedures FSI 32 Timing Chart (Read/Write) CTRL 600 Trileads Chart FSI 33 Write Bus CTRL 605 Error FSI 40 Write Cycle CTRL 600 **Control Unit** A and B Bus Assemblers CTRL 118 Address CHL-I 230 Busy Check CHL-I 125 Busy Sequence CHL-I 230 Clock (see Clock) CU Cycle Error FSI 30 Cycle Controls CTRL 300 Data Flow INTR 90 End Status CMD 180, CHL-I 145, CHL-I 245 **Error Condition Diagrams** A Register Parity Error CTRL 35 ALU Check CTRL 60 B Register Parity Error CTRL 35 CA Decode Even Error CTRL 20 CA Decode Odd Error CTRL 20 CB Decode Even Error CTRL 25 CB Decode Odd Error CTRL 25 Storage Address Bus Errors CTRL 610 Write Bus Bytes 0/2 Error CTRL 610 Write Bus Bytes 1/3 Error CTRL 610 Function Test (82-86) MICRO 400 Initiated Sequence (Polling) CHL-I 230, CHL-I 420, CHL-I Interface Errors CHL-I 125, CHL-I 130 Interface to Channel Buffer Controls CHL-I 260 Microdiagnostics Track Location MPL 220 Controller Address CHL-I 230 Controller Check CTL-I 110, PANEL 50 Correctable Data Errors in Data Field CMD 210 Counters (MPL) Bit Counter MPL 230 Byte Counter MPL 270 Data Separation MPL 280 Sector Counter MPL 290 CP Panel LOC 8 CP/Thermal Indicators LOC 2 CP 1 or 2 Trips PWR 135 CP 1-10 LOC 10 CP 3 Trips (Fan Problem) PWR 260 CP 4 Trips Troubleshooting Procedures PWR 80 CP 5 - MPL File AC Control PWR 45 CP 6, 9, or 10 Trips PWR 150 CP 7 (Bulk 2) Power Problem PWR 70 CP 8 (Bulk 1) Power Problem PWR 60 CP11 Trips PWR 220 CP12 Trips PWR 240 CP13 Trips PWR 200 CP14 Trips PWR 180 CP15 or 18 Trips PWR 160

3830-2

4290987 CK0200 Seq. 2 of 2 | Part No. (3)

447460 19 Dec 75

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

CHANNEL INTERFACE (cont'd)-CP15 OR 18

INDEX 2

© Copyright IBM Corporation 1975



INDEX

CP16 or 17 Trips PWR 270 CS Field Decode Description MIC 3 Decode Error PANEL 40 Description CTRL 240 CSW Status Field MSG 20 CTL-I (see Control Interface) CV Field MIC 6 CX Field MIC 6 Cycle Control Error FSI 30, CTRL 40, PANEL 41 Cylinder Seek Example CMD 35 D Bus Assembler CTRL 400 Parity Check CTRL 60 D Equal to Zero CTRL 60 Data Address Register (DAR) CTRL 220 Data Check MSG 20,CHL-I 255
Data Collection MSG 10 Data Control MIC 2 Data Cycle CTRL 320 Data Detect (Read) MPL 280 Data Error CMD 210 Data Flow Addressing CTRL 220
ALU CTRL 235,INTR 115 By Card START 900 Channel Interface INTR 140, CHL-I 500 Control Interface INTR 120 Control Storage INTR 105 CU Clock CTRL 300 Data Cycles CTRL 250 Instruction CTRL 230 MPL Attachment INTR 105 Read CMD 130 Registers CTRL 225,INTR 115 **SCU Controls INTR 105** To Device CTL-I 45 Write CMD 90 23FD Attachment Concepts MPL 230 Data In Introduction CHL-I 220 Data In (Timing) CHL-I 350 Data In/Service In Controls INTR 140 Data or Command Overrun CMD 210
Data Out (Timing) CHL-I 350 Data Out Introduction CHL-I 220 Data Out Seq Error CHL-I 165 Data Response CTL-I 45, CTL-I 50 Data Retrieval Overview MSG 10 Data Separation MPL 240 Data Separation Counter Timing Chart (Read) MPL 280 Data Statement or Storage (DAR) Addressing MIC 2
Data Strobe (Read) MPL 280 Data Transfer Control Interface CTL-I 35 Controls INTR 120 From Channel (Address Out Command Out) CHL-I 260 Initial Selection CHL-I 300 Interface Sequence CHL-I 230 Operation (Read) ECD CHL-I 365, CHL-I 375 Operation (Write) Flowchart CHL-I 380, CHL-I 390 Read MPL 280 Read Channel Buffer Control CHL-I 265 Read Channel Controls CHL-I 360, CHL-I 370

Write Operation Channel Buffer Control CHL-I 260 DC Ready Indicator PANEL 10 DCC (Disconnected Command Chaining Byte) CMD 200 DCI (see Control Interface) Decode Error FSI 30 Decode Tables START 100 Defective or Alternate Track CMD 210 Definitions and Abbreviations LGND 16 Address CHL-I 230 Control Operation, Description CMD 10 End Status CMD 180, CHL-I 350 Error Collection INTR 50 Read/Write (CTL-I) CTL-I 35 Release Command CMD 140, CHL-I 470 Release Flowchart CMD 450 Reserve Command CMD 140, CHL-I 470 Reserve Flowchart CMD 150 Diagnostic Command Objectives CMD 15 Control Options MICRO 16, MICRO 20 Controls MICRO 35 Description, Channel Wraparound Tests MICFL 5 Load - Microprogram Controlled MPL 260 Load Command Description CMD 5 Load Command Flowchart CMD 25 Mode (ECC Logic) CTRL 600 Write Command Description CMD 5 Write Command Flowchart CMD 30 Disconnect In CHL-I 225, CHL-I 240 Disconnect In Interlock CHL-I 425 Disconnect In Latch CHL-I 425 Disconnect Sequence Latch CHL-I 425 Disconnect, Interface CHL-I 240 Disconnected Command Chaining (DCC) CMD 200, CHL-I Disk Cartridge Drive MPL 245 Disk Format, MPL MPL 220 Disk Layout (Rotational Position Sensing) CMD 305 Disk Storage Devices, Control Introduction INTR 10 Disk Storage Subsystem Conceptual Units INTR 20 Check 1 Error PANEL 40 Check 2 Error Procedure PANEL 50 Tests Error Messages OLT 50 Distribution by Power Terminal PWR 305,PWR 306 Distribution, Control Unit AC and DC PWR 300 DOS-OLTEP (Online Tests) OLT 15 Duplicate Card Chart START 905 Early Error Indication PANEL 40 ECD (see Error Condition Diagrams) EC1-EC4 LOC 2 Enable Address In CHL-I 260 Enable Operational In CHL-I 260 Enable Status In CHL-I 260 End of File CMD 430 **Ending Sequence** Channel Operation CHL-I 400 Channel Truncation CHL-I 265
Description CHL-I 230, CHL-I 350 Flowchart CMD 190 Enter/Display Switch (Microdiagnostics) MICRO 20 Environmental Data Collection MSG 10 Equipment Check MSG 20, CHL-I 255 Erase Command Description CMD 70

Erase Command Flowchart CMD 85 EREP MSG 30 Assembly (Channel) CHL-I 165 Check Flowchart CTRL 10 Checking Data Flow INTR 110 Conditions (see also Error Condition Diagrams) Check 1 PANEL 40 Check 2 PANEL 50 Control Commands CMD 5 Controls INTR 110 Counter MPL 290 Data Collection MSG 10,MSG 30 Description Field MSG 20 Identification Flowchart START 10 Message Analysis, Console MSG 20 Message Display, CE Panel MICRO 25 Symptom Code, EREP (see also Fault Symptom Code) MSG 40 Error Condition Diagrams A and B Bus Assemblers Block Diagram CTRL 118 A Register Check CTRL 35 Address Bus 0-7 Parity Error CTRL 50 Address Bus 8-15 Parity Error CTRL 50 ALU Error CTRL 60 B Register Check CTRL 35 Branch/Status Error CTRL 40 Buffer Parity Check CHL-I 160 Buffer Ready CHL-I 145 Bus Out (Write Data Path) CHL-I 165 CA Decode Even Error CTRL 20 CA Decode Odd Error CTRL 20 CB Decode Even Error CTRL 25 CD Decode Error CTRL 30 Chan B/Respon Branch CHL-I 180 Channel Bus Out Parity CHL-I 30
Channel Interface Disabled CHL-I 20 Channel Overrun CHL-I 35 Control Unit End CHL-I 145 CS Field or Stat Set Error CTRL 30 CU Clock Error CTRL 40 CU Cycle Error CTRL 40 **Definition START 5** Halt I/O Busy CHL-I 140 Interface Check/ Multiconnect Error CHL-I 185 MPL (23FD) MPL 295 Request In CHL-I 135 Selective Reset CHL-I 190 Servo/Multi Branch CHL-I 180 Special Operation Error CTRL 40 Storage Address Bus Errors CTRL 610 Suppress Out CHL-I 150 System Reset CHL-I 190 Transfer/Halt I/O CHL-I 140 Write Bus Bytes 0/2 Error CTRL 610 Write Bus Bytes 1/3 Error CTRL 610 Execute Switch PANEL 10 Extended Operation CTL-I 15 Facility Error Collection, Description of INTR 50 Facility Maintenance Philosophy START 5
Facility Problem, Entry Point START 10

Fan Problem PWR 260

Fault Symptom Code, Determining (see also Error Symptom Code) FSI 5 Fault Symptom Index FSI 30 CD Decode Error FSI 30 Clock Errors FSI 30 Control Storage Failure Analysis FSI 32 Control Storage Trileads Chart FSI 33 Cycle Control Error FSI 30 Format 0 FSI 10 Format 2 FSI 15 Format 3 FSI 33 Feature Code MIC 2 Fetch Cycle CTRL 320 Fetch four Bytes CTRL 250 Fetch Single Byte CTRL 250 File INTR 105 Format Decode CTRL 500,START 100 Microword (see Microword Format) Sector, MPL MPL 220 Formatting Overflow Record CMD 400 Four Byte Cycle CTRL 320 Four Byte Fetch CTRL 250 Freeze CHL-I 260.CHL-I 475 FSI (see Fault Symptom Index) Functional Microprogram MIC 35 Gate A LOC 2,LOC 16 Gate B LOC 2,LOC 14 Gate D LOC 16 Gate P LOC 12 General Purpose Register Alter PANEL 110 Data Flow CTRL 225 Display PANEL 100 Introduction CTRL 200 Glossary LGND 16 HA (see Read Home Address, Write Home Address) Halt I/O Busy CHL-I 140 Hardcore Check 1 Analysis MICRO 150 Stop Word List MICRO 65 Test Summary MICRO 60 Heat Sinks LOC 8 High Branch MIC 2 Hold Out (Timing) CHL-I 350 Hold Out Introduction CHL-I 220 Home Address (see Read, Write) I/O Connectors LOC 14 I/O Device (see Device) IAR (see Instruction Address Register) Idle Loop CMD 170 Illegal Sequence CHL-I 125 Immediate Operation CTL-I 15 Control Sorage Addressing MPL 270 Data Flow MPL 200 Error, Stop or Retry MPL 290 Failure Analysis START 35 Hardware Controlled MPL 240

CP16 OR 17-IMPL

INDEX 3

To Channel (Address In Status In) CHL-I 260 Write Channel Controls CHL-I 380, CHL-I 370

Error Messages OLT 50

OLTSEP OLT 10

OS-OLTEP OLT 10

Prerequisites OLT 20

Error Messages Display OLT 50

IMPL (Continued) Microprogram Controlled MPL 260 Switch PANEL 10 Initial Program Load CMD 125,MPL 220 **Initial Selection** Buffer Operation CHL-I 305 Circuits CHL-I 200 Diagram CHL-I 300 Flowchart CMD 170,CMD 175 Idle Loop CMD 170 Sequence CHL-I 230, CHL-I 350 Sequence Introduction CHL-I 220 Initial Status Byte CMD 181 Inline Diagnostics Transfer CMD 160 Inner/Outer Switch PANEL 10 Input/Output Operations CHL-I 235 Installation Address Select Card Wiring INST 20 Cabling Channel Interface INST 20 Control Module to 3830-2 INST 5 Channel Selector Card Wiring INST 20 Channel Transfer Control Card Wiring INST 20 Control Unit Power Check INST 10 Cover Installation INST 25 Priority Card Wiring INST 20 Records INST 25 Selected Bus/Tag Out Card Wiring INST 20 System Test INST 25 Transfer Buffer Control Card Wiring INST 20 Unpacking and Locating INST 5 Instruction Address Register (IAR) CTRL 220 Alter PANEL 105 Instruction Data Flow CTRL 230 Instruction Examples, Microprogram MIC 30, MIC 31 Instruction/Instruction Call Cycle CTRL 320 Instruction Word START 100 Interface Check CHL-I 185 Interface Disconnect CHL-I 240 Interface, CU to 23FD MPL 245 Intermittent Failures, Analysis MICRO 17 Intervention Required MSG 20, CHL-I 250 Introduction to Storage Control Subsystem INTR 10 IPL (see Initial Program Load)

Job ID Field MSG 20 Jumper Card Assignments INST 20

K-CK Emit Value MIC 2

Laminar Bus LOC 16
Lamp Test PANEL 10
Line Name to ALD Page List START 905
Load Operation (Microprogram) MPL 200
Load S Register Check CTL-1 110, PANEL 50
Load S Registers CTL-1 190
Loading Procedure, Microdiagnostics MICRO 15
Locations Index LOC 1
Log Disconnect In CHL-1 130
Logging Mode MSG 10
Logic Type Failures START 5
Loop Option 32 - Description of MICRO 17
Low Branch MIC 2

M/T (Multiple Track) Operation CMD 430 Machine Reset - ECD CHL-1 190 Maintenance Library Documentation Plan PLAN 10 Maintenance Library Information PLAN 5 Maintenance, Entry Point START 10 Manual Controls INTR 110 Message Analysis, Console MSG 20 Message Displays, CE Panel MICRO 16, MICRO 25 Messages, Sense SENSE 10 Format 0 SENSE 35 Format 2 SENSE 40 Format 3 SENSE 45 Meter Panel (see Power Sequence Panel) Micro-Orders, Definition of MIC 3 Microblock Format MIC 2 Microdiagnostics MPL 220 Channel Wraparound Tests, Routines 60-6E MICRO 210 Control Interface Tests - Routines 8C-94 MICRO 500 Control Unit Tests - Routines 82-9A MICRO 400 Display Summary MICRO 25 Dynamic Control Options MICRO 20 Enter/Display Switch MICRO 20 Error Message Displays MICRO 25 Loading Procedure MICRO 15 Operating Information MICRO 25 Operation Mode Switch MICRO 20 Parameter Entry MICRO 20 Program Storage Area MICRO 35 Routine ID MICRO 10 **Routine Summaries** Channel Wraparound, 60-6E MICRO 210 Control Interface, 8C-94 MICRO 510 CU Tests, 82-9A MICRO 400 Hardcore, 00-0B, Check 1 MICRO 60 Run Options MICRO 20 Summary MICRO 10 Termination MICRO 20 Microprogram Branch Conditions INTR 140 Controls, SCU Data Flow INTR 90 Data Flow Controls INTR 100 Decode, Introduction INTR 20, INTR 110 Detected Errors INTR 50 Format Decode CTRL 500, START 100 Format Decode Symbol Value START 102 Format Table START 100 Functional MIC 35 Instruction Decode MIC 3,CTRL 230,CTRL 325,CTRL 410 Instruction Examples MIC 30 Instruction Word CTRL 230 Introduction MIC 2 Load (MPL) Operation MPL 200 Load Objectives MPL 260 Registers MIC 5,CTRL 225 Response Latch (Read) CHL-I 365 Response Latch (Write) CHL-I 385 Routines MIC 35 Microword Format MIC 6 A, Description of MIC 10 B, Description of MIC 11 C, Description of MIC 12 D, Description of MIC 13

E, Description of MIC 14

F. Description of MIC 15

1. Description of MIC 16 2, Description of MIC 17 3, Description of MIC 18 MLM Documentation Cross Reference MLX 1 Description PLAN 5 Layout PLAN 10 Ordering Procedure (Back of Title Page) ii Preface ii Symbology LGND 6 MPL Attachment Introduction MPL 220 MPL Error ECDs MPL 295 MPL File (see also IMPL, 23FD Disk Drive) Attachment, SCU Data Flow INTR 90 IMPL Switch PANEL 10 Introduction INTR 20,INTR 105 Location LOC 2, MPL 10 Microprogram Load Operation MPL 200 Not Ready FSI 10,FSI 40 Description PANEL 41 During Microdiagnostic Load MICRO 16 ECD MPL 295 IMPL Analysis START 35 MAP MPL 30 Message (Sense Format 0) FSI 10, SENSE 40 Parity Error (see also MPL File Read Check) MPL 290 Power On Indicator PANEL 10
Read Check FSI 10,FSI 15,PANEL 40 Description PANEL 41 During Microdiagnostic Load MICRO 16 ECD MPL 295 Hardcore Analysis START 65 MAP MPL 15 Message (Sense Format 0) FSI 10, SENSE 40 Seek Check FSI 10 During Microdiagnostic Load MICRO 16 Hardcore Analysis START 65 MAP MPL 45 Message (Sense Format 0) FSI 10, SENSE 40 Seek In/Seek Out Load Head Switch PANEL 10 To Control Storage Address Relationship MPL 220 MST Card/ALD Index START 905 Multiconnect Error CHL-I 185 Multiple In Tags CHL-I 125, CHL-I 130 Multiple Requesting CMD 200 Multiple Tag Check CHL-I 125, CHL-I 130, CHL-I 185 Multiple Track Operation CMD 430 Multitag Switch PANEL I NE or Tag Bus Parity Check CTL-I 115 No Operation CMD 5.CMD 25 No Response Check CHL-I 125 Normal End CTL-I 10 Objectives, Command Control CMD 15 Read CMD 107 Search CMD 55 Sense CMD 142 Write CMD 77 Offset Interlock See CHL-I 1

Standard Error Messages OLT 300 T3830 AAB Error Messages OLT 200 Op Decodes, ALU CTRL 235, CTRL 400 Operating Modes (Microdiagnostic) MICRO 20 Operational In/Out (Timing) CHL-I 350 Operational In/Out Introduction CHL-1 220 Operations, I/O CHL-1 235 Orientation CMD 430 Overflow Record CMD 400 Overrun MSG 20,CHL-I 255 P-A1 Cards LOC 12 Panel, CE (see CE Panel) Panel, Power Sequence LOC 2, PANEL 1 Parameter Controls (Microdiagnostic) MICRO 15 Parameter Entry (Microdiagnostics) MICRO 20 Parity Assembler MPL 230 Parity Bits Generator CTRL 600 Parity Predictor CTRL 400 Parity Time (Read) MPL 280 Partial A Bus Assembler CTRL 400 Partial B Bus Assembler CTRL 400 Pending Status Condition CMD 181 Performance Data Collection MSG 10 Polling (Control Unit Initiated Sequence) CHL-I 425 Polling Sequence (CHL-I) CHL-I 420 Positive Logic Diagrams LGND 6 Power Control Box LOC 12 Power Down Sequence PWR 120,PWR 311 Power On (Resets) CMD 250 Power Problem Analysis PWR 30 Power Sequence Box LOC 12 Power Sequence Concepts PWR 2 Power Sequence Panel LOC 2, PANEL 1 Power Sequence Problem PWR 100 Power Sequencing Flowchart PWR 310 For Control Storage PWR 105 Power Supply Adjustment PWR 50 Power Up Sequence PWR 120,PWR 310 Power, Introduction INTR 20 Preventive Maintenance START 950 Priority Card Wiring INST 20 Problem Analysis, Entry Point START 10 Proceed (Sequence Control) CHL-I 240 Processing Overflow Record CMD 400 Program Display Indicators (Microdiagnostic) MICRO 15 PS 4 Voltage Distribution PWR 185 PS 5 Voltage Distribution PWR 205 PS 6 Voltage Distribution PWR 225

Read
And Reset Buffered Log CMD 145
Commands
Descriptions CMD 100,CHL-I 235
Flowcharts CMD 110

PS 7 Voltage Distribution PWR 245

Push Button-Manual (Resets) CMD 250

3830-2

 CK0300
 4290988
 447460
 447461

 Seq. 2 of 2
 Part No. (3)
 19 Dec 75
 12 Mar 76

© Copyright IBM Corporation 1975, 1976

IMPL (cont'd)-READ INDEX 4

Online Tests

Brief Descriptions OLT 25 DOS-OLTEP OLT 15

en contract

INDEX

Read, Commands (continued) Objectives CMD 107 Summary CMD 2 Count CMD 110 Count, Key and Data CMD 120 Cycle CTRL 600 Cycle Timing CTRL 600 Data CMD 120 Channel Controls, Simplified CHL-I 360 Flowchart CMD 120 MPL MPL 280 Path, SCU Data Flow INTR 90 Transfer CMD 130,CTL-I 35,CTL-I 50 Transfer Operation ECD CHL-I 365, CHL-I 375 Diagnostic 1 CCW (Sense Bytes) CMD 150 Diagnostics to System CMD 165 Home Address CMD 100,CMD 110 I/O Channel Interface Timing CHL-I 350 Initial Program Load CMD 100 Key and Data CMD 120 MPL Data MPL 280 Operation CMD 105, CHL-I 265 Record Zero (R0) CMD 110 Sector CMD 125 Sector (Rotational Position Sensing) CMD 300 Truncation CHL-I 270 Read Bus Byte 3 Parity Error CTRL 45 Recalibrate CMD 5,CMD 20 Recycle, CTL-I CTL-I 10 Recycle/Sync/Stop Switch PANEL 10 Recycle, Address Compare PANEL 120 Register Alter PANEL 15, PANEL 105 ALU Data Flow INTR 115 Assignment MIC 5 Data Flow INTR 90 Display Circuit PANEL 100 Display Operation PANEL 15 Select Switch PANEL 10 Storage Display Indicators PANEL 10 Test Routine 82 MICRO 405 Relays LOC 12,PWR 105 Release (see Device Release) Request In Introduction CHL-I 220 Operation CHL-I 350 Reserve (see Device Reserve) Reset Controls INTR 110 Reset Switch PANEL 10 Resets, Description CMD 250,CHL-I 245 Resistors LOC 6,LOC 12 Response Latch CHL-I 260 Restore CMD 5,CMD 25 **Rotational Position Sensing** Description CMD 300 Track Layout CMD 305 Routines, Microprogram MIC 35, MICRO 10 Run Options (Microdiagnostic) MICRO 15 Run Otions (Microdiagnostic) MICRO 20 Safety (Back of Title Page) ii Satellite Module, Disk Storage INTR 20 SCRID Cards Location PANEL 11 **SCU Data Flow**

A Bus INTR 115 ALU Inputs INTR 115 B Bus INTR 115

Backup Register INTR 110 Branch Controls INTR 110 By Card START 900 Clock and Cycle Controls INTR 110 Control Storage Error Checking INTR 110 Control Storage IMPL Attachment INTR 105 Control Storage Manual Controls INTR 110 Control Storage MPL File INTR 105 CTL-I (Read) CTL-I 50 CTL-I (Write) CTL-I 45 D Bus INTR 115 Data Flow, Block Diagram INTR 100 Description of INTR 90
Disk Cartridge Drive INTR 105 Error Controls INTR 110 Manual Controls and Error Checking Data Flow INTR 110
Microprogram Decodes INTR 110 Registers, ALU Data Flow INTR 115 Reset Controls INTR 110
Status Register Set Controls INTR 110 Search Commands Descriptions CMD 50 Flowcharts CMD 55 Objectives CMD 55 Summary CMD 2 Address Byte MPL 220 Counter MPL 290 Not Zero (23FD Attachment Concepts) MPL 290 Summary CMD 5 Address Field MSG 20 Flowchart CMD 20 Malfunctions CMD 210 Operation Data Flow CMD 5 Select A Reg Entry CTRL 235 Select Active CTL-I 10 Select Active or Select Check CTL-I 110, PANEL 50 Select Controller CTL-I 20 Select Device CTL-I 20 Select Hold CTL-I 10 Select In CHL-I 350 Introduction CHL-I 220 Timing CHL-I 350 Select Out Introduction CHL-I 220 Operation CHL-1 350 Selected Bus/Tag Out Card INST 20 Selection Sequence CHL-I 230 Selective Reset CHL-I 245 Description and Flowcharts CMD 250 ECD CHL-I 190 Selector Channel Initiated Sequences CHL-1 350 Selector Channel Input Operation CHL-I 350 Sense Byte CHL-I 255 Commands Descriptions CMD 140, CHL-I 235 Flowcharts CMD 145 Objectives CMD 42 Conditions CHL-I 255 Control Block FSI 5 Description SENSE 30 Field MSG 20 Logic Type Failures START 10

Summary SENSE 10 Transfer CHL-I 250 Messages SENSE 10 Sequence Controls, Channel Interface CHL-I 235 Sequential Starter Card LOC 16,PWR 132 SERDES CMD 130 Service In/Out Introduction CHL-I 220 Operation CHL-I 350 Service Out Seq Error CHL-I 165 SERVO/MULTI Branch CHL-I 180 Set File Mask CMD 5,CMD 15,CMD 20 Set Sector CMD 5,CMD 15,CMD 25,CMD 300 Shutdown Cycle CHL-I 265 Single Byte Fetch CTRL 250 Single Byte Transfer CHL-I 265 Space Count CMD 5,CMD 15,CMD 30 Special Control Lines CHL-I 225 Special Operation CTL-I Control MIC 5 Decode Table MIC 15 Error PANEL 40 Field Description MIC 3 Test (84) MICRO 410 Special Register Display PANEL 100 ST Reg Parity Error CTRL 45 Stack Status CHL-I 240 Standard Error Numbers (Online Tests) OLT 300 Start Switch PANEL 10 Statistical Data Collection MSG 10 Statistical Information, EREP MSG 30 Accepted CHL-I 350 Byte CHL-I 245 Conditions Pending CMD 181 Errors FSI 10 Information CMD 181, CHL-I 245 Information, Description of CMD 180 Modifier CMD 180.CHL-I 245 Presented CHL-I 350 Register Set Controls INTR 110 Stack CHL-1 240 Status In Address In CHL-I 260 Introduction CHL-I 220 Operation CHL-I 350 Stepping Motor MPL 245, INTR 105 Stop (see also Truncation) CHL-I 240 Stop/SI Switch PANEL 10 Stop, Address Compare PANEL 120 Storage (see also Control Storage) Access Registers CTRL 200, CTRL 220 Address Errors FSI 40,CTRL 610 Alter PANEL 15, PANEL 115 Display PANEL 15, PANEL 115 Write Bus Error FSI 40 Storage Control Unit (see Control Unit) Cycle CTRL 320 Four Bytes CTRL 250 Suppress Out ECD CHL-I 150 Introduction CHL-1 220 Operation CHL-I 350

READ (cont'd)-UNSUPPRESSIBLE

INDEX 5

SW Indicator PANEL 10 SW Sync, Address Compare PANEL 120 Switching, Channel CHL-I 470, CHL-I 475 Symbology, Documentation LGND 6 Sync In/Out CTL-I 10 Sync/Stop Switch PANEL 10 System Error Collection INTR 50 System Reset Description CMD 250, CHL-I 245 ECD CHL-I 190 Flowchart CMD 255

Tabs LOC 12 Tag Bus CTL-I 10 Parity Check (CTL-I) CTL-I 110, PANEL 50 Tag Gate CTL-I 10 Tag In Controls (CHL-I) INTR 140 Generation (CHL-I) INTR 140 Introduction (CHL-I) CHL-I 220 Tag Out Introduction CHL-I 220 Tag Valid, CTL-I CTL-I 110
Tail Gate LOC 14 Temporary Address Register (TAR) CTRL 220 Terminology LGND 16 Test Cable Installation Channel Interface Wraparound MICRO 205 Control Interface Wraparound MICRO 500 Test I/O (Status Byte) CMD 145, CHL-I 235 Thermal Circuit Diagram PWR 31 Tie Breaker CHL-I 475 Tie Breaking and Interlock Circuits CHL-I 200 Timing, CU Clock CTRL 300 Track Data Orientation (23FD Attach) MPL 230 Track Layout (RPS) CMD 305 Track Not Zero (23FD Attach) MPL 290 Transfer (see also XFER)
Check (CHL-I) PANEL 50 Controls CHL-I 260 Error (CTL-I) CTL-I 115,PANEL 50 Halt I/O CHL-I 140 In-Line Diagnostics to Control Unit CMD 160 Latch (Read) CHL-I 365 Latch (Write) CHL-1 385 Transfer Buffer Control Card INST 20 Triac LOC 12 Trilead Chart, Control Storage FSI 33 Troubleshooting, Entry Point START 10 Truncation CHL-I 240.CHL-I 265 Two Channel Switch CHL-I 470 Channel Wraparound Test MICRO 200 Circuit CHL-I 475 Concept and Commands CMD 450 Controls INTR 140 T3830AAA OLT 25 T3830AAB OLT 25

Uncorrectable Data Errors CMD 210 Unexpected End Check CTL-I 110, PANEL 50 Unit Address No Compare CHL-I 125 Unit Check Status CMD 180, CHL-1 250 Unit Exception Status CMD 180, CHL-I 250 Unsuppressible Register (Device) CTL-1 25

3830-2

CK0400 4290989 Seq. 1 of 2 | Part No. (3)

447460 19 Dec 75

Setup, Reset Operation CMD 250

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

Suppress Status CHL-I 240

```
Usage/Error Threshold Values MSG 10
Use Meter LOC 2,PANEL 1
```

Transition Detector MPL 25 Waveforms MPL 25

```
Voltage Adjust, Control Unit PWR 50
Voltage Check, Control Unit INST 10
Voltage Regulation PWR 105
Voltage Sequencing Logic PWR 110
Volume ID Field MSG 20
```

Word and Parity Assembly (23FD Attach) MPL 230
Write

Bus Errors CTRL 610
Commands
Description CMD 70,CHL-1 235
Flowcharts CMD 80
Objectives CMD 77
R0 CMD 70
Special Count, Key, Data CMD 70,CMD 85
Summary CMD 2
Cycle Timing CTRL 600
Data Transfer CHL-1 380,CTL-1 35
Flowchart CMD 90
Errors (23FD Attach) MPL 290
Operation CMD 75,CHL-1 260

XCHAN Branch CH 14 CHL-I 150 XFER Branch CL 12 CHL-I 140,CHL-I 260 Read CHL-I 365, CHL-I 375 Write CHL-I 385, CHL-I 375

Truncation CHL-I 270

23FD Disk Drive (see also MPL File) Access Drive Mechanical Diagnostic (MAP) MPL 15 Access Housing MPL 55 Attachment Introduction MPL 220 Cartridge Handling MPL 2 Characteristics MPL 10 Cover Removal MPL 55 Disk Centering Cone MPL 55 Drive Belt MPL 55 Drive Hub MPL 55 Drive Motor and Pulley MPL 55 Frame MPL 55 Functional Principles MPL 5 Head/Arm Assembly MPL 20
Cautions MPL 1 Locations LOC 2, MPL 10 Operating Sequence MPL 5 Power Control MPL 40 Pressure Pad MPL 20 Pressure Pad Loading (MAP) MPL 45 Read Amplifier MPL 25 Read Channel Timing MPL 5 Read Circuit MPL 25 Read Circuit Diagnostic (MAP) MPL 15 Read Head MPL 20 Removal MPL 55 Scoping Procedures MPL 15 Sector Tower MPL 35 Seek Circuits Stepping Control (MAP) MPL 45 Stepping Motor, Lead Screw MPL 50 Test Points MPL 25 Timing MPL 5

3830-2

CK0400 4290989 Seq. 2 of 2 Part No. (3) 447460 19 Dec 75

447460 19 Dec 75

IBM CONFIDENTIAL UNTIL MARCH 26, 1976, UNCLASSIFIED THEREAFTER

USAGE/ERROR-WAVEFORMS INDEX 6

© Copyright IBM Corporation 1975

