

Student Self-Study Course



Introductory Programming Book 3 - Fixed Point Binary Operations This is Book 3 of the System/360 Introductory Programming Student Self-Study Course.

Course Contents

	Book 1:	Introduction	R23-2933
	Book 2:	Program Control	
		and Execution	R23-2950
•	Book 3:	Fixed Point Binary	
		Operations	R23-2957
	Book 4:	Branching, Logical	
		and Decimal	
		Operations	R23-2958
	Book 5:	Input/Output	
		Operations	R23-2959

Prerequisites

- Systems experience (1400 series with tapes, 7000 series with tapes) or a basic computer concepts course.
- Books 1 and 2 of this Introductory Programming course.

Instructions to the student and advisor

- This course is to be used by the student in accordance with the procedure in the Instructions to the Student section in Book 1 of this course.
- The course is to be administered in accordance with the procedure in the System/360 Introductory Programming Administrator Guide, Form #R23-2972.

This edition, R23-2957-1 is a minor revision of the preceding edition, but it does not obsolete R23-2957-0. Numerous changes of a minor nature have been made throughout the manual.

Issued to:	
Branch Office:	No:
Department:	
Address:	
If this manual is mislaid,	please return it to the above address.

Copies of this and other IBM publications can be obtained through IBM Branch Offices. Address comments concerning the content of this publication to: IBM, FE Education Planning, Dept. 911, Poughkeepsie, N. Y., 12602 - - ---

© by International Business Machines Corporation 1964, 1965

How to use this book

There are five sections to this text. At the beginning of each section, is a list of Learning Objectives which you will be expected to learn as a result of studying that particular section. Instead of having review questions at the end of each section, this book has a programming exercise in the last section and review questions for the entire book. You can evaluate your understanding of the book as you do this exercise. You will go through this book in a serial fashion. That is, you will not be expected to skip or branch around. The answer to each frame is in the next frame. You may find it helpful to use a standard IBM card to cover the answers as you read the frames.

Periodically, as you go through this book, you will be directed to study areas of the System/360 Principles of Operation manual. This will help you to become familiar with the manual so that it may be used as reference material at a later date.

THE CONTENTS OF THIS BOOK

This book deals mainly with the fixed point arithmetic instructions of the System/360. These instructions are part of the Standard Instruction set and are standard on models 30 - 70 of the System/360. The fixed point arithmetic instructions use both the (1) Storage-to-Register concept and the (2) Register-to-Register concept. These instructions also assume that the operands are in the Binary Data format.

SECTION IReview of Data and Instruction FormatsSECTION IIConverting Data To/From BinarySECTION IIIFixed Point InstructionsSECTION IVFixed Point Programming ExceptionsSECTION VAnalyzing Fixed Point ProgramsALPHABETICAL INDEX

System/360 Fixed Point Binary Operations

Section I:	Review of Data and Instruction Formats
Section II:	Converting Data To/From Binary
Section III:	Fixed Point Instructions
Section IV:	Fixed Point Programming Exceptions
Section V:	Analyzing Fixed Point Programs

SECTION I LEARNING OBJECTIVES

At the end of this <u>review</u> section, you should be able to:

- 1. State the names of the System/360 CPU data flow blocks and lines.
- 2. State that fixed point data fields are of halfword, word or doubleword lengths.
- 3. State that fixed point operands are of halfword or word lengths and are addressed by their high-order byte.
- 4. State that fixed point instructions are of the RR, RX, or RS format and are one or two halfwords in length.
- 5. State that negative binary operands appear in complement form.
- 6. Add and subtract binary operands.
- 7. Determine when a fixed point overflow occurs.
- 8. State the function of the Op code bits.

Review of Data and Instruction Formats



Shown above are the blocks that make up the System/360 CPU as well as main storage.

- 1. Identify the blocks as to:
 - main storage control section general registers ALU floating point registers fixed length operations variable length operations floating point operations
- 2. Identify the lines as to: addresses instructions data

STORAGE ADDRESS		MAIN STORAGE					
CONTROL		ALU	I]			
	FIXED POINT OPERATIONS	VARIABLE FIELD LENGTH OPERATIONS	FLOATING POINT OPERATIONS				
		_		-			
	16 GENERAL REGISTERS		4 FLOATING POINT REGISTERS				
	For use as accumulators, the programmer has available general regis through						
	through For use as ind registers	lex registers, the through	programmer h	as available general			
0, 15 1, 15	When the prog an index regis	rammer specifies	s general registe	er 0 as a base registe			
1 15		ter: (criticie <u>one</u>	of the following.)			
1, 15	a. The cont	tents of register (of the following.) are added to th) ne displacement.			
1, 15	a. The cont b. The cont storage	cents of register (cents of register (address.	of the following.) are added to th) are ignored in) ne displacement. generating the effecti			
1, 15	 a. The cont b. The cont storage c. A progra 	teri (critie <u>one</u> tents of register (address. am interrupt will	of the following.) are added to th) are ignored in occur.) ne displacement. generating the effecti			
1, 15 b; The effective base or index address will be all zeros.	 a. The confidence b. The confistorage c. A programmed program	tents of register (address. am interrupt will t positions of the erand would be pla	of the following.) are added to th) are ignored in occur. general register aced.) ne displacement. generating the effection r below and indicate w			

0	15	16	31
			HALFWORD OPERAND
the second s			

	Fixed length operands are processed using which of the following concepts: (Circle one or more.) a. Register-to-register
	b. Storage-to-register
	c. Storage-to-storage
a, b	A fixed length operand in main storage is addressed by its (leftmost/rightmost) byte location.
leftmost	The specified address of a fixed length operand must be divisible by the number of in the field or a exception will occur.
bytes specification	A specification exception will cause a <u>p</u> i
program interrupt	Fixed length operands are in a (binary/decimal) format.
binary	The three sizes of fixed length data are:
	1
	2.
	3.
 halfword word doubleword 	The leftmost bit of a binary operand is the <u>s</u> position while the remaining bits are the <u>i</u> .
sign integer	Positive binary numbers are represented in their form with a $(0/1)$ in the high-order bit position.

true 0	Show the decimal value of $+1$ as a halfword binary operand.						
-							
0 0 0 0 0 0 0 0 0 0 0 0							
	Negative binary numbers are represented in their form with a $(0/1)$ in the high-order bit position.						
complement 1	Show the decimal value of -1 as a halfword binary operand.						
1 1 1 1 1 1 1 1 1 1							
	In System/360, can a negative binary number be represented in true form?						
No; The only way the S high-order bit. If that	System/360 knows that a binary operand is negative is by examining the bit is 1, the machine assumes that it is a complement (negative) number.						
	On an "add" instruction involving two binary operands with <u>unlike</u> signs, does one of the operands have to be complemented before adding?						
No; If the operands have unlike signs, this means that one of them is negative and there- fore is already in complement form.	Add the following operands. Sign Integer $+ \begin{array}{c} 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ \hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ \hline \end{array}$ Ist Operand						
1 1 1 0 1 0 0 0	On a subtract instruction involving two binary operands with <u>unlike</u> signs, does one of the operands have to be complemented before adding?						

Because negative binary numbers in the System/360 can only be represented in complement form, sign analysis does not apply to System/360 fixed point instructions. It boils down to this:

- 1. On an "add" instruction, the two operands are true added. That is, the machine does not need to complement (or re-complement in the case of negative numbers) either operand before adding.
- 2. On a "subtract" instruction, one of the operands is complemented (or re-complemented if negative) and then the two operands are added.

Subtract the following operands.

Sign	Integer							
L				Ť.				
ò	ó	1	1	0	1	1	$\mathbf{\hat{1}}$	1st Operand
_1	1	1	1	1	1	1	1	2nd Operand

0 0 1 1 1 0 0 0; The 2nd operand (even though already in complement form) had to be recomplemented before the two operands were added.

	Whenever the largest negative or positive number is exceeded as a result of a binary operation, a \underline{f} <u>p</u> <u>o</u> will occur.					
fixed point overflow	The System/360 detects a fixed point overflow whenever the carry out of the sign position (does/does not) agree with the carry out of the high-order bit of the integer.					
does not	Do the following binary problems. Show all work, indicating comple- menting when necessary. Also indicate whether or not a fixed point overflow will occur.					
	a. ADD 0 1 1 1 1 0 0 1 1 st Operand					
	<u>0 0 0 0 1 1 1 1</u> 2nd Operand					
	(Overflow/No Overflow)					

(Frame continued on next page.)

Review of Data and Instruction Formats 5

Yes

b.	ADD	1 0 0	0 1	001	1st Operand	
		001	0 0	1 1 0	2nd Operand	
						(Overflow/No Overflow)
c.	SUBTH	RACT				
		1 1 1	1 1 1	111	1st Operand	
		001	10	<u>1 1 1</u>	2nd Operand	
						(Overflow/No Overflow)
d.	SUBTI	RACT				
		1 0 0	0 1	000	1st Operand	
		010	10	000	2nd Operand	
 						(Overflow/No Overflow)

a. ADD $0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1$ $\frac{0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1}{\checkmark}$ $1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0$ Overflow

The fixed point overflow is due to the fact that there was a carry into the sign position and no carry out of it.

,

(Answers continued on next page.)

Notice that because the instruction is "subtract," the 2nd operand was complement added to the 1st operand. Also, note that the carry out of the sign bit position did <u>not</u> result in a fixed point overflow. This is because there was also a carry into the sign position.

Overflow

The 2nd operand was again complement added to the 1st operand. A fixed point overflow did occur this time because there was a carry out of the sign position and there was no carry into it.

	In the previous examples of binary arithmetic, you were working with an eight-bit (1 byte) number. As you know, fixed point binary arithmetic in the System/360 uses either halfword or word operands. The principles of determining when to complement or how to detect a fixed point overflow still apply, regardless of the length of the operands.
	Whenever a fixed point overflow is detected, a <u>pi</u> may occur depending on the program mask in the PSW.
program interrupt	If the program mask in the PSW allows the program interrupt, the fixed point overflow exception will be noted in the \underline{i} <u>c</u> of the "old" PSW.
interruption code	Fixed point instructions use both halfword and word binary data as operands. These operands may be processed with both the storage-to- register and the register-to-register concepts. The Op code of the instruction will determine which size operand and which processing concept to use. Let's see what you remember about Op codes and instruction formats.
	Instructions are a multiple of in length.

halfwords	The five instruction formats are:						
RR, RX, RS, SI, SS (In any order)	The first byte of every instruction is the The instruction format is indicated by bits and of the Op code.						
Op codeAn RR format is indicated by a in bits 0 and 1 of the Op code.0, 1RR format instruction is one in length.							
00 halfword	Indicate the fields of the RR format.						
OP CODE R1 R2							
	The R1 field usually contains the address of a This register contains the (1st/2nd) operand.						
general register 1st	The results of the instruction (such as add or subtract) will usually replace the (1st/2nd) operand.						
lst	If bits 0 and 1 of the Op code are 01, an format is indicated.						
RX	An RX format instruction is in length.						
two halfwords	Indicate the fields of the RX format.						
OP CODE R1 X2	B2 D2						
	In the RX format, the 2nd operand is located in						
main storage	Binary operands in main storage may be one or one in length.						

halfword word	In the RX format, the length of the 2nd operand is indicated by bits and of the Op code.					
2 3	0 1 0 0 X X X X OP CODE HALFWORD. THESE BITS WOULD BE 01 FOR A WORD. RX FORMAT					
	The location of the 2nd operand in the RX format is indicated by the, and fields.					
X2, B2, D2	The effective address of the 2nd operand is generated by					
adding the contents of the index and base registers to the dis- placement.	The generated "effective address" is bits long. For a halfword bits address must be divisible by For a word operand, this address must be divisible by					
24 two four	If the X2 or B2 fields contain zero, the contents of reg 0 (are/are not) used in generating the effective storage address.					
are not	While bits 0 - 3 of the Op code indicate the instruction format and type of data, bits 4 - 7 indicate the specific					
operation or instruc- tion such as add, subtract, etc.	Indicate the fields of the RS format.					

OP CODE	R1	R3	в2	D2

The RR and RX formats are the two with which you will be most concerned while learning the fixed point instructions, although there are a few RS type instructions. Basic to any type of data processing is the ability to add and subtract. If the System/360 had only one type and length of data, it could possibly get by with one "add" instruction and one "subtract" instruction. However, as you have learned, the System/360 has fixed as well as variable length and binary as well as decimal data formats.

In the fixed length binary format, it can even have two different operand lengths, halfwords and words. The halfword operand format can be processed storage to register, while the word operand format can be processed both storage to register and register to register. At this time, we are only concerned with the fixed point instructions. These instructions deal with fixed length binary operands.

Write in the names of the data flow blocks and lines.

Circle the lines upon which fixed point data will flow.





Go to the IBM System/360 Principles of Operation manual and briefly study the following areas of the Fixed Point Arithmetic section.

Data Format Number Representation Condition Code Instruction Format Instructions (Study the list only. Do not study the explanation of the individual instructions.)

Before studying these fixed point instructions, let's be sure you know how data can be put in the binary format. The next few pages will cover the converting of data to and from the binary format.

System/360 Fixed Point Binary Operations

	Section I:	Review of Data and Instruction Formats
\bullet	Section II:	Converting Data To/From Binary
	Section III:	Fixed Point Instructions
	Section IV:	Fixed Point Programming Exceptions
	Section V:	Analyzing Fixed Point Programs

SECTION II LEARNING OBJECTIVES

At the end of this section, you should be able to do the following when given mnemonics of PACK, UNPK, CVB and CVD.

- 1. State instruction length and format.
- 2. State location and format of operands.
- 3. Determine the result and where it will be located.
- 4. State effect on condition code.
- 5. State which program checks are possible.

	You have demonstrated a knowledge of binary data formats. You know that positive numbers are represented in true form and that negative numbers are represented in complement form. You also know that these binary numbers appear in main storage as halfwords or full- words. You are probably wondering, however, how data from a punched card gets into main storage in these binary formats. You should know the standard card code (hollerith). So let's start at that point.					
	To punch the decimal number 1234 in an IBM card would require columns.					
four	Each column of a card read into a System/360 usually occupies one \underline{b} of main storage.					
byte	Data from a card reader is usually represented in main storage in the Extended Interchange Code.					
Binary Coded Decimal (BCD)	The Extended Binary Coded Decimal Interchange Code is usually called The code uses bits to represent a card column.					
EBCDIC 8	The 8 bits of EBCDIC have two parts: zone and numeric. The zone part consists of bits and the numeric part consists of bits					

0-3	THE EBCDIC BYTE
4-7	0 1 2 3 4 5 6 7
	REPRESENT VALUES OF 8, 4, 2, 1 00 A-1 01 J-R 10 S-Z 11 NUMERIC 11 UPPER CASE ALPHABETIC AND NUMERIC 10 LOWER CASE ALPHABETIC 01 SPECIAL CHARACTER 00 NO CHARACTERS ASSIGNED
	Go to the Principles of Operation manual and refer to the EBCDIC chart in the Logical Operations area of the System Structure section. Notice that the dark areas indicate card punching and that the circled numbers refer to notes on the bottom of the chart. The notes show some special card punching combinations.
	As can be seen on the EBCDIC chart, a numeric "1" punch would be repre- sented by a combination of 8 bits in EBCDIC as
11110001	The letter A (12 and 1 hole punches) would be represented as
11000001	The character "J" is represented on a card by an zone punch and a digit punch. It is represented in main storage as the following byte:
11 1 11010001	A lower case "j" would be represented in a card by a digit punch of 1 and zone punches of and It would be represented in storage as
12 11 10010001	The special character % would be represented by a zone punch and digit punches of and It would be represented in storage as
0 8 4 01101100	To get the bit combination 01101100 into storage would require a zone punch of and digit punches of and

0 8 4	A blank column on a card would be represented in storage as (Refer to note 5 on the chart.)						
0100000	To get a bit combination of 00000000 would require zone punches of, and digit punches of,, (Refer to note 1)						
12	Usually cards are punched in the standard hollerith card code. That is,						
0	only decimal and alphabetic information is punched in the card. Then						
9	after the data is brought into storage, it can be converted (via instructions)						
8	to binary and processed with the fixed point instructions.						
1							

Given the following card record:



The card contains +0001234567 in columns 71-80. Assuming that the entire card record has been read into main storage starting at location 2048, columns 71-80 will be in byte locations _____ through _____.

	BYTE LOCATION BYTE LOCATION 2127
zoned	
	F 2 F 3 F 4 F 5 F 6 C 7 1111 0011 1100 0111 3 12 7
	The sign of a zoned decimal data field is in bits of the (low/ high) order byte.
	PACK INSTRUCTION
0-3 low	Decimal data must be in the packed format before it can be converted to binary. Zoned decimal fields can be changed to the packed decimal format by an instruction called ""
"pack"	Packed decimal data consists of two per byte with the low-order byte containing one digit and the The sign of a packed decimal field is in bits of the low-order byte.
digits sign 4-7	Show (in hex) how the data in columns 71-80 would look if it were packed into eight bytes.

00	00	00	00	12	34	56	7C

The instruction "pack" is of the SS format. Label the fields.

SS FORMAT								

OP CODE	L1	L2	в1	D1	82	D 2

	Read the description of the "pack" instruction in the Decimal Arithmetic section of your Principles of Operation manual.						
	In the "pack" instruction, the 2nd operand contains the (packed/ zoned) decimal data.						
zoned	The low-order byte of the 1st operand receives the low-order byte from the zoned data field. The zone bits of this byte are(assumed to be the sign/ignored).						
assumed to be the sign	The zone and digits bits from the low-order byte of the zoned decimal field are before being placed in the 1st operand.						

reversed or swapped as shown below $% \left[{{{\left[{{{\left[{{{\left[{{{\left[{{{c}}} \right]}} \right]_{{\left[{{\left[{{{\left[{{{\left[{{{c}}} \right]}} \right]_{{\left[{{\left[{{{c}}} \right]}} \right]_{{\left[{{\left[{{{c}} \right]}} \right]}}} \right]}} \right]}} } \right]}} } } \right]$



Each remaining byte of the 1st operand receives the _____ (zone/digit) bits from two successive bytes of the zoned decimal field.



If the length codes are such that the 1st operand is long (compared to the 2nd operand), the packed decimal field will be extended with high-order

If the length codes are such that the 1st operand cannot contain all the digits from the zoned field, the remaining digits are

Given the following "pack" instruction, show the resulting packed

.

zeroes

ignored decimal field. Instructions and data are shown in hex. F2 7 9 0 800 0 c00 LOC LOC 3072 2048 BYTE LOCATION BYTE LOCATION 3081 3072 FO F0 F٥ F 1 F2 F3 F4 F5 F6 C7 BYTE LOCATION BYTE LOCATION 2048 2057 FF FF FF FF FF FF FF FF FF BEFORE FF AFTER 00 00 00 00 12 34 56 7C FF FF BYTE BYTE LOCATION LOCATION 2048 2057 Just as with the previous instructions dealing with fixed length operands, the operands of the "pack" instruction are addressed by their (high/low) order byte location. The address of the low-order byte of either operand in the "pack" high instruction can be determined by adding its _____ code to its generated effective address.

Given the following ''pack'' instruction, show the resulting packed decimal field. Everything is shown in hex.



00	00	00	00	00	00	12	34.	56	7C
----	----	----	----	----	----	----	-----	----	----

Notice that the original zoned data field was used to contain the resulting packed decimal field.

CONVERT TO BINARY INSTRUCTION

You have now seen how the "pack" instruction can change a zoned decimal field to a packed decimal field. The packed <u>decimal</u> data can now be changed to a word of <u>binary</u> data by use of the instruction: "convert to binary." This instruction will not only convert the data to binary, it will also load it into a general register. Read the description of the "convert to binary " instruction in the Fixed Point Arithmetic section of your Principles of Operation manual.

In the CVB ("convert to binary") instruction, the 2nd operand contains a ______ (zoned decimal/packed decimal/binary) data field.

length

packed decimal	To use the CVB instruction, the packed decimal field must consist of bytes. The specified address of the high-order byte must be divisible by or a exception will occur.
eight 8 specification	The results of the CVB instruction will be a binary word and will be loaded into a
general register	The <u>data</u> in the packed decimal field is checked for valid sign and digit codes. If any codes are improper, a exception will be recognized.
data	0000-1001 are valid digit codes. If any of the digits of the packed decimal field are coded from 1010-1111, a exception will be recognized. Valid sign codes are 1010-1111. If the sign of the packed decimal field (low-order four bits) contains any of the valid digit codes, a exception will be recognized.
data data	Since a twelve hole punch is used to indicate a plus field on a card, the usual EBCDIC plus sign will be (Refer to the EBCDIC chart) Since an eleven hole punch is used to indicate a minus field on a card, the usual EBCDIC minus sign will be
1100; These are the zone bits for the letters A-I 1101; These are the zone bits for the letters J-R	Sometimes plus fields in a card do not have a twelve hole punch. In these cases, the expected EBCDIC plus sign would be
1111; These are the zone bits for the numbers 0-9	Because decimal data may be in EBCDIC or in extended 8-bit ASCII (depending on PSW bit 12), either 1101 (EBCDIC) or 1011 (ASCII) are acceptable as minus signs. All other bit combinations of 1010-1111 are acceptable as signs.
plus	If the sign of the packed decimal field is plus, the binary equivalent of the field will be loaded into a register in (true/complement) form. If the sign of the packed decimal field is minus, the binary equivalent of the field will be loaded into a register in (true/complement) form.

Example of conversion from packed decimal format to binary format.

true complement



In the preceding example, the conversion was made by first changing the decimal data to hex data and then the hex data to binary data. We go through the hex step simply because it makes decimal to binary conversion easier. Of course, the System/360 <u>does not go through this hex step</u>. It converts directly from decimal to binary.

Given the following packed decimal field, show the converted results in binary bits (not EBCDIC bits) in the general register.



Given the following packed decimal field, show the <u>binary</u> results in the general register.

PACKED DECIMAL	00	00	00	00	00	00	10	7∸
			r	r		[]		
RESULTING BINARY DATA IN GEN REG				L	l			

1111 1111 1111 1111 1111 1111 1001 0101

Notice that the -107 is loaded as the complement of the value 107.

If the value of the packed decimal field exceeds $\pm 2,147,483,647$ or -2,147,483,648 it cannot be expressed in a binary word. When this happens, the low-order binary bits are placed in the register and a fixed point <u>d</u> exception is recognized.

Divide! Of course, this instruction has nothing to do with division. The fixed point divide exception code is used in this case in the "old" PSW only as a convenient way of indicating what kind of programming error occurred on the CVB instruction.

While a fixed point divide exception is usually thought of as something like dividing by zero, it is used with the CVB instruction to indicate that the packed decimal number was too large for a binary word.

When the binary equivalent of the packed decimal number cannot be contained within a binary word, a ______ exception is recognized.

fixed point divide	Let's stop a minute and go back and consider reading in data from a card. You just learned how <u>normal numerical punching</u> can be read in and, through the use of the "pack" and "convert to binary" instructions, end up as binary data in storage.								
	It is also possible to use <u>special punching</u> in the cards. This punching will result in the direct entry of binary data into storage. The "pack" and "convert to binary" instructions will not be needed.								
	Since each card column comes into storage as a byte, card columns would be required to bring in a binary word.								
four	To bring in a binary halfword, card columns are used.								
two	To bring in the following halfword would require two card columns. Assume columns 70-71 are used. Column 70 would be punched and Column 71 would be punched (Refer to the EBCDIC chart.) 0								

Column 70; 12, 9, 4 punches Column 71; 5 hole punch To bring a value of -1 in a halfword (using columns 70-71) would require the following holes to be punched in both columns 70 and 71.

12, 11, 0, 9, 8, 7 as shown below.



Of course to originally punch this binary information into cards would require use of the multi key on the keypunch. Binary information in main storage can be sent to a card punch unit and automatically punched out in the EBCDIC card code. Each byte of binary data would be punched in a card column as one of the 256 possible punching combinations.

Since each card column comes into main storage as a byte, an IBM card can hold _____ binary words.

To avoid specification exceptions later on, the beginning address of an input area for an IBM card containing 20 binary words should be divisible by _____.

In review then, data must be in the binary format to be processed with the fixed point instructions. Since each of the 256 different bit combinations in a byte can be obtained with the EBCDIC card code, it is possible to bring data into the machine in the binary format. In the event, however, that data is punched in the card, in the conventional manner (that is, decimal fields with a 12 or 11 hole punch over the units column) the data can be changed to binary via the "pack" instruction and the "convert to binary" instruction. The "pack" instruction will change a zoned decimal field (EBCDIC) in storage to a packed decimal field in storage. The "convert to binary" instruction will take a doubleword of packed decimal data and convert it to the binary format. The resulting binary word will be placed in the specified general register. In converting to binary, the packed decimal field is checked for:

- 1. Invalid digit and sign data codes data exception.
- 2. Specified address not on a doubleword boundary specification exception.
- 3. Decimal value is too large for binary word fixed point divide exception.

CONVERT TO DECIMAL INSTRUCTION

After the data has been processed, it may be desirable to change it back to the zoned decimal format (EBCDIC). This would be necessary if we wished to print the data out in recognizable form or punch the data out in standard card code. This can be done by use of two instructions. 'The "convert to decimal" instruction will convert the contents of a general register to the packed decimal format and place it in main storage. This packed decimal field can then be changed to the zoned format by use of the "unpack" instruction.

Read the description of the "convert to decimal" instruction in the Fixed Point Arithmetic section and the description of the "unpack" instruction in the Decimal Arithmetic section of the Principles of Operation manual.

20

four

	The first step in changing a binary result to EBCDIC is to use the CVD instruction. This instruction will change the binary word to a doubleword of decimal data.								
packed	If the address of the 2nd operand (packed decimal result) in the CVD instruction is not on a doubleword boundary, a exception will be recognized.								
specification	The coding of the sign bits of the packed decimal result will depend on the sign of the binary word and bit position 12 of the PSW. If bit 12 of the PSW is 0, the EBCDIC plus sign of or minus sign of will be generated. (Refer to EBCDIC chart.)								
1100 1101	If bit 12 of the PSW is set to 1, the standard EBCDIC signs will not be generated. Instead, the generated signs will be those of the extended code.								
ASCII	The generated sign is placed in the (low/high) order four bits of the doubleword in storage. The remaining bits of the doubleword will contain a total of BCD digits.								
low 15	Given the following CVD instruction, show the resulting packed decimal field. $ \underbrace{4E 1 0 0 800}_{CVD} HEX \\ \underbrace{CVD}_{EFFECTIVE \ ADDRESS \ IS \ 2048} $ BINARY CONTENTS OF GEN REG 1 $ \underbrace{(1ST \ CONVERT \ THE \ BINARY \ TO \ HEX. \ USE \ THE \ HEX-DEC \ CONVERSION \ TABLE \ TO \ FIND \ THE \ DECIMAL \ RESULT.)} $ RESULTING PACKED DECIMAL DATA $ \underbrace{(1ST \ CONVERT \ THE \ BINARY \ TO \ HEX. \ USE \ THE \ HEX-DEC \ CONVERSION \ TABLE \ TO \ FIND \ THE \ DECIMAL \ RESULT.)} $ RESULTING PACKED DECIMAL DATA $ \underbrace{(1ST \ CONVERT \ THE \ BINARY \ TO \ HEX. \ USE \ THE \ HEX-DEC \ CONVERSION \ TABLE \ TO \ FIND \ THE \ DECIMAL \ RESULT.)} $ RESULTING PACKED DECIMAL DATA $ \underbrace{(1ST \ CONVERSION \ TABLE \ TO \ FIND \ THE \ DECIMAL \ DATA \ CONTENTS \ CONVERSION \ TABLE \ TO \ FIND \ THE \ DECIMAL \ RESULT.)} $								

00 00 00 00	00 03	85 5+
-------------	-------	-------

Show the bit structure of the 3 low-order bytes of the preceding packed decimal field.



Given the following binary word, show how the packed decimal doubleword would appear after using the CVD instruction.

BINARY						~														-								-	r			
OF GEN REG 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	0	1	0	0	1	0	0	0	0	0	0

(CONVERT BINARY TO HEX. COMPLEMENT THE HEX. CONVERT COMPLEMENTED HEX TO DECIMAL.)



FFFF7A4 ↓		- Hex representation of complement binary number in general register.											
0 0 0 0 8 5 C	0 -			• Hex representation of the true form of the binary number.									
				85 C0 -	←	Con Bre	vert to decimal using Hex-Dec Conversion Table. ak down hex number to fit table.						
				Hex 5C0 8000 85C0	= = =	Decima 1472) 32768) 34240	l Add together						
	RESUL	TING P	ACKED	DECIMA	AL DA	TA	ORIGINAL NUMBER WAS NEGATIVE						
00 00	00	00	00	34	2.4	0							
			UNP.	ACK IN	NSTR	UCTION							
			Now in ma used	that th ain sto to cha	e bin orage .nge t	ary resu as pack the data	ults of the processed data have been placed back ed decimal data, the "unpack" instruction can be to the zoned decimal format.						
			The	2nd op (z	erand coned	d of the ' /packed)	'unpack'' instruction is assumed to be in the format.						
Bits 4-7 of the 2nd operand's low-order byte are placed unchanged in bits of the 1st operand's low-order byte.													
0-3; These b	oits rep	oresen	t the s	ign as	shov	vn below	•						
PACK DECIMA	L	∫		3 4	SIGN	7 Lo	W ORDER BYTE						

ZONED DECIMAL

LOW ORDER BYTE

7

SIGN

34



digits 4-7; As shown below.

Bits 0-3 of the zoned decimal field represents the zone. If PSW bit 12 is 0 (EBCDIC), zone bits of will be inserted.

1111 In review, then, once data has been processed with the fixed point instructions, it can be converted back to the zoned decimal format. This would allow the data to be punched out in the standard card code or printed out in readily readable form. To convert binary data to zoned decimal data requires using the "convert to decimal" instruction and the "unpack" instruction. The "convert to decimal" instruction will take the binary contents of a general register and place it in main storage as a doubleword of packed decimal data. The "unpack" instruction will change the packed decimal data to zoned decimal data.

You should now know that data can be put into the binary format by one of the two following methods:

- 1. Numeric Data can be punched in the standard card code (Hollerith) and read into storage as zoned decimal data. Then by means of two instructions it can be changed to the binary format.
- 2. By using the 256 possible punching combinations of EBCDIC, any binary bit combination can be read into main storage.

You are now ready to study the fixed point instructions. These instructions will process data which is in the binary format.

System/360 Fixed Point Binary Operations

	Section I:	Review of Data and Instruction Formats
	Section II:	Converting Data To/From Binary
•	Section III:	Fixed Point Instructions
	Section IV:	Fixed Point Programming Exceptions
	Section V:	Analyzing Fixed Point Programs

SECTION III LEARNING OBJECTIVES

At the end of this section, you should be able to do the following when given the mnemonic of any fixed point instruction.

- 1. State instruction length and format.
- 2. State location and format of operands.
- 3. Determine the result and where it will be located.
- 4. State effect on condition code.
- 5. State which program checks are possible.

.

Fixed Point Instructions

Binary numbers are often shown in hexadecimal. This is done to simplify working with the binary data. Hex arithmetic is used in many of the System/360 manuals and will be used when you receive System/360 training at a plant school. Therefore, it is important that you become thoroughly familiar with hex arithmetic.

Before studying the fixed point add instructions, let's review hex addition.

Example of adding hex AB9 to hex 2FC: (Dark numbers are hex arithmetic)



Use this example to complete the following frames.

In the low-order position of the preceding example, a hex C is added to a hex 9. The result is a hex _____ and a carry of a hex ____.

5, 1	In the next position, a hex, and are added. The result is a hex and a c of hex 1.
F, B, 1	The high-order position shows the addition of a hex, and
B, carry	The result is a hex
2, A, 1	<u>Hex addition rule</u> :
D	Any time the addition of two hex numbers results in more than F (decimal 15) the amount over (more than) decimal 16 becomes the <u>s</u> and a carry of hex is added to the next position.

sum 1	Do the following:
-	1. Use the Hexadecimal-Decimal Conversion table in the Appendix of the Princples of Operation manual and convert the two decimal numbers of the addition problem to hex.
	2. Add the decimal numbers.
	3. Add the hex numbers.
	4. Use the conversion table to check your hex sum against the decimal sum.
	Addition problem:
	Decimal Hex
	$\begin{array}{cccc} 2849 & = & \\ + & 1021 & = & + \\ \end{array}$

Okay, now that you have reviewed hex addition, let's start the fixed point add instructions.

ADD INSTRUCTIONS - ALGEBRAIC

Shown below are three instructions which can be used to add the binary data formats that you have learned.

Mnemonic	Hex Op Code	Data Flow
AH	4A	Halfword storage to register
А	5A	Fullword storage to register
\mathbf{AR}	1A	Fullword register to register

It is assumed that you know that a mnemonic is a symbolic method of representing an Op code. Notice that the letter "A" is used to indicate an add instruction. An ending letter of "H" is used to indicate a halfword operand length while an ending letter of "R" is used to indicate an RR type instruction.

In each of the above instructions, the 2nd operand is added to the 1st operand and the sum replaces the 1st operand.

Read the description of the preceding "add" instructions in your Principles of Operation manual. These descriptions will be found in the Fixed Point Arithmetic section. Do <u>not</u> read the description of the "add logical" instruction. It will be covered later.

Write (using "hex") the complete instruction to add field A to field B. Assume field A is in register 5 and field B is in register 2.


1A	2	5
بيهيد المتعادية المتعادين المتعادين المتعادين المتعادين المتعادين المتعادين المتعادين المتعادين المتعادين المت		

Notice that since we are adding to field B, field B (reg 2) is implied to be the 1st operand.



In the preceding example, reg 2 contained a	(positive/
negative) number and reg 5 contained a	(positive/negative)
number.	

positive negative			As a (posi	result of adding the above numbers, the sum was tive/negative).
positive	<u></u>		Since sign	e the carry bit into the sign position agreed with the carry out of the position, a fixed point overflow (would/would not) occur.
would not			Afte: four	c an "add" instruction, the condition code is set to indicate one of the possible arithmetic results.
			Indic	ate the condition code setting for each of the following arithmetic
			resu	Result Binary Hex
			< >	Zero
00 0 01 1 10 2 11 3			The This	mnemonic "A" is used to indicate a fullword add of storage to register. instruction, whose Op code is a hex 5A, is of the format.
RX			Assu addro fullw	ming that the base address is in reg 5 and that there is no index ess, write the instruction that would add a fullword in storage to a ford in reg 7.
				X X X RX FORMAT
5A	7	0	5	x x x
OP CODE	R 1	X2	B2	D2DISPLACEMENT

Given the following, show the contents after execution of the preceding instruction.

			-	Be	efor	re			After
Reg 0	Е	\mathbf{E}	\mathbf{E}	Е	\mathbf{E}	\mathbf{E}	\mathbf{E}	\mathbf{E}	
Reg 5	0	0	0	0	0	$\cdot \mathbf{F}$	0	0	
Reg 7	0	\mathbf{F}	0	\mathbf{F}	0	\mathbf{F}	0	\mathbf{F}	
Storage	\mathbf{F}	\mathbf{F}	\mathbf{F}	\mathbf{F}	\mathbf{F}	\mathbf{F}	\mathbf{F}	\mathbf{F}	

 Reg 0
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 E
 D
 0
 O
 O
 O
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 D
 <thD</th>
 <thD</th>
 <thD</th>
 <thD</th>

The resulting sum which replaces the original operand in reg 7 can be determined either by converting the operands to binary and then adding, or simply by adding the hex numbers. Of course, as far as the System/360 is concerned, these are binary operands.

	Hex Addition	Binary Addition
	FFFFFFF	1111 1111 1111 1111 1111 1111 1111
т	<u>0 F 0 F 0 F 0 F</u>	$\underline{0000\ 1111\ 0000\ 1111\ 0000\ 1111\ 0000\ 1111}$
	0 F 0 F 0 F 0 E	$\begin{array}{c} \underline{0000} \\ \underline{1111} \\ 0 \\ 0 \\ \end{array} \begin{array}{c} \underline{1111} \\ \underline{1111} \\ \underline{0000} \\ \underline{1111} \\ \underline{0000} \\ \underline{1111} \\ \underline{0000} \\ \underline{1111} \\ \underline{0000} \\ \underline{1110} \\ \underline{110} \\ 110$
		The preceding instruction (did/did not) result in a fixed point overflow.
dic	l not	The condition code setting as a result of the above instruction would be
10 pos tha	; The final sum was sitive or greater an zero.	Again, notice that even though the two operands were opposite in signs. there was no need to complement on this add instruction. This is because negative fixed point operands are already in their form.

complement

Using the following instruction, show the contents of reg 7 and storage after instruction execution.



	Stora Reg	.ge 7	Uncha F0F0	unged F0EF							
FF	FFF	FΓ	F	1111	1111	1111	1111	1111	1111	1111	1111
<u>F 0</u>	FOF	<u>0 F</u>	0	<u>1111</u>	0000	1111	0000	1111	0000	1111	0000
F 0	F 0 F	0 E	F	1111	0000	1111	0000	1111	0000	1110	1111

Notice that the final sum was negative and as such is in "twos" complement form. The condition code setting will be _____.

01

If the operand in storage is a halfword, the Op code "4A" (mnemonic: AH) can be used. It also is of the RX format.

Write the instruction that will add the following binary operands. Assume reg 1 has a base address of 2048.



In the add halfword instruction, the entire register contents are used. The halfword from storage is expanded to a fullword by propagating the sign bit to the left. The operands are then added and the result goes back into the register.

Show (in hex) the contents of reg 2 after adding the indicated halfword.

	Before	After
Reg 2 Storage	7 F F F F F F F 0 0 0 1	

Reg 2 80000000 Storage 0001	In the preceding problem, the carry bit into the sign position <u>does not</u> <u>agree</u> with the carry bit out of the sign position. The condition code would be set to indicating a
11 fixed point overflow	Remember now, that in the AH instruction, only the storage operand is considered to be a halfword. It is expanded to a fullword by sign bit propagation before being added to the fullword in the register.
	Because of the overflow in the previous "add halfword" instruction, a program interrupt might occur depending on the in the PSW.
program mask	In review then, there are three instructions to algebraically add binary operands. List their mnemonics.
AR A AH	A mnemonic which ends in the letter R (such as AR) indicates an instruc- tion of the format. If the mnemonic ends in the letter H (such as AH), it indicates that the second operand is a
RR halfword	The hexadecimal Op code for the mnemonic AR is 1A. Assuming that the 1st operand is in reg 0 and the 2nd operand is in reg 8, write the binary bit structure of the instruction that would add these.

 $\underline{0001\ 1010}\ \underline{0000}\ \underline{1000}$

 $\oint \oint \oint$ Op Code R1 R2 Given the following, what would be the contents of reg 0 after the instruction is executed? What would be the condition code?

Instructio Mner	on nonic is AR	1A	o	8	
		A			
Reg 0	Before	0 A 4 3 F 8	76		
Reg 8	Before	0 0 0 3 2 1	F 9		
Reg 0	After				
PSW Cond	dition Code				

Reg 0 = 0 A 4 7 1 A 6 F The hexadecimal Op code for the mnemonic A is 5A. Assuming that the Condition Code 1 0 1st operand is in reg 6 and that the 2nd operand has a displacement of zero, with a base address in reg 5 and no index factor, write the instruction (in hex) that would add these operands.



5A	6	0	5	000
MNEMONIC IS A	R 1	X2	в2	D2

Referring to the preceding instruction and given the following, what will be the contents of reg 6 after the instruction is executed? What will be the condition code?

5A	6	o	5			0 0	0	
1st Operand	-	Before		A 0	87	FΑ	. 7	6
2nd Operand		Before		0 7	4 A	02	3	7
Reg 6	1	After						
PSW Conditie	on Cod	e						

 To save main storage space, smaller binary numbers can be kept in main storage as halfwords. The mnemonic to add a halfword in storage to a fullword in a register is AH. The hexadecimal Op code is 4A.

Assuming that reg 12 has a base address of 2048, write (in hex) the instruction that will add the following halfword to the word in reg 5.





r		r			
	4A	5	о	с	008
L		I		L	
				1	

BASE ADDRESS IS IN REG 12

Given the following, show the contents of reg 5 and the condition code after the instruction is executed.

4A	5	0	с	008
1st Operand	E	Before		074AA43F
2nd Operand	I	Before		64A7
Reg 5	A	After		
PSW Conditi	on Cod	le		

Reg 5 = 074B08E6Condition Code 10 Just as there are three Op codes for algebraic addition of binary operands, there are three Op codes for algebraic subtraction.

	Algebraic Subtrac	tion
Mnemonic	Hex Op Code	Data Flow
SH	4 B	Halfword storage from register
S	5 B	Fullword storage from register
\mathbf{SR}	1 B	Fullword register from register

Notice the similarities between the subtract Op codes above and the add Op codes below.

	Algebraic Add	
Mnemonic	Hex Op Code	Data Flow
АН	4 A	Halfword storage to register
Α	5 A	Fullword storage to register
AR	1 A	Fullword register to register

"A" is the mnemonic for add while "S" is the mnemonic for _____.

A mnemonic ending in "H" (such as AH or SH) indicates that the second operand is a _____.

A mnemonic ending in "R" (such as AR or SR) indicates that the instruction is of the _____ format.

subtract	The four high-order bits of add and subtract Op co	odes are	e the	sam	ιe,
halfword	assuming that the data flow concept and length of d	lata are	e the	same	э.
RR					

The four high-order bits of the SR instruction are 0001. The four highorder bits of the AR instruction are _____.

The four low-order bits of an Op code indicate the specific operation such as add or subtract.

> The four low-order bits of the SR instruction are (the same as/different from) those of the AR instruction.

0001

different from

Read the description of the following "subtract" instructions in your Principles of Operation manual. They will be found in the Fixed Point Arithmetic section. Do <u>not</u> read the description of the "subtract logical" instruction. It will be covered later.

Mnemonics	
SR	
S	
\mathbf{SH}	

Write (in hex) the complete instruction that will subtract field B from field A. Both fields are binary operands. Field A is in register 0 and field B is in register 7.





Notice that since we are subtracting field B (reg 7) from field A (reg 0), register 0 contains the 1st operand. Also note that register 0 can be used as an accumulator. As you have previously seen, register 0 could not be used as a base or an index register.

Because the preceding instruction says to subtract binary operands, the 2nd operand will be complemented and then ______ to the 1st operand.

added



In the SR instruction above, the register that will have its contents complemented is register ____.

In the preceding instruction, the complementing of the 2nd operand (reg 7) during a binary subtract operation ______ (does/ does not) change the contents of the 2nd operand (reg 7).

does not; In other words, the 2nd operand will be brought out to the ALU without changing the register. In ALU, the 2nd operand is complemented and added to the 1st operand which has also been brought out to ALU. The resulting answer is then put back in the location of the 1st operand. The actual mechanics of how the ALU does the complementing or adding may vary from one model of System/360 to another. Such topics will not be covered here.

Given the following information, show the complement of the 2nd operand as well as the result that will replace the 1st operand.

	Instruction
	1B 4 6
	Reg 4 0100 1000 0010 0001 0001 0010 0100 1000
	Reg 6 0001 0010 1000 1000 0100 0001
	Complement of 2nd operand
	Final Result in Reg 4
1110 1101 1011 0 0011 0101 1101 1	111 0111 1011 1101 1111 000 1000 1110 0010 0111
	In the preceding problem, there was a carry into the sign position and a carry out of it. Because of this, a fixed point overflow (did/did not) occur.
did not	Because the sign bit of the final answer was 0, the condition code (bits 34-35 of the PSW) would be set to

10; This indicates					
a positive result.	1B	6	6]	
	The SR instruction will subtract the contents of one register from another. It can also be used to subtract the contents of a register from itself. In the instruction above, the contents of register 6 after instruction execution will be				
zero; The preceding instruction is a good example of how a register may be cleared out.	In the preceding example, the condition code was set to				
00	The SR instruction used the RR format. The S and SH instruction use the format. These S and SH instructions are identical to the A and AH instructions with the following exception. In the S and SH instructions, the 2nd operand (main storage) is added to the 1st operand after it (2nd operand) has been				
RX complemented	Just as in the A and AH instructions, the main storage operands specified by the S and SH instructions must reside on the correct fixed length boundaries. If not, a program interrupt will result and a exception will be indicated in the ''''				
specification ''old'' PSW	If the address of the main storage operand is not available on the particular System/360 (such as address 16,000 on an 8K machine), an <u>addressing</u> exception will cause a				
program interrupt	The preced be masked.	ing typ	pes of p	rogram interrupts (can/cannot)	
cannot	If the carry out of the sign position does not agree with the carry into it in the preceding add and subtract instructions, there will be a				

fixed point overflow A fixed point overflow can cause a ______. The program mask (bits 36-39) of the PSW can be used to prevent program interrupts caused by _____.

program interrupt fixed point overflow;	For the following mnemonics, indicate the instruction formats and the length of the 2nd operand.					
will prevent the interrupt if it	Mnemonic	Format	Length of 2nd Operand			
contains a 0.	A R A	······				
	A H S R					
	S S H					

Mnemonic	Format	Length of 2nd Operand
A R	RR	Fullword
А	RX	Fullword
АН	RX	Halfword
SR	RR	Fullword
S	R X	Fullword
S H	R X	Halfword

In all the above instructions, the 1st operand is a word in length.

ADD AND SUBTRACT INSTRUCTIONS-LOGICAL

There are four more add and subtract instructions which are quite similar to the ones you have just studied. They are the "add logical" and "subtract logical" instructions. Before proceeding, read the descriptions of these instructions in your Principles of Operation manual. You will find the descriptions in the Fixed Point Arithmetic section.

Logical Add and Subtract

Mnemonic	Hex Op Code	Data Flow
A L	5 E	Fullword storage to register
ALR	1 E	Fullword register to register
S L	5 F	Fullword storage from register
SLR	1 F	Fullword register from register
SLR	l ľ	runword register from register

To differentiate the "logical add/subtract" instructions from the "algebraic add/subtract" instructions, which you previously learned, the logical instructions include the letter _____ in their mnemonics.

L	Just like the algebraic instructions, the logical instructions denote the RR format by the ending letter of
R	The length of both operands in the "logical add/subtract" instructions is always a Therefore, these instructions do not use the mnemonic,
fullword	AL = 5E $A = 5A$
Н	ALR = 1E $AR = 1A$
	SL = 5F $S = 5B$
	SLR = 1F $SR = 1B$
	The high-order four bits of the AL, ALR, SL, SLR instructions are the same as those of the A, AR, S and SR instructions, respectively. This is because the instruction formats and type of data (fullword binary) are the same. The low-order four bits are different, however, because the specific operations are different. The instruction AR calls for an algebraic add (signed numbers) while the ALR instruction calls for a logical add (unsigned numbers). Actually, the arithmetic results are the same for both algebraic add/subtract and logical add/subtract.
	Algebraic Add Logical Add
	01101101 01101101

+

+

00111000

10100101

Notice that the arithmetic results of the previous example are the same. The operands shown were 8 bits in length for purposes of simplicity. If the arithmetic results of algebraic and logical addition are the same, what is the difference between the two types of instructions? The difference is in the setting of the condition code (bits 34 and 35 of the PSW) and its meaning.

00111000

10100101

Fixed Point Instructions 45

Algebraic Add	Logical Add
01101101	
$\frac{00111000}{10100101}$	$\frac{00111000}{10100101}$
PSW Condition Code = 11	PSW Condition Code = 01

In the preceding example of an <u>algebraic</u> add, a fixed point overflow resulted because of a carry into the sign position without a carry out of it. This overflow was indicated by a condition code of 11. A program interrupt might also occur depending on the program mask (bits 36-39) in the PSW. If the program mask prevents the interrupt, the next instruction could be a "branch on condition" instruction to test the condition code.

In the case of the preceding <u>logical</u> add instruction, a fixed point overflow cannot possibly occur because there is no sign bit to consider. All that can be indicated is:

Condition Code	Meaning
00	<u>No carry</u> and zero result
01	No carry and a non-zero result
10	Carry and zero result
.11	Carry and a non-zero result

Notice that (for the logical add/subtract instructions only) PSW bit 34 means a carry while bit 35 means non-zero.

Examples:	11	00
Carry -	Non-Zero	No Carry Zero

The resulting PSW condition code of the following "logical add" would be _____.

	10011100
+	01001100
-	11101000

The resulting PSW condition code of the following "logical add" would be

 $+ \begin{array}{c} 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \\ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \end{array}$

. .

01

In summary then:

- 1. The arithmetic results of "logical" and "algebraic" addition of binary operands are ______ (identical/different).
- 2. The ''logical add/subtract'' instructions use _____ operands only.
- 3. A "logical add/subtract" instruction _____ (can/cannot) result in a fixed point overflow.
- 4. The "logical add/subtract" instructions use the letter ______ in their mnemonic.
- 5. The condition code settings and their meanings are as follows:

Condition Code	Algebraic	Logical
00	Zero Result	No carry, zero
01	Negative Result	No carry, non-zero
10	Positive Result	Carry, zero
11	Overflow	Carry, non-zero

identical fullword cannot L Before going on to more instructions, let's consider one use of the "logical add/subtract" instructions.

As you learned in the beginning of the "add" instruction section, only words and halfwords can be added. What happens when a programmer desires to add two doublewords? What he can do is place the high-order word of the 1st operand in one register and the low-order word in another. Then he can <u>logically</u> add the low-order word of the 2nd operand to the low-order word of the 1st operand. There is no fixed point overflow possible. He can then test the condition code for a carry. If a carry resulted, he can add a value of +1 to the high-order word of the 1st operand. In any case, the last step would be to <u>algebraically</u> add the high-order word of the 2nd operand to the high-order word of the 1st operand. The following flowchart and sample program should illustrate this more clearly.



So far you have been adding and subtracting binary operands in the general registers. You have not seen how the data was originally placed in the registers. As you know, all input data must come into main storage before it can be processed. In turn, processed data must be in main storage before it can be sent to an output unit. As a result, there must be instructions to take data out of main storage and place it in a general register and later to put the processed binary data back in storage. These instructions are the "load and store" instructions. "Load" instructions put data in a register, while "store" instructions put data back in main storage.

There are three "load" instructions which do no more than place data in a general register. These instructions have no effect on the PSW condition code and do not change the 2nd operand. Read the descriptions of the following three "load" instructions in your Principles of Operation manual. You will find the descriptions in the Fixed Point Arithmetic section.

Mnemonic	Hex Op Code	Data Flow
LR	18	Fullword register to register
\mathbf{L}	58	Fullword storage to register
$\mathbf{L}\mathbf{H}$	48	Halfword storage to register

A "load" operation is specified by the letter _____ in its mnemonic. Just like the "add/subtract" instructions, the mnemonics of the "load" instructions to denote RR format or halfword use ending letters of

L R	The condition code in the PSW LR, L, or LH instructions.	 (is/is not) changed by the
Н		

is not

The L and LH instructions load a register with data from main storage. The LR instruction loads a register from a register. Write the instruction (in hex) that will load reg 1 from reg 5.

	And the Party of t	the second s
•	•	•
	•	
)	1
	(
	and the second se	

			The LH instruction through	ction loads a halfwor of a general register	d from storage into bits
16 31			As a result of (changed/uncha	the LH instruction, bi	its 0-15 of the register are
changed			The following h Show (in hex) t	nalfword is placed in he resulting contents	a register by use of the LH instruct of the register.
			Storage		A 7 B 6
			Registe of LH i	r after execution nstruction	
FFFFA7	В6;	The h	alfword is expan	ded to a fullword by p	propagating the sign bit to the left.
			In the precedin (positive/negat	g example, the resul live) number.	t in the register is a
Negative; A	s a re orm.	eminde	In the precedin (positive/negat er, don't forget t	g example, the resul live) number. hat <u>negative binary</u> n	t in the register is a umbers are carried in their <u>comple</u>
Negative; A fc	s a re orm.	eminde	In the precedim (positive/negater, don't forget to The two programinstructions ar	g example, the resul live) number. hat <u>negative binary</u> n mming errors that a e and	t in the register is a umbers are carried in their <u>comple</u> re possible when using the L and LH exceptions.
Negative; A fo	s a re orm.	eminde	In the precedin (positive/negat er, don't forget t The two progra instructions ar You have just a registers. In a (LR, L, LH), instructions. code and may a descriptions in of Operation m	g example, the resul ive) number. hat <u>negative binary</u> n hat <u>negative binary</u> n umming errors that a re and studied the instruction addition to the three p there are also severa They are special in the ulso change the data a the Fixed Point Arit anual.	t in the register is a umbers are carried in their <u>comple</u> re possible when using the L and LH exceptions. ons used to load data into general previously mentioned instructions .l special purpose ''load'' ne sense that they affect the condition is it's loaded. Read the following hmetic section of your Principles
Negative; A fo	s a re orm.	eminde	In the precedim (positive/negat er, don't forget t The two progra instructions ar You have just a registers. In (LR, L, LH), instructions. code and may a descriptions in of Operation m <u>Mnemonic</u>	g example, the resultive) number. hat negative binary n hat negative binary n amming errors that a e and studied the instruction addition to the three p there are also severa They are special in the ulso change the data a the Fixed Point Ariti anual. <u>Hex Op Code</u>	t in the register is a umbers are carried in their <u>comple</u> re possible when using the L and LF exceptions. ons used to load data into general previously mentioned instructions .1 special purpose ''load'' ne sense that they affect the condition .1 sit's loaded. Read the following hmetic section of your Principles <u>Data Flow</u>
Negative; A fo	s a re orm.	eminde	In the precedin (positive/negat er, don't forget t The two progra instructions ar You have just a registers. In (LR, L, LH), instructions. code and may a descriptions in of Operation m <u>Mnemonic</u> LTR	g example, the resultive) number. hat negative binary number in the structure is that a merily and its structure is the structure is there are also several in the special is the special	t in the register is a umbers are carried in their comple re possible when using the L and LI exceptions. ons used to load data into general previously mentioned instructions .1 special purpose ''load'' ne sense that they affect the condition .5 it's loaded. Read the following hmetic section of your Principles <u>Data Flow</u> Load and test
Negative; A fo	s a re orm.	eminde	In the precedin (positive/negat er, don't forget t The two progra instructions ar You have just a registers. In a (LR, L, LH), instructions. code and may a descriptions in of Operation m <u>Mnemonic</u> LTR LCR	g example, the resultive) number. hat negative binary n hat negative binary n mming errors that a e and studied the instruction addition to the three p there are also severa They are special in the ulso change the data a the Fixed Point Ariting anual. <u>Hex Op Code</u> 12 13	t in the register is a umbers are carried in their <u>comple</u> re possible when using the L and Lf exceptions. ons used to load data into general previously mentioned instructions .l special purpose "load" ne sense that they affect the condition .s it's loaded. Read the following hmetic section of your Principles <u>Data Flow</u> Load and test Load complement
Negative; A fo	s a re orm.	eminde	In the precedin (positive/negat er, don't forget t The two progra instructions ar You have just s registers. In a (LR, L, LH), instructions. code and may a descriptions in of Operation m <u>Mnemonic</u> LTR LCR LPR	g example, the resultive) number. hat negative binary n hat negative binary n mming errors that a e and studied the instruction addition to the three p there are also severa They are special in the ilso change the data a the Fixed Point Ariting anual. <u>Hex Op Code</u> 12 13 10	t in the register is a umbers are carried in their comple re possible when using the L and Lf exceptions. ons used to load data into general previously mentioned instructions .1 special purpose ''load'' ne sense that they affect the condition .1 special purpose ''load'' ne sense that they affect the condition .1 sit's loaded. Read the following hmetic section of your Principles <u>Data Flow</u> Load and test Load complement Load positive

١

	As indicated by the last letter of their mnemonics, the four instructions you just read about use the format. All four of these instructions can change the (data/condition code).
RR condition code	The only difference between the LR instruction and the "load and test" (LTR) instruction is the effect on the PSW
condition code; By be u	specifying the same register in the R1 and R2 fields, the LTR instruction can used to test the contents of a register.
	The LCR instruction will change the condition code and will also the data.
complement	With the LCR instruction, the condition code shows the status of the data (before/after) it was complemented.
after	The LPR instruction only complements (positive/negative) numbers.
negative; The LPR original	instruction Loads Positive numbers into the register regardless of the sign of the numbers.
	The LNR instruction complements numbers.
positive; The LNR original s	instruction Loads Negative numbers into the register regardless of the sign of the numbers.
	The only positive number that cannot be complemented by either the LCR or the LNR instruction is
	Civen the following list of mnemoning indicate the effect
zero	(changed/unchanged) on the condition code and on the data.
zero	(changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> <u>Data</u>
zero	Given the following first of inhemonics, indicate the check (changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> LR
zero	Given the following first of innemonics, indicate the criterio (changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> <u>Data</u> LR
zero	Given the following fist of inhemonics, indicate the criter (changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> LR
zero	Given the following first of inhemonics, indicate the criterie (changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> <u>Data</u> LR
zero	Given the following first of minemonics, indicate the offect (changed/unchanged) on the condition code and on the data. <u>Mnemonic</u> <u>PSW Condition Code</u> <u>Data</u> LR

Fixed Point Instructions 51

.

Mnemonic	PSW Condition Code	Data
LR	Unchanged	Unchanged
\mathbf{L}	Unchanged	Unchanged
LH	Unchanged	Unchanged
LTR	Changed	Unchanged
LCR	Changed	* All data is complemented
LPR	Changed	Negative data is complemented
LNR	Changed	* Positive data is complemented

* With the Exception of Zero

STORE INSTRUCTIONS

Besides the ability to put data into the registers with the "load" instruction, System/360 also needs the ability to put data from the registers back into main storage. This last type of operation is accomplished by a "_____" instruction. Read the descriptions of the following "store" instructions in the Fixed "store" Point Arithmetic section of your Principles of Operation manual. Data Flow Hex Op Code Mnemonic ST50Fullword, register to storage Halfword, low-order of STH 40register to storage You have learned that, as a general rule, most instructions cause the results to replace the _____ (1st/2nd) operand. The "store" instructions are an exception to the preceding rule. In the ST and STH instructions, the _____ (1st/2nd) operand replaces the _____ (1st/2nd) operand. In the case of the STH instruction, the 2nd operand in main storage is 1st replaced by bits _____ through _____ of the general register. 1st 2nd Just like the L and LH instructions, the ST and STH instructions 16(change/do not affect) the condition code. 31

do not affect	A programming error that can occur on a "store" instruction, but not on a "load" instruction, is called a exception. It can occur on a "store" instruction when the storage key associated with the 2nd operand and the protection key in the PSW are (different/alike).
protection different	If the protection key is zero, a protection exception (can/ cannot) occur.
cannot	Write the instruction (in hex) that will store the contents of general register 12 in byte locations 2052-2055. Assume reg 7 contains a base address of 2048.
.	



Notice again that storage addresses refer to the high-order (leftmost) byte location.

Two more instructions that you should learn now are the "load multiple" (LM) and "store multiple" (STM) instructions. You will find descriptions of these instructions in the Fixed Point Arithmetic section of your Principles of Operation manual. Read the descriptions and then continue with the following frames.

The LM and STM instructions are the first ones you have studied in this book that use the RS format. Label the fields of the RS format.



OP (ODE	R1	R3	в2	D2
				L	l

do not change		98	2	4	0	004		
	In t inte	the above or regist	ve LM i ter	nstruc throu	tion, by ugh	te locations 00	04 thru 0015 w	ill be loaded
2		98	2	4	0	004]	
	In t byt	the above e locati	ve LM i ions	.nstruc	tion, re	gister 3 will be 	e loaded with t	he contents o
2000	–		<u> </u>	1		000]	
0011		90	0	F			Ĺ	
	In t byt key	90 the above locations matc	o ve STM ions 00 h.)	instru	uction, r rough _	egister 0 throu (Assum	gh will he the storage	be stored in and protecti
0011 15 0063	In t byt key	90 the above locations matches 90	o ve STM ions 00 h.) o	F instru 00 th	o	egister 0 throu (Assum	gh will ne the storage	be stored in and protecti
0011 15 0063	In t byt key	90 the above e locati rs matc 90	o ve STM ions 00 h.) o STM ir	F instru 00 th F	o tion will	egister 0 throu (Assum 	gh will he the storage	be stored in and protecti
0011 0011 15 0063 specification; Add ions use the entit	In the byt key	90 the above e locati rs matc 90 e above is okay (fullwo	o ve STM ions 00 h.) o STM ir for hal ord) of t	F instructor F fworda the reg	o tion will s but not gisters.	egister 0 throu (Assum oo2 result in a for fullwords.	gh will he the storage	be stored in and protecti exception. STM instruc
2000 2011 15 2063 specification; Add ions use the entitional specification; add	In the byt key The The tress 0002 recontents	90 the above e locati rs mate 90 e above is okay (fullwo 90	o ve STM ions 00 h.) o STM in for hal ord) of t	F instruct F fword: the reg	o o o o	result in a	gh will ne the storage	be stored in and protecti exception. STM instruc

54 Fixed Point Instructions

protection	At this point, you should have the ability to load binary data into the registers, add and subtract this data, and store the resulting data back into main storage. Now let's forge ahead and see how this data can be multiplied and divided. The first instruction you will learn is "multiply halfword" (MH). Read its description in the Fixed Point Arithmetic section of your Principles of Operation manual and then continue with the following frames.
	The "multiply halfword" instruction, like all instructions involving halfwords in main storage, has a mnemonic which ends with the letter
Н	In the MH instruction, the multiplicand is in a general register while a halfword in main storage is the The halfword from storage is expanded to a before the multiplication.
multiplier fullword	In the MH instruction, the multiplicand is bits long.

32; The entire register is multiplied by the multiplier. Normally, the register will only be holding a halfword and therefore the register's 16 high-order positions will not affect the product. The net result is that a halfword will be multiplied by a halfword.

Binary multiplication can be quite lengthy if done by hand. The following is an example of an 8-bit multiplicand being multiplied by a 4-bit multiplier.



Judging from the preceding example you can see that binary multiplication is quite lengthy. If it is necessary to determine the results of a "multiply" instruction, you should convert the numbers to decimal and then multiply.

	The MH instruction follow are true numbers (plus) complement) number.	ws the rules of algebra. That is, if both operands the product will be a (true/			
true	If both operands are complement numbers (negative), the product will be a (true/complement) number.				
true; Multiplication of	like signs always results in (+2) x (+7) = +14; (-	a positive answer. For example: 2) $x (-7) = +14$			
	If multiplication of like s of unlike signs should re product.	signs results in a positive product, multiplication sult in a (positive/negative)			
negative	If the multiplicand (1st o (2nd operand) is a true n be a (true,	perand) is a complement number and the multiplier umber, the product of the MH instruction will /complement) number.			
complement; Because of the unlike signs, the product will be negative.	As was previously stated numbers and then multip For instance: +2 times If the preceding were sh binary numbers, it woul	I, it is best to convert the operands to decimal ly if you are interested in determining the product. +7 = +14. own (for the sake of simplicity) as four-bit d look like this:			
	(+7) (+2) (+14)	0111 <u>x 0010</u> 0000 0111 0000 <u>0000</u> 0001110			
	Supposing both operands	were negative:			
	$\begin{array}{cccc} (-7) & 1001 \\ (-2) & \underline{x} & 1110 \\ & 0000 \\ & 1001 \\ & 1001 \\ \hline & 1001 \\ \hline & 1111110 \end{array}$	→ Twos complement of 7 → Twos complement of 2 → Twos complement of 2			
	(Frame continued on nex	(Algebraically, this should be positive number.)			

⁵⁶ Fixed Point Instructions

As you can see, the binary multiplication of complement numbers does <u>not</u> produce the desired product. Obviously, the System/360 must do something internally to the operands since the results of multiplication should be algebraically correct. The obvious solution would be to make the two negative operands true numbers and then multiply.



What if only one operand is negative? The solution again is to make it a true number, multiply and then complement the product.



Another rule of multiplication is that the maximum number of significant bits in the product is equal to the total number of significant bits in multiplicand and multiplier.

For example:	0111 → 3 significant bits
	x $0111 \rightarrow 3$ significant bits
	0111
	0111
	0111
	0000
	$0110001 \rightarrow 6$ significant bits





The example above shows that the MH instruction is normally used to multiply one <u>h</u> (1st operand) by another <u>h</u> (2nd operand). The maximum product that could result would be a <u>f</u> and would replace the contents of the 1st operand <u>r</u>.

halfwordIf the MH instruction is used with a multiplicand that has 15 significanthalfwordbits and a multiplier that has 15 significant bits, the product will be in bitsfullwordthroughregister



The example above shows that the 1st operand register contains more than a ______. The 2nd operand contains a complete (16 significant bits)

If the MH (multiply <u>halfword</u>) instruction is used, the product will be more than _____ bits long. The entire product <u>will not fit</u> in the 1st operand <u>r_____</u>.

halfword halfword 32 register	In the preceding example, the resulting product in the 1st operand reg- ister contained only the low-order bits of the actual product. The high-order bits of the actual product were
32 lost	The preceding example (is/is not) a normal application of the MH instruction.
is not	The product of the 32-bit multiplicand and the 16-bit multipler may exceed 32 bits but only the low-order bits of the product replace the 1st operand.
32	Although the register containing the 1st operand may not contain the entire product, a fixed point overflow will not occur and the condition code remains
unchanged	If the register containing the multiplicand had been loaded with the <u>LH</u> instruction, the low-order 32 bits of the product (will/will not) contain all of the significant bits of the product.
will; This is because a product is equal to	halfword contains only 15 integer bits. The maximum length of the o the total number of <u>significant</u> bits in the multiplier and multiplicand.
	In summary, the MH instruction multiplies the contents of a general register by a halfword from main storage. The low-order 32 bits of the product replace the multiplicand. No fixed point overflow is possible and the condition code remains unchanged.
	Let's now study two more binary multiply instructions. You will find the descriptions of the M and MR instructions in the Fixed Point Arithmetic section of your Principles of Operation manual.
	The mnemonic MR denotes a multiply instruction of the format. The instructions MH, M, and MR cause the (1st/2nd) operand to be multipled by the (1st/2nd) operand. The product of the MH, MR, or M instruction replaces the (1st/2nd) operand.
RR 1st 2nd 1st	The R1 field in both the M and MR instructions must contain the address of an (even/odd) numbered register. If the R1 field of an M or MR instruction has an odd address, a program interrupt will be caused by a exception.
even specification	A specification exception of an M instruction can also be caused by a <u>2nd</u> operand address that is not divisible by

Although the R1 field contains the address of an even-numbered register, 4; The 2nd operand the 1st operand (multiplicand) is actually in an _____ (even/odd) is a fullword in numbered register. storage. If the R1 field of an M instruction contains a 4, the contents of register odd 4 are ignored and the multiplicand is brought out of register ____. 5 1C 4 7 In the above MR instruction, the multiplicand is in register _____ and the multiplier in register ____. 5 74 1C 4 In the above MR instruction, the multiplicand is in register _____ and the multiplier is in register ____. In the preceding MR instruction, both the multiplicand and the multiplier 5 4 were wiped out by the product which is placed in register _____ and ____. Show the register contents (expressed decimally) after the following MR 4 5 instruction is executed. 1C 4 7 BEFORE AFTER -7 +7 REG 4 REG 5 REG 5 REG 4 +2 REG 7 REG 7

Reg 4 = Zero Reg 5 = +14 Reg 7 = +2 Notice that in the preceding instruction, register 4 was zeroed out even though the product was small enough to be fitted into reg 5.



The example above shows that the product of an MR or M instruction is always developed as a doubleword with the high-order in the _____ register and the low-order in the _____ register.

DIVIDE INSTRUCTIONS

even odd	Now that you have studied the instructions that multiply fixed length binary numbers, let's consider the instructions that will <u>divide</u> fixed length binary numbers. But first, let's review some information concerning division.
	The problem above shows a division of decimal numbers. The number 12 is called the and the number 1440 is the The answer is called the
divisor dividend quotient	12) 1443 The divide problem above has a of 120 and a of 3.
quotient remainder	The sign of the quotient follows the rules of algebra. If both the divisor and dividend have plus signs, the quotient will also have a sign. If both the divisor and dividend have negative signs, the quotient will have a sign.

plus plus To illustrate the preceding rules, consider the following:

+ 12 -12) -144

To check, multiply the quotient and divisor.

+12 x - 12 = -144

minus

To illustrate the preceding rule, consider the following:

<u>- 12</u> -12) +144

To check, multiply the quotient and divisor.

 $-12 \times -12 = +144$

What about the sign of the remainder? By definition, the remainder is what is left from the dividend. As a result, the sign of the remainder should be ______ (the same as/ different from) that of the dividend.

the same as

To illustrate the preceding rule, consider the following:

+ 120 with a remainder of -3

To check the above, multiply the quotient and divisor and add the remainder.

-12 x + 120 = -1440-1440 + (-3) = -1443

Show the quotient and remainder.

-12) + 1443

62 Fixed Point Instructions

- <u>120</u> -12) +1443	with a remainder of +3
To check:	
$-12 \times -120 =$ +1440 + (+3)	+1440 = $+1443$
	You are now ready to study the binary divide instructions. You will find a description of the D and DR instructions in the Fixed Point Arithmetic section of your Principles of Operation manual. Read the description and then continue with the following frames.
	There are two binary divide instructions. Their mnemonics are and
D DR; Notice that there is no DH instruction.	The R1 field of the D and DR instructions must contain the address of an (odd/even) register or a program interrupt will be caused by a exception.
even specification	The even-odd pair of registers addressed by the R1 field of the divide instruction contains a doubleword that is the (divisor/dividend).
dividend	In the DR instruction, the R2 field has the address of the register containing the In the D instruction, the divisor is a word from
divisor main storage	The quotient and remainder from a D or DR instruction replaces the (dividend/divisor).
dividend	1D 2 4

In the above DR instruction, the dividend is in _____.

•

Registers 2 and 3 as shown below



Register 4 as shown below



1D 2

In the above instruction, the quotient will be in _____.

4

Reg 3 Reg 2 as shown below



Given the following DR instruction, show (in hex) the contents of registers 2 and 3 after the instruction has been executed. Assume the dividend is -1443 and the divisor is -12.



Fixed Point Instructions 65

The System/360 would recognize a divisor of _____ as a fixed point divide exception.



Yes. The quotient cannot be contained in reg 5 because it is too large. No. A fixed point divide exception will occur instead.

If that portion of the dividend that is in the even register is equal to or greater than the divisor, the system _____ (will/will not) recognize a fixed point divide exception.

COMPARE INSTRUCTIONS

will

fixed point divide

You should now be in a position to load registers, do multiplication, division, addition, or subtraction, and store the results. You have two more types of instructions (compare and shift) to learn and then we will be able to see some programming examples. Let's examine the "compare" instructions first. You will find descriptions of the CR, C, and CH instructions in the Fixed Point Arithmetic section of your Principles of Operation manual. Read the descriptions and continue with the following frames.

To indicate a "compare" instruction, the mnemonic uses the letter ______ To compare a halfword in storage to the contents of a general register you would use the mnemonic _____. To compare the contents of one register to another, you would use the mnemonic _____.

C CH CR	The 1st and 2nd operands are (changed/unchanged) by the compare operation. The operation is used to set the PSW				
unchanged condition code	A "compare" instruction would usually be followed by the instruction				
"branch on condition"	If a compare operation shows that both operands are equal, the condition code would be set to				
00	A condition code of 01 indicates a low compare. In other words, the (1st/2nd) operand is less than the (1st/2nd) operand. A condition code of 11 is impossible after a compare but a code of 10 would indicate that the (1st/2nd) operand is high.				
1st 2nd 1st	The comparison is algebraic. In other words, the operands are considered as signed integers. A negative operand would be (less/greater) than a positive integer.				
less	Given the following CR instruction, indicate the condition code setting.				
	Reg 4A 0 F 1 0 F F FReg 77 F F F F F F F F FPSW Condition Code				
01 (or a hex 1); The 1st operand (reg 4) is low because it is a negative number which is algebraically less than a positive number.	Given the following CH instruction, indicate the condition code setting. 49 4 0 1 00F Reg 4 7 F F F 7 F 7 0 Main Storage 7 F F F F PSW Condition Code				

10 (or a hex 2); The halfword is expanded to a fullword by sign propagation. Then the two fullword operands are algebraically compared. So far you have studied most of the instructions in the Fixed Point Arithmetic section of your Principles of Operation manual. Shown below are most of these instructions with hex Op codes:

	Halfword (RX)	Fullword (RX)	Fullword (RR)
Load	48	58	18
Compare	49	59	19
Add	4A	5A	1A
Subtract	4B	5B	$1\mathrm{B}$
Multiply	4C	5 C	1C
Divide	None	5D	1D
Add Logical	None	$5\mathrm{E}$	$1\mathrm{E}$
Subtract Logical	None	$5\mathbf{F}$	$1\mathrm{F}$
Store	40	50	None

Notice!

- 1. The 1st hex digit for each column of instructions is the same. That is, all the halfword operations have the same 1st hex digit (4).
- 2. Each specific operation such as load, add and so forth, have the same last hex digit. That is, all the "multiply" instructions have an Op code ending in C.

The preceding should agree with what you learned previously in the selfstudy book entitled "System/360 - Program Control and Execution." The Op code is summarized as follows:

07	
XXYYZZZZ	OP CODE

XX------ INSTRUCTION FORMAT (RR, RX AND SO FORTH) YY------- TYPE OF DATA (HALFWORD, WORD AND SO FORTH) ZZZZ---- SPECIFIC OPERATION (SUCH AS ADD, LOAD AND SO FORTH)

One other point to be made before continuing concerns the halfword operations. In all of the halfword instructions, with the exception of store halfword, the entire contents (fullword) of the register specified as the 1st operand is used. If this register had been initially loaded with a halfword and if all of the operations involving this register used the halfword instructions, bits 16-31 of the register would possibly contain all of the significant bits. Therefore the use of the <u>"store halfword"</u> instruction would store the entire accumulated data. When in doubt about the magnitude of the accumulated data, the <u>"store"</u> instruction should be used instead. This instruction would store the entire <u>fullword</u> contents of the register and four bytes of storage would be needed.
Let's now examine the "shift" instructions in System/360! The "shift" instructions only involve the general registers. Data in main storage cannot be shifted.

What do we mean by shifting? Shifting basically is moving the contents of the register to the right or to the left. For instance, assuming we have a theoretical 8-bit register, shifting would take place as follows:

If this register were shifted one place to the right it would look like this:

Notice that the low-order bit was shifted out. The resulting number (5) in the register is 1/2 the original number (10). Right shifting is similar to dividing by the powers of 2.

A right shift of two places is similar to dividing by 4; a right shift of three places is similar to dividing by (6/8).

If the same theoretical 8-bit register shown below were shifted one place to the left, what would the resulting register look like?





8

Notice that the result (20) of the preceding problem is twice that of the original number (10). Left shifting is similar to ______ by the powers of two.

multiplying The System/360 can shift a register or a pair of registers either to the left or to the right. Furthermore, its "shift" instructions fall into two categories: algebraic and logical.

All of the "shift" instructions use the RS format. Label the fields of the RS format.



OP CODE	R1	R3	В2	D2
1				

Read the descriptions of the following "algebraic shift" instructions in the Fixed Point Arithmetic section of your Principles of Operation manual.

	Mnemonic	Hex Op Code	Data Flow
	SLA	8B	Shift register to the left
	SRA	8A	Shift register to the right
	In the SLA instruction	n as in all ''shift'' in	structions, the RS format is used
	but the field is	ignored. The regis	ter to be shifted by an SLA or SRA
	instruction is indicate	ed by the fiel	d.
R3 R1	The address generate displacement is used number of shifts).	ed by adding the bas to	e register contents and the (address data/indicate
indicate number	The number of places	s to shift the registe	r is indicated by the
of shifts	low-order bits of the	generated address.	
six (6)	The maximum numbe	r of shifts is	



Given the following SLA instruction, show (in hex) the contents of the shifted register.



The generated address was 0008. As a result, register 2 was shifted eight places to the left. Let's take a look at the preceding example again. This time, we will show the binary contents.



Notice that no significant bits were shifted out in the preceding example. If the register had been shifted 9 places, a significant bit would have been lost.

When a bit is shifted out (SLA only) that is different than the sign bit, a significant bit is lost. A ______ exception will result and a program interrupt may occur.

fixed point overflow; Notice that a program interrupt <u>may</u> occur. Remember that the fixed point overflow interrupt can be prevented by use of the program mask (bits 36-39 of PSW).

Given the following SLA instruction, show the contents of reg 2 in binary.



⁷² Fixed Point Instructions

												T				T				1				1				1			
1	ο	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
				1				1				1				1								1				i –			

Even though the displacement was F08, the shift was only 8 places. Only the low-order six bits of the generated address determine the amount of shifting.

Did a fixed point overflow occur in the preceding example?

No; Since the original number was negative a fixed point overflow would be indicated by shifting out a 0 bit as opposed to a 1 bit for positive numbers.

Given the following SLA instruction, indicate the contents of the shifted register and the condition code.



11 FIXED POINT OVERFLOW

Notice that even though the fixed point overflow occurs with the 1st bit shifted, the entire shift of 15 places still occurs.

Let's move on to the "shift right algebraic" instruction.

Given the following SRA instruction, show the contents of the shifted register.



Notice the propagation of the sign bit.

The condition code setting for the preceding problem would be _____.

01; This condition code reflects a negative result. Notice that a fixed point overflow cannot occur on a right shift operation no matter what bits are shifted.

Given the following SRA instruction, show the contents of the shifted register and the condition code.





CONDITION CODE

00

Notice that a right shift of 31 or greater of a positive number will zero out a register, because the sign bit of 0 is propagated to the right.

Given the following SRA instruction, show the contents of the shifted register and the resulting condition code.



CONDITION CODE

01

Notice that a right shift of 31 or greater of a negative number will result in a -1, because the sign bit of 1 is propagated to the right.

Besides shifting a single register, the System/360 also has the ability to shift a doubleword that resides in an even-odd pair of registers (remember the doubleword product as a result of a multiply). Read the description of the following instructions in the Fixed Point Arithmetic section of your Principles of Operation manual.

Mnemonic	Hex Op Codes	Data Flow
SLDA	8F	Shift double register to left
SRDA	8E	Shift double register to right

The SLDA and SRDA instructions are similar to the SLA and SRA instructions in that the _____ field is ignored. The SLDA, SRDA, SLA, and SRA are also similar in that the number of shifts is determined by In both the SLDA and SRDA instructions, the R1 field must have the address R3Only the low-order six of an _____. bits of the generated address. even-numbered register 001 4 0 8F з The above SLDA instruction would result in a _____ exception. specification; 0 006 Because the R1 field 8F 4 з has an odd address. In the above SLDA instruction, registers _____ and ____ will be shifted together. In the preceding example the sign of the doubleword is in bit position 4 ____ of register ____. 5 0 4 as shown below. 0 1 310 31 INTEGER S REG 4 REG 5 - DOUBLEWORD -

Given the following SLDA instruction, show (in hex) the contents of the shifted registers.



REG 4	REG 5	
0010	F F F F 0 0 0 0	A SHIFT OF 16 PLACES WAS SPECIFIED

Given the following SRDA instruction, show (in hex) the contents of the shifted registers and the resulting condition code.



0	0	o	0	0	0	0	ο	0	0	1	0	F	0	F	0]	HEX	2	
		1	RFO	G 4	L					1	REO	G 5	;			-			

SHIFT INSTRUCTIONS - LOGICAL

You have finished the four "algebraic shift" instructions and are now ready to study the four "logical shift" instructions. The "logical shifts" differ from the "algebraic shifts" in that the <u>entire</u> register participates in the shift, the condition code is unchanged and a fixed point overflow cannot occur. You will find descriptions of the following "logical shift" instructions in the <u>Logical Operations</u> section of your Principles of Operation manual.

egister left
egister right
ouble reg left
ouble reg right

Just like the "algebraic shifts," the "logical shift" instructions ignore the ______ field. The number of logical shifts taken is determined by the

R3 Low-order six bits of the generated address.	Unlike the "algebraic shifts," the "logical shifts" change the condition code.	(do/do not)
do not	In a "logical right shift," the sign bit is not propagated. shifted and zeroes are inserted in bit position	Instead, it is

•



In a "logical left shift" such as SLL, shifting is done out of bit position _____.



SLA; In this example, the condition code would have been set to 11 and a fixed point overflow occurs. If the SLL instruction had been used, shifting would have been done out of position 0 and the sign bit would have changed.



Which of the following mnemonics _____ (SLA, SRA, SLL, SRL) would have produced the results indicated above?

SLL; In this example, bit position 0 is changed.

Before going to the next section of this book, let's take a minute to review the fixed point operation's data flow.

Write in the names of the blocks and lines. Circle the lines upon which fixed point data will flow.





System/360 Fixed Point Binary Operations

	Section I:	Review of Data and Instruction Formats
	Section II:	Converting Data To/From Binary
	Section III:	Fixed Point Instructions
•	Section IV:	Fixed Point Programming Exceptions
	Section V:	Analyzing Fixed Point Programs

SECTION IV LEARNING OBJECTIVES

At the end of this section, you should be able to use the Interruption Action chart to do the following:

Determine from the PSW interruption code, the fixed point programming exception that caused the interrupt.

Fixed Point Programming Exceptions

	In going through the fixed point instructions, you have learned about various programming exceptions. The next few pages will be a summary of these programming exceptions. But first read the description of Fixed Point Arithmetic Exceptions in the Fixed Point Arithmetic section of your Principles of Operation manual. Use the <u>Interruption Action</u> chart as reference when you read the following frames.
	When a program interrupt occurs, bits 16-31 of the "old" PSW receive the exception code. If the bits are coded as 00000000 00000100, a exception is indicated.
protection	A protection exception code indicates that the key of a storage location does not match the key in the PSW.
storage protection	Even though the two keys do not match, a protection exception will not occur if the protection key is
zero	Of the instructions covered so far in this text, only the three "store" instructions (ST, STH, STM), the "convert to decimal," and the "pack" and "unpack" instructions can cause a protection exception. This is because these are the only instructions whose results are placed in main storage. The other instructions covered so far place the results in a general register.
	If the interruption code in the "old" PSW (on a program interrupt) is coded as 00000000 00000101, an exception is indicated.

addressing	An addressing exception can occur when an instruction addresses a location of main storage that						
Is not available on the particular System/360 installation. For instance, if a particular System/360 model 40 has a 64K main storage unit, an addressing exception will occur any time an address of 65, 536 or greater is used.							
	The only instructions that cannot cause an addressing exception are those that do not address main storage, like the "shift" instructions and those of the format.						
RR	If the interruption code in the "old" PSW (on a program interrupt) is coded as 00000000 00000110, a exception is indicated.						
specification	A specification exception occurs any time a fixed length operand in storage is addressed with an address that is not divisible by the number of in the operand.						
bytes	The address of a word operand in storage must be divisible by or a exception is recognized.						
four specification	On instructions (such as divide or multiply) in which a doubleword operand is located in a pair of adjacent registers, a specification exception will occur if the (odd/even) register is addressed.						
odd	If the interruption code in the "old" PSW (on a program interrupt) is coded as 00000000 00000111, a exception is indicated.						
data	A data exception indicates that a packed decimal operand contains invalid or codes.						
digit sign (in either order)	Invalid digit codes are those in the range of through						
1010 1111	Invalid sign codes are those in the range of through						

0000 1001	Invalid sign codes are valid codes.
	Invalid digit codes are valid codes.
digit	The only instruction you have studied so far that can cause a data
"convert to binary"	Sign and digit codes on a "pack" or "unpack" instruction (are/are not) checked for validity.
are not	One point should be made absolutely clear at this time. Checking sign and digit codes for validity is <u>not</u> the same as checking a byte to ensure that the byte contains an odd number of bits set.
	Checking for an odd or even number of bits set in a byte is called $p_{\underline{p}}$ checking.
parity	A parity error occurs whenever a byte has an (odd/even) number of bits set. The parity error cannot be caused by programming. Therefore, a parity error will not cause a program interrupt. Parity errors cause interrupts.
even machine check	In order to have a parity checking function, every byte must consist of data bits and one bit.
eight parity	Normally, the parity bit is not shown with bytes. Whenever it is shown, it is the (leftmost/rightmost) bit.

leftmost; As shown below.



Assume the following bytes are the <u>low-order byte of the packed decimal</u> operand on a CVB instruction. The parity bit is shown.

	000111101	1 1 0 1 1 0 0 0 1	1 1 0 0 1 1 1 0 1
	BYTE A	вуте в	BYTE C
	 Which byte will c Which byte will n Which byte will c 	ause a program interrupt? ot cause any interrupt? ause a machine check inter	
 B; because bits 0-3 A C; because there is 	3 (digit)and bits 4-7 (sign) s an even number of bits s	are not valid codes.	
	If the interruption code as 00000000 000 01000 , indicated.	in the ''old'' PSW (on a pro a	ogram interrupt) is coded exception is
fixed point overflow	A fixed point overflow of ponding mask bit in the	can only cause a program i PSW (bit 36) is set to	nterrupt when its corres- (zero/one).
one	On the "algebraic add/s whenever the carry into (do/do not) agree.	subtract" instructions, a fi o the sign position and the o	xed point overflow occurs carry out of it
do not	Fixed point overflows c add/subtract'' instructi	cannot occur on the " ons.	(logical/algebraic)
logical	A fixed point overflow whenever a bit shifted of bit.	will occur on an "algebraic out of position 1 of the regi	left shift" instruction ster is different from the
sign	Fixed point overflows of shift'' instructions.	cannot occur on the <u>"</u>	(logical/algebraic)

logical	Fixed point overflows can also occur on the "load positive" and "load complement" instructions. The overflows occur when, as a result of complementing, the carry into the sign position
does not agree with the carry out of the sign position.	The fixed point overflow mask bit in the PSW cannot prevent the overflow. It can only prevent the resulting program interrupt. Any time a fixed point overflow occurs, the condition code is set to
11	If the interruption code in the "old" PSW (on a program interrupt) is coded as 00000000 00001001, a exception is indicated.
fixed point divide	Division by zero will cause a exception.
fixed point divide	A fixed point divide exception will also occur if the quotient cannot be contained within a (halfword/word/doubleword).
word	A fixed point divide exception will also occur if the value of the packed decimal operand is too large to be contained as a binary word when using the instruction " $c_{\underline{b}}$ to $\underline{b}_{\underline{b}}$."
"convert to binary"	You have just covered the fixed point instructions, including data conversions and possible programming exceptions. In the next and last section of binary operations, you will analyze a few programs using the fixed point instructions.

System/360 Fixed Point Binary Operations

	Section I:	Review of Data and Instruction Formats
	Section II:	Converting Data To/From Binary
	Section III:	Fixed Point Instructions
	Section IV:	Fixed Point Programming Exceptions
•	Section V:	Analyzing Fixed Point Programs

SECTION V LEARNING OBJECTIVES

At the end of this section, you should be able to use fixed point instructions to do the following:

Write programs, using stored data in any form (binary, zoned or packed decimal), to solve the following equations.

A + B	=	С
A + B - C	=	D
АхВ	=	С
A ÷ B	=	С
АхВ	=	D
C		

Analyzing Fixed Point Programs

<u>Notice</u>: This section of the binary operations is very important. Your ability to learn the System/360 and ultimately, to service the system, will depend upon your understanding of the following material. The material will require much effort and concentration. Don't expect it to be easy. Use the Principles of Operation manual for reference and/or review whenever you are unsure of the details of a fixed point instruction.

Remember, now is the time and here is the place to learn.

To make the following programs easier to read, we are showing the instructions symbolically. The symbolic instruction format we will use will be similar to, but not necessarily identical to, the source language format required by the System/360 assembler program. For instance, to add the contents of register 1 to the contents of register 2, the following machine language instruction could be used.



Symbolically we will show this instruction like this:

```
AR 2, 1
```

Notice that the mnemonic of the instruction rather than its "hex" Op code will be used. The operand addresses will be separated by a comma and the 1st operand will be listed first.

Let's see if you understand the format we will be using. Write in this symbolic format the instruction that will subtract the contents of register 7 from the contents of register 5.

SR 5,7 Fine! Now how about symbolically expressing an RX format instruction. Supposing we wish to algebraically add the contents of a halfword from location 4096 to the contents of register 3.

Assuming that there is no indexing factor and that register 2 contains a base address of 2048, the machine language instruction would look like this:



Symbolically we will show this instruction like this:



Notice the use of the decimal number (2048) for the displacement rather than the machine language displacement (800). Also note that the X2 and B2 fields are in parentheses after the displacement.

Assuming that register 4 has a base address of 2048, write in the symbolic format the instruction that will subtract the halfword at location 5000 from the contents of register 5.

SH 5, 2952 (0, 4) Consider the following symbolic program:

LH	1,	2048	(0,	0)
AH	1,	2050	(0,	0)
STH	1,	2052	(0,	0)

Given the following data (shown in hex), show the contents of the storage area after execution of program #1.



|--|

In the preceding program, the halfword from location 2048 (004A) was loaded into register 1. Then the halfword at location 2050 (FFFA) was added to it. The resulting answer was then stored as a halfword (0044) at location 2052.

Consider the following program:

SR	1, 1
AH	1, 2048 (0, 1)
AR	1, 1
ST	1, 2048 (0, 0)

Given the following data in storage (shown in hex), show the storage contents after execution of program #2. If you have trouble analyzing program #2, continue on to the next frame and do the step-by-step analysis of the program.



00	00	АВ	FE	вв
			L.,	

If you had the correct answer, you analyzed the program quite well. You may proceed to program #3 or you may continue with the following frames and review your solution. If you had the wrong answer, proceed with the following frames, which will analyze program #2 step-by-step.

The first instruction will cause the contents of register _____ to be subtracted from register _____.

1 1	Subtracting register 1 from itself will reduce its contents to
zero	The second instruction will add a (byte/halfword/word) from storage to register

The effective address of the storage operand will be generated by adding the displacement of 2048 and the contents of register _____ which will be

1

zero; Because register 0 was specified for the index register, it wasn't used in generating the storage address.

•

	The second instruction will add the halfword from byte locations and to register 1.
2048	After the second instruction has been executed, register 1 will contain
2049	(in hex)
000055FF	The third instruction will cause the contents of register to be added to the contents of register
1 1. In officiat, this will	After execution of the 3rd instruction, register 1 will contain (in hex)
double the contents of register 1.	·
0000ABFE as shown be	low
000055FF	Reg 1
+ 000055FF	Reg 1
0000ABFE	
	The 4th instruction will cause the contents of register 1 to be stored
	in byte locations through .

2048

2051; Notice that the 4th instruction was ST and not STH. This meant that the entire contents of the register was stored.

Consider the following program:

LH	3, 0 (0, 1)
AH	3,2(0,1)
MH	3,4(0,1)
SH	3,6(0,1)
STH	3,8(0,1)

Given the following data (shown in hex), and assuming register 1 contains 2048, show the storage contents after execution of program #3.



Notice the use of general register 3 in program #3 to accumulate the results of the program. The final result is then stored in main storage.

If you analyzed the program without difficulty and obtained the correct result, you may proceed to program #4. Otherwise, <u>continue</u> with the following step by step analysis of program #3.

The 1st instruction of program #3 loaded register 3 with the contents of byte locations ______ and _____.

n will cause the bytes at locations and d to the contents of register 3.
gister 3 after executing the 2nd instruction will be
g answer as 32 binary bits.
on will cause the contents in register 3 to be multiplied eation and
the 3rd instruction register 3 will contain (in hex):

Analyzing Fixed Point Programs 95

.

For your convenience, this is a repeat of Program #3.

LH	3, 1	(0,	1)
AH	3,2	(0,	1)
MH	3,4	(0,	1)
SH	3,6	(0,	1)
STH	3, 8	(0,	1)



The binary multiplication is shown in the following example. The example uses only the four low-order bits as the remaining bits are zero anyway.



16	Consider the following program:
31	
2056	Assume register 9 contains the address 2048.
2057	
	L 1, 0 (0, 9)

\mathbf{M}	0,4(0,9)	
D	0,8(0,9)	
М	0, 12 (0, 9)	
ST	1, 16 (0, 9)	

Given the following data (shown in hex), show the storage contents after execution of program #4.

LOCATION		BEI	FORE			AF	TER	
2048	00	00	00	04				
2052	00	00	00	02				
2056	00	00	00	07				
2060	00	00	00	10				
2064	11	00	00	FO				

Locations 2048-2063 are unchanged. Locations 2064-2067 contain



If you analyzed the program without much difficulty and obtained the correct result, you may proceed to program #5. Otherwise <u>continue</u> with the following step-by-step analysis of program #4.

For your convenience, this is a repeat of Program #4.

L	1,	0	(0,	9)
Μ	0,	4	(0,	9)
D	0,	8	(0,	9)
Μ	0,	12	(0,	9)
\mathbf{ST}	1,	16	(0,	9)

The first instruction of program #4 will cause register _____ to be loaded with a word from byte locations _____ through _____. The condition code _____ (will/will not) be changed as a result of 1 the first instruction. 20482051After execution of the first instruction register 1 will contain (in hex): will not The second instruction of program #4 will multiply the contents of register 0000 0004 by the storage word in byte locations _____ through _____. In the second instruction, the original contents of register 0 1 2052 (are ignored/ should be zero). 2055The product of the multiplication is developed as a doubleword. The highare ignored order word is placed in register ____ with the low-order being placed in register ____. 0 The sign of the product (from the second instruction) is in bit position of register ____. 1 0 After execution of the second instruction, the contents of register 0 and 1 will be: (indicate your answer in hex) 0 REG 0 REG 1

0 0 0 0 0 0 0 0	0 0 0 0 0 0 8
REG O	REG 1
	As a result of the second instruction, the condition code
will not; The multi	ply and divide instructions do not change the condition code.
	The third instruction will cause the doubleword in registers and to be divided.
0, 1; This doublewo	ord is the dividend. It was the product of the previous multiply instruction.
	The divisor for the third instruction comes from byte locations
2056 2059	Since the third instruction has a dividend of $+8$ and a divisor of $+7$, there will be a quotient of and a remainder of
+ 1 + 1	The quotient will be placed in register and the remainder in register
1 0	Show in hex the contents of registers 0 and 1 after executing the third instruction.
	REG 0 REG 1
0 0 0 0 0 0 0 1 REG 0	0 0 0 0 0 1 REG 1
REMAINDER	QUOTIENT

For your convenience, this is a repeat of Program #4.

\mathbf{L}	1, 0	(0, 9)
Μ	0,4	(0, 9)
D	0, 8	(0, 9)
Μ	0, 12	(0, 9)
\mathbf{ST}	1, 16	(0, 9)

The remainder from the third instruction _____ (is/is not) ignored in executing the fourth instruction.



2312

20 bytes; Since all	Consider the following program.						
were of the RX format, each instruc-	Assume th register 9	Assume that the <u>program</u> begins at location 2048 and that general register 9 contains the base address of 2048.					
words or 4 bytes in	LOCATIO	<u>N_</u>	INSTRU	UCTION			
length.	2049	т.,	1 956	(0 0)			
	2048	L M	1, 230	(0, 5)			
	2052	LTR	0,200	(0, 0)			
	2058	BC	4 , 18	(0 9)	R 1 field is the		
	2062	BC	15, 22	(0, 9)	Mask Field		
	2066	LCR	0.0	(0,0)			
	2068	LCR	1, 1				
	2070	ST	0, 264	(0, 9)			
	2074	ST	1, 268	(0, 9)			
	Which of t at location	he following s a 2056 (circle	tatements is coone):	orrect conc	erning the instruction		
	a.	This instr	uction does not	hing useful.			
	b.	b. This instruction will set the condition code according to the					
b; The purpose of the	"load and tes The instru product of negative) 1	t" instruction action at locat the previous number.	is to test the c ion 2058 will ca multiply instru	eontents of a ause a ''bran action is a	nch" only when the (positive/		
negative	The instru unconditio	nction at locat nal) ''branch.'	ion 2062 is a(n) ')	(conditional/		
unconditional; 15 in the R1 field would be all bits (1111).	Given the locations 2	following data 2312 through 2	in main stora 319 after prog	ge show (in ram #5 is e	hex) the contents of xecuted.		
This will always	Location	Befor	<u>e</u>				
result in a "branch"	2304	0 0 0	$0 \ 0 \ 0 \ 0 \ 1$				
	2308	FFF	FFFFF				
	2312	FFF	FFFFF				
	2316	0 0 0	0 0 0 0 0				
	F	AFTER					
			1 1				

Analyzing Fixed Point Programs 101

2319

00	00	00	01	00	00	00	01
2312	-						2319

In the previous program problem, a value of +1 was multipled by a value of -1. The product would be -1. However, in the program, negative products were complemented prior to being stored. As a result, a value of +1 is stored in locations 2312-2315 and in locations 2316-2319.

PROGRAM #6

Consider the following program. Assume that register 1 has a base address of 2048.

Location 4096	\mathbf{LH}	15, 0 (0, 1)
	\mathbf{SH}	15, 2 (0, 1)
	\mathbf{CH}	15, 4 (0, 1)
	BC	6, 2052 (0, 1)
	STH	15, 6 (0, 1)
Location		Data in Hex
2048		0 0 0 0
2050		FFFF
2052		$0 \ 0 \ 1 \ 0$
2054		0 0 0 0

The subtract instruction will be executed: (Circle one of the following.)

a.	Once	
b.	Seven	times

- c. Sixteen times
- d. Fifteen times

c. Sixteen times If you had the correct answer, you did fine. You may then proceed to program #7. If you didn't have the correct answer, <u>continue</u> with the following analysis of program #6.

As a result of executing the first instruction of program #6, register 15 will be loaded with a value of _____.

zero	The second instruction will subtract a value of from register 15.
-1; Same as hex FFFF.	After the second instruction is executed for the first time, register 15 will contain a value of
+1; 0 - (-1) = +1	In effect then, the second instruction will cause a value of 1 to be (subtracted from/ added to) register 15.
added to	The third instruction will compare the contents of register 15 to a value of
+ 16; Location 2052 has a hex 0010 which is a value of $+ 16$.	After the compare instruction has been executed the first time, the condition code will contain $(00/01/10/11)$.

01; As shown below.

Condition Code After A Compare Operation

00	-	Equal
01	-	1st Operand is Low
10	-	1st Operand is High
11	-	Impossible after a Compare

The fourth instruction is a "branch on condition." The PSW condition code will be tested for which of the following settings: (Circle one or more.)

a.	00
b.	01
c.	10
d.	11

b, c; As shown below.

R1 field of "branch on condition" instruction



As a result of its R1 field, the fourth instruction is equivalent to a "branch unequal" instruction. A successful "branch" will be taken the first _____ (15/16) times this instruction is executed.

- 15 The sixteenth time that the fourth instruction is executed, a "branch" will not be taken because the condition code will contain (00/01/10/11).
- 00 The sixteenth time through the program, the "store" instruction will be executed. At this time a value of _____ will be stored.

PROGRAM #7

+ 16; Hex 0010 This program will be written by you. Use only the instructions that you have learned so far. Don't hesitate to refer to the Principles of Operations manual.

A man borrows 1,000 (A) from a bank. A 6% (B) service charge is added to the principle. The man agrees to pay off the debt with 12 monthly payments (C). What will his monthly payment (D) be.

Which of the following equations could be used to solve the above problem:

a. $\frac{AB + A}{C} = D$. b. $\frac{A \times B}{C} = D$ c. $\frac{A}{C} + AB = D$
a.
$$\frac{AB + A}{C} = D$$

Substituting the values given in the problem we have:

(1)	$\frac{\$1000 \times .06 + \$1000}{12}$	=	Monthly Payment
(2)	$\frac{60 + 1000}{12}$	=	Monthly Payment
(3)	<u>\$1060</u> 12	=	Monthly Payment
(4)	\$ 88 . 33	=	Monthly Payment

Given the following data, draw a flowchart of the instructions necessary to solve the problem. Be sure to adjust for the decimal point after multiplication.



Write the necessary symbolic instructions to solve the problem. Use registers 0 and 1 for the accumulators. Assume register 8 has a base address of 2048. Note: Adjust decimal point by dividing by a + 100.

Given:

.

LOCATION	OPERAND	COMMENT
2048	+100000	\$1,000.00
2052	+6	6% (.06)
2056	+12	# of months
2060	Stored Result	\$XX.XX
2064	+100	To adjust decimal point

106 Analyzing Fixed Point Programs

\mathbf{L}	1,	0	(0,	8)
M	0,	4	(0,	8)
D	0,	16	(0,	8)
Α	1,	0	(0,	8)
D	0,	8	(0,	8)
\mathbf{ST}	1,	12	(0,	8)

The reason the product was divided by +100 to adjust the decimal point is this: The decimal values are being carried as binary values with a base of two. Therefore, we can't adjust the decimal point by shifting the register.

Do you need a review? If you think that you may require a review of areas of this book, do the following:

Read the learning objectives at the beginning of each section.

You should review only those areas where you think that you cannot do what the objective indicates.

Starting on the next page is a self-evaluation quiz. It will allow you to check your overall understanding of fixed point instructions.

REVIEW QUESTIONS ON FIXED POINT BINARY OPERATION

- Use <u>only</u> the Appendix section of the Principles of Operation manual to answer these questions. When you are done, check your answers with the answers on page 113, and allow yourself five points for each correct answer. If your score is less than 80, review the areas of this text that correspond with the questions answered incorrectly.
 - 1. Which of the following represents a decimal value of -26 as a half-word binary operand?
 - a. 1000 0000 0010 0110
 - b. 1111 1111 1101 1010
 - c. 1000 0000 0001 1010
 - d. 1111 1111 1110 0110
 - e. None of the above
 - 2. Which of the following instruction formats is used to add both halfword and word binary operands?
 - a. RR
 - b. RX
 - c. RS
 - d. SI
 - e. SS
 - 3. Columns 1 5 of an IBM card are punched 1, 2, 3, 4, and 5 respectively. It is desired to process this field as a binary word operand. Which of the following statements is true.
 - a. The data field is automatically converted into a binary operand when read into storage. All that is necessary is to use the ''load'' instruction.
 - b. The data field is read into storage as packed decimal data. The "convert to binary" instruction will change the data to the binary format and load the register.
 - c. The data field is read into storage as zoned decimal data. The "convert to binary" instruction will change it to the binary format and load the register.
 - d. The data field is read into storage as zoned decimal data. The "pack" instruction must be used to change it to packed decimal data. The "convert to binary" instruction can then be used to change it to the binary format and load the register.
 - e. None of the above.

- 4. The "convert to decimal" instruction:
 - a. Stores the contents of a register as packed decimal data into a variable length storage field.
 - b. Stores the contents of a register as zoned decimal data into a fixed length storage field.
 - c. Stores the contents of a register as packed decimal data into a fixed length storage field.
 - d. Converts the contents of a register into packed decimal data and leaves this decimal data in the register.
 - e. None of the above.
- 5. Which of the following programming exceptions is not possible on a "convert to binary" instruction?
 - a. Specification
 - b. Addressing
 - c. Data
 - d. Protection
 - e. None of the above
- 6. What is the result of the following "unpack" instruction?





- a. 01 02 02 02 F7
- b. F1 F2 F2 F2 F7
- c. F1 F2 F2 F2 7C
- d. F1 F2 F2 F2 C7
- e. None of the above.
- 7. Given the following fixed point "add" instruction:



Which of the following would be the resulting contents of register 2?

- a. 7 4 3 B F 0 A 9
 b. 7 4 3 A F 0 A 9
- c. 743AF0AD
- d. FFFFF0A9
- e. None of the above.

8. Given the following fixed point "multiply" instruction, which of the statements is true?



- a. The "multiply" instruction will be executed and the product will be placed in registers 3 and 4.
- b. The "multiply" instruction will be executed and the product will be placed in registers 2 and 3.
- c. The "multiply" instruction will be executed and the product will be placed in register 3.
- d. The "multiply" instruction will not be executed. There will be a program interrupt because the multiplier is zero.
- e. The "multiply" instruction will not be executed. There will be a program interrupt because an odd register is being addressed as the multiplicand.
- 9. Which of the mnemonics represents the instruction that would cause the following result?

```
1st operand-00FFEEAA2nd operand-AABBCCDDResult-564421CD and a condition code of 10.
```

- a. AR
- b. AH
- c. ALR
- d. SR
- e. SLR

10. Which of the following statements is false?

- a. Binary operands must be converted to decimal to have a punched card output.
- b. On a fixed point "add" instruction, the signs are not analyzed. Instead, the operands are always added without complementing an operand.
- c. The arithmetic results (not including the condition code) of "algebraic add" and "logical add" operations are always the same.
- d. A fixed point overflow will not always cause an interrupt.
- e. None of the above.
- 11. Which of the following instructions (mnemonics) will not set the condition code?
 - a. LR
 - b. LTR
 - c. LNR
 - d. LPR
 - e. LCR

12. Given the following LNR instruction, what will be the resulting contents of register 7?



- a. 8000007
- b. 0000007
- c. FFFFFF9
- d. FFFFFF8
- e. None of the above.
- 13. Which of the following is true concerning "compare" instructions?
 - a. The first operand is occassionally changed as a result of the comparisons.
 - b. The condition code is always set to one of three settings by the comparison.
 - c. An automatic branch will result when two operands compare equal.
 - d. All of the above.
 - e. None of the above.
- 14. Which of the following is true concerning the "algebraic compare" instructions (C, CH, CR)?
 - a. A positive operand is always higher than a negative operand.
 - b. If both operands are negative, the smaller absolute value is considered the higher operand.
 - c. A zero value always compares higher than a negative value.
 - d. All of the above.
 - e. a or c above.
- 15. Given the following CR instruction, what would be the resulting condition code?

CR INSTRUCTION 19 7 4 A7654321 700000A REG 4 REG 7.

a.	0	0

- b. 01
- c. 10
- d. 11
- e. None of the above.

- 16. Which of the following is true concerning the "shift" instructions?
 - a. The "shift" instructions are used to adjust the <u>decimal</u> point of an operand.
 - b. When shifting left, bit position 0 is always changed.
 - c. When shifting right, bit position 0 is always propagated to the right.
 - d. The number of places to be shifted is determined by the rightmost bits of the generated address.
 - e. All of the above.
- 17. Which of the following instructions would have produced the indicated result?

Register before - A 0 F F F F F F Register after - F F F F F F 8 0

- a. "Shift left algebraic" seven places.
- b. "Shift left algebraic" eight places.
- c. "Shift left logical" seven places.
- d. "Shift left logical" eight places.
- e. None of the above.
- 18. Which of the following is true concerning the "store multiple" instruction shown below?

		-		•	
STM INSTRUCTION	90	7	6	0	800

- a. Registers 7 15 will be stored in that order.
- b. No registers will be stored because the R1 field is larger than the R3 field.
- c. Registers 6 15 will be stored in that order.
- d. Only registers 7 and 6 will be stored and in that order.
- e. Registers 7 15 and 0 6 will be stored in that order.
- 19. Which of the following programming exceptions can occur on a fixed point "add" instruction (RR format)?
 - a. Specification
 - b. Addressing
 - c. Data
 - d. Fixed Point Overflow
 - e. Protection
- 20. Which of the following programming exceptions can be masked so that a program interrupt does not occur?
 - a. Specification
 - b. Addressing
 - c. Data
 - d. Fixed Point Overflow
 - e. Protection

ANSWERS TO SELF-EVALUATION QUESTIONS

1.	d	
2.	b	
3.	d	
4.	с	
5.	d	
6.	b	
7.	b	
8.	е	
9.	d	
10.	a	
11.	a	
12.	с	
13.	b	
14.	d	
15.	b	
16.	d	
17.	a	
18.	е	
19.	d	
20.	d	

.

You have now finished the course on fixed point instructions. The next course will deal with the logical and decimal instructions. At that time, you will receive more programming problems.

Before proceeding to the next book of this System/360 Introductory Programming Course, fill out and return the <u>Course Evaluation Sheet</u> (located in the back of the book).

Alphabetical Index

Page
Add and Subtract Instructions - Logical
Add Instructions - Algebraic
Analyzing Fixed Point Programs - Section V
Compare Instructions
Convert to Binary Instruction
Convert to Decimal Instruction
Converting Data To/From Binary - Section II
Divide Instructions
Fixed Point Instructions - Section III
Fixed Point Programming Exceptions - Section IV
Load Instructions
Multiply Instructions
Pack Instruction16
Program Problem #1
Program Problem #2
Program Problem #394
Program Problem #4
Program Problem #5 101
Program Problem #6
Program Problem #7
Review of Data and Instruction Formats - Section I 1
Review Questions on Fixed Point Binary Operations108
Shift Instructions - Algebraic
Shift Instructions - Logical
Store Instructions
Subtract Instructions - Algebraic
Unpack Instruction

Book 3 System/360 Fixed Point Binary Operations Student Course Evaluation

You can make this course and all future courses more useful by answering the questions on both sides of this sheet and giving us your comments.

Do you feel that you have an adequate understanding of the learning objectives that are listed at the beginning of the following sections?



List any technical errors you found in this book.

Comments

. . ~ .

Please complete the information block on the opposite side. Thank you for your cooperation. For form R23-2957-1

LIGIT ENGINEERING COUCATION - Student Course Evaluation

, in anymeering coucation - Student Course Evaluation			IBM	
Student 1	Name	Man Number	B/O Number	Area Number
Student:	Please review this evaluation with the person adm the book and send to the FE Education Center via	linistering the c IBM mail.	ourse; then rem	ove it from
	 Were you given a copy of this text to write in an How many hours per day were scheduled for thi Were you interrupted during this time? How many hours were needed to complete this of Did you require assistance during this course? (If your answer is yes, explain in the comments) 	nd keep? s course? _ course? _ s section)	Yes	─ No
	• Indicate your understanding of the total course.	Excellent	Good 🔄 Fair	Poor
	To be completed by course administr	ator		Date
Reviewed	d by:			
	To be completed by FE Education Plan	ning		Date
Reviewee	d by:			

	· · · · · · · · · · · · · · · · · · ·
IBM Corporation	
FE Education Planning	
Department 911	
Department 711	
South Road	
Poughkeepsie, N. Y. 12602	

FO

TEAR HERE

t

ב ٦ כ

1

ſ

TEAR HERE

1

t

FOL



IBM International Busines's Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601