File Wo. S360 (Mod.20)-21 Of the Mo. GC26 3602-5



Systems Reference Library

IBM System/360 Model 20 Card Programming Support Basic Assembler Language

This reference publication provides programmers with the information required to write programs in the Basic Assembler language of the IBM System/360 Model 20.

The Basic Assembler language provides the user with a convenient means of making full use of the operational capabilities of the Model 20. Programs written in the Basic Assembler language (source programs) are translated into machine-language by means of the Basic Assembler program.

The description of the language includes rules for writing source programs and explanations of the instructions for controlling the Basic Assembler program. In addition, this publication includes a number of tables for convenient reference and conversion. Time and storage requirements are listed in a separate section. An extensive sample program is given to illustrate Basic Assembler language programming.

The description of the card and tape versions of the Basic Assembler program is confined to the aspects that affect the planning and writing of source programs.

Readers of this publication should be thoroughly familiar with the contents of the SRL publication <u>IBM</u> <u>System/360 Model 20</u>, Functional Characteristics, Order No. GA26-5847. Titles and abstracts of other Model 20 SRL publications are contained in the publication <u>IBM</u> <u>System/360 Model 20</u>, <u>Bibliography</u>, Order No. GA26-3565.




CPS













Seventh Edition (May, 1969; reprinted January, 1971)

This is a reprint of GC26-3602-5 incorporating changes issued in Technical Newsletter GN33-8612, dated April 6, 1970.

This edition applies to the following program version and modification levels of IBM System/360 Model 20, Card Programming Support, Basic Assembler, and to all subsequent versions and modifications until otherwise indicated in new editions and Technical Newsletters.

Program Number	Version/Modification
360T-AS-001	3/7
360T-AS-110	2/0
360U-AS-130	2/2
360U-AS-153	2/0

Changes are continually made to the information herein; before using this publication in connection with the operation of IBM systems, consult the latest SRL Newsletter, Order No. GN20-0361, for the editions that are applicable and current.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for reader's comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Laboratory, Publications Department, P.O. Box 24, Uithoorn, Netherlands.

© Copyright International Business Machines Corporation 1965,1966,1967,1969

Prerequisite to using this publication is a thorough knowledge of IBM System/360 Model 20 machine operations, particularly storage addressing, data formats, and machine instruction formats and functions. It is assumed that the reader has experience with programming concepts and techniques or has completed basic courses of instruction in these areas.

Publications closely related to this one are:

IBM_System/360_Model_20:

<u>Functional Characteristics</u>, Form A26-5847.

<u>Card Programming Support, Basic Assembler (Card), Operating Procedures</u>, Form C26-3802. <u>Card Programming Support, Basic Assen-</u> <u>bler (Tape), Operating Procedures</u>, Form C24-9011.

Card Programming Support, Input/Output Control System, Form C26-3603.

Input/Output Control System for the Communications Adapter, Form C26-3606.

<u>Input/Output Control System for the</u> <u>Binary Synchronous Communications Adapt-</u> <u>er</u>, Form C33-4001.

<u>Card Programming Support, Basic Utility</u> <u>Programs, Functions and Operating Proce-</u> <u>dures</u>, Form C26-3604.

Titles and abstracts of other Model 20 SRL publications are contained in the <u>IBM</u> <u>System/360 Model 20 Bibliography</u>, Form A26-3565.

CONTENTS

IN	De Ba BA Mi La	fi si SI ni xi	n C C m	it A A un	i IS IS	s s s s s	n E Y y	s m) Ml s' s'	b] 31 t@	le LE en	er CR			ar AN nf	ig IG	u U g	a A u	g G r r	e E ai	: F ti	st FE	a A n	t T	en UF	ie E	S	•	•	•.	6 6 7	
LA Co	Sy: Ex	UA ng La lf mb	G ei Cl	E C g u h a D e S S	n ia ia ia ia ia ia ia ia ia ia ia ia ia	vt gai	• e c n • n	n Fo te	· si si ng		n ia S T	· st c e e	s t r	• • • •		đ	• • • • •	С	•	nf		• • • • • •	e	• • •	· · · · · · · ·		•	•	• • • •	9 9 11 14 14 15 16 17 19	
St	Sy Ex Ab ne se Us	ag fe pl so ra R in	e o i i i i i i i i i i i i i i i i i i	A Li ci ut at	d .c.t.e.n .s	d d t	r (A (eU	e: A(D: P: s		se lr pl re eu	i i i i i i i i i i i i i i i i i i i	s e s t o	s ay i	ir ng Re			d rs	r et s	· · · · · · ·			n g	g	•	• • • • • • •		•	• • • • •	•	20 20 20 21 22	
A E	850	LU	T:	Е	A	N	D		R I	EI	20	C	A	Γ <i>Ι</i>	A E	BL	, E		P	RC	00	R	A	MM	II	N	G	•	•	26	
PF	ROG Sa											•		•					•					•			•		•	27 28	
DE	EFI EQ DC DS	U U -	T .)N E)e	q f f	I u i	N a n e	S! Ee		St	C yı n	T m s	IC bc ta ag		t	•		•		•	•		• • •	• • •		•	• • •	• • •	29 29 29 32	
BA	SI ST EN OR	C A R D G	A : T 	5 S - -	E	n e	B S d S	L) ta e		R ct E L	C P	P P C		r H og gr t i	RC II a	a m	m	I C	N : 0 1	51 ur	r F	U	C r	т I • •	:0	N	s • •	•	• • •	34 34 34 35	
In	PU XI CI TI Se Pu '0	0 0E gu t/	e:	- - nc	E C e	x o T u	e n e o t	ci ti si		te 5] I/ ac		I: P: O	n) nj u† I:	pu pu t/ ns In	it 1 7 St	/ / u :t	00 tur	u p c u		pu pu t ic	it a on	n S	d s	E	Br	a	•			37 37 39 40 40 41	
Ma	CH ich ist RR RX	in ru F	ie ic 'o	-] ti cn	In .o na	n t	t	r) Fo		ct כת •	i a	o t:	n	ľ	1 n	ie	m	0	n	ic		C	0				•	• • •	• • •	43 45 45 45 45	

					-		ıt		•		•	•		•	•	•	•	•		•	•	•	•	•	•	•	47	
	S	S	F	0	r i	n a	ιt		•		•	•	·	•	•		•	•		•	•	•	•	•	٠	•	48	
Ту	P	e	5	0	f	ľ	la	Ċh	ii	n	е	C)p	e	ra	ı t	i	or	s		•	•	•	•	•	•	49 49	
	B:	ir	ıa	r	У	P	ΙĽ	it	h	M	e	t i	C			,	•	•		•	•	• •	•	•	•	•	49	
	1	n s	5t	r	u	ct	:i	or	۱S		f	21		В	iı	۱a	r	У	A	ri	.th	Μe	et.	ic	•		51	
	D	ec	:i	m	a]	L	A	ri	t	hı	m e	et	i	с			•	•		•	•	•	•		•	•	53 55	
	I	n٩	st	r	u	c t	:i	on	۱s	: :	f	21		D	ec	:i	m	a l		Ar	it	hn	ie	ti	с		55	
	No	or	<u>-</u>	A	ri	i t	h	мe	et	i	С	C)p	e	Γâ	١t	i	o r	s		•						61	
																					iet							
																				•							62	
								5									:					•	•	•	•		69	
	T	. c	- -	-	,1 - 11 -	~ 4	9	~ r			• •									•		::	:		•	:		
	Ŧ	11 2	sι	r	u	- 1	- 1	01	15	•	T (51	•	D	τc	. 11	С.	n	0	pe	:La	-u	.0	ns	•	•	10	
				~		~		~ ~									~										-	
TH																					•.	•	•	٠	•		72	
Ba	S.	10	2	A	SS	5 E	em	pT	e	r		(0	a	r	d	V	e:	C S	:1	on	s)				•	•	72	
Ba	S	10	2	A	s	56	em	bl	.e	Γ		(]	'a	P	е	V	e	rs	51	on	ıs)		•	•	٠	٠	73	
DI	A	G١	10	S	T:	ΣC	:	ΜE	S	Si	A (GE	S				•			•	•	•	•	•	•	•	74	
Lo	a	đj	. n	q	(٦t	ŗ	ec	t]	Pı	c	q	r	an	າຣ					:				•	•	74	
ΡE	R	F ()R	M	A I	N C	E	E	A (Т	A										•						75	
	M	a ·	i n		S	h r	n r	ao		. 1	R	a r	r 13	i	re	Э ПП «	6	n t	. 5	•	•		Ţ	Ţ	Ţ		75	
	τι· π·	i n	20		D/	20		ir	6		<u> </u>		۳. ح	-		- 11	ř		Ā	U		. i		n •	•	•	75	
	1. m		e		ne D	=9	u	11	e	tu e	=1		3				ر ب س	ar	u		er	51	.0.	n	•	•	75	
	T.	11	ne		R (9 G	Įu	11	e	m	eı	יח	s			•	T	a Į	e	v	er	S 1	.0	n	٠	•	15	
		_		_			_	• •	_	_			_				_											
																					SE							
LA	N (G١	JA	G	Е			•	•		•	•		٠		,	•	•		•	•	•	•	•	•	•	76	
St	a	tj	. n	a	i f	t h	ıe	Ē	'r	o	b]	Le	m													•	76	
Wr	i	t.:	i n	a	ł	E P	ne	S	0	u	г	ce		p	ra	λa	ra	аπ	ı							•	76	
	TT 1	h d	<u> </u>	ट . म	1,	 		ha	r	+ '					_	- 9	-		•	- ·	-	-	•	•	•	•	76	
	1 I T	n e		1	τĊ) W 1	-	11 a		Ľ	• 1	•		•	_		•	•		•	•	•	•	•	•	•	70	(
	1	n.	Lt	1	d.	11	. Z	11	ig		τ	ne	•	P	L.C)g	L	a II	ł								74	
	(:	51	. W	T	1-	- 5	T	МТ	3)		•		•	•		•	•		•	eas	٠	٠	٠	٠	٠	76	
	D	at	za		C	ЪI	۱S	ta	n	t	s	а	l n	d	ľ	ł٥	r	k	A	re	eas							
	(51	M	т	4-	- S	Т	ΜT	1	5))			•			•	•			•	•	•	•	•	•	77	
	P	r	bd	r	a١	m	R	ou	۱t	i	ne	э	(S	TI	1T	1	6-	٠S	ΤĽ	1T2	4)					78	
	01	n t	ر. م	11	t	1	S	тM	T	2	5-	- 9	:m	M	T :	35	١.				•	.'	_		-		79	
	D		.t.	-	ə ı	י ת	E	nđ	-	1	5,	г N	i T	ົຈ	61		'	•		•	•	•	•	•		•		
10		~ "	/9 .h	ī		 	, "	11.u + h	٠ _	V.	с. С/			2	2,	n		•		•	.*	•	•	•	•	•	80 80	
AS	5	en	10	T.	T 1	19		ιn	e		50) U	L	Ç	e	P	T	99	μ	aii	l	•	•	•	•	•	00	
	C	01	lt	r	0.	L	C	aı	d		٠	•		٠	•		٠	•		•	•	•	٠	•	•	٠	80	
	D:	ĺð	١g	n	0.5	st	i	С	R	u	1]	•		٠		•	•	•		•	•	٠	•	•	. •	•	80	
									U	Μ	M	A F	Y		OI	2	Β.	AS	SI	С	AS	SI	ΕM	ΒL	ER			
IN	S'	ΓI	RU	С	T I	I C) N	S														•				•	82	
AP	P	E	ID	т	Y	F	٤.	· c	: n	M	MI	A F	v		OF	2												
MA																											83	
ΓA	C	п.		Ŀ,		LD	10	ΤU	U	С.	1.	LC	NI V	ວ	•		•	•		•	•	•	•	•	•	•	03	
				_			_	-								_	_			_			_					
															01	2	I	NF	0	T/	′0 U	ΤF	יטי	т				
IN	S	Τł	۲U	C	T:	ΓC) N	S	٠		•			•	•	•	•	•		•	•	•	٠	•	٠	•	84	
AP	P	El	١D	I	X	Ε).	5	; U	M	M	A F	Y		OI		D	IA	G	NC)ST	IC	2					
ΜE	S	s I	G	E	S			•			_			_						_							86	
	~			-	~	•		•	•		•	. •		•	•		•	•		•	•	•	•	•	•	•	00	
۸ T			a D	+	v	τ	,	~	• ^			T IT	· -	~	NT	~	0										00	
AP	· • •		N D	T	X	r	•	C	.0	N.	υ.	11	1	0	N	C	0.	DE	2		•	•	•	•	٠	•	88	
	P						_	-		_	_			_														
									٩Η.	A	R	A (T	Е	R	С	0	DE	S		•	•	-				89	
A P			١D	I	Х	ł	•	U.															•	•	•	•		
A P			١D	I	X	1 .	•																•	•	•	•		
	P	El									A :	DI	EC	I	MZ	۱L	- ;	DE	EC	IM	IAL	N		• MB	• ER	•		
A P	P P	E I E I	٧D	I	X		;.	Н	ΙE	X							- 1	DE	EC	IM.	IAL	N	U	MB	ER			
	P P	E I E I	٧D	I	X		;.	Н	ΙE	X						\L •	- ;	DH •	C	IM.	IAL •		101	мв •	ER	•	93	
A P CO	P P N	EI EI VI	N D E R	IS	X		;. I	H	I E B	X L	E	•	۰.	•		•	•	DH •	EC	IM.	IAL •		יטו י	MB	ER	•	93	
A P	P P N	EI EI VI	N D E R	IS	X I(;. I	H	I E B	X L	E	•	۰.	•		•	•	DH	C	IM. •	IAL •	N •	יטו יייי	мв •	ER •	•		
A P CO	P N P			IS	X X	C N C F		H TA G		L D	E S	SF	R	• Y	•	•	•	•		•	•	•	•	•	•	•	93	

Computer programs may be expressed either in machine language, in other words, language directly interpreted by the computer, or in a symbolic language, which is more meaningful to the programmer. The symbolic language, however, must be translated into machine language before the computer can execute the program. This function is accomplished by an associated processing program.

Of the various symbolic programming languages, Assembler languages are closest to machine language in form and content.

The Basic Assembler language discussed in this manual is a symbolic programming language for the IPM System/360 Model 20. It enables the programmer to use all Model 20 machine functions, as if he were coding in Model 20 machine language.

The Basic Assembler program translates or processes programs written in Basic Assembler language into machine language for execution by the computer. The program written in the Basic Assembler language used as input to the Basic Assembler program is called the <u>source program</u>; the machine-language program produced as output from the Basic Assembler program is called the <u>object program</u>. The translation or processing procedure performed by the Basic Assembler program to produce the object program is called <u>assembling</u> or <u>assembly</u>.

Four versions of the Basic Assembler program are available:

- a. Two card versions. These are two-pass programs for a Model 20 system that includes only card input/output devices. One of the versions permits the assembly of the macro instructions associated with the Input/Output Control System for the Binary Synchronous Communications Adapter (BSCA IOCS).
- b. Two tape versions. These versions differ from the card versions by being one-pass programs and by using magnetic tape as an intermediate storage medium, thus reducing card-handling and assembly time.

<u>Note</u>: The CPS Input/Output Control System (IOCS) routines can be assembled by means of either version.

DEFINITIONS

Terms used in this publication are defined in the glossary provided in <u>Appendix H</u>.

BASIC ASSEMBLER LANGUAGE STATEMENTS

Program statements (source statements) written in Basic Assembler language may consist of: a name to identify the statement; a symbolic operation code (mnemonic) to identify the function the statement represents; one or more items called operands, to designate the data or storage locations used in the operation; and comments.

Programs written in Basic Assembler language may consist of up to five types of instructions: definition instructions, program linking instructions, Basic Assembler control instructions, input/output instructions (including IBM-supplied I/O macro instructions), and machine instructions. There are predefined mnemonic codes for all instructions in the Basic Assembler language.

Definition instructions are used to reserve storage, to define constants, and to equate symbols to the attributes of an expression.

Program linking instructions are used to link program sections for joint execution.

Basic Assembler control instructions are used to begin assembly, end assembly, and set the location counter.

Input/output instructions designate the units used as I/O devices, and control their operation. The use of IOCS macro instructions saves programming time because it relieves the user of having to code, test, and provide linkages to his own I/O routines.

Machine instructions direct the computer to execute certain operations. The Basic Assembler produces an equivalent internal machine instruction in the object program from each machine instruction in the source program.

BASIC ASSEMBLER LANGUAGE FEATURES

Variety in Data Representation

Decimal, hexadecimal, or character representation of machine-language binary values may be employed by the programmer in writing source statements. The programmer selects the representation best suited to his purpose.

Base Register Address Calculation

The Model 20 Basic Assembler language provides for two methods of addressing:

- The address may be specified as a displacement plus a base register the contents of which are added to the displacement. The base register may be one of the general registers 8 through 15 or one of the pseudo base registers 0 through 3. (If a Submodel 5 is used, pseudo registers 0-7 are available. However, 0-3 are the only pseudo registers.)
 - When using a general register, the register contents can be controlled by the programmer.
 - b. When using a pseudo base register, the register contents are assumed to be fixed (i.e., 0, 4096, 8192, and 12288). This corresponds to what is termed direct addressing in the Model 20 SRL publication <u>Func-</u> <u>tional Characteristics</u>, Form A26-5847.
- The address may be specified symbolically without the use of a base register. In this case, the Basic Assembler assumes the clerical burden of computing storage locations in terms of a base address and a displacement.

Relocatability

The object programs produced by the Basic Assembler may be in a format enabling relocation from the originally assigned storage area to any other suitable area.

<u>Program Linking</u>

The linking facilities of the Basic Assembler language and program allow symbols to be defined in one assembly and referred to in another, thus effecting a link between separately assembled programs. This permits reference to data and/or transfer of control between programs. A discussion of linking is contained under <u>Program Linking</u>.

6 System/360 Model 20 Basic Assembler Language

<u>Program Listings</u>

A listing of the source-program statements and the resulting object-program statements is produced by the Basic Assembler for each source program it assembles. The programmer can partly control the form and contents of the listing.

Error Indications

As a source program is assembled, it is analyzed for actual or potential errors in the use of the Basic Assembler language. Detected errors are indicated in the program listing.

MINIMUM SYSTEM CONFIGURATION

The minimum system configuration for assembling and executing Basic Assembler programs is as follows. The configuration applies to all versions of the program except where indicated.

<u>Submodel 2</u>

- An IBM 2020 Central Processing Unit, Model B2 for the normal version, or C2 for the BSCA version (4096 or 8192 bytes of main storage);
- one of the following card units: IBM 2560 Multi-Function Card Machine, Model A1, IBM 2520 Card Read-Punch, Model A1, IBM 2501 Card Reader, Model A1 or A2 with either an IBM 2520 Card Punch, Model A2 or A3, or an IBM 1442 Card Punch, Model 5;
- an IBM 2415 Magnetic Tape Unit, Model 1 or 4 (for the tape versions only);
- one of the following printers: IBM 1403 Printer, Model N1, 2, or 7, IBM 2203 Printer, Model A1;

<u>Submodel 3</u>

- an IBM 2020 Central Processing Unit, Model B3 (4096 bytes of main storage);
- an IBM 2560 Multi-Function Card Machine, Model A2;
- an IBM 2203 Printer, Model A2.

Submodel 4

- an IBM 2020 Central Processing Unit, Model B4 (4096 bytes of main storage);
- an IBM 2560 Multi-Function Card Machine, Model A2;

• an IBM 2203 Printer, Model A2.

<u>Submodel 5</u>

- an IBM 2020 Central Processing Unit, Model C5 (8192 bytes of main storage);
- one of the following card units: IBM 2560 Multi-Function Card Machine, Model A1, IBM 2520 Card Read Punch, Model A1, IBM 2501 Card Reader, Model A1 or A2 with either an TBM 2520 Card Punch, Model A2 or A3, or an IBM 1442 Card Punch, Model 5;
- an IBM 2415 Magnetic Tape Unit, Model 1 or 4 (for the tape versions only);
- one of the following printers: IBM 1403 Printer, Model N1, 2, or 7, IBM 2203 Printer, Model A1.

Note 1: CPS does not support main storage sizes of 24K and 32K, but CPS programs will run on Models DC5 and E5 although only 16K bytes are used. (The maximum value of the location counter is X'3FFF'. Therefore, the Basic Assembler will not permit references to addresses greater than this.)

<u>Note 2</u>: If 7-track tapes are used, the data-conversion feature is required.

MAXIMUM SYSTEM CONFIGURATION

Basic Assembler object programs may be produced for the following maximum system configurations.

Submodel 2

- An IBM 2020 Central Processing Unit, Model D2 (16,384 bytes of main storage); with or without IBM Binary Synchronous Communications Adapter, Feature No. 2074;
- two IBM 2311 Disk Storage Drives, Model 11 or 12 (both must be the same model);
- an IBM 2415 Magnetic Tape Unit, Model 1 through 6;
- an IBM 2501 Card Reader, Model A1 or A2;
- an IBM 1442 Card Punch, Model 5;
- one of the following card units: IBM 2520 Card Read-Punch, Model A1, IBM 2520 Card Punch, Model A2 or A3, IBM 2560 Multi-Function Card Machine, Model A1;
- one of the following printers: IBM 1403 Printer, Model N1, 2, or 7, IBM 2203 Printer, Model A1;

- one of the following magnetic character readers: IBM 1419 Magnetic Character Reader, Model 1 or 31, IBM 1259 Magnetic Character Reader, Model 1, 31, or 32;
- an IBM 2152 Printer-Keyboard.

<u>Submodel 3</u>

- an IBM 2020 Central Processing Unit, Model D3 (16,384 bytes of main storage);
- an IBM 2560 Multi-Function Card Machine, Model A2;
- an IBM 2203 Printer, Model A2.

Submodel 4

- an IBM 2020 Central Processing Unit, Model D4 (16,384 bytes of main storage); with or without IBM Binary Synchronous Communications Adapter, Feature No. 2074;
- two IBM 2311 Disk Storage Drives, Model 12;
- an IBM 2560 Multi-Function Card Machine, Model A2;
- an IBM 2203 Printer, Model A2;
- an IBM 2152 Printer-Keyboard.

<u>Submodel 5</u>

- an IBM 2020 Central Processing Unit, Model D5 (16,384 bytes of main storage); with or without IBM Binary Synchronous Communications Adapter, Feature No. 2074;
- four IBM 2311 Disk Storage Drives, Model 11 or 12;
- an IBM 2415 Magnetic Tape Unit, Model 1 through 6;
- an IBM 2501 Card Reader, Model A1 or A2;
- an IBM 1442 Card Punch, Model 5;
- one of the following card units: IBM 2520 Card Read-Punch, Model A1, IBM 2520 Card Punch, Model A2 or A3, IBM 2560 Multi-Function Card Machine, Model A1;
- one of the following printers: IBM 1403 Printer, Model N1, 2, or 7, IBM 2203 Printer, Model A1;
- one of the following magnetic character readers:

Introduction 7

IBM 1419 Magnetic Character Reader, Model 1 or 31, IBM 1259 Magnetic Character Reader, Model 1, 31, or 32;

an IBM 2152 Printer-Keyboard.

<u>Note</u>: CPS does not support main storage sizes of 24K and 32K, but CPS programs will run on Models DC5 and E5 although only 16K bytes are used.

LANGUAGE COMPATIBILITY

The IBM System/360 Model 20 Basic Assembler language is compatible with the Basic Assembler language for the other models of the IBM System/360, except where differences in machine design make it necessary to include some instructions in the Model 20 Basic Assembler language that are not contained in the System/360 Basic Assembler language. The mnemonics of these Model 20 instructions are: BAS BASR CIO HPR SPSW TIOB XIO

The use of the CIO, SPSW, TIOB, and XIO instructions in Model 20 programs can be avoided by using IOCS macro instructions to satisfy input/output requirements.

Programs that are written in the Model 20 Basic Assembler language and contain statements with blank operands cannot be assembled by other System/360 Assembler programs.

In addition, the use and the functions of registers 0 through 3 in Model 20 programming differ from the corresponding registers on other models of the IBM System/360.

CHARACTERISTICS OF THE BASIC ASSEMBLER LANGUAGE

CODING CONVENTIONS

Statements in Basic Assembler language can be written in free format; in other words, the statement components need not begin in a specified column of the coding sheet. (The <u>name</u> of a statement, which must begin in column 25, is an exception to this rule.) However, the statement components must be separated from each other by at least one blank column.


For the purpose of clarity, most programmers do not use the free format but prefer to begin each type of statement component in a specific column of the coding sheet.


The Coding Form

The coding form shown in Figure 1 is designed to satisfy this preference. This form -- the IBM System/360 Assembler Short Coding Form (No. X28-6506-2) -- contains a statement field which extends from column 25 to column 71 and is broken down into three sub-fields: the name field (cols. 25-30), the operation field (cols. 32-36), and the operand field (cols. 38-71).

The column numbers on the coding form refer to the column numbers on the cards into which the source program is to be punched.

For the purpose of alignment, each entry in one of the sub-fields should begin in the leftmost column of the sub-field. Thus, the operation entry should begin in column 32 and the operand entry should begin in column 38. (Note that the name entry <u>must</u> begin in column 25.) Figure 2 shows a coding form with a number of typical statements in the Basic Assembler language.








Figure 2. Typical Statements on a Short Coding Form

STATEMENT FORMATS AND COMPONENTS

A source program that is written in the Basic Assembler language is composed of a sequence of statements. These statements have the following format:

-	· •	Operand (s)	
<	Instructio	>n>I	

Each source statement is punched into a separate card. The deck of cards that contains all the statements of one source program is referred to as the source program deck.

A statement may consist of (1) an instruction only, or (2) an instruction and a comments portion. Instruction entries and comments entries are described in two separate sections below.

Instruction Entries

The instruction entry must contain an operation entry, and may contain a name and an operand entry. These three types of entry are described in the subsequent sections.

The Name Entry: The name entry consists of a symbol that is placed in the name field of the coding form to identify the associated statement. The use of such names is optional.

In the Basic Assembler language, names must conform to the following rules.

- 1. The first character of the name must be alphabetic.
- 2. The name must not be longer than four characters.
- The name must not contain special characters or embedded blanks.
- The name must begin in column 25 of the coding form and in column 25 of the source card.
- 5. The name must be separated from the operation entry by at least one blank.

Examples of valid names:

RNT1 C345

Α

BGN

0	

Examples of invalid names:

3NBR	(the first character is not
	alphabetic)
START	(the symbol contains more than 4
	characters)

RL+8 (the symbol contains a special character)

A programming example that demonstrates the use of the name entry is shown in Figure 3.

Note 1: For all joint assemblies (i.e., whenever the programmer uses the IOCS and wishes to assemble the generated IOCS routines with his source program) user programs must not contain a name that begins with the letter I followed by three numerical characters (0-9). In addition to this, the name assigned to a file must not appear in the name field of any statement in the source program.

Note 2: User programs for joint assemblies with the BSCA Basic Assembler <u>must not con-</u> tain a name that begins with the letters ID followed by two numerical characters. User programs for both joint and <u>separate</u> assemblies of the BSCA Basic Assembler must not include the type codes of the BSCA macro instructions in a name field.

<u>The Operation Entry</u>: The operation entry consists of a <u>mnemonic</u> operation code that represents a <u>machine instruction</u>, a Basic Assembler instruction, or an IOCS macro instruction.

A mnemonic operation code consists of up to five alphabetic characters. It must be separated from the name entry and the operand entry by at least one blank column each.

To understand the terms used in this publication, a clear distinction must be made between (1) a machine instruction written in Basic Assembler language and (2) a Basic Assembler instruction.

A machine instruction written in the Basic Assembler language is an instruction to the computer. General descriptions of these instructions are contained in the section <u>Machine Instruction Statements</u>. Detailed descriptions of machine instructions are contained in the SRL publication IBM System/360 Model 20, Functional Characteristics, Form A26-5847.

A Basic Assembler instruction is an instruction to the Basic Assembler program. The functions of Basic Assembler instructions are summarized in Appendix A. Detailed descriptions are contained in the pertinent sections of this publication.

Characteristics of the Basic Assembler Language 11



The IOCS macro instructions are summarized in the section <u>Input/Output Macro</u> <u>Instructions</u>. Detailed descriptions of these macro instructions are contained in the SRL publication <u>IBM_System/360_Model_20</u> <u>Card Programming Support, Input/Output Con-</u> <u>trof_System</u>, Form C26-3603.

The following are examples of valid operation codes:

LH	load halfword
A H	add halfword
MVC	move characters
ORG	reset location counter
TIOB	test I/O and branch

<u>The Operand Entry</u>: The operand entry provides the Basic Assembler program or the computer with the information required to carry out the instruction specified in the operation field.

An operand entry may consist of one or two operands. Operands are used to designate storage addresses, to specify register numbers, or to define 1/0 devices, immediate data, masks, and lengths of storage areas.

An operand may consist of a symbol (name), a constant, or a compound expression. Two examples of compound expressions are shown below.

- X'BF' -- defines the hexadecimal constant PF, which is equal to decimal 191.
- GAMA-150 -- designates the storage address of GAMA minus 150 bytes.

Each operand entry must be separated from the associated operation entry by at least one blank column. In addition, each operand entry must be delimited by at least one blank column; i.e., any associated comments entry must be separated from the operand entry by at least one blank column.

For example, the AH instruction requests the computer to ad^a a halfword to the contents of a register. The operand, therefore, must specify (1) the number of the register and (2) the storage address of this halfword, as shown in the sample statement

AH 8,VALX

The above statement specifies that the value (halfword) stored at the location whose address is VALX be added to the contents of register ⁹.

The operand entry of the AH instruction in the above example consists of two operands: the register number 8 and the symbolic address VALX. These two operands must be separated from each other by a comma.

<u>Note</u>: Operand entries that consist of two operands must conform to the format

operand1,operand2

and must not contain a blank column. When the computer encounters a blank column in an operand entry, it considers the operand entry to be terminated.

The attributes and functions of symbols and expressions that may appear in the operand field of a statement are described in a later section.

<u>Comments Entries</u>

The comments entry in a statement provides for the insertion of explanatory information into a program listing. Comments do not affect the assembly or the execution of a program, but they facilitate the reading and understanding of a program listing by explaining the purpose or function of a particular statement.

Any valid character, including blanks, can be used in a comment. Comments entries are punched into a statement card to the right of the operand entry and separated from it by at least one blank column. Comments entries must not extend beyond column 71.

If the desired comments entry cannot be accommodated in the space available on the right of the operand entry, or if comments consist of general information that pertains to a sequence of statements, the "comments card" can be used.

Comments cards must contain an asterisk in column 25; columns 1-24 and 26-71 are available for comments. Any number of comments cards may be inserted anywhere in a source-program deck.

<u>Identification-Sequence Entries</u>

The identification-sequence field (columns 73-80 of the coding form) can be used to specify identifying information and/or to provide the statements of a program with sequence numbers. Some typical identification-sequence entries are shown in the example below.

Example	1:	SALE0001 S AL E0002
		•
		•
		•
		SALE0813

	Example 2:	MAINOO1 MAINOO2
		•
		•
•		•
		MAIN097
		ROUT 1/01
		•
		•
		•
		ROUT 1/65
		MAIN098
		•
		•
		MAIN466
	Example 3:	MILLEP
	ryambie 2.	
		MILLEP
		•
		•

MILLEP

Any identification-sequence entry is printed in the program listing as it is read. Identification-sequence entries do not affect the assembly or the execution of the program.

Sample Sequence of Statements

Figure 3 shows a sample sequence of statements in the Basic Assembler language. This example illustrates the writing and the general function of the statements and their components as discussed in the preceding sections.

The comments entries in Figure 3 refer to the subsequent notes.

Note 1:

The instruction CALC SR 9,10 causes the contents of register 10 to be subtracted from the contents of register 9. When this subtraction has been completed, control is transferred to the physically next statement. (Refer to Note 2.)

Note 2:

The instruction BC 12,RES1 causes a test to determine if the contents of register 9 -the register whose contents were changed by means of the preceding instruction -- are equal to or less than zero.

If they are, this BC instruction causes a branch to the symbolic address RES1. (Refer to Note 3.) If the contents of register 9 are greater than zero (positive), the BC instruction causes the physically next statement (SH instruction) to be executed. (Refer to Note 4.)

Note 3:

The instruction RES1 STH 9,0UTA is executed only if the contents of register 9 were found to be less than or equal to zero (refer to Note 2).

This STH instruction causes the contents of register 9 to be transferred to an (output) area named OUTA. When this transfer has been completed, the physically next statement of the program (not shown in this example) is executed.

Note 4:

The instruction SH 9,CON2 is executed only if the contents of register 9 were found to be greater than zero (refer to Note 2).

This SH instruction causes the value stored at the symbolic address CON2 to be subtracted from the current contents of register 9. When this subtraction has been completed, the physically next statement is executed. (Refer to Note 5.)

Note 5:

The instruction BC 2,CALC causes a conditional branch to the symbolic address CALC, which is the address of the SR instruction referred to in Note 1.

Note that this BC instruction is executed only if the contents of register 9 were found to be greater than zero in the test caused by the instruction BC 12,RES1.

Note 6:

The program "loops" through the statement sequence beginning with the instruction CALC SR 9,10 and ending with the instruction BC 2,CALC until the contents of register 9 are found to be less than or equal to zero. When this is the case, the instruction BC 12,RES1 causes an exit from the loop to the instruction RES1 STH 9,OUTA (refer to Note 3).

PROGRAM	•		PUN	снім	g inst	RUCTIC	NS		PAG	E OF
	<u> </u>	GRAPHIC						CARD FORM #		
PROGRAMMER	DATE	PUNCH								

																							ST.	AT	ÊM	EN	Т																													٦
25		Nam	ne	30		32	Ор	era	itio	n 36		38		per	an	4			4	15					50					5		mm	nen	its	6	٥					55						71		73				ationce			30
Ī		Τ	Γ	Ĺ		S	T	A	R					Γ	Γ		T		Ţ	Ĩ					Ĺ			L		Ţ	Í	Ι	T		Ť	Ť		Τ	Ţ	Ĩ	Ĩ						Ì		Ĩ			_	П	\Box	Ţ	Ĩ
	+	-	┾	+				ł	-		-		-	F	╞	+	+	+	╇	+				-	╞		-	╞	+	-		╀	╀	+	+	+	+	+	+	+	-	+	+	-	\downarrow	4	-	_	_		+	-	\vdash	\vdash	-+	_
	╈	+	┢	+	\square	\vdash		ł	╞╌	┢		\vdash		┢	╀	╈	╈	+	╈	-		-		-	┢╴	┢	1	┢	╈	╀	╀	╈	╉	╉	+	╉	+	╈	╉	+	╉	╉	-+	┥	+	-	+	-		+	-+		H	\rightarrow	+	-
C,	41					S						9			ļ	ø											0				1					T																	\Box			
	+	+	╞	\vdash		8 S	<u>C</u>				-	1	2	1.	1	2 4	v 2	5/2	4												ľ		+	+	_	+	-		+	+	+	-	+			_	-		_		_		H	\vdash		4
\vdash	+	╉	+	+		S B	$\frac{H}{C}$		-	+-	┢		9	C	1				+	+	-	-		-							4		╉	+	╉	╉	┥	┽	+	+	╉	+	+	+	+	-					+		H	$ \dashv$	+	-
R	ΞŚ	51				S						\overline{q}		0	ì	17	-/	1	1						Ĺ	_	0			: 3		3	3		A /	٧Ť	D	1	6																	
	_			+				ł		-	-		Ĺ	-		-	+		╉	4					-		╞	╞	+	+	+	+	+	+	+	+	+	-	-		+	+	+	-	+			_		_			\vdash	\vdash	-	_
┝┼	+	+	+	+	\mathbb{H}			ł{	-	┢	┢	┢	\vdash	┢	┢	╋	+	╉	┥	+				-	┝	┢	┢	╀	╀	╈	╉	╉	+	+	+	╉	+	+	╉	-	+	╉	+	+	+	-		-	-		-	_	H	H	\neg	-
			T					¥			T		T		t				1									t	t	T	t	T	1			1			1																	
\vdash	4-	+	\downarrow			E	N	D		-	\downarrow			-	Ļ	-	+	-	-		_				-	_	-	+	1		1	\downarrow	\downarrow	4	4	4	+	_	4	-	4		\downarrow	-	\downarrow	4	4		_	4	-		\vdash	H	⊢┤	_
\vdash		+	+	+					╞	+-	+	-	┝	┢	╀	+	╋	╉	+	-	-		-		╀	-		╀	+	+	+	+	╉	+	+	╉	+		+	\rightarrow	-+	+	+	+	+		-	+		-+	+		H	┍┥		-

Figure 3. Sample Sequence of Statements

THE LANGUAGE STRUCTURE

THE CHARACTER SET

The following 44 characters can be used in statements written in the Basic Assembler language.

26 alphabetic characters: A through Z 10 numerical characters: 0 through 9 8 special characters: *+-,)('blank

The punch combinations that represent these characters are shown in <u>Appendix F</u>. However, constants and character selfdefining terms may contain any of the 256 punch combinations listed in <u>Appendix F</u>.

SELF-DEFINING TERMS

A self-defining term is a term whose value is not assigned by the Basic Assembler program, but is inherent in the term itself. Thus, the decimal digit 3, representing the value 3, is a self-defining term.

The three types of self-defining terms are decimal, hexadecimal, and character terms. They can be used to specify immediate data, masks, registers or addresses, and constants. Self-defining terms must not be confused with data constants, which are described in the section <u>Definition Instructions</u>. There is a clear distinction in the use of each: the Basic Assembler program assembles the <u>value</u> of a self-defining term, but it assembles the <u>address</u> of a data constant.

A self-defining term is considered absolute because its value is not changed on program relocation.

Decimal Self-Defining Terms

A decimal self-defining term is an unsigned decimal number with a maximum of five digits, e.g., 007, 11900, or 3. Its value must not exceed 16383. A decimal selfdefining term is assembled as its binary equivalent.

<u>Hexadecimal Self-Defining Terms</u>

A hexadecimal self-defining term is a sequence of up to four hexadecimal digits enclosed in apostrophes and preceded by the prefix X (e.g., X'9',X'A4',X'20B3'). The highest hexadecimal self-defining term is 3FFF. This value corresponds to the maximum decimal self-defining term 16383. Each hexadecimal digit is assembled as its 4-bit binary equivalent, as shown in Figure 4.

Hexadecimal Digit	Binary Equivalent
0	0000
1	0001
2	0010
3	0011
1 4	0100
1 5	0101
6	0110
1 7	0111
8	1000
9	1001
A A	1010
В	1011
I C	1100
D.	1 1101
E	1 1110 1
I F	1111

Figure 4. Table of Hexadecimal Self-Defining Terms

A hexadecimal-to-decimal conversion table is shown in <u>Appendix_G</u>.

Character Self-Defining Terms

A character self-defining term consists of a single character, enclosed in apostrophes and preceded by the prefix C (e.g., C'A', C'/', C'5', C''). Any of the 256 EBCDIC punch combinations shown in Appendix F can be used for character specification. However, ampersands and apostrophes that are to be specified as self-defining characters must be doubled within the enclosing apostrophes. Thus, a single apostrophe must be written as C'''' and a single ampersand as C'&&'.

Each character self-defining term is assembled as its 8-bit EBCDIC code equivalent (see Appendix F).

SYMBOLS

Symbols are used to refer to locations in main storage by name rather than by the actual address.

A symbol may be placed in the name field of one statement and in the operand entry of another statement. However, if a symbol is to be placed in the operand entry of a statement, it must be "defined" elsewhere in the program.

A symbol is considered "defined" when it appears

(a) in the name field of some statement within the same program, or

(b) in the operand of an EXTRN statement within the same program.

A prerequisite for defining a symbol by method (b) is that the same symbol appear in the operand entry of an ENTRY statement and in the name field of some statement in another program section. (Refer to the section <u>Program Linking</u> for further information about the use of EXTRN and ENTRY statements.)

Defining Symbols

The Basic Assembler program maintains an internal table -- the symbol table -- where it stores all symbols that are used as names within a program. Each symbol in the table is associated with a storage address, which is the setting of the location counter at the time the symbol is read. program-generated length attribute and a name identification are added. The length attribute depends on the basic instruction format. The name identification indicates whether the symbol is relocatable or absolute, and whether it is external (defined in a separately assembled program section). Thus, a symbol entered in the name field of a statement is considered to be defined.

All symbols that are used as expressions, i.e., as operands of a statement, must be defined. Normally, this can be done at the most convenient position in the program. The ORG and the EQU instructions, however, require the symbols in their operands to be previously defined. Otherwise, the Basic Assembler identifies these statements in the program listing by the diagnostic message U (undefined).

Relocatable and Absolute Symbols

In general, a symbol is considered to be relocatable because relocatability is its inherent purpose. (Refer to the section <u>Absolute and Relocatable Programming</u>.) However, for the convenience of relating the meaning of the stored information to its symbolic address, a symbol can be equated to an absolute address by means of the Basic Assembler instruction EQU, which is described in the section <u>EQU-Equate</u> <u>Symbol</u>.

The Basic Assembler program generates the relocatable or absolute attribute of a symbol as part of the name identification. This attribute is then stored with the symbol in the symbol table.

External Symbols

Limited main storage availability may require a program to be divided into a number of sections, each of which can be assembled separately.

Characteristics of the Basic Assembler Language 15

In one program section, the operand entry of a statement may contain a symbol that is defined in a different program section. This symbol must be introduced by an EXTRN statement into the section in which it is not defined. In the program section where the symbol is defined, it must be specified in an ENTRY statement. The Basic Assembler instructions, ENTRY and EXTRN, are described in the section <u>Program</u> <u>Linking</u>.

<u>Restrictions on Symbols</u>

Each symbol can represent one specific storage address only. Therefore, it must not be defined twice. The number of symbols that can be specified in a program depends on the available storage capacity, as shown in Figure 5.

r- 	Storage Capacity	•	of Symbols Allowed Source Program	ר
	4096	165		
	8192	847	805*	1
1	12288	1530	1487*	1
1	16384	2213	2170*	
L		L		

* for the BSCA version

Figure 5. Number of Symbols versus Storage Capacity

If the number of symbols exceeds the applicable maximum, a symbol-table overflow occurs. The card versions of the Basic Assembler program require an additional assembly run to compensate for the overflow; the tape versions (after an informative halt) deal with the situation automatically. Detailed explanations are supplied in the section <u>The Basic Assembler Program</u>.

Relative Addressing

To avoid a symbol-table overflow, the number of symbols can be reduced by means of relative addressing.

The term relative addressing refers to the method of specifying storage locations by means of a defined symbol plus or minus a displacement, or by means of the setting of the location counter plus or minus a displacement. The following examples show some relative addresses.

FLDA-200	(symbol minus displacement)
*+12	(location counter plus
	displacement)
FLDB+X'F'	(symbol plus hexadecimal
	displacement)

<u>Note</u>: The asterisk (*) represents the value of the location counter after the preceding instruction has been read in,

16 System/360 Model 20 Basic Assembler Language

and, if required, boundary alignment has taken place.

The use of relative addressing is illustrated in the example below. In this example, statement sequence A uses different symbols to refer to five different storage locations: BGN, SYM, AUG, ADD, and SUM. In statement sequence B, these five storage locations are referred to by only two different symbols (BGN and AUG) and by three relative addresses: AUG+2 (for ADD), *+6 (for SYM), and AUG+4 (for SUM).

<u>Sequence_A</u>	BGN SYM AUG	BASR USING LH AH BC SR STH BASR DS	13,0 *,13 12,AUG 12,ADD 2,SYM 12,12 12,SUM 14,15 H
	ADD	DS	Н
	SUM	DS	H
<u>Sequence B</u>	BGN	BASR USING LH AH BC SR STH BASR	13,0 *,13 12,AUG 12,AUG+2 2,*+6 12,12 12,AUG+4 14,15
	AUG	DS DS DS	H H H

The relative address AUG+2 can be used to replace the symbol ADD because the storage area referred to by ADD (see statement ADD DS H) begins directly behind the storage area AUG, which is two bytes long (see statement AUG DS H). The same applies to the replacement of the symbol SUM by the relative address AUG+4.

The branch address SYM is replaced by the relative address *+6 (current setting of the location counter plus 6 bytes). This relative address causes a branch to the location six bytes beyond the BC instruction; in other words, to the first byte of the instruction STH 12,AUG+4.

EXPRESSIONS

An expression is any symbol or selfdefining term, relocatable or absolute, used in the operand entry of a statement.

<u>Compound Expressions</u>

An expression that consists of more than one symbol or self-defining term and connected by plus or minus signs is referred to as a compound expression. Examples: BETA-10+200 FLD+X'2D' *-GAMA+200

<u>Restrictions</u>. The Basic Assembler program considers an expression to be terminated by a blank or a comma, depending on the type of expression. An expression must <u>not</u>

- begin with a plus or minus sign,
- comprise more than three symbols and/or self-defining terms,
- have a negative value at object time (if it is absolute),
- contain another relocatable symbol if an external symbol is part of the expression,
- contain any self-defining term with a value >4095 if used as operand of a machine instruction, and
- exceed 16383 (decimal).

Evaluation of Expressions

The Basic Assembler replaces symbolic expressions with their numerical equivalents by evaluating compound expressions, executing arithmetic calculations, and inserting the results into the instruction.

Absolute Expressions

An expression is considered absolute if it contains

- only self-defining terms and/or absolute symbols, or
- (2) one positive <u>and</u> one negative relocatable symbol.

Some examples of absolute expressions are shown below. (The symbols PHS1 and PHS2 are considered relocatable.)

2510 PHS2-PHS1 PHS2+2510-PHS1 2510-PHS2+PHS1

<u>Relocatable Expressions</u>

The value of a relocatable expression is changed by the Basic Assembler program on program relocation, in other words, the relocation factor is applied to its numerical equivalent to compute the new storage address.

Relocatable expressions must conform to the following rules:

- A relocatable expression must contain either one or three relocatable symbols.
- If a relocatable expression contains three relocatable symbols, one and only one of these symbols must be preceded by a minus sign.
- If a relocatable expression contains only one relocatable symbol, this symbol must not be negative.

Some examples of valid relocatable expressions are shown below. (R stands for "relocatable symbol".)

R+1, R-8, R-R+R, *-X'D0'

The following examples show some <u>invalid</u> relocatable expressions.

R+R (contains two relocatable symbols)

- R+R+R (one of the relocatable symbols should be negative)
- 16-R (the relocatable symbol must not be negative)
- R-R-R (two negative relocatable symbols)

LOCATION COUNTER

The Basic Assembler program uses a counter to record the address assigned to each statement read into main storage. This counter is referred to as the location counter.

At assembly time, as soon as an instruction statement has been read into main storage, and, if required, boundary alignment has taken place, the location counter is incremented by the number of bytes occupied by that statement. The location counter then indicates the next available storage location.

LOC .	OBJECT	CODE		SOUR	CE ST	ATEMENTS			OBJ. CRD
0154				INDA	SÍARI	340		STMT01	001
0154	0000			• • •	BASR	13,0	LOAD BASE REG.	STMTOZ	002
0156	0000				USING		ASSIGN BASE RE.	STMT03	002
0156	47F0 0048				BĊ	15,CALC	CIRCLE THE CONST	STMT04	002
0000	411 0 0040			R10	EQU	10-		STMT05	002
0154				PRT	DS	CL17		STMT06	002
0168	0000 0000	0000 0000	00	WORK	DC	XL9'0'		SIMT07	003
0174	0000 0000			ACCU-	DC	XL7'0'		STMTOR	
0178	2400 OC			CPTL	DC	X 24000C		STMTOS	003
017E	025C			RATE	DC	X1025C1		STMT10	
0180	0000 0000	0000 5C		ROUN	DC	X * 0000000000000	50 '	STMT11	
0188	0152			CNT	DC	H'338'		STMT12	
0184	0001			DECR	DC	H'1'		STMT13	
0180		2020 6820	2020 68	MASK	DC	X140206B202020	582020206B'	STMT14	
0197	2020 2148	2020			DC	X 202021482020	I	STMT15	
019E	48A0 D032			CALC	LH	R10,CNT	LOAD COUNT	STMT16	
0142	D202 D022	D025			MVCJ	ACCU+4(3),CPTL		STMT17	
0148	0206 0017	DOIE		LOOP	MVC	WORK+#(7),ACCU	LOAD WORK	SIMTIE	
OIAÈ	FD81 D015	D028			DP	WORK, RATE	COMPUTE INTEREST	STMT19	
0184	FA66 D01E	D015			AP	ACCU, WORK(7)	INCREMENT CAPITAL	STHT20	
0184	FA66 D01E	DOZA			AP	ACCU, ROUN	ROUND DECIMAL	STMT21	
01CO	920C D024				NV I	ACCU+6,X'OC'	RESTORE LAST DIGIT	ST/4T22	
01C4	48A0 D034				SH	R10,DECR	DECREASE COUNT	STMT23	
01C8	4720 D052				8C	2,LOOP	TEST FOR COMPLETION		
01CC	D210 D004	D036			MVC	PRT+MASK	MASK TO PRINT AREA	STAT25	
01D2	DE10 D004	DOIE			ED	PRT,ACCU	EDIT RESULT	STMT26	
0108	D040 D004			FINE	X10	PRT(X'40'),17	PRINT RESULT	STMT27	
OIDE	4710 DOA0				BC	1,PERR	TEST PRINTER NOT OK	STMT28	005
01E2	4740 D082				BC	4,FINE	TEST PRINTER WORKNG		
01E6	9A40 D090				TIOB	*•X"40"	TEST END OF I/O	STMT30	005
01EA	9A41 D0A0)			TIOB	PERR,X'41'	TEST PRINTER ERROR	STMT31	005
0166	9900 0999			HALT	HPR	X'999',0	DISPLAY 999	STMT32	005
01F2	47F0 D098				BC	15,HALT	LOCK RESTART	ST/4T33	005
01F6	9900 0111			PERR	HPR	X'111',0	DISPLAY 111	STMT34	005
OIFA	47F0 D082				BC	15,FINE	REPEAT PRINT	STMT35	
0154					END	INDA		STMT36	006

Figure 6A. Assignment of Storage Addresses

In Hex In Decimal 0154 340 0154 340 0154 340 0154 340 0154 340 0156 342 0156 342 0156 342 0156 342 0156 342 0156 342 0157 346 0158 346 0151 346 0152 346 0153 346 0154 346 0155 345 0154 346 0155 345 0168 363 0174 372 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Location	n Counter Setting	Instruction	Length	 Statement
1 0154 340 BASR 2 bytes 1 0156 342 USING none 1 0156 342 BC 4 bytes 1 0156 342 BC 4 bytes 1 015A 346 EQU none 015A 346 EQU none 015A 346 DS 17 bytes 016B 363 DC 9 bytes 0174 372 1 1 1	In Hex	In Decimal		Lengen	
I I I I I I I V I I I I I I I	I 0154 I 0156 I 0156 I 015A I 015A I 016B I 0174 I I I I I 019E I 01A2 I 01A8 I 01AE	340 342 342 346 346 363 372 1 1 1 4 4 4 4 4 8 4 24 4 30	BASR USING BC EQU DS DC I I I U LH MVC MVC MVC DP I I V	2 bytes none 4 bytes none 17 bytes 9 bytes 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 02 03 04 05 06 07 16 17 18 19

Figure 6B. Assignment of Storage Addresses

18 System/360 Model 20 Basic Assembler Language

U

ASSIGNED ADDRESSES

If a printer is attached to the Model 20 during the assembly of a source program, a program listing is produced, as shown in Figure 6A. The listing includes all statements translated into machine language. To the left of the machine-language statements, the listing contains the address assigned to each statement; i.e., the current setting of the location counter at the time the statement is read into main storage.

In the example in Figure 6B, the location counter is initially set to 340, which is the address of the next sequential storage location. The next program statement, the BASR instruction, is stored beginning at location 340. Since two bytes are required for the BASR instruction, the location counter is incremented to 342. Then follows the USING statement, which does not require any storage space. Therefore, the address 342 is assigned to the BC instruction that follows the USING statement. After storing the BC statement, which requires 4 bytes, the location counter points to storage address 346. This procedure is continued until the entire program is assembled.

Location-Counter Overflow

The location-counter setting is limited to the storage capacity specified in the control card. The control card is described in the SRL publications <u>IBM_System/360</u> <u>Model_20_Card_Programming_Support, Basic</u> <u>Assembler, Operating_Procedures</u>, Forms C26-3802 and C24-9011 for the card or tape versions, respectively.

If, for example, the specification in the control card is 4096 bytes and the program to be assembled exceeds this capacity, the location counter is reset to 0 at the point where the specified storage capacity is exceeded -- even if the storage capacity that is actually available is greater than 4K. The respective statement is identified by an error message (L).

The largest number the location counter can accommodate is 2¹⁴-1 or, in hexadecimal notation, 3FFF. The leftmost digits of any value greater than 3FFF are truncated.

<u>Reference to the Location Counter</u>

At any point in the source program, the programmer may refer to the current setting

of the location counter by using an asterisk in the operand entry. The example in Figure 7 illustrates a print routine, which includes a method of stopping the processing flow until the execution of a previously initiated output operation has been completed.

The instruction TIOB *, X'40' tests to determine if the attached 1403 printer is still busy with the execution of the last print command. The second operand (X'40') specifies the unit and the function. The first operand specifies the address to which the program is to branch if the printer is busy.

During the assembly of this instruction, the Basic Assembler program replaces the asterisk by the actual branch address, which is the current setting of the location counter, 1078. During execution, the program repeatedly branches to the same instruction until the printer is no longer busy and sequential processing of the subsequent instructions can continue.

Note: The same effect can be obtained by the insertion of a symbol in the operand entry that is also inserted in the name field:

TEST TIOB TEST, X'40'

The symbol TEST, as a branch address; also repeatedly refers the program to the same statement until the busy condition no longer exists.

1060 HALT H PR X '99',0 1064 FIN XIO PRT (X' 40'),17 1070 BC 1, HALT 1074 BC 4 FIN	Location Counter	Name 	Operation	Operand
1078 TIOB *,X'40' 1082 TIOB HALT,X'41'	1064 1070 1074 1078	FIN 	XIO BC BC TIOB	PRT (X' 40'),17 1, HALT 4, FIN *, X '40'

Figure 7. Use of an Asterisk in the Operand Entry of a Statement

Resetting the Location Counter

The Basic Assembler instruction ORG can be used to reset the location counter to any desired value. This is described in the section <u>ORG -- Resetting the Location</u> <u>Counter</u>.

STORAGE ADDRESSES

A storage address is the address of the leftmost byte of the area referred to. The length of an addressed area is either explicitly stated in the operand entry, or is implied in the constant by which the addressed area has been defined. Registers are fixed length areas and are, therefore, exempt from this rule.

The two ways of specifying storage addresses in a program written in Basic Assembler language are:

- effective addressing, allowing for symbolic (or implied) addressing and explicit addressing; and
- 2. absolute (or direct) addressing.

An address is generated as a storage field of 16 bits. The four high-order bits (the B-field) indicate the base register. The twelve low-order bits (the D-field) indicate the displacement, which is the difference (in bytes) between the contents of the base register (or the address represented by a symbol) and the referenced storage location. D1(B1) and D2(B2) designate addresses that are part of the first and the second operand, respectively.

Addition of the contents of the base register to the displacement gives the actual address of a location in main storage. (Refer to the section <u>Base</u> <u>Registers</u>.)

EFFECTIVE ADDRESSING

Effective addresses are identified by a 1-bit in the leftmost position of the Bfield, which signals that at least one of the general registers 8 through 15 must be used as a base register. At assembly time, the address of a location in main storage is split into two parts,

- a) a fixed value contained in the base register, and
- b) a displacement, which is the difference between the actual storage address and the contents of the base register.

At object time, the contents of the general register specified by the B-field of an address are added to the contents of the D-field to form the actual address in main storage.

SYMBOLIC (IMPLIED) ADDRESSING

Symbolic (or implied) addressing is used when a symbol is given in the operand entry of a statement, rather than the explicit specification of a base register and a displacement. The equivalent value of the symbol is assigned by the location counter. The symbol must be defined elsewhere in the program. (Refer to the section <u>Symbols</u>.)

When the Basic Assembler program encounters a symbol during assembly, it scans the symbol table, finds the associated address, and assembles this address into the instruction. If the operand consists of a compound expression, such as ALFA-BETA+ GAMA, the address equivalents of all symbols are looked up, the arithmetic operations are executed, and the result is assembled into the instruction.

The computed address integer is not stored as it is, but is first split into a base register and a displacement. This is explained in the following example.

If the address equivalent of the abovementioned compound expression (ALFA-BETA+ GAMA) were 6319, the Basic Assembler would split this address by selecting a base register containing the closest value to 6319. For example, if the three base registers 9, 10, and 11 were used and contained the values 4000, 5000, and 7000, respectively, the Basic Assembler would select register 10, because this register would cause the smallest displacement, which is the difference between the actual storage address and the contents of the base register selected by the Basic Assembler for address generation. Thus, the displacement resulting from the splitting of 6319 is 1319. The address 6319, assembled into the instruction, therefore, has the following format: 1319 (10); or A527 in hexadecimal notation, as it is printed on the program listing produced during the assembly. "A" represents the base register and "527" represents the displacement, 1319.

A displacement calculated by the Basic Assembler cannot be greater than 4095. For the calculation of addresses higher than 4095, additional base registers must be used.

The rules followed by the Basic Assembler in the selection of a suitable base register are as follows:

- If more than one register would produce a valid displacement (not exceeding 4095), the Basic Assembler uses the register that produces the smallest displacement.
- If two or more registers produce the same displacement, the Basic Assembler uses the highest-numbered register.
- 3. If none of the specified registers produces a valid displacement, the address field in the instruction that contains the invalid operand is set to zero. An appropriate error message appears in the program listing.

The advantages of symbolic addressing are the simplicity of the method itself and the resulting relocatability of the program.

EXPLICIT ADDRESSING

Explicit addressing requires the specification of a base register and a displacement in the operand entry of a statement.

Example: MVI 800(8),X'A'

The above statement causes the immediate data (X'A') to be stored in the location identified by D1=800 and B1=8.

Indexing 🦯

Explicit addressing provides a special technique of address modification, called <u>indexing</u>. Using the indexing method, the programmer can conveniently deal with a storage area step by step.

Assume that a table of 100 integers, each of which is 5 bytes long, is contained in main storage. These integers are to be transferred one-by-one to the output area OUTA.

	START	350	
BGN	BASR	9,0	
	USING	*,9	
	•		
	•		
	•		
	LH	10,TADR	
	ΑH	10, TLEN	
	STH	10,TLIM	
	LH	8, TADR	
LOOP	MVC	OUTA (5), 0 (8)	
	XIO	OUTA (X'40'),5	
	AH	8, INCR	
	CH	8,TLIM	
	BC	12,LOOP	
	HPR	X 991,0	

	•	
	•	
TLIM	DS	Н
TLEN	DC	H'495'
INCR	DĊ	'H'5'
TADR	DC	Ү (ТАВ)
TAB	DS	100CL5
OUTA	DS	100 CL 5
	END	BGN

In the above routine, register 9 is used as a base register. The maximum table address (TAB+495) is computed in register 10 and then stored at location TLIM. Register 8 is loaded with the address of the first table entry (see the section <u>Address Constants</u>). The expression O(8) thus designates the first table entry (TAB), which is moved to OUTA.

The data stored in OUTA is printed. (For simplicity, the necessary edit and test routines are omitted.) The subsequent instruction is used to increase by five the contents of register 8, causing the address O(8) to point to the position of the second table entry (TAB+5). The contents of register 8 are then compared with the maximum table address at location TLIM. If the value in register 8 is lower than, or equal to, the compared value in TLIM, the program branches to LOOP to fetch another table argument. Otherwise the program halts.

Normally, if base registers are used for address generation, a symbol in the operand entry of a statement should not be accompanied by an explicit base register designation. It is possible, however, to specify a symbolic address accompanied by an explicit base register designation, instead of using the expression O(8) in the previous example. If TAB(8) is given as the second operand of the MVC instruction, the address is computed by adding the (normal) displacement value of TAB to the contents of register 8. The statement is flagged with a warning message.

In the previous example the instructions

	LH	8,TADR
LOOP	MVC	OUTA(5), 0(8)

may be replaced by

SR	8,8
AR	8,9
LOOP MVC	OUTA (5), TAB (8)

<u>Note</u>: In the statements following this MVC statement, the program again uses the base register that was originally designated.

This program can be simplified further if absolute addressing is used. In the

Functions of the Assembler Language 21

following example pseudo register 0 is used as a base register.

BGN	START USING	350 *,0
	•	
	•	
LOOP	SR MVC XIO AH CH BC HPR	8,8 OUTA(5),TAB(8) OUTA(X'40'),5 8,INCR 8,TLIM 12,LOOP X'99',0
	•	
	•	
TLIM INCR TAB OUTA	DC DC DS DS END	H 1 4951 H 1 51 1 00CL 5 1 00CL 5 BGN

Register 8 is initially set to zero. Thus, TAB(8) refers to the first table entry. When the last MVC instruction has been executed, register 8 contains the value 500 and the program halts.

ABSOLUTE (DIRECT) ADDRESSING

Absolute addresses are identified by a zero in the leftmost bit position of the B-field. In absolute addressing, the 14 low-order bits of the combined B and D-field represent the complete address value and refer directly to byte locations in main storage. Absolute addresses are specified by decimal integers or absolute symbols in the operand entry of a statement.

Example:

1	Name	Operation	Operand	
1		STH	13,2440	

The above statement causes the contents of register 13 to be stored in position 2440 of main storage.

Absolute addresses are also split into base register and displacement by the Basic Assembler program, as described in the section <u>Effective Addressing</u>. This addressing method, however, requires the specification of pseudo-registers to be used as base registers. A program that contains absolute addresses is not relocatable.

GENERAL AND PSEUDO-REGISTERS

General Registers

The Model 20 uses eight auxiliary storage units which are referred to as general registers. Each of these general registers has a length of one halfword (two bytes). The general registers are numbered from 8 to 15 and are used for <u>temporary storage</u> of information during execution of indexing, fixed-point arithmetic, address generation, and logical operations.

Information that requires the use of registers can be transferred

- (1) from register to register,
- (2) from register to main storage, or
- (3) from main storage to register.

The direction of the information flow is implied in the machine-instruction format. (Refer to the section <u>Machine Instruction</u> <u>Statements</u>.)

When general registers are used for addressing, they are referred to as <u>base</u> <u>registers</u>. Base registers are assigned by a USING statement, as explained in the section <u>Base_Registers</u>.

An advantage of using general registers for fixed-point arithmetic is that data need not be packed prior to computation. All calculations are executed in binary form.

Examples of the use of general registers:

- AR 9,10 The contents of register 10 are added to the contents of register 9. The result is contained in register 9.
- LH 12,AREA The first 2 bytes of the field AREA are loaded into register 12. (Note that in this case the field AREA must be aligned at a halfword boundary.)
- STH 13,0UTA The contents of register 13 are stored in the field OUTA. (Note that in this case the field OUTA must be aligned at a halfword boundary.)

<u>Restriction</u>

When using the IOCS, the following restrictions on general registers apply.

 Register 15 must not be used by the programmer at any time.

- Register 14 is available only for restricted use, since its contents are changed each time a macro instruction is executed.
- Registers 11-15 are used by the 1419 IOCS.

<u>Pseudo-Registers</u>

In addition to the eight general registers there are four pseudo-registers numbered 0 to 3. (If a Submodel 5 is used, pseudo registers 0-7 are available. However, 0-3 are the only pseudo registers recognized in CPS programs.) The pseudo-registers are assumed to have the following permanent contents:

Register Assumed Contents

0	0
1	4096
2	8192
3	12288

The pseudo-registers may be used only for storage addressing, i.e., as base registers. The advantage, in comparison to the use of general registers, is that pseudo-registers need not be loaded with a base address. Thus, program execution is faster and the general registers are available for other purposes. However, pseudoregisters can be used only for the specification of absolute addresses. Additional information is given in the section <u>Absolute Addressing</u>.

BASE REGISTERS

Base registers are general registers that are used for addressing main storage locations. The contents of a base register are subtracted from each storage address during program assembly; the remainder is referred to as the displacement. The base-register number, together with the displacement, is assembled into the instruction.

At least one general register must be assigned as a base register at the beginning of a relocatable program. In addition, this register must be loaged with the desired base address, which is normally the start address of the program.

USING -- USE BASE PEGISTER

The USING statement is used to assign base registers. It also informs the Basic Assembler program of the anticipated contents of the respective base registers.

Example:

	Name	Operation	Operand	1
1		USING	* ,11	1

The above statement designates register 11 as a base register and informs the Basic Assembler program that it may expect register 11 to contain the current value of the location counter.

<u>Note</u>: A name entry is not used. If a symbol appears in the name field of the USING statement, it is disregarded by the Basic Assembler program -- if it conforms to symbol specifications. Otherwise, it is identified by a diagnostic message in the program listing.

All registers that are assigned by means of USING statements must be loaded. This can be achieved by means of BASR instructions.

BASR -- BRANCH AND STORE REGISTER

The BASR (Branch and Store Register) instruction causes bits <u>16</u> to <u>31</u> of the <u>Program Status Word (PSW)</u> to be stored in the register defined in the first operand. Since bits <u>16</u> to <u>31</u> of the <u>PSW contain the</u> address of the <u>next sequential</u> instruction, this address is <u>loaded</u> into the <u>specified</u> <u>register</u>. Then the program branches to the address contained in the register specified in the second operand. The branch address is <u>determined prior</u> to the storing of bits 16 to <u>31</u> of the <u>PSW</u>.

For example, the statement BASR 12,12 causes register 12 to be loaded with the current value of the location counter. This is followed by a branch to the address <u>previously</u> contained in register 12.

Thus, in the above USING-statement example, register 11 can be loaded as follows:

ame	Operation	Operand	
	BASR	11,0	

Register 11 now contains the address of the next storage location; that is, the current value of the location counter at assembly time. The second operand, which normally specifies the register that contains the branch address, prevents branching because it refers to register 0. Accordingly, the first instructions of a program may be the following:

	START	356
	BASR	11,0
	USING	*,11
BGN		

The largest displacement that can be calculated by the Pasic Assembler is 4095. Therefore, an additional base register mustbe assigned for each additional 4096 bytes of main storage required.

Additional base registers may be specified also for other programming purposes, such as creating defined areas (dummy sections) in main storage where certain program subroutines can be executed or where intermediate data is stored. However, if several base registers are specified by subsequent USING statements, an adequate method of loading these base registers must be found.

Figure 8 illustrates one such method.

Location- Counter Reference	Name	Operation	Operand
1000		START	1000
1 1000		BASR	11,0
1 1002		USING	*,11
1002		BC	15, PRGM
1 1006 1		USING	*+4098∸6 , 12
1 1006	ALFA	DC	Y(*+4098-6)
1008		USING	*+6192-8,13
1 1008	BETA	DC	Y(*+6192-8)
1010		USING	*+4500-10,14
1010	GAMA	DC	Y(*+4500-10)
1	PRGM	LH	12,ALFA
1016		LH	13,BETA
1 1020		LH	14,GAMA

Figure 8. Example of Loading Base Registers

Explanation: The following base registers are assigned by USING statements: 11,12, 13, and 14. In this example, the base registers are loaded with the following base addresses.

Register 11 -- 1002 Register 12 -- 5098 Register 13 -- 7192 Register 14 -- 5500

Base register 12 is assigned and loaded to deal with addresses higher than the maximum address the Basic Assembler can generate by using base register 11, which is

4095(11) = 4095 + 1002 = 5097.

The next higher address is generated as

24 System/360 Model 20 Basic Assembler Language

0(12) = 0 + 5098 = 5098

Base register 11 is loaded when the BASR instruction is executed. Note that 1002 is the address of the first machine instruction after the BASR statement.

To load registers 12 to 14, the desired addresses are supplied to the Basic Assembler by means of address constants, which are then loaded into the respective register by subsequent LH instructions. Since the location counter is being referred to, the addresses specified by address constants are incremented first by the start address of the program (1000), and then by the length of each instruction. Therefore, the accumulated instruction lengths must be subtracted when the address constants are set up. The expressions contained within the parentheses of the address constants can also be used in the first operand of the respective USING statement.

Accordingly, the address constants have the following values:

The contents of a base register can be altered whenever required; but the Basic Assembler program must be informed of the change by means of a USING statement.

Example:

Name	Operation	Operand
 	USING	ALFA,9
 	 V	
	USING	ALFA+1000,9

To use <u>absolute</u> addressing, a pseudoregister must be specified in the second operand of the USING statement. In addition, the first operand must be an asterisk; otherwise, the USING statement will be identified by a diagnostic message in the program listing.

The pseudo-registers need not be loaded. They are assumed to contain at any time the values described in the section <u>Pseudo-Registers.</u>

The	statements:	START	0
		USING	*,0
		USING	*+4096,1
		USING	*+8192,2
		USING	*+12288,3
		ORG	*+316

inform the Basic Assembler program that pseudo-registers 0 through 3, the contents of which are 0, 4096, 8192 and 12288 are to be used as base registers.

For example, in this case storage address 3091 is split into displacement C13 (hexadecimal equivalent for 3091) and base register 0, and assembled as 0C13. In like manner, storage address 6000 is assembled as 1770, address 10000 as 2710, and address 16000 as 3E80.

A program cannot be relocated if pseudoregisters are used as base registers. This disadvantage, however, may be outweighed by having all the general registers available for other purposes.

DROP -- RELEASE BASE REGISTER

If a general register has been assigned the functions of a base register, it cannot be used for other programming purposes unless the programmer cancels the assignment. This can be done by means of a DROP

statement.

Example:

Name	Operation	Operand
	USING V DROP	ADDR,11

After the DROP statement in the above example, register 11 can be used as an index register, an accumulator for arithmetic operations, etc. A name entry is not used in the DROP statement. If a name is specified, it is disregarded by the Basic Assembler program -- if it conforms to symbol specifications. Otherwise, the statement is identified by a diagnostic message in the program listing.

ABSOLUTE AND RELOCATABLE PROGRAMMING

A program is <u>relocatable</u> if it fulfills the following conditions:

- It must contain all of the loader information produced by the Basic Assembler program (i.e., the punching of ESD and RLD cards must not be suppressed during the assembly of such programs).
- At least one of the general registers 8 to 15 must be used for address generation.
- It must not contain absolute expressions to refer to areas that are to be relocated.

A program is <u>absolute</u> if at least one of pseudo-registers 0 to 3 is specified and used for address generation throughout the program. Absolute programming has the advantage of saving general registers for programming purposes other than address generation. In addition, the Basic Assembler program is not required to split the specified absolute addresses if pseudo-register 0 is specified in an appropriate USING statement. Absolute programming does not restrict the application of symbolic addressing.

Absolute programming must not be used under the following conditions:

- If (1) the IOCS is used, and (2) the source program and the symbolic IOCS routines are to be assembled separately.
- 2. If subsequent parts of a program are loaded and executed together. In this case, only the program loaded first may be absolute.

PROGRAM LINKING

Extensive programs that exceed the available main storage capacity must be subdivided into sections that are assembled separately.

Since the Basic Assembler program is no longer required during object program execution, storage availability is increased, which may allow the loading and simultaneous execution of more than one object program.

Two jointly executed program sections may contain the same symbols, provided these symbols are defined in only one of the two programs. In addition, these two program sections must be linked together by means of EXTRN and ENTRY statements. These statements are described below.

The EXTRN Statement

For the joint execution of two programs (A and B), EXTRN statements must be used in program B to introduce symbols that are used in program B but defined in program A.

Example:

ame Operation	Operand	
EXTRN	F1	

The EXTRN statement in the above example introduces F1 as a symbol that is defined in another program section.

A name entry is not used in the EXTRN statement. If a symbol is entered in the name field, it is disregarded by the Basic Assembler program -- provided it conforms to symbol specifications. Otherwise, it is identified by a diagnostic message in the program listing.

Only one operand -- a relocatable symbol -- may be specified in an EXTRN statement. Each additional external symbol must be introduced by an additional EXTRN statement.

If an external symbol is to be used, the following action is required:

- 1. An address constant must be created for the external symbol.
- The address constant must be loaded into a general register.

 The external symbol must be referred to in the program by means of the above general register.

The maximum number of EXTRN statements to be used within one program sequence is 14. Symbols contained in statements in excess of this number are indicated as undefined in the program listing.

An EXTRN statement must immediately follow a START statement, an ENTRY statement, or another EXTRN statement. If an EXTRN statement is incorrectly placed, it is identified by a warning message. If it contains an incorrect operand, it is identified by an error message. In either case, the statement is not used.

The ENTRY Statement

An EXTRN statement in program B requires an ENTRY statement with the same operand in program A, where the appropriate symbol is defined.

Example:

Name	Operation	Operand
•	START ENTRY	I2000 F1
F1		XL2'F0F0' PRGA

The above ENTRY statement permits program B, which has been loaded and stored behind program A, to use the contents of the field F1.

The Basic Assembler ENTRY statement follows the same syntax rules as the EXTRN statement. The START statement of a program can also be used instead of an ENTRY statement; that is, program names need not be introduced as linkage symbols by ENTRY statements.

The order in which independently assembled programs are loaded determines the extent of their linkability by means of the relocatable program loader. Programs containing the entry points must be loaded ahead of the programs containing the corresponding external links.

Program Linking 27

 	MAIN	PROGRAM	 		SUBROUTINE
Name	Operation	Operand	Name	Operation	Operand
CRDT	START ENTRY EXTRN BASR USING LH XIO 	F1 CVB 8,0 *,8 12,YCVB INPT (X'12'),80	+>CVB 	START EXTRN BASR USING MVC LH MVN	1000 F1 11,0 *,11 WAN,KOO 10,YF1 WAN+1(1),0(10)
 	III V MVC BASR] · · · · · · · · · · · · · · · · · · ·	 V AH 	
	DASA SR 	9,12 < 13,14< 	WAN KOO	DS DC	15,9 H H'0'
 F1 YCVB 	V BC DC DC END	15,GET C'00' Y (CVB) CRDT	YF1 	DC END	Y(F1) CVB

Figure 9. Sample of Program Linkage

However, a program may refer to the names of programs loaded subsequently, by means of the Include Segment (ICS) card of the Relocatable-Program Loader. This is described in the SPL publication <u>IBM</u> <u>System/360 Model 20 Card Programming Support, Basic Utility Programs, Functions and Operating Procedures</u>, Form C26-3604.

SAMPLE PROGRAM

A sample program that illustrates program linking is shown in Figure 9.

The main program in Figure 9 is assumed to deal with data in binary form. Since the data obtained by means of the XIO statement is in unpacked decimal form, the subroutine is used to convert the data into binary. To achieve this, the main program must be loaded first, using the Relocatable Program Loader, including an ICS card to allow reference to the subroutine which is loaded after the main program. (The two programs in this example are considered to be separately assembled.)

Program linkage is achieved as follows. Through the ICS card, the loader reserves a storage area for the subsequent program while loading the main program. The address of the reserved area is loaded into register 12 during execution of the main program to allow branching to CVB, which the EXTRN statement declares to be an externally defined symbol.

An ENTRY statement in the subroutine is not required for CVB because the START statement, in this case, serves the same purpose. During execution of the main program, the data that is read from cards (XIO instruction) is stored in the field INPT. For conversion into binary form, the applicable data section is moved into F1. Then the program branches into the subroutine (BASR instruction).

The contents of F1 are available to the subroutine because F1 is declared to be an external symbol by the EXTRN statement, and an entry is provided by an appropriate statement in the main program. In addition, the address of F1 is loaded into register 10 during execution of the subroutine. Explicit addressing with base register 10 and a displacement of 0 (MVN instruction) enables the subroutine to make use of the required data.

The contents of F1 are processed until the final step (AH instruction) results in a binary value contained in register 13. Then, a branch back to the main program is performed (BCR 15,9) and the binary value in register 13 is at the disposal of the main program.

DEFINITION INSTRUCTIONS

EQU -- EQUATE SYMBOL

The Basic Assembler instruction EQU is used to equate a symbol to the attributes of an expression.

The EQU statement consists of (1) the name entry, (2) the operation code EQU, and (3) an expression as an operand. All symbols appearing in the operand of the EQU statement must have been <u>previously</u> defined.

Example:

	Name	Operation	Operand	
1	REG5	EQU	5	

The symbol REG5 is equated to the absolute value 5 and thus becomes absolute. To the Basic Assembler program, it is of no further significance whether REG5 or the value 5 is specified in the operand of a statement elsewhere in the program.

To reduce programming time, symbols can be equated to frequently used compound expressions, as shown in the following example:

(Name	Operation	Operand
	CALC	EQU	A-B+C

DC -- DEFINE CONSTANT

Constants are data supplied to the program by the Basic Assembler statement DC (define constant). The object program refers to these constants by their symbolic addresses, i.e., each DC statement is normally identified by a symbol that points towards the storage location of the constant. A DC statement may have only one operand which has the following components:

Type Length Constant Modifier

The type is written as a single letter, C, X, H, or Y. The length modifier is written as a decimal integer, preceded by the letter L. It must not be specified for H and Y-type constants.

The four types of constants are shown in Figure 10.

The length of a constant must not exceed 16 bytes including the bytes skipped for boundary alignment. Constants exceeding these lengths must be defined by subsequent DC statements. For example, the character constant C'THIS PARAMETER COMBINATION IS INVALID' should be defined as

The symbol PRT1 in the statement below still refers to the complete sentence; i.e., it causes the complete sentence to be transferred to position FLDA.

MVC FLDA (37), PRT 1

<u>Character Constants</u>

Character constants may consist of any of the 256 EBCDIC characters. Each character

Type of Constant	Code	Machine Format of the Constant	Alignment at
Character	С	8-bit code for each character	byte boundary
Hexadecimal 		4-bit code for each hexadecimal digit	byte boundary
Halfword 	•	16-bit binary equivalent of the specified value (signed)	halfword_boundary
Address 	Y	16-bit binary equivalent of symbolic or absolute storage address	halfword boundary

Figure 10. Types of Constants

Definition Instructions 29

PRT1 DC C'THIS PARAMETER C' DC C'OMBINATION IS IN' DC C'VALID'

in these constants occupies one byte of main storage.

DC statements that define character constants may comprise all of the three operand components: type, length modifier, and the constant.

Example:

ר ו	Name	Operation	Operand	
	CON1	DC	CL4'ABCD'	

In the above example, the name entry and length modifier are optional and may be omitted. This statement causes the constant ABCD to be generated in main storage.

The length modifier (L4) coincides with the number of characters in the constant. Therefore, it has no effect because the Basic Assembler program assumes the length of the constant to be implied if the length modifier is omitted. However, if the length modifier disagrees with the number of characters in the constant, the constant is modified as follows.

- If the length modifier is smaller than the number of characters in the constant, rightmost digits of the constant are dropped to achieve agreement with the modifier.
- 2. If the length modifier is greater than the number of characters in the constant, the excess rightmost bytes are filled with blanks until the length of the constant agrees with the length modifier.

The constant must be enclosed by apostrophes. The length of the constant must not exceed 16 bytes. Apostrophes and ampersands that are to appear within constants must be written twice but are counted only once.

Example:			
Statement: Generated as:	CON 2 'TOTAL	DC 10'	C'''TOTAL 10''' (implied length 10 bytes)
Statement: Generated as:	CON2 Y	DC	CL1'YY' (explicit length one byte)

In the last example, the specification of the length modifier (L1) causes the last character Y to be truncated. This statement will be identified by a warning message in the program listing.

<u>Hexadecimal Constants</u>

Hexadecimal constants are used to introduce data characters each of which occupies half a byte of main storage. DC statements that define hexadecimal constants may comprise all of the three operand components: type, length modifier, and the constant.

<u>Example:</u>

Examples:

Name Operation	Operand	•		
MASKIDC	XL3' A345BF'		 	•

In the above example, the name entry and length modifier are optional and may be omitted. This statement causes the constant A345BF to be generated in main storage. Each pair of digits is translated into one byte. Thus, the length modifier, L3, coincides with the length of the constant and has no effect because the implied length is half the number of hexadecimal digits specified if the length modifier is omitted. However, if the length modifier is not equal to half the number of hexadecimal digits, the constant is modified as follows:

- If the length modifier is smaller than the number of pairs of hexadecimal digits the leftmost digits of the constant are dropped to achieve agreement with the modifier.
- If the length modifier is greater than the number of pairs of hexadecimal digits, the excess leftmost bytes are filled with zeros until the length of the constant agrees with the length modifier.

The constant may consist of any number of valid hexadecimal characters, 0 to 9 and A to F, but must not exceed 32 digits. If an odd number of digits is specified, a hexadecimal zero is added to the leftmost position.

			•
Statement: generated as:	TRIX O3AF	DC	X'3AF'
Statement: generated as:	INCR 0000BA05	DC	XL4'BA05'
Statement: generated as:	TRNC E696	DC	XL2'AFE696'

In the last example, the specification of the length modifier (L2) causes truncation of the digits AF. The truncation causes the statement to be identified by a warning message in the program listing.

A hexadecimal constant can be used to set the binary bits of a halfword. The constant in the following example sets the eight leftmost bits of a halfword to 1's. Since a hexadecimal constant is not boundary aligned, the preceding DS statement is applied to force this condition. (For a discussion of DS statements refer to the section \underline{DS} -- <u>Define Storage</u>.)

Name Operatio	n Operand		
DS TEST DC	0H X ' FF00 '		

Halfword Constants

A halfword constant is a signed integer, aligned at a halfword boundary. The operand must not contain a length code.

Example:

Name Operation	Operand	
WORKIDC	H'-24'	

The name entry is optional and can be omitted. The above statement causes the generation of one halfword in main storage, containing the value -24.

The highest allowable value for a halfword constant is 32767, the lowest, -32768. If a specified number exceeds either value, the constant is set to zero and the statement is identified by a warning message in the program listing. Unsigned numbers are considered to be positive.

<u>Address Constants</u>

An address constant is a relocatable or absolute expression, enclosed in parentheses with the prefix Y. It is used for indexing (i.e., generating and incrementing address values to scan main storage) and for program linking. The operand must not contain a length modifier.

Example:

1	Name	Operation	Operand	
	ADTA	DC	Y (TABL)	

In the above example, the address of TABL is stored at position ADTA. If ADTA is now loaded into a register, an AH instruction can be used to update or increment this address by any desired value. This is demonstrated in Figure 14 and in the section <u>Indexing</u>.

The routine PRGM in Figure 14 calculates certain values, which are then stored in the 480-byte table defined by TABL. The program loads the first value to be stored into register 10 (statement 034A) and branches to LOOP (statement 0330).

The statement named LOOP stores the value of register 10 in the location designated by register 8, which is the table address ADTA loaded into register 8 by the statement named RTN. Thus, the first calculation result is stored in the first table position.

The AH statement then increments the contents of register 8 (i.e., the table address) by four, the implied length of each position. The contents of register 8 now point to the second table position.

Successive repetitions of the procedure continue until the table is filled or the program is terminated by the TM instruction.

The use of the address constant to link two or more simultaneously executed program parts is discussed in the section <u>Program</u> <u>Linking</u>.

An absolute expression is specified in the operand of an address constant if a branch to an absolute address is performed during the course of a program. But the program must be relocatable. Obviously, the absolute address should be updated upon program relocation to avoid branching to the wrong statement. This updating is guaranteed by the address constant. One method of accomplishing this updating is demonstrated by the following example.

BC 15,0 ORG *-2 DC Y(3215)

In the normal branch instruction BC 15, 3215, the address 3215 would not be altered upon program relocation. Therefore, the second operand is set to zero as the branch instruction is assembled.

On its own, this imperative branch instruction would be invalid because it instructs the computer to branch and, at the same time, prevents the branch by setting the branch address to zero. However, the Basic Assembler program does not consider this statement incorrect since all syntax requirements are satisfied. The second operand of the BC instruction can be omitted, provided the comma is written.

Definition Instructions 31

Bytes	1.	2	3	4	5	6	7	8	9	. '
	C (char.)	X (hexa)		H (h	alfword)	X (hexa)			Y (address)	
	10	11	12	13			•			-
	C (char.)		Y (ada	ress)						•

Figure 11. Uneconomical Storing of a Sequence of Constants

The ORG statement reduces the value of the location counter by two bytes so that it points to the location of the second operand of the BC instruction, which is updated if the program is relocated.

<u>Sequence of Definition of Constants</u>

Halfword and address constants are automatically aligned at halfword boundaries by advancing the location counter to the proper value (multiple of 2) when either type of constant is encountered in the source program.

For economical use of main storage, the sequence in which constants are defined is important. The following example shows the definition of a sequence of constants. It is assumed that the first storage position of these constants is not boundary aligned. C and X-type constants have an implied length of one byte.

DC	С	(character type)
DC	Х	(hexadecimal type)
DC	Н	(halfword type)
DC	Х	(hexadecimal type)
DC	Y	(address type)
DC	С	(character type)
DC	Y	(address type)

They are stored as shown in Figure 11.

As shown in Figure 11 three bytes are not used. A more economical specification sequence is

DC	C,	(character type)
DC	H	(halfword type)
DC .	Y	(address type)
DC	Y	(address type)
DC	Х	(hexadecimal type)

DC X (hexadecimal type) DC C (character type)

resulting in the storage allocation shown in Figure 12.

DS -- DEFINE STORAGE

The DS (Define Storage) statement is used to reserve storage for work areas, I/O areas, tables, etc. These storage areas are not set to zeros or blanks. The location counter is incremented during assembly by the number of bytes implied in the operand of the DS statement, leaving the respective storage positions unused when the object program is loaded. The program later refers to this area by the symbolic address of the DS statement. The DS statement can also be used to effect boundary alignment of the subsequent program sections. The DS statement has only one operand. It has the following format:

Duplication	Туре	Length
Factor		Modifier

The duplication factor is written as a decimal integer; the type is written as a single letter, C or H. The length modifier is written as a decimal integer, preceded by the letter L. It may only be specified for C-type constants. The maximum value is 256. The storage area that can be reserved by a DS statement is limited only by the capacity of the location counter.

<u>H-Type Operand</u>

The H-type operand is employed to reserve a storage area the subfields of which have an implied length of two bytes.

1	2	3	4	5	. 1	6	7	8	9	10
C(char.)	H (I	nalfword)		Y (addre:	ss)		Y (address)	X (hexa)	X (hexa)	C (char.)

Figure 12. Economical Storing of a Sequence of Constants

<u>Example</u>:

ļ	Name	Operation	Operand	
1	INA1	DS	20H	

This statement causes 20 halfwords (40 bytes) of main storage to be reserved, beginning at a halfword boundary. The leftmost byte of this area carries the symbolic address INA1. Each storage field referred to by this address has the implied length of two bytes. The knowledge of the implied length is important if INA1 is specified as an operand of a machine instruction that requires the inclusion of a length factor.

C-Type Operand

For reservation of storage areas with subfields of different implied lengths, the C-type operand is used.

Example:

1	Name Operation	Operand	
1	INA2 DS	100CL3	

This statement reserves 100 fields of main storage with a length of 3 bytes each, a total of 300 bytes, addressable through the symbol INA2. This reserved area is not boundary aligned.

The length modifier of a DS C-type statement may have any value from 1 through 256. Additional examples of DS statements are shown below.

AREA	DS	CL100	defines one field of
			100 bytes.
FLD1	DS	80C	defines 80 fields of
			one byte each.

While the Basic Assembler is processing a DS statement, it discontinues the punching of the current TXT and RLD cards. Punching is resumed with a new TXT card for the location following the reserved area(or areas). Therefore, all DS statements of a program should be grouped together to reduce the number of TXT cards punched.

<u>Duplication Factor</u>

Data fields frequently contain values that will be loaded into a register in the course of a program. These data fields must be aligned at a halfword boundary. If the data is defined as character or hexadecimal constants, i.e., data is not automatically boundary aligned, it may be difficult to verify this alignment, especially in a complex program. In such a case, it is better to force boundary alignment, as a precaution, thus removing the need to verify.

In the following example, a storage area named AREA is defined, with an implied length of 128 bytes. The preceding DS statement with a duplication factor of zero sets the location counter to a halfword boundary.

Name	Operation	Operand	
AREA	DS DS	ОН СL128	

A duplication factor of zero is also used to assign a name and a length attribute to a storage area without actually reserving it. Subsequent DS or DC statements then establish subfields within the larger area by assigning addresses to these subfields and generating data.

In the example in Figure 13, the name PAYR is assigned to an area of 50 bytes. No space is actually reserved at this point, but subsequent DS statements subdivide and reserve the storage within the area PAYR. The symbols PYNO, REGH, etc., which are specified in the name fields of the DS statements, allow reference to subsections of the area PAYR. The address PAYR still implies the length of 50 bytes and refers to the area as a whole.

Name	Operatión	Operand
PAYR	DS	0CL50
1	DS	2H
PYNO	DS	CL6
LNAM	DS	CL10
FNAM	DS	CL10
REGH	DS	H
OVTM	DS	1 H
STRT	DS	ICL4 1
OVRT	DS	1 CL 4 1
SLRY	DS	I CL 6
1	DS	H I
L	L	L

Figure 13. Reservation of Main Storage

BASIC ASSEMBLER CONTROL INSTRUCTIONS

Basic Assembler control instructions are used to begin assembly (START), end assembly (END), and set the location counter to a value at a halfword boundary (ORG).

START -- START PROGRAM

When a program is loaded, a start address normally specifies the point where the first byte of information is to be stored. Bytes 0 to 155 of main storage lie within an area that contains information required for the execution of a program. This information must not be overwritten. Therefore, the lowest usable start address is 156 (hexadecimal 009C). Before a source program or the Basic Assembler program can be loaded, a program to execute the loading functions is required. Such a program (the Absolute-Program Loader or the Relocatable-Program Loader) is stored from location 156 upward. The Absolute-Program Loader, for example, requires 160 bytes of main storage, which increases the possible start address for the source program to 316 (hexadecimal 013C). A start address of 156 can be used in this case, provided the subsequent 160 bytes are reserved for the Absolute-Program Loader by means of an appropriate DS or ORG statement.

The start address is specified in a START statement. The operand of the START statement specifies the tentative loading point in the form of an absolute address. The value of the location counter is incremented to represent this address as soon as the START statement is read by the Basic Assembler program. If the START statement is omitted, the location counter is automatically set to 340. (A START statement without an operand should not be used and is flagged with a C.)

Example:

START 1000

This statement causes the location counter to be advanced to 1000. Since the START statement does not consume any storage space itself, the specified start address is assigned to the instruction that follows the START statement. If a symbol is entered in the name field of a START statement, it is considered to be the program name and is entered in the symbol table, together with the start address of the program. In addition, the Basic Assembler program causes the name to be punched

34 System/360 Model 20 Basic Assembler Language

into columns 73 to 76 of each object program card.

<u>Note</u>: For the purpose of boundary alignment, the start address should be an even number. If it is an odd number, the Basic Assembler program advances the location counter to the next higher even value above the specified start address.

END -- END OF PROGRAM

A program written in Basic Assembler language must be terminated by an END statement, which supplies the branch address required for program execution after the program is loaded.

The operand of the END statement contains the address of the point to which control is to be transferred on completion of the loading process. This is normally the address of the first machine instruction in the problem program.

Example:

Name	Operation	Operand
PBL1 BGN	•	1340 10,0
1	I V IEND	BGN

In the above example, the start address for program execution is BGN. When the END card is read, the address contained in the operand of the END statement is loaded into register 12 by the Absolute-Program Loader, followed by a branch to the address in register 12, which initiates program execution.

If it is desired to load more than one program for simultaneous execution, the Relocatable-Program Loader must be used and a load terminate (LDT) card must be supplied. In this case, the loader program disregards the END card. For further details refer to the SRL publication <u>IBM</u> <u>System/360 Model 20 Card Programming Support, Basic Utility Programs, Functions and Operating Procedures</u>, Form C26-3604. ORG -- RESET LOCATION COUNTER

The ORG statement is used to reset the location counter to any desired value.

The statement ORG *+500 causes the present value of the location counter to be incremented by 500. The operand of an ORG statement is invalid if it is not a relocatable expression, if the expression consists of or includes a symbol that has not been previously defined, or if the name field of the statement contains an invalid symbol. A valid symbol in the name field is disregarded by the Basic Assembler program. Invalid operands are identified by error messages in the program listing. The location counter should not be reset to a value lower than the start address of the program unless it is to be loaded by the Absolute-Program Loader. The ORG statement can be used when source and object programs exceed the available main storage capacity and must, therefore, be assembled and executed in separate phases.

The program shown in Figure 14 executes certain scientific-mathematical calculations and stores the results in a 480-byte table, which is printed out later. The calculations are assumed to consist of two phases, each of which requires 3200 bytes. This means that (with an available storage capacity of 4096 bytes) each calculation routine must be assembled separately. The resulting object programs are executed one after the other.

For this reason, the table area where the results of the calculations are stored, was reserved at the first available positions of main storage, followed immediately by the constants and program routines required for all successive calculation phases. This information occupies storage locations 013C to ^340 (the addresses are given in hexadecimal notation to facilitate reference to Figure 14), and will not be overwritten when subsequent program phases for execution of the assembly are loaded.

The statement $P^{p}GM$ MVC X(5),Y, which is stored at position 0344, is the first statement of the calculation routine. All other statements of this procedure have been omitted, except those that demonstrate the chaining of the various program routines. When the first result has been calculated, it is loaded into register 10 (statement 034A). The program then branches to LOOP (statement 0330). The following program segment stores the result in the first position of the table area (a detailed explanation is given in the section \underline{DC}_{--} <u>Define Constant</u>), and tests a switch to determine if the program must go through the calculation routine again to compute another result.

If this is the case, the program branches to PRGM. Otherwise, the calculation phase has been completed and the program branches to the loader area (statement 033C) to read calculation phase 2 into main storage.

Calculation phase 2, as a separately assembled program, also begins with a START instruction. However, since the loader does not use it, register 14 has the same contents as during the previous assembly. Therefore, the BASR instruction can be omitted and the START address becomes 318. However, the USING instruction is required.

Now the previous program part must be linked to the subsequent one. The ORG statement is used to reset the location counter to position 0344. This is the start address of the calculation routine phase 1, which is no longer required and can be overwritten by phase 2.

Since the operand of the ORG statement must be relocatable and hexadecimal 0344 is an absolute address, the location counter is set to 0(*-318) and the desired address 0344, which is equal to PH2, is added. The operand *-318+PH2 thus obtained is relocatable. The address 0344 can be determined only from the program listing, after the assembly of phase 1. It must then be inserted into a previously prepared statement card.

The location counter setting of 0344 causes the subsequent program (a) to be loaded, starting at this position, and (b) to overwrite phase 1.

By following this procedure, any number of programs can be assembled separately and then be linked for successive execution.

	013C			PBL1	START	316		001
	013C	ODEO		BGN	BASR	14,0		002
	013E				USING	*,14		002
	013E	47F0 E	1EA		BC	15,RTN		002
	0142			TABL	DS .	120CL4	DEFINE RESULT TABLE	002
	0322	0142		ADTA	DC	Y(TABL)		003
	0324	0004		FOUR	DC	H141		003
	0326	FO		SWIT	DC	CL1'0'		003
	0008			R8	EQU	8		003
	0009			R9	EQU	9		003
	000A			R10	EQU	10		003
	0328	4880 E	1E4	RTN	LH	R8,ADTA	LOAD TABLE ADDRESS	003
	032C	47F0 E			8C	15, PRGM		003
	0330	40A0 8		LOOP	STH	R10,0(0,R8)	BRING RES INTO TABL	003
	0334	4480 E			ΔH	R8,FOUR	INCRM TABLE ADDR	003
	0338	9101 E	168		TM	SWIT,I	TEST FOR PROGRAM END	003
	033C	4710 0	090		8C	1,156	LOAD PHASE 2	003
	0340	47E0 E	206		BC	14,PRGM	REEXECUTE PHASE 1	003
				*				
				*				
				* START	CALCU	LATION PHASE	1	
				*				
				.*				
U	0344	D204 (0000 0000	PRGM	MVC	X(5),Y		003
				*				
				*				
				*THIS	PROGRA	M PHASE REQUI	RES CA. 3200 BYTES	
				*				
				*				
				*				
				*				
U		48A0 (LH	R10,RES	LOAD RESULT INTO RIO	003
	034E	47F0 E	1F2		BC	15,LOOP	INITIATE TABLE ENTRY	003
	013C				END	BGN		005

Figure 14 (Part 1). Programmed Routine for Table Look-up and Program Linking

013E 013E 000A 0326 0330 0344		*START CALCULATION PHASE 2 START 318 USING *,14 RIO EQU 10 Swit EQU X'0326' Symbol Linking LOOP EQU Swit+10 Symbol Linking PH2 EQU X'0344' ADD OPERND AFT ASSBLY PH1	001 002 002 002 002 002
0344		ORG *-318+PH2 JUMP TO FIRST AVAIL LOC * *	002
0344	92Fl 0326	PBL2 MVI SWIT,C'1' BEGINNING OF CALC PH2 * *	002
		*THIS PROGRAM PHASE REQUIRES CA. 3200 BYTES * * *	
U 0348 034C 0344	47F0 0330	LH RIO,RES LOAD RESULT INTO RIO BC 15,LOOP INITIATE TABLE ENTRY END PBL2	002 002 003
0340	47F0 0330	BC 15.LOOP INITIATE TABLE ENTRY	00

Figure 14 (Part 2). Programmed Routine for Table Look-up and Program Linking

INPUT/OUTPUT_INSTRUCTIONS

Input/output operations can be caused in two ways:

- by means of the Input/Output Control System (IOCS), or
- by writing I/O routines using the Basic Assembler I/O instructions.

The use of IOCS allows the writing of macro instructions, as explained in a subsequent section. The second method, the writing of individual I/O routines, is explained in the following paragraphs.

Three types of $\tau/0$ instructions are available in the Basic Assembler language:

- 1. XIO instructions (execute input and output).
- CIO instructions (control input and output).
- TIOB instructions (test input and output and branch).

The XIO statement has an SS format, and CIO and TIOB statements have SI formats, as explained in the section <u>Machine Instruc-</u> <u>tion Formats</u>.

All three instructions include the unit and function (UF) specification field. Data in this field must be specified in hexadecimal notation.

XIO -- EXECUTE INPUT/OUTPUT

The operand entry of an XIO instruction is written

D1(UF, B1), D2(B2)

or when using symbolic addressing,

Symbol 1 (UF), Symbol 2.

U designates the <u>Unit</u> used as the I/Odevice and F designates the assigned <u>Func-</u> tion, i.e., the operation to be executed.

For example, a 2501 reader is attached and X'12' is specified in the UF field of the XIO instruction. The hexadecimal digit 1 tells the Basic Assembler program that the 2501 is used and the hexadecimal digit 2 indicates that the unit must read a card. A complete list of all UF codes is provided in Appendix C. Depending on the specification in the UF field of the XIO instruction, the second symbol designates the amount of data to be handled during the I/O operation; i.e., the number of card columns to be read or punched, or the number of characters to be printed. Samples of XIO instructions are shown in Figure 15.

<u>Note</u>: If the XIO statement refers to a card unit, the value in the second operand must not exceed 80. If it refers to a printer, the maximum value is 144 for a 2203 Printer; 132 for a 1403 Model 2 or N1; and 120 for a 1403 Model 7.

Note	Name	Operation	Operand
 1. 2. 3. 4.	CARD LINE OUT OUT PNCH INPT INPT	EQU XIO XIO XIO XIO	80 100 FLDA (X '40'), LINE OUTB (X '40'), 20 OUTA (X '36'), CARD IN1 (X '23'), 16 EXAR (X '24'), CARD

Figure 15. Sample of XIO Instructions

- 1. Prints 100 characters on the attached 1403 or 2203 printer.
- 2. Prints 20 characters on the attached 1403 or 2203 printer.
- 3. Punches 80 columns on the attached 1442 Card Punch, Model 5.
- 4. Reads the first 16 columns of a card from the secondary hopper of the attached 2560 MFCM.
- Punches 80 columns of a card from the primary hopper of the attached 2560 MFCM or 2520.

CIO -- CONTROL INPUT/OUTPUT

CIO instructions are used to control the operation of attached I/O devices. With card I/O devices, the CIO instruction is used for stacker or print-head selection; with a printer, the CIO instruction is used to cause spacing or skipping.

The instruction is written in the following format:

CIO D1(B1),UF or

CIO S1,UF (S=symbol)

Input/Output Instructions 37

Stacker Selection

For stacker selection of card I/O devices, the unit specifications in the UF field is always a 2. The function specification can be a 0, 1, or 2, depending on the attached I/O device and the function desired. The stacker is specified by the first operand of the CIO statement. A summary of I/O instructions, including the associated unit and function specification codes, is given in Appendix C.

Examples:

- 1. CIO 4,X'21'
- 2. CIO 3,X'22'
- 3. CIO 2,X'20'
- It is assumed that a preceding read instruction caused the feeding of a card from the secondary hopper of the attached MFCM. The sample statement causes this card to be ejected into stacker 4.
- The card presently in the punch or preprint station of the attached MFCM is ejected into stacker 3.
- 3. If the attached unit is a 2520 and a preceding read or punch instruction caused the feeding of a card, this card is ejected into stacker 2. If the attached unit is a 2560 MFCM and a preceding read instruction caused the feeding of a card from the primary hopper, this card is ejected into stacker 2.

If the I/O unit is a 2560 MFCM and stacker selection is not specified, stacker 1 is automatically selected for cards from the primary hopper and stacker 5 for cards from the secondary hopper. Therefore, CIO statements that assign these functions are not required.

In addition, if 6, 7, 14, or 15 is specified in the first operand of a CIO instruction that refers to a 2560 MFCM, the selected cards are ejected into stacker 1.

In the programming sequence, the CIO statement for a 2560 MFCM should follow a read instruction, if possible. In addition, it must precede the next read, punch, or punch-and-feed instruction for the same hopper. For punch-card stacker selection, the relevant CIO instruction must be placed before the next read, punch, or punch-feed instruction, regardless of the referenced hopper.

The punch-card stacker select function (X'22') is specified for stacker assignment, if the respective card is in the punch unit or in the pre-print station of the MFCM.

For a 2520, the CIO statement is required only to assign stacker 2. In the programming sequence, this statement should precede the read, punch, or punch-and-feed instruction.

Print-Head Selection

Print heads are selected by using bits 26 to 31 of the machine-instruction format as a mask. The mask is specified as a decimal integer in the first operand of the pertinent CIO statement and sets the bits assigned to the individual print heads to one. This is illustrated in Figure 16.

 Number of print head: 	1	2	3		5	6
 Assigned bit numbers:	26	27	28	29	30	31
M <u>ASK:</u>	0	[] [1] []	0		0	0
 Decimal equivalent of the binary bit positions: 	25	 	23	 22 	21	20
Decimal equivalent of the mask: 		16	+	4	Ξ	20

Figure 16. Sample of a Mask for Print-Head Selection

In the above example, print heads 2 and 4 are selected because the bits assigned to these are set to 1 by the mask. The decimal equivalent of the mask is specified in the first operand of the CIO statement as follows:

CIO 20,X'23'

The operand X'23' refers to a card I/O device and specifies the print-head-select function.

The highest decimal number that can be used as a mask for print head selection is 63, which activates all available print heads. The mask can also be expressed in hexadecimal notation or in the format D1(B1).

Spacing and Skipping

A CIO statement that refers to a printer must contain the unit address (U) hexadecimal 4. If a spacing function is requested, the first operand specifies the number of space to be performed. This can be expressed in decimal or hexadecimal form, or as D1(B1). The maximum number of spaces allowed is 3.

The appropriate function codes are shown in the summary of I/O instructions in Appendix C.

<u>Example</u>:

CIO 2,X'4C'

This statement causes the immediate spacing of 2 lines on both carriages of an attached 2203 Printer.

If a skipping function is requested, the first operand specifies the channel number of the carriage control tape that identifies the line at which the skipping is terminated.

Example:

CIO 6, X'45'

This statement causes the skipping of a page on the attached 1403 Printer, up to the line identified by a punch in channel 6 of the carriage control tape.

Serial I/O Channel

All CIO statements that refer to the serial I/O channel must contain the unit address hexadecimal 6. For the appropriate function specification refer to Appendix C. The use of the first operand D1(B1) is described in the following SRL publication:

IBM_System/360_Model_20,_1419_Magnetic Character_Reader, Form A24-1499.

Communications Adapters

A CIO statement that refers to the Model 20 Communications Adapter or the Binary Synchronous Communications Adapter must contain the unit address hexadecimal 5. For the appropriate function specification, refer to Appendix C.

The first operand, D1(B1), of a CIO statement that refers to one of the communications adapters is ignored. However, it must be contained in the statement, and must resemble a valid address.

TIOB -- TEST INPUT/OUTPUT AND BRANCH

TIOB statements are used to test the operational conditions of the attached I/O devices or the proper execution of an I/O function; e.g., print error, last card, feed error, device busy.

If a busy condition exists, a branch is performed to the address specified in the first operand of the pertinent statement. Otherwise, the subsequent program statement is processed.

The operands of a TIOB statement are written in the following form:

D1 (B1), UF

or

S1,UF

Examples:

1.	TIOB	AREA,X'24'
2.	TIOB	*,X'40'
3.	TIOB	HALT, X' 33'

- This instruction causes a branch to position AREA after the last card has been read on the attached I/O device with the device address 2.
- 2. This statement causes the program to loop until the attached printer has completed the current print cycle.
- 3. This instruction causes a branch to the procedure named HALT if a punch error has occurred on the attached 1442 Card Punch.

A summary of the Basic Assembler I/O instructions, together with the associated function specification codes, is provided in Appendix C.

SEQUENCE OF I/O INSTRUCTIONS

The proper sequence o following examples:	f the i	.nput-output instru	ctions for different cases is shown in the	
CARRIAGE CONTROL:	TIOB TIOB CIO CIO	*,X'46' *,X'40' 1,X'45' 3,X'44'	TEST CARRIAGE BUSY TEST PRINTER BUSY SKIP TO CHANNEL ONE IMMEDIATELY SPACE THREE TIMES IMMEDIATELY	
PRINTER CONTROL:	TIOB TIOB XIO BC BC	*,X'46' *,X'40' PRT(X'41'),120(0) 4,*-6 1,HLT	TEST CARRIAGE BUSY TEST PRINTER BUSY PRINT AND SPACE SUPPRESS BRANCH IF PRINTER WORKING BRANCH IF PRINTER NOT OPERATIVE	
CARD READER CONTROL:		*,X'20' CRD(X'22'),80(0) 4,*-6 1,HLT END,X'24' HLT,X'25'	TEST READER BUSY READ THE CARD BRANCH IF READER WORKING BRANCH IF READER NOT OPERATIVE BRANCH IF LAST CARD BRANCH IF FEED ERROR	
PUNCH CONTROL:	TICB CIO XIO BC TIOB TIOB TIOB	*,X'20' 2,X'22' PCH(X'25'),80(0) 5,HLT HLT,X'21' END,X'24' HLT,X'25'	TEST READER/PUNCH BUSY SELECT STACKER TWO PUNCH SECONDARY CARD BRANCH IF PUNCH NOT OPERATIVE TEST READER/PUNCH ERROR TEST LAST CARD TEST FEED ERROR	

INPUT/OUTPUT MACRO INSTRUCTIONS

A major part of most programs written in Basic Assembler language consists of the routines required to read data into the system and to produce the output of the processing performed on the input data. IBM provides the user of the Model 20 Basic Assembler language with a library of tested I/O routines, which is part of the IBM System/360 Model 20 Card Programming Support, Input/Output Control System (CPS IOCS).

Macro Instruction	Function
	Makes the next record avail- able in the area specified by the user.
	Makes a record (in an area specified by the user) avail- able for an I/O operation.
	Opens the file, i.e., ensures that all information neces- sary to handle a file has been provided.
l	Closes the file, i.e., lensures proper handling of the file after all records have been processed.
	Moves the information to be printed on a card from the work area into the specified print area. Used only in connection with a 2560 MFCM.
,	Causes the performance of certain I/O functions, e.g., skipping, spacing, stacker selection.
	Starts processing of files in non-overlap mode.
	Starts processing of files in overlap mode, in case of a preceding LOM macro instruction.
	Checks for printer overflow conditions.
 	Causes the problem program to wait for the completion of all pending card I/O opera- tions before processing the next sequential instruction.

Figure 17. Summary of IOCS Macro Instructions

In the source program, the IOCS routines are called by statements referred to as macro instructions. The use of IOCS macro instructions saves programming time because it relieves the user of coding, testing, and providing linkages to his own I/O routines. In addition, the IOCS routines take advantage of the time-sharing capability of the Model 20, thereby optimizing throughput.

For detailed information on the Model 20 IOCS, refer to the SRL publication $\underline{\text{IBM}}$

<u>System/360 Model 20 Card Programming Sup-</u> port, Input/Output Control System, Form C26-3603.

Figure 17 contains a summary of the IOCS macro instructions and their functions.

Additional macro instructions, and the associated I/O routines, are available to users of the Communications Adapter and the 1419 Magnetic Character Reader. For detailed information refer to the following SRL publications:

IBM System/360 Model 20:

<u>Input/Output Control System for the Com-</u> <u>munications Adapter</u>, Form C26-3606;

Input/Output_Control_System_for_the Binary_Synchronous_Communications_Adapter, Form C33-4001;

<u>Input-Output Control System for the IBM</u> <u>1419 Magnetic Character Reader</u>, Form C26-3607.

I/O ROUTINES -- INCLUDING INTERRUPTS

A user program which enables the interrupt mode with an SPSW statement that changes the channel mask bit of the current program status word from 1 to 0 must ensure that the pending interrupts caused by the loader do not interfere with the execution of the object program.

Both the Absolute-Program Loader and the Relocatable-Program Loader cause two pending interrupts. Interrupt 1 is caused when the program is read on a 2501, 2520, or 2560; interrupts 1 and 2 are caused when the program is read on a 2520 or a 2560.

<u>Interrupt 1</u>: Associated with the <u>last read</u> <u>instruction</u> of the loader, interrupt 1 is pending when the execution of the object program begins. This interrupt becomes effective after the first SPSW instruction in the user program has been processed. The program in this case branches to the programmed interrupt routine, although the condition on which the interrupt routine is based has not occurred.

An example of the programming sequence that enables the interrupt mode through an SPSW statement is shown in Figure 18. For this purpose, the first two TIOB statements in the figure may be disregarded.

<u>Interrupt 2</u>: This interrupt is issued at the end of program loading. After the END card of the object program has been read, an XIO instruction in the loader program causes a <u>dummy punch cycle</u> that moves the

Input/Output Instructions 41

END card from the pre-punch station to the punch unit of the punching device, prior to execution of the object program. The dummy cycle is effected by specifying X'40' (blank) to be punched into column 1, which results in nothing being punched.

Interrupt 2 also occurs after the first SPSW instruction in the user program after the dummy punch instruction has been executed.

The XIO dummy instruction may cause a mispunching of the END card during the initial phase of the object program. While the XIO instruction is being executed, the loader transfers control to the object program and, thereby, initiates processing. If the I/O device used for loading is a 2560 MFCM or a 252° card read-punch and the loader area is overwritten before execution of the dummy punch instruction has been completed, a character other than blank may be punched into column 1 of the END card, which makes the END card invalid.

Mispunching of the END card can be avoided by using a TIOB instruction as the first statement in the user's program, as shown in Figure 18.

The mispunching of the END card can also be avoided if the loader area is not overwritten during the initial processing phase. (The initial processing phase is terminated after execution of the first XIO statement in the user program that refers to the 2560 that is used for program loading).

IT, when loading from a 2520 IT, when loading from a 2560 F AUXILIARY NEW PSW
T AUXTETARY NEW PSW
I HONESENKI HEN LOW
ABLE INTERRUPT MODE
IS PSW BRANCHES TO
IN PROGRAM
fining the address of
er's PSW.

Figure 18. Sample Routine for Compensation of Pending Interrupts Caused by the Loader

This section describes the coding of the machine instructions written in Basic Assembler language and translated into machine language. The machine-language format and the functions of each machine instruction are described and the use of each instruction is illustrated by an example.

A machine instruction is a direction given to the computer to cause the execution of a certain operation. In Basic Assembler language, these instructions are written in the form of mnemonic codes, which are translated by the Basic Assembler program into System/360 internal or machine code, respectively. The codes are printed in the leftmost part of the program listing, next to the location counter reference.

Machine instructions are divided into four groups, according to basic operand format:

- RR instructions (register to register), length: 2 bytes.
- RX instructions (register to storage or storage to register), length: 4 bytes.
- SI instructions (storage immediate), length: 4 bytes.
- SS instructions (storage to storage), length: 6 bytes.

A summary of these formats, together with their associated operation codes, is shown in Figure 19.

All machine-instruction statements are automatically aligned at halfword boundaries. All bytes skipped are filled with hexadecimal zeros.

Any machine instruction can be identified by a symbol, which can be used as a

di J

branch address in operand(s) of other statement(s).

Notes Referring to Figure 19

- R1 and R2 are absolute expressions that specify general registers. The general register numbers are 8 through 15.
- D1 and D2 are absolute expressions that specify displacements. A value of 0 through 4095 may be specified.
- B1 and B2 are absolute expressions that specify base registers. Register numbers are 0-3 and 8-15.
- 4. M1 is an absolute expression representing a condition code.
- 5. L, L1, and L2 are absolute expressions that specify field lengths. An L expression can specify a value of 1 -256. L1 and L2 expressions can specify a value of 1 - 16. In all cases, the assembled value will be one less than the specified value.
- I2 is an absolute expression that provides immediate data. The value of the expression may be 0 - 255.
- 7. S1 and S2 are absolute or relocatable expressions that specify an address.
- SI instruction fields that are crossed out in the machine formats are not examined during instruction execution. The fields are not written in the symbolic operand, but are assembled as binary zeros.
- UF is an absolute expression representing an input/output unit address and a function.

•	Basic Mach	nin	<u>e F</u> c		<u>at</u>				Applicable Instructions
	Operation		4 R2	Í		· .		R1,R2 (See note 1)	 AR ,BASR , SR
	Operation		4 R2 	 				 M1,R2 (See notes 1 and 4)	I IBCR I I
	Operation Code	ĺ	4 X 2 	i -	i	İ		 R1,D2(0,B2) R1,S2 (See notes 1,2,3,and 7)	 STH,LH,CH,AH,SH, BAS
R X 	8 Operation	ĺ	4 1 X2	I I	i			 M1,D2(0,B2) M1,S2 (See notes 2,3,4,and 7)	 BC
	Operation	8	l		12 D1			 D1 (B1) ,I2 S1,I2 See notes 2,3,6,and 7)	I CLI,MVI,NI,OI,TM,HPR
S1 	Operation	8			12 D1	i		 D1 (B1) S1 (See notes 2,3,7,and 8)	 SPSW
	Operation	8 UF	l		12 D1	l		 D1 (B1) ,UF S1,UF (See notes 2,3,and 7-9)	 TIOB CIO (D1(B1) detailed specification)
	Operation				 D 1	B2	D2	D1 (L1,B1), D2 (L2,B2)	 PACK,UNPK,MVO,AP, CP,DP,MP,SP,ZAP
	Operation	8 L	I		•		D2	D1 (L,B1),D2 (B2)	I ICLC,MVC,MVN, I MVZ,TR,ED I
	Operation	8 UF	•	İ	ĮD1	Í	D2	D1 (UF,B1),D2 (B2) S1(UF);S2 (See notes 2,3,7,and 9)	 XIO (D2(B2) detailed specification)

Figure 19. Machine Instruction Formats

MACHINE-INSTRUCTION MNEMONIC CODES

The mnemonic operation codes (shown in Appendix B and Figure 19) are designed to be easily-remembered codes that indicate the functions of the instructions. The normal format of the code is shown below; the items in brackets are not necessarily present in all codes:

Verb [Modifier] [Data Type] [Machine Format]

The verb, which is usually one or two characters, specifies the function. For example, A represents Add, and MV represents Move. The function may be further defined by a modifier and the data type. For example, the modifier L indicates a logical function and the C indicates a character as data type, as in CLC for Compare Logical Character.

The letters R and I are added to the codes to indicate, respectively, RR and SI machine instruction formats. Thus, AR indicates Add in the RR format. Functions involving character and decimal data types imply the SS format.

INSTRUCTION FORMATS

A distinction must be made between the instruction format in Basic Assembler language and the instruction format in machine language, as translated by the Basic Assembler program.

Example:

•	• •		stru chin			in Juage	9	
		Op Cđ		L2	В1	D 1	В2	D2
DP WORK(9),C2(2)		FD	8	1	D	0 D C	D	OEF

In the above example, the DP instruction causes the dividend that is contained in the field WORK, with an explicit length of 9 bytes, to be divided by the divisor, contained in the field C2, with an explicit length of 2 bytes.

Assuming register 13 has been assigned as base register by an appropriate USING statement, the Basic Assembler program translates this instruction into the format FD81 DODC DOEF, as shown. The mnemonic operation code becomes FD; the WORK length code (9) is contained in the L1 field; and the C2 length code (2) is contained in the L2 field in the assembled instruction. (Each assembled length code is one less than the length of the statement in Basic Assembler language because the length code 1 is assembled as 0, thus permitting a length of 16 within the 4-bit L1 and L2 fields.) The operand addresses are split in a base register and a displacement, which are contained in the B and D-fields respectively (see the section <u>Storage</u> Addresses).

RR FORMAT

This is the shortest of the four instruction formats and requires the least processing time. It is used to specify registerto-register operation; i.e., data is transferred from one register to another. In Basic Assembler language, such a statement is written as

Op-Code	R1,R2	(R=register)
or		
Op-Code	M1,R2	(M=mask)

Example:

AR 9,10 The contents of register 10 are added to the contents of register 9.

The operand format M1,R2 is used together with the Branch-on-Condition-Register (BCR) operation code. It is applied if the program reaches a decision point where, under a certain condition, a branch must be performed. In this case, the branch address is contained in the register specified (R2).

Example:

BCR 8,15

The binary equivalent of 8(1000) is used as a mask to test the condition code in the Program Status Word. The branch is executed if the condition code is 00. (Refer to the section <u>The Condition Code</u>).

RX FORMAT

This format is used to cause data flow between a register and main storage. The direction of the flow is determined by the operation code. The Store Halfword (STH) instruction transfers data from a register to storage; the AH instruction causes information in main storage to be added to the contents of a register. The address specified in the second operand of an RX instruction can be in explicit or implied form.

Machine-Instruction Statements 45

In Basic Assembler language, the instruction is written as:

Op-Code R1,D2(X2,B2) when using explicit addressing, or

Op-Code R1,S2 when using implied addressing. (S = symbol)

When specifying an explicit address, the X2 sub-field of the operand D2(X2,B2) must be set to 0.

Example:

STH 9, AREA+4(0, 12)

The contents of register 9 are stored at the location (AREA+4) + (contents of register 12). However, this statement is valid only if AREA is defined as an absolute symbol with an address value not exceeding 4095.

Branch instructions in the RX format (operation code BC) are written as:

Op-Code M1,D2(0,B2) when using explicit addressing,

or

Op-Code	M1,S2	when using implied
		addressing.

The field M1 is used as a mask to test the condition code. The subsequent section describes how this mask is set up.

The Condition Code

The condition code in the Program Status Word occupies 2 bits. Therefore, it can be used to represent four conditions: 00, 01, 10, or 11.

The corresponding masks reflecting these settings are:

Condition Code	<u>Mask</u>
----------------	-------------

00	8
01	4
10	2
11	1

This means, for example, that a branch instruction to be performed on condition 8 is executed if the condition code setting is 00. Accordingly, a branch can be requested in a program if the condition code setting is either 01 or 11. The corresponding mask, in this case, would be 4+1=5.

Thus, the maximum value of a mask is 8+4+2+1=15. Specifying a branch on condition 15 means that the branch must be per-

formed, whatever the condition code setting is. Such a branch is called <u>unconditional</u>. Masks can also be specified in hexadecimal notation. Figure 20 contains examples of branches testing the condition code.

Examples:

[Name	Operation	Code	Operand	
1.	CALC	SR BC		9,10 8,0UT	-
12.	CMPR	CLI BC	•	FLDA,X'DO' 2,BGN	i
3. 	SUM 	AP BC		FLDA(10), FLDB(5) 15, TABL(0,8)	1

Figure 20. Branches Testing the Condition Code

Explanation:

- Fixed-point arithmetic instructions, like the above SR instruction, set the condition code to reflect the status of the result whether or not the result is equal to, less than, or greater than 0. The branch to the location OUT is executed if the result of the preceding mathematical operation is 0. Otherwise, the next sequential instruction in the program is processed.
- 2. The CLI instruction causes the value stored at the location FLDA to be compared with the hexadecimal selfdefining term DO. The branch is performed if the contents of FLDA are greater than DO. Otherwise, the next sequential instruction in the program is processed.
- 3. Variable-length arithmetic instructions also set the condition code to reflect the status of the result (see paragraph 1). The subsequent branch instruction is unconditional, i.e., the program branches under any condition to the location représented by TABL+(contents of register 8).

Thus, the interpretation of the condition code setting depends on the type of operation caused by the preceding instruction. A summary of the relation of the situation to the condition code setting is given in Appendix E.

Indexing with RX Instructions

The index field X2 of the instruction format Op-Code R1,D2(X2,B2) must always be set to 0. The base register B2 in an RX instruction, however, can be used as index register, if (1) explicit addressing is

applied and (2) the D2 displacement is absolute.

In Figure 14, the method of indexing with address constants has been demonstrated by a table look-up procedure. The table address was loaded into a register and successively updated, thus pointing to the subsequent table positions. The same effect is achieved when TABL is used as displacement D2 in an RX instruction and register R8 is used as B2 to increment TABL.

For example, the table area of 480 bytes is set up in storage with the address TABL, as in Figure 14. Fach entry in this area is also considered to have an implied length of four bytes. It is assumed that this table will be filled with successive entries of results computed during processing.

To use TABL as a displacement in an RX instruction, it must be made absolute to retain the relocatability of the program. TABL must be equated with an <u>absolute</u> expression that references the location counter.

Example:

TABL EQU *-NULL

NULL represents the value of 0 to avoid altering the address of TABL, assigned by the Basic Assembler program, when TABL is being defined. In addition, to make *-NULL an absolute expression, NULL must represent a <u>relocatable</u> 0. This can be done as follows:

START 340 NULL EQU *-340

Here, the expression in the operand of the EQU statement becomes relocatable because it contains an odd number of relocatable expressions.

Adopting the above procedures, the program routine could be as shown in Figure 21.

SI FORMAT

This format is used to load immediate data that are specified in the instruction into storage.

In Basic Assembler language, such instructions are written as:

Op-Code D1(B1),I2 in case of explicit addressing, and

Op-Code S1,I2

in case of implied addressing.

ļ	Name	Operation	Operand	Comments
	PBL1 NULL	START EQU	340 *- 340	 0=RELOCATABLE
	BGN	BASR	14,0	LOAD BASE REGISTER
1	1	USING	*,14	ASSIGN BASE REGISTER
		SR	8,8	INITIALIZE INDEX REGISTER
1	PRGM	MVC	X(5),Y	START COMPUTATION
		1	l	1
l	1		1	1
1		V	1	l
1	1			RESULT INTO TABLE
i		•		INCREMENT INDEX REGISTER
				TEST FOR TABLE END
				COMPUTE ANOTHER RESULT
1	1	ED	PRTA, MASK	INITIATE PRINTOUT
			I	
1			l	1
		V	1	
1	TABL	~ ~	•	TABL=ABSOLUTE
		DS		DEFINE TABLE AREA
	PRTA			DEFINE PRINT AREA
			•	DEFINE AREA X
				DEFINE AREA Y
	INCR		•	DEFINE INCREMENT VALUE
1	LIMT		H 480	DEFINE TABLE LIMIT
1		END	PBL1	
1				

Figure 21. Sample Program Using TABL as Displacement

The field I2 represents the immediate data, which can be any single self-defining term with a maximum length of 8 bits.

Examples:

CLI JACK,C'6' TM MIND,X'40' MVI PARA,X'AF'

Some of the input/output instructions the programmer uses to write his own I/O routines are also in the SI format. The field I2 in this case is designated UF and is used to specify the I/O unit and its function.

Accordingly, these instructions are written as follows:

Op-Code D1(B1),UF

or

Op-Code S1,UF

The Set Program Status Word (SPSW) instruction causes the current program status word to be replaced by a new PSW stored at the position referenced in the operand of the SPSW instruction. Since the current PSW contains the address of the next sequential instruction to be processed, the SPSW instruction is equal to a branch instruction.

In Basic Assembler language, this instruction is written as follows:

Op-Code D1(B1) or S1

Example:

r I L	Name Operation	Operand I
	NPSWIDC	NPSW X • 0100 • Y (REGN)

In this example, the new PSW contained in the field NPSW is transferred to the internal location of the current PSW. The constant X'0100' replaces the leftmost 16 bits and the address constant replaces the rightmost 16 bits of the 4-byte PSW. Then the program branches to the address specified by bit positions 16 to 31 of the new PSW storage position BEGN.

The termination of object program execution is achieved by a Halt-and-Proceed (HPR) instruction. This instruction also belongs to the SI-type formats and is written as shown in the following example: HPR X'999',0

The operation code HPR is translated into the machine code 99 which is displayed in the UL register panels of the CPU. This code also appears in the UL register panels in case of a programmed halt during execution of an assembly.

To indicate that the program has reached the HPR instruction (completion of object program execution), the address X'999' specified in the first operand of this instruction is displayed in the STR register panels of the CPU.

The second operand of the HPR instruction is ignored and, though assembled, has no influence on the program. Normally, zero is specified as the second operand of the HPR instruction. It can be omitted, however, if the comma is written to satisfy syntax requirements.

SS FORMAT

This format is used to cause data flow from one area of storage to another. It requires specification of the field lengths for the data to be acted upon.

With one exception, which is explained later, the SS instructions form two major groups. The first group includes instructions that require specification of length codes for both operands. The second group requires a length specification for the first operand only.

In Basic Assembler language, the first group of instructions is written as follows.

0p-Code	D1(L1,B1),D2(L2,B2)	when explicit addressing is used, or
0p-Code	S1(L1), S2(L2)	when implied addressing is used.

L1 and L2 in the above format designate the length fields. The operation codes belonging to this group are summarized in Figure 19.

Examples:

PACK AREA (9), INPT+5 (9) MVO 400 (10,8), RES 1 (13)

The length code of an expression can be omitted if the length of a field is implied in its name.

Example:

Name Operati	on Operand	
I ICP	FLDA,FLDB C'0000'	۲ ۲
FLDBIDC	XL4 • 0 •	

Field A and B each have the implied length of four bytes. An explicit length specification, therefore, is redundant. If a symbol with an implied field length is accompanied by an explicit length code, the implied length is disregarded.

In explicit addressing, the length code becomes redundant if the length is implied in the symbol specified as the displacement.

Example:

[Name]	Operation	Operand	
AREA		FLDA (2), AREA (,8) CL2'0'	

The fields enclosed in parentheses are referred to as sub-fields. In the above example, the first sub-field of the second operand was omitted because the displacement AREA implies the length of two bytes. Note that the comma separating the subfields must be specified in spite of the first sub-field having been omitted. Otherwise, the expression in parentheses is assumed to be a length code and the displacement AREA is considered an implied address.

The second group of SS instructions requires the length specification in the first operand only. The operation codes for this group are summarized in Figure 19.

In Basic Assembler language, these instructions are written as follows:

Op-Code D1(L,B1),D2(B2) when using explicit addressing,

Op-Code S1(L),S2 when using implied addressing.

The length may be explicit or implied, but the comma separating the sub-fields in the first operand must be entered, even if the length code in an explicit address is omitted.

<u>Example</u>:

MVC FLDA (5), WORK (8)

The expression 5 in the first operand is evaluated as a length code and the expression 8 in the second operand is considered to be a base register, even though the two operands appear to specify the same items.

The Execute Input/Output (XIO) instruction is written as follows.

0p-Code	D1 (UF, B1), D2 (B2)	when using ex- plicit address- ing, or
Op-Code	S1(UF), S2	when using im- plied addressing.

The length code in the first operand is replaced by the unit and functions specification.

Example:

XIO AREA (X'22'),50

This instruction causes 50 card columns to be read on the assigned card-reading device. The data is read into the storage location named AREA. For detailed explanations, refer to the section <u>Input/Output</u> <u>Instructions</u>.

TYPES OF MACHINE OPERATIONS

There are 3 types of operations:

- 1. Binary arithmetic operations.
- 2. Decimal arithmetic operations.
- 3. Non-arithmetic operations.

These operations differ not only in their internal logic but also in the format of data, use of registers, and format of instructions.

Some operations set a condition code in bits two and three of the Program Status Word (PSW). This condition code indicates the relationship (less than/greater than, zero, negative, positive etc.) between the two operands as a result of the last operation effecting the condition code setting. For details about the PSW see the SRL publication IBM_System/360_Model_20_Functional Characteristics, Form A26-5847.

BINARY ARITHMETIC

Binary arithmetic is used by binary instructions for operands like addresses, indexes, counters, and binary data. The length of each operand is one halfword including the sign. Negative numbers are given in the twos-complement form. The first operand must be in one of the general registers. The other operand may be either in a register or in main storage. For detailed information refer to the SRL publication <u>IBM System/360 Model 20 Functional</u> <u>Characteristics</u>, Form A26-5847.

<u>Data Format</u>

Binary numbers have a fixed length of one halfword=16 bits. The first (leftmost) bit contains the sign, the other 15 bits the binary value. Binary numbers may be stored in one of the general registers or in main storage. In main storage, the address of the left byte must be even.

Binary halfword

Sig	n Binary	Value	ر ا
0	1		15

Representation of Numbers

Binary numbers are represented as signed integers. Positive numbers are represented in true form with a 0-bit as sign. Negative numbers are in the twos-complement form with a 1-bit as sign. The twoscomplement form is found by reversing each bit (0 to 1 and 1 to 0) and adding a 1 to the rightmost bit.

A zero is always positive by definition. The absolute value of the lowest possible negative number is higher by one than the highest possible positive number.

Highest possible positive number:

Lowest possible negative number:

$$\begin{bmatrix} 100000000000000 \\ 0 \end{bmatrix} = -(2^{15}) = -32768$$

<u>Machine Formats of Instructions for Binary</u> <u>Operations</u>

Binary operations are in the RR or RX-Format.

<u>RR-Format</u>

Op-code	•	•	
0	7	11	15

R1 indicates a general register containing the first binary number and R2 a general register containing the second binary number. R1 and R2 may refer to the same register. The result of an instruction in the RR-Format replaces the first operand.

<u>RX-Format</u>

· -		•	10000	•			
0	7	1 ·	1 15	19	20	3	1

R1 indicates a general register containing the first operand. The address of the second operand is indicated by the fields B2 and D2 in one of two ways. Either they give the address directly ($0 \le B2 \le 3$) or an effective address is formed by adding the contents of the register named in the B2-field ($8 \le B2 \le 15$) to the relative address given in the D2-field.

The result of an operation in the RX-Format replaces the first operand. Exception: After "Store Halfword" the result replaces the second operand.

Condition Code After Binary Operations

Condition code	 00	 01	110	1 1
	zero zero equal zero zero	<pre> <zero <zero<="" low="" pre="" =""></zero></pre>	>zero high >zero	- - -

*first operand compared to second.

Binary Arithmetic Error Conditions

Error conditions that may occur during the execution of binary operations are:

- 1. Operation code invalid.
- 2. Addressing error:
 - An instruction address or an operand address refers to the protected first 144 bytes of main storage (addresses 0 to 143).
 - An instruction address or an operand address is outside available storage.
 - c. The last (highest) main-storage position contains any part of an instruction that is to be executed.
 - d. The R1 or R2 fields of a binary instruction contain binary values 0 through 7.

- 3. Specification error:
 - The low-order bit of an instruction address is one, i.e., no halfword boundary.
 - b. The halfword second operand is not located on a halfword boundary.
 - c. Bits 12 through 15 of an RX format instruction are not all zero.
- 4. Binary overflow check.
- 5. CPU parity error.

INSTRUCTIONS FOR BINARY ARITHMETIC

Name	Op-code	Format	 Mnemonic
Add Register	1A	RR	AR
Subtract Register	1 B	RR	SR
Store Halfword	40	RX	STH
Load Halfword	48	RX	LH I
[Compare Halfword	49	RX	CH
Add Halfword	4A	RX	AH
Subtract Halfword	4B	RX	SH
11	LI	L	L

Add Register

Format: RR Op-code 1A

Machine instruction: AR R1,R2

<u>Function</u>: The contents of the first operand field are added to the contents of the second operand field. The result is stored in the register specified by the first operand. The second operand remains unchanged.

The sign is determined by the rules of algebra. A zero result is always positive. A sum consisting of more than 15 numeric bits plus the sign causes an overflow. In detail, this is what happens: First all 16 bits of both operands are added. The result is correct if the addition results in a carry out of both the sign-bit position and the high order numeric-bit position or in no carry at all. However, if the addition causes a carry out of only one of the two positions a binary overflow will take place.

<u>Note</u>: An overflow will change the sign of the result.

Condition Code:

00 Result=zero 01 Result<zero 10 Result>zero Example: Assume register 8 contains hexadecimal 0123 and register 9 contains hexadecimal 0532.

Source statement:

Op-code	R1 R2
AR	8,9

From this sourc ϵ statement the Basic Assembler creates the following object code:

Op-code	R 1	R2
1A	8	1 9

After execution register 8 contains hexadecimal 0655. The condition code is 10.

Subtract Register

Format: RR Op-code 1B

Machine instruction: SR R1,R2

<u>Function</u>: The contents of the second operand field are subtracted from the contents of the first operand field. The result will be in the register specified by R1. Both operands and the result consist of 15 numeric bits plus the sign. The second operand remains unchanged.

The subtraction is performed by adding the twos-complement of the second operand to the first operand. All 16 bits of both operands are added. If this results in a carry out of both the sign-bit position and the high order numeric-bit position or in no carry at all, then the result is correct. If there is, however, a carry out of only one of the two positions a binary overflow will occur.

A register may be cleared to zero by subtraction from itself.

There is no twos-complement for the highest negative number. This number remains unchanged when a complementation is performed. Nonetheless, the subtraction is still executed correctly.

<u>Condition_Code</u>:

00	Result=zero	
01	Result <zero< th=""><th></th></zero<>	

10 Result>zero

Example: Assume register 8 contains hexadecimal 047F and register 9 contains hexadecimal 00D7.



Source statement:

Op-code R1 R'2

SR 8,13

From this source statement the Basic Assembler creates the following object code:

	-	le R1		
•	1B	18	• •	

After execution register 8 contains hexadecimal 03A8. The condition code is 10.

Store Halfword

Format: RX Op-code 40

Machine instruction: STH R1,D2(0,B2)

<u>Function</u>: The contents of the register specified by R1 are stored in the halfword at the main-storage location addressed by B2 and D2. The first operand remains unchanged.

Condition Code: No change.

<u>Example</u>: Assume register 9 contains hexadecimal 68AF, register 11 contains hexadecimal 001E, and the displacement in the second operand is hexadecimal 29E (decimal 670).

Source statement:

Op-code R1 D2 X2=0 B2

STH 9,670(0,11)

From this source statement the Basic Assembler creates the following object code:

Op-code	R 1	X2=0	B2	D2
40			В	29E

After execution the field starting at storage location hexadecimal 2BC (decimal 700) contains 68AF.

Load Halfword

Format: RX Op-code 48

Machine instruction: LH R1,D2(0,B2)

<u>Function</u>: The halfword at the main storage location addressed by B2 and D2 is placed into the 16 bit positions of the register specified by R1. The second operand remains unchanged.

Condition Code: No change.

Example: Assume register 9 contains hexadecimal AAAA, register 12 contains 0032, the displacement in the second operand is 1F4 (decimal 500), and the field starting at storage location hexadecimal 226 (decimal 550) contains 80AF.

Source statement:

Op-code R1 D2 X2=0 B2

LH 9,500(0,12)

From this source statement the Basic Assembler creates the following object code:

Op-code	R 1		B2	D2
48	9	0	C	1F4

After execution register 9 contains hexadecimal 80AF.

Compare Halfword

Format: RX Op-code 49

Machine instruction: CH R1,D2(0,B2)

<u>Function</u>: The 16 bits of the register specified by R1 are compared with the halfword at the main storage location addressed by B2 and D2. The comparison is algebraic, i.e., the signs must be taken into consideration. Both operands remain unchanged. A condition code is set.

Condition_Code:

00 First operand=second operand

- 01 First operand<second operand
- 10 First operand>second operand

Example: Assume register 9 contains hexadecimal 0001, the displacement in the second operand is hexadecimal 690 (decimal 1680), and register 13 contains hexadecimal 0026, and the halfword at storage location hexadecimal 686 is AF99.

Source statement:

Op-code R1 D2 X2=0 B2

CH 9,1680(0,13)

From this source statement the Basic Assembler creates the following object code:

Op-code	R 1	X2=0	B 2	D2
49	19		D	690

After comparison the resulting condition code setting will be: 10.

<u>Add Halfword</u>

Format: RX Op-code 4A

Machine instruction: AH R1, D2(0, B2)

<u>Function</u>: The halfword in main storage, addressed by B2 and D2, is added to the 16 bits of the register specified by R1. The sign is determined by the rules of algebra. A zero result is positive by definition.

If the resulting sum is larger than 15 bits plus the sign, an overflow occurs. All 16 bits of both operands are added. If there is a carry out of both the sign-bit position and the high-order numeric bit position or if there is no carry at all, the result is correct. A binary overflow will occur if there is a carry out of only one position. A condition code is set.

Condition Code:

00 Result=zero 01 Result<zero 10 Result>zero

Example: Assume register 9 contains hexadecimal 047F, register 11 contains hexadecimal 0028, the displacement in the second operand is 1EA (decimal 490), and the field at storage location hexadecimal 212 (530) contains hexadecimal 1F29.

Source statement:

0	p-cod	e R	1	D2	$X_{2}=0$	B	2
---	-------	-----	---	----	-----------	---	---

AH 9,490(0,11)

From this source statement the Basic Assembler creates the following object code:

Op-code	R 1	X2=0	B2	D2	
	9	0	В	1EA	

After execution register 9 contains hexadecimal 23A8 and the condition code is 10.

Subtract Halfword

Format: RX Op-code 4B

Machine instruction: SH R1,D2(0,B2)

<u>Function</u>: This instruction is identical to the Add Halfword instruction with the following exception: The twos-complement of the second operand, addressed by B2 and D2, is added in place of the true value.

Condition Code:

00	Result=zero
01	Result <zero< td=""></zero<>
10	Result>zero

<u>Example</u>: Assume register 9 contains hexadecimal 047F, register 11 contains hexadecimal 0050, the displacement in the second operand is hexadecimal 320 (decimal 800), and the field starting at storage location hexadecimal 370 (decimal 880) contains hexadecimal 00D7.

Source statement:

Op-code R	1	D2	X 2=	= 0	B2
-----------	---	----	------	-----	----

SH 9,800(0,11)

From this source statement the Basic Assembler creates the following object code:

I	0p-code	R1	X2=0	B2	D2
	4B	19		•	320

After execution register 9 contains hexadecimal 03A8 and the condition code is 10.

DECIMAL ARITHMETIC

Decimal arithmetic can be performed only with data in packed format. Packed format means that there are two digits in one byte except for the low order byte. It contains one digit and the sign.

Data is transferred to and from the external I/O devices in zoned format. Thus, the data has to be packed and unpacked before and after processing respectively. In zoned format, each byte contains a zone in the left halfbyte and a digit in the right halfbyte except the last one which contains the sign and a digit. The address in an instruction always specifies the left-most byte of the operand. The length field in an assembled instruction indicates how many bytes are part of the operand in addition to the addressed (left) byte.

Data Format

Decimal operations are performed in main storage. The operands have a length from 1-16 bytes. A field may start at any address including an odd one. In zoned format there may be a maximum of 16 digits, in the packed format a maximum of 31 digits plus the sign in a field. The two operands may be of different length. Multiplicand and divisor are restricted to a maximum of 15 digits plus the sign.

The values in the operand fields are assumed to be right aligned, with leading zeros where required. The operands are processed as integers from right to left. If a result extends beyond the field indicated by the address and the length field, the extending (high order) part is ignored and the condition code is set to 11.

Fields specified in a decimal-arithmetic instruction may overlap only if the rightmost bytes coincide. Exception: with the ZAP instruction an overlap to the right is permissable.

Representation of Numbers

Decimal numbers consist of binary coded digits and a sign. The decimal digits 0-9are represented in the four bit code by the bit combinations 0000-1001. The combinations 1010-1111 are reserved for representations of a sign (+,-). 1011 and 1101represent a minus, the other four combinations a plus. The representations 1100, 1101, 1010, and 1011 are created during calculations in main storage. Negative numbers are represented in true form. The two decimal formats are:

Packed decimal number

Byte	Byte	e B	yte i
			1 1
Digit Digit	Digit Di	lgit Digit	Sign

Zoned decimal number

l Byte	Ву	te	By	te
 Zone Digit	Zone	 Digit	Sign	 Digit

<u>Machine_Formats_of_Instructions_for_Decimal</u> <u>Arithmetic</u>

Decimal operations have the SS format:

<u>SS-Format</u>

iOp-c		L 1	jL2	B 1	•			D2	
0	7	11	15	19		31	35		47

The fields B1 and D1 give the mainstorage address of the left byte of the first operand field; L1 gives its length. In the Basic Assembler created object code, the number of bytes in a field is equal to the length code minus one.

The instruction fields B2, D2, and L2 give the respective information for the second operand.

The address of the leftmost byte is found by adding the contents of the register specified in the B-field and the contents of the D-field.

The result of a decimal operation replaces the first operand. It cannot occupy more storage area than indicated in the B,D, and L fields. The second operand remains unchanged. Exception: overlapping fields.

The general registers are not affected by decimal operations.

Condition Code after Decimal Operations

The results of the decimal operations listed in the table below set a condition code.

r	00	01	10	11
ZAP CP* AP SP	equal zero	<zero< th=""><th> high >zero </th><th>- overflow overflow</th></zero<>	high >zero	- overflow overflow

*First operand compared to second.

All other decimal operations leave the condition code unchanged.

Decimal Arithmetic Error Conditions

The following error conditions may occur during the execution of decimal arithmetic operations:

- 1. Operation code invalid.
- 2. Addressing error:
 - An instruction address or an operand address refers to the protected first 144 bytes of main storage.
 - b. An instruction address or an operand address is outside available storage.
 - c. An instruction occupies the last two (highest) main-storage positions.

3. Specification error:

- a. The low-order bit of an instruction address is one, i.e., no halfword boundary.
- b. For Zero and Add, Compare Decimal, Add Decimal, and Subtract Decimal instructions the length code L2 is greater than the length code L1.
 c. For Multiply Decimal and Divide
- Decimal instructions, the length code L2 is greater than 7 or greater than or equal to the length code L1.
- 4. Data error:
 - a. A sign or digit code of an operand in the Zero and Add, Compare Decimal, Add Decimal, Subtract Decimal, Multiply Decimal, or Divide Decimal instruction is incorrect, or the operand fields in these instructions overlap incorrectly.
 - b. The first operand in a Multiply Decimal instruction has insufficient high-order zeros.
- Decimal divide check: The resultant quotient in a Divide Decimal instruction exceeds the specified data field instruction (including division by zero) or the dividend has no leading zero.
- 6. CPU parity error.

INSTRUCTIONS FOR DECIMAL ARITHMETIC

Name	Op-code	Format	Mnemonic
Move with Offs et	F1	SS	MVO
Pack	F2	I SS	PACK
Unpack	F3	SS	UNPK
Zero and Add	F8	I SS	ZAP
Compare Decimal	F9	SS	CP
Add Decimal	FA	I SS	I AP I
Subtract Decimal	FB	SS	SP
Multiply Decimal	FC	I SS	MP
Divide Decimal	FD	SS	DP
1	•		

Move with Offset

Format: SS Op-code F1

Machine instruction: MVO D1(L1,B1),D2(L2,B2)

<u>Function</u>: The contents of the second operand field are moved to the location specified by the first operand. The move is executed with an offset of half a byte (one digit) to the left. The right halfbyte of the first operand remains unchanged. There is no check for validity. The fields need not have equal lengths. Leading zeros are inserted if the first operand is longer than the second. If the second operand is longer than the first, the high-order digits of the second operand are ignored.

The move proceeds from right to left one byte at a time. The second operand may overlap the first excluding the rightmost byte of the first operand.

Condition Code: No change.

Example: Assume register 12 contains hexadecimal 0250, register 15 contains hexadecimal 040F, the displacement given in both operands is zero, storage location hexadecimal 40F contains hexadecimal 123456, and storage location hexadecimal 250 contains hexadecimal 77 88 99 0C.

Source statement:

Op-code D1 L1 B1D2 L2 B2

MVO 0(4,12),0(3,15)

From this source statement the Basic Assembler produces the following object code:

Op-code	L1	L2	B1	D1	B2	D2
F1	3	2	C	000	F	000

Machine-Instruction Statements 55

관승문

After execution the field at location hexadecimal 250-253 contains hexadecimal 01 23 45 6C.

Pack

Format: SS Op-code F2

Machine instruction: PACK D1(L1,B1),D2(L2,B2)

<u>Function</u>: The unpacked content of the second operand field is packed and placed into the first operand field. The second operand field must contain an unpacked decimal number. It may have a maximum size of 16 bytes. There is no check for validity of digits and sign.

The lengths of the fields need not be equal. Leading zeros are inserted if the first operand field is too long for the result. The high-order digits of the second operand are ignored if the first operand field is too short for the result. The fields are processed from right to left one byte at a time.

<u>Condition Code</u>: No change.

Example: Assume register 11 contains hexadecimal 044A, register 9 contains hexadecimal 02C0, the displacement in the first operand is hexadecimal 244, in the second operand it is hexadecimal 180, and that storage location hexadecimal 440-444 contains hexadecimal F1 F2 F3 F4 C5.

Source statement:

Op-code D1 L1 B1 D2 L2 B2

PACK 580 (4, 11), 784 (5, 9)

From this source statement the Basic Assembler produces the following object code:

Op-co		L2	B 1	D 1	B 2	D2	l
F2	•	4	В	244	9	180	l

After execution the field at storage location hexadecimal 6^{RE} contains 00 12 34 5C.

<u>Unpack</u>

Format: SS Op-code F3

Machine instruction: UNPK D1(L1,B1),D2(L2,B2)

<u>Function</u>: The packed contents of the second operand field are changed to zoned format and stored in the first operand

56 System/360 Model 20 Basic Assembler Language

field. The second operand field must contain a packed decimal number. Sign and digits are not checked for validity.

After processing, the zoned decimal number in the first operand contains the sign (high-order four bits) and one digit in the rightmost byte. Each of the other bytes contains a zone and a digit.

The fields are processed from right to left. If the first operand field is too long it is filled with leading zeros. If the first operand field is too short to contain all the digits of the second operand, the leading digits are ignored. The operands may overlap but you must exercise caution.

<u>Condition Code</u>: No change.

Example: Assume register 10 contains hexadecimal OFAO, the displacement in the first operand is hexadecimal FB4, that in the second operand is hexadecimal 65, and location hexadecimal 1004-1007 contains hexadecimal 01 23 45 6D.

Source statement:

Op-code D1 L1 B1 D2 L2 B2

UNPK 4020(5,10),100(4,10)

From this source statement the Basic Assembler produces the following object code:

Op-code	[L]	L2	B 1	D1	B2	D2
F3	4	3	A		A	65

After execution location hexadecimal 1F54-1F58 contains F2 F3 F4 F5 D6.

Zero and Add Packed

Format: SS Op-code F8

Machine instruction: ZAP D1(L1,B1),D2(L2,B2)

<u>Function</u>: The first operand field is zeroed out and the contents of the second operand field are placed into the first operand field. This operation is equivalent to an addition into a zero-field. The second operand must be in packed format.

A zero result is positive by definition. The second operand may be shorter than the first operand. If the second operand is longer, then a machine stop occurs and the instruction is not executed. Processing proceeds from right to left. All digits and the sign of the second operand are checked for validity. High order zeros are supplied if needed. The fields may overlap if the rightmost byte of the first operand is coincident with, or to the right of, the rightmost byte of the second operand.

Condition Code:

00 Result=zero 01 Result<zero 10 Result>zero

<u>Example</u>: Assume register 10 contains hexadecimal 01F4, the displacement in the first operand is hexadecimal 294, that in the second operand is hexadecimal 37A, and storage location hexadecimal 56E contains 01 23 4D.

Source statement:

Op-code	D 1	L 1	B 1	D 2	L2	В2
---------	-----	-----	-----	-----	----	----

ZAP 660 (4, 10), 890 (3, 10)

From this source statement the Basic Assembler produces the following object code:

Ì	Op-code	L1	L2	B1	D1	B2	D2	l
I	F8	3	2	A	294	A		İ

After execution location 487-48A contains 00 01 23 4D.

Compare Decimal Packed

Format: SS Op-code F9

Machine instruction: CP D1(L1,B1),D2(L2,B2)

<u>Function</u>: The contents of the first operand field are compared to the contents of the second operand field and the result is indicated by a new condition code.

The comparison proceeds from right to left and is algebraic, i.e. the sign and all digits are compared one byte at a time. (Negative values are smaller than positive values).

A negative zero is equal to a positive zero. The sign and all digits are checked for validity. A halt occurs if the second operand field is longer than the first operand field and the instruction is not executed. If the second operand field is shorter it is extended with leading zeros. The contents of both operand fields do not change. An overflow cannot occur. The two fields may overlap if the rightmost bytes coincide. Therefore, it is possible to compare a number to itself.

Note the difference between "Compare Decimal Packed" and "Compare Logical Characters" (CLC).

CP: comparison proceeds from right to left, the sign, zero, and invalid characters are considered, and fields of unequal length are extended.

CLC: Comparison proceeds from left to right, the sign and invalid characters are not considered.

<u>Condition Code</u>:

00 First operand=second operand 01 First operand<second operand 10 First operand>second operand

Example: Assume register 12 contains hexadecimal 0040, register 11 contains hexadecimal 02F0, the displacement in the first operand is hexadecimal 640, that in the second operand is hexadecimal 3E8, location hexadecimal 680-682 contains 01000C, and location 6D8-6D9 contains 99 99C.

Source statement:

Op-code D1	L1 B1	D2 L2 B2	2
------------	-------	----------	---

CP 1600(3, 12),1000(2,11)

From this source statement the Basic Assembler produces the following object code:

Op-code	L1	L2	B1	D 1	B2	D2
•	2	1	, C	640	В	3E8

After comparisor the condition code is 10.

Add Decimal Packed

Format: SS Op-code FA

Machine instruction: AP D1(L1,B1),D2(L2,B2)

<u>Function</u>: The contents of the second operand field are added to the contents of the first operand field. The result replaces the first operand.

The sign is determined by the rules of algebra. A zero result is positive by definition. Exception: It is possible that a remaining zero result after an over-

Machine-Instruction Statements 57

flow has a negative sign. A condition code is set.

If the second operand field is longer than the first a program error halt occurs and the instruction is not executed. If the second operand field is shorter than the first it is expanded with leading zeros and addition will take place normally. Signs and digits are checked for validity. Addition proceeds from right to left. The result is in packed format.

The two fields may overlap if the rightmost bytes coincide. Thus, it is possible to double a number.

Condition Code:

00 Result=zero 01 Result<zero 10 Result>zero 11 Overflow

Example: Assume register 8 contains hexadecimal 0014 storage location 329 (hexadecimal) contains 00 22 2D, storage location 500 (hexadecimal) contains 01 00 0C, the displacement in the first operand is 315 (hexadecimal), and that in the second operand is 4EC (hexadecimal).

Source statement:

Op-code D1 L1 B1 D2 L2 B2

AP 789 (3,8),1260 (3,8)

From this source statement the Basic Assembler produces the following object code:

	Op-code						
.		•	•	•	•	4 EC	

After execution storage location 329 (hexadecimal) contains 00 77 8C.

Subtract Decimal Packed

Format: SS Op-code FB

Machine instruction: SP D1(L1,B1),D2(L2,B2)

<u>Function</u>: The contents of the second operand field are subtracted from the contents of the first operand field. The result is placed into the first operand field. The sign is determined by the rules of algebra. A zero result is positive by definition. Exception: A zero result remaining in case of an overflow may possibly have a minus sign.

58 System/360 Model 20 Basic Assembler Language

If the second operand field is longer than the first a program error halt occurs and the instruction is not executed. If the second operand field is shorter it is expanded with zeros and subtraction will take place normally.

All digits and the signs are checked for validity. The operation proceeds from right to left by reversing the sign of the second operand and then adding the second operand to the first. The result is in packed format.

The fields may overlap if the rightmost bytes coincide. Thus it is possible to clear a field to zero.

Condition_Code:

00 Result=zero 01 Result<zero 10 Result>zero 11 Overflow

Example: Assume register 9 contains (hexadecimal) 00C8, register 8 contains (hexadecimal) 012C, storage location 898 (hexadecimal) contains 012C, storage location CE4 (hexadecimal) contains 008C, the displacement in the first operand is 7D0 (hexadecimal), and that in the second operand is BB8 (hexadecimal).

Source statement:

Op-code D1 L1 B1 D2 L2 B2

SP 2000(2,9),3000(2,8)

From this source statement the Basic Assembler produces the following object code:

	;						
	0p-code	L1	L2	B 1	D1	В2	D2
1							
		•				•	BB8
1	L	المستنا	L	1		L	J

After execution storage location 898 (hexadecimal) contains 00A0. The condition code is 10.

Multiply Decimal Packed

Format: SS Op-code FC

Machine instruction: MP D1(L1,B1),D2(L2,B2)

<u>Function</u>: The multiplicand in the first operand field is multiplied by the multiplier in the second operand field. The product is placed into the first operand field. The second operand may have a maximum of 15 digits (L2=7) plus the sign and must be shorter than the first operand. If L2 > 7 or $L2 \ge L1$ a program error halt occurs and the instruction is not executed.

The length of the product is equal to the sum of the lengths of multiplier and multiplicand. Therefore the multiplicand must be expanded with leading zeros by the number of bytes of the multiplier. Otherwise a halt occurs. An overflow is not possible. The product may have a maximum length of 30 digits plus the sign. It contains at least one leading zero.

The factors and the result are considered to be signed integers. The sign is determined by the rules of algebra. The operand fields may overlap if their rightmost bytes coincide. Thus, it is possible to square a number.

<u>Note</u>: You can save computing time by using the larger of the two factors as the second operand.

Condition Code: No change.

Example:

1. Multiplicand x multiplier = product MAND x MOR = PROD

2. Length MAND + length MOR = length PROD

 The MAND must be right-aligned and have leading zeros before the multiplication is executed.

			and the second second second second second second second second second second second second second second second
	Name	Operation	Operand
	r	•	
	1		
1	l	ZAP	PROD, MAND
2		MP	PROD, MOR
	1		1 [
	l	i •	1
	I MOR MAND	DS DS	CL3 CL2
	PROD	DS	CL2
	l	•	i i
	1	•	
1	l L	1 • ·	ا 1 د ــــــــــــــــــــــــــ

Assume the Basic Assembler has allocated storage location (hexadecimal) 1C92 to statement MOR. Then, MAND has location 1C95 and PROD has location 1C97. Further assume that the storage locations implicitly addressed by MOR and MAND contain 37219D and 425C respectively and register 12 contains (hexadecimal) 1194. (The Basic Assembler automatically calculates the displacement shown in the object coding by subtracting the contents of register 12 from the address value of the implicit address).

Source statement:

Op-code D1 L1 B1 D2 L2 B2

ZAP PROD, MAND

Basic Assembler produced object code:

Op-code	L1	L2	B 1	D 1	B 2	
F8	4	1	C	B03	C	B01

anđ

Op-code D1 L1 B1 D2 L2 B2

MP PROD,MOR

Ì	Op-code	L1	[L2	B1	D1	B2	D2	
•	FC	-	2	IC	•	IC	AFE	l

The result of the two instructions is shown in Figure 22.




Figure 22. Decimal Multiplication

Divide Decimal Packed

Format: SS Op-code FD

Machine instruction: DP D1(L1,B1),D2(L2,B2)

Machine-Instruction Statements 59

<u>Function</u>: The dividend in the first operand field is divided by the divisor in the second operand field. The quotient and the remainder are placed into the first operand field.

The quotient occupies the left part of the first operand, i.e. the address of the quotient is the same as the address of the dividend. The remainder occupies the right part of the first operand and has a length equal to that of the divisor.

The quotient and the remainder together occupy the entire dividend field (first operand). This means the dividend field must be large enough to accomodate a divisor of maximum length and a quotient of maximum length. In the extreme case the dividend field has to be expanded with zeros to the left by the number of bytes of the divisor.

The length of the quotient field (in bytes) is L1-L2. The divisor field may have a maximum of 15 digits plus the sign and must be smaller than the dividend field.

If L2 > 7 or L2 \geq L1 a halt occurs and the operation is not executed. The dividend must have at least one leading zero or a halt occurs and the operation is not executed.

Dividend, divisor, quotient, and remainder are signed integers. The sign is determined according to the rules of algebra from the signs of dividend and divisor. The sign of the remainder is always identical to the sign of the dividend. This also holds true if the quotient or the remainder are zero.

If the quotient contains more than 29 digits plus the sign, or if the dividend has no leading zero, then a halt occurs and the operation is not executed. The divisor and the dividend remain unchanged and there is no overflow. The two operands may overlap if their rightmost bytes coincide.

Condition code: No change.

Example:

- 1. Dividend : Divisor = Quotient DEND : DOP = QUOT
- 2. Length of processing field = length QUOT + length DOR

maximum length of processing field
(PROFE) = length DEND + length DOR
(packed bytes).

3. The dividend must be right-aligned with at least one leading zero before the division is performed.

1	Name	Operation	Operand
. 1		•	I
1		•	
			PROFE, DEND
		DP	PROFE, DOR
l		•	
- -	DEND	DS	CL4
	DOR PROFE	DS DS	CL2 CL5
1	INOLL	•	
l		•	
ł		· ·	ا ل

Assume the Basic Assembler has allocated storage locations as follows: DEND hexadecimal A09, PROFE hexadecimal F40, and DOR hexadecimal CAC. Register 9 contains hexadecimal 0400. The Basic Assembler automatically calculates the displacements for the two operands by subtracting the contents of register 9 from the respective storage address values. The source and object codings for the ZAP and DP are:

Source statement:

Op-code D1 L1 B1 D2 L2 B2

ZAP PROFE, DEND

Basic Assembler produced object code:

	0p-code	L1	L2	B 1			•
	F8	•		•	758	• • • •	

and

Source statement:

Op-code D1 L1 B1 D2 L2 B2

DP PROFE,DOR

Basic Assembler produced object code:

Op-code	L1	L2	B 1	D 1.	B2	D2
FD	4	11	9	758	9	8AC)

The results of the two instructions are shown in Figure 23.




Figure 23. Decimal Division

NON-ARITHMETIC OPEPATIONS

There are special instructions for the nonarithmetic processing of data. The operands are processed one byte at a time. In some cases the left four bits and the right four bits of a byte are treated separately.


Processing of data fields in main storage proceeds from left to right. A field may start at any address excluding the reserved areas.

In non-arithmetic operations the operand fields are considered to contain alphameric data. An exception is the Edit-instruction which requires packed decimal numbers in the second operand field.

<u>Data Format</u>

The data are either in main storage or in the instruction itself. They may be a single character or an entire field. If two operands are used they must be of equal length. Exception: the Edit-instruction. The two formats for non-arithmetic data are:

Fixed Length



Variable Length

chara	acter char	acter	[character]
L			<u>_</u>
0	78	15	

In storage-to-storage (SS) operations, the fields may start at any address with exception of the first 144 bytes, which are reserved. The maximum length of a field is 256 bytes. Immediate data is limited to a length of one byte.

The EDIT operation only handles data of packed format. The other instructions handle all bit combinations.

Storage-to-storage instructions may have overlapping operands. The result of overlapping depends on the particular operation. Overlapping does not influence the operation if the operands remain unchanged (e.g. in a comparison). If one or both change, however, execution of the operation may be influenced by the overlapping and by the manner in which the data are rounded off and stored.

<u>Machine_Formats_of_Instructions_for</u> <u>Non-Arithmetic_Operations</u>

Non-arithmetic instructions are either in the SI- or the SS-format.

SI-Format

op-	codel	12		B1	D1	۲ ا
0	7		15	19		31

The address of the first operand field is the sum of the contents of the B1-and D1-fields. The operand has a length of one byte. The second operand also has a length of one byte but it is contained directly in the instruction. The result is placed into the first operand field. The general registers are not affected by an SI-instruction.

<u>SS-Format</u>

• •	•	•		•			•	D 2	•
· • 0	7	15	19		31	35	5	47	

The address of the each operand field is the sum of the contents the respective Band D-fields. The first and second operand fields must have the same length.

The result of an operation in the SS-Format is placed into the first operand

Machine-Instruction Statements 61

ters remain unchanged.

Condition Code After Non-Arithmetic **Operations**

The results of the operations determine the condition code. Move-operations do not set a code. In case of the EDIT-instruction the condition code indicates the status of the field to be transferred into the mask.

Table of condition codes:

	00	01	10	1 1 1 1 1
Test under Mask	zero	mixed		one
And	zero	not zero		
[Compare Logical]	equal	llow	lhigh	1 1
lOr	zero	not zero		
Edit	zero	<zero< td=""><td> >zero</td><td> </td></zero<>	>zero	
L	Ĺ	L	L	د

Error Conditions

Error conditions which may occur during the execution of non-arithmetic operations are:

1. Operation code invalid

- 2. Addressing error
 - An instruction address or an a. operand address refers to the protected first 144 bytes of main storage (addresses 0 to 143).
 - An instruction address or an b. operand address is outside available storage.
 - The last (highest) main-storage с. position contains any part of an instruction that is to be executed.
- 3. Specification error The low-order bit of an instruction address is one, i.e., no halfword boundary.
- 4. Data error An invalid digit code is contained within the second operand field of an Edit operation.

5. CPU parity error.

field. The contents of the general regis- INSTRUCTIONS FOR NON-ARITHMETIC OPERATIONS

Name	Format	Operation Code
Move Immediate (MVI)	SI	92
Move Characters (MVC)	SS	D2
Move Numerics (MVN)	SS	D1
Move Zones (MVZ)	SS	D3
Compare Logical (CLI)	SI	1 95
Compare Logical (CLC)	SS	D5 -
Edit (ED)	SS	DE
And (NI)	SI	94
Or (OI)	SI	96
Test under Mask (TM)	SI	91
Halt & Proceed (HPR)	SI	99
Translate (TR)	SS	DC

Move Immediate

Op-code Format: SI 92

Machine Instruction: D1(B1),I2 MVI

The byte from 12 is placed Function: directly into the storage location addressed by B1 and D1

Condition Code: No change.

Example: Assume register 10 contains (hexadecimal) 082E, storage location A22 (hexadecimal) contains A, the displacement in the first operand is 1F4, and the immediate data is the \$.

Source statement:

Op-code D1 B1 I2

500(10), C'\$' MVI

From this source statement the Basic Assembler produces the following object code:

0p-code			D1
	5B	A	1F4

After execution storage location A22 contains \$.

Move Characters

Op-code Format: SS D2

Machine instruction: MVC D1(L,B1),D2(B2)

<u>Function</u>: The contents of the second operand field are placed into the first operand field. Processing is performed from left to right one byte at a time.

The two operand fields may overlap. If the first operand field is to the left of the second operand field, then transfer will proceed correctly. If the first operand field is exactly one byte to the right of the second operand field, then this byte will be propagated throughout the first operand field.

<u>Condition Code</u>: No change.

Example: Assume register 11 contains (hexadecimal) 0258, register 15 contains (hexadecimal) 04B0, storage location 3E8 (hexadecimal) contains optional data, storage location 7D0 (hexadecimal) contains C9 C2 D4, the displacement in the first operand is 190 (hexadecimal), and that in the second operand is 320 (hexadecimal).

Source statement:

Op-code D1 L B1 D2 B2

MVC 400(3,11), 900(15)

From this source statement the Basic Assembler produces the following object code:

Op-code	L	B 1	D 1	B2	D2
D2	2	B	190	F	• •

After execution storage location 3E8 contains C9 C2 D4.

Move Zones

Format: SS Op-code D3

Machine instruction: MVZ D1(L,B1),D2(P2)

<u>Function</u>: The high-order four bits (the zones) of each byte in the second operand field are placed into the high-order four bits of the first operand field. The low order four bits (the numerics) of each byte remain unchanged. Movement is from left to right one byte at a time. The digits are not checked for validity. The operand fields may overlap.

Condition Code: No change.

<u>Example</u>: Assume register 10 contains (hexadecimal) 0890, storage location 8F4-8F7 (hexadecimal) contains F4 F3 F2 C1, the displacement in the first operand is 64 (hexadecimal), and that in the second operand is 66 (hexadecimal).

Source statement:

Op-code D1 L B1 D2 E	82
----------------------	----

MVZ 100(1,10),102(10)

From this source statement the Basic Assembler produces the following object code:

Op-cod	elL	ј В 1	D1	B2	D2
D3	0	A	064	A	• • • • •

After execution storage location 8F4-8F7 contains F4 F3 F2 F1.

Move Numerics

Format: SS Op-code D1

Machine instruction: MVN D1(L,B1),D2(B2)

<u>Function</u>: The low order four bits (the numerics) of each byte in the second operand field are placed, from left to right, into the corresponding low order four bits of the first operand field. The high order four bits (the zones) of each operand remain unchanged. The digits are not checked for validity. The operand fields may overlap.

Condition Code: No change.

Example: Assume register 15 contains (hexadecimal) 7DA, storage location 8A4-8A7 (hexadecimal) contains F4 F3 F2 C1, storage location 96A (hexadecimal) contains F9 F8 F7 D6, the displacement in the first operand is C8 (hexadecimal), and that in the second operand is 190 (hexadecimal).

Source statement:

Op-code	D 1	L	В1	D 2	B 2

MVN 200 (4, 15), 400 (15)

From this source statement the Basic Assembler produces the following object code:

Op-code	L	B 1	D1	B 2	D2
	3	F	0C8	F	• •

After execution storage location 8A4-8A7 contains F9 F8 F7 C6.



Compare Logical Immediate

Format: SI Op-code 95

Machine instruction: CLI D1(B1),I2

<u>Function</u>: The eight-bit symbol of the immediate-data operand (the second operand) is compared to the contents of the first operand field. The result sets the condition code. The two bytes are treated as eight-bit unsigned binary values. This results in the following order of comparison:

Special characters, lower case letters, upper case letters, digits (System/360 collating sequence).

All 256 bit combinations are valid.

<u>Condition</u> Code:

00: first operand=second operand 01: first operand<second operand 10: first operand>second operand

<u>Example</u>: Assume register 15 contains (hexadecimal) 01F4, storage location 5DC (hexadecimal) contains $\mathbb{P}9$, the displacement in the first operand is 3E8 (hexadecimal), and the immediate data is the letter A.

Source statement:

Op-code D1 B1 I2

CLI 1000(15), C'A'

From this source statement the Basic Assembler produces the following object code:

Op-code	112	B 1	D1 1
•	ic1	F	3E8

After execution the condition code setting is 10.

Compare Logical Characters

Format: SS Op-code D5

Machine instruction: CLC D1(L,B1),D2(P2)

<u>Function</u>: The contents of the first operand field are compared with those of the second operand field. The fields may have a maximum length of 256 bytes. The comparison is terminated as soon as inequality is encountere⁴. All bits are treated alike as part of an unsigned binary quantity. The order of comparison is the System/360 collating sequence:

Special characters, lower case letters, upper case letters, digits.

Comparison proceeds from left to right. All 256 bit combinations are valid.

Condition Code:

00: first operand=second operand 01: first operand<second operand 10: first operand>second operand

Example: Assume register 11 contains (hexadecimal) 0320 storage location AFO-AF3 (hexadecimal) contains D1 D6 C8 D5, storage location 708-70B (hexadecimal) contains D1 D6 C5 E8, the displacement in the first operand is 7D0 (hexadecimal), and that in the second operand is 3E8 (hexadecimal).

Source statement:

Op-code D1 L B1 D2 B2

CLC 2000 (4, 11), 1000 (11)

From this source statement the Basic Assembler produces the following object code:

0p-code	L	B 1	D1	B 2	D 2
D5	3	B	700	В	

After having compared the third character the condition code setting will be 10.

Edit

Format: SS Op-code DE

Machine instruction: ED D1(L,B1),D2(B2)

Function: The format of the source field (the second operand) is changed from packed to zoned and is edited under control of the The pattern field (the first operand). edited result replaces the pattern. The two fields must not overlap. Editing includes sign and punctuation control and the suppressing and protecting of leading zeros. It also facilitates programmed blanking of all-zero fields. Several numbers may be edited in one operation, and numeric information may be combined with alphabetic information. The length field applies to the pattern (the first operand). It may have a maximum of 256 bytes. The pattern has unpacked format and may contain any character. The source (the second

operand) has packed format and must contain valid decimal digit-and sign-codes. Its left half-byte must always contain one of the digits 0-9. The right half-byte may be a digit or a sign.

Both operands are processed left to right one character at a time. Overlapping pattern- and source-fields give unpredictable results.

A so-called S-trigger controls the Editoperation. Depending on various conditions during the operation the trigger is set either to ON or OFF. This setting determines whether a source digit or a fill character is inserted into the result field.

As mentioned before, the pattern may contain any unpacked character. However, three Bit-combinations have special significance:

0010 0000 (hexadecimal 20) = digit-select character 0010 0010 (hexadecimal 22) = fieldseparator character 0010 0001 (hexadecimal 21) = significancestart character.

The digit-select character indicates a position in the result field into which the corresponding digit of the source field or a fill character is to be inserted.

The field-separator character is used if several source fields are to be inserted into one pattern. By setting the S-trigger to OFF it causes every source field to be treated separately. The field-separator character is always replaced by the fill character.

The significance-start character sets the S-trigger to ON. Now every character in the pattern is replaced by the respective digit of the source field or the fill character.

The S-trigger is set to OFF (0):

- 1. At the beginning of an Edit-operation.
- By the field-separator character in the pattern.
- 3. By a positive sign (1010, 1100, 1110, 1111).

The S-trigger is set to ON (1):

- By a valid digit (1-9) of the source field.
- By the significance-start character in the pattern.

3. By a negative sign (1011, 1101).

During the processing of the left halfbyte the sign of the right half-byte is checked and set accordingly. If a sign coincides with a valid digit or with a significance-start character in one position of the result field, the the sign takes precedence and the S-trigger is set to OFF (0).

The new S-trigger setting always takes effect with the subsequent position.

The fill character, which under certain conditions, is placed into the result field, is always the first (left) character of a pattern; it is retained in the pattern (exception: the digit-select character and the significance-start character).

The S-trigger in OFF position causes:

- The digit-select character (hexadecimal 20) and/or the significance-start character (hexadecimal 21) to be replaced by a valid digit (1-9) from the source field.
- The fill character to be stored in place of a zero in the source field.
- 3. The fill character to be stored in place of any character in the pattern (exception: the digit select and the significance start characters).

The S-trigger in ON position causes:

- The digit-select and/or the significance-start character to be replaced by every digit (0-9) from the source field.
- A character in the pattern to remain unchanged (exception: the digitselect, field-separator, and significance-start characters).

All digits in the result field receive the zone 1111.

<u>Condition Code</u>: The condition code is set to:

- <u>00</u> if the source field contains only zeros. The setting of the S-trigger has no effect.
- <u>01</u> if the source field is not zero and the S-trigger is set to ON (1). (Negative result).
- <u>10</u> if the source field is not zero and the S-trigger is set to OFF (0). (Positive result).

Machine-Instruction Statements 65



If several fields are edited with one pattern, then the condition code refers to the field being processed. If the pattern has a field-separator in the last place, then the condition code is set to zero.

The following symbols are used in the example:

Symbol

<u>Meaning</u>

b	(hexadecimal	40)	blank character
((hexadecimal	21)	significance-start
			character
)	(hexadecimal	22)	field-separator
			character
đ	(hexadecimal	20)	digit-select character

If the number to be edited is a negative number, then the CR (hexadecimal C3D9) is commonly used in the last two bytes of the pattern. Since the minus sign does not reset the S-trigger, the CR will be left unchanged in the pattern. The CR stems from business application. It stands for credit and indicates payments due.

<u>Example</u>: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses.)

Assume that register 12 contains 1000 (03E8), D1 is 0 (00), D2 is 200 (C8), storage location 1000-1012 (3E8-3F4) contains bdd,dd(.ddbCR (unpacked), storage location 1200-1203 (4B0-4B3) contained 0257426C (packed). Source statement:

Op-code D1 L B1 D2 B2

ED 0(13,12),200(12)

From this source statement the Basic Assembler produces the following object code:

1	0p-code	L	B 1	D 1	B2	D2
I		С	С	000	i C	0C8

Processing proceeds left to right one character at a time as shown in Figure 24.

Condition code=10; result greater than zero.

After execution location 1000-1012 (3E8-3F4) contains bb2,574.26bbb.

If the contents of location 1200-1203 are 00 00 02 6D, the following results are obtained:

(before) Loc 1000-1012 (3E8-3F4) bdd,dd(.ddbCR (after) Loc 1000-1012 (3E8-3F4) bbbbbb.26bCR

Condition code=1; result less than zero.

In this case the significance-start character in the pattern causes the decimal point to be left unchanged. The minus sign

	Pattern	Digit	S-trigger	Rule	Location 1000-1012
1	b			• • • • •	bdd,dd(.ddbCR
1	d d	2			bbd,dd (.ddbCR bb2,dd (.ddbCR ²
	, ,	5			same bb2,5d(.ddbCR
	đ	7	j 1	digit	bb2,57 (.ddbCR
1		4	1 1		bb2,574.ddbCR same
ļ	đ	2		digit	bb2,574.2dbCR
1	a b	6+	0	digit fill	bb2,574.26bCR ³ same
	C R			•	bb2,574.26bbR
			L	+ ▲ 4 ± L	

Figure 24. Processing of Edit-Instruction

Notes:

1. This character is saved as the fill character.

2. First non-zero digit sets S-trigger to one.

3. The plus sign in this byte sets the S-trigger to zero.

does not reset the S-trigger so that the CR symbol is also preserved.

And Immediate

Format: SI Op-code 94

Machine instruction: NI D1(B1),I2

<u>Function</u>: The immediate data in the second operand field and the contents of the storage location addressed in the first operand field are connected by the logical AND. The result (logical product) is placed into the first operand field.

The connective AND is applied bit by bit. If there is a 1-bit in both operands, then the 1-bit in the first operand remains unchanged. Otherwise the 1-bit in the first operand will be changed to a 0-bit.

<u>Condition Code</u>: If all eight bits in the result field are zero, the condition code is set to 00. Otherwise it is set to 01.

Example: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses).

Assume that register 8 contains 4096(1000), D1 is 1000(3E8), I2 is 2720(AA), in binary notation: 1010 1010, location 5096(1060) contains 240(F0), in binary notation: 1111 0000.

Source statement:

Op-code D1 B1 I2

NI 1000(8), X'AA'

From this source statement the Basic Assembler produces the following object code:

Op-code	12	B 1	D1 1
-	AA	8	3E8

After execution storage location 5096 (1060) contains 160 (A0) or in binary notation 1010 0000.

Condition code setting is 01.

<u>Or Immediate</u>

Format: SI Op-code 96

Machine instruction: OI D1(B1),I2

<u>Function</u>: The immediate data in the second operand field and the contents of the storage location addressed in the first operand field are connected by the inclusive OR. The result (logical sum) is placed into the first operand field.

The inclusive OR is applied bit by bit. A 0-bit in both operand fields will set the bit in the result field (first operand) to zero. Otherwise the resulting bit will always be one.

<u>Condition Code</u>: If all bits are zero, then the condition code is 00. Otherwise the code is set to 01.

Example: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses).

Assume that register 8 contains 4096(1000), D1 is 1000(3E8), I2 is 2720(AA), in binary notation: 1010 1010, storage location 5096(1060) contains 240(F0), in binary notation: 1111 1010.

Source statement:

Op-code D1 B1 I2

OI 1000(8), X'AA'

From this source statement the Basic Assembler produces the following object code:

Op-code		D1
	 	3E8

After execution storage location 5096(1060) contains 250(FA) or in binary notation: 1111 1010.

Condition code is 01.

Test_Under_Mask

Format: SI Op-code 91

Machine instruction: TM D1(B1),I2

<u>Function</u>: The bit combination in the first operand field is compared with the mask in the I2-field. The result of the comparison sets the condition code.

The eight bits of the mask correspond bit by bit to the eight bits defined by the

Machine-Instruction Statements 67

first operand. A comparison with a bit in the first operand is performed only if the corresponding bit in the mask contains a "1". If the bit in the mask is "0", the corresponding bit in the first operand field will not be tested.

Condition Code:

- 00: all bits tested were zero (also, if all bits in the mask were zero, i.e., no test).
- 01: some (not all) of the bits tested were one.
- 11: all bits tested were one.

Example: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses).

Assume that register 8 contains 2000(07D0), D1 is 650(28A), I2 is 217(D9) or in binary notation: 1101 1001, storage location 2650(A5A) contains 204(CC) or in binary notation: 1100 1100.

Source statement:

Op-code D1 B1 I2

TM 650(8),X'D9'

From this source statement the Basic Assembler produces the following object code:

Op-code	12	B1	D1
91	D9	8	28 A

Condition code is 01.

Halt and Proceed

Format: SI Op-code 99

Machine instruction: HPR D1(B1),0

<u>Function</u>: This instruction is used to halt the CPU. All input/output operations are continued to completion.

Execution of the program may be resumed with the next sequential instruction by pressing the Start key on the CPU.

This instruction uses the SI-Format in which the I2 field is ignored. The direct or effective address derived from the B1-D1 fields may be used to identify the Halt and Proceed instruction. <u>Condition Code</u>: No change.

<u>Example</u>: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses).

Assume that register 10 contains 450(01C2), D1 is 140(080), The halt number 590(24E) is shown on the E-S-T-R registers on the console as 024E.

Source statement:

Op-code	D 1	в 1	12
HPR	140	(10)	,0

From this source statement the Basic Assembler produces the following object code:

0p-code	12	B 1	
	00	A	08C

<u>Translate</u>

Format: SS Op-code DC

Machine instruction: TR D1(L,B1),D2(B2)

<u>Function</u>: This operation allows you to replace the values of one operand field by the corresponding values of a table. Every byte in the first operand field is used to look up a value in a table. The binary value of a byte is added to the starting address (given by the B2/D2 field) of the table. The sum is the place of the tablevalue wanted. This table-value replaces the byte in the first operand used to locate the table-value.

Processing proceeds from left to right until the end of the first operand is reached. The maximum length may be 256. The table must contain as many bytes as indicated by the highest binary value used for searching.

<u>Condition Code</u>: No change.

<u>Example</u>: (The numbers are given in decimal notation with the hexadecimal equivalent in parentheses).

Assume that register 10 contains 0(0000), register 12 contains 0(0000), D1 is 1000 (3E8),

D2 is 2000(7D0), storage location 1000-1012(3E8-3F4) contains the EBCDIC characters 542156037835 and location 2000-2009(7D0-7D9) contains the EBCDIC characters 6MB0Ib3-2 where b=blank.

Source statement:

Op-code	D1	L	B 1	D 2	B 2
---------	----	---	-----	-----	-----

TR 1000 (12, 10), 2000 (12)

From this source statement the Basic Assembler produces the following object code:

10	Op-code	L	B1	D1	B2	D2
				3E81		

After execution storage location 1000-1012 (3E8-3F4) contains the EBCDIC characters bIBMb360-20b where b=blank.

BRANCHING

Normally the CPU processes instructions in the order of their location in main storage. Branching operations allow a departure from this sequence. The machine can make logical decisions on the basis of certain conditions. For example:

- The program continues in its normal sequence.
- The program branches to a subroutine.
- Part of the program is repeated (loop).

The branch address may be obtained from one of the general registers or it may be specified in an instruction. The branch address is independent of the updated instruction address.

Branching is determined either by the condition code in the Program Status Word (PSW) or by the contents of the general registers used in the operations.

During a branching operation the rightmost half of the PSW, the updated instruction address, may be stored before the instruction address is replaced by the branch address. The stored information may be used to link the new instruction sequence with the preceding sequence.

The condition code set by certain instructions and the branch instruction are used to make logical decisions within a program. The branch operation itself does not change the condition code.

<u>Machine_Formats_of_Instructions_for_Branch</u> <u>Operations</u>

Branching instructions can be in the RR or the RX format.

<u>RR_Format</u>

Op-c	ode		R2
0	7	11	15

The R1 field may specify a general register into which the updated instruction address is to be stored as link information, or may contain a mask which is employed to identify the bit values of the condition code. In the latter case it is referred to as the M1 field.

The R2 field specifies the general register that contains the branch address.

<u>RX Format</u>

• •		•		0000		•	D 2]
0	7	7	11	15	19	20)	31

The R1 field may specify a general register into which the updated instruction address is to be stored as link information, or may contain a mask (then called M1 field) that is employed to identify the bit values of the condition code.

The direct or effective address derived from the B2-D2 fields is the branch address.

Error Conditions

Error conditions which may occur during a branch operation are:

- 1. Operation code invalid.
- 2. Addressing error.
 - a. An instruction address or a branch address refers to the protected first 144 bytes of main storage.
 - b. An instruction address or a branch address is outside available storage.
 - c. The R1 field of a Branch and Store instruction contains binary values zero through seven, or the R2 field of an RR format branch instruction contains binary values one through seven.
 - d. An instruction part is located in the last (highest) two main storage positions.

Machine-Instruction Statements 69

- 3. Specification error.
 - The low-order bit of an instruction address is one, i.e., no halfword boundary.
 - b. Bits 12 through 15 of an RX format instruction are not all zero.

4. CPU parity error.

INSTRUCTIONS FOR BPANCH OPERATIONS

The branch instructions, their operation codes, formats, and mnemonics are shown the following table:

 Name	Format	Op- Code
 Branch on Condition (BCR) Branch on Condition (BC) Branch & Store (BASR)		07 47 0D
Branch & Store (BAS)	RX	4D

Branch on Condition Register

Format: RR Op-code 07

Machine instruction: BCR M1,R2

<u>Function</u>: The condition code is tested against the four bits in the mask M1. If the condition is met. a branch occurs to the address in main storage specified by R2. Otherwise, the next sequential instruction is executed.

There is a corresponding bit in the mask for each of the four possible condition code settings as shown below:

I.	07	1	M 1		È	R 2	1
L		-+	T				J
		100	10111	0111		•	

The condition for a branch is met if the mask bit corresponding to the current condition code setting is a 1-bit. It is possible to connect several conditions by specifying a 1-bit in the corresponding mask-bit positions. An unconditional branch occurs if all four bits in the mask are 1-bits. The branch instruction is ignored if all four bits in the mask are 0-bits or if R2 is zero.

Condition code: No change.

Example: Assume register 9 contains decimal 555 (hexadecimal 22B), the condition code in the PSW is 01, and the mask is given as hexadecimal 6.

Source	sta	teme	ent:
Op-cod	е	M 1	R2

BCR X'6',9

Basic Assembler produced object code:

Op-code		
•	0110	

A branch to the main storage location 22B will take place.

Branch on Condition

Format RX Op-code 47

Machine instruction: BC M1,D2(0,B2)

<u>Function</u>: The condition code is tested against the mask M1 (four bits). If the condition is met, a branch occurs to the address in main storage specified by B2/D2. Otherwise the next sequential instruction is executed.

For each of the four condition code settings there is a corresponding bit of the mask as shown below:

	47	l	M 1	·	0000	B 2	1	D2	1
		10010	1 10	111					

The condition for a branch is met if the corresponding condition code exists for at least one defined bit in the mask.

It is possible to connect several conditions by defining several bits in the mask accordingly. An unconditional branch occurs if all four bits in the mask are one. The branch instruction is ignored if all four bits in the mask are zero.

Condition Code: No change

Example: Assume that D2 is 875 decimal (36B hexadecimal), Register 11 contains 0000, Condition code in the PSW: 00.

Source statement:

Op-code	M 1	D2	0	B 2	
BC	x • 8 •	875 (0.1	1 1 1	

Basic Assembler produced object code:

C

Op-code	M 1	0	B 2	D2
•	8	0	В	36B

A branch to main storage location 36B (hexadecimal notation) takes place (branch on equal).

Branch and Store Register

Format: RR Op-code OD

Machine instructions: BASR R1,R2

<u>Function</u>: A branch is taken to the address specified by the contents of the register in the R2-field. Next, the rightmost 16 bits of the PSW (the address of the next sequential instruction before the branch is taken) are loaded into the general register specified in the R1 field. This is to link the new instruction sequence with the preceding sequence. If R2 contains all zeros, then only the next sequential instruction is loaded into the register specified by the R1 field and no branching takes places.

Condition Code: No change.

Example: The contents of the register 10 are arbitrary. Assume that register 12 contains hexadecimal 0362 (decimal °66), PSW 16-31 contains hexadecimal 026D (decimal 621).

Source statement:

Op-code R1 R2

BASR 10,12

Basic Assembler produced object code

	-code R	
01	•	• •

After execution register 10 contains 026D and a branch is taken to storage location 362 (hexadecimal).

Branch and Store

Format: RX Op-code 4D

Machine instruction: BAS R1,D2(0,B2)

<u>Function</u>: The rightmost 16 bits of the PSW, the updated instruction address, are stored as link information in the general register specified by R1. Next, the address specified by B2/D2 is stored as an instruction address in the PSW. This amounts to a branch to the address specified by B2/D2.

Condition Code: No change.

Example: The contents of register 10 are arbitrary. Assume that register 11 contains hexadecimal 044C, PSW 16-31 contains 036C, D2 is hexadecimal 12C (decimal 300).

Source statement:

Op-code R1 D2 0 B2	Op-code	R 1	D2	0	B2
--------------------	---------	-----	----	---	----

BAS 10,300(0,11)

Basic Assembler produced object code:

Op-code	R 1	$\mathbf{X} = 0$	B2	D2
4D		0	B	

After execution register 10 contains hexadecimal 036C and a branch to storage location hexadecimal 578 is taken.

THE BASIC ASSEMBLER PROGRAM

The Basic Assembler program is available in both card and tape versions.

The card versions are used if only card I/O devices are included in the system configuration. The tape versions can be used if an IBM 2415 Magnetic Tape Unit Model 1 or 4 is available, in addition to the card I/O units.

BASIC ASSEMBLER (CARD VERSIONS)

The card versions require two passes. During the first pass the Basic Assembler program (phase 1) produces pass information required during pass 2. This information is punched into columns 1-24 of the source cards or into the corresponding columns of duplicated source cards. In addition, a listing of all source statements is supplied if a printer is attached to the system and if an appropriate entry has been made in the control card.

During the second pass, the source cards containing the pass information are processed by the Basic Assembler program (phases 2 and 3). Then the symbol table generated in storage is punched into cards, if desired. At the end of the assembly the following output is obtained:

- a Clear-Storage card and an Absolute-Program Loader card for loading of the object program.
- TXT cards containing the source statements, translated into machine language.
- ESD and RLD cards containing information for program linking and relocation.
- A program listing, as shown in Figure 34.

Note: The first three items above are referred to as the object deck.

In order to assemble a source program written in Basic Assembler language, the source deck must be supplemented by a control (CTL) card, specifying the system configuration used for the assembly and the desired output. The CTL card as well as the card handling required during an assembly is described in the SRL publication <u>IBM</u> <u>System/360 Model 20, Card Programming Support, Basic Assembler (Card Versions),</u> <u>Operating Procedures</u>, Form C26-3802.

The control card can also be used to specify a diagnostic run. In this case,

the punching of all cards is suppressed. The only output produced is a listing of all statements in Basic Assembler language. Most of the erroneous statements are identified by diagnostic messages.

Error Elimination

For the card versions of the Basic Assembler program, a reassembly feature is provided that permits the reassembly of a partially or completely assembled program in less time than would be required by the repetition of the total assembly. For a reassembly, at least pass 1, phase 1, and pass 2, phase 2 of the Basic Assembler program (i.e., the punching and/or printing of the symbol table) must be completed.

A reassembly can be executed to correct erroneous statements and/or to compensate for a symbol-table overflow, which occurs if the number of symbols specified in the source program exceeds the limit in regard to the storage capacity used. Refer also to the sections <u>Symbols</u> and <u>Expressions</u>.

When a reassembly is to be performed, the same amount of main storage must be specified to the Basic Assembler program as for the original assembly.

The symbol-table overflow can be eliminated by:

- making use of relative addressing, described in the section referenced above, thereby reducing the number of symbols in the program;
- performing an additional assembly run, as described in a subsequent section; or
- subdividing the program into segments and performing a separate assembly for each segment.

A program that is to be reassembled can be changed in any manner. New symbols can be added, existing symbols can be redefined (if there is room in the symbol table), existing symbols can be deleted except from the symbol table, and new statements can be added to the program. A statement that is to be changed must be repunched, leaving columns 1 through 24 blank.

<u>Additional Assembly Run</u>. This increases the number of symbols permitted in regard to the storage capacity used during an assembly.

During pass 2 of the original assembly, the portion of the object deck already assembled is completed. On completion of pass 2, a programmed halt occurs to enable the user to remove this portion of the object deck.

When the system is restarted after an overflow, the Basic Assembler generates a new control card that contains the USING table and the value of the location counter at the time the overflow occurred. After generation of this control card, the remaining portion of the source deck is duplicated.

The duplicated source cards contain the following:

<u>Pass Information (Columns 1-24)</u>: For example, a diagnostic message or the punch 12-11-0-7-8, the operation code, and one or more pointers designating the location of storage addresses of related symbols.

<u>Source Statement (Columns 25-71)</u>: The identification sequence field (columns 73 to 80) is not duplicated.

The new control card and the duplicated source cards are the input for the first (or only) additional assembly run. If another symbol-table overflow occurs, this first additional assembly run is considered to be the original assembly run and another additional assembly run can be performed.

This again increases, at the rate permitted for a new assembly, the number of symbols that can be used in the program.

BASIC ASSEMBLER (TAPE VERSIONS)

The tape versions of the Basic Assembler program use tape as an intermediate storage medium, which reduces card handling time. The Basic Assembler program and the first source program (both contained in punched cards) are read into the system during the initial run. Intermediate information is not punched into cards (as with the pass information of the card version) but is written on tape, from which it can be retrieved by the program when required.

Once the appropriate tape version of the Basic Assembler is written on a work tape,

it can be used for the assembly of any number of source programs during the same run. Each source program is read in after the object deck for the preceding program has been punched. The subsequent source decks must be separated by blank cards.

For the assembly of a source program with the tape version of the Basic Assembler program, a control card similar to the control card of the card version, must be created. The control card and the card handling required during an assembly run are described in the SRL publication <u>IBM</u> <u>System/360 Model 20, Card Programming Sup-Port, Basic Assembler (Tape Versions),</u> <u>Operating Procedures</u>, Form C24-9011.

The input decks of the tape versions of the Basic Assembler consist of (1) the Basic Assembler pre-phase and (2) the five Basic Assembler phase decks. The pre-phase is used to read and evaluate the control card and to write the Basic Assembler program onto tape. The first four Basic Assembler phases are used to read the cards containing the source program, to check the statement formats, to translate the program into machine language, to print the program listings, and to punch the object program deck.

The fifth Basic Assembler phase is used to deal with a possible symbol-table overflow. Otherwise it is not used.

In case of a symbol-table overflow, the tape versions of the Basic Assembler program automatically initiate a routine to compensate for the overflow. The punching of the object program is discontinued at the point where the overflow occurs. Phase 5 of the program causes the generation of additional intermediate information, which is required by the Basic Assembler program to initiate another assembly run. The assembly is then repeated, from the beginning, to process the subsequent part of the source program and punch the remaining object cards.

The printed output produced by the tape versions of the Basic Assembler is the same as the printed output produced by the card versions of the Basic Assembler.

DIAGNOSTIC MESSAGES

Errors in the syntax of source statements and other violations of programming conventions are marked by diagnostic messages in the program listing to the left of the statements involved. These diagnostic messages, produced by both versions of the Basic Assembler program, are subdivided into two groups:

1. Warning messages.

2. Error messages.

Warning messages indicate violations of programming rules that do not affect execution of the assembly. The pertinent message codes are D, L, R, T, and W.

Error messages identify incorrect statements that prevent the Basic Assembler program from completing an assembly. The pertinent message codes are C, M, N, O, S, and U. A summary of all diagnostic messages is provided in Appendix D.

LOADING OBJECT PROGRAMS

Two routines for the loading of object programs are available: (1) the Absolute-Program Loader and (2) the Relocatable-Program Loader.

The Absolute-Program Loader is punched into a single card by the Basic Assembler program when the object deck is punched. Any loader control cards that may have been produced by the Basic Assembler (ESD and RLD) are ignored by the Absolute-Program Loader.

If the program is to be relocated on loading, the operator must replace the Absolute-Program Loader card with the deck containing the Relocatable-Program Loader. The loading routines are described in detail in the SRL publication, <u>IBM_System/</u> <u>360_Model_20_Card_Programming_Support,</u> <u>Basic_Utility_Programs, Functions_and</u> <u>Operating_Procedures</u>, Form C26-3604.

PERFORMANCE DATA

This section lists the storage and time requirements for the assembly of source programs and the execution of object programs.

MAIN STORAGE REQUIREMENTS

<u>Assembly of Source Programs</u>: Figure 25 shows the main storage requirements for the assembly of source programs containing the maximum number of symbols.

Storage Capacity	Number of Symbols in Source Program
4096	165
8192 12288	847 1530
16384	2213

Figure 25. Main Storage Requirements for Assembly

Execution of Object Programs: The Absolute-Program Loader requires 160 bytes of main storage (including the load/read area). The Relocatable-Program Loader requires approximately 500 bytes. The remaining portion of main storage is available for object program execution.

<u>Note</u>: If the source program contains external symbols, additional storage is required for the External Symbol Identification table.

TIME REQUIREMENTS -- CARD VERSION

<u>Assembly of Source Programs</u>: Figure 26 shows the times required to assemble a source program consisting of 600 cards, including 165 symbols, on two basic input/ output configurations. The available main storage is 4096 bytes. The times given apply to IBM Model 20, Submodel 2. If an IBM Model 20 Submodel 3 or 4 is used, the time requirements shown in Figure 26 will increase by approximately 50%. For an IBM Model 20 Submodel 5 the time requirements will decrease by approximately 10%.

The time requirements depend on the distribution of symbols and on the type of cards (i.e., original or duplicated source cards) into which the pass information is punched.

The total times shown in Figure 26 do not include card handling time or the time required for loading the two Basic Assembler decks (approximately 10 to 15 seconds).

I/O Configuration	Time (in	Minutes)	
and	Pass 1:	4 to	7
	Pass 2:	<u>4 to</u>	<u>5</u>
	TOTAL:	8 to	12
2501 Card Reader	Pass 2:	4 to	6
2520 Card Punch		<u>2 to</u>	<u>3</u>
1403 Printer		6 to	9

Figure 26. Summary of Time Requirements for Assembly, Card Version

<u>Execution of Object Programs</u>: The time required for the execution of an object program depends on the length of the program and on the types of operations employed.

TIME REQUIREMENTS -- TAPE VERSION

The time required for the assembly of source programs depends on the distribution of symbols and on the model of the 2415 used during the assembly. The average time requirement for a source program comprising 600 cards and 165 symbols is from 6.2 to 8 minutes, when using a storage capacity of 4096 bytes.

WRITING A PROGRAM IN BASIC ASSEMBLER LANGUAGE

This section illustrates the writing of a program in Basic Assembler language, from the first approach to the specified problem, through the subsequent steps of writing the statements and executing the assembly and the object program, and concludes with the result printed as final output.

STATING THE PROBLEM

The sample problem used is as follows. In 1627, an Indian sold Manhattan Island for twenty-four dollars. Determine the resulting capital in 1965 if this money had been immediately transferred to a bank at an interest of 4% per annum. The interest earned each year should be rounded to the nearest cent.

WRITING THE SOURCE PROGRAM

THE FLOWCHART

To establish a guide line that defines the steps to be taken towards a solution, a flowchart can be developed, as shown in Figure 27.

INITIALIZING THE PPOGRAM (STMT1-STMT3)

According to the flowchart, initializing the program is the first step. This means (1) incrementing the location counter to a tentative loading point and (2) loading and assigning a base register.

These first instructions can now be entered on an IBM coding form, as shown in Figure 28. The operand of the START instruction (STMT1) causes the location counter setting to be incremented to 340 (hexadecimal 154). The next statement causes the address 342 (hexadecimal 156) to be loaded into register 13 (STMT2) and the USING statement assigns to register 13 the attributes of a base register (STMT3).




Figure 27. Sample Program Flowchart

BM																IBN				36 odi				ble	r																1	Print	X ed ir	28-6 0 U.	55 5.
PROGRAM	ROGRAM INDIAN PROBLEM PUNCHING INSTRUCTIONS																ŀ	AG	E	С	F	-																							
																CA	RD	FO	RM	#																									
programme G	. FI	sн	E	R			D. 1	ate 0/	10	0/6	55	F	NUN	СН																															
															_		ST/	ATE	MEI	٦V																		[enti	fice	+:		-
Name 25	30	32		era	tior	, 36		38	Ор	era	nd			45				:	50				55 55	Com	men	ts	6	0				65					71		73		Seq			•-	
INDA	T	S	Т	A	R	τ		3	4	Ø			Γ]	Γ				Ι	Τ		1				Т		Τ							T				S	TI	1 1	1	T	Τ	1
	T	Тв	A	S	R			1	3	,	Ø										L	0	A	D	1	3	AS	SE		R	Ε	G	•						S	TI	1 1	2	2	Τ	
		U	5	I	Z	G		*	,	1	3										A	S	S	I	G	N	6	3 A	S	E		R	ΞΘ	Ξ.	Γ				S	T I	7 1	13	3		
			-	Ļ						_		-			\vdash				+	+-	+-	-			_	+	-	+				_	-	1	+-				_	_	—		F	_	_
┈╽╌┤╌┼╌┼╸	++	+	+	+	+-		\square	-		-	\square	+-	+	+	┝	\vdash	\vdash	\vdash	+	╀	+	-	\vdash		+	+	+	+-	+		+	+	+		+	+	+		+	+	+	╉	+	+	4
	₹	+		1			\square			_		_		1	1	L			-		+		<u> </u>		_	_	t	+	+					+	+-	+	IJ		$ \downarrow $	+	+		\pm	Ł	1

Figure 28. Initialization Routine

DATA CONSTANTS AND WORK AREAS (STMT4-STMT15)

Next, we must introduce the data and set up the required work areas. Knowing that the program must execute arithmetic calculations, including several division operations, it appears to be the most convenient approach to define our data in packed decimal form, as required for decimal arithmetic. In addition, we know that DP instructions require the dividend to have a certain number of leading zeros. Therefore, we define the work areas as a string of hexadecimal zeros.

The following data constants and work areas are required:

- The capital (24.000) allowing for an additional decimal position, which can be used for rounding to the nearest cent (STMT9).
- The divisor (25) for calculation of the 4% interest (STMT10).
- 3. The parameter (5) for rounding the last decimal position (STMT11).
- 4. The count (338) to control the number of calculations executed (STMT12).
- 5. The parameter (1) to decrement the count (STMT13).
- The mask required when transforming the result into unpacked format for printing and for insertion of the necessary commas and the decimal point (STMT14; STMT15).

- 7. A print (PRT; 17 bytes) large enough to accommodate the mask (STMT6).
- An area (ACCU; 7 bytes) to accumulate the computed interest and the resulting new capital (STMT8).
- 9. A work area for execution of the division and rounding (STMT7), with a length of 9 bytes, which is equal to the length of the divisor plus the length of the dividend.

Figure 29 shows how these constants and areas are defined.

The BC statement (STMT4) in Figure 26 is required during execution of the object program so that it can branch around the constants.

Register 10 is specified by R10 in the operand of a program statement (STMT5) which facilitates the reading of the statements. The constant ROUN is used to round.

The constant MASK provides a basis for the ED (Edit) instruction that transforms data to be printed into unpacked format and inserts the necessary decimal signs. Information to be printed is edited into a field that contains the mask. The mask causes leading zeros to be suppressed by its first character (hexadecimal 40). Each decimal digit printed must be represented by the select character, 20, 21, or 22 in the mask -- whichever is applicable. Commas and decimal points are specified by the characters 6B and 4B, respectively, placed in the position where they should appear in the printed data.

Writing a Program in Basic Assembler Language 77

																	ST/	ATE/	ME	NT													-					٦	ſ							٦
25	Name	30		Оре 32	ratio	on 36	3		perc	Ind				15					50						mme	ent	s											71		70		ntit Sequ		tion :e		
<u></u>	TT	т		BC		T ³⁰	1	1		۱ _с	A	L		1			1	T	1	Т	Т	-	55		J	P	A	60 S	-		D	cľ	55	57	M	$\overline{\tau}$	S			<u>73</u> 5	-1	N 7	- 4	LT.	Ц	80
R11	ø	+		EQ	<i>v</i>	++	_	ø		Ĕ	Ĥ	커	4	-	-		-+	-+	-	+	+	╈	+	12	12	ŕ	+	۲	ľ		-	-	Ť	Ŧ	1	ť	اع	i		S			-+		+	
PR	7			DS	1		10	L		7		1	1						1			1		T	T	1	1	T	Γ	П			1		T	Γ	T	T	1	S	TA	17	- 6	; 	H	
WO	RK			DC			X	L	9	1	Ø	1																1	Γ				T	7			Γ	Π	T	S	T A	1 7	7	1		
AC	CU			DC			X	Ĺ	7		Ø	1																											Τ	S	T	17	- 8	5	\Box	
CP	TL			DC			X	1	2	4	Ø	ø	Ø	С	1													ŀ	Γ									Π	Ι	S	τ/	11 7	- 9	Σ		
RA	ΤE			DC			X	1	Ø	2	5	C	1																											S	TA	7 1	- 1	Ø		Ē
RO	UN			DC			X	$\langle '$			ø	ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	5K	21																		S	T A	n 7	- 1	1		
CN	<u>τ</u>			DC			A	1	3	3	8	1											1	ŀ																S	T/	<u>n 7</u>	- 1	2		
DE	CR			DC			H	1	1	1	-																											Ц	\bot	S	71	17	- 1	13	\square	
MA.	SK		Ŀ	DC				(1	4	ø	2	ø	6	B	2	ø	2	ø	2	ø	6	8	z Ø	2	Ø	2	Ø	6	B	1		*								S			- 1	(4		
				DC			X	7				ø	2	1	4	B	2	ø	2	ø	1	7						È	Ľ									Ц		S	<u>r /</u>	n 7	-1	15		
															~	y					Ι			L												4	1	Ц	1			4	4	1	1	ل ـــ
			-				_	_			-	~			~		_	_	┛	~			\checkmark		1	-	~		-	1	~															

Figure 29. Introduction of Data and Work Areas

Before a mask can be set up, the maximum size of the expected result must be determined. In our program example, we have analyzed the result and decided to reserve twelve decimal positions. This means, that the largest result expected is of the format:

X, XXX, XXX, XXX. XX

If the result should be shorter, zeros are replaced by blanks (hexadecimal 40 in, the first position of the mask).

The mask may then be determined as follows:

The digit preceding the decimal point is specified as 21. This code is the initial start character and causes zero suppression to be disregarded from here on. This allows printing of the decimal point, in case the result is less than 1.

PROGRAM ROUTINE (STMT16-STMT24)

Now we can concentrate on the program routine itself. According to the flow-chart, we first set up the count. As shown in Figure 32 (STMT16), this is done by loading register 10 with the constant 338 (1965 -1627). This statement must be named CALC to link it with the branch instruction preceding the DC statements. The initial capital of 24.000 is moved into the ACCU area used to accumulate the intermediate interest amounts and incremented capital (STMT17). Thus, ACCU now has the contents shown in Figure 30.

0 0 0 0 0 0 2 4 0 0 0 c 1 ACCU ACCU + 4 4 1

Figure 30. Contents of ACCU After Execution of STMT17

The next step is to bring the contents of ACCU (accumu lated capital) into the work area for computation of the interest (STMT18). This is the first of the instructions to be executed 338 times and, therefore, becomes the entry point for the program loop (see flow-chart). The contents of the area WORK are then divided by 25 (STMT19). On execution of the division, the quotient, including leading zeros, is placed into the leftmost portion of the dividend field and the remainder into the rightmost portion of the dividend field. Thus, the first calculation is executed as shown in Figure 31.

												loa	dei	d fr	om	AC	C	J						
0	0	1	0	0	í O	0	I	0	0	L	0	0	I	0	0	1	2	4	1	0	0	1	0	c
woi	ĸ				wor	κ +	-2																I	
woi	ĸ	aft	er e	xec		n of aua			ivi	io	n:												nder	_

			 		_		· · · · · ·	~												~ /			\sim			~
1	-		-												-	· .			-	~					_	`
	0	0	0	0		0	0		0	0		0	0	1	. 9	- 6	1	0	С		0	0		0	С	
٣			 					_			_			-	<u> </u>		-			-			_			-
9 .											· · ·															
w	/OR	ĸ																								

Figure 31. Execution of the First Calculation Step

FTTTT	TTTT				TITTTT
┠╾┼╌┼╶┼╶┼	┨┨┤┦┼	┟┟┽┽┠┼┼╎╎╊┼┤	┽┼┼┼┼┼┼┼	┟┼┼┨╍┝╉┟┨┨┥┥┥╸	┽┼╆╉┽┾╆┾┿┽┽┥
CALC		R10, CNT	LOAD	COUNT	STMT16
	MVC		CPTL LOAD	ACCU	STMT17
LOOP	MVC		ACCULOAD	WORK	STMT18
	DP	WORK, RATE	COMPU		STMT19
	AP		7) INCRE	MENT CAPITAL	STMT20
	AP	ACCU, ROUN	ROUND	DECIMAL	STMT21
	MVI	ACCU+6,X'Ø	C' RESTO	RE LAST DIGI	
	SH	R 10, DECR	DECRE	ASE COUNT	STMT23
	BC	2,LOOP			

Figure 32. Calculation Routine

The contents of the leftmost seven bytes of the area WORK (0.960, after the first iteration) are added to the contents of ACCU (STMT20). Accordingly, ACCU now contains 24.960, the capital available after one year of deposit.


Fractions of cents that are equal to or greater than one-half are rounded to the next highest value by adding the constant 0.005 to the contents of ACCU (STMT21). Since the third decimal position contains a zero, the result is not changed. (On the next iteration, however, the computed int-erest and capital equals 25.958, which results in a rounded total of 25.963.) The original contents of the last byte of ACCU (OC) are then restored in preparation for the next iteration (STMT22).

The counter is then decreased by 1 (STMT23). This instruction also sets the condition code, which indicates whether the result is greater than or equal to zero. If the result is greater than zero, the program branches to LOOP and re-executes the program segment through the condition code test (STMT24). Otherwise, the print routine (Figure 33) is initiated.

OUTPUT (STMT25-STMT35)

STMT25 causes the mask to be moved into the print area. (The length of each operand need not be explicitly stated, because it is implied). The ED instruction (STMT26) causes the editing of the calculated result by moving it into the print area, on top of the mask already contained in this field. The first 4-bit hexadecimal digit of ACCU is placed into the leftmost byte containing a digit select character 20. Although the addressed byte is PRT, the first byte used to store the result is PRT+1.

\leq			-	-	-1		-				-	-	С		r	Г	r		r	Г	Г		1	Т	Т	Т					\sim		<u> </u>	r				Г	1-	1			\frown	~	<u> </u>	$\boldsymbol{\frown}$					<u> </u>				1
	Γ														Γ		Γ	Γ	Γ	Γ	Γ	Τ														Г					Γ					Г	Г							Π	
			Γ		П									Γ		T				Г	T	T	T	Τ	Τ											Γ	T			Γ	Γ		ļ		T	Γ	Γ		Π						
				T			M	v	С			P	R	T	5	M	A	S	Īĸ	T	T	T	T	T	T	T		M	A	S	K		т	0	T	P	R	I	N	Т		A	R	E	A	T	T	s	Τ	M	Т	2	5	Π	
	Γ		1.	÷.			E	D													T	1	1	T	T			Ε	D	T	т		R	E	\$						Г	Γ	Γ		Γ	T	Γ	S	Т	M	Т	2	6		
F	I	N	E	T			X		0				R		Ī	X		4		1	D		,	1	7	T		ρ		Ī	N				E				Т					T	t	T			Т				7		
			Ι		П		B	c				1	,	ρ	E	R	R	Γ	Γ	Г	Τ	Т	Т	Τ	Т	Τ		Т					ρ	R	I	IN	IT	E	R		N	0	т	Ι	0	K		S	T	M			8		
			Γ		Π		B	c						F					Γ	Г	Τ	Т	Т		Τ	T		Т					ρ	R	I	N	IΓ	E	R	T	M	0	R	K	N	G		S	Т	Μ	Т	2	9		
			Î	Γ			T	I	0	B		*		X		4	Ø	1	1	Γ	Τ	Τ	Τ	T	T	1		Т	E	S	τ				D		0	F	Γ	I	1	0		Γ	Γ	Τ	Γ		T					Π	
	1		Γ		Π		Т			B		P	Ē	R	R	١,	X	1	4	1	. 1	Т	T	T	T		~~~~	Т	E	S	Т		P	R	I	IN	T	E	R	T	Ē	R	R	0	R		Γ	S	\mathbf{F}	M	T	3	1	\Box	
Н	A	L	Т				н	ρ	R			 х	1	9	9	ġ	1	Γ.	0		Ι	Т	Т	Т	Τ			D	Г	S	ρ	L	A	Y		9	9	9	Γ	Γ	Γ			Γ		Г		S		M	Т	3	2	\square	
F				1			B	-					5	T	H	-	T		T	T	T	T	T	1	1	1		L		Ċ					\$					T				1	T	T	Γ	Ś	T	M	T	3	3	Π	
P	E	R	R	Γ				ρ	R			X	•	1	1	1	1		ø	Г	T	T	T		T	Τ		D	I	S	ρ		A	Y		1	1		T		Γ		Ι	Γ	1	Γ	Γ	S	Π	M		3			Π
1	—	۰,	2.3	-			B	С				1	5	5	F	I	N	É	1	Г	T	Τ	Τ		T			R	٤	P	E	A	Т	Γ	P	R	Γ	N	T	Г	Γ				Ι	Г	Γ	S	T	M	Т	3	5	T	Π
Γ			Γ	Γ	Π		Ē	N	D			I	N	D	A	I	Г	Т	Γ	Г	T	Τ	T	Τ	T										Γ	Γ	Τ		Γ	Γ					Γ	Γ		S	Т	M	Т	3	6	T	Π
				Γ		Π								Γ	Γ	T	Γ		Γ	Г	Τ	Τ	T	T	T	Т								Γ		Γ	Τ	Γ	Γ						Γ	Γ						Г	Γ	Γ	\Box
	Ī	Γ	Ī	Γ	П									Γ	Γ	Γ	Γ	Г	Γ	Г	Τ	Т	T	T	T	Τ	-							Γ	Τ	Γ	Γ	Γ	Ι	Γ				Γ	Γ							Γ	Γ	\square	
			1									-			╞			Ľ	1	T	1	1.	1		1								_	1.	7									-								ト	1		J.



Finally, the XIO instruction (STMT27) causes the printing of the result. The first operand specifies the area (PRT) in which the data to be printed is stored. The code in parentheses refers to a 1403 printer (U=4), and specifies printing as the function to be performed (F=0). The second operand gives the number of characters (bytes) to be printed. At this stage, the program could be terminated. However, we would risk a disregard of our print instruction if, for instance, the printer were out of service, or busy with a previously issued I/O instruction. In addition, we should delay processing of the HPR instruction until the previous I/O operation is completed to ensure that no print errors have been detected.

All of these conditions are taken care of by appropriate test and branch instructions, represented by STMT28 through STMT31. STMT28 branches to the instruction that stops the processing of the program if the printer is not operational. STMT29 tests to see if the printer is working ("Working" means that the Model 20 is in the process of setting up mechanical delays and circuitry or still executing a previous XIO instruction, not that it is executing the present XIO instruction.) and causes the re-execution of the XIO instruction until the printer has completed the last I/O operation. STMT30 tests to see if the printer is busy ("Pusy" means that the XIO instruction is actually being executed.) and causes the program to loop around the same instruction until the last print operation has been terminated. STMT31 causes a halt, if a print error occurs, and display of code 111 in the STR register panels on the CPU (STMT34). In the latter case, pressing the start key of the CPU causes the print instruction to be reexecuted because of the branch address in STMT35.

PROGRAM END (STMT36)

If no print error occurs, the program halts on reaching the HPR instruction (STMT32). If the start key of the CPU is pressed, STMT33 causes the program to re-execute the previous HPR instruction and to return to the same halt.

ASSEMBLING THE SOUPCE PROGRAM

CONTROL CARD

When the program has been punched into cards, the source program can be assembled by either version of the Basic Assembler program.

In our case, it is assumed that the card version is used and that the available system configuration includes a 2560 MFCM and a 2501 Card Reader. Therefore, the 2501

80 System/360 Model 20 Basic Assembler Language

will read the Basic Assembler program and the source program.

In addition, the pass information will be punched into duplicated source cards on the attached 2560, and the first run will scan the program statements for possible errors. Thus, the control card will be supplied with the following entries:

Columns 1-	5://CTL	
Column 6:	0 or blank	(Indicates a diag-
		nostic run; all
		punch operations are
		bypassed; only the
		program listing is
		printed.)
Column 8:	0 or blank	(Indicates that 4096
		bytes of main
		storage are used for
		the assembly.)

All other columns are left blank.

DIAGNOSTIC RUN

М

The statement listing printed during the diagnostic run is shown in Figure 34. To demonstrate the identification of incorrect statements by diagnostic messages, two errors have been deliberately included in the source deck (see STMT19 and STMT29).

INDA	STAPT	34(STMT01
	BASR	13.0	LUAD BASE REG.	STMT02
	USING	*.13	ASSIGN BASE PEG.	STMT03
	вC	15.CALC	CIRCLE THE CONST.	STMT04
810	FOU	10		STMT05
PK1	0.5	CL17		STMT06
NURK	DC	XL9101		STMT07
ACCU	nc	XL 7 . 0 .		STMT08
CPTL	DC:	X*24000C*		STMT09
RATE	υc	X 025C		STMT10
RUUM	DC	X*0000000000000	5C*	STME11
CNT	DC	H*338*		STMT12
DECR	DC	H*1*		STMT13
MASK	DC	X+402068202020	58202020681	STMT14
	DC	X*2020214820201	•	STMT15
CALC	LH	R10,CNT	LOAD COUNT	STMT16
	MVC	ACCU+4(3),CPTL	LOAD ACCU	STMT17
LUOP	MVC	WORK+2(7),ACCU	LOAD WORK	STNT18
LOOP	DP	WCRK,RATE	COMPUTE INTEREST	STMI19
. ,	AP	ACCU, WORK(7)	INCREMENT CAPITAL	STMT20
	AP	ACCU, ROUN	ROUND DECIMAL	STMT21
	MVI	ACCU+6,X*0C*	RESTORE LAST DIGIT	STMT22
	SH	R10,DFCR	DECREASE COUNT	STMT23
	BC	2,LOOP	TEST FOR COMPLETION	
	MVC	PRT, MASK	MASK TO PRINT AREA	STMT25
	ED.	PRT,ACCU	EDIT RESULT	STMT26
FENE	X10	PRT(X*40*),17	PRINT RESULT	STMT27
	8C	1,PERR	TEST PRINTER NOT OK	
	вC	4.FINE	TEST PPINTEP WURKING	
	TIOB	*,X*40*	TEST END OF I/O	STMT 30
	TIOB	PERR,X*41*	TEST PPINTER ERKOR	STMT31
HALT	HPR	X+999+,0	DISPLAY 999	STMT 32
	HC .	15,HALT	LOCK RESTART	STMT 53
P1 F K	HPR	X*111*,0	DISPLAY 111	5TMT 34
	вC	15+FINE	REPEAT PRINT	STMESE
	E ND	INDA		STM1 46

Figure 34. Sample Statement Listing Produced During the Diagnostic Run



STMT19 is marked by an M, indicating that the symbol in the name field is defined twice.

STMT29 is marked by a C, indicating that column 72 of the source card is not blank.

<u>Note</u>: In the case of an erroneous comments card (i.e., punched in column 72), columns 1 to 24 are not printed by the card version of the Basic Assembler program. The statement is marked by a C.

Assembly Run

After correcting these two errors, the source program can be assembled. For this purpose, the entry in column 6 of the control card must be changed to 3. This informs the Basic Assembler program that (1) a 2501 is used for reading, (2) a 2560 MFCM is used for punching, and (3) pass information is to be punched into a duplicated source deck. (For detailed information refer to the SRL publication <u>IBM</u> <u>System/360 Model 20, Card Programming Sup-</u> port, Basic Assembler (Card Versions), <u>Operating Procedures</u>, Form C26-3802.

During assembly, the symbol-table image is printed as shown in Figure 36. The program listing is shown in Figure 37. The punched card output, produced during the assembly run, consists of the object deck with an Absolute-Program Loader card preceding it. When these cards have been loaded into main storage, the execution of the object program produces the result shown in Figure 35.

13,721,788.77

Figure 35. Result Computed by the Problem Program

CPTL

INDA

WORK

PRT

10 017B 02

015A

016B

00

10

08

10 0154

10

10

ACCU	10	0174	06	CALC	10	019E	03	CNT	10	0188	01
DECR		0184	01	FINE	10	0108	05			01 F E	
LOOP			05	MASK	10	018C	0 A			01F6	
RATE	10	017E	01	ROUN	10	0180	05	R10	Q0	A000	00

Figure 36. Image of the Symbol Table

0154						INDA	START	340		STMT01	001
0154	0000					•	BASR	13.0	LOAD BASE REG.	STMT02	002
0156	0000						USING		ASSIGN BASE RE.	STMT03	002
0156	47F0 0048						BC	15.CALC	CIRCLE THE CONST	STMT04	002
0000	411 0 0040					R10	EQU	10	01.022	STHT05	002
0154						PRT	DS	CL17		STHT06	002
0168	0000 0000	0000	0000	00		WORK	DC	XL9'0'		STMT07	003
0174	0000 0000			00		ACCU	DC	XL7'0'		STYTOR	003
0178	2400 00	0000	00			CPTL	DC	X 24000C		STHT09	003
017E	0250					RATE	DC	X'025C'		STMT10	003
0180	0000 0000	0000	50			ROUN	DC	x 0000000000000	5C '	STMT11	003
0188	0152					CNT	DC	H'338'		STMT12	003
0184	0001					DECR	DC	H'1'		STMT13	003
0180	4020 6820	2020	6820	2020	6B	MASK	DC	X 402068202020	5820202068'	STMT14	003
0197	2020 214B						DC	X 202021482020	•	STMT15	003
019E	48A0 D032					CALC	LH	R10,CNT	LOAD COUNT	STMT16	003
0142	D202 D022	D025					MVC	ACCU+4(3),CPTL	LOAD ACCU	STMT17	003
0148	D206 D017	DOIE				LOOP	MVC -	WORK+2(7),ACCU	LOAD WORK	STMT18	004
01AE	FD81 D015	D028					DP	WORK,RATE	COMPUTE INTEREST	ST 4T 1 9	004
0184	FA66 D01E						ΔΡ	ACCU,WORK(7)	INCREMENT CAPITAL	ST 1T20	004
OIBA	FA66 D01E	DOZA					ΔΡ	ACCU,ROUN	ROUND DECIMAL	STMT21	004
01C0	920C D024						MVI	ACCU+6,X'OC'	RESTORE LAST DIGIT	ST-1T22	004
01C4	48A0 D034						SH	R10,DECR	DECREASE COUNT	STHT23	004
01C8	4720 D052						BC	2,L00P	TEST FOR COMPLETION	ST:1T24	004
01CC	D210 D004						MVC	PRT, MASK	MASK TO PRINT AREA	ST.4T25	004
01D2	DE10 D004						ED	PRT,ACCU	EDIT RESULT	STMT26	004
01D8	D040 D004	0011				FINE	X I O	PRT(X'40'),17	PRINT RESULT	STMT27	004
01DE	4710 DOAO						BC	1,PERR	TEST PRINTER NOT OK		005
01E2	4740 D082						BC	4,FINE	TEST PRINTER WORKNG		005
01E6	9A40 D090						TIOB	≠,X'40'	TEST END OF I/O	STMT30	005
OIEA	9A41 D0A0						TIOB	PERR,X'41'	TEST PRINTER ERROR	STMT31	005
OIEE	9900 0999					HALT	HPR		DISPLAY 999	STMT32	005
01F2	47F0 D098						BC		LOCK RESTART	STAT33	005
01F6	9900 0111					PERR	HPR		DISPLAY 111	SIMT34	005
OIFA	47F0 D082						BC	15,FINE	REPEAT PRINT	STMT35	005
0154							END	INDA		STMT36	006

Figure 37. Assembler Produced Program Listing

APPENDIX A. SUMMARY OF BASIC ASSEMBLER INSTRUCTIONS

Description and Function	Name	Operation	Operand
<u>Base_Register_Instructions</u>			
Use Base Address Register Drop Base Address Register	not used not used	•	Reloc. exp.,abs. exp. Simple abs. exp.
Program_Linking_Instructions	1 1		
Identify Entry Point Identify External Symbol	not used not used		Relocatable symbol Relocatable symbol
Definition_Instructions			
Equate Symbol Define Constant Define Storage	optional optional optional	DC	Expression TLC ¹ DFL ²
Assembler Control Instructions	 		
Start Program Reset Location Counter End of Program	 optional not used not used	ORG	Self-defining value Relocatable expression Relocatable expression
¹ TType (C, X, H or Y) LLength Modifier CConstant		ication Fac d (C or H) th	ctor

D

Mnemonic Code	Name of Instruction	 Operation Code ¹	Basic Machine Format	Operand Field Format	 Page Number
AH '	Add Halfword	1. 4A		R1, D2 (X2, B2)	1.53
AR	b b A	1 1A	RR	R1,R2	51
AP	Add Decimal	I FA	SS SS	D1(L1,B1),D2(L2,B2)	57
BAS	Branch and Store	4 D	RX	R1, D2 (X2, B2)	71
BASR	Branch and Store	I OD	RR	R1,R2	71
BC	Branch on Condition	1 47	RX	M1, D2 (X2, B2)	70
BCR	Branch on Condition	1 07	RR	M1,R2	70
CH	Compare Halfword	49	RX	R1, D2 (X2, B2)	52
CIO	Control I/O	I 9B	SI	D1(B1),UF	37
CLC	Compare Logical	D5	I SS	D1(L,B1),D2(B2)	64
CLI	Compare Logical Immediate	95	I SI	D1(B1),I2	64
CP	Compare Decimal	I F9	I SS	D1(L1,B1),D2(L2,B2)	57
DP	Divide Decimal	FD	SS	D1(L1,B1),D2(L2,B2)	59
ED	Edit	DE	SS	D1(L,B1),D2(B2)	64
HPR	Halt and Proceed	99	SI	D1(B1),I2	68
LH	Load Halfword	48	I RX	R1, D2 (X2, B2)	52
MP	Multiply Decimal	FC FC	SS	D1(L1,B1),D2(L2,B2)	58
MVC	Move Characters	D2	I SS	D1(L,B1),D2(B2)	62
MVI	Move Immediate	92	I SI	D1(B1), I2	62
MVN	Move Numerics	D1	I SS	D1(L,B1),D2(B2)	63
MVO	Move With Offset	F1	I SS	D1(L1,B1),D2(L2,B2)	55
MVZ	Move Zones	D3	SS	D1(L,B1),D2(B2)	63
NI	And Logical Immediate	94	SI	D1(B1), I2	67
OI	Or Logical Immediate	96	SI	D1(B1),I2	67
PACK	Pack	F2	SS	D1(L1,B1),D2(L2,B2)	1 56
SH	Subtract Halfword	1 4B	RX	R1, D2 (X2, B2)	53
SP	Subtract Decimal	FB	SS	D1(L1, B1), D2(L2, B2)	58
SPSW	Set PSW	81	SI	D1(B1)	1 48
SR	Subtract	1B	RR	R1, R2	j 51
STH	Store Halfword	i 40	RX	R1, D2 (X2, B2)	52
TIOB	Test I/O and Branch	I 9A	I SI	D1(B1),UF	j 39
TM	Test under Mask	91	SI	D1(B1), I2	i 67
TR	Translate	DC	SS	D1(L,B1),D2(B2)	68
UNPK	Unpack	F3	SS	D1(L1,B1),D2(L2,B2)	56
XIO	Execute I/O	DO	SS	D1(UF,B1),D2(B2)	37
ZAP	Zero and Add Decimal	F8	SS	D1(L1, B1), D2(L2, B2)	1 56

¹Hexadecimal Equivalent of actual Machine Operation Code.

.

Machine	Mnemonic Operation Code	Operand U F	Function
2501 Card Reader Model A1 or A2	XIO XIO TIOB TIOB TIOB	11 A	Read Card *Read Card, Column Binary Test Reader Busy Test Reader Error Test Last Card
2560 Multi-Function Card Machine	XIO XIO XIO XIO XIO XIO XIO XIO XIO TIOB TIOB TIOB TIOB TIOB CIO CIO CIO CIO	2 3 2 4 2 5 2 6 2 7 2 0 2 0 2 1 2 2 1 2 2 1 2 4 2 2 4 2 5 5 1 2 5 1 2 1	<pre> * Read Primary Card, Column Binary Read Secondary Card * Read Secondary Card, Column Binary Punch Primary Card Punch Secondary Card Punch and Feed Primary Card Punch and Feed Secondary Card Punch and Feed Secondary Card * Write Card Test Reader/Punch Busy Test Reader/Punch Error Test Card Printer Busy Test Last Card Test Feed Error Primary Card Stacker Select Punch Card Stacker Select Punch Card Stacker Select </pre>
2520 Card Read Punch	X IO XIO XIO XIO TIOB TIOB TIOB TIOB TIOB CIO	2 6 2 0 2 1 2 2	* Read Card, Column Binary Punch Card Punch and Feed Test Reader Busy Test Reader Error Test Punch Busy Test Punch Error Test Last Card
2520 Card Punch Model A2 or A3	XIO TIOB TIOB TIOB CIO	2 6 2 2 2 3 2 5 2 0	Punch Card Test Punch Busy Test Punch Error Test Feed Error Stacker Select
1442 Card Punch Model 5	XIO TIOB TIOB TIOB	3 2	Punch Card Test Punch Busy Test Punch Error Test Feed Error
2203 or 1403 Printer	XIO XIO TIOB TIOB TIOB TIOB TIOB TIOB	4 1 4 0 4 1 4 2 4 3 4 4	<pre>Print Print and Space Suppress Print and Space Suppress Test Printer Busy Test Printer Error Test Channel 9 Test Channel 12 * Test Channel 9 (upper) * Test Channel 12 (upper)</pre>

*Optional Feature

 Machine	Mnemonic Operation Code	Oper U	and F	Function
2203 or 1403	├`- `- ТІОВ	 4	6	Test Carriage Busy
Printer	I CIO	4	4	Immediate Space
I	I CIO	4	5	
	I CIO	4	6	Delayed Space
1	I CIO	4	7	
	CIO	4	8	
ł		4	9	
1		4		* Delayed Space (upper)
1	CIO CIO	14 14	B C	* Delayed Skip (upper) * Immediate Space (both)
1		14		
		14	E	* Delayed Space (both)
		1 4	F	* Delayed Skip (both)
	+			
Communica-	XIO	15	2	
tions	XIO	15	4 1	Transmit Record
Adapter	TIOB	15	0	1
(C.A.)		15	1	
	TIOB	5 5	5	Test Received EOT
		15	0	Set Receive Mode Send EOT
1	CIO CIO	5 5	3 1	Sena LOT Inhibit Audible Alarm
·	+	· · · · · · · · · · · · · · · · · · ·		······································
Binary	I XIO	5	0	
Synchronous	I XIO	5	1	
Communications	I XIO	15		Address Prepare
Adapter (BSCA)	XIO	5	3	
	XIO	15		Receive
	XIO	15	.8 1	Transmit
	TIOB	15		Test Any Indicator Set
	TIOB	15	8 1	Test Busy
1	CIO	5	0	Disable ITB
		15	1	
		15 5	2	
	CIO CIO	5	3 6	Disable BSCA Store Current Address
1. N		5	7 1	Store Sense Information
1		5	8	
•	t			
Serial	XIO	6	•	Read I/O Device (Time sharing)
Input/	XIO	16	4	Write I/O Device (Time sharing)
Output	XIO	6	10	
Channel	XIO	16	_	Write I/O Device (Burst)
	TIOB	6	1	Test I/O Transfer 1
	TIOB	16	2	Test I/O transfer 2
:	TIOB	6	3	Test I/O Transfer 3
		6	4	Test I/O Transfer 4
	TIOB	6	5	
	TIOB	6	6	Test I/O Transfer 6
	I TIOB	6	7	Test I/O Transfer 7
		6	8	Test I/O Transfer 8
	TIOB	6 6	91	Test Read Transfer Error
	CIO CIO	6	1	I/O Select
2415		 7		Perform Tape Operation
	+	• •		
2311	XIO	8	0	Perform Disk Operation

* Optional Feature

APPENDIX D. SUMMARY OF DIAGNOSTIC MESSAGES

IESSAGE	ERRO [®] CONDITION
Í	 Assembly executed using the Basic Assembler (Card): (a) columns 1-24 and/or column 72 not blank, or (b) operation code and/or operand missing. Assembly executed using the Basic Assembler (Tape): (a) column 72 not blank, or (b) operation code and/or operand missing.
	 This EQU statement is unnamed. This START, ENTRY, or EXTRN statement is misplaced. (The statement is ignored).
 	The value of the location counter has exceeded the storage size for program execution as specified in the Basic Assembler Control card (card column 9). Notes: An instruction byte may not occupy the last (highest order) available main storage address. A constant or data byte may be located at this position.
M	The name of this statement is defined more than once.
· · · · · ·	The name of this statement does not conform to the rules as follows: • It has more than four characters, or • its first character is not alphabetic, or • it contains an illegal character.
0	This mnemonic operation code is invalid.
 	<pre>In this statement 1.) a relocatable expression has been used in an absolute field, or 2.) an absolute expression has been used in a relocatable field, or 3.) the X-Register field in an RX-instruction is not zero, or 4.) a relocatable expression could not be split into a valid base address and</pre>
	 One of the operands in this statement is invalid. This diagnostic message is printed when one or more of the following conditions occur: An invalid character is used as a delimiter. The first character of a symbol in the operand entry is not alphabetic. A delimiter is incorrectly used. The operand of a START, ORG, or EQU statement is invalid. A symbol or self-defining value in the operand entry contains an invalid character. A self-defining value or a symbol in the operand entry contains too many characters. A symbol or a self-defining value in the operand entry is followed by an invalid character. A self-defining value exceeds storage capacity. A self-defining value exceeds storage capacity. An ampersand or an apostrophe used within a character constant is incorrectly specified. A DS statement contains an invalid operand.

¹Warning messages that do not suppress the punching of the object deck.

MESSAGE	ERROP CONDITION
	The symbol table was filled by the name of the last preceding statement. The name of this statement cannot be accommodated.
U 2	 The operand entry contains an undefined symbol. The operand entry of an EQU, ORG, or END statement contains a symbol that is not previously defined.
W 1	The length of a constant defined by a DC statement exceeds the explicit length.

¹Warning messages that do not suppress the punching of the object deck.
²U-messages of type (1) do not suppress the punching of the object deck, those of type (2) do suppress punching.

APPENDIX E. CONDITION CODES

	والمحافظة المحافظة ا			
Code Setting:	00	01	10	11
Mask Used to Test the Code:	8	4	2	1
· · · · · · · · · · · · · · · · · · ·	Result=0 Result=0		 Result>0 Result>0	
[Compare Half-word (CH)	0p1=0p2	0p1<0p2	 Result>0 Op1>Op2 Result>0	'
Compare Packed (CP) Subtract Packed (SP)	Op1=Op2 Result=0	Op1 <op2 Result<0</op2 	0p1>0p2	overflow overflow
Compare Logical (^LC,CLI) Edit and Mark (ED) OR Logical Immediate (OI)	Op1=Op2 source field Result=0			 Result all ones
Control Input/Output (CIO)		Unit working Device Working	 	Unit not operational Device not operational

Þ

This appendix lists all System/360 card codes to which a printer graphic is assigned.

EBCDIC <u>CODE</u>		ARD PUNCH	PRINTER <u>GRAPHIC</u>	DECIMAL	<u>HEX</u>	DECIMA	F
000000	00 12	2,0,9,8,1		0		00	
000000		2,9,1		1		01	
000000		2,9,2		2		02	
000000		2,9,3		3 4		03	
000001		2,9,4 2,9,5		4 5		04 05	
000001		2,9,5		6	-	05	
000001		2,9,7		7		07	
000010		2,9,8		8		08	
000010		2,9,8,1		9		09	
000010		2,9,8,2		10		0 A	
000010		2,9,8,3		11		0 B	
000011		2,9,8,4		12		0 C	
000011		2,9,8,5		13		OD	
000011		2,9,8,6		14		0 E	
000011		2,9,8,7 2,11,9,8,1		15 16		0F 10	
000100		1,9,1		17		11	
000100		1,9,2		18		12	
000100		1,9,3		19		13	
000101		1,9,4		20		14	
000101		1,9,5		21		15	
000101		1,9,6		22		16	
000101	11 1	1,9,7		23		17	
000110		1,9,8 1,9,8,1		24 25		18 19	
000110		1,9,8,2		26		1 A	
000110		1,9,8,3		27		1B	
000111		1,9,8,4		28		1C	
000111	01 1	1,9,8,5		29		1 D	
000111		1,9,8,6		30		1 E	
000111		1,9,8,7		31		1F	
001000		1,0,9,8,1		32		20	
001000	10 0	9,1 ,9,2		33 34		21 22	
001000		9,3		35		23	
001001		9.4		36		24	
001001		9,5		37		25	
001001		,9,6		38		26	
001001	11 0	,9,7		39		27	
001010		,9,8		40		28	
001010	01 0,	,9,8,1		41		29	
001010 001010		,9,8,2		42		2A 2B	
001010		,9,8,3 ,9,8,4		43 44		2B - 2C	
001011	01 0	9,8,5		45		2 D	
001011		9,8,6		46		2 E	
001011		,9,8,7		47		2 F	
001100		2,11,0,9,8,1		48		30	
001100		, 1		. 49		31	
001100		, 2		50 51		32	
001100 001101		, 3 , 4		52		33	
001101		5		53		35	
001101		6		54		3.6	
001101		,7		55		37	

00111000 00111001 00111010 00111011 00111100 00111101 00111101 00111110 00111111	9,8 9,8,1 9,8,2 9,8,3 9,8,4 9,8,5 9,8,6 9,8,7 12,0,9,1 12,0,9,2	blank	56 57 58 59 60 61 62 63 64 65 66	38 39 3A 3B 3C 3D 3E 3F 40 41			0
01000011 01000100 01000101 01000110 01000111 010010	12,0,9,3 12,0,9,4 12,0,9,5 12,0,9,6 12,0,9,7 12,0,9,8 12,8,1 12,8,2 12,8,3 12,8,4 12,8,5 12,8,6 12,8,7 12 12,11,9,1	υ 	67 68 69 70 71 72 73 74 75 76 77 78 79 80 81	43 44 45 46 47 48 49 4A 4D 4E 4D 4E 50 51		-	
01010010 01010011 01010100 01010101 01010110 01010111 01011000 01011001 01011001 0101101	12,11,9,2 12,11,9,3 12,11,9,4 12,11,9,6 12,11,9,6 12,11,9,7 12,11,9,8 11,8,1 11,8,2 11,8,3 11,8,4 11,8,5 11,8,6 11,8,7 11 0,1 11,0,9,2	! \$ *) ; - /	82 83 84 85 86 87 88 90 91 92 93 95 95 95 97 98	52 53 54 55 56 57 58 57 58 57 58 52 52 50 52 50 61 62			0
0 1 1000 1 1 0 1 100 100 0 1 100 10 1 0 1 100 1 10 0 1 100 1 11 0 1 100 1 11 0 1 10 100 1 0 1 10 100 1 0 1 10 1 1	11,0,9,3 11,0,9,4 11,0,9,5 11,0,9,6 11,0,9,7 11,0,9,8 0,8,1 12,11 0,8,3 0,8,4 0,8,5 0,8,6 0,8,7 12,11,0 12,11,0,9,1 12,11,0,9,2	% > ?	99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114	63 64 65 66 67 68 69 68 69 68 60 60 61 61 62 70 71 72		•	
01110011 01110100 01110101 01110110 01110111 0111001 01111001 0111101 0111101 0111101 01111101 01111101	12, 11, 0, 9, 3 12, 11, 0, 9, 4 12, 11, 0, 9, 5 12, 11, 0, 9, 6 12, 11, 0, 9, 7 12, 11, 0, 9, 7 12, 11, 0, 9, 8 8, 1 8, 2 8, 3 8, 4 8, 5	: # @ 1	115 116 117 118 119 120 121 122 123 124 125	73 74 75 76 77 78 79 78 79 78 78 70 70			0

Appendix F. Character Codes 91

4 4 9 9 9 4 9 9	40 k					
11000100	12,4	D	196	C4	•	
11000101	12,5	E	197	C 5		
11000110	12,6	F	198	C6		$\mathbf{r}_{i} = \mathbf{r}_{i} + \mathbf{r}_{i}$ (6)
11000111	12,7	G	199	C7		
11001000	12,8	Н	200	C8		an an an an an an an an an an an an an a
11001001	12,9	I	201	C 9		
11001010	12,0,9,8,2		202	CA		and the second second second second second second second second second second second second second second second
11001011	12,0,9,8,3		203	СВ		
11001100	12,0,9,8,4		204	CC		
11001101	12,0,9,8,5		205	CD		
11001110	12,0,9,8,6		206	CE		
11001111	12,0,9,8,7		207	CF		
11010000	11,0		208	DO		and the second second second second second second second second second second second second second second second
11010001	11,1	J	209	D 1		
11010010	11,2			D1 D2		
		K	210			
11010011	11,3	L	211	D 3		
11010100	11,4	M	212	D4		
11010101	11,5	N	213	D5		
11010110	11,6	0	214	D6		*
11010111	11,7	P	215	D7		
11011000	11,8	Q	216	D8		
11011001	11,9	R	217	D 9		
11011010	12,11,9,8,2		218	DA		
11011011	12,11,9,8,3		219	DB		
11011100	12,11,0,8,4		220	DC		
11011101	12,11,9,8,5		221	DD	~	
11011110	12,11,9,8,6		222	DE		
11011111	12,11,9,8,7		223	DF		
11100000	0,8,2		224	ΕO		
11100001	11,0,9,1		225	Ε1		
11100010	0,2	S	226	E2		
11100011	0,3	Т	227	E 3		
11100100	0,4	U	228	E 4		1
11100101	0,5	v	229	E5		
11100110	0,6	W	230	E6		
11100111	0,7	x	231	E 7		
11101000	0,8	Ŷ	232	E8		
11101001	0,9	Z	233	E9		
11101010	11,0,9,8,2		234	EA		
11101011	11,0,9,8,3		235	EB		
11101100	11,0,9,8,4		236	EC		
11101101	11,0,9,8,5		237	ED ED		
11101110	11,0,9,8,6		238	EE		
11101111	11,0,9,8,7		239	EF		
11110000	0	0	240	FO		• · · · ·
11110001	1	1	240	F 1		
11110010			241	F2		
11110011	2 3	2				
		3 4	243	F 3		
11110100	4 E		244	F4		2 · · · · · · · · · · · · · · · · · · ·
11110101	5	5	245	F S		
11110110	6	6	246	F6		
11110111	7	7	247	F7		
11111000	8	8	248	F8		
11111001	9	9	249	F 9		
11111010	12,11,0,9,8,2		250	FA		
11111011	12,11,0,9,8,3		251	FB		
11111100	12,11,^,9,8,4		252	FC		
11111101	12,11,0,9,8,5		253	F D	· ·	
11111110	12,11,0,9,8,6		254	F E		
11111111	12,11,0,9,8,7		255	FF		

 $\mathcal{E}_{\mathcal{O}}$

The table in this appendix provides for direct conversion of decimal and hexadecimal numbers between 0000 and 4095 (hexadecimal 000 and FFF).

For numbers outside the range of the table, add the following values to the table figures:

H	<u>exade</u> 1000 2000 3000 4000 5000 6000 8000	0 0 0 0 0 0 0	1: 1: 1: 2: 2:	<u>zimal</u> +096 3192 2288 5384 5480 +576 3672 2768				<u>He</u> :	<u>kadeci</u> 9000 A000 B000 C000 D000 E000 F000	<u>Lmal</u>	368 40 45(49 53:	<u>imal</u> 364 960 056 152 248 344 440					
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
•	00 01 02 03	0016 0032	0017 0033	0018 0034	0003 0019 0035 0051	0020 0036	0021 0037	0022 0038	0023 0039	0024 0040	0025 0041	0026 0042	0027 0043	0028 0044	0029 0045	0046	0031 0047
	04 05 06 07	0080 0096	0081 0097	0082 0098	0067 0083 0099 0115	0084 0100	0085 0101	0086 0102	0087 0103	0088 0104	0089 0105	0090 0106	0091 0107	0092 0108	0093 0109	0094 0110	0095 0111
	08 09 0A 0B	0144 0160	0145 0161	0146 0162	0131 0147 0163 0179	0148 0164	0149 0165	0150 0166	0151 0167	0152 0168	0153 0169	0154 0170	0155 0171	0156 0172	0157 0173	0174	0159 0175
	0C 0D 0E 0F	0208 0224	0209 0225	0210 0226	0195 0211 0227 0243	0212 0228	0213 0229	0214 0230	0215 0231	0216 0232	0217 0233	0218 0234	0219 0235	0220 0236	0221 0237	0222 0238	0223 0239
	10 11 12 13	0272 0288	0273 0289	0274 0290	0259 0275 0291 0307	0276 0292	0277 0293	0278 0294	0279 0295	0280 0296	0281 0297	0282 0298	0283 0299	0284 0300	0285 0301	0286 0302	0287 0303
	14 15 16 17	0336 0352	0337 0353	0338 0354	0323 0339 0355 0371	0340 0356	0341 0357	0342 0358	0343 0359	0344 0360	0345 0361	0346 0362	0347 0363	0348 0364	0349 0365	0350 0366	0351 0367
	18 19 1A 1B	0400 0416	0401 0417	0402 0418	0387 0403 0419 0435	0404 0420	0405 0421	0406 0422	0407 0423	0408 0424	0409 0425	0410 0426	0411 0427	0412 0428	0413 0429	0414 0430	04 15 04 3 1
	1C 1D 1E 1F	0464 0480	0465 0481	0466 0482	0451 0467 0483 0499	0468 0484	0469 0485	0470 0486	0471 0487	0472 0488	0473 0489	0474 0490	0475 0491	0476 0492	0477 0493	0478 0494	0479 0495

Appendix G. Hexadecimal-Decimal Number Conversion Table 93

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ξ	F	
20	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527	
21 22 23	0544	0545	0546	0547	0548	0549	0534 0550 0566	0551	0552	0553	0554	0555	0556	0557	0558	0559	
24 25 26 27	0592 0608	0593 0609	0594 0610	0595 0611	0596 0612	0597 0613	0582 0598 0614 0630	0599 0615	0600 0616	0601 06 1 7	0602 0618	0603 0619	0604 0620	0605 062 1	0606 0622	0607 0623	
28 29 2A 2B	0656 0672	0657 0673	0658 0674	0659 0675	0660 0676	0661 0677	0646 0662 0678 0694	0663 0679	0664 0680	0665 0681	0666 0682	0667 0683	0668 0684	0669 0685	0670 0686	0671 0687	
2C 2D 2E 2F	0720 0736	0721 0737	0722 0738	0723 0739	0724 0740	0725 0741	0710 0726 0742 0758	0727 0743	0728 0744	0729 0745	0730 0746	0731 0747	0732 0748	0733 0749	0734 0750	0735 0751	
30 31 32 33	0784 0800	0785 0801	0786 0802	0787 0803	0788 0804	0789 0805	0774 0790 0806 0822	0791 0807	0792 0808	0793 0809	0794 0810	0795 0811	0796 0812	0797 0813	0798 0814	0799 0815	
34 35 36 37	0848 0864	0849 0865	0850 0866	0851 0867	0852 0868	0853 0869	0838 0854 0870 0886	0855 0871	0856 0872	0857 0873	0858 0874	0859 0875	0860 0876	0861 0877	0862 0878	0863 0879	
38 39 3A 3B	0912 0928	0913 0929	0°14 0930	0915 0931	0916 0932	0917 0933	0902 0918 0934 0950	09 19 0935	0920 0936	0921 0937	0922 0938	0923 0939	0924 0940	0925 0941	0926 0942	0927 0943	
3C 3D 3E 3F	0976 0992	0977 0993	0978 0994	0979 0995	0980 0996	0981 0997	0966 0982 0998 1014	0983 09 99	0984 1000	0985 1001	0986 1002	0987 1003	0988 1004	0989 1005	0990 1006	0991 1007	
40 41 42 43	1040 1056	1041 1057	1042 1058	1043 1059	1044 1060	1045 1061	1030 1046 1062 1078	1047 1063	1048 1064	1049 1065	1050 1066	1051 1067	1052 1068	1053 1069	1054 1070	1055 1071	
44 45 46 47	1104 1120	1105 1121	1106 1122	1107 1123	1108 1124	1109 1125	1094 1110 1126 1142	1111 1127	1112 1128	1113 1129	1114 1130	1115 1131	1116 1132	1117 1133	1118 1134	1119 1135	
48 49 4A 4B	1168	1169 1185	1170 1186	1171 1187	1172 1188	1173 1189	1158 1174 1190 1206	1175 119 1	1176 1192	1177 1193	1178 1194	1179 1195	1180 1196	1181 1197	1182 1198	1183 1199	
4C 4D 4E 4F	1232 1248	1233 1249	1234 1250	1235 1251	1236 1252	1237 1253	1222 1238 1254 1270	1239 1255	1240 1256	1241 1257	1242 1258	1243 1259	1244 1260	1245 1261	1246 1262	1247 1263	

D

Appendix G. Hexadecimal-Decimal Number Conversion Table 95

96 System/360 Model 20 Basic Assembler Language

0

1

Ц

6

С

D

В

Ε

Appendix G. Hexadecimal-Decimal Number Conversion Table 97

	0	1	2	3	- 4	5	6	7	8	9	A	В	С	D	E	F	
E0 E1 E2 E3	3600 3616	3601 3617	3602 3618	3603 3619	3604 3620	3605 3621	3606 3622	3607 3623	3608 3624	3593 3609 3625 3641	3610 3626	3611 3627	3612 3628	3613 3629	3614 3630	3615 3631	
E4 E5 E6 E7	3664 3680	3665 3681	3666 3682	3667 3683	3668 3684	3669 3685	3670 3686	3671 3687	3672 3688	.3657 3673 3689 3705	3674 3690	3675 3691	3676 3692	.3677 3693	3678 3694	3679 3695	
E8 E9 EA EB	3728 3744	3729 3745	3730 3746	3731 3747	3732 3748	3733 3749	3734 3750	3735 3751	3736 3752	3721 3737 3753 3769	3738 3754	3739 3755	3740 3756	3741 3757	3742 3756	3743 3759	
EC ED EE EF	3792 3808	3793 3809	3794 3810	3795 3811	3796 3812	3797 3813	3798 3814	3799 3815	3800 3816	3785 3801 3817 3833	3802 3818	3803 3819	3804 3820	3805 3821	3806 3822	3807 3823	
F0 F1 F2 F3	3856 3872	3857 3873	3858 3874	3859 3875	3860 3876	3861 3877	3862 3878	3863 3879	3864 3880	3849 3865 3881 3897	3866 3882	3867 3883	3868 3884	3869 3885	3870 3886	3871 3887	
F4 F5 F6 F7	3920 3936	3921 3937	3922 3938	3923 3939	3924 3940	3925 3941	3926 3942	3927 3943	3928 3944	3913 3929 3945 3961	3930 3946	3931 3947	3932 3948	3933 3949	3934 3950	3935 3951	
F8 F9 FA FB	3984 4000	3985 4001	3986 4002	3987 4003	3988 4004	3989 4005	3990 4006	3991 4007	3992 4008	3977 3993 4009 4025	3994 4010	3995 4011	3996 4012	3997 4013	3998 4014	3999 4015	
FC FD FE FF	4048 4064	4049 4065	4050 4066	4051 4067	4052 4068	4053 4069	4054 4070	4055 4071	4056 4072	4041 4057 4073 4089	4058 4074	4059 4075	4060 4076	4061 4077	4062 4078	4063 4079	

D

A code that makes use of two distinct Absolute Address A pattern of characters that identifies a unique storage location or device without further modification. Address An identification, as represented by 1. a name, or number, for a register, location in storage, or other data source or destination. Loosely, any part of an instruction which specifies the location of an operand for the instruction. Address Constant A value, or an expression representing a value, interpreted as a storage address. Address Modification The process of changing the address part Binary Digit of a machine instruction by means of coded instructions. Address Register A register that stores an address. Allocate To assign storage locations or areas of storage for specific routines, portions Bit of routines, constants, data, etc. Alphameric Blank Character A generic term for alphabetic letters, numerical digits, and special characters. medium. Assemble Branch To prepare an object-language program 1. from a symbolic-language program by substituting machine operation codes for symbolic operation codes and absolute or 2. relocatable addresses for symbolic addresses. Assembler Byte A program that assembles. Attribute A characteristic; e.g., attributes of data include record length, record for-Card Code mat, data set name, associated device type and volume identification, use, creation date, etc. Card Column Base Register A register used for addressing purposes. Basic Assembler Language Card Field A symbolic language for the writing of source programs. Basic Assembler Program nature. A program used to translate source pro-Card Punch grams written in Basic Assembler language into machine language. Binary 1. A characteristic or property involvcharacters. ing a selection, choice, or condi-Card Reader tion in which there are two possibilities. 2. The number representation system cards. with a base of two. Card Stacker Binary Code

characters, usually 0 and 1. Binary-Coded Character One element of a notation system for representing alphameric characters such as decimal digits, alphabetic letters, punctuation marks, etc., by a fixed number of consecutive binary digits. Binary-Coded Decimal A decimal notation in which the individual decimal digits are each represented by a binary code group; e.g., in the 8-4-2-1 coded decimal notation, the number twenty-three is represented as 0010 0011, in binary notation, twenty-three is represented as 10111. A character used to represent one of the integers smaller than the radix 2. Binary-to-Decimal Conversion Conversion of a binary number to the equivalent decimal number; i.e., a basetwo number to a base-ten number. A binary digit. Any character or characters used to produce a character space on an output To depart from the normal sequence of executing instructions in a computer. A machine instruction that can cause a departure as in (1). Synonymous with 'transfer'. A sequence of adjacent binary digits operated upon as a unit. The combinations of punched holes which represent characters (letters, digits, etc.) in a punched card. One of the vertical lines of punching positions on a punched card. A fixed number of consecutive card columns assigned to data of a specific A device to record information in cards by punching holes in the cards to represent letters, digits, and special A device which reads and translates into internal form the holes in punched

A mechanism which stacks cards in a poc-

Appendix H. Glossary 99

ket after they pass through a machine. Character One of a set of elementary symbols which may include decimal digits 0 through 9, the letters A through Z, punctuation marks, and any other symbols acceptable to a computer for reading, writing or storing. Character Set A list of characters acceptable for coding to a specific computer or input/ output device. Clear To put a storage device into a prescribed state, usually that denoting zero or blank. Coded Decimal A type of notation in which each decimal digit is identified by a group of binary ones and zeros. Column Binary Pertaining to the binary representation of data on punched cards in which adjacent positions in a column correspond to adjacent bits of data. Command An instruction in machine language. Communication The process of transferring information from one point, person, or piece of equipment to another. Computer 1. A device capable of solving problems by accepting data, performing prescribed operations on the data, and supplying the results of these operations. Various types of computers are calculators, digital computers, and analog computers. 2. In information processing, usually, an automatic stored-program computer. Computer Instruction Same as machine instruction. Constant A fixed or invariable value or data item. Counter A device such as a register or storage location used to represent the number of occurrences of an event. Cycle 1. An interval of space or time in which one set of events is completed. 2. Any set of operations that is repeated regularly in the same sequence. The operations may be subject to variations on each repetition. Data Any representation, such as character quantities, to which meaning might be assigned.

Data Conversion The process of changing data from one form of representation to another. Data Processing A systematic sequence of operations performed on data. Data Processing System A network of machine components capable of accepting information, processing it according to a plan, and producing the desired results. Decimal 1. A characteristic or property involving a selection, choice or condition in which there are ten possibilities. The number representation system 2. with a base of ten. Decimal-to-Binary Conversion The conversion of a decimal number to the equivalent binary number, i.e., a base-ten number to a base-two number. Decision A determination of future action. Decision Block A flowchart symbol whose interior contains the criterion for decision or branching. Decision Instruction An instruction that selects a branch of a program, e.g., a conditional branch instruction. Deck A collection of punched cards. Decrement The quantity by which a variable is decreased. Diagnostic The detection and isolation of a malfunction or a mistake. Diagram A schematic representation of a sequence of operations or routines. Digit Any of the arabic numerals 1 to 9 1. and the symbol 0. One of the elements that combine to 2. form numbers in a system other than the decimal system. Displacement The difference (in bytes) between the contents of a base register (or the address represented by a symbol) and a referenced storage location. Dumm y The characteristic of having the appearance of a specified thing but not having the capacity to function as such. EBCDIC (Extended Binary Coded Decimal Interchange Code). A specific set of 8-bit codes standard throughout System/360. Edit To modify the form or format of data; e.g., to insert or delete characters such as page numbers or decimal points. Effective Address

The absolute address of the current operand. This may differ from that of the instruction in storage.

Error The data to be processed. 1. A general term to indicate that a data The state or sequence of states 2. value is not correct or that a machine occurring on a specified input component is malfunctioning. channel. ESD card The device or collective set of 3. devices used for bringing data into ESD cards contain all information required for the linking of program seganother device. ments (such as all symbols defined in 4. A channel for impressing a state on one segment but referred to in another a device or logic element. segment). Input Area Execute The area of internal storage into which data is transferred from external To carry out an instruction or perform a routine. storage. Explicit Addressing Input/Output Specification of an address by a base Common atbreviation I/O. A general 1. register and a Aisplacement in the form term for the equipment used to com-D(B). municate with a computer. The data involved in such 2. File communication. A collection of related records treated 3. The media carrying the data for input/output. as a unit, e.g., in inventory control, one line of an invoice forms an item, a Instruction complete invoice forms a record, and the A statement that specifies an operation complete set of such records forms a and the values or locations of all file. operands. In this context, the term Flowchart instruction is preferable to the terms A graphical representation for the command or order which are sometimes used as synonyms. Command should be definition, analysis, or solution of a problem in which symbols are used to reserved for electronic signals. Order represent operations, data, flow, and should be reserved for sequence, interequipment. polation and related usage. Instruction Format Hexadecimal Number System The allocation of bits or characters of A number system using the equivalent of a machine instruction to specific the decimal number sixteen as a base. functions. Hopper Interrupt A device that holds cards and makes them A break in the normal flow of a sys-1. available to a card feed mechanism. tem or routine such that the flow Contrast with card stacker. can be resumed from that point at a later time. Identification 2. To cause an interrupt. A code number or code name which uniquely identifies a record, block, file or Language other unit of information. A defined set of characters which 1. are used to form symbols, words, Image An exact logical duplicate stored in a etc., and the rules for combining different medium. these into meaningful communication, e.g., English, French, Algol, FOR-Immediate Address The designation of an instruction TRAN, COBOL, etc. address which is used as data by the 2. A combination of a vocabulary and rules of syntax. instruction of which it is a part. Implied Address Linkage The address assigned to a symbol by the The interconnections between a main rou-Basic Assembler program. tine and a closed routine, i.e., entry and exit for a closed routine from the Index Register A register whose content is added to or main routine. subtracted from the operand address Load prior to or during the execution of an To place data into internal storage. instruction. Location Indexing A position in storage that is usually A technique of address modification identified by an address. often implemented by means of index Loop registers. A sequence of instructions that is Initialize repeated until a terminal condition To set certain counters, switches and occurs. addresses at specified times in a computer routine. Machine Address Input Same as absolute address.

Appendix H. Glossary 101

Machine Code Same as operation code. Machine Instruction An instruction that the particular machine can recognize and execute. Machine Language A language that is used directly by a given machine. Macro Instruction A statement that is used in a source program and replaced by a specific sequence of machine instructions in the associated object program. Magnetic Ink Ink containing particles of magnetic substance which can be detected or read by automatic devices; e.g., the ink used for printing on some bank checks for magnetic character recognition. Magnetic Tape A tape with a magnetic surface on which data can be stored. Main Storage The fastest general purpose storage of a computer. Also, for the Model 20, storage within the CPU that can be addressed both for reading and writing data. Mask An alphameric character string consisting of one or more digits, used to test or alter the contents of storage positions. Mnemonic Code A mnemonic code resembles the original word and is usually easy to remember, e.g., ED for edit and MVC for move characters. Name An alphameric character string, normally used to identify a program. Object Program A fully assembled program ready to be loaded in the computer. Operand That which is operated upon. An operand is usually identified by an address part of an instruction. Operation 1. The act specified by a single computer instruction. A program step undertaken or executed by a computer, e.g., addi-operation is usually specified by the operation part of an instruction. Operation Code The code that represents the specific operations of a computer. Output Data that has been processed. 1. 2. The state or sequence of states occurring on a specified output channel.

data is transferred to external storage. Overflow That portion of data that exceeds the capacity of the allocated unit 1. of storage. The generation of overflow as in 2. (1). Pack To combine two or more units of information into a single physical unit to conserve storage. Padding A technique used to fill a block of information with dummy records, words or characters. Printer A device which expresses coded characters as hard copy. Program The plan for the solution of a pro-1. blem including data gathering, processing and reporting. 2. A group of related routines which solve a given problem. Programming Language A language used to prepare computer programs. Pseudo-Register A register with fixed contents used in conjunction with an IBM System/360 Model 20. Punched Card 1. A card punched with a pattern of holes to represent data. 2. A card as in 1. before being punched. Read To transfer information from an input device to internal or auxiliary storage. Reader A device which converts information in one form of storage to information in another form of storage. Register A device capable of storing a specified amount of data such as one halfword. Relative Address An address expressed by a previously defined symbol and a displacement. (e.g., FLD+10). Relocate In programming, to move a routine from one portion of internal storage to another and to automatically adjust the necessary address references so that the routine, in its new location, can be executed. Reset To restore a storage device to pre-102 System/360 Model 20 Basic Assembler Language

The device or collective set of

The area of internal storage from which

a device or logic element.

devices used for taking data out of

A channel for expressing a state on

3.

4.

Output Area

a device.

0

scribed initial state, not necessarily that denoting zeros. Restart To return to a previous point in a program and resume operation from that point. RLD card RLD cards identify portions of the text that require modification owing to relocation (such as address constants). Self-Defining Term A term with an implied value (e.g., 300, X'2A' , C'F') Source Language A language that is an input to a given translation process. Source Program A program written in a source language. Special Character In a character set, a character that is neither a numeral nor a letter, e.g., -* \$ = and blank. Statement In computer programming, a meaningful expression or generalized instruction in a source language. Step 1. One instruction in a computer routine. To cause a computer to execute one 2. instruction. Storage 1. Pertaining to a device into which data can be entered and from which it can be retrieved at a later time. Loosely, any device that can store 2. data. Storage Capacity The amount of data (in bytes) that can be contained in a storage device. Store 1. To enter data into a storage device. 2. To retain data in a storage device. Subroutine

A routine that can be part of another routine.

Switch

- A symbol used to indicate a branching point, or a set of instructions to condition a branch.
- 2. A physical device which can alter flow.
- Symbol Table
 - A mapping for a set of symbols to another set of symbols or numbers.
- Symbolic Address An address expressed in symbols convenient to the programmer.
- Symbolic Language
- An artificial language used in logical expressions, that avoids all ambiguities and inadequacies of natural languages. System
 - A collection of consecutive operations and procedures required to accomplish a specific objective.
 - 2. An assembly of objects united to form a functional unit.

Table

- A collection of data, each item being uniquely identified either by some label or by its relative position.
- Table Look-Up A procedure for obtaining the function value corresponding to an argument from a table of function values. Truncate
 - To cut off at a specified spot (as contrasted with round or pad).
- TXT card TXT cards contain the user program in machine language.

Unpack

To recover the original data from packed data.

Zero Suppression

The elimination of non-significant zeros in a number.

Zone

The 12, 11, or 0 punches in IBM card code.

INDEX

Absolute addressing
absolute
Base register address calculation
Basic Assembler program, card versions
Card Versions Basic Assembler program 72 Character codes, summary of

serial I/O channel 39	
skipping	
spacing	
stacker selection	
Coding conventions	
Coding form	
Comments cards	
Comments entries	
Communications adapters	
Compare decimal (CP)	
Compare halfword (CH)	
Compare logical (CLC)	
Compare logical (CLI)	
Compatibility	
Compound expressions	
Condition code	
Condition codes, summary of	
Conditional branches	
Conditional branches	
Constants	
Control input/output	
Control instructions	
Conversion table, hexadecimal-decimal	
hexadecimal-decimal	
C-type operand of DS instruction 33	
DC instruction 29	
DC instruction, grouping of	
DC instructions, grouping of	
Decimal arithmetic operations 53	
Decimal self-defining terms	
Define constant	
Define storage	
Definition instructions 5,29	
Definition of constants, sequence 32	
Diagnostic messages	
Diagnostic messages, summary of 86	
Direct addressing 22	
Displacement	
Divide decimal (DP)	
DROP instruction	
DS instruction	
OS instruction,	
C-type operand of DS instruction 33	
duplication factor	
H-type operand 32	
Dummy punch cycle 41	
Duplication factor	
Edit (ED)	
Effective addressing	
END instruction	
ENTRY instruction	
EQU instruction 29	
Error elimination	
Error messages	
Evaluation of expressions 17	
Execute input/output	
Explicit addressing 21	
Expressions 16	
Expressions,	
absolute 17	
compound	

1

ľ



	table. symbo	ols	• • • • •	••••	15
Formats Function					
General General Grouping	regist	ers,	restr	ictions	on 22
Hexadeci Hexadeci	mal co proce mal-de mal se	onstan ed (H ecimal elf-de	ts PR) conv finin	ersion g terms	
Indexing Indexing Input/Ou Input/Ou Instruct Instruct Interrup	addres ible i with tput i tput m ion fo ts tion names, ro ins ructio ructio rructio	sing. nstru RY-fo nstru acro tries prmats exam truct truct truct s, s s, s	ction rmat ction instr ples. ions. ions, equen ummar	summar ce of	20 7 .21 tions. 46 5,37 40 11 45 41 5 40 y of 41 40 y of 41 40 y of 41 40 40
Joint as Joint ex					
Language Linking.	struc fword object of bas count	(LH) prog e reg	rams.	s	····· 74 ···· 23
refere: resett	nce to ing of	••••		 W	19 19,35 19
Machine- Machine Machine Binary Decimal	instru instru y of instru instru operat arith l arit	ction ction ction ction ions, metic hmeti	form form stat s, su Type	ats ats, ements. mmary o	
Main sto assemb	rage r ly	equir	ement		75

Move with offset (MVO)	M M M M M C	v o v o	iı ma mc e e	nu on c	m i h m	c c a me	sy c ca	i i	to de to a	e: e: e:	n rs e	с • • •	0 • • •	n • M V	fi ••• V(I)	Lg .)	iu • •	r • •	a • •	t: • •	ic ••• •••		•	• • • •	•	•••	• •	•	• • • • •	5,	6 5 83 62 62
Name specifications.11NI-instruction67Non-arithmetic operations.61Object program.5OI-instruction67Operand entry.12Operation codes.83Operation entry.11Or (OI)67ORG instruction.67Program linking.6,27,36Program linking.6,27,36Program linking.6,27,36Program listing.6Program listing.6Pseudo-registers.23PSW.48Reference to the location counter.19Register usage.26Relocatable expressions.17Relocatable program loader.41,74Relocatable program loader.19,35Restriction on9general registers.22Symbols.16RR format.45Sample of program linking.28Sample of XIO instructions.37Sample of XIO instructions.37Sample of XIO instructions.37Sample of AIO instructions.32Sequence of ferinition of constants.32Sequence of definition of constants.32Sequence of definition of constants.32Set program status word.48Short coding form.39	Mc Mc Mi	v vo 11	e e ti	w z p	i 0 1	tł ne Y	ı es d	o e	f: () c:	£≲ M' ir	se VZ na	et 3) 1	•	() • ()	M N M H	10 ?))	•	•	•	•••	•	•	•	•	•••	•••	•	•	•	63 55 63 58
OIT-instruction67Operand entry12Operand formats12Operation codes83Operation entry11Or (OI)67ORG instruction35Pack (PACK)56Performance data75Print-head selection36Program linking6,27,36Program linking6,27,36Program linking6,27,36Program linking6,27,36Program listing6Program listing6Pseudo-registers23PSW48Reference to the location counter19Register usage22Relative addressing16Release base register25Relocatable expressions17Relocatable program loader41,74Relocatable program loader19,35Restriction on26general registers22symbols15Restriction on28Sample of program linking28Sample of program linking28Sample of XIO instructions37Sample of XIO instructions37Sample of XIO instructions13Self-defining terms,14character15decimal14hexadecimal14Sequence of definition of constants32Set program status word48Short coding form47	N a N i N o	am I- on	e in -a	s	p ti	ec ru tl		f t ie	io io t:	ca or i d	a t 1 . 2	:i 0	• •	n e	s. ra	• • • •	·	•	• • n	s	•••	•	•	•	•	•••	•	•	•	•	11 67 61
Performance data75Print-head selection38Program linking6,27,36Program listing6Pseudo-registers23PSW48Reference to the location counter19Register usage22Relative addressing16Release base register25Relocatability6Relocatable expressions17Relocatable program loader41,74Relocatable program loader19,35Restriction on9general registers22symbols15Restriction on6general registers22symbols16R format45Sample of program linking28Sample of XIO instructions37Sample of XIO instructions37Sample sequence of statements13Self-defining terms,14character15decimal14hexadecimal14Sequence of I/O instructions39Set program status word48Short coding form10SI format47	0 0 0 0 0 0 0 0	I- pe pe pe	in ra ra ra (0	is in it it	ti d i(i)			t t c e	ic ma oc n	or ya de tr	ts es	•		• • • • •		• •	•	• • • •	• • • • • •	•	 	•	•	• • • •	•	• •		•	•••••	• • • •	67 12 12
Register usage	Pe Pi Pi Pi Pi Pi	ri co co se	fc nt gr gr gr		ma m m m m	ar ea 1 1 1	ic id li ig	n n s i	s ki ki ti s	1a ir ir t€	at le ng ng er	a • •	t.	: : : :		n p		e	•	01		•	• • • • • •	•		• •	6	• • • •	2	• • • •	28
general registers22symbols16RR format45RX format45Sample of program linking28Sample of XIO instructions37Sample program in Basic Assembler1language76Sample sequence of statements13Self-defining terms,14character15decimal14Sequence of I/O instructions32Sequence of I/O instructions39Set program status word48Short coding form10SI format47	R	٦f	~ 1	۰e	n /	~								7			+		~	_	~			_	٠.	- *					
Sample of XIO instructions	Re Re Re Re Re Re Re	eg: el el el el el el el	is at ac oc oc oc oc	tisaaaaaat	eve tataa	c e al al al al al	u a oi ol ol ol ol	sdsleeet	aç di e if H H			·sg ·rg g	· i · e r r o	• s: a: a: a: 1:	g. sj		• • • • • • •	• • • sag		• • • • • • • • • • • • • • • • • • •	 	• • • • • •	• • • •	•		· ·	•	• • •	••••	• • • • •	22 16 25 6 17 74 26 15
Sample sequence of statements	Re Re Re Re Re Re Re Re Re	eg el el el el el es es g s	is at accord occord at is a	tisaaaatiebr		c alalal alalal alalal		sdsleeetnr · ·	aç di e i H he e c			·sg·rggbo t··	·ii ·erroc e:		geesimm sti		• • • • • • •	•••sag				• • • • • • • • • • • • • • • • • • •	•••••	• • • • • • • • • • • • • • • • • • •			• • • • • • • •	• • • • • • •	4 1	· · · · · · · · · · · · · · · · · · ·	22 16 25 17 74 26 15 35
decimal	Ree Ree Ree Ree Ree Ree Ree Ree Ree Ree		istacococococococococococococococococococo	tisaaaaatiebrr eee		celalatat		sdsleeetnr PXg				·sg·rggbo t··· ani	·ii ·erroc e · · · msn	no si ai ai ai ai ai ai ai ai ai ai ai ai ai			•••• non•n•••• kti	· · · sag · · · · · iiic				••••••t	•••••••••••••••••	• • • • • • • • • • • • • • • • • • •				• • • • • • • • • •	••••4••1 ••••	•••••	22 16 25 6 17 74 26 15 35 22 16 45 28 37
Source program 5	Ree RREE RREE REE SSE		istacococoting for a secococoting for a secococoting for a secococoting for a secococoting for a secococoting for a secococoting for a secocococoting for a secococococococococococococococococococo	tisaaaatiebrr eeeuedd				sdsleeeetnr · · · pxg·uii			ese opcomins of rimett	·sg·rggbo t··· ani· ee	·ii ·erroc e · · · msn ·orr	· nd saala r · · · · · · · · · · · · · · · · · ·		ncs.t.	••••non•n•••••kti•a•	· · · · sag · · · · · iic · t ·				· · · · · · · · · · · · · · · · · · ·	••••••••••••••••••••••••••••••••••••••	• • • • • • • • • • • • • • • • • • •				• • • • • • • • • • • • •	· · · · · 4 · · 1 · · · · · · · · · · ·	••••••	22 16 25 6 17 26 15 35 22 16 45 45 28 37 76 13 14



SS format..... 48 Statement components..... 11 Statement formats..... 11 Statements, sample sequence of 13 Storage addresses..... 18,20 Store halfword (STH)..... 52 Subtract decimal (SP) 58 Subtract halfword (SH) 53 Subtract register (SR)..... 51 Summary of Basic Assembler instructions..... 82 Summary of diagnostic messages..... 86 Summary of IOCS macro instructions... 41 Summary of I/O instructions...... 84 Summary of machine instruction formats..... 44 Summary of machine instructions..... 83 Summary of UF codes..... 84 Symbolic addressing..... 20 Symbols..... 15 Symbols, absolute..... 15 defining..... 15 external..... 15 relocatable..... 15 restrictions on..... 16

System/360 Assembler	
short coding form	
System configuration	5,7
Table look-up	40
Tape Versions Basic Assembler	40
program	73
Test input/output and branch	39
Test under mask (TM)	67
Time requirements,	07
card version	75
tape version	75
TIOB instruction	39
Translate (TR)	68
Types of constants	29
UF code	37
UF codes, summary of	84
Unit and function code	
Unpack (UNPK)	
USING instruction	23
Valid names, examples	11
Valid operation codes, examples	12
valid operation codes, examples	12
Warning messages	74
Writing a program in Basic Assembler	
language	76
XIO instruction	37
Zero and add (ZAP)	56

IBM

International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International] IBM System/360 Model 20 Card Programming Support Basic Assembler Language

Order No. GC26-3602-6

READER'S COMMENT FORM

This sheet is for comments and suggestions about this manual. We would appreciate your views, favorable or unfavorable, in order to aid us in improving *this* publication. This form will be sent directly to the author's department. Please include your name and address if you wish a reply. Contact your IBM branch office for answers to technical questions about the system or when requesting additional publications. Thank you.

Name Address How did you use this manual? As a reference source As a classroom text As a self-study text

What is your occupation?

Your comments* and suggestions:

* We would especially appreciate your comments on any of the following topics:

Clarity of the text Organization of the text

Accuracy Cross-references Index Tables

Illustrations Examples Appearance Printing Paper Binding

YOUR COMMENTS, PLEASE . . .

This manual is part of a library that serves as a reference source for systems analysts, programmers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

CUT

ALONG THIS LINE

IBM S/360


Model

20 CPS Basic

Assemb. Lang. (S360(Mod.20)-21) Printed in U.S.A.

GC26-3602-6

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.



IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International) IBM System/360 Model 20 Card Programming Support Basic Assembler Language

Order No. GC26-3602-6

READER'S COMMENT FORM

This sheet is for comments and suggestions about this manual. We would appreciate your views, favorable or unfavorable, in order to aid us in improving *this* publication. This form will be sent directly to the author's department. Please include your name and address if you wish a reply. Contact your IBM branch office for answers to technical questions about the system or when requesting additional publications. Thank you.

Name Address

What is your occupation?

How did you use this manual? As a reference source As a classroom text As a self-study text

Your comments* and suggestions:

* We would especially appreciate your comments on any of the following topics:

Clarity of the text Organization of the text Accuracy Cross-references Index Tables Illustrations Examples Appearance Printing

Paper Binding

YOUR COMMENTS, PLEASE . . .

This manual is part of a library that serves as a reference source for systems analysts, programmers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

Fold Fold FIRST CLASS PERMIT NO. 1359 WHITE PLAINS, N. Y. BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES POSTAGE WILL BE PAID BY **IBM** Corporation 112 East Post Road White Plains, N.Y. 10601 Attention: Department 813 U Fold Fold International Business Machines Corporation **Data Processing Division** 112 East Post Road, White Plains, N.Y. 10601 (USA Only)

BM World Trade Corporation United Nations Plaza, New York, New York 10017 Justional) IBM S/360 Model 20 CPS Basic Assemb, Lang, (S360(Mod.20)-21) Printed in U.S.A, GC26-3602-6

CUT ALONG THIS LINE