

Field Engineering

Maintenance Diagrams

Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

Processing Unit--Volume 5

MSCE, PSCE, MC Operations; Power

This is one of five volumes of the IBM 2091 Processing Unit, Field Engineering Maintenance Diagrams Manual (FEMDM). The organization of the FEMDM, the general content of each volume, and the form numbers of the five volumes are:

Title	
Volume 1 - Diagnostic	Techniques,
ECAD's (Form Y22-66	71)

Contents DIAGNOSTIC TECHNIQUES

DIAGNOSTIC TECHNIQUE Diagrams 1-1 to 1-XX

	ERROR CONDIT Diagrams 2-1 to	
Volume 2 - Data Flow; I, FXP, FLP, Functional Units (Form Y22-6672)	DATA FLOW Diagram 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10	System Data Flow I Unit Data Flow Fixed Point Data Flow Floating Point Data Flow MSCE Data Flow PSCE Data Flow MC Data Flow PSCE Storage Channel (SC) Data System Control Panel PSCE Control Panel
	FUNCTIONAL UDiagrams 4-1 to 4-XX 4-100 to 4-1XX 4-200 to 4-2XX	I Unit I Unit Fixed Point Unit Floating Point Unit
Volume 3 - MSCE, PSCE, MC, Functional Units (Form Y22-6673)	FUNCTIONAL U 4-300 to 4-3XX 4-400 to 4-4XX 4-500 to 4-5XX	INITS (Cont'd) MSCE PSCE MC
Volume 4 - I, FXP, FLP Operations (Form Y22-6674)	OPERATIONS 5-1 to 5-XX 5-100 to 5-1XX 5-200 to 5-2XX	I Unit Operations Fixed Point Operations Floating Point Operations
Volume 5 - MSCE, PSCE, MC Operations; Power (Form Y22-6675)	OPERATIONS (C 5-300 to 5-3XX 5-400 to 5-4XX 5-500 to 5-5XX POWER SUPPLI	MSCE Operations PSCE Operations MC Operations

Diagrams contained in this manual are referenced from the seven 2091 Field Engineering Theory of Operation Manuals (FETOM's). References to FEMDM diagrams take the form "Diagram 5-103"; references to figures in a FETOM take the form "Figure 3-22." The seven 2091 FETOM's are:

6-1 to 6-XX

IBM 2091 Processing Unit, FE Theory of Operation Manuals:

System Introduction, Instruction Processor, Form Y22-6622

Power Supplies and Control, Form Y22-6623

Console and Maintenance Features, Form Y22-6624

Fixed Point Execution Element, Form Y22-6625

Main Storage Control Element, Form Y22-6626

Peripheral Storage Control Element, Form Y22-6627

Floating Point Execution Element, Form Y22-6628

Other FE Manuals containing information pertinent to the 2091 are: 2091 Processing Unit, FE Maintenance Manual, Form Y22-6659

2091 Processing Unit, 2395 Processor Storage, FE Installation Manual, Form Y22-6634

Advanced Solid Logic Technology Packaging, Tools, Wiring Change and Repair Procedures, FE Theory-Maintenance Manual, Form Y22-6620

Solid Logic Technology, Packaging, Tools, Wiring Change Procedure, FE Theory of Operation Manual, Form Y22-2800

Component Circuits -- SLT (Solid Logic Technology), SLD (Solid Logic Dense), ASLT (Advanced Solid Logic Technology), FE Theory of Operation Manual, Form Z22-2798 -- IBM Confidential

Power Supplies -- SLT (Solid Logic Technology), SLD (Solid Logic Dense), ASLT (Advanced Solid Logic Technology), FE Theory of Operation Manual, Form Y22-2799

Second Edition

This edition Form Y22-6675-1, is a major revision of and obsoletes, Form Y22-6675-0. Diagrams 5-309, 5-427 through 5-436, and 5-519 have been added. Diagrams 6-10, 6-12, and 6-14 have been deleted. Major changes have been made to Diagrams 5-403 through 5-407, 5-516, and 6-9. Minor changes have been made to most of the remaining diagrams. Changed or new diagrams are indicated by a page date of 3/68 and by a vertical line to the left of the diagram number on the Contents page.

Significant changes or additions to the specifications contained in this publication are continually being made. When using this publication in connection with the operation of IBM equipment, check the latest FE Publications Systems Sequence Listing for revisions or contact the local IBM branch office.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. B95, PO Box 390, Poughkeepsie, N.Y. 12602. A form is provided at the back of this publication for reader's comments. If the form has been removed, comments may be sent to the above address.

Diagram	Title	Diagran	<u>Title</u>
MSCE O	PERATIONS PERATIONS	MC OPE	RATIONS
5-300	Priority Cycle (Simplified)	5-500	System, Computer, and Check Reset
5-301	EMS Return (Priority 1) (2 sheets)	5-501	Start Sequence
5-302	PSCE Request (Priority 2) (3 sheets)	5-502	Stop Sequence
5-303	Blank SAB (Priority 3)	5-503	Single-Cycle Operation (2 sheets)
5-304	MC Return (Priority 4)	5-504	Display in CBR (3 sheets)
5-305	MC Request (Priority 5) (2 sheets)	5-505	Store (3 sheets)
5-306	RS Request (Priority 6, 7, or 9) (2 sheets)	5-506	Set IC, Set PSW
5-307	SAR Request (Priority 8)	5-507	Initial Program Load
5-308	CPE Request (Priority 10 or Priority 1 Overlap) (6 sheets)	5-508	PSW Restart
5-309	Address Check and Data Check (3 sheets)	5-509	Enter Instruction
	· · · ·	5-510	Address Compare (2 sheets)
PSCE OF	PERATIONS	5-511	Storage Test
		5-512	Logout (2 sheets)
5-400	CPE Store/Fetch Request to EMS (12 sheets)	5-513	CRT Display, CPE or Bus Register (7 sheets)
5-401	CPE Insert Key (Tag) Request to EMS (5 sheets)	5-514	CRT Storage Display (7 sheets)
5-402	CPE Set Storage Key (Tag) Request to EMS (3 sheets)	5-515	CRT Message Display (6 sheets)
5-403	Start I/O High Speed Channel (4 sheets)	5-516	Diagnose and MCW (5 sheets)
5-404	Start I/O Low Speed Channel (4 sheets)	5-517	MC Tape Operations
5-405	Start I/O Multiplexer Channel (3 sheets)	5-518	Machine Check Sequence
5 - 406	Multiplexer Selector Subchannel Reserve/Release	5-519	MC Trigger List (3 sheets)
5 - 407	Channel Store/Fetch Request to EMS/MWS (4 sheets)	•	
5-408	Initial Program Load (IPL)		
5-409	Start I/O Storage Channel (3 sheets)		
5-410	SC Fetch/Store to EMS/MWS (4 sheets)		
5-411	SC Return from Queue	<u>POWER</u>	
5-412	SC CSW Store and SC Logout		
5-413	SC Read Position Mode Readdress (2 sheets)	6-1	Power-On and -Off Sequence
5-414	SC Write Position Mode Readdress (2 sheets)	6-2	System Power-On Sequence
5-415	SC Write/Read Position Mode, Not Readdress (3 sheets)	6-3	System Power-On, ASLT Frame
5-416	SC Read Position Mode with Displacement, Readdress	6-4	System-On Relays, Picks and Holds
5-417	SC Write Position Mode with Displacement, Readdress	6-5	Stepping Switch Operation
5-418	SC Read PM with Displacement, Not Readdress (3 sheets)	6-6	PDU Power, On and Off
5-419	SC Write PM with Displacement, Not Readdress (3 sheets)	6-7	Power through PDU
5-420	SC Sense Operation	6-8	ASLT-PDU Interface
5-421	SC Test Channel	6-9	MC-PDU Interface
5-422	SC Halt I/O SC Not Working	6-10	(Deleted)
5-423	SC Protect Check and Position Protect Check	6-11	Channel-PDU Interface
5-424	SC Program Check	6-12	(Deleted) Marginal Checking, Incremental
5-425	SC Terminate Immediate	6-13	3,
5 - 426 5-427	SC Test I/O and Test I/O Clear Interrupt Manual Load Qx Data or Address	6-14	(Deleted) Power-On Reset
5-428	Manual Display Q Data or Address (Clock Running)	6-15 l 6-16	-
5-429	Manual Display Q Data or Address (Clock Stopped)	6-17	Dual Voltage Supply, Power Flow and Regulation +1.2v Shunt Regulator
5-430	Manual Store or Display EMS	6-18	+3.0v Shunt Regulator
5-431	Manual Store or Display MWS	6-19	Control Card, Contacts and Functions
5-432	Manual Load CPE Request Buffer Address and Data	6-20	SPF Bulk Supply
5-432	Manual Display CPE Request Buffer Address and Data	6-20	SPF Series Regulator
5-434	Manual Load PPE Request Buffer Address and Data	6-22	Typical Liquid Cooling System (91JK)
5-435	Manual Display PPE Request Buffer Address and Data	6-23	Multi-System EPO
5-436	PSCE Trigger List (4 sheets)	5 - 20	
	50 (· ····· ,		•

ABBREVIATIONS

A	AND	CDII	
AC	Address Check	CPU	Central Processing Unit
Acc	Access; Accumulator	C QUICK T CR	Conditional Quick Trigger
Acpt	Accept	Crip	Control Register
Acptng	Accepting	CSA	Cripple Carry Save Adder
Addr	Address	CSW	Carry Save Adder Channel Status Word
Adr	Address	Ctl	Control
Adv	Advance	Ctr	Counter
AE	Address Exception	Ctrl	Control
ALD	Automated Logic Diagram	CV	Converter
Altr	Alteration	CVB	(Mnemonic) Convert to Binary (RX)
Amt	Amount	CVD	(Mnemonic) Convert to Decimal (RF)
AOC	Array Out Counter	CXR	Console Auxiliary Register
AR	Amplifier		register
Arg	Argument	D	Displacement
Arg Wd	Argument Doubleword	Dbl	Double
AS	Accept Stack	DC	Data Check; Display Check
ASLT	Advanced Solid Logic Technology	Dcd	Decode
ATI	Auxiliary Tape Input	Dcdr	Decoder
Avail	Available	Des	Designation
		Det	Detection; Detector
В	Bit	DG	Display Gate
BAB	Byte Address Buffer	Diag	Diagnose
BAC	Buffer Address Counter	D I G	Data Ingate
BAL	(Mnemonic)Branch and Link (RX)	Disp	Displacement
BALR	(Mnemonic) Branch and Link (RR)	Dist	Distributor
BAR	Byte Address Register	$\mathrm{Di}\mathbf{v}$	Divide
BB	Bank Bit	Dly	Delay, Delayed
BC BCB	(Mnemonic) Branch on Condition; Bus Control	Dlyd	Delayed
BC R	(Mnemonic) Branch on Condition (RR)	DM	Diagnostic Monitor
BCQT	Branch on Condition Quick Trigger	DOG	Data Outgate
BCT BCTR	(Mnemonic) Branch on Count (RX)	DPC	Display Parity Check
BCTR	(Mnemonic) Branch on Count (RR)	Dsbl	Disable
BCUNCONT	Bus Control Unit	Dt	Data
Bd	Unconditional Branch Trigger	DW	Doubleword
Bdy	Board	DWC	Doubleword Counter
Bfr	Boundary Buffer	DWCR	Doubleword Count Register
BIA	Branch In Array	 .	
BIAT	Back in Array Trigger	EBA	Ending Byte Address
BOM	Basic Operating Memory	EBAR	Ending Byte Address Register
Br	Branch	EBCDIC	Extended Binary Coded Decimal Interchange Code
BRT	Branch Trigger	EC A D	Engineering Change
BSM	Basic Storage Module	ECAD ED	Error Check Analysis Diagram
Bsy	Busy	EDMK	(Mnemonic) Edit (SS)
BXH	(Mnemonic) Branch on Index High (RS)	EMS	(Mnemonic) Edit and Mark (SS)
BXLE	(Mnemonic) Branch on Index Low or Equal (RS)	Eq	Extended Main Storage (Same as LCS) Equals
BXQT	Branch on Index Quick Trigger	Err	Error
BZ	Busy	EX	(Mnemonic) Execute (RX)
BZTP	Busy-to-Priority	Excpn	Exception
BZTPSCE	Busy-to-PSCE	Exce	Execute
BZTR	Busy-to-Request	Exp	Exponent
			•
CAB	Channel Address Bus	FAU	Floating Point Add Unit
CAR	Console Address Register;	FE	Field Engineering
CAR	Channel Address Register	FEMDM	Field Engineering Maintenance Diagram Manual
CAW	Channel Address Word	FETOM	Field Engineering Theory of Operation Manual
C BACKL8 T	Condition Back Less than Eight Trigger	FIFO	First-In, First-Out
C BIA T	Conditional Back in Array Trigger	Fir	First
CBR	Console Buffer Register	FIWADFO	First-In-With-Available-Data, First-Out
CC	Command Counter; Condition Code	FIWAMFO	First-In-With-Available-Memory, First-Out
CCC	Common Channel Control	FLA	Floating Point Area
CCW	Channel Command Word	FLB	Floating Point Buffer
CD	Chain Data	FLBB	Floating Point Buffer Bus
CDB	Common Data Bus	Fld	Field
CDBI	Console Data Bus In	FLEU	Floating Point Execution Unit
CDBO	Console Data Bus Out	FLIU	Floating Point Instruction Unit
Ch	Channel	FLOS	Floating Point Op Stack
Chan	Channel Channel	FLP	Floating Point
Ch Fr	Channel Frame	FLR	Floating Point Register
Chk	Check	FLRB FLU	Floating Point Register Bus Floating Point Unit
Ck	Che ck	FMDU	•
Clan CIn	Chain Carry In	FMD0 FP	Floating Point Multiply/Divide Unit Fetch Protect
	·	FPA	
CLC Clk	(Mnemonic) Compare Logical (SS) Clock	Frm	Floating Point Area Frame
CM	Conditional Mode; Console Mode; Cripple Mode	Frac	Fraction
Cncl	Cancel	FS	False Start
Cndl	Conditional	FSB	Fixed Store Bus
Cnt	Count	Fth	Fetch
CO	Conditional Op	Fwd	Forward; Forwarding
Comp	Compare; Comparator	FXA	Fixed Point/VFL Area
Cond	Condition	FXB	Fixed Point Buffer
COut	Carry Out	FXEU	Fixed Point Execution Unit
CPA	Carry Propagate Adder	FXIU	Fixed Point Instruction Unit
CPC	Cyclic Program Counter	FXOS	Fixed Point Op Stack
CPE	Central Processing Element	FXP	Fixed Point
Cpr	Computer		

- Priority decision is made each processor cycle.
 Determines what information is to be gated to SAB during following cycle.





DIAGRAM 5-300. PRIORITY CYCLE (SIMPLIFIED)

- EMS module is selected during CPE or MC fetch to EMS.
 PSCE sends EMS return signal to MSCE.
 EMS return bit is set in AS.

- When bit is in AS position 8, sink address is gated from PSCE to CPE or MC via SB and sink address decoder.
 When bit is in AS position 9, fetched data are gated from PSCE to CPE or MC via SBO.



	turn to F												Machin	e Cycles									
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
No.	Note	Signal Name	ALD No.		Pri	SAB	AS 1	AS 2	AS 3	AS 4	AS 5	AS 6	AS 7	AS 8	AS 9								
1	Α	EMS Return	NT484																				
2		EMS Rtn Req Tgr	NV768	1 · C	lk ī	· Clk																	
3		Stop CPE SSK or ISK	NV769	2	2 2																		
4		EMS Rtn Req Dly Tgr	NV768	3 · (- - - - - - - - - - - - - - - - - - -	₹ Clk		-															
5		EMS Rtn Tgr	NV768		4 · CI	k 4	· Clk		<u> </u>			<u> </u>											
6		EMS Rtn Dly Tgr	NV768		5 · 0	lk .	<u>↓</u> 5 · Clk																
7		AS 1 EMS Rtn Tgr	NW701			6 · C	lk d	· Clk														-	
8		AS I EMS Rtn Lth	NW701			7.	Clk	フ・Clk	† — — ·														
9		AS 2 EMS Rtn Tgr	NW701				8 · C	ļk 8	B · Clk														
10		AS 2 EMS Rtn Lth	NW701				9.	Clk	9 · CI	k													
11		AS 3 EMS Rtn Tgr	NW702					10 · C	lk ī	0 · Clk													
12		AS 3 EMS Rtn Lth	NW702					11.	Clk	11 · CI	ķ												
13		AS 4 EMS Rtn Tgr	NW702						12 · C	lk Ī	2 · Clk												
14		AS 4 EMS Rtn Lth	NW702						13 ·	Clk	<u>13</u> ⋅ Cl	k											
15		AS 5 EMS Rtn Tgr	NW738							14 · C	lk 1	4 · Clk	1										
16		AS 5 EMS Rtn Lth	NW738							15 ·	Clk	15 · Cl	k										
17		AS 6 EMS Rtn Tgr	NW738								16 · C	lk Ī	6 · Clk										
18		AS 6 EMS Rtn Lth	NW738								17 •	Clk	<u>17</u> ⋅ CI	k									
19		AS 7 EMS Rtn Tgr	NW738									18 · C	k Ī	8 · Clk									
20		AS 7 EMS Rtn Lth	NW771									19 ·	Clk	19 · CII	<								
21		AS 8 EMS Rtn Tgr	NW771										20 · C	lk 20	ō · Clk								
22		AS 8 EMS Rtn Lth	NW771										21 -	Clk	21 · CI	<							
23		AS 9 EMS Rtn Tgr	NW771											22 · Cl	k 2	Ž · Clk							
24		EMS Rtn Sink Adr Bits 1-5+P	NT747, NU048,049																				
25		EMS Rtn Sink Adr Lths	NW763,764										24 · C	lk	24 · Clk								
26		SA Bits 0-5+P	NW765 - 768										21-	25	21	1							
27	В	FLB Sink Adr Bits 3-5	NW775										2	6 2	26								
28	С	Typical PSCE Data Bit (Bit 0)	NS022																				
29	С	Typical SBO Lth (Bit 0)	NV400											28 · 0	Clk	28 · CI	k						

Notes:

A. Assume that the I-Box has sent a fetch request to the PSCE via the MSCE, and that EMS data are to be fetched and sent to the FLA.

B. An FLA sink address is decoded since data are being fetched for the FLA.

C. Since the skew latches for all bit positions of the SBO function similarly, only one latch is shown.

DIAGRAM 5-301. EMS RETURN (PRIORITY 1) (SHEET 2 OF 2)





DIAGRAM 5-302. PSCE REQUEST (PRIORITY 2) (SHEET 1 OF 3)



												Machi	ine Cycl										
				1	2	3	4	5	6	T -	T o	Г	· · · · · ·	Τ	12	1 12	14	15	16	17	18	19	20
	T T	C: 121		'	2	3	4	5		7	8	9	10	11	+	13	14	-	ļ	-	-	 	
No.	Note	Signal Name	ALD No.						Pri	SAB	ASI	AS2	AS3	AS4	AS5	A\$6	AS7	AS8	AS9	AS10	AS11	AS12	AS13
1	Α	Reserve MSM 0	NU036		-									-		ļ	ļ	ļ				-	ļ
2		Reserve MSM 0 Tgr	NV702		Clk		-			ì∙Clk				-				ļ	 		ļ	 	
3		MSM 0 Reserved-Inh Select	NV742	2.	9		-		9							ļ		-	-			ļ	
4	В	MSM 0 Busy-to-PSCE Tgr	NV702		<u> </u>		•	ļ											 			ļ	ļ
5		MSM 0 Available to PSCE	NV742		-	<u> </u>	2 - 4			4	ļ	ļ	ļ	<u> </u>	-	ļ	ļ		ļ				<u> </u>
6		PSCE Req	NT817		ļ	-					-			ļ		<u> </u>							<u> </u>
7		PSCE Req Tgr	NV770			ļ			lk ē∙C	4						ļ		-	<u> </u>	ļ		-	
8		PSCE Req Dly Tgr	NV770			ļ		7.	Clk 7.	-	ļ											<u> </u>	<u> </u>
9		Gt PSCE to SAB Tgr	NV770				ļ		8.0	İk 8.0	Ik Y							ļ					<u> </u>
10		Gt PSCE to SAB Dly Tgr	NV770						9.	Clk 9.	Clk												
11	В	MSM 0 Busy-to-Request Tgr	NW805																				
12		Select MSM 0	NW031						5. 11	CIk C	ilk u												
13	С	Typical AS1 Tgr (Adr Bit 11)	NW606																				
14	С	Typical AS1 Lth (Adr Bit 11)	NW606							13-	Clk 13	Clk											
15	С	Typical AS2 Tgr (Adr Bit 11)	NW606								14.	Clk 14	·Clk										
16	С	Typical AS2 Lth (Adr Bit 11)	NW606								15.	Clk 15	Clk										
17	С	Typical AS3 Tgr (Adr Bit 11)	NW607									16	Clk 16	Clk									
18	С	Typical AS3 Lth (Adr Bit 11)	NW607									17-	Clk 17	Clk									
19	С	Typical AS4 Tgr (Adr Bit 11)	NW607										18-	Clk 18	3. Clk								
20	С	Typical AS4 Lth (Adr Bit 11)	NW607										19-	Clk 19	. Clk								
21	С	Typical AS5 Tgr (Adr Bit 11)	NW607			1								20-	·Clk 20	· Clk							
22	С	Typical AS5 Lth (Adr Bit 11)	NW607											21.	Clk 21	·Clk							
23	С	Typical AS6 Tgr (Adr Bit 11)	NZ802												22.	Clk 22	Clk						
24	С	Typical AS6 Lth (Adr Bit 11)	NZ802												23.	Clk 23	Clk						
25	С	Typical AS7 Tgr (Adr Bit 11)	NZ802													24	Clk 2	I 4∙Clk					
26	С	Typical AS7 Lth (Adr Bit 11)	NZ802													25	Clk 2	¶ 5∙Clk					
27	С	Typical AS8 Tgr (Adr Bit 11)	NZ803				+							†	 	 	26-	Clk 26	· Clk				
28	С	Typical AS8 Lth (Adr Bit 11)	NZ803		+		+	†						<u> </u>			_	Clk 27	4				
29	С	Typical AS9 Tgr (Adr Bit 11)	NZ803					 				<u> </u>					†	1	Clk 28	· Clk			
30	С	Typical AS9 Lth (Adr Bit 11)	NZ803				+	+						-	<u> </u>			29.	Clk 29	· Clk			
31	С	Typical AS10 Tgr (Adr Bit 11)	NZ803							 									,	·Clk 30	· Clk		
32	c	Typical AS10 Lth (Adr Bit 11)	NZ803			1	-													·Clk 31			
33		PSCE Sto Ctrl 1 Tgr	NV786			1		-		10.	↓ <u>_</u> Clk 10	.Clk			†				ļ				
34		PSCE Sto Ctrl 1 Lth	N V 786			 		<u> </u>		33.	$Clk \overline{3}$	↓ 3. Clk			1								
35		PSCE Sto Ctrl 2 Tgr	NV786	-								+	↓ 4 · Clk		1							-	
36	 	PSCE Sto Ctrl 2 Lth	NV786					1		+		 	35. CI	├ k	1								
37		Gt PSCE to SBI Tgr	NV786	-			-						Clk 3							<u> </u>			
38	D	Typical PSCE Bit (Bit 0)	NS086			-				-							+						-
39	D	Typical PSCE SDB Tgr (Bit 0)	NV281							+		38.0	Clk 38	· Clk	+		+					-	
40	ļ	Typical SBI Bit (Bit 0)	NV200		-		-			+		1	39 37										
40	D	MSM 0 DOG	NW845		-	-	-	-				37.	3, 3,	'	-	-	-			-			-
	E			-	+		-			-						-	-			 		-	
42	-	SA Bits 0-5+P	NW765-768	 	-	-	-			1					1		-						+
43		PSCE Sink Adr Bits 0-5+P	NW765,775	1					1	1			1		1		1 4	2 4	2		1		

Notes:
A. Assume that PSCE is requesting MSM 0.
B. Assume that MSM 0 was selected by a previous request.
C. Since the triggers and latches for all bit positions of the AS function similarly, only one bit is shown being stepped down through the AS.
D. Since all PSCE bits are handled similarly, only one bit is shown.
E. The MSM 0 DOG is generated to gate the stored data onto the SBO to be parity checked.

DIAGRAM 5-302. PSCE REQUEST (PRIORITY 2) (SHEET 3 OF 3)






DIAGRAM 5-303. BLANK SAB (PRIORITY 3)





													Machin	e Cycle	5		***************************************	4			,		
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
No.	Note	Signal Name	ALD No.			Pri	SAB	AS1	AS2	A S3	A S4	AS5	A Só	AS7	AS8	AS9	AS10	AS11	AS12	AS13			
1		MC Req MSM or EMS	NY963																				
2		MC Sync Tgr	NW455	1 · C	lk			1.	Clk														
3		MC Valid Tgr	NW455	2.4	Clk		4.12	· Clk															
4		MC Valid Ctrl Tgr	NW455	3 ·	Clk			2.3	· Clk														
5	A	MC MSM 0	NW475		MATERIAL STATE																		
6	В	MSM 0 Busy-to-Priority	NV724			10 .	Člk	TO STORE STO													•		
7	В	MSM 0 Busy-to-Request	NW805				The state of the s																
8		MSM 0 Available to MC	NV742		3.5	5.6	5	41195000000															
9		MC Req EMS or MSM 0-3	NV742		8	3	3																
10	C	Set Gate MC to SAB Tgr	NV766			9 . (Clk 9.	Clk															
11		Gate MC to SAB Tgr	NV766			10 -	Clk 10	Clk															
12		MC Response Tgr	NV766				11 . 0	lk 11 ·	Clk	-													
13	D	SAB SA Bit 1, 2, P Tgrs	NW191, 192,196			11 -	Clk 11	· Clk															
14	E	Select MSM 0	NW031			5.7	Clk Cl	<															
15	F	Typical AS 1 Tgr (Adr Bit 11)	NW606																				
16	F	Typical AS 1 Lth (Adr Bit 11)	NW606				15 .	Clk 15	· Clk														
17	F	Typical AS 2 Tgr (Adr Bit 11)	NW606					16 .	Clk 16	Clk													
18	F	Typical AS 2 Lth (Adr Bit 11)	NW606					17 .	Clk 17	· Clk													
19	F	Typical AS 3 Tgr (Adr Bit 11)	NW607						18 .	Clk 18	Clk												
20	F	Typical AS 3 Lth (Adr Bit 11)	NW607						19 .	Clk 19	· Clk												
21	F	Typical AS 4 Tgr (Adr Bit 11)	NW607							20 .	Clk 20	· Clk											
22	F	Typical AS 4 Lth (Adr Bit 11)	NW607							21 .	Clk 21	· Clk											
23	F	Typical AS 5 Tgr (Adr Bit 11)	NW607								22 .	Clk 22	Clk										
24	F	Typical AS 5 Lth (Adr Bit 11)	NW607								23 .	Clk 23	· Clk										
25	F	Typical AS 6 Tgr (Adr Bit 11)	N Z802									24 .	Clk 24	Clk									
26	F	Typical AS 6 Lth (Adr Bit 11)	N Z802									25 .	Clk 25	Clk									
27	F	Typical AS 7 Tgr (Adr Bit 11)	N Z802										26 .	Clk 26	Clk								
28	F	Typical AS 7 Lth (Adr Bit 11)	N Z802										27 .	Clk 27	Clk								
29	F	Typical AS 8 Tgr (Adr Bit 11)	NZ803											28 .	Clk 28	Clk							
30	F	Typical AS 8 Lth (Adr Bit 11)	NZ803											29 .	Clk 29	· Clk						·	
31	F	Typical AS9 Tgr (Adr Bit 11)	NZ803												30 .	Clk 30	Clk						
32	F	Typical AS 9 Lth (Adr Bit 11)	N Z803												31 .	Clk 31							
33	F	Typical AS 10 Tgr (Adr Bit 11)	N Z803														Clk 32						
34	F	Typical AS 10 Lth (Adr Bit 11)	NZ803													33 .	Clk 33	· Clk					
35		MSM 0 DOG	NW845										and the same										
36		MC Display Mem Rtn Ctrl	NW775																				
37	G	Typical SBO Lth (Bit 0)	NV400													DECEMBER OF THE PARTY OF THE PA							

Ν	0	te	S	:
-		go-sh	T	٦

A.	Assume	that	MC is	request	ing M	SM 0.
D	Accumo	that	MASAA	OJ JOW	actor	by d

Assume that MSM 0 was selected by a previous request. This trigger is set only if the MC request has priority.


DIAGRAM 5-305. MC REQUEST (PRIORITY 5) (SHEET 2 OF 2)

D. Assume that MC request is for a tetch operation.

MSM 0 is selected at the end of the SAB cycle and remains selected until the end of AS cycle 13.

Since the triggers and latches for all bit positions of the AS function similarly, only one bit is shown being stepped down.

Since the skew latches for all bit positions of the SBO function similarly, only one latch is shown.







DIAGRAM 5-306. RS REQUEST (PRIORITY 6, 7, OR 9) (SHEET 2 OF 2)






DIAGRAM 5-308. CPE REQUEST (PRIORITY 10, OR PRIORITY 1 OVERLAP) (SHEET 1 OF 6)




DIAGRAM 5-308. CPE REQUEST (PRIORITY 10, OR PRIORITY 1 OVERLAP) (SHEET 2 OF 6)







DIAGRAM 5-308. CPE REQUEST (PRIORITY 10, OR PRIORITY 1 OVERLAP) (SHEET 3 OF 6)








Note: MCW bits 25, 30, and 31 can be used to select

DIAGRAM 5-308. CPE REQUEST (PRIORITY 10, OR PRIORITY 1 OVERLAP) (SHEET 5 OF 6)










Sheet 1

- 1. Load the request address information in the highest numbered available Q register.
- Turn on the assigned Q (Qx) active bit to indicate that Qx contains a pending request; turn on the store and full bits if Qx contains a CPE
- Ignore output priority decoding if Qx contains a CPE fetch request that can be expedited (punched) through the PSCE. Determine if the Q contains another request (other than CPE) for the EMS bus by a device with a higher priority rating.
- 5. If the Qx CPE request has the highest priority, determine if the Qx CPE request was received before any other CPE request that is also



Notes:

- 1. All CPE requests are assigned Q 's searching from the bottom up (Q7 through Q0). Any Q that is not disabled, not reserved, and not busy is available. If Q7 is available, its assign from bottom Tgr is on Refer to Sheet 12.

 2. Each Queue (Q) contains four control bits: A = Active, S = Store, F = Full, H = Hold. On and Off combinations of these bits determine the type and state of a request in the Q. For example: Active On, Store On, Full On, and Hold Off (ASFH)
- represents a store request, before the request is sent to storage. 3. (See Note 1 on Sheet 3).

Select and Address Cycle Objectives: 1. Select the EMS BSM that is designated by the decoded storage address in the Qx primary decoder.
2. Gate request address information to EMS Bus; encode Qx (link) address for store error information return (S/F Delay Mode) or if fetch data will pass Sheet 2 through Q before going to MSCE.

3. Return Qx to the available pool if the store/fetch delay Sw is off. F 4. Run the data skew counter to delay 3 cycles and gate the data portion of Qx to EMS; this is necessary only for a store operation, but is not blocked for a fetch operation because the counter resets are needed.


5. Wait for the EMS advance return pulse that indicates the fetch data and/or error information is returning from EMS. Blocks CPE re-entry in out pri Tgr (K1-8) Ton Qx EMS Gate Tgr Sheet 11 Primary gate Conditions three 3. Ton Qx EMS Data Tgr (L1-8)K Tof Qx EMS Out Pri Tg Primary Decoders Decode Box X (BSM X) for EMS A Reg in Qx (Wait 1 Cycle) Fetch (S/F EMS Qx Store Reques Set Tag Op 1. Ton EMS Sel T Tgr On Box X (N10-17)

2. Ton EMS Bsy T
Box X (P10-17) (S/F mode) block active reset by de-Yes EMS SPM is bsy for 2 cycles to complete of set tag operation Ton Qx Hold Bit Tgr conditioning CPU NT953 NU012 fetch access 540 CPU Decoded Qx 1. Gt Sel to EMS 2. Gt Sel to SPM Gt Sel to EMS BSM X 2.5 usec Adr Ctr Off and Qx Tag Bit Tgr Off .NT705-NT740 Wait for error return from selected BSM NT936 Tof Qx 3. Perform EMS Adr Full Bit Tgr Bus Ck NT953, NU012, NU039 NT707-NT742 (See Sheet 6) ASFH ASFH EMS Box X Avail Fetch EMS A Access 540 Avail ckts nov Line Active request degated by No Tof All EMS Pri Tgr that are Requesting Not Primary Decode EMS in Qx Box (BSM) X Store request (Not S/F delay mode) CPU fetch access 540 Fetch (S/F) Delay Sw On Tof Qx Activ Bit Tgr NT705 No Qx Error Hold Should Not Be On At This Time ASFH Tar On No Store Clear Qx Return Qx Tof Qx Request to available Reset CR X Bsy Tgr NT424-NT431 NT620-NT762 Fetch Request Not 2.5 usec EMS Request Bypass Condition Ton Qx Adr Block Tgr
 cycle after turn on of
 EMS Qx Gate Tgr Adr block tgr on represents the 1st cycle of the three-(M1-8) NT916-NT934 cycle data skew counter Gate Sto Adr Mark, Key and S/S to EMS Bus Gate Sto Adr Mark, Key, an S/S to EMS 2. Tof EMS Qx Gate Tgr NT876 NT911 data will use 3. Tof Store Req Tgr NT707-NT742 CPE return NT896 NT911 EMS Insert Tag In Process EMS Insert Tag II Process Qx Test Set Tgr On NT877-Note 1 NT912 Gate Test/Set Op Bit to SPM TS bit is sent to the No SPM because a protect violate (PV) error Wait One Load S/S Link Adr (Qx Adr) Load S/S Adr No Cycle and EMS Into EMS S/S NT936 should be indicated as Deskewing Buffer NT875 into S/S a store PV, not a fetch Buffer NT875 Ton Data Skew Tgr 1 Qx Gate EMS S/S See S/S Bus **Buffer Content** NT916 NT934 to EMS Bus NT875 NT676 NT689 Ton Data Skev Tgr 2 Qx Qx EMS Gate Tgr On NT917 NT935 Data Width Tgr Qx Off Not Logout Yes or Display T On NU827 Ton Data Gate (N1-8) Tgr NT917 NT935 Not Loop Made Sw On Ton Data Width Tgr 1 Qx N U816 EMS Data Tgr Qx On NT917 NT935 Gate Data Bit Not 2.5 usec EMS Request Data is not ingated by selected BSM if this is a fetch request A·B Qx to Date Out Bus EMS NT880 NT915 Tof Counter Qx
Tof Adr Block Tgr
Tof Data Skew 1 and Skew 2
Tof Data Gt Tgr
Tof Data Width 1
Tof EMS Data Tgr Qx NT916-NT935 NT876-NT911 Note 1: Wait for EMS Advance Return from EMS (See Sheets 6,7,8,9 A CPE test and set to EMS operation is treated the same as a CPE fetch request to EMS by the PSCE; the only difference is the gating of the test and set line to the EMS and SPM.

DIAGRAM 5-400.CPE STORE/FETCH REQUEST TO EMS (SHEET 3 OF 12)

Objectives:

1. Set CPE store request data, from the system SBI or CPE backup buffer, into the CPE request buffer 3 cycles after the request address information is set in the buffer. 2. Hold the CPE store request data in the CPE backup buffer, $3\ {\rm cycles}$ after the request information arrives, only if the request buffer was full when the request arrived.



CPE Store Request Unit and Link 3 Cycle Pipes

- 1. Encode the designated Q link address (determined by "Assign Qx from bottom" tgr and designated unit code as CPE store request information enters $\mathsf{Q} \mathsf{x}.$
- 2. Enter the unit and link codes in their respective pipes.
- After a 3-cycle delay:
 Gate store data from the CPE request buffer (as determined by the unit pipe) to the unit request bus. b. Gate the unit request bus to Qx (Q7 for this example, as determined
- by the link pipe).




DIAGRAM 5-400. CPE STORE/FETCH REQUEST TO EMS (SHEET 4 OF 12)




DIAGRAM 5-400. CPE STORE/FETCH REQUEST TO EMS (SHEET 5 OF 12)







DIAGRAM 5-400. CPE STORE/FETCH REQUEST TO EMS (SHEET 6 OF 12)









- 1. Determine if CPE request in Qx was loaded into Qx before any other CPE request in another Q register (first-in first out decoder).
- 2. Send the CPE request source/sink (S/S) address to the MSCE sink decoder to coincide
- with the EMS return bit "dropping out" of the MSCE accept stack position 8.


 3. Gate the fetch data to the CPE return bus one cycle after the \$/\$ address; data is forwarded to the CPE via the SPE in MSCE during the time "slot" reserved by the EMS return bit leaving in the accept stack.
- 4. Clear the Qx outgate and control triggers and return Qx to the available pool.



There is no need to enter the device decoder because no other device can use the CPE return bus to MSCE; a MSCE SBO conflict was considered before the return warning was sent.


DIAGRAM 5-400. CPE STORE/FETCH REQUEST TO EMS (SHEET 10 OF 12)





(3/68)

DIAGRAM 5-401. CPE INSERT KEY (TAG) REQUEST TO EMS (SHEET 1 OF 5)







DIAGRAM 5-401. CPE INSERT KEY (TAG) REQUEST TO EMS (SHEET 3 OF 5)

- 1. Send a select to the SPM only (not EMS).
- 2. Gate insert key request address information to SPM.
- 3. Encode Qx link address and gate to SPM in the S/S field; the SPM key will pass through the Q on its way to the MSCE.
- 4. Run three-cycle data skew counter (sequencer) to generate resets (the outgated data is not ingated by EMS because the EMS is not selected).
- 5. Wait for SPM advance and key return.









DIAGRAM 5-401. CPE INSERT KEY (TAG) REQUEST TO EMS (SHEET 4 OF 5)

- 1. When Q return pipe position 7 is on, enter the Qx CPE insert tag request into FIFO decoder to determine whether it is the "oldest" CPE request in the Queue.

 2. Send the S/S address to the MSCE.
- 3. After 1 cycle, gate the key to CPE via the SBO in MSCE in the time "slot" reserved by the EMS return bit in the MSCE accept stack.
- 4. Clear the Qx control register if no errors are present (in S/F delay mode) and return Qx to the









- Objectives:


 1. Decode the S/S Link Address from SPM to determine which Q register is waiting for the return.
- 2. Enter the set tag error return into output priority for the unit return bus; the request is represented by the Qx hold bit (the output priority sequence is performed to reset the Qx active condition).
- 3. Determine if the Qx CPE request was loaded before any other CPE request in the Q.
- 4. Clear the Qx control register and return Qx to the available pool if no errors were returned by SPM. 5. Run the three-cycle data skew counter to generate ending resets.







Notes:
1. Chan X reference pages are for channel 1

DIAGRAM 5-403. START I/O HIGH SPEED CHANNEL (SHEET 1 OF 4)













DIAGRAM 5-404. START I/O LOW SPEED CHANNEL (SHEET 1 OF 4)










Note: Information set into the CCC1 return buffer is unconditionally gated to the channel via the SDBO.

DIAGRAM 5-404. START I/O LOW SPEED CHANNEL (SHEET 4 OF 4)





- $\overline{\ \ \ }$. Reserve a Q (if none are reserved) for any mpx channel storage request during SIO.
- 2. Reserve a Q for the duration of a selector sub-channel I/O operation.
- 3. Reserve a Q temporarily for multiplex sub-channel storage requests if no Q is reserved (for low speed) when request is received.




Note 1: The temporary reserve gate circuitry is used to start a <u>non-temporary</u> Q reserve sequence when the multiplexor channel reserve gate is on; this is only a design convenience.

Note 2: Because any one of four sel sub-channels can control the 'SSC in op' line, the Chan 0 op sync tgr is turned on by the OE only when the SSC in op line first becomes active, and when it finally goes inactive.

DIAGRAM 5-405. START I/O MULTIPLEXOR CHANNEL (SHEET 3 OF 3)

NT424-NT431







DIAGRAM 5-407. CHANNEL STORE/FETCH TO EMS/MWS (SHEET 1 OF 4)

- 1. Send reserve to the MSCE for an MWS BSM.
 2. Enter request into output priority when MSCE returns 'BSM available.'
 3. Outgate address information and cause BSM select (by the MSCE).
 4. Perform 3 cycle sequence to outgate data to MWS (or EMS) for both store and fetch.






DIAGRAM 5-407. CHANNEL STORE/FETCH TO MWS/EMS (SHEET 3 OF 4)

From Diag 5-403, 5-404,

- Objectives:

 1. Decode store or fetch complete condition begins sequence for return of errors or data from Q to the CCC.
- Obtain output priority for use of the unit return bus from Qx to the CCC.
 Send a response to the CCC.
- 4. Send a store signal only when returning errors.




DIAGRAM 5-407. CHANNEL STORE/FETCH REQUEST TO EMS/MWS (SHEET 4 OF 4)

- Show the generation of the 240 ns IPL pulse to channel.
 Show the tie-in of IPL to the start I/O flow charts.








DIAGRAM 5-408. INITIAL PROGRAM LOAD (IPL)










- SC request to EMS output priority decoding.
 SC to EMS request select BSM_i and outgate
- 3. Three cycle skew counter to outgate Qx data to EMS or MWS bus 3 cycles after address information.







DIAGRAM 5-410. SC FETCH-STORE TO EMS/MWS $\,$ (SHEET 3 OF 4)






DIAGRAM 5-411. SC RETURN FROM QUEUE





DIAGRAM 5-412. SC CSW STORE AND SC LOGOUT






DIAGRAM 5-413. SC READ POSITION MODE READDRESS (SHEET 2 OF 2)




DIAGRAM 5-414. SC WRITE POSITION MODE READDRESS (SHEET 1 OF 2)

- 1. Bring up readdress last fetch condition.
- 2. Bring up op complete.




DIAGRAM 5-414. SC WRITE POSITION MODE-READDRESS (SHEET 2 OF 2)




DIAGRAM 5-415. SC WRITE/READ POSITION MODE - NOT READDRESS (SHEET 1 OF 3)




DIAGRAM 5-415. SC WRITE/READ POSITION MODE - NOT READDRESS (SHEET 2 OF 3)




DIAGRAM 5-415. SC WRITE/READ POSITION MODE-NOT READDRESS (SHEET 3 OF 3)

Position with Objectives: Displacement 1. Insure PAR and SAR are on doubleword boundaries. 2. Check for non-zero in displacement field. Not Force 3. Transfer store address (SAR) to date portion of the queue 3 cycles after fetch input priority is granted. NU814 4. 3 cycles after fetch address, mark, key and sink is gated out of data portion of the queue into the address portion of the queue. 5. 3 cycles after store address (SAR) is gated to EMS or MWS, gate data and PAR on DW Bounds Bit 29 →Not Readdress Mode Off NU370 Yes LCNT,LCNT Refill, and Disp Not Equal to SW NU441 Readdress Mode (K32) NU370 Ton Data NU360 Bring Up Read Gated NU369 Gate SAR 8-28 to Out Bus (Store Adr) NU420 PAR SAR Bit 29 On Ton DW Fetch Bit 29 On NU393 NU393 (M35) NU390 Νo Νo TÇNÎ Last Store ≤SW Not SC Decode in Q NU394 NU384 Νo Mod TCNT by DW Ton Block DW SAR by DW NU394 NU394 Fetch NU357 Mod TCNT by SW Mod Tgr Off NU394 SAR by SW 3 Cycle Delay NU372 Then Q Will NU394 Fetch Gate in Store Tgr 2 On Adr from SC Out Bus No NU392 TCNT by LCNT Yes DW On NU394 Eq to Zero NU397 Gate PAR Mod Unit Yes LCNT by SW Lth to PAR Not Position Mode Νo Bring Up Fetch Mod Not Fetch Tgr 1 NU394 Adr On LCNT by DW Req Response NU395 or 2 and Skew Bring Up N U375 Data Pipe Off Fetch Condi-NU394 Yes tion NU390 Ton Position Start Gate Disp to PAR Skew Data Program Ck Mod Pipe Ton SC Q Req Ton Fetch Tgr 1 See Chart Reset LCNT to 1's NU435 NU380 (SC Store/ Fetch to EMS/MWS) NU397 NU391 Ton Modify Tgr NU392 LCNT Not Unit Ck Or Zero 1 Cycle Delay Ton Fetch Tgr 5 On NU380 Νo 2 Tof Modify Tgr Gate Refill to LCNT NU397 Gate PAR Mod NU392 Yes Unit Check Tgr NU435 Gate SAR Lth to PAR Mod Lth to "NU395 SAR NU395 Gate LCNT Mod Lth to Gate PAR Gate Right Gate TCNT Mod Lth to Word On to Address TCNT Reg LCNT Reg NU397 Bus NU415 NU395 NU397 TCNT ≤ 16 and Ton Readr Inh Inpriority Mod by DW or TCNT ≤ 12 and Mod by SW Last Fetch Bring Up inh Fetch Tgr NU392 Line NU372 Drop Fetch Condition Ton (J39) NU371 NU390


DIAGRAM 5-416. SC READ POSITION MODE WITH DISPLACEMENT-READDRESS

Position with Displacement Objectives: 1. Insure PAR and SAR are on doubleword boundaries. 2. Check for non-zero in displacement field. Not Force 3. Transfer store address (PAR) to data portion of queue 3 cycles SW Mode after fetch input priority is granted. 4. 3 cycles after fetch address, mark, key and sink is gated to NU814 EMS or MWS, the store address (PAR) is gated out of the data portion of the queue, into the address portion of the queue. 5. 3 cycles after store address (PAR) is gated to EMS or MWS, SAR and PAR or gate data to EMS or MWS. DW Bounds Bits 29 Off N U370 Not a Position with Displacement Yes Readdress Op LCNT or LCNT Refill or Disp Eq to SW NU441 Νo Ton Readdress Mode (K32) NU370 Data Transfer Tgr NU360 Bring Up Write Gated NU369 Gate PAR 8-28 to Out Bus (Store Address) NU420 SAR Ton DW Fetch PAR Bit 29 On Bit 29 On or TCNT < 8 Yes (M35) NU393 NU390 (≤ 4) NU393 NU443 Nο Nο Not SC Last Store ≤ SW Decode in ${\sf Q}$ Mod Yes TCNT by DW TCNT by SW NU384 NU394 NU394 ŃU394 Nο Tof Block DW Fetch Mod Not a Posi-NU357 PAR by DW NU394 Ор NU359 Inh Fetch Off 3 Cycle Delay Then Q Gates in Mod TCNT by NU372 Mod PAR by SW PAR 8-28 from Store Out Bus DW Tgr 2 On Invalid Ad NU394 NU394 NU392 On Yes LCNT Yes Yes Cntr Eq to 0 (L28) NU397 Mod LCNT Gate SAR Mod by DW Lth to SAR and Wr Pos with Disp Bring Up DW Fetch Req Resp NU395 Νo NU394 Fetch Tgr 1 and Reg Invalid 2 Off Skew Data Bring Up Pipe Off Fetch Condition Yes NU390 Mod TCNT Skew Data by SW Pipe Reset LCNT to Ones Gate Disp to PAR Mod NU394 NU380 See Chart "SC Store/ Ton SC Q Req Ton Ton Fetch Tgr 1 NU391 Position Ton Modify Tgr NU392 Fetch to Program Ck NU397 EMS/MWS" Fetch Tgr 1 and Modify NU435 Data Pipe Gate Refill to Tgr On Inh Unit Check Off LCNT NU397 1 Cycle Delay 5 Gate PAR Mod Lth Ton Fetch Tgr 2 NU380 NU435 to PAR Reg NU395 Tof Modify Tgr NU391 NU392 Gate TCNT Gate LCNT Mod Lth to Mod Lth to Gate PAR TCNT Reg LCNT Reg Ton Mod Lth to NU397 NU397 Unit Check PAR Tgr NU395 NU435 Gate Right Word On and Gate SAR to Address Bus TCNT 16 and Mod by DW or TCNT 12 and Fetch Tgr 1 NU395 Mod by SW Ton Readdress Inh Last Fetch Ton Inh Fetch Ton 1 More Tgr Fetch (J39) NU372 Inpri Response NU392 NU371 Drop Fetch Condition Yes NU390

DIAGRAM 5-417. SC WRITE POSITION MODE WITH DISPLACEMENT-READDRESS

Position with Displacement Not Force SW Mode NU814 SAR and PAR On DW Bound Bits 29 SAR and PAR On SW Bounds Yes Bits 29 On N U370 LCNT or LCNT Re-No fill or Disp Eq Readdress Op NU441 Yes Condition } Valid NU364 Yes SAR Bit 29 Not Equal to PAR Bit 29 or LCNT or LCNT Ton Data Refill or Disp Equal Transfer Tgr to SW NU369 Bring Up Data Transfer Gate SW with 2Q (K34) and Read Gated NU370 NU369 or More Q Avail (A20) N U370 Ton Go to 1Q NU370 No Fetch or Store Request Ton SW with 1 O (K33) Tof SW with 2 Q (K34) NU370 PAR SAR Bit 29 On PAR Bit 29 On or Yes Bit 29 On NU393 NU393 NU393 NU443 Yes Yes Bring Up Mod SAR by TCNT ≤4 LCNT Fetch Right SW Word NU415 NU443 NU394 Yes Yes Mod TCNT Mod PAR by Bring Up by DW Mod SAR by DW Word NU415 NU394 DW NU394 Mod TCNT by SW Mod PAR by SW NU394 NU394 TCNT by DW NU394 Mod LCNT by DW NU394 Mod LCNT by SW NU394

- 1. Displacement field not zero.
- 2. Check PAR and SAR for single or doubleword boundaries.
- 3. Modify PAR and SAR by a single or a doubleword.
- 4. Check conditions for fetching right or left word of doubleword. C Sheet 2






DIAGRAM 5-418. SC READ PM WITH DISPLACEMENT - NOT READDRESS (SHEET 2 OF 3)




DIAGRAM 5-418. SC READ PM WITH DISPLACEMENT-NOT READDRESS (SHEET 3 OF 3)

Position with Objectives: Displacement (J35) Displacement field not zero. Check PAR and SAR for single or double word boundaries. Modify PAR and SAR by single or double word. Check conditions for fetching right or left word of double word. Force SW Mode NU814 No NU814 and PAR on DW Bounds Bits 29 Off NU370 SAR and PAR Yes Yes on DW Bounds Bits 29 On NU370 L Cnt or LCnt Refill or Disp Equal to SW Mod SAR by DW Position with NU394 NU441 Displacement Readdress Mode Yes Read/Write PAR Bit 29 On or T Cnt ≤ 4 Valid On NU394 Last Store Yes √\U364 Error ≤ SW Yes ConditionMod PAR by SW NU394 NU394 Ton Data Νo Transfer Gate Mod PAR by DW NU369 Bit 29 not NU394 Equal to PAR Bit 29 or L Cnt or No Turn Off CCW Valid Displacement NU364 Sheet 2 = to SW Ton SW Fetch Tgr NU390 D Yes Bring Up Data Transfer Gate Ton SW with 2Q (K34) NU369 Bring Up Fetch • Condition Bring Up Write Gated NU367 NU390 3 or More Q Available Ton SC Q Req Ton Fetch Tgr 1 (M38) (A-20) See Chart SC Store/ Fetch to EMS/MWS Νο Ton Modify Tgr Ton Go To 1 Q NU392 NU370 Ton SW with 1Q (K33) 1 Cycle Delay Tof SW with 2Q (K34) Tof Modify Tgr NU370 Ton Fetch Tgr 2 NU392 More Fetch Tgr On (J39) Gate SAR to NU371 Address Bus Bring Up SW Mode Yes NU395 NU416 Ton Inh Sw Prefetch Tgr (J36) Ton SW Fetch Tof No SC Reg In Q Condition and Mem Comp NU384 NU416 Fetch Tgr 1 and Modify Tgr and Gate T Cnt Mod Lth not Readr to T Cnt Req NU397 SARYes Advance Contents of Fetch A Tgr 1 Yes Nο Bit 29 On or Bit 29 on T Cnt ≤ 4 Mod T Cnt by SW NU394 or Fetch B Tgr 1 NU393 NU393 to Fetch A Tgr 2 Bring Up Fetch Nο or Fetch B Tgr 2 Mod SAR by SW NU401 NU394 NU415 T Cnt ≤ 12 NU443 T Cnt ≤ 4 or L Cnt = 1 Bring Up SW Pos Last Fetch Bring Up Fetch Left Word NU415 SW Write SAR Bit 29 On or T Cnt ≤ 8 Mod T Cnt by SW Mod T Cnt by DW Fetch Tgr (J39) NU393 NU394 NU443 Store DW on NU412 Mod L Cnt by SW NU394 Yes Mod L Cnt by DW

DIAGRAM 5-419. SC WRITE PM WITH DISPLACEMENT - NOT READDRESS (SHEET 1 OF 3)




DIAGRAM 5-419. SC WRITE PM WITH DISPLACEMENT - NOT READDRESS (SHEET 2 OF 3)




DIAGRAM 5-419. SC WRITE PM WITH DISPLACEMENT - NOT READDRESS (SHEET 3 of 3)




DIAGRAM 5-420. SC SENSE OPERATION

5-420 5-421

- 1. To check status of the storage channel.
- 2. Set the appropriate condition code bits.




DIAGRAM 5-421. SC TEST CHANNEL




DIAGRAM 5-422. SC HALT I/O - SC NOT WORKING

Objectives

To terminate the current operation and set the appropriate condition code.

Objective:

To gate error returns from EMS and MWS to storage channel.




DIAGRAM 5-423. SC PROTECT CHECK AND POSITION PROTECT CHECK

Objectives:

To test for conditions that will turn on program check trigger.




DIAGRAM 5-424. SC PROGRAM CHECK




DIAGRAM 5-425. SC TERMINATE IMMEDIATE

- To set the condition code in PSW to indicate the status of the channel, sub-channel and device.
- 2. With an interrupt pending, to store the CSW.







DIAGRAM 5-426. SC TEST I/O AND TEST I/O CLEAR INTERRUPT








ote: 'Q select' and 'DT + 30' activate scan to activate log or display operation and block the L/B tgr reset. These conditions activate 'set L/B tgr' NU056 and 058. Log out or display enters priority at NU056. Priority is granted on NT782. 'Select Q MWS bus' is activated on NT783. 'Gate Q to MWS bus' is activated on NT849.

* Display A latch is needed to outgate delay clock timings.



(3/68)

DIAGRAM 5-430. MANUAL STORE OR DISPLAY EMS




DIAGRAM 5-431. MANUAL STORE OR DISPLAY MWS




DIAGRAM 5-432. MANUAL LOAD CPE REQUEST BUFFER ADDRESS AND DATA




DIAGRAM 5-433. MANUAL DISPLAY CPE REQUEST BUFFER ADDRESS AND DATA




DIAGRAM 5-434. MANUAL LOAD PPE REQUEST BUFFER ADDRESS AND DATA




DIAGRAM 5-435. MANUAL DISPLAY PPE REQUEST BUFFER ADDRESS AND DATA

Input Priority, Q Status and Priority Control

Functional Units

Link Pipe for Unit Request Bus Skew Data - NT590-NT592 A three-bit, three-cycle shifter that pipelines a link (Q address). This pipeline works in conjunction with the unit pipe described below. Whenever a unit gains Q input priority for a store, the assigned queue is coded and entered into this pipeline. Three cycles later, the output of this pipeline determines the queue into which data will be gated.

Unit Pipe For Unit Request Bus Skew Data - NT586-588 A three-bit, three-cycle shifter that pipelines a coded unit identity. Whenever a unit (CCC2, CCC1 or 3, PPE, CPE, SC) gains queue $\,$ input priority for a store, a code for that unit is entered into this pipeline and three cycles later, the output of the pipeline determines whose data is to be gated to the queue.

Control Triggers

Two pools of queues are maintained by input priority: an available pool and a reserved pool. When a queue is reserved, it transfers from the available pool to the reserved pool. Conversely, when a queue is released, it transfers from the reserved pool to the available pool. A queue is available if it is not disabled, not reserved, and not busv.

Any CCC Priority - NT456 Any CCC interface has gained queue input priority.

Assign Qx from Bottom - NT443-445 Qx is the next queue to be assigned from the available pool to a CPE

Assign Qx from Reserved - NT435-437 $\ensuremath{\mathsf{Q}} x$ is the next queue to be assigned from the reserved pool to a channel request.

Assign Qx from Top - NT440-442 $\ensuremath{\mathsf{Qx}}$ is the next queue to be assigned from the available pool to a PPE or storage channel request.

CCC1 or 3 Priority - NT455 CCC interfaces 1 or 3 have gained Q input priority.

CCC2 Priority - NT454

CCC interface 2 has gained Q input priority.

CPE Priority - NT460

CPE has gained Q input priority. Manual Load Q Address - NT468

Controls Q input address gating when manually loading a queue from the

Manual Load Q Data - NT593 Controls Q input data gating when manually loading a queue from the

MCW Qx Disable - NT420-423 Provides a synchronous input to 'Qx disabled' trigger from an active

One or More Q Available - NT450 One or more queues occupy the available pool.

One Q Available - NT450 Exactly one queue occupies the available pool.

PPE or SC Priority - NT459

PPE or storage channel has gained Q input priority.

PPE Priority - NT457 PPE has gained Q input priority.

Qx Busy - NT424-431 Qx contains a request in process.

Qx Reserved - NT424-431

Qx Disabled - NT420-423

Prevents $\ensuremath{\text{Qx}}$ from entering input and output priority.

Qx is reserved for channel requests (but not storage channel).

Release Priority - NT466 CCC release of a reserved queue has gained priority.

Release Qx - NT432-434 $\ensuremath{\mathsf{Q}} x$ is the next queue to be released from the reserved pool.

Reserve Priority - NT466

CCC request to reserve a queue has gained input priority.

Storage channel has gained Q input priority. Store Conflict Enabled - NT461

Store conflict is enabled on the Q unit request data bus. A store conflict is defined as the concurrence of a CPE store request and a CCC or $\ensuremath{\mathtt{PPE}}$ store request.

When EMS is 2.5 usec, only one set tag operation is allowed to occupy the queue at one time. The tag block trigger prevents PPE or CPE from gaining input priority when a set tag occupies the queue and EMS is 2.5

Three Q Available - NT452 Exactly three queues occupy the available pool.

Two or More Q Available - NT451 Two or more queues occupy the available pool.

Two Q Available - NT451

Exactly two queues occupy the available pool.

Input Priority, Storage Returns

Functional Units

EMS-A Return S/S Pipe - NT554-558 A 12-bit, 2-cycle shifter that pipelines source/sink and check signals that return from EMS-A.

EMS-B Return S/S Pipe - NT566-570 A 12-bit, 2-cycle shifter that pipelines source/sink and check signals that return from EMS-B.

DIAGRAM 5-436. PSCE TRIGGER LIST (SHEET 1 OF 4)

MWS Return S/S Pipe - NT542-546

An 11-bit, 2-cycle shifter that pipelines source/sink and check signals that return from MWS.

SPM Return S/S Register - NT529-530

A nine-position register that holds the source/sink returning from the storage protect memory on set or insert tag instructions to EMS.

Control Triggers

Block 2.5 Simulated EMS Advance - NT521

When EMS is $2.5\ \mathrm{usec}$ and being simulated, this trigger prevents the EMS advance triggers from turning on for more than one cycle per

EMS-A Advance Trigger - NT520

Defines the cycle during which the EMS-A source/sink return bus is

EMS-B Advance Trigger - NT521

Defines the cycle during which the EMS-B Source/sink return bus is

Gate EMS-A Data to Bypass - NT559

Gates EMS-A data to the \boldsymbol{Q} bypass for memory display and EMS-A access 540 returns to CPE.

Gate EMS-A S/S to Bypass - NT557 $\,$

Gates EMS-A return source/sink to the Q bypass for memory display and EMS-A access 540 returns to CPE.

Gate EMS-B Data to Bypass - NT571

Gates EMS-B data to the Q bypass for memory display and EMS-B $\,$ access 540 returns to CPE.

Gate EMS-B S/S to Bypass - NT569

Gates EMS-B return source/sink to the Q bypass for memory display and EMS-B access 540 returns to CPE.

MWS Advance Trigger - NT524

Defines the cycle during which the MWS source/sink return bus is

SPM Advance Trigger - NT522 Defines the cycle during which the EMS storage protect memory source/sink return bus is valid.

2.5 EMS-A Advance - NT520 When EMS is 2.5 usec, this latch delays the turn-on of the EMS-A advance trigger until the advance signal falls.

2.5 Key Advance Latch - NT522

When EMS is 2.5 usec, this latch delays the turn-on of the SPM advance trigger until the key advance signal falls.

Input Priority, CPE to EMS

Functional Units

Backup Buffer Data Skew Pipe Position 1-3 - NT482 A one-bit, three-cycle shifter that pipelines CPE backup buffer store conditions in order to hold the incoming skewed data at the proper time.

CPE Backup Buffer - Sink Address and Instruction - NT469-472 A 12-bit register that receives the following bits from $\ensuremath{\mathsf{MSCE}}$ and presents these bits to the CPE request buffer:

> Sink Address 1-5 Store Sink Address Parity Tag Test and Set Transpose Reject (2)

CPE-EMS Advance Pipe Position 1-8 - NT404-407, 491 Predicts CPE-EMS not 540 advances by extending the CPE-EMS pipe to 27-32 cycles.

CPE-EMS Counter Bits 4, 2, 1 - NT487-488

Contains the number of CPE fetches to EMS not 540 that have not yet sent a CPE return warning to MSCE. Incremented seven cycles prior to an EMS not 540 advance for CPE. Decremented during the cycle that a return warning is sent to MSCE for EMS not 540 returns.

CPE-EMS Pipe Position 1-2 - NT486

A duplication of positions 1-2 of the CPE-EMS pipe in output priority. Whenever CPE fetches from an EMS (access not 540) a bit enters this pipeline. Used for EMS access of 600 or 660.

CPE-Q-Return Pipe Position 1-7 - NT492-495 A one-bit, seven-cycle shifter that predicts the cycle that priority should be made in order to return to CPE from the queue.

CPE Request Buffer - Sink Address and Instruction - NT469-472 A 12-bit register that receives the 12 bits described for the CPE backup buffer and presents these bits to the queue.

Request Buffer Data Skew Pipe Position 1-3 - NT480 A one-bit, three-cycle shifter that pipelines CPE request buffer store conditions in order to hold the incoming skewed data at the proper time.

Control Triggers

Allow Alternate Busy - NT476

Allows alteration of PSCE busy signal to MSCE when less than three queues are available.

Alternate Binary Trigger - NT476

A binary trigger that generates alternate busy signals under control of the allow alternate busy trigger.

CPE Enter EMS Pipe - NT484

CPE will gain Q output priority on this cycle for a fetch to an EMS whose access is not 540.

CPE-Q-Return Slot Predict - NT488 Assigns slots on the CPE return bus to queue returns to CPE.

CPE Request Backup - NT475 A CPE select for EMS has been received from MSCE while the CPE request buffer is full. The select is in the CPE backup buffer waiting for transfer to the CPE request buffer.

CPE Request Transfer - NT475

Transfers a CPE select for EMS from the backup buffer to the request

CPE Request Trigger - NT474

A CPE select for EMS has been received from MSCE and is waiting in the CPE request buffer for entry into the queue.

EMS Return Warning to MSCE - NT484

Signals MSCE that data will be returned from PSCE for CPE in ten

Hold Backup Address - NT479

Causes the CPE backup buffer (address, mark, key, sink address) to hold its contents.

Hold Backup Data - NT483

Causes the CPE backup buffer (data) to hold its contents.

Hold Backup Reject - NT479

Causes the CPE backup buffer reject bit to hold.

PSCE Busy to MSCE - NT477

A signal from PSCE to MSCE which stops MSCE from issuing CPE selects for EMS to PSCE.

Punchthrough - NT485

This is a CPE punchthrough cycle thereby allowing an incoming CPE request to bypass output priority and select an EMS directly.

Set Request Address - NT478

Causes the CPE request buffer (address, mark, key, sink address) to hold its contents.

Set Request Data - NT481

Causes the CPE request buffer (data) to hold its contents.

Set Request Reject - NT478

Causes the CPE request buffer reject bit to hold.

Simulate CPE Request - NT474

Generates a simulated CPE select to EMS when in simulate CPE mode.

Output Priority Control Stack

Active Bit, CRx - NT704, 709, 714, 719, 724, 729, 734, 739 Qx contains a request in process.

Cancel Trigger, Qx - NT708, 713, 718, 723, 728, 733, 738, 743 The CCC wants to cancel the pre-fetched data for the channel in Qx.

EMS S/S Parity Error Trigger - NT689

This trigger indicates even parity of the source/sink address bits 0-5, $\,$ store, and parity which are gated out on the EMS bus.

Fetch Request, Qx - NT694, 695, 701, 702

 $\mathbf{Q}\mathbf{x}$ contains a fetch request.

Full Bit, CRx - NT707, 712, 717, 722, 727, 732, 737, 742

Ox contains data or error information. $\mbox{Hold Bit, CRx - NT705, 710, 715, 720, 725, 730, 735, 740} \\$

Qx is being held as a sink for any memory errors detected during a

MWS S/S Parity Error Trigger - NT682

This trigger indicates even parity of the source/sink address bits 0-5, store, and parity which are gated out on the MWS bus.

Parity Bit. CRx - NT747, 748, 759, 760 The parity bit CRx is parity for the seven-bit source/sink address.

Return Request, Qx - NT692, 693, 699, 700

Qx contains a device requesting return of data and/or errors. SC, Channel, and PPE Request Triggers - NT690, 691

The device request triggers indicate that the respective device wants data and/or errors returned from the queue.

Source/Sink Register Bits 0-5, Qx - NT620, 655 Contents of this register identify the requesting device contained

Store Bit, CRx - NT706, 711, 716, 721, 726, 731, 736, 741

The device in Qx is requesting a store or delayed store.

Store Request Trigger Qx - NT707, 712, 717, 722, 727, 732, 737, 742 When on, the store request trigger Qx keeps the store request line up during first cycle thereby generating one of the functions to set the corresponding control register hold bit.

Tag Bit, CRx - NT708, 713, 718, 723, 728, 733, 738, 743 Qx contains a tag operation.

Test and Set Bit, CRx - NT751, 752, 761, 762 The test and set bit in the control stack indicates an instruction from CPU to be executed by the memory.

Transpose Bit, CRx - NT749, 750, 757, 758 The transpose bit has no meaning for the PSCE. It is received from and returned to CPU with the source/sink address.

Output Priority, Address and Data Gate Control

Address Block Trigger, Qx - NT916, 918, 920, 925, 927, 929, 934 Terminates the address and CR gates to EMS and MWS, the data gate for unit return bus, and the CR and/or key gates for CPU return bus.

CPE-EMS Pipe - NT770, 791, 796

Initial section of a variable length pipe (12-17 stages). A CPE fetch to EMS that is not 540 access will cause an input to the pipe.

CPU Return Priority Triggers Q0-Q7 - NT826, 828 Allows Qx to enter priority for CPU returns.

CPU Return Qx Gate Trigger - NT880, 885, 890, 895, 900, 905, 910,

Qx has been selected to gate out on the CPU return bus.

Data Skew Trigger 1, Qx - NT916, 918, 920, 925, 927, 929, 934 Delays the turn on of the data trigger which generates the data out gates.

Data Skew Trigger 2, Qx - NT917, 919, 921, 922, 925, 928, 930, 935 Further delays the turn on of the data trigger, which generates the data

Data Trigger, Qx - NT917, 919, 921, 922, 926, 928, 930, 935 Allows the gate out of data on the EMS or MWS request buses or on the CPU return bus.

DIAGRAM 5-436. PSCE TRIGGER LIST (SHEET 2 OF 4)

 $\ \, \text{Data Width Trigger 1, Qx - NT917, 919, 921, 922, 926, 928, 930, 935} \\$ Delays the turn off of the data gate, thereby controlling the data gate

Data Width Trigger 2, Q_X - NT917, 919, 921, 922, 926, 928, 930, 935 Trigger not used.

Data Width Trigger 3, Qx - NT917, 919, 921, 922, 926, 928, 930, 935 Trigger not used

EMS Data Trigger, Qx - NT876, 881, 886, 891, 896, 901, 906, 911 Controls the skew and width of the address and data gates to EMS for $Qx\,.$ Generates coded gate bits \overline{A} B that control outgating of Q data to

EMS Gate Trigger, Qx - NT876, 881, 886, 891, 896, 901, 906, 911 Qx has been selected to gate out on the EMS request bus.

EMS Priority Triggers Q0-Q7 - NT798, 801 Allows Qx to enter priority for EMS

EMS Source/Sink Buffer - NT875

The buffers allow timing adjustment of the source/sink address to the storage distribution element (3/4 usec EMS).

Logout or Display Trigger, Qx - NT878, 883, 888, 893, 898, 903, 908, 913

Allows logout of address and data at their respective times.

Loop Block Trigger Q0-Q7 - NT851, 857, 863, 869 Prevents Qx from entering output priority.

MWS Bit Trigger, Qx - NT879, 884, 889, 894, 899, 904, 909, 914 The MWS bit trigger delays the decoded MWS bit to the end of address time. The trigger controls EMS tag available, gate key unit return, and MWS tag reserve.

MWS Data Trigger, Qx - NT877, 882, 887, 892, 897, 902, 907, 912 Enables the generation of coded gate bits A \overline{B} that control outgating of Q data to MWS.

 $MWS \; Gate \; Trigger, \; Qx \; \hbox{--NT877, } 882, \; 887, \; 892, \; 897, \; 902, \; 907, \; 912$ Qx has been selected to gate out on the MWS request bus.

MWS Priority Triggers Q0-Q7 - NT764, 767 Allows Qx to enter priority for MWS.

Occurrence Triggers - NT871, 874 These triggers indicate the loading order of the eight queues.

Response Trigger (One per Device) - NT830Defines the unit to which data will be returned from the Q on the next

SC Readdress Trigger - NT878, 883, 888, 893, 898, 903, 908, 913 Allows re-address for Qx during data time to EMS or MWS.

Set Tag Block Trigger - NT790

Blocks MWS bus one cycle after a set tag was gated out.

Store Bit Trigger, Qx - NT879, 884, 889, 894, 899, 904, 909, 914 The store bit trigger delays the store bit from the control stack and holds it to the end of first cycle. The trigger controls the set tag and insert tag to EMS and MWS and also the turn on of the SC readdress

Store Return Trigger to CCC - NT831

Indicates to the CCC, that on the next cycle, errors will be returned from the Q on the unit return bus.

Tag Bit Trigger, Qx - NT879, 884, 889, 894, 899, 904, 909, 914 The tag bit trigger delays the tag bit from the control stack and holds it to the end of the first cycle. The trigger controls the tag operations.

Test and Set Trigger, Qx - NT877, 882, 887, 892, 897, 902, 907, 912 Sends test and set signal to MWS or EMS during address time.

Unit Return Bus Block Trigger - NT830 Allows gate-out on the unit return bus on alternate cycles.

Unit Return Qx Gate Trigger - NT880, 885, 890, 895, 900, 905, 910,

Qx has been selected to gate out on the unit return bus.

Unit Return (CCC Return) Priority Triggers Q0-Q7 - NT826, 828

Allows Qx to enter priority for unit returns.

Output Priority, Storage Bus Selection

Block Decode Trigger - NT938

This trigger is not used.

Box Group Triggers - NT937, 938 These triggers are not used.

EMS Box Busy Reset Trigger (Box 0-31) - NT953, 956, 961, 964, 969, 972, 977, 980, 985, 988, 993, 996, NU001, 004, 009, 012 The function of this trigger is to establish a platform for a busy trigger reset after an EMS box goes from busy to not busy.

EMS Box Busy Trigger (Box 0-31) - NT953, 956, 961, 964, 969, 972, This trigger indicates to the Q, from the time the select trigger comes

on until the memory goes from busy to not busy, that requests to this box cannot be expedited. EMS Select Box Trigger (Box 0-31) - NT953, 956, 961, 964, 969, 972,

977, 980, 985, 988, 993, 996, NU001, 004, 009, 012 This trigger indicates to EMS that some device is going to store in or fetch from some address in the BSM selected. This trigger also allows an EMS bus address check, comparing the BSM selected with the four low-order address bits.

EMS Select Error (1-3) - NU039

This trigger indicates discrepancies between the outgated address to EMS and the BSM selected.

MWS Box Busy Reset Trigger (Box 0-15) - NU013, 018, 019, 024, 025,

This trigger establishes a platform for a busy trigger reset when MWS is being simulated.

MWS Box Busy Trigger (Box 0-15) - NU014, 017, 020, 023, 026, 029,

Indicates to the Q, from the time the select trigger comes on until the memory goes from busy to not busy, that requests to this box cannot $\ensuremath{\mathsf{S}}$ be expedited.

MWS Select Box Trigger (Box 0-15) - NU014, 017, 020, 023, 026, 029, 032, 035

Allows a MWS bus address check, comparing the BSM selected with the four low-order address bits

MWS Select Error Check - NU052

Indicates discrepancies between the outgated address to MWS and the

Tag Complete Triggers - NT939, 940

These triggers are not used.

Output Priority, Logout and Maintenance Mode

Allow Clock Trigger - NU501

Allows the ten basic clock pulses to be distributed to the $\ensuremath{\mathtt{PSCE}}$.

EMS Simulate Full Trigger, Qx - NU079, 082

Upon selection of EMS, this trigger establishes a platform that causes a simulated set full bit signal with the occurrence of counter reset Qx.

End Single Cycle Trigger - NU501

Generates a platform to reset the allow clock trigger.

Maintenance Console Address Block Trigger - NU077 Controls the falling of the address gate for 3/4 usec memory.

Maintenance Console Gate Trigger - NU076 Enables the MC address gate until the end of the memory display or $\,$

store pushbutton signal.

Maintenance Console Priority Trigger - NU075 Establishes a platform for the MC address cycle.

MC Data Skew Trigger 1 - NU077

Delays the turn-on of the data trigger which generates the data outgates.

MC Data Skew Trigger 2 - NU077

Further delays the turn-on of the data trigger, which generates the

MC Data Trigger - NU078

Allows gate-out of data from the switches on the EMS, MWS, and unit

MC Data Width Trigger 1 - NU078

Delays the turn-off of the data gate, thereby controlling the data gate width.

MC Data Width Trigger 2 - NU078

Generates a platform to turn on data width trigger 3.

MC Data Width Trigger 3 - NU078

Resets the data trigger which causes the fall of the data gate.

MWS Simulate Full Trigger, Qx - NU079, 082

When MWS has been selected by output priority, this trigger establishes a platform that causes a simulated set full bit signal with the occurrence of counter reset Qx.

Priority Trigger for Logout - NU056

Allows logout or display to enter priority on the MWS bus until logout or display becomes high priority.

Scan Trigger - NU056

Resets the logout priority trigger when the Q gate trigger turns on, and keeps it reset until the scan is completed.

Single Cycle Trigger - NU501

Establishes a platform to set the end single cycle trigger and prevents the allow trigger from being set a second time by one single cycle pulse.

Stop PSCE Clock Trigger - NU501

Stops the ten basic clock pulses generated by the ring from being $% \left(1\right) =\left(1\right) \left(1\right) \left$ distributed to the PSCE

Synchronizing Trigger - NU501

Generates a stable platform to set the single cycle trigger.

CCC, Channel Instruction Controls

Allow SIO Trigger - NU176

Gates the start I/O or IPL to the channels at the appropriate time. The $\,$ instruction is suppressed until a queue has been reserved, if a queue is required.

IPL Counter Triggers and Latches - NU174

A two-position counter that provides the timing for the IPL pulse width.

IPL Interlock Trigger - NU173

Prevents more than one IPL pulse from occurring per IPL operation.

IPL Trigger - NU173 Provides a 240 usec IPL pulse at the channels.

Manual HIO Trigger - NU173

Simulates a halt I/O instruction to the PSCE when the HIO switch is

Manual SIO Trigger - NU173 Simulates a start I/O instruction to the PSCE when the SIO switch is

SIO Busy Gate Trigger - NU175

Provides a gate for the duration of a SIO or IPL if the selected channel is already in operation or if the selected channel is the storage channel or a multiplexer channel. Under these conditions, the SIO gate trigger is suppressed.

SIO Gate Trigger - NU175

Provides a one cycle gate during a start I/O or IPL, to initiate the queue reserve sequence if required, make the high or low-speed channel determination, and increment the appropriate in-use counter.

SIO Interlock Trigger - NU176

Prevents more than one SIO gate or sync from occurring per start I/O.

Synchronizes the start I/O instruction line from CPU. direct control feature, manual SIO, or IPL. Provides a stable signal to the SIO control triggers, SIO gate and SIO busy gate.

CCC, Common Storage Request and Response Cycle Controls

Add 1 Trigger - NU224

Increments the current channel storage address by 1 when required during prefetch operation.

DIAGRAM 5-436. PSCE TRIGGER LIST (SHEET 3 OF 4)

Increments the current channel storage address by 2 when required during prefetch operations

Data Gate Trigger - NU222

Add 2 Trigger - NU223

Gates the data from the required interface to the unit request data bus during channel store operations.

IF1 Accept Trigger - NU221

Notifies a channel that its storage request has been accepted by the PSCE to prevent the channel from reissuing the same storage request.

IF1 Bus Valid Latch - NU220

The storage address from the requesting channel on interface 1 is valid in the PSCE.

IF1 Input Priority Response Latch - NU222

The storage request from a channel on interface 1 has been entered into a queue.

IF3 Input Priority - NU222

The storage request from a channel on interface 3 has been entered into a queue.

IF1 Priority Trigger - NU218

The current input priority request will service a channel on interface 1.

IF3 Priority Trigger - NU218

The current input priority request will service a channel on interface 3.

IF1 Response Control Trigger - NU218 Gates the increment pulses to the interface 1 response counter.

IF1 Response Counter Triggers and Latches - $NU219,\ 220$ Delays the input priority request until the storage address from the requesting channel is valid in the PSCE.

IF1 Response Cycle Trigger - NU218

The CCC is in the process of responding to a channel storage request on interface 1. This trigger is on from the time a channel is given response priority until the channel request is entered into a queue.

Input Priority Trigger - NU221

A request to enter input priority for the purpose of setting a channel storage request from interface 1 or 3 into a queue.

Retain Priority - NU224

Prevents interface 1 priority trigger from resetting until two successive input priority requests have been made during a prefetch 2 initial request operation.

CCC, Channel Priority

Channel X (0-5 and 7) Release Sync Triggers - NU239, 245 Synchronizes the channel X end signal to provide a stable signal to enter the queue release priority network.

Channel X (0-5 and 7) Request Sync Triggers - NU239, 245 Synchronizes the storage request line from the channel to provide a stable signal to enter the response priority network.

Channel X (0-5 and 7) Response/Release Priority Triggers - NU239, 245 The given channel has priority over all others on interface 1 to either initiate the response cycle sequence or the queue release sequence.

CCC, Multiplexer Channel Control Triggers

Channel X (0 or 7) Multiplexer Reserve Trigger - NU252, 306 During the rise of the 'selector subchannel in operation' signal, this trigger initiates the queue reserve sequence.

Channel X (0 or 7) Op In Sync Trigger - NU252, 306 Synchronizes the rise or fall of the 'selector subchannel in operation' signal. This signal is used within CCC to determine when a multiplexer

Channel X (0 or 7) Simulate Multiplex Op In Trigger - NU252, 306 During manual simulate operations, this trigger is used to simulate $% \left(1\right) =\left(1\right) \left(1\right)$ the 'selector subchannel in operation' signal.

CCC, High-Speed Channel Control Triggers

channel is going into or out of operation.

Channel X (1-5) Cancel Trigger - NU262, 271, 280, 289, 298 Notifies output priority controls to cancel any outstanding storage requests for this channel in the queue. The channel has either terminated or made a control word request during the prefetch condition

Channel X (1-5) Control Word Trigger - NU261, 270, 279, 288, 297 Defines a storage request by the channel as a non-data fetch request. Requests by the channel for either the channel address word (CAW) or $\,$ a channel command word (CCW) will set the control word trigger

Channel X (1-5) Fetch Complete Gate - NU259, 268, 277, 286, 295 Allows the channel to examine the channel X fetch complete signal generated by output priority controls.

Channel X (1-5) High Trigger - NU261, 270, 279, 288, 297 All storage requests from the channel for the current operation will be treated by the CCC as high-speed for purposes of queue reservation and data prefetching or storing.

Channel X (1-5) Initial Request Trigger - NU261, 270, 279, 288, 297 Defines the initial or start-up condition during a prefetch operation. The duration covered is from the first data fetch request until the prefetch running condition.

Channel X (1-5) Pre-CDA Trigger - NU260, 269, 278, 287, 296 The channel is in the portion of a chain data operation that does not require any storage requests to be entered into the queue. All outstanding data has already been prefetched.

Channel X (1-5) Prefetch Trigger - NU261, 270, 279, 288, 297 Covers the period defined as the prefetch running condition. The current data word requested by the channel has been prefetched by the PSCE during a prior channel storage request.

CCC, High, Low, or Multiplexer Channel Control Triggers

Channel X (0-5 and 7) Advance Trigger - NU253, 262, 271, 280, 289,

Generates a pulse to notify the channel that data requested by the channel is available on the storage bus.

Channel X (0-5 and 7) Error Sample Trigger - NU253, 262, 271, 280,

Generates a pulse to notify the channel that any errors incurred during a store request are available on the error bus.

Channel X (0-5 and 7) In Operation Trigger - NU254, 263, 272, 281, 290, 299, 308

During a 2860 operation, this trigger means that the channel has accepted a SIO instruction and has not yet sent a channel X end signal. During a 2870 operation, it means a selector subchannel is in operation.

Channel X (0-5 and 7) Interlock Trigger - NU255, 264, 273, 282, 291.

Prevents a channel X storage request signal from entering response priority until its previous request has been serviced.

Channel X (0-5 and 7) Manual Store Trigger - NU254, 263, 272, 281, 290, 299, 308

Latches the store switch setting during a simulate SIO to channel X. It then provides the store or fetch signal during channel X simulated storage requests.

Channel X (0-5 and 7) Release Trigger - NU253, 262, 271, 280, 289, 298, 307

Records channel \boldsymbol{X} end signal until the queue release sequence for this channel is completed.

Channel X (0-5 and 7) Return Request Trigger - NU255, 264, 273, 282, 291, 300, 309

A request to output priority controls to transfer data and/or errors residing in a queue for channel X to the CCC return buffer.

Channel X (0-5 and 7) Storage Request Trigger - NU254, 263, 272, 281, 290, 299, 308

Coupled with the request generation, this trigger simulates storage requests from channel X during simulate I/O operations.

CCC Data Return Controls

IF1 Address Check Trigger - NU228

Provides buffering to interface 1 for any address parity error detected on a channel storage request.

IF1 Data Check Trigger - NU229

Provides buffering to interface 1 for any data parity error detected on a channel storage request.

IF1 Invalid Address Check Trigger - NU229

 $Provides \ buffering \ to \ interface \ 1 \ for \ any \ invalid \ address \ error \ detected$ on a channel storage request.

IF1 Protect Check Trigger - NU229

Provides buffering to interface 1 for any storage protect violation detected on a channel storage request.

Return Interlock Counter Triggers and Latches - NU231 A three-position counter that determines the duration of each return in the CCC return buffer.

Return Interlock Trigger - NU230

Prevents any further store or fetch returns from entering the CCC return buffer until the current return has timed out.

CCC, Queue Reserve/Release Controls

High-In-Use Counter Triggers and Latches - NU232, 233

A three-position counter which records the number of channel operations defined as high speed which are currently in operation.

Low-In-Use Counter Triggers and Latches - NU323, 324

A four-position counter which records the number of channel operations defined as low speed which are currently in operation.

Low Q Available Counter Equals 0 Latch - NU316

Provides a fast 'low-Q-available counter not equal to zero' signal to ${\tt suppress\ additional\ temporary\ reserves.}$

Low Q Available Counter Triggers and Latches - NU234, 235

A two-position counter which records the number of queues reserved for low-speed channel operations currently unoccupied by a channel storage request.

Low Q Reserved Counter Triggers and Latches - NU314

A two-position counter which records the number of queues currently reserved for low-speed channel operations.

Low Return Increment Latch - NU234

Latches a data return condition to provide a gate to increment the low queue available counter.

Temp Reserve Gate Trigger - NU316

Allows a queue to be reserved for those operations that require a queue for the duration of a storage request only. Provides the gate to examine the low queue reserve criteria for multiplexer channel reserve

Release High Gate Trigger - NU316

Provides the gate to examine the queue release criteria for a high-speed channel ending operation.

Release Low Gate Trigger - NU316

Provides the gate to examine the queue release criteria for a low-speed channel ending operation.

Release Request Trigger - NU318

A request to enter input priority for the purpose of releasing a previously reserved queue.

Release Response Latch - NU218

Latches a one-cycle response signal from input priority to notify the CCC that a previously reserved queue has been released.

DIAGRAM 5-436. PSCE TRIGGER LIST (SHEET 4 OF 4)

Release 2 Trigger 1 and Trigger 2 - NU318

Prevents the reset of the release request trigger until two queues have been released during a release sequence for a high-speed channel operation in prefetch 2 mode.

Reserve Request Trigger - NU317

A request to enter input priority for the purpose of reserving a queue.

Reserve Response Latch - NU223

Latches a one-cycle response signal from input priority to notify the CCC that a queue has been reserved.

Reserve 2 Trigger 1 and Trigger 2 - NU317

Prevents the reset of the reserve request trigger until two queues have been reserved during a reserve sequence for a high-speed channel operation in prefetch 2 mode.

PPE, Interface Control

Address Gate Check - NT263

Generates a gate of the proper duration to outgate an address check signal to the PPE when an address check occurs.

Cancel - NT262

Turned on if a cancel is received by the PSCE from the PPE. If a store operation was initiated by this request, the operation is turned into a fetch and data is returned to the PPE.

Turned on when an insert tag instruction has been requested by the PPE and remains on until a new PPE instruction is received by the PSCE.

In Mod $50\ \mathrm{mode}$, this trigger indicates that a single word bit was present in the request address and is used to outgate the left or right half of a doubleword to the PPE.

PPE Counter Positions 1, 2, 4, 8 - NT260, 261

A four-position counter used in the generation of interface lines of the proper duration to the PPE.

PPE Data Check Queue - NT264

Set when a queue is outgated to the PPE return buffer if a data check associated with a PPE request was stored in the error queue.

PPE Data Check Unit - NT264

Set when a data check is detected as a queue is outgated to the PPE return buffer.

PPE Store - NT256

Set when a store operation has been requested by the PPE. Remains on until a new PPE instruction has been received by the PSCE.

Pre-Gate Control - NT257

Used to start the gating in Mod 50 mode of the left or right word to the PPE in anticipation of SLT logic delay.

Program Gate - NT263

Outgates to the PPE, a store protect violate (SPV) signal of the proper duration when an SPV has been detected.

Request Busy - NT257

Turned on during the receipt of a request from the PPE and remains on until the return sequence has been completed by the PPE.

Request Counter Control - NT257

Indicates that the PPE counter is being stepped because of a request

Request Input Priority - NT259

Turned on when the proper information is contained in the PPE request buffer and turned off with a response from input priority.

Request Latch - NT258

Used in Mod 50 mode to remember a plus state request from the PPE.

Response Trigger - NT258

Informs the PPE that the present request has been accepted by the

Return Counter Control - NT263 Turned on with the receipt of a response from output priority and used to

control stepping of the PPE counter during the return sequence.

Set Tag - NT256 Set when a set tag operation has been requested by the $\ensuremath{\mathtt{PPE}}.$ Remains

on until a new PPE instruction has been received by the PSCE.

Sync Trigger 1 - NT258

Turned on with the receipt of a request and a clock to synchronize the request from the PPE to the PSCE clock timing.

Sync Trigger 2 - NT258


Used in conjunction with sync trigger 1 in the final step of synchronizing the request from PPE.

Turned on when a test and set instruction has been received by the PSCE from the PPE and remains on until a new PPE instruction is received by the PSCE.

PSCE Error Triggers

Refer to Diagram 1-1 in IBM 2091 Processing Unit, Volume 1, Diagnostic Techniques, FEMDM, Form Y22-6671, for a description of the PSCE error

(3/68) (4 of 4) 5-436



Objective:

To put CPU in operating state (rate switch in process, enter instruction switch off, inhibit overlap switch on or off). PROCESS RATE Ton Single Inst Inhibit Decode Tgr (M96) Overlap Sw NM511 CPU In Stopped State NY560 Off Enter Instruction Ton Overlap Tgr Ton Stop Decode Prevents Decode Tgr (N96) (N95) of Next Instruction NM531 NY563 NM507 Tof Overlap Tgr Tof Single Inst Rate Switch In (N95) Decode Tgr (M96) Process Pos NY510 NM507 NM511 Tof Stop Tgr (N94) Start PB Note NM531 NY501 NM513 No Start 2 Ton Allows Inhibit Overlap Tof Inst Mode Loop Until Tof Manual Tgr(L94) 350 ns Pulse Fetch Tgr (D70) Stop Button Depressed NM51 NM503 Ton Start 0 Tgr Ton Stop State Tgr (M94) Ton I Fetch Tgr(D70 (N93) NM51 NM501 NM115 Tof Stop Decode (N96) Ton Start 1 Tgr(N93) Tof Stop State (M94) Tof Start 0 Tgr NM531 NM501 NM511 Tof I Step (if on) Overlap Off (M95) Tgr (N95) NM507 NM507 Any I Array Fetch Tag, Xec B Man Tgr On, Any Ucndl Int, PPLN Not Empty. Max Time = 10 ms On Ton Start 2 Tgr(L95) Tof Start 2 Tgr (L95) Tof Start 1 Tgr (N93) NM503 NM505

> CPU Now Operating

MULTI STEP OR INSTRUCTION STEP

To perform instructions at multi or instruction step rate.

Objective:






DIAGRAM 5-501. START SEQUENCE

5-501 (3/68)





Return system clock to normal after single cycle or single pulse operation.








DIAGRAM 5-503. SINGLE CYCLE OPERATION (SHEET 2 OF 2)

Single Register Display, Data Flow









Storage Display In CBR





DIAGRAM 5-504. DISPLAY IN CBR (SHEET 3 OF 3)



Store Into GPR

Start Console Address Keys 28-31 (Z92) Fetch MC Console NY299 Data for FXB F Data Keys NY191-198 NM527 PB CAR 28-31 (Y92) NY500 Ton MC CBR NY207,210 Return Sync NV746 NY101-136 350 ns Convert Addr Pulse B to ASLT MC Retn Bit NY503 Gate MC to AS Pos 1 NY964 Data to SBO (N121) NW703 NV400-495 Stop Tgr On (N94) No Gen Sink Gate SBO Addr For FXB F NY532 Man Ld GPR to FXB F AS Pos 8 (Q121) Fix E NW765-767 NK513 NK575 Stop (M94) MC Rtn Bit in AS Pos 9 Gate FXB F to CPA Adder A NY532 GPR IG Yes Latches NW773 NH371-427 NG901 Pulse NY504 GPR's Gate SBO to FXB F Ton Man NG103-387 Sto Tof Latch NM529 Stor/Disp NW773 Rotary NM527 GPR Tof Man GPR Ld Tgr (N93) NM527 GPR Ld Tgr (N93) NM527 Store Completed

Outputs Gated by M Ring Tgrs

NM535-537

Store Into FPR





DIAGRAM 5-505. STORE (SHEET 2 of 3)



Store Into Storage

Objective:

Store contents of CBR into MWS or EMS.




DIAGRAM 5-505. STORE (SHEET 3 OF 3)

 $\frac{Objective:}{\mathsf{Set\ IC}-\mathsf{Set\ CBR\ bits\ 40-63\ into\ address\ portion\ of\ PSW\ .}}{\mathsf{Set\ PSW}-\mathsf{Set\ CBR\ bits\ 0-63\ into\ PSW\ .}}$




DIAGRAM 5-506. SET IC, SET PSW




DIAGRAM 5-507. INITIAL PROGRAM LOAD

- Objectives:

 1. Fetch PSW to I Box from MWS location 00000.

 2. Initialize I Box from this PSW and start processing.






DIAGRAM 5-508. PSW RESTART




	Compare Position	Start Key Action	Address Compare Condition	Action on Compare Condition	Action on CPC Equals 0	
PRO	PROCESS			Scope Sync Only		
	Insn		MC Addr Keys Equal Address of Insn in Op Register			
Soft Stop	MSCE Store	Normal CPU Start	MC Addr Keys Equal MSCE Storage Address on Store Operation (Can be MWS or EMS Req)	Scope Sync and Normal Stop	CPC not Loaded or Stepped	
	PSCE		PSCE Address Keys Equal Any Address Passing Through PSCE			
	Insn		MC Addr Keys Equal Address of Insn in Op Reg			
CPC Hard Stop	MSCE Store		MC Addr Keys Equal MSCE Storage Address on Store Operation (Can be MWS or EMS Req)		Hard Stop	
	PSCE	Computer Reset,* Set CPC/MCW Counter from	PSCE Address Keys Equal Any Address Passing Through PSCE	Scope Sync , Start Stepping CPC/MCW		
	Insn	CPC Switches, Load PSW Operation, Start	MC Addr Keys Equal Address of Insn in Op Reg	Counter (One Step per CPU Cycle)	Hard Stop, Compute	
CPC Loop MSCE Stor			MC Addr Keys Equal MSCE Storage Address on Store Operation (Can be MWS or EMS Req)		Reset*, Set CPC/ MCW Counter from CPC Switches, Load PSW Operation,	
			PSCE Address Keys Equal Any Address Passing Through PSCE		Start	

^{*}On PSCE switch positions, PSCE is also reset.

DIAGRAM 5-510. ADDRESS COMPARE (SHEET 1 OF 2)





Note:
On compare or no compare, comparand is set into CBR and then set into CXR before test is begun.

DIAGRAM 5-511. STORAGE TEST







DIAGRAM 5-512. LOGOUT (SHEET 1 OF 2)

equals 69 to 7F.





EBCDIC - 2250 Character Set



										Bit Positio	ns 0,1
				0	111	00	1			Bit Positio	ns 2,3
_		00	01	10	11		01	10	11		_
	0000	SP				SP 9	10	11	0 12	8-1	
	0001	а	i			Α	J	14	1	1	S
	0010	Ь	k	S		В	K	S	2	2	Digit Punches
	0011	С	1	at e		C	L	T	3	3	ر چ
7	0100	d	m	U		D	M	U	4	4	ig.
	0101	е	n	٧		E	N	٧	5	5	
	0110	f	0	w		F	0	W	6	6	
	0111	g	р	×		G	Р	X	7	7	
	1000	h	q	у		Н	Q	Υ	8	8	
	1001	i	r	z		1	R	Z	9	9	
(7)
		12	12		12	12					
			11	11	11		11				
		0		0	0			0			
		-			—Zone	Punches			-		

			(00			()1		Bit Positions 0, 1
		00	01	10	11	00	01	10	11	Bit Positions 2, 3
Bit Positions 4,5,6,7	1001 1010 1011 1100 1101		СС	SP5M.		¢	! \$ *	SPI15 , %	# @ -	8-1 8-2 8-3 8-4 8-5 0igit burches
BIT PO	1110					+	;	?	=	8-6 8-7
		9	9	9	9	12	11	0		
		-			– Zone	Punches				

1	12-0-9-8-1	5	No Punches	9	12-0	13	0-1
2	12-11-9-8-1	6	12	10	11-0	14	11-0-9-1
3	11-0-9-8-1	7	11	11	0-8-2	15	12-11
4	12-11-0-9-8-1	8	12-11-0	12	0		

Note:

Heavy outlines show 2250 character set

	00	01	10	11	00	01	10	11	Bit Positions 0, 1
Bit Positions 4,5,6,7 1111			SP				ŠP		8-2 8-3 8-4 8-5 8-6 8-7
	0	12 11	11	12 11 0	9 12 0	9 12 11	9 11 0	9 12 11 0	

Control	Characters				
NUL	Null	BS	Backspace	EOB	End of Block
PF	Punch Off	IL	ldle	PRE	Prefix
HT	Horizontal Ta	b CC	Cursor Control	PN	Punch On
LC	Lower Case	DS	Digit Select	RS	Reader Stop
DL	Delete	SOS	Start of Significance	UC	Upper Case
TM	Tape Mark	FS	Field Separator	EOT	End of Transmission
RES	Restore	BYP	Bypass	SM	Set Mode
NL	New Line	LF	Line Feed	SP	Space




DIAGRAM 5-513. CRT DISPLAY, CPE OR BUS REGISTERS (SHEET 2 OF 7)




DIAGRAM 5-513. CRT DISPLAY, CPE OR BUS REGISTERS (SHEET 3 OF 7)

Operation	Event	Scan Ring	Command Counter	Format Ring	Interface Signals	2250	Notes
	Scan Key or CPU Stop	1		16	Op Out		Scan mode to CPU or Bus. Set MC BAC*
	SR 1 (Scan Ring 1)	1,2	0	16	Op Out Note: Operational Out remains active as long as CRT Display rotary switch is not off.		Set Word Ctr to 1 for CPU scan or to 128 (Hex 80) for bus scan . Set Cmnd Ctr to 0 if block scan is off, or to 4 if block scan is
Initial Selection	SR 2	1,3	0	16	2250 Adr on Bus Out		Reset SR 18. Set Bus Gate Triggers if Bus display
	SR 3	1,3,4	0	16	2250 Adr on Bus Out Address Out		
	SR 4	1,3,4,5	0	16	2250 Adr on Bus Out Address Out Sel Out/Hold Out		
	Operational In	1,5	0	16	Sel Out/Hold Out		
	Address In	1,5,6	0	16	Sel Out/Hold Out		Command is 'Set BAC and Stop' (Hex 07)
					— Op In — Adr In — 2250 Adr on Bus In Cmnd on Bus Out		
	SR 6	1,5,6,7	0	16	Sel Out/Hold Out Op In		
Send 'Set Buffer					— Adr In — 2250 Adr on Bus In Cmnd on Bus Out Command Out		
Address and Stop' Command to 2250	Not Address In	1,5	0	16	Sel Out/Hold Out — Op In		
	Status In, Not Chan End, Not Dev End	1,5,8	0	16	Sel Out/Hold Out		
	NOT BEY LIIU				— Status Byte on Bus In — Status In		
	Not Status In	1,5,8,9	1	16	Service Out Sel Out/Hold Out		5. 6
	1101 310103 111	1,5,0,7	'	10	Op In Service Out		Step Command Counter
	SR 9 Delayed	1,5,10	1	16	Sel Out/Hold Out		,
					— Op In Cmnd Adr Byte on Bus Out		
	Service In	1,5,10,8	1	16	Sel Out/Hold Out		First byte of starting address to 2250,
					— Op In Cmnd Adr Byte on Bus Out Service In Service Out		First byte is high-order byte. Complete address: CPU Scan, 0000; Bus Scan, 2176 (Hex 0880).
	Not Service In	1,5,10,8,9	2	16	Sel Out/Hold Out		Step Command Counter
Send Command Address (2 bytes)		,,,,,,,			— Op In Cmnd Adr Byte on Bus Out		The second secon
	50001				Service Out		
	SR 9 Delayed	1,5,10	2	16	Sel Out/Hold Out Op In		
	Service In	1,5,10,8	2	16	Cmnd Adr Byte on Bus Out Sel Out/Hold Out		Second byte of starting address to 2250
	Jelvice III	1,3,10,6		10	— Op In Cmnd Adr Byte on Bus Out		Second byte of starting address to 2230
					Service In Service Out		
	Not Service In	1,5,10,8,9	3	16	Sel Out/Hold Out		Step Command Counter
					— Op In Cmnd Adr Byte on Bus Out		
	SR 9 Delayed	1,5	3	16	Service Out Op In Sel Out/Hold Out		
	Status In , Chan End ,	1,5,11	3	16	Sel Out/Hold Out		
Ending Sequence	Device End				— Op In Service Out		
(Receive Status Byte)	Not Status In	1	3	16	— Op In		
	Not Op In	1,3	3	16	2250 Adr on Bus Out		
nitial Selection	SR 3	1,3,4	3	16	2250 Adr on Bus Out Address Out	_	
mindi seleciion	SR 4	1,3,4,5	3	16	2250 Adr on Bus Out		
					Address Out Sel Out/Hold Out	_	
	Operational In	1,5	3	16	Sel Out/Hold Out — Op In		
	Address In	1,5,6	3	16	Sel Out/Hold Out		Command is 'Write' (Hex 01)
					Op In Address In Cmnd Byte on Bus Out		
	SR 6	1,5,6,7	3	16	Sel Out/Hold Out Op In Address In		
					Cmnd Byte on Bus Out Command Out		
	NI.AII	, ,	0	1/			
	Not Address In	1,5	3	16	Sel Out/Hold Out Op In		
end 'Write' Command	Status In	1,5,8	3	16	Sel Out/Hold Out Op In Status In		
2250					Status Byte on Bus In Service Out		
	Not Status In	1,5,8,9	4	16	Sel Out/Hold Out Op In Service Out		Step Command Counter
	Reset SR 8, SR 9	1,5	4	16	Sel Out/Hold Out — Op In		
	Service In	1,5,12	4	16	Sel Out/Hold Out		Start Format Ring
					— Op In — Service In		
Counter Reset • 8 Ser 2250 Address 9 Ste Address Out 10 Con	rvice Out 1 Write p Cmnd Ctr 2 Write mmand Address 3 Write	Command Counter BAC and Stop Cmnd e starting adr (byte 1) e starting adr (byte 2) e Command Regen (set BAC and Start)		<u>Format Ring</u> Format Ring Comple	ted		* Buffer Address Counter (BAC): CPU Scan, set to 4144 (Hex 1030) Bus Scan, set to 6420 (Hex 1914)

				T	
Operation	Event	Scan Ring	Command Counter	Format Ring	Interface Signals Notes MC 2250
	SR 12	1,5,12	4	1,16	— Op In — Service In
	FR 1 (Format Ring 1)	1,5,12	4	2	— Op In — Service In
•	FR 2	1,5,12	4	2,3	SM Byte on Bus Out —— Sel Out/Hold Out —— Send SM Byte to 2250 (Hex 2A) Op In —— Service In
Send SM and ECM Bytes to 2250	Not Service In	1,5,12	4	2,3,T	Service Out —— SM Byte on Bus Out ——
		, , ,		2,0,1	Sel Out/Hold Out —— Op In Service Out —— SM Byte on Bus Out ——
	Timing Trigger	1,5,12	4	4,T	— Op In ECM Byte on Bus Out —
	Service In	1,5,12	4	4,3	Sel Out/Hold Out — Send ECM Byte to 2250 (Hex 40) ECM Byte on Bus Out — Service Out —
	Not Service In	1,5,12	4	4,3,T	Service In Sel Out/Hold Out Op In
					ECM Byte on Bus Out —— Service Out ——
	T				*BAC is incremented by 20 in two steps, first by 4 and then by 16.
	Timing Trigger	1,5,12	4	5,T	Sel Out/Hold Out —— Op In Left Hex Char on Bus Out ——
	Service In	1,5,12	4	5,3	Sel Out/Hold Out — .
Send Left Hex Char to 2250					Service In Service Out Left Hex Char on Bus Out .
	Not Service In	1,5,12	4	5,3,T	Sel Out/Hold Out — Op In
					Service Out —— Left Hex Char on Bus Out ——
	Timing Trigger	1,5,12	4	6,⊺	Sel Out/Hold Out — Op In
Send Right Hex Char	Service In	1,5,12	4	6,3	Right Hex Char on Bus Out —— Sel Out/Hold Out —— Op In
to 2250					— Service In Service Out — Right Hex Char on Bus Out —
	Not Service In	1,5,12	4	6,3,T	Sel Out/Hold Out —— Op In Service Out —— Right Hex Chor on Bus Out ——
	Timing Trigger	1,5,12	4	7,1	Sel Out/Hold Out —— Op In Blank or Asterisk on Bus Out ——
Send Blank or Asterisk to 2250	Service In	1,5,12	4	7,3	Sel Out/Hold Out —— Op In —— Service In
	N. S. J.	1.5.10		7.0.7	Service Out —— Blank or Asterisk on Bus Out ——
	Not Service In	1,5,12	4	7,3,T	Sel Out/Hold Out —— Op In Service Out —— Blank or Asterisk on Bus Out ——
	Timing Trigger	1,5,12	4	10,T	Sel Out/Hold Out —
					— Op In Null on Bus Out —
Send Null Character to 2250	Service In	1,5,12	4	10,3	Sel Out/Hold Out —— Op In —— Service In Service Out ——
	Not Service In	1.5.10		10.0.7	Null on Bus Out ——
	NOT Service in	1,5,12	4	10,3,T	Sel Out/Hold Out —— Op In Service Out —— Null on Bus Out ——
One-up Byte Counter	Timing trigger and blank or asterisk on bus out, or timing trigger and null on bus out	1,5,12	4	8,Т	Sel Out/Hold Out —— Op In
Set Byte Counter to 4	FR 8, Format B, byte counter less than 4, this byte not used	1,5,12	4	9	— Op In
Scan Ring 15 Scan Run 25 Sel/Hold Out 26 Run Format	Command Counter 4 Start Regen Cmnd (Set BAC and Start)	1 Reset Byte Ctr 2 Set Mode Cmnd 1 3 Service Out Form 4 ECM Command 5 Sel Left Hex Ch 6 Sel Right Hex Ch 7 Blank or Asterisk 16 Format Co T Timing Ti	nat 9 Byte Co 10 Null or r 11 Set Mo ar 12 Transfe 13 Transfe	ter tr to 4 n Bus Out de Cmnd 2 r	

DIAGRAM 5-513. CRT DISPLAY, CPE OR BUS REGISTERS (SHEET 5 OF 7)

Operation	Event	Scan Ring	Command Counter	Format Ring	мс	Interface Signals	2250	Notes
	FR 8 or 9	1,5,12	4	11	Op In	Sel Out/Hold Out		
	Service In	1,5,12	4	11.0		SM Byte on Bus Out		
	SCIVICE III	1,5,12	4	11,3	Op In Service In	Sel Out/Hold Out		Send SM Byte to 2250 (Hex 2A)
						SM Byte on Bus Out Service Out		
	Not Service In	1,5,12	4	11,3,Т	Op In	Sel Out/Hold Out		
						SM Byte on Bus Out Service Out		
	Timing trigger	1,5,12	4	12,T	- Op In	Sel Out/Hold Out	_	BAC Incremented by 16 (FR12)
	Service In	1,5,12	4	12,3		Transfer Byte 1 on Bus Out Sel Out/Hold Out		Seed To 16 O 1 1 2250 (II 55)
		1,5,12	7	12,0	Op In Service In			Send Transfer Order to 2250 (Hex FF)
Send Transfer Order						Transfer Byte 1 on Bus Out Service Out		
and two address bytes to 2250	Not Service In	1,5,12	4	12,3,T	Op In	Sel Out/Hold Out		
						Transfer Byte 1 on Bus Out Service Out		
	Timing trig ģ er	1,5,12	4	13,Т	Op In	Sel Out/Hold Out		
	Service In	1,5,12	4	13,3		Transfer Byte 2 on Bus Out Sel Out/Hold Out		Send transfer address (first of two bytes) to
		1,72,12	,	,.	Op In Service In			2250. MC BAC is stored in 2250 storage. First byte is high order; second is low order.
						Transfer Byte 2 on Bus Out Service Out		
	Not Service In	1,5,12	4	13,3,Т	Op In	Sel Out/Hold Out		
						Transfer Byte 2 on Bus Out Service Out		
	Timing trigger	1,5,12	4	14,T	Op In	Sel Out/Hold Out	_	
	Service In	1,5,12	4	14,3		Transfer Byte 3 on Bus Out Sel Out/Hold Out		Send transfer address (second of two bytes) t
					Op In Service In			2250. This is the low-order eight bits of MC BAC.
						Transfer Byte 3 on Bus Out Service Out		
	Not Service In	1,5,12	4	14,3T	Op In	Sel Out/Hold Out		
						Transfer Byte 3 on Bus Out Service Out	_	
	Tining Adams	1.5.12	,	15.7		5.1.0.4/1.1.0.4		Shar World Country
	Timing trigger	1,5,12	4	15,T	— Op In	Sel Out/Hold Out		Step Word Counter
One-up Word Counter,	Not timing trigger	1,5,12	4	16	Op In	Sel Out/Hold Out		Format ring completed
Restart Format Ring	FR 16	1,5,13	4	16	Op In	Sel Out/Hold Out		Restart format ring
	SR 13	1,5,12	4	1	Op In	Sel Out/Hold Out		Run format ring. Reset byte counter.
	Timing trigger	1,5,12	4	15,T	Op In	Sel Out/Hold Out		Last Word Count: CPU, 80 (Hex 50) Bus, 182 (Hex B6)
One-up Word Counter (Last Word Used)	Not timing trigger	1,5,12	4	16		Sel Out/Hold Out		
3000					— Op In			
iignal End of Data o 2250	Service In	1,5,12,7	4	16	0.1.	Sel Out/Hold Out		Command Out causes 2250 to drop Service I and send Status In with Channel End and De
0 1100			,		— Op In — Service In	Command Out		End
	Not Service In	1,5	4	16		Sel Out/Hold Out		
	Status In, Chan End, Device End	1,5,11	4	16	Op In	Sel Out/Hold Out		
					Op In Status Byte on Status In	Bus In		
Inding Se q uence					- Status in	Service Out		
	SR 11	1,11	4	16	— Op In — Status Byte on	Bus In		
					Status In	Service Out		
	Not Status In	1	4	16	Op In			
	Not Operational In	1,3	4	16		2250 Adr on Bus Out 2250 Adr on Bus Out		
	SR 3	1,3,4				Address Out		
Send Start Regeneration	SR 4	1,3,4,5	4	16		2250 Adr on Bus Out Address Out Sel Out/Hold Out	_	
Command to 2250	Operational In	1,5	4	16		Sel Out/Hold Out	_	
			4	16	Op In	Sel Out/Hold Out		Command Byte: Set Buffer Address and
	Address In	1,5,6	,		Op In Address In			Start (Hex 27)
	50./	1547	4	16		Cmnd Byte on Bus Out		
	SR 6	1,5,6,7	4	10	— Op In — Address In	Sel Out/Hold Out		
					Address In	Cmnd Byte on Bus Out Command Out		
Scan Ring		and Counter		Format Ring				
		egen Command	3 Service Out		insfer Adr 2 p Word Counter			

DIAGRAM 5-513. CRT DISPLAY, CPE OR BUS REGISTERS (SHEET 6 OF 7)

		T	Command	Format		1	
Operation	Event	Scan Ring	Counter	Ring	Interface Signals MC	2250	Notes
	Not Address In	1,5	4	16	Sel Out/Hold Out		
Send Start Regeneration Command to 2250 (continued)	Status In, Not Chan End, Not Device End	1,5,8	4	16	— Op In — Status In — Status Byte on Bus In — Service Out	_	
	Not Status In	1,5,8,9	5	16	— Op In Sel Out/Hold Out	_	Step Command Counter
	SR 9 Delayed	1,5,10	5	16	Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out	_	
	Service In	1,5,10,8	5	16	Sel Out/Hold Out Op In Service In Cmnd Adr Byte on Bus Out Service Out	=	First byte of start regeneration address to 2250. First byte is high–order byte. Complete Address: CPU Scan, 0000 Bus Scan, 2176 (Hex 0880).
Send Command Address	Not Service In	1,5,10,8,9	6	16	Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out Service Out	_	Step Command Counter
(2 Bytes) to 2250	SR 9 Delayed	1,5,10	6	16	Sel Out/Hold Out Op In Cmnd Adr Byte (2) on Bus Out	_	
	Service In	1,5,10,8	6	16	Sel Out/Hold Out Op In Service In Cmnd Adr Byte (2) on Bus Out Service Out		Second byte of start regeneration address to 2250
	Not Service In	1,5,10,8,9	7	16	— Op In Cmnd Adr Byte (2) on Bus Out Service Out		Step Command Counter
	SR 9 Delayed	1,5	7	16	Sel Out/Hold Out Op In		
	Status In, Chan End, Device End	1,5,11	7	16	Sel Out/Hold Out Op In Status Byte on Bus In Status In Service Out		
Ending Sequence (End of Scan)	SR 11	1,5,11,18	7	16	— Op In — Status Byte on Bus In — Status In — Status In		
	SR 18	11,18	7	16	Op In Status Byte on Bus In Status In Status In		
	Not Status In	18	7	16			End of Operation
Scan Ring 1 Scan Run 2 Counter Reset 3 2250 Address 4 Address Out 5 Sel/Hold Out 6 Command Byte 7 Commond Out 8 Service Out 9 Step Cmnd Ctr 11 Command Address 11 Service Out Stop 12 Run Format 13 Restart Format 13 Restart Format 18 Scan Ring Completed	Command Counter 0 Set BAC and Stop Cmnd 1 Write starting adr (byte 1) 2 Write starting adr (byte 2) 3 Write Command 4 Start Regen Command (Set BAC and Start) 5 Start Regen Adr (byte 1) 6 Start Regen Adr (byte 2) 7 Unused	1 Reset M 2 Set M 3 Servic 4 ECM C 5 Sel Le 6 Sel Ri 7 Blank 8 Step B 9 Byte C 10 Null c 11 Set M 12 Transf 13 Transf	ode Cmnd 1 te Out Format Command If Hex Char ght Hex Char or Asterisk tyte Counter Ctr to 4 on Bus Out ode Cmnd 2 er er Adr 1 er Adr 2 Vord Counter t Completed				

DIAGRAM 5-513. CRT DISPLAY, CPE OR BUS REGISTERS (SHEET 7 OF 7)





DIAGRAM 5-514. CRT STORAGE DISPLAY (SHEET 1 OF 7)



Operation	Event	Scan Ring	Command Counter	Format Ring	Interface Signals	2250	Notes
	Scan Key or CPU Stop	1		16	Op Out	_	Set BAC to 7818 (Hex 1E8A)
	SR 1 (Scan Ring 1)	1,2	0	16	Op Out Note: Operational Out remains active as long as CRT Display rotary switch is not off.		Set Command Counter to 0, or set to 4 if block scan switch is on . Set Word Counter to 0.
	SR 2	1,3	0	16	2250 Adr on Bus Out		Reset SR 18 if on
Initial Selection	SR 3	1,3,4	0	16	2250 Adr on Bus Out Address Out	=	
	SR 4	1,3,4,5	0	16	2250 Adr on Bus Out Address Out Sel Out/Hold Out	=	
	Operational In	1,5	0	16	Sel Out/Hold Out		
	Address In	1,5,6	0	16	Op In Adr In 2250 Adr on Bus In Cmnd on Bus Out		
Send 'Set Buffer Address and Stop' Command to 2250	SR 6	1,5,6,7	0	16	Sel Out/Hold Out Op In Adr In 2250 Adr on Bus In Cmnd on Bus Out Command Out	_	
	Not Address In	1,5	0	16	Sel Out/Hold Out		
	Status In, Not Chan End, Not Device End	1,5,8	0	16	Sel Out/Hold Out Op In Status Byte on Bus In Status In Service Out		
	Not Status In	1,5,8,9	1	16	Sel Out/Hold Out Op In Service Out		Step Command Counter
	SR 9 Delayed	1,5,10	1	16	Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out	_	,
	Service In	1,5,10,8	1	16	— Op In Cmnd Adr Byte on Bus Out Service In Service Out		First byte of starting address to 2250. First byte is high-order byte . Complete address is 2176 (Hex 0880).
Send Command Address (2 bytes)	Not Service In	1,5,10,8,9	2	16	— Op In Cmnd Adr Byte on Bus Out Service Out		Step Command Counter
(2 bytes)	SR 9 Delayed	1,5,10	2	16	Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out	_	
	Service In	1,5,10,8	2	16	— Op In Cmnd Adr Byte on Bus Out Service In Service Out		Second byte of starting address to 2250
	Not Service In	1,5,10,8,9	3	16	— Op In Cmnd Adr Byte on Bus Out Service Out	_	Step Command Counter
	SR 9 Delayed	1,5	3	16	— Op In		
Ending Sequence (Receive Status Byte)	Status In, Chan End, Device End	1,5,11	3	16	Sel Out/Hold Out Op In Service Out		
	Not Status In	1	3	16	— Op In		
	Not Operational In	1,3	3	16	2250 Adr on Bus Out		
	SR 3	1,3,4	3	16	2250 Adr on Bus Out Address Out		
Initial Selection	SR 4	1,3,4,5	3	16	2250 Adr on Bus Out Address Out Sel Out/Hold Out	_	
	Operational In	1,5	3	16	Sel Out/Hold Out		
	Address In	1,5,6	3	16	Sel Out/Hold Out Op In Address In Cmnd Byte on Bus Out	_	Command is 'Write' (Hex 01)
	SR 6	1,5,6,7	3	16	Op In Address In Cmnd Byte on Bus Out Command Out	_	
	Not Address In	1,5	3	16	Sel Out/Hold Out		
Send 'Write' Command to 2250	Status In	1,5,8	3	16	Op In Sel Out/Hold Out Op In Status In Status Byte on Bus In		
	Not Status In	1,5,8,9	4	16	Service Out Sel Out/Hold Out Op In		Step Command Counter
	SR 9	1,5,8,9,14	4	16	Service Out Sel Out/Hold Out Op In	and the latest and th	
	Reset SR 8, SR 9	1,5,14	4	16	Service Out Sel Out/Hold Out Op In		
	SR 14	1,5,14,12	4	16	Op In Sel Out/Hold Out	_	Start Format Ring
2 Counter Reset 9 Str. 3 2250 Address 10 Cc 4 Address Out 11 Se 5 Sel/Hold Out 12 Ru 6 Command Byte 14 Str.	SR 14 Command C ervice Out ep Cmnd Ctr ommand Adr rvice Out Stop on Format Ring orage Display, Transfer CAR	ounter Stop Cmnd g Adr (byte 1) g Adr (byte 2)	Format Ring 16 Format Ring Con	1			•

DIAGRAM 5-514. CRT STORAGE DISPLAY (SHEET 4 OF 7)

Operation	Event	Scan Ring	Command Counter	Format Ring	Interface Signals MC 2250	Notes
	SR 12	1,5,12,(14 or 16) See Note	4	1,16	Sel Out/Hold Out — Reset Byte Counter	transfer CAR or CBR to
	FR 1 (Format Ring 1)	1,5,12,(14 or 16)	4	2	Sel Out/Hold Out — BAC incremented — Op In — Service In	oy 2 (FR 2)*
	FR 2	1,5,12,(14 or 16)	4	2,3	SM Byte on Bus Out —— Sel Out/Hold Out —— Send SM Byte to 2 —— Op In	250 (Hex 2A)
		1.0,			Service In Service Out — SM Byte on Bus Out —	
Send SM and ECM Bytes to 2250	Not Service In	1,5,12,(14 or 16)	4	2,3,T	Sel Out/Hold Out —— Op In Service Out ——	
	Timing Trigger	1,5,12,(14 or	4	4,T	SM Byte on Bus Out —— Sel Out/Hold Out ——	
,		16)			— Op In ECM Byte on Bus Out —	
	Service In	1,5,12,(14 or 16)	4	4,3	Sel Out/Hold Out — Send ECM Byte to ECM Byte on Bus Out — Service Out —	2250 (Hex 41)
	Not Service In	1,5,12,(14 or	4	4,3,T	Service In Sel Out/Hold Out	
		16)			— Op In ECM Byte on Bus Out — Service Out —	
	Timing Trigger	1,5,12,(14 or 16)	4	5,T	Sel Out/Hold Out — Op In	
	Service In	1,5,12,(14 or	4	5,3	Left Hex Char on Bus Out —— Sel Out/Hold Out ——	
Send Left Hex Char to 2250		16)			— Op In — Service In Service Out — Left Hex Char on Bus Out —	
	Not Service In	1,5,12,(14 or 16)	4	5,3,T	Sel Out/Hold Out — Op In	•
					Service Out —— Left Hex Char on Bus Out ——	
	Timing Trigger	1,5,12,(14 or 16)	4	6,T	Sel Out/Hold Out —— Op In Right Hex Char on Bus Out ——	
Send Right Hex Char to 2250	Service In	1,5,12,(14 or 16)	4	6,3	Sel Out/Hold Out — Op In Service In Service Out —	
	Not Service In	1,5,12,(14 or 16)	4	6,3,T	Right Hex Char on Bus Out —— Sel Out/Hold Out —— Op In Service Out ——	
		,			Right Hex Char on Bus Out ——	
	Timing Trigger	1,5,12,(14 or 16)	4	7,1	Sel Out/Hold Out — Op In Blank or Asterisk on Bus Out —	
Send Blank or	Service In	1,5,12,(14 or 16)	4	7,3	Sel Out/Hold Out — Op In	
Asterisk to 2250						
•	Not Service In	1,5,12,(14 or 16)	4	7,3,T	Sel Out/Hold Out Service Out	
					Blank or Asterisk on Bus Out ——	
	Timing Trigger	1,5,12,(14 or 16)	4.	10,T	Sel Out/Hold Out —— Op In Null on Bus Out ——	
Send Null Character to 2250	Service In	1,5,12,(14 or 16)	4	10,3	Sel Out/Hold Out —— Op In	
(Null sent following third byte of address)					Service Out — Null on Bus Out —	
	Not Service In	1,5,12,(14 or 16)	4	10,3,T	Sel Out/Hold Out —— Op In Service Out ——	-
					Null on Bus Out ——	
One-up Byte Counter	Timing trigger and blank or asterisk on bus out, or timing trigger and null on bus out	1,5,12,(14 or 16)	4	8,T	Sel Out/Hold Out —— Op In	
	Command Counter Format R					ited by 10 in two steps,
	Vrite Command 1 Reset Byte tart Regen Cmnd (Set BAC and Start) 3 Service Or 4 ECM Cmnc 5 Sel Left H 6 Sel Right 8 Step Byte 16 Format Cor T Timing Trig	Cmnd 1 ut Format d ex Char Hex Char Ctr mpleted			first by 2 and th	sy 0.

DIAGRAM 5-514. CRT STORAGE DISPLAY (SHEET 5 OF 7)


Note: SR 14 is on when Format Ring is transferring CAR to 2250. SR 16 is on when Format Ring is transferring CBR (storage data) to 2250.

Operation	Event	Scan Ring	Command Counter	Format Ring	мс	Interface Signals	2250	Notes
	FR 8 and Byte Ctr 0 or FR 8, FR 14 (Addr Seq) and Byte Ctr 2	1,5,12,(14 or 16)	4	11	_	Sel Out/Hold Out Op In SM Byte on Bus Out		
	Service In	1,5,12,(14 or	4	11,3		Sel Out/Hold Out Op In		Send SM Byte to 2250 (Hex 2A)
		16)			_	Service In SM Byte on Bus Out Service Out	_	
	Not Service In	1,5,12,(14 or	4	11,3,T		Sel Out/Hold Out		
		16)				Op In SM Byte on Bus Out Service Out		
	Timing Trigger	1,5,12,(14 or 16)	4	12,T		Sel Out/Hold Out		FR 12 turns off SR 12. BAC Incremented by 8 (FR 12)
				10.0	_	Transfer Byte 1 on Bus Out		5, C ()
	Service In	1,5,(14 or 16)	4	12,3	=	Sel Out/Hold Out Op In Service In		
						Transfer Byte 1 on Bus Out Service Out	=	
	Not Service In	1,5,(14 or 16)	4	12,3,T	-	Sel Out/Hold Out Op In		
Send Transfer Order and Two Address Bytes to 2250						Transfer Byte 1 on Bus Out Service Out		
	Timing Trigger	1,5,(15 or 16)	4	13,T	_	Sel Out/Hold Out Op In Transfer Byte 2 on Bus Out		FR 13 turns on SR 15 and turns off SR 14. SR 14 resets SR 16 (see note).
	Service In	1,5,(14 or 15)	4	13,3		Sel Out/Hold Out		Send transfer address (first of two bytes) to 2250. MC BAC is stored in 2250 storage.
						Service In Transfer Byte 2 on Bus Out		First byte is high order; second is low order
	Not Service In	1,5,(14 or 15)	4	13,3,T	-	Service Out Sel Out/Hold Out		
	rior service in	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	·	15,5,1	-	Op In Transfer Byte 2 on Bus Out		
	Timing Trigger	1,5,(14 or 15)	4	14,T		Service Out Sel Out/Hold Out		
	<u> </u>					Op In Transfer Byte 3 on Bus Out		
	Service In	1,5,(14 or 15)	4	14,3	_	Sel Out/Hold Out Op In		Send transfer address (second of two bytes) to 2250. This is the low-order eight bits
						Service In Transfer Byte 3 on Bus Out Service Out		of MC BAC.
	Not Service In	1,5,(14 or 15)	4	14,3,T		Sel Out/Hold Out Op In		
						Transfer Byte 3 on Bus Out Service Out		
One-up Word Counter, Format Ring Complete	Timing Trigger	1,5,(14 or 15)	4	15,T	_	Sel Out/Hold Out Op In		Actual stepping of the word counter is blocked on storage display
	Not Timing Trigger	1,5,(14 or 15)	4	16	_	Sel Out/Hold Out	-	
		T		1	1			
	Fetch Request	1,5,15	4	16	_	Sel Out/Hold Out Op In Service In		
End of Address Sequence Restart Format Ring	Fetch Completed	1,5,15,16	4	16		Sel Out/Hold Out Op In Service In		Fetched double word is set into the CBR. CAR is incremented by one double word. The SPAD counter is incremented by 1.
	SR 16	1,5,12,16	4	16	+-	Sel Out/Hold Out		Begin data sequence to transfer CBR to
						Op In Service In		2250 storage
End of Data Sequence,	FR 16	1,5,12,14	4	16		Sel Out/Hold Out		Set SR 12. Restart format ring. Begin
Restart Format Ring						Op In		address sequence to transfer CAR to 2250 storage.
	FR 16 and Last Word Fetched	1,5,18	4	16		Sel Out/Hold Out Op In		'Last Word Fetched' condition is brought up when SPAD equals 0000
End of Data Sequence, Last Word Fetched	Service In	1,5,18,7	4	16		Sel Out/Hold Out		Command Out causes 2250 to drop Service In and send Status In with Channel End
					<u> =</u>	Op In Service In		and Device End
	Not Service In	1,5,18	4	16		Sel Out/Hold Out		
	Status In, Chan End, Device End	1,5,18,11	4	16	_	Sel Out/Hold Out Op In Status Byte on Bus In		
Ending Sequence					1-	Status In Service Out		
	SR 11	1,11,18	4	16	=	Op In Status Byte on Bus In		
					 -	Status In Service Out		
	Not Status In	1,18	4	16		Op In		
Scan Ring	Command Counter	Format Rin	9					
1 Scan Run 5 Sel/Hold Out	4 Start Regen Cmnd (Set BAC and Start)	3 Service Out 11 Set Mode Cm	- Format					
11 Service Out Stop 14 Sto Disp, Trf CAR	(set BAC and Start)	12 Transfer 13 Transfer Add	ress 1					
15 Fetch Request 16 Sto Disp, Trf CBR		14 Transfer Adr15 Step Word Co	2 ounter					
18 Scan Ring Completed		16 Format Comp T Timing Trigge				R 14 is on when Format Ring is transferring (R 16 is on when Format Ring is transferring (

DIAGRAM 5-514. CRT STORAGE DISPLAY (SHEET 6 OF 7)

Operation	Event	Scan Ring	Command Counter	Format Ring	Interface Signals	2250	Notes
	Not Operational In	1,3,18	4	16	2250 Adr on Bus Out		
	SR 3	1,3,4	4	16	2250 Adr on Bus Out Address Out	_	
	SR 4	1,3,4,5	4	16	2250 Adr on Bus Out Address Out Sel Out/Hold Out		
	Operational In	1,5	4	16	Sel Out/Hold Out		
	Address In	1,5,6	4	16	Sel Out/Hold Out Op In Address In Cmnd Byte on Bus Out		Command Byte: Set Buffer Address and Start (Hex 27)
Send Start Regeneration Command to 2250	SR 6	1,5,6,7	4	16	Sel Out/Hold Out Op In Address In Cmnd Byte on Bus Out		
	Not Address In	1,5	4	16	Command Out Sel Out/Hold Out Op In	_	
	Status In, Not Chan End, Not Device End	1,5,8	4	16	Sel Out/Hold Out Op In Status In Status Byte on Bus In Service Out		
	Not Status In	1,5,8,9	5	16	Sel Out/Hold Out Op In Service Out	_	Step Command Counter
	SR 9 Delayed	1,5,10	5	16	Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out	_	
	Service In	1,5,10,8	5	16	Sel Out/Hold Out Op In Service In Cmnd Adr Byte on Bus Out		First byte of start regeneration address to 2250. First byte is high-order byte. Complete address is 2176 (Hex 0880).
	Not Service In	1,5,10,8,9	6	16	Service Out Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out		Step Command Counter
Send Command Address (2 bytes) to 2250	SR 9 Delayed	1,5,10	6	16	Service Out Sel Out/Hold Out Op In Cmnd Adr Byte (2) on Bus Out		
	Service In	1,5,10,8	6	16	Sel Out/Hold Out Op In Service In Cmnd Adr Byte (2) on Bus Out Service Out		Second byte of start regeneration address to 2250
	Not Service In	1,5,10,8,9	7	16	Sel Out/Hold Out Op In Cmnd Adr Byte (2) on Bus Out Service Out	_	Step Command Counter
	SR 9 Delayed	1,5	7	16	Sel Out/Hold Out	_	
Ending Sequence (End of Scan)	Status In , Chan End , Device End	1,5,11	7	16	Sel Out/Hold Out Op In Status Byte on Bus In Status In Service Out		
	SR 11	1,5,11,18	7	16	Op In Status Byte on Bus In Status In Service Out	_	
	SR 18	11, 18	7	16	Op In Status Byte on Bus In Status In Service Out	_	
	Not Status In	18	7	16			End of Operation
3 2250 Address 9 Step 4 Address Out 10 Cor 5 Sel/Hold Out 11 Serv	vice Out 4 Start Ri p Command Counter (Set E mmand Address 5 Start Ri	mand Counter egen Cmnd AC and Start) egen Adr (byte 1) egen Adr (byte 2)	Format Ring	_			

DIAGRAM 5-514. CRT STORAGE DISPLAY (SHEET 7 OF 7)






DIAGRAM 5-515. CRT MESSAGE DISPLAY (SHEET 2 OF 6)




DIAGRAM 5-515. CRT MESSAGE DISPLAY (Sheet 3 OF 6)

Operation	Event	Scan Ring	Counter	Triggers	MC Interface Signals	2250	Notes
	12 Field contains bit 8 and not bit 9				Op Out Note: Operational Out remains active as long a: Display rotary switch is not off.	 : CRT	CRT Display Rotary Switch must be in the 'Message Display' position
Diagnose Instruction	MCW is fetched and set into the CBR						
	MCW is transferred from CBR to CXR. MCW should be all zeros except for the count field (52-63)						CXR bits 52-63 are transferred to CAR bits 17-28
	Start Message Display (From Diagnose Instruction)	. 1		SMD			Reset Scan Ring and Byte Counter. Start Scan Ring.
	SR 1 (Scan Ring 1)	1,2	0		-		Set Command Counter to 0, or set to 4 if block scan switch is on
	SR 2	1,3	0		2250 Adr on Bus Out		ii block scall switch is dif
nitial Selection	SR 3	1,3,4	0		2250 Adr on Bus Out Address Out		
	SR 4	1,3,4,5	0		2250 Adr on Bus Out Address Out Sel Out/Hold Out		
	Operational In	1,5	0		Sel Out/Hold Out		
	Address In	1,5,6,7	0		Sel Out/Hold Out		
	SR 6	15/7			2250 Adr on Bus In Cmnd on Bus Out		
	5K 0	1,5,6,7	0		Sel Out/Hold Out — Op In — Addr In — 2250 Adr on Bus In		
Send 'Set Buffer Address and				•	Cmnd on Bus Out Command Out		
Stop' Command to 2250	Not Address In	1,5	0		Sel Out/Hold Out		
	Status In, Not Chan End, Not Device End	1,5,8	0		Sel Out/Hold Out Op In Status Byte on Bus In		
					Status In Service Out		•
	Not Status In	1,5,8,9	1		Sel Out/Hold Out Op In Service Out		Step Command Counter
	SR 9 Delayed	1,5,10	1		Sel Out/Hold Out		
					Op In Cmnd Adr Byte on Bus Out		
	Service In	1,5,10,8	1		Sel Out/Hold Out		First byte of starting address to 2250. F byte is high-order byte. Complete add is 0000.
	Not Service In	1,5,10,8,9	2		Sel Out/Hold Out Op In . Cmnd Adr Byte on Bus Out Service Out	_	Step Command Counter
Send Command Address (2 bytes)	SR 9 Delayed	1,5,10	2		Sel Out/Hold Out Op In Cmnd Adr Byte on Bus Out		
	Service In	1,5,10 8	2		Sel Out/Hold Out		Second byte of starting address to 2250
					— Op In Cmnd Adr Byte on Bus Out Service In Service Out		
	Not Service In	1,5,10,8,9	3		Sel Out/Hold Out	_	Step Command Counter
					Cmnd Adr Byte on Bus Out Service Out		
	SR 9 Delayed	1,5	3		Sel Out/Hold Out		
Ending Sequence (Receive Status Byte)	Status In, Chan End, Device End	1,5,11	3		Sel Out/Hold Out Op In Service Out	_	
	Not Status In	1	3		— Op In		
	Not Operational In	1,3	3		2250 Adr on Bus Out 2250 Adr on Bus Out		
Initial Selection	SR 3				Address Out 2250 Adr on Bus Out		
	SR 4	1,3,4,5	3		Address Out Sel Out/Hold Out		
	Operational In	1,5	3		Sel Out/Hold Out		
Send 'Write' Command to 2250	Address In	1,5,6	3		Sel Out/Hold Out Op In Address In		Command is 'Write' (Hex 01)
	SR 6	1,5,6,7	3		Cmnd Byte on Bus Out Sel Out/Hold Out		
	Jn U	.,5,5,7			Op In Address In Cmnd Byte on Bus Out Command Out	_	
	Not Address In	1,5	3		Sel Out/Hold Out		
	Status In	1,5,8	3		Sel Out/Hold Out Op In Status In Status Byte on Bus In		
i				1	Service Out		


DIAGRAM 5-515. CRT MESSAGE DISPLAY (SHEET 4 OF 6)


Operation	Event	Scan Ring	Command Counter	Message Display Triggers	MC	Interface Signals	2250	Notes
	Not Status In	1,5,8,9	4			Sel Out/Hold Out Op In Service Out		Step Command Counter
Send 'Write' Command to 2250 (continued)	SR 9	1,5,8,9	4	MFR		Sel Out/Hold Out Op In		Fetch request for double word addressed by CAR
	Reset SR 8, SR 9	1,5	4	MFR		Service Out Sel Cut/Hold Out Op In		
	MFR	1,5	4	MFR, MGD		Sel Out/Hold Out		Gate CBR byte selected by byte counter directly to Bus Out. Reset 'Remember
Fetch first double word of message	Fetch Complete	1,5	4	MFR, MGD		CBR Byte on Bus Out Sel Out/Hold Out		Sequence' if on. Set fetched double word into CBR.
						CBR Byte on Bus Out		Advance CAR by one double word.
	Service In	1,5	4	MFR, MGD, MSO		Sel Out/Hold Out		
						Service In CBR Byte on Bus Out Service Out		
	MSO	1,5	4	MGD, MSO		Sel Out/Hold Out Op In Service In		Data byte set into 2250 storage. Fetch Request reset.
Send first data byte of any word to 2250						CBR Byte on Bus Out Service Out		
	Not Service In	1,5	4	MGD, MSO, SBC		Sel Out/Hold Out Op In CBR Byte on Bus Out		Step Byte Counter
	SBC	1,5	4	MGD, SBC,		Service Out Sel Out/Hold Out Op In		Reset Message Service Out. Set Remember Sequence Latch.
	Not MSO	1,5	4	MGD,RS		CBR Byte on Bus Out Sel Out/Hold Out		Reset Step Byte Counter Latch
,			i			Op In CBR Byte on Bus Out		
	Service In	1,5	4	MGD, RS, MSO		Sel Out/Hold Out Op In Service In		
						CBR Byte on Bus Out Service Out	_	•
	MSO	1,5	4	MGD,RS,MSO		Sel Out/Hold Out Op In Service In		Data byte set into 2250 storage
Send remaining data bytes of any word to 2250				1100 00 1100		CBR Byte on Bus Out Service Out		St. D. C.
	Not Service In	1,5	4	MGD,RS,MSO, SBC		Sel Out/Hold Out Op In CBR Byte on Bus Out Service Out		Step Byte Counter
	SBC	1,5	4	MGD,RS,SBC		Sel Out/Hold Out Op In		Reset Message Service Out
	Not MSO	1,5	4	MGD,RS		CBR Byte on Bus Out Sel Out/Hold Out Op In	_	Reset Step Byte Counter Latch
						CBR Byte on Bus Out		
	SBC, Byte Counter Zero	1,5	4	MGD, RS, SBC, MFR		Sel Out/Hold Out		Turn on Message Fetch Request
Byte Counter Zero. Fetch next double word of	MFR	1,5	4	MGD,MFR		CBR Byte on Bus Out Sel Out/Hold Out Op In		Reset Remember Sequence Latch . Fetch double word addressed by CAR
message.	Fetch Complete	1,5	4	MGD, SBC		CBR Byte on Bus Out Sel Out/Hold Out		Set fetched double word into CBR.
	rerch Complete	1,3				Op In CBR Byte on Bus Out		Advance CAR by one double word.
Sense EOB. Stop data	SBC, EOB on Bus Out	1,5	4	RS,SBC,LWU		Sel Out/Hold Out		Set Last Word Used Latch. Reset
transfer.						Op In CBR Byte (EOB) on Bus Out		Message Gate Display.
Signal End of Data to 2250	Service In	1,5,7	4	LWU		Sel Out/Hold Out Op In Service In		Send Command Out
	Not Service In	1,5	4	LWU	_	Sel Out/Hold Out Op In		
Ending Sequence	Status In, Chan End, Device End	1,5,11	4	LWU		Sel Out/Hold Out Op In Status Byte on Bus In Status In Service Out		
	SR 11	1,11	4	LWU		Op In Status Byte on Bus In Status In		
	Not Status In	1	4		<u> </u>	Op In		
Scan Ring 1 Scan Run 5 Sel/Hold Out 7 Command Out 8 Service Out 9 Step Command Counter 11 Service Out Stop	Command Counter 4 Start Regen Command (Set BAC and Start)	Message Displ MGD Message RS Rememb MSO Message SBC Step Byt MFR Message LWU Last Wo	Gate Data er Sequence Service Out e Counter Fetch Request					

DIAGRAM 5-515. CRT MESSAGE DISPLAY (SHEET 5 OF 6)

			Command	Message Display			
Operation	Event	Scan Ring	Counter	Triggers	Interface Signals Notes MC 2250		
	Not Operational In	1,3	4	LWU	2250 Adr on Bus Out —		
	SR 3	1,3,4	4	LWU	2250 Adr on Bus Out —— Address Out ——		
	SR 4	1,3,4,5	4	LWU	2250 Adr on Bus Out —— Address Out —— Sel Out/Hold Out ——		
	Operational In	1,5	4	LWU	Sel Out/Hold Out Op In		
	Address In	1,5,6	4	LWU	Sel Out/Hold Out — Command Byte: Set Buffer Address and Start (Hex 27). Cmnd Byte on Bus Out —		
Send Start Regeneration command to 22 <i>5</i> 0	SR 6	1,5,6,7	4	LWU	Sel Out/Hold Out — — — — — — — — — — — — — — — — — — —		
					Cmnd Byte on Bus Out —— Command Out ——		
	Not Address In	1,5	4	LWU	Sel Out/Hold Out —— Op In		
	Status In, Not Chan End, Not Device End	1,5,8	4	LWU	Sel Out/Hold Out —— Op In — Status In — Status Byte on Bus In Service Out ——		
	Not Status In	1,5,8,9	5	LWU	Sel Out/Hold Out — Step Command Counter Op In Service Out —		
	SR 9 Delayed	1,5,10	5	LWU	Sel Out/Hold Out — Op In		
	Service In	1,5,10.8	5	LWU	Cmnd Adr Byte on Bus Out —— Sel Out/Hold Out —— First byte of start regeneration address		
					Op In Service In Cmnd Adr Byte on Bus Out Service Out		
	Not Service In	1,5,10,8,9	6	LWU	Sel Out/Hold Out — Step Command Counter Cmnd Adr Byte on Bus Out — Service Out —		
Send Command Address (2 bytes) to 2250	SR 9 Delayed	1,5,10	6	LWU	Sel Out/Hold Out —		
	Service In	1,5,10,8	6	LWU	Sel Out/Hold Out — Second byte of start regeneration address to 2250 Cmnd Adr Byte (2) on Bus Out — Service Out —		
	Not Service In	1,5,10,8,9	7	LWU	Sel Out/Hold Out — Step Command Counter Op In Cmnd Adr Byte (2) on Bus Out — Service Out —		
	SR 9 Delayed	1,5	7	LWU	Sel Out/Hold Out — Op In		
	Status In, Chan End, Device End	1,5,11	7	LWU	Sel Out/Hold Out — Op In Status Byte on Bus In Status In Service Out —		
Ending Sequence (End of Scan)	SR 11	1,5,11,18	7	LWU	Sel Out/Hold Out —— Op In —— Status Byte on Bus In —— Status In Service Out ——		
	SR 18	11,18	7	LWU	Op In Status Byte on Bus In Status In Service Out		
	Not Status In	18	7	LWU	End of Operation		
	Scan Ring	Command C	Counter	Message Display Tr	ggers		
1 Scan Run 4 Start Regen Cmnd LWU Last Word Used 3 2250 Address (Set BAC and Start) 4 Address Out 5 Start Regen Adr (byte 1) 5 Sel/Hold Out 6 Sart Regen Adr (byte 2) 6 Command Byte 7 Unused 7 Command Out 8 Service Out 9 Step Command Ctr 10 Command Address 11 Service Out Stop 18 Scan Ring Completed							

DIAGRAM 5-515. CRT MESSAGE DISPLAY (SHEET 6 OF 6)





Data Path Control Fields Decoding

19 01 15 01 0 5	MCW Bi	ts 34 to 36*	MCW Bi	ts 37 to 39	MCW 40 and 41		3 its 42 and 43
\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	FLP Op Stk	FXP Op Stk	FLP Stor	FXP Stor	SDB/SAR	FLP Add SI/SO	FLP M/D and SI/SO
Code Code	Buffer	Buffer	Buffer	Buffer	Reg Pair	Reg Pair	Reg Pair
Reg Stack 1 100 00 000	FL0S0	No Action	No Action	No Action	No Action	No Action	No Action
Reg Stack 1 100 0000 Reg Stack 2 101 01 001	FLOS 1	FX0S1	FLB1	FXBA	SDB1	Al	M/D1
Reg Stack 3 110 10 010	FL0S2	FX0S2	FLB2	FXBB	SDB2	A2	M/D2
Reg Stack 4 1 1 1 1 1 0 1 1	FL0S3	FX0S3	FLB3	FXBC	SDB3	A3	No Action
No Action 0 0 0 — 1 0 0	FL0S4	FX0S4	FLB4	FXBD			
10 Action	FL0S5	FX0S5	FLB5	FXBE	AND THE RESERVE OF THE PERSON NAMED IN COLUMN TWO IN COLUM	1 1 - 1 1 y 1	- 9 19
- 110	FL0S6	FX0S6	FLB6	FXBF	36 - C		_
	FLOS7	No Action	No Action	No Action	MARKINE LL		

Note: The buffer or register pair designation as specified by the code in the respective MCW data path control field refers to the buffer or register pair that will honor the next request.

* If MCW bit 33 is on, the code specified in MCW bits 34 to 36 refers only to the FLP Op stack; and when it is off, the code refers only to the FXP Op stack.

DIAGRAM 5-516. DIAGNOSE AND MCW (SHEET 1 OF 5)




DIAGRAM 5-516. DIAGNOSE AND MCW (SHEET 2 OF 5)






DIAGRAM 5-516. DIAGNOSE AND MCW (SHEET 3 OF 5).








DIAGRAM 5-517. MC TAPE OPERATIONS




DIAGRAM 5-518. MACHINE CHECK SEQUENCE

Frame 10 Manual Control Triggers

Address Compare Hardstop Trigger - NM533

Turned on when any address compare is found and the MC address compare rotary is on any hardstop or loop position. It controls the turn on of all hardstop triggers for CPU.

Address Compare Sync Trigger - NM533

Turned on by any address compare between the console address keys and I box instruction address or MSCE store address or between PSCE address bus and PSCE address keys. The trigger provides an oscilloscope sync pulse to the I, E, F boxes and the MC.

Address Compare Trigger - NM533

A timing trigger that synchronizes the CPC = 0 to the address compare hardstop or loop function.

Block Pulse Trigger - NM547

This trigger is used in conjunction with the SP1 and SP2 triggers.

Enter Instruction Trigger - NM509

Provides control for performing the enter instruction (buffer) function of the MC.

Error Accumulation Trigger - NM551

Indicates that one or more machine check errors have occurred during a time when the Error Disable Trigger was on or PSW bit 13 was not

Error Disable Latch and Trigger - NM549

Inhibits turning on any hardstop triggers because of machine check errors during an interrupt sequence or during single cycle operation.

Error Disable Turn Off Trigger - NM549

Reset the Error Disable Trigger. It is activated by exit from single cycle mode or by the completion of an interrupt.

FLA M/D SC Rate Trigger - NM543

Turned on with the first start PB depression when the rate switch is in the single pulse position. It controls the clock pulse gating to allow only the FLA M/D units to see a pulse during FLA M/D operations.

FLA M/D SC Trigger - NM543

Turned on when the FLA M/D Rate Trigger is on and a FLA M/D unit is in use. It controls the turning on of the FLA M/D unit single pulse trigger in the E box.

Force Loop Trigger - NM509

Turned on by the address compare function of the MC to control the

I Box IPL Trigger - NM521

Turned on by IPL and PSW restart to control the I box functions of these

Instruction Step Trigger - NM507

Provides control for the instruction step and multi-step positions of the

Manual FLR Load Trigger - NM527

Turned on by a manual FLR store operation from the MC. It controls the M ring and various gating lines to complete the operation.

Manual Function Turn Off Latch - NM507

Provides a reset for the enter instruction, repeat instruction, force loop, set IC, set PSW and I box IPL triggers $\,$

Manual GPR Load Trigger - NM527

Turned on by a manual store into a GPR from the MC. It controls the M ring and various gating lines for completing the operation.

Manual Store Initialize Trigger - NM527

Turned on by a manual store into storage from the \mbox{MC} . It controls starting the M ring and gating the functions of the operation

Manual Store Turn Off Latch - NM529

Turned on by manual store initialize, manual GPR load or manual FLR load. Its function is to turn off the trigger that turned it on at the proper time during the operation.

Manual Trigger - NM503

On during single cycle mode to disable the interrupt signal to the MC.

M0 Turn On Latch - NM537

Controls the resetting of the M1, M2, M3 triggers.

M1, M2, M3 Triggers - NM535 These three triggers are used in manual operations as a timing ring to

sequence various gating and controls.

Overlap Trigger - NM507

Turned on when the inhibit overlap switch is not active to allow the CPU to operate in the overlap mode.

Pseudo Auto Trigger - NM545

Turned on when leaving single cycle mode (rate switch off single cycle position). It forces continuous clock pulses to all execution units until normal Stop State is achieved with all single cycle controls off.

Repeat Instruction Trigger - NM509

Provides control for performing the enter instruction (storage) function

Restart Trigger - NM515

Turned on by enter instruction (storage or buffer) to sequence the restarting of CPU each time the instruction is executed.

Set IC Trigger - NM521

Turned on by set IC, IPL, set PSW and PSW restart to control the various I box functions associated with these operations.

Set PSW Trigger - NM521

Turned on by IPL, set PSW and PSW restart to control the I box functions of these operations.

Single Cycle 1 Trigger - NM541

This trigger is the basic control for single cycle operation, controlling the gating of a single clock cycle to the execution areas.

Single Cycle 2 Trigger - NM541

This trigger is the first sequence point upon entering single cycle mode.

Single Instruction Decode Trigger - NM511

Turned on when doing a non-overlap operation (perform one instruction completely before decoding the next). Non-overlap is active during inhibit overlap (switch), instruction step, multi-step and enter instruction. The single instruction decode trigger inhibits decoding an instruction while a previous instruction is being executed.

SP1 and SP2 Triggers - NM547

These two triggers are timing triggers used to control the gating of a single clock cycle to all execution units when in single cycle mode.

DIAGRAM 5-519. MC TRIGGER LIST (SHEET 1 OF 3)

Start 0 Trigger - NM501

The first trigger in the start sequence. Turned on by the Start PB pulse or any start or restart condition arising from the various manual or programmed functions. Turned off by a clock pulse.

Start 1 Trigger - NM503

The second trigger in the start sequence. Synchronizes the Start $\boldsymbol{\theta}$ Trigger to various functions in the starting sequence. Turned off by a

Start 2 Trigger - NM505

The final step in the starting sequence. This trigger takes the CPU out of stop state. The start 2 trigger is a logical sequence point for single cycle, instruction step, overlap and enter instruction operations.

Stop Decode Trigger - NM531

Turned on when the single instruction decode trigger is on to inhibit decoding an instruction until the preceding instruction has been completely processed. It is also turned on to inhibit decoding after an address compare soft stop condition has been detected.

Turned on by any condition which is to result in stopping CPU operation. It is the first trigger in the stopping sequence.

Stop State Trigger - NM513

Turned on when CPU stop trigger is on, all execution and I box pipelines are empty, and no unconditional interrupts are pending. The stop state trigger signals the cessation of all CPU processing.

Frame 1 Control Triggers and Lines

Any Pushbutton Trigger - NY503

Turned on by MC pushbutton. Fires 350 ns, 500 ns, or 152 ns singleshots to start operation of selected pushbutton.

Backspace Command - NY013

Brought up by depressing backspace switch on MC, tape mode and scan ring 6. Forces bits 2, 5, 6 and 7 on bus out. This is a backspace $\,$ record command to TAU.

Begin Message Display - NY081

Turned on by diagnose instruction I2 field bits 8 and 9 = 10, CRT rotary switch on message display position, brings up message display to scan. Starts the scan ring and resets the byte counter to zero.

Buffer Busy Trigger - NY231

Turned on by start access. Acts as interlock to prevent another start access, and controls ending sequence in MC store and fetch operations.

CE Mode - NY555

Brought up by key switch on MC. Enables CE meter; disables customer meter. Allows MCW to Queue, MCW Active, Block Scan, Inhibit Multiaccess to MSCE, Inhibit Overlap, Disable Interval Timer, Hardstop, conditions of Continuous Repeat, and Enter Instruction

Clear CXR - NY231, NY227

Brought up by $\mbox{tfr } \mbox{CXR}$ pushbutton, logout and diagnose. Resets $\mbox{CXR}.$ Starts CPC clock during diagnose.

Command Interlock Trigger - NY542 Turned on by manual store or fetch, or \log store command. Prevents

initiating another store or fetch while there is one outstanding. Continuous Repeat - NY561 Switch on $\ensuremath{\mathsf{MC}}$ in repeat position and any of several pushbuttons held

down, will repeat their operation every 16 ms.

CPC Clock - NY227 Set from MCW count field or CPC load rotary switches. Controls number of machine cycle during MCW operation or after address

CPC Enable Trigger - NY522

Turned on by SPAD 15. Controls start and load CPC when address compare rotary switch is in hardstop and loop position.

Cycle Out Trigger - NY231

Turned on by fall of request trigger. Turns off manual fetch or store, and command interlock. Signals the end of manual fetch or store operations.

Data Display Bus - NY056

ORing of log bus, CBR, or CAR data bits to hex to ${\tt EBCDIC}$ translator, to be gated to 2250 on CRT display operations

Delay Interlock Trigger and Start Delay - NY563 Turned on when using SPAD as counter during address compare loop or

when using repeat or repeat and reset switches.

Delay Trigger - NY173 Turned on by start delay trigger. Reset by SPAD equals 15. Gates the stepping of SPAD.

Diagnose Not Log - NY570

12 field of diagnose instruction 8 and 9 = 00, 01, or 10. Brings up MCW

End of Message - NY081 Line brought up by EOB decode, message display of diagnose instruction. EOB Decode - NY081

During diagnose message display a byte containing hex 26 will bring up EOB. EOB is decoded off the bus from CBR to bus out, after byte counter is stepped, but before byte is sent to the 2250.

Fetch Trigger - NY231 Turned on by fetch command and not buffer busy. Initiates a fetch to

Fetch Command - NY542

Line brought up by storage test fetch, or manual display, or scan ring 15 (storage scan), or message display (diagnose).

Fetch Complete - NY173

Line brought up after each doubleword fetch from storage is complete during storage display (scan), or message display (diagnose). Turns on scan ring 16. Resets message fetch request during message display.

Register display (scan), register having more than 36 bits. Decoded by word counter. Register must begin in bit location 0.

location 36, but may be unused.

Register display (scan), register having more than 9 bits and equal to or less than 36 bits. Only 2 registers per doubleword allowed. First register must begin in bit location 0, second register must begin in

(3/68) 5-519 (1 of 3)

Format C - NY077

Register display (scan), register equal to or less than 9 bits, first register must begin in location 0, the second in bit location 9, the third in location 18, etc. Only 1 register per register position allowed and no unused register positions may exist between used position.

Gate Data Trigger - NY081

Used on message display to gate CBR to bus out to 2250, under control of the byte counter.

Gate LB Trigger, Gate UB Trigger - NY088

Gate UB register or LB register to IC portion of PSW indicators in the MC. The IC is valid only after a scan has been done

Hardstop Bit 8 - NY506

MCW bit 8 turned on during diagnose instruction when MCW active, I2 field bits 8 and 9 = 01. Causes hardstop to occur when CPC goes to zero.

I2 Field, Bits 8 through 15 - NY576

Controls diagnose instruction functions: logout, hardstop, soft stop, interrupt, message display, and diagnose channel select

Immediate Logout - NY570

Diagnose instruction I2 field bits 8 and 9 = 11. Exit from diagnose.

Ingate Trigger - NY231

Turned on during a display operation, by the 'DIG Console request' line from MSCE. This signal from MSCE tells the MC to prepare to receive request data.

Inhibit Log Address Step - NY076

On logout brought up by word counter equal to hex 69 through 7F. Prevents advance of CAR.

Interlock 1 Trigger, Interlock 2 Trigger - NY083

On MC tape operations provides timing pulses for data service cycle.

Interrupt Trigger - NY552

Turned on by machine check, and machine check not masked in PSW. Also by diagnose instruction with MCW active, MCW bit 8 or 26, and CPC equal zero.

IPL Local Trigger - NY507

Turned on by load pushbutton on MC. Starts initial load routine.

IPL Pulse - NY507

Result of IPL pushbutton and 350 ns pulse. Causes system reset and sets IPL trigger.

Instruction Register Triggers - NY089

Bits 25 through 31 turned on when doing a CPU register scan. Forms PSW IC lights to MC. Bit 25 provides gating for UB or LB.

Last Word Fetched - NY172

During a logout, turned on when 8 doublewords have been fetched. On CRT storage display, brought up by SPAD = 16 hex 0000, indicating that 16 doublewords have been fetched.

Last Word Logged - NY085

During a logout brought up by Hi 12 and Low 1. The last word decoded by the word counter.

Last Word Used Trigger - NY019

On CPU or bus scan, turned on by last word, bus display hex B8, or last word CPU display hex 50, decoded by word counter. Also turned on by message EOB.

Load CPC - NY522

Brought up by any address compare hardstop or loop and $\ensuremath{\mathrm{SPAD}}$ = 15.

Load MCW Trigger - NY227

Turned on during diagnose instruction when sink tag interlock trigger on.

Log Trigger - NY506

Turned on by diagnose instruction logout, machine check interrupt, or CPC = 0 and MCW active. To initiate logout.

Log Completed - NY506

Turned on by diagnose logout completed. Brings up start pulse.

Log Store Completed - NY172

Brought up by log and start access or log and strobe timer on a tape operation. Turns on log ring 5.

Log Ring - NY080

Log Ring 1 - Logout running Log Ring 2 - Set word counter

Log Ring 3 - Set CAR to 128

Log Ring 4 - Store command

Log Ring 5 - One up word counter Log Ring 6 - Logout completed

Manual Fetch Trigger - NY542

Turned on by store/display switch on MC in storage position and depressing display pushbutton. Initiates manual display.

MCW Active Trigger - NY561

Turned on by diagnose instruction I2 field bits 8 and 9 = 01.

MCW Latched Bits 0-4 - Bit 0-NY560, Bits 1-3-NY565, Bit 4-NY560 Turned on during diagnose instruction MCW active trigger and CXR bits 0 through 4. Used to prevent MCW bits 0 through 4 from being destroyed when logout occurs.

MCW Load Control Trigger - NY227

Turned on during diagnose instruction by MCW sink tag interlock trigger. Transfers MCW to CXR.

MCW Sink Tag Trigger - NY227

Turned on during diagnose instruction with I2 field bits 8 and 9 equal to anything but 11.

MCW Sink Tag Interlock Trigger - NY227 Brought up during diagnose instruction by message display switch on or

L2 field bits 8 and 9 = 00, 01 or 11. This turns on MCW load control.

Message Display Latch - NY508

Turned on during diagnose instruction with I2 field bits 8 and 9 = 10and CRT display switch set to message display.

Message Fetch Request Trigger - NY081 Turned on during diagnose instruction message display, when byte

counter equals 0. Initiates a fetch for a doubleword from storage.

Message Service Out Trigger - NY081

Turned on during diagnose instruction service cycle. Gates data to the 2250 under control of the byte counter.

MSB Gate to PSCE - NY084

5-519 (2 of 3)

Brought up during logout or scan operations when word counter decodes a PSCE address.

DIAGRAM 5-519. MC TRIGGER LIST (SHEET 2 OF 3)

MSB Scan - NY084

Brought up during logout or scan operations when word counter decodes PSCE address.

MSB Response Trigger - NY084

Turned on by MSB response indicating PSCE has accepted fetch request during logout or scan.

Multistep Time Out - NY510

Three 33 ms singleshots give approximately 100 ms delay between start pulses during multistep operation while start pushbutton is

Null Command - NY077

Line brought up during CPU or bus display when 2250 decodes SM order on an odd address, or data title consists of an odd number of full bytes or an even number of bytes where the right hex character of the last byte is not displayed.

PSCE Data Paths Active - NY575

Brought up by diagnose instruction I2 field bit 10 on and MCW active, or MCW to Queue switch and MCW active. Activate PSCE data paths.

PSW Restart Pulse - NY501

Brought up by depressing PSW restart pushbutton on MC. Initiates system reset and loads PSW from location 0000 and starts instruction fetching and execution.

PSW Restart or IPL T1, T2 - NY521

Turned on sequentially by PSW restart or load pushbutton to bring up system reset and PSW restart CPU, or set IPL latches.

Read Command - NY013

Brought up by tape mode, read switch, and scan ring 6. Places bit 6 on bus out.

Recycle Timer Trigger - NY506

Turned on by diagnose instruction logout or a machine check interrupt, or diagnose hardstop and interrupt. Brings up a start pulse.

Remember Sequence Trigger - NY081

Brought up during diagnose message display by the first step byte counter after a storage fetch to synchronize the message out trigger.

Request Trigger - NY231

Turned on by the start access trigger for either a store or fetch command from MC to storage. It signals a request to MSCE for a storage module.

Reset Buffer Address Counter Trigger - NY036 Used during scan to control incrementing the BAC by 20 bytes or 10

bytes depending on the type of scan.

Reset Card Data Latches - NY018 Turned on by service out card reader (scan ring 17) and not service in. Resets card data latches and scan ring 17.

Reset Format Ring A and B - NY019This line is activated by system reset, new card from card reader,

single register display or scan reset. Reset Scan Ring - NY019 Same as reset format ring.

Right Hex Character Used - NY076

On CRT (scan) display operations, this line indicates, by word counter decode, that the right half of byte to be processed will be used.

Run CPC Trigger - NY227 This trigger controls the counting of the cyclic program counter. It is

turned on by an address compare hardstop or loop operations or by a diagnose instruction which has the MCW loaded into the CXR.

Scan Trigger - NY532

Turned on by scan pushbutton on the MC to initiate a scan operation.

Scan Delay - NY531

A 16 ms singleshot brought up with CRT rotary switch in bus or $\ensuremath{\mathtt{CPU}}$ register position and start pushbutton, or set IC or PSW, or address compare stop, or hardstop pushbutton, or stop pushbutton. Initiates

Scan Mode - NY011

This control line is activated for logout, single register displays, and CPU and bus scan operations

Service Out Trigger - NY083 This trigger provides the service out to the TAU on MC tape operations.

Set Even Trigger - NY046 This trigger is used during CRT scan for setting the format ring

Set IPL Latches - NY521

triggers.

Brought up as a result of load pushbutton on MC and 350 ns pulse $\,$ Initiates load routine.

Single Register Display Trigger - NY531

Turned on by store/display rotary switch in FLP register, GPR, or unaddressable register position, and depressing display pushbutton on

Single Register Display Interlock Trigger - NY531 Holds single register display trigger on until reset by single register

Soft Stop - NY506

Line brought up during diagnose instruction by CXR bit 7, not bit 8, $\ensuremath{\mathsf{MCW}}$ active trigger on and MCW active switch off. Brings up stop signal line to MSCE.

SPAD 15 End Delay - NY172

Brought up by SPAD equal to 15. Used on address compare loop and on continuous repeat operations

Start Access Trigger - NY231

Start Delay Trigger - NY563

This trigger is used to initiate all storage fetches or stores from the MC. It will be active on storage test, manual storage display, manual store, message display, scan storage, MC tape operation, and storing on logout.

Start Count - NY522

Line brought up by diagnose instruction or by address compare with address compare switch in any address compare hardstop or loop position. Starts CPC counting.

Turned on by address compare loop or by continuous repeat switch to begin stepping SPAD and repeat operation being performed.

Start Logout - NY552

Line brought up by logout pushbutton on MC, diagnose logout, or external machine check and stop line to initiate a logout operation.

Start Signal Line - NY504

Line brought up by start, auto start, or single pulse, to either start or continue operations.

Start SPAD - NY561

Line brought up when the repeat switch in on to start stepping the SPAD counter. In repeat mode, the operation of any pushbutton depressed is repeated under control of the SPAD counter.

Start Test Latch - NY540

Turned on by start test pushbutton to initiate a storage, fetch test or store test, determined by setting of store/fetch switch on MC.

Step Byte Counter Trigger - NY081

This trigger is used on diagnose message display. It is stepped during the data service cycle to gate out the eight bytes from the CBR to the bus out to the 2250.

Stop Interlock - NY530

Line brought up by single cycle or single pulse, or CPU in stop state with stop trigger on, or MC test switch not in process. A condition to start scan automatically.

Stop Line - NY532

This line is activated when the I-box stop trigger and stop state trigger are both on. In its active state, it controls various functions, such as manual display, IPL, set PSW, etc.

Storage End Inhibit CAR Advance Trigger - NY541

This trigger is turned on when the CAR has stepped to the end of storage (either MWS or EMS) during storage test. It signals the end of storage and inhibits further stepping of CAR. CAR is reset and operation repeats starting at location 0.

Store Command - NY542

This line signals a MC store operation to storage. It is activated by storage test, store, MC tape operation, manual store or logout.

Strobe Trigger - NY083

This trigger is used on MC tape operations. Its function is to gate various lines in the data cycle to move data from the bus in to the CXR in preparation for storing into storage.

Strobe Enable Trigger - NY083

This trigger is used in MC tape operations. It acts as a timing trigger in the data cycle and precedes the strobe trigger in sequence.

Strobe Timer and Strobe Timer Interlock Trigger - NY242
These two triggers are used on MC tape operations. They provide timed pulses used to step SPAD in order to control gating the bus in into the CXR bytes.

Tape Begin Trigger - NY083

This trigger is used on MC tape operations. It is turned on at the beginning of the operation and is used to control the reset of SPAD, clear CXR, and turns on tape mode trigger.

Tape Mode Trigger - NY083

This trigger is turned on by tape begin trigger and remains on throughout the MC tape operation. It gates read or backspace command, TAU address, and bus in to MC.

Tape or Message Start - NY083

This line is used on MC tape operations or diagnose message displays. It starts the scan ring and resets the byte counter to zero.

Tape Pushbutton Trigger - NY083

This is the integrating latch to provide a starting point in the MC tape operation.

This Byte Used - NY051

This line is used during scan. It is a result of word counter decoding, and controls the operation of the format ring.

Timing Trigger - NY041

This trigger is used in the scan operation. Its function is to synchronize the service-in, service-out data cycle to the 2250.

Transfer CXR and Transfer CBR to CXR Trigger - NY501 These triggers latch the transfer CBR to CXR pushbutton pulse of the MC in order to time the operation.

150 ns Pulse - NY504

A $150~\mathrm{ns}$ singleshot fired by external interrupt pushbutton to initiate an external interrupt.

1 usec Pulse - NY502

 $1\ \mathrm{usec}$ pulse comes up when system reset, computer reset, or check reset pushbuttons on MC are depressed. Initiates resets.

```
Gen
                   General; Generate
                                                                                 N
                                                                                                    Inverter
GP Acpt
                   General Purpose Register Accept
                                                                                 NC
                                                                                                    Mnemonic AND (SS)
GPR
                   General Purpose Register
                                                                                 Neg
                                                                                                    Negative
\operatorname{\mathsf{Gr}}
                                                                                 NIAT
                                                                                                    New Instruction Address Trigger
Gt
                   Gate
                                                                                 No.
                                                                                                    Number
Gtd
                   Gated
                                                                                 N Op
                                                                                                    No Operation
GWFCDB
                   Go When Full Common Data Bus
                                                                                 Norm
                                                                                                    Normalize
GWFFLBB
                   Go When Full Floating Buffer Bus
                                                                                 NOXCM
                                                                                                    (Mnemonic) NC (AND)
                                                                                                                OC (OR)
 HIO
                   (Mnemonic) Halt I/O (SI)
                                                                                                                XC (Exclusive OR)
HPMS
                   High Performance Main Storage
                                                                                                                CLC (Compare Logical)
 HOD
                   High Order Digit
                                                                                                                MVC (Move)
HS
                   Half Sum
                                                                                                                MVZ (Move Zone)
HSB
                   High Speed Bus
                                                                                                                MVN (Move Numeric)
                   Halfword
 HW
                                                                                 Ns
                                                                                                    Nanosecond
                                                                                 NSI
                                                                                                    Next Sequential Instruction
                   Instruction
Ι
                                                                                 NUBAT
                                                                                                    New Upper Bound Address Trigger
 I-Box
                   (Mnemonic)Insert Character (RX); Instruction Count
                                                                                 OC
IC
                                                                                                    (Mnemonic) OR (SS)
IDR
                   Immediate Data Register
                                                                                 Oflo
                                                                                                    Overflow
IF
                   Instruction Fetch
                                                                                 Og
                                                                                                    Outgate
IFT
                   Instruction Fetch Trigger
                                                                                 Olap
                                                                                                    Overlap
 Ιg
                   Ingate
                                                                                 O_{\mathbf{p}}
                                                                                                    Operation
 ILC
                   Instruction Length Code
                                                                                 Opnd
                   Instruction from Memory Request Trigger
IMRT
                                                                                 OR
                                                                                                    Outring (Line Name Only)
Incr
                                                                                 Out Pri
                   Increment
                                                                                                    Output Priority
Ind
                   Indication; Indicator
                                                                                 Ord
                                                                                                   Order
 {\bf Inh}
                   Inhibit
                                                                                 Osc
                                                                                                    Oscillator
 Init
                   Initialize
                                                                                 Ovrd
                                                                                                    Override
 In Pri
                   Input Priority
                                                                                 Ovrlp
                                                                                                   Overlap
                   Instruction
 Insn
                                                                                 Р
 Int
                   Internal
                                                                                                   Parity; Position; Priority
 Intr
                   Interrupt
                                                                                 PA
                                                                                                   Propagate Adder
 Inv
                   Invalid
                                                                                 PACK
                                                                                                   (Mnemonic) Pack (SS)
I/O
                   Input/Output
                                                                                 Par
                                                                                                   Parity
                                                                                                   Position Address Register
IOC
                   I/O Channel
                                                                                 PAR
IPL
                   Initial Program Load
                                                                                PA W
                                                                                                   Position Address Word
 IR
                                                                                PC
                   Instruction Register
                                                                                                   Parity Check
 IRCTR
                                                                                PDU
                                                                                                   Power Distribution Unit
                   Instruction Register Counter
                                                                                PG
                                                                                                   Parity Generate
 ISK
                   (Mnemonic) Insert Storage Key (RR)
 ISR
                   Instruction Sink Register
                                                                                 PH
                                                                                                   Polarity Hold
 IWC
                   Indicator Word Counter
                                                                                PK
                                                                                                   Protection Key
                                                                                PM
                                                                                                   Program Mask; Protect Memory (Same as PS)
 K
                   Thousand
                                                                                Pos
                                                                                                   Position; Positive
                                                                                PPE
                                                                                                   Peripheral Processor Element
                   Operand Length
L
                                                                                PPln
                                                                                                   Pipeline
LA
                   (Mnemonic) Load Address (RX)
                                                                                Prec
                                                                                                   Precision
Last
                   Last Trigger
                                                                                Pred
                                                                                                   Predict
LB
                   Lower Bound; Loop Block
                                                                                Pri
                                                                                                   Primary; Priority
LBCTR
                   Lower Bound Counter
                                                                                Prob
                                                                                                   Problem
L Cnt
                   Length Count
                                                                                Proq
                                                                                                   Program
LCS
                   Large Capacity Storage (Same as EMS)
                                                                                Prop
                                                                                                   Propagate
 Ld
                                                                                Prot
                                                                                                   Protect; Protection
                   (Mnemonic) Load Multiple (RS)
LM
                                                                                PS
                                                                                                   Protect Storage (Same as PM); Power Supply
LO
                   Low Order
                                                                                PSCE
                                                                                                   Peripheral Storage Control Element
LOD
                   Low Order Digit
                                                                                PSW
                                                                                                   Program Status Word
                   (Mnemonic) Load PSW (SI)
LPSW
                                                                                Ptrn
                                                                                                   Pattern
LSN
                   Load Multiple (LM), Store Multiple (STM), and
                                                                                Pty
                                                                                                   Parity
                     NOXCM Instructions
                                                                                PUMO
                                                                                                   (Mnemonic) PACK (Pack)
Lth
                   Latch
                                                                                                               UNPK (Unpack)
                                                                                                               MVO (Move with Offset)
                   Multi-Access
 MA
                                                                                PV
                                                                                                   Protection Violation
MAC
                   Multi-Access Code
                                                                                Pwd
                                                                                                   Powered
MALS
                   Multi-Access Link Suppressed
                   Manual
Man
                                                                                Q
                                                                                                   Queue
                   Memory Address Register (Same as SAR)
MAR
                                                                                                   Queue (any number)
                                                                                Qх
MA\,T
                   Multi-Access Trigger
MC
                   Maintenance Console; Megacycle; Marginal Checking
                                                                                R
                                                                                                   Ready
Mcand
                   Multiplicand
                                                                                Rd
                                                                                                   Read
MCW
                   Maintenance Control Word
                                                                                RDD
                                                                                                   (Mnemonic) Read Direct (SI)
M/D
                   Multiply/Divide
                                                                                Rdy
                                                                                                   Ready
MDR
                   Memory Data Register (Same as SDR)
                                                                                Rec
                                                                                                   Record
Mem
                                                                                                   Register
                                                                                Reg
MG
                   Motor Generator; Multiple Gate
                                                                                Rel
                                                                                                   Release
MOP
                   Multiple Operation
                                                                                Req
                                                                                                   Request
                   Multiplier
Mplr
                                                                                Res
                                                                                                   Reset; Residue
                   Multiple
                                                                                Resd
                                                                                                   Reserved
Mple
                   Modifier
                                                                                                   Response
Mod
                                                                                Resp
                                                                                                   Regenerate; Regeneration
                   Muliply
Mply
                                                                                Rgen
                   Main Storage (Same as MWS)
                                                                                RI
                                                                                                   Read In
MS
                   Medium Speed Bus
MSB
                                                                                R/L
                                                                                                   Remote/Local
                   Monolithic Storage Cell
                                                                                                   Read Out
                                                                                RO
MSC
                   Main Storage Control Element
                                                                                                   (Instruction Format) Both Operands from GPR's
MSCE
                                                                                RR
                   Main Storage Module
                                                                                                   Request Stack; (Instruction Format) One Operand from
                                                                                RS
MSM
                   Mean Time Between Failures
                                                                                                    a GPR, the Other from Storage
MTBF
Mul Dec
                   Multiplier Decoder
                                                                                Rslt
                                                                                                   Result
                   (Mnemonic) Move (SS)
                                                                                Rsrvtn
                                                                                                   Reservation
MVC
                   (Mnemonic) Move Numerics (SS)
                                                                                Rt
                                                                                                   Right
MVN
                   (Mnemonic) Move with Offset (SS)
                                                                                Rtn
                                                                                                   Return
MVO
                                                                                                   Register Unavailable for Address Generation
MVZ
                   (Mnemonic) Move Zones (SS)
                                                                                RUA
                                                                                RUM
                                                                                                   Register Unavailable for Modification
                   Main Working Storage (Same as MS)
MWS.
```




DIAGRAM 6-1. POWER-ON AND-OFF SEQUENCES




DIAGRAM 6-2. SYSTEM POWER-ON SEQUENCE






DIAGRAM 6-3. SYSTEM POWER-ON, ASLT FRAME



Sequences are shown on Diagram 6-1

- PSCE Remote/Local switch isolates or joins groups 1 and 2.
- On power-down sequences, the system on relay for a unit is not dropped until the prior unit has sequenced down. (Units following LCS or Channels
- When a 60-cycle power loss is detected, K71 and K72 are picked. The systemon relays for all high-speed storage units are dropped immediately; storage power goes down. The remainder of the system then sequences down normally if time permits.

DIAGRAM 6-4. SYSTEM-ON RELAYS; PICKS AND HOLDS



Sequences are shown on Diagram 6-1.

System on down steps switch to position 26 (start).

2 System on up steps switch to position 1.

(3a) Stepping switch in unit position, sends power pick to unit.

(3b) Unit powers up and then picks sequence complete in PDU.

SC up sends power hold to unit and steps switch to next position.

Position 9 both switches checks that all units except storage are up before storage.

All units up picks K29 and changes system power on light from red to white.

PSCE L/R switch isolates or joins groups 1 and 2. If switch in remote, stepping

switch 2 must go to position 23 before switch 1 can start stepping.




DIAGRAM 6-6. PDU POWER, ON AND OFF

Table 1 --

PDU 400-Cycle CB'	s and (Contactors		
Power Frame - Unit .	СВ -	- Page	K -	Page
01 - MC	16	PA016	19	PA016
03 - I/O Converter	19	PA022	22	PA022
5A - FLP	253	4 PA016		
5B - PSCE	23	5 PA022		
9A - I-MSCE	36	PA017		
9B - FXP	×3	7 PA016		
13-15 GR1	17	PA017	20	PA017
13-15 GR1	18	PA017	21	PA017
15 - SDE GRⅢ	20	PA022	23	PA022
15 - SPF GRⅡ	21	PA022	24	PA022
22 - 2395/M120	38	PA020		
23 - 2395/M120	40	PA020		
24 - M120	42	PA020		
25 - M120	44	PA020		
32 - 2395	39	PA023		
33 - 2395	41	PA023		
34 - 2395	43	PA023		
35 - 2395	45	PA023		

Table 2 --

PDU 60-Cycle CB's and Contactors

Power Frame - Unit	CB -	Page	К -	Page
2250	9	PA016		
01 - MC	10	PA017	19	PA016
03 - I/O Converter	11	PA022	22	PA022
13 - 15 Dist	10	PA017	20	PA017
13 - 15 SPF	10	PA017	21	PA017
15 - SDE GR∏	11	PA022	23	PA022
15 - SPF GRⅢ	11	PA022	24	PA022
22 - M120	22	PA019		
22-M120	5	PA021		
23-M120	23	PA019		
23 - M120	6	PA021		
24-M120	24	PA019		
24 - M120	7	PA023		
25-M120	25	PA019		
25 - M120	8	PA023		
32 - 2395	26	PA021		
33 - 2395	27	PA021		
34 - 2395	28	PA021		
35 - 2395	29	PA021		







DIAGRAM 6-7. POWER THROUGH PDU









In channel: K15, K8, K6, K5 are up.
In PDU: K26 is up and K70 has come up for 10 sec and dropped.

PDU stepping switch reaches unit and picks K16 starting channel power up. When channel sequence is complete K7 is up and the channel stepping switch 1 has reached position 25.

2 Channel stepping switch picks PDU sequence complete relay for channel.

3 Sequence complete sends Power Hold to channel and steps PDU stepping switch to next position.

Power Down

4 Channel frame system on relay (K68) is dropped by prior unit sequence

complete relay down.


K68 down drops K16 in channel and channel power goes down. 3


 $\,$ K16 down drops sequence complete (50) in PDU. K50 down drops system on relay for next unit. 2

EPO Power Down

Any EPO switch open causes PDU 24 vdc to go down and K26 drops. K26 down drops K15 in the channel frame. K15 down drops all channel power.

DIAGRAM 6-11. CHANNEL-PDU INTERFACE





Voltage is varied by shorting out selected resistors in the voltage regulator reference voltage circuit. Each relay when picked changes the output voltage by the value shown to the right of the resister it shorts out.

2 Each rotary switch delivers +24 v to the coils of the selected relays at all supplies controlled by the switch.

3 The frame is selected by a switch in the 24 v return line.

4) Further selection (supply within frame) may be done by switch on selected frame. Switch ON prevents margining from maintenance console.

DIAGRAM 6-13. MARGINAL CHECKING, INCREMENTAL




DIAGRAM 6-15. POWER ON RESET

System Power-On Reset

Reset is delivered when this circuit is open.

The circuit is opened at the start of power on sequence when K75, a group 1 Sys—On relay, comes up. The circuit remains open, and the reset is held, until K29 comes up and picks K98. This occurs at the end of the power up sequence as a result of all SC relays, group 1 and group 2, being up.

PSCE Power-On Reset

Reset is delivered when this circuit is open.

The circuit is opened at the start of a system, or group 2 only, power on sequence when K67, a group 2 Sys-On relay, comes up. The circuit remains open, and the reset is held, until K99 is picked as a result of all group 2 SC relays being up at the end of the power on sequence.




DIAGRAM 6-16. DUAL VOLTAGE SUPPLY, POWER FLOW AND REGULATION

In the Power Frames

Two SCR give full wave rectification of the output of each of the center-tapped secondaries.

Pre-regulation (slow response) is accomplished by controlling the SCR gates so that each conducts during only part of its possible half cycle of conduction.

When the SCR are not conducting current is fed to the load through the diodes connected between the SCR cathodes (supply positive) and the center tap of the transformer (supply negative). Power is supplied by the collapsing field of the filter choke and by energy stored in the capacitors.

On Each Logic Board

Fast response regulation is achieved by control of power transistors which shunt the load.




DIAGRAM 6-17. +1.2 V SHUNT REGULATOR





DIAGRAM 6-18. -3.0 V SHUNT REGULATOR





- C 24 v to card lights indicator for overvoltage or overcurrent indication.
- Ground, to drop power check relay, on overvoltage or overcurrent detection of voltage controlled by $\mbox{\it card}.$
- Power input for regulator. P-R
- Ground on T2 core.
- Voltage controlled by card fed back from board to card. Used to detect voltage present and over voltage conditions.
- Signal from over voltage detector shorts out supply.
- Signal proportional to current in main SCR. Used in over current detection. U-T
- Gates to main SCR. Timing controlled by regulator to give voltage regulation.
- F Return path for SCR gate signals.
- Positive and negative bias voltages developed on card and delivered to shunt.
- Signal proportional to current drawn by power transistor in shunt. Delivered to card to control preregulation.


DIAGRAM 6-19. CONTROL CARD, CONTACTS AND FUNCTIONS

6-16 6-17 6-18 6-19

(3/68)










DIAGRAM 6-22. TYPICAL LIQUID COOLING SYSTEM (91JK)





DIAGRAM 6-23. MULTI-SYSTEM EPO


אינ	W		
RX	(Instruction Format) One Operand from a GPR,	SVIR	Save Instruction Register
	the Other from an Indexed Storage Location	SVR1	Save R1 Register
		Sw	Switch; Switch Enabled
SO	State Zero	SW	Single Word
SA	Sink Address	Syl	Syllable
SAA	Storage Address Alteration	Sync	Synchronize
SAB	Storage Address Bus	•	•
SAP	Storage Address Protection	Sys	System
	•	T	Time
SAR	Storage Address Register (Same as MAR); Store	TAT	Time Address Trigger
	Address Register	Tbl Wd	
SB	Sink Address Bus		Table Word
SBI	Storage Bus In	TCH	(Mnemonic) Test Channel (SI)
SBO	Storage Bus Out	T/CT	True/Complement Trigger
SC	Single-Cycle; Storage Channel; Sequence Complete	TD	Time Delay
Sc	Source	Temp	Temporary
SDB	Storage Data Buffer	TERMT	Terminate Trigger
SDE	Storage Distribution Element	TFMT	Temporary Fetch Made Trigger
SDR	-	Tgr	Trigger
	Storage Data Register (Same as MAR)	ΤΙ	Terminate Immediate
Sel	Select	TIO	(Mnemonic) Test I/O (SI)
SERR	CPE Status Recording Program	TM	• • •
SEVA	Systems Evaluation Program		(Mnemonic) Test under Mask (SI)
S/F	Store/Fetch	Tof	Turn Off
Sh	Shift	Ton	Turn on
Shftr	Shifter	Tot	Total
SI	(Instruction Format) One Operand from Storage, the	TR	(Mnemonic) Translate (SS)
	Other Is Immediate	Trans	Transpose
CIAT		Trnsps	Transpose
SIAT	Store Into Array Trigger	TRT	(Mnemonic) Translate and Test (SS)
SIIS	Store into Instruction Stream	TS	(Mnemonic) Test and Set (SI); Timing Stack
SIO	(Mnemonic) Start I/O (SI)	T&S	Test and Set
SIT	Store Interlock Trigger	103	rest and set
SK	Storage Key	774	TT 11. 4
Sk	Sink	U1	Unit 1
S/L	Short/Long Precision	U2	Unit 2
SLA	(Mnemonic) Shift Left Single (RS)	UB	Upper Bound
SLCB	Save Loop Close B Register	UABI	Unit Address Bus In
SLC	Save Loop Close	UABO	Unit Address Bus Out
SLCIR		UBCTR	Upper Bound Counter
	Save Loop Close Instruction Register	UCC	Unit Communications Control
SLDA	(Mnemonic) Shift Left Double (RS)	Ucndl	Unconditional
SLCX	Save Loop Close - X Register	Uncond	Uncondition
SLI	Suppress-Length-Indication	UNPK	
SLT	Save Loop Target; Solid Logic Technology	ONIX	(Mnemonic) Unpack (SS)
SM	Storage Module		
SMAL	Suppress Multi-Access Link	Val	Valid
Sng	Single	Var	Variable
so	Storage Operand	VFL	Variable Field Length
SP	Storage Protect; Single Pulse	VFLEU	Variable Field Length Execution Unit
	· · · · · · · · · · · · · · · · · · ·	Viol	Violate; Violation
SPAD	Select Parity and Display Counter		
SPAR	Storage Protect Address Register	WAM	With Available Memory
SPC	Storage Protect Check	WC	Word Counter
SPF	Storage Protect Feature	Wd	
SPM	(Mnemonic) Set Program Mask (RR); Storage Protect		Word
	Memory	Wd Bdy	Word Boundary
SP91	Protect Storage for System/360 Model 91	WR	Working Register
Sr	Source	WRD	(Mnemonic) Write Direct (SI)
SRA	(Mnemonic) Shift Right Single (RS)		
SRDA	(Mnemonic) Shift Right Double (RS)	XC	(Mnemonic) Exclusive OR (SS)
	• • • • • • • • • • • • • • • • • • • •	Xec	Execute
SS	Snapshot Register; Storage-to-Storage; Stepping Switch	XOR	Exclusive OR
s/s	Source/Sink		
SSC	Selector Subchannel	ZAP	(Mnemonic) Zero and Add (SS)
SSK	(Mnemonic) Set Storage Key (RR)	ZE T	Zero Test Unit
SSM	(Mnemonic) Set System Mask (SI)	e.u. &	Zero rest omt
ST	(Mnemonic) Store (RX)	1A2	SAR 1 Loaded after SAR 2
Stat	Station	1B2	RS 1 Loaded before RS 2
STC	(Mnemonic) Store Character (RX)	1B3	RS 1 Loaded before RS 3
Stg	Stage; Storage	1B4	RS 1 Loaded before RS 4
*			
Stk	Stack	1C2	SAR 1 Address Compares with SAR 2 Address
Sto	Store; Storage	2A3	SAR 2 Loaded after SAR 3
STOOP	Storage Operation	2B3	RS 2 Loaded before RS 3
Stor	Store; Storage	2B4	RS 2 Loaded before RS 4
Stp	Stop	2C3	SAR 2 Address Compares with SAR 3 Address
STR	Source Tag Register	3A 1	SAR 3 Loaded after SAR 1
Sup	Suppress	3B4	RS 3 Loaded before RS 4
SVC	(Mnemonic) Supervisor Call (RR)	3C1	SAR 3 Address Compares with SAR 1 Address
J. C	(

1. Data Flow Diagrams




Register, Counter

Heavy line indicates input side of a functional Meavy line indicates input side of a functional unit that can store information. A partial transfer of contents is shown by numbered input/output lines. An input or output line connected directly to the register denotes a complete transfer of contents. An X placed in an input or an output line means that a gating condition is required to activate the transfer path. A number in a transfer path denotes the number of lines. A bar in the upper right corner means that the status of register positions is shown in indicator status of register positions is shown in indicator lights. An ALD page reference is given under the indicator bar. The bottom line within a register gives either the register position numbers or a single number indicating register size. Where register position numbers are given, a symbol such as (+3P) indicates that the register also contains 3 parity bits.



2. Positive Logic Diagrams



The output is active only when all inputs are

The output is active if one or more inputs is

The output is active only when one input is a active and the other is not.


The output is active only when an even num-

The output is active only when an odd number


Inverter, or Negator
The output is active only when the input is


Amplifier, Signal Mode Converter

Flip Latch



Flip-Flop






Polarity Hold

The PH output follows the data input when the control (release) input is activated. Between control inputs, the PH holds the previously sampled state of the data line. The reset input (when used) deactivates the output.

3. Simplified Logic Diagrams



4. Flowcharts

Cycle Boundary

All actions between

cycle boundaries are simultaneously

Cycle Boundary _

Input wedges mean that the more negative line level is required to activate the circuit; output wedges mean that the more negative line level is present when the circuit is activated. Lack of wedges indicate the more positive level. Blocks may have more than one output line. All line titles are preceded by + or - to indicate line level.

> Simultaneous Actions that are a result of the same conditions are listed in one block

Transfers Second Data

Parallel Operations. User always arrives here. (No conditions above affect actions below.)

Process block (Indicates action)

Indicates that all prior con-ditions necessary to complete this operation will remain until Busy goes off.

Terminal Block (Indicates Beginning or End)

Hard Light

1. Ton W(B72)

Yes

D

NR878

С

2. Tof X(C23)

NR677

Set Y (D99)

Busy

Yes

Ton, Tof, Set, or Reset indicates a


trigger or a latch

Z is a line, Not a trigger

or a latch

Note: Additional SLD symbology used only on ECAD's is shown in Volume 1.





Heavy bar indicates active state. Numbers at beginning and end of the bar identify the signal(s) (also on the same chart) that activate and deactivate this line. "Not" preceding a number means that the deactive signal conditions this line.

6. General



On-Page Connector

connection between two points on the same diagram. Arrow leaving symbol points to symbol with the same number


Diagram 4-402 Diagram 4-401

Off-Page Connector

Indicates connection between two points located on separate pages. Where the connection is between two pages of a multipage diagram, a reference such as "Sheet 2" is given instead of a diagram.



Text Reference Point (Reference from FETOM)



Multiple Line Transfer

Address Compare (MC) 5-510	EMS Display (PSCE) 5-430
Address Cycle, CPE Store/Fetch (PSCE) 5-400 (sheet 3)	EMS Return (MSCE) 5-301
Advance Return, EMS, CPE Store/Fetch (PSCE)	EMS Test (MC) 5-511
9-Cycle Access 5-400 (sheets 4 and 6) 10-Cycle Access 5-400 (sheets 7 and 9)	Enter Instruction (MC) 5-509
11-Cycle Access 5-400 (sheet 8)	Error Return to Q, Set Storage Key to EMS (PSCE) 5-402 (sheet 3)
ASLT Frame Power On 6-3	Error Triggers (MC) 5-502
ASLT - PDU Interface 6-8	Fetch Request (PSCE)
ASLT Supplies	CPE to EMS 5-400
Control Card, Contacts and Functions 6-19	Channel to EMS or MWS 5-407
Dual Voltage Supply, Power Flow and Regulation 6-16	Fetch Return, CPE Delayed (PSCE) 5-400 (sheet 10)
+1.2v Shunt Regulator 6-17	Fetch to EMS or MWS (from Channel) 5-407
-3. Ov Shunt Regulator 6-18	FLR Store (MC) 5-505
Assign Queue From Bottom 5-400 (sheet 12) Available Queue X 5-400 (sheet 12)	
Available Queue A 5-400 (sheet 12)	Hard Stop (MC) 5-510
Blank SAB (MSCE) 5-303	Hard Stop Controls (MC) 5-502 High Speed Channel Start I/O 5-403
Bulk Supply (SPF) 6-20	Start Channel (sheet 1)
Bus Register Display (MC) 5-513	Reserve Queue (sheet 1)
Busy, Queue X 5-400 (sheet 12)	Start Storage Request (sheet 1)
	Input Priority Response (sheet 3)
Channel - PDU Interface 6-11	Storage Return (sheet 4)
Channel Return from Queue 5-407 (sheet 4)	Release Sequence (sheet 5)
Channel Store or Fetch to EMS or MWS (PSCE) 5-407	
Character Set (MC)	IC, Set (MC) 5-506
2250 5-513	Incremental Marginal Checking 6-13
EBCDIC 5-513 Checking, Marginal	Indicator Reset (MC) 5-500
Incremental 6-13	Initial Fetch Storage Request (PSCE)
Check Reset (MC) 5-500	High-Speed Chan 5-403 (sheet 2)
Clock Gates (MC) 5-502	Low-Speed Chan 5-404 (sheet 2) Multiplex Chan 5-405 (sheet 1)
Compare Address (MC) 5-510	Initial Program Load
Computer Reset (MC) 5-500	PSCE 5-408
Condition Codes (PSCE-SC) 5-409	MC 5-507
Control Cards (ASLT Supplies) 6-19	Input Priority
Cooling, Typical Liquid System 6-22	CPE Store/Fetch 5-400 (sheet 2)
CPE Display (MC) 5-513	CPE Insert Key 5-401 (sheet 2)
CPE Insert Key 5-401	CPE Set Key 5-402 (sheet 2)
CPE Request (MSCE) 5-308	Channel Store/Fetch 5-407 (sheet 1)
CPE Stern of Fotoh Request to FMS = 400	Insert Storage Key Request to EMS, CPE (PSCE)
CPE Store of Fetch Request to EMS 5-400 Input Priority Cycle (sheet 1)	Input Priority 5-401 (sheet 1)
Output Priority Cycle (sheet 2)	Output Priority 5-401 (sheet 2)
Pipes, 3-Cycle (sheet 4)	Key Return to PSCE 5-401 (sheet 4) Key Return to MSCE 5-401 (sheet 5)
Select and Address Cycle (sheet 3)	Insert Tag to EMS, CPE (PSCE)
Nine Cycle Access Send Return Warning (sheet 5)	(See "Insert Storage Key Request")
Nine Cycle Access Return from EMS (sheet 6)	Instruction Step Sequence (MC) 5-501
Ten Cycle Access (sheets 7 and 9)	Interface, Power
Eleven Cycle Access (sheet 8)	ASLT - PDU Interface 6-8
Delayed Fetch Return (sheet 10)	Channel - PDU Interface 6-11
Delayed Store Return (sheet 11)	IPL
CRT Display, CPE or Bus Registers (MC) 5-513	MC 5-507
CRT Message Display (MC) 5-515 CRT Storage Display 5-514	PSCE 5-408
CRT storage Display 3-314	Key Request (PSCE) 5-401
Data Skew Pipe, 3-Cycle (PSCE) 5-400 (sheet 4)	Key Return to MSCE 5-401 (sheet 5)
Decode (MC)	Key Return to PSCE 5-401 (sheet 4)
MCW 5-516	
Diagnose 5-516	Link Pipe, 3-Cycle (PSCE) 5-400 (sheet 4)
Delayed Fetch Return, CPE (PSCE) 5-400 (sheet 10)	Liquid Cooling, Typical System 6-22
Delayed Store Reset Active, CPE (PSCE) 5-400 (sheet 11)	Load PB Switch (MC) 5-507
Diagnose (MC) 5-516, 5-515	Logout (MC) 5-512
Diagnose and MCW 5-516	Loop (MC) 5-510
Disabled, Queue X 5-400 (sheet 12)	Low Speed Channel Start I/O 5-404
Display (MC) CPE 5-513	Start Channel (sheet 1) Reserve Queue (sheet 1)
Bus Register 5-513	Storage Request (sheet 2)
Storage 5-514	Storage Return (sheet 4)
Message 5-515	Release Sequence (sheet 4)
Register 5-504, 5-513	Machine Check Sequence (MC) 5-518
MWS 5-514, 5-515	Maintenance Console Request (MSCE) 5-305
EMS 5-514	Maintenance Control Word 5-516
In CBR 5-504	Manual Operations, PSCE
Display (PSCE)	Display
CPE Request Buffer 5-433	CPE Request Buffer 5-433
EMS 5-430 MWS 5-431	EMS 5-430 MWS 5-431
PPE Request Buffer 5-435	MWS 5-431 PPE Request Buffer 5-435
Qx Address 5-428, 5-429	Qx Address 5-428, 5-429
Qx Data 5-428, 5-429	Qx Data 5-428, 5-429
Dual Voltage Supply, Power Flow and Regulation 6-16	Load
Dummy Plug, Multi-System EPO 6-23	CPE Request Buffer 5-432
	PPE Request Buffer 5-434
EBCDIC Character Set (MC) 5-513	Qx Address 5-427
Emergency Power Off Multi-System EPO 6-23	Qx Data 5-427
EMS Advance Return, CPE Store/Fetch (PSCE)	Store
9-Cycle Access 5-400 (sheets 4 and 6)	EMS 5-430
10-Cycle Access 5-400 (sheets 7 and 9)	MWS 5-431
11-Cycle Access 5-400 (sheet 8)	Marginal Checking

Incremental 6-13

EMS Display (MC) 5-514

```
MC
                                                                                      Queue Display (PSCE) 5-428, 5-429
   Request (MSCE) 5-305
                                                                                      Queue Load (PSCE) 5-427
   Reset 5-500
                                                                                      Queue, Release (PSCE)
   Return (MSCE) 5-304
                                                                                         Multiplexer Selector Subchannel 5-406
   Tape Operations 5-17
                                                                                         Low-Speed Channel 5-404 (sheet 1)
MC-PDU Interface 6-9
                                                                                         High-Speed Channel 5-403 (sheet 5)
MCW 5-516
                                                                                      Queue, Reserve (PSCE)
MCW Data Flow 5-515
                                                                                         Multiplexer Selector Subchannel 5-406
Message Display 5-515
                                                                                         SIO High-Speed Channel 5-403 (sheet 1)
MSCE Priority Cycle 5-300
                                                                                         Multiplexer Channel 5-405 (sheet 3)
MSCE, Request
                                                                                         SIO Low-Speed Channel 5-404 (sheet 1)
   PSCE 5-302
                                                                                      Register Display (MC) 5-513
   MC 5-305
                                                                                      Regulator
   CPE 5-308
                                                                                         SPF Series Regulator 6-21
   RS 5-306
                                                                                         +1.2v Shunt Regulator 6-17
   SAR 5-307
                                                                                         +3.0v Shunt Regulator 6-18
Multiplexer Channel
   Selector Subchannel Reserve/Release 5-406
                                                                                         System On Relays; Picks and Holds 6-4
   Start I/O 5-405
                                                                                      Release Queue
   SIO Storage Request 5-405 (sheet 1)
                                                                                         Multiplexer Selector Subchannel 5-406
   SIO Storage Return 5-406 (sheet 4)
                                                                                         Low-Speed Channel 5-404 (sheet 1)
   SIO Release Sequence 5-405 (sheet 2)
                                                                                         High-Speed Channel 5-403 (sheet 5)
   SIO Reserve Sequence 5-405 (sheet 3)
                                                                                      Request (MSCE)
Multi-Step Sequence (MC) 5-501
                                                                                         CPE 5-308
Multi-System EPO 6-23
                                                                                         MC 5-305
MWS Display (MC) 5-514, 5-515
                                                                                         PSCE 5-302
MWS Display (PSCE) 5-431
                                                                                         RS 5-306
MWS Store (PSCE) 5-431
                                                                                         SAR 5-307
MWS Test (MC) 5-511
                                                                                      Request Storage (PSCE)
                                                                                         Low-Speed Channel 5-404 (sheet 2)
Output Priority (PSCE)
                                                                                         High-Speed Channel 5-403 (sheet 1)
   CPE Store/Fetch 5-400 (sheet 2)
                                                                                         Multiplex Channel 5-405 (sheet 1)
   CPE Insert Key 5-401 (sheet 2)
                                                                                      Request, Store or Fetch (PSCE)
   CPE Set Key 5-402 (sheet 2)
                                                                                         CPE to EMS 5-400
   Channel Store/Fetch to EMS 5-407 (sheet 1)
                                                                                         Channel to EMS or MWS 5-407
   Channel Store/Fetch to MWS 5-407 (sheet 2)
                                                                                      Reserve Queue
Overcurrent
                                                                                         Multiplexer Selector Subchannel 5-406
   Control Card, Contacts and Functions 6-19
                                                                                         SIO High-Speed Channel 5-403 (sheet 1)
   SPF Series Regulator 6-21
                                                                                         Multiplexer Channel 5-405 (sheet 3)
Overvoltage
                                                                                         SIO Low-Speed Channel 5-404 (sheet 1)
   Control Card, Contacts and Functions 6-19
   SPF Series Regulator 6-21
                                                                                         Power On Reset 6-15
                                                                                      Reset, Delayed Store Active (PSCE) 5-400 (sheet 11)
PDU
                                                                                      Resets (MC)
   PDU Power On and Off 6-6
                                                                                         System Reset 5-500
   Power Through PDU 6-7
                                                                                         MC Reset 5-500
   Channel Interface 6-11
                                                                                         Computer Reset 5-500
   MC-PDU Interface 6-9
                                                                                         Check Reset 5-500
Pipes, 3-Cycle (PSCE) 5-400 (sheet 4)
                                                                                         Check Indicator Reset 5-500
Power Flow and Regulation
                                                                                      Restart, PSW (MC) 5-508
   Dual Voltage Supplies 6-16
                                                                                      Return, CPE Delayed Fetch (PSCE) 5-400 (sheet 10)
Power Interface
                                                                                      Return, EMS Advance, CPE Store/Fetch (PSCE)
   ASLT - PDU Interface 6-8
                                                                                         9-Cycle Access 5-400 (sheets 4 and 6)
   Channel - PDU Interface 6-11
                                                                                         10-Cycle Access 5-400 (sheets 7 and 9)
   MC - PDU Interface 6-9
                                                                                         11-Cycle Access 5-400 (sheet 8)
Power Supplies
                                                                                      Return from Storage (PSCE)
   ASLT - PDU Interface 6-8
                                                                                         Channel Request to EMS or MWS 5-407 (sheet 3)
   Channel - PDU Interface 6-11
                                                                                         Low-Speed Chan 5-404 (sheet 4)
   Control Card, Contacts and Functions 6-19
                                                                                         High-Speed Chan 5-403 (sheet 4)
   Dual Voltage Supply, Power Flow and Regulation 6-16
                                                                                         Multiplexer Chan 5-405 (sheet 2)
   MC - PDU Interface 6-9
                                                                                      Return from Queue, Channel 5-407 (sheet 4)
   PDU Power On and Off 6-6
                                                                                      Return (MSCE) 5-301
   Power On and Off Sequence 6-1
                                                                                         MC 5-304
   Power On Reset 6-15
                                                                                         EMS 5-301
                                                                                      Return Warning, 9-Cycle Access (PSCE) 5-400 (sheet 5)
   Power Through PDU 6-7
   SPF Bulk Supply 6-20
                                                                                      RS Request (MSCE) 5-306
   SPF Series Regulator 6-21
  Stepping Switch Operation 6-5
                                                                                      SAB Blank (MSCE) 5-303
   System-On Relays, Picks and Holds 6-4
                                                                                      SAR Request (MSCE) 5-307
   System Power On, ASLT Frame 6-3
                                                                                      Select and Address Cycle, CPE Store/Fetch 5-400 (sheet 3)
   System Power On Sequence 6-2
                                                                                      Selector Subchannel Reserve/Release (PSCE) 5-406
   Typical Liquid Cooling System 6-22
                                                                                      Sequencing
  +1.2v Shunt Regulator 6-17
                                                                                         Power Up and Down Sequence 6-1
  +3.0v Shunt Regulator 6-18
                                                                                         System Power On Sequence 6-2
Priority Cycle (MSCE) 5-300
                                                                                      Series Pass Transistor
Priority, Input (PSCE)
                                                                                         SPF Series Regulator 6-21
  Channel Store/Fetch to EMS 5-407 (sheet 1)
                                                                                      Series Regulator Supplies
  CPE Insert Key 5-401 (sheet 2)
                                                                                         SPF Bulk Supply 6-20
  CPE Set Key 5-402 (sheet 2)
                                                                                         SPF Series Regulator 6-21
                                                                                      Series Sampling Transistor
  CPE Store/Fetch 5-400 (sheet 2)
Priority, Output (PSCE)
                                                                                         SPF Series Regulator 6-21
                                                                                      Set IC (MC) 6-506
  Channel Store/Fetch to EMS 5-407 (sheet 1)
  Channel Store/Fetch to MWS 5-407 (sheet 2)
                                                                                      Set PSW (MC) 5-506
  CPE Insert Key 5-401 (sheet 2)
                                                                                      Set Storage Key Request to EMS, CPE (PSCE)
                                                                                         Input Priority 5-402 (sheet 2)
  CPE Set Key 5-402 (sheet 2)
  CPE Store/Fetch 5-400 (sheet 2)
                                                                                         Output Priority 5-402 (sheet 2)
PSCE Request (MSCE) 5-302
                                                                                         Error Return to Q 5-402 (sheet 3)
PSW Restart (MC) 5-508
                                                                                      Set Tag to EMS, CPE (PSCE)
PSW, Set (MC) 5-506
                                                                                         (See "Set Storage Key Request")
```

Write PM With Displacement - Readdress 5-417 Shunt Regulators Write PM With Displacement - Not Readdress 5-419 +1.2 Volts 6-17 Write Position Mode - Readdress 5-414 -3.0 Volts 6-18 Storage Display (MC) 5-514 Single Cycle Operation (MC) 5-503 Storage Protect Feature SIO (See Start I/O) Bulk Supply 6-20 Skew Pipe, 3-Cycle (PSCE) 5-400 (sheet 4) Soft Stop (MC) 5-510 Series Regulator 6-21 Storage Request (PSCE) SPF Power Low-Speed Channel 5-404 (sheet 2) Bulk Supply 6-20 High-Speed Channel 5-403 (sheet 1) Series Regulator 6-21 Multiplex Channel 5-405 (sheet 1) Start Channel (PSCE) Storage Return (PSCE) Low-Speed Channel SIO 5-404 (sheet 1) Low-Speed Channel 5-404 (sheet 4) High-Speed Channel SIO 5-403 (sheet 1) High-Speed Channel 5-403 (sheet 4) Multiplexer Channel SIO 5-405 (sheet 1) Multiplexer Channel 5-405 (sheet 2) Start I/O (PSCE) Channel Request to EMS/MWS 5-407 (sheet 3) Multiplexer Channel 5-405 Storage Test (MC) 5-511 High-Speed Channel 5-403 Store/Display Switch (MC) 5-505, 5-504 Low-Speed Channel 5-404 Store Operation (MC) 5-505 Storage Channel 5-409 Store or Fetch Request (PSCE) Start Sequence (MC) 5-501 CPE to EMS 5-400 Stepping Switch Operation (Power) 6-5 Channel to EMS or MWS 5-407 Stop (MC) Store PB Switch (MC) 5-505 Soft Stop 5-510 Store Reset Active, Delayed (PSCE) 5-400 (sheet 11) Hard Stop 5-510 Switch, MC Loop 5-510 MC Test 4-509 Stop Sequence (MC) 5-502 Test PB 4-509 Storage Channel (SC) (PSCE) Increment Address 4-501 Clear Interrupt (Test I/O) 5-426 Start PB 5-503 Condition Codes 5-409 Stop PB 5-503 CSW Store 5-412 Address Compare 5-510 Halt I/O 5-422 Display 5-504 Input Priority, Enter 5-410 Store/Display 5-504, 5-505 Logout 5-412 Load PB 5-507 Not Working 5-422 Enter Instruction 5-509 Output Priority 5-410 Store PB 5-505 Position Mode - Not Readdress 5-415 System, Computer and Check Resets (MC) 5-500 Program Check 5-424 System Power Protect Check 5-423 System On Relays, Picks and Holds 6-4 Read PM With Displacement - Readdress 5-416 System Power On, ASLT Frame 6-3 Read PM With Displacement - Not Readdress 5-418 System Power On Sequence 6-2 Read Position Mode - Readdress 5-413 Return From Storage 5-410 (sheet 4) Tape Operation, MC 5-517 Return from Queue 5-411 Trigger List, MC 5-519 Sense Operation 5-420 Trigger List, PSCE 5-436 Start I/O 5-409 Store/Fetch to EMS/MWS 5-410 Unit Pipe, 3-Cycle (PSCE) 5-400 (sheet 4) Terminate Immediate 5-425 Test Channel 5-421 2250 Character Set (MC) 5-513 Test I/O 5-426

READER'S COMMENT FORM

IBM 2091 Processing Unit – Volume 5 MSCE, PSCE, MC Operations; Power FEMDM						Y22-6675-1
• How did you use this publication?						
As a reference source As a classroom text As						
• Based on your own experience, rate th	is publicat	ion				
As a reference source:	 Very Good	 Good	 Fair	 Poor	 Very Poor	
As a text:	 Very Good	Good	Fair	 Poor	Very Poor	
• What is your occupation?			• • • • • • • • • • • • • • • • • • • •			

• We would appreciate your other comments; please give specific page and line references where appropriate. If you wish a reply, be sure to include your name and address.

READER'S COMMENT FORM

I						
w did you use this publication?						
As a reference source						
As a classroom text						
As						
As a reference source:	 Very Good	Good	Fair	Poor	Very Poor	
	Very		Fair		•	
As a reference source: As a text:	Very Good	Good			Poor	
	Very Good 	Good			Poor	
	Very Good Very Good	Good Good	 Fair	 Poor	Poor Very Poor	

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

YOUR COMMENTS PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

fold fold

FIRST CLASS PERMIT NO. 419 POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95

fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601

YOUR COMMENTS PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

fold fold

FIRST CLASS PERMIT NO. 419 POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95

fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601 System

Y22-6675-1

Printed in U.S.A. Y22-6675-1