



Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

Processing Unit -- Volume 4

I, FXP, FLP Operations





Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

Processing Unit -- Volume 4

I, FXP, FLP Operations

PREFACE

This is one of five volumes of the IBM 2091 Processing Unit, Field Engineering Maintenance Diagrams Manual (FEMDM). The organization of the FEMDM, the general content of each volume, and the form numbers of the five volumes are:

Title Volume 1 - Diagnostic Techniques,	Contents DIAGNOSTIC TECHNIQUES Diagrams 1-1 to 1-XX		
ECAD's (Form Y22-6671)			
	ERROR CONDIT	TIONS	
	Diagrams 2-1 to 2-XX		
Volume 2 - Data Flow; I, FXP, FLP,	DATA FLOW		
Functional Units (Form Y22-6672)	Diagram		
	3-1	System Data Flow	
	3-2	I Unit Data Flow	
	3-3	Fixed Point Data Flow	
	3-4	Floating Point Data Flow	
	3-5	MSCE Data Flow	
	3-6	PSCE Data Flow	
	3-7	MC Data Flow	
	3-8	PSCE Storage Channel (SC) Data	
	3-9	System Control Panel	
	3-10	PSCE Control Panel	
	FUNCTIONAL UNITS		
	Diagrams		
	4-1 to 4-XX	I Unit	
	4-100 to 4-1XX		
	4-200 to 4-2XX		
Volume 3 - MSCE, PSCE, MC,	FUNCTIONAL UNITS (Cont'd)		
Functional Units (Form Y22-6673)	4-300 to 4-3XX	MSCE	
	4-400 to 4-4XX	PSCE	
	4-500 to 4-5XX	MC	
Volume 4 - I, FXP, FLP Operations	OPERATIONS		
(Form Y22-6674)	5-1 to 5-XX	I Unit Operations	
	5-100 to 5-1XX	Fixed Point Operations	
	5-200 to 5-2XX	Floating Point Operations	
Volume 5 - MSCE, PSCE, MC	OPERATIONS (Cont'd)		
Operations; Power (Form Y22-6675)	5-300 to 5-3XX	MSCE Operations	
	5-400 to 5-4XX	• • • • • • • • • • • • • • • • • • • •	
	5-500 to 5-5XX	MC Operations	
	POWER SUPPLIES		
	6-1 to 6-XX		

Diagrams contained in this manual are referenced from the seven 2091 Field Engineering Theory of Operation Manuals (FETOM's). References to FEMDM diagrams take the form "Diagram 5-103"; references to figures in a FETOM take the form "Figure 3-22." The seven 2091 FETOM's are:

IBM 2091 Processing Unit, FE Theory of Operation Manuals:

System Introduction, Instruction Processor, Form Y22-6622

Power Supplies and Control, Form Y22-6623

Console and Maintenance Features, Form Y22-6624

Fixed Point Execution Element, Form Y22-6625

Main Storage Control Element, Form Y22-6626

Peripheral Storage Control Element, Form Y22-6627

Floating Point Execution Element, Form Y22-6628

Other FE Manuals containing information pertinent to the 2091 are: 2091 Processing Unit, FE Maintenance Manual, Form Y22-6659

2091 Processing Unit, 2395 Processor Storage, FE Installation Manual, Form Y22-6634

Advanced Solid Logic Technology Packaging, Tools, Wiring Change and Repair Procedures, FE Theory-Maintenance Manual, Form Y22-6620

Solid Logic Technology, Packaging, Tools, Wiring Change Procedure FE Theory of Operation Manual, Form Y22-2800

Component Circuits — SLT (Solid Logic Technology), SLD (Solid Logic Dense), ASLT (Advanced Solid Logic Technology), FE Theory of Operation Manual, Form Z22-2798 — IBM Confidential

Power Supplies -- SLT (Solid Logic Technology), SLD (Solid Logic Dense), ASLT (Advanced Solid Logic Technology), FE Theory of Operation Manual, Form Y22-2799

Second Edition (March 1968)

This edition, Form Y22-6674-1, is a major revision of and obsoletes, Form Y22-6674-0 and FES Y22-6681. Diagrams 5-36, 5-131, and 5-132 have been added. Major changes have been made to Diagrams 5-1, 5-2, 5-6, and 5-122 through 5-126. Timing charts have been added to Diagrams 5-101, 5-102, 5-108, 5-109, and 5-112. Minor changes have been made to most of the remaining diagrams. New or changed diagrams are indicated by a page date of 3/68 and by a vertical bar to the left of the diagram number on the Contents page.

Changes are periodically made to the specifications herein; any such changes will be reported in subsequent revisions or FE Supplements.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. B95, PO Box 390, Poughkeepsie, N.Y. 12602. A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be sent to the above address.

CONTENTS

Diagram	Title	Diagran	m Title
I UNIT	OPERATIONS	5-107	Insert
		5-108	Convert to Binary (2 sheets)
5-1	Instruction Fetch	5-109	Convert to Decimal (2 sheets)
5-2	Instruction Fetch Return and Op Register Ingate Controls	5-110	Load Multiple (2 sheets)
5-3	Array Word Outgate, Fetch Protect Interrupt and Step AOC,	5-111	Store Multiple
	Temp Fetch Bypass	5-112	Shift Instructions (3 sheets)
5-4	AOC Invalid Address, Valid Trigger Turn Off, and Turn	5-113	NI, OI, and XI Instructions
	Off Loop Mode	5-114	TM and CLI Instructions (2 sheets)
5-5	Store into Array Interlock	5-115	MVI Instructions
5-6	Pipeline 2 and 3 Control	5-116	TS Instruction
5-7	Decode Cycle (State 0) Basic Interlock Check	5-117	SSM Instruction
5-8	Floating-Point Issue Sequence	5-118	RDD Instruction
5-9	Fixed-Point Full Word Issue Sequence	5-119	WRD Instruction
5-10	Fixed-Point Halfword and Insert and Store Character	5-120	NC, OC, XC, MVN and MVZ Instructions (8 sheets)
	Issue Sequence	5-121	CLC Instruction (8 sheets)
5-11	Branch on Condition Sequence (5 sheets)	5-122	MVC Instruction (8 sheets)
5-12	Branch on Count Sequence (5 sheets)	5-123	MVO Instruction (7 sheets)
5-13	Branch on Index Sequence (6 sheets)	5-124	Pack and Unpack Instructions (7 sheets)
5-14	Branch and Link Sequence (2 sheets)	5-125	ED and EDMK Instructions (8 sheets)
5-15	Execute Sequence (3 sheets)	5-126	· ·
5-16	Load PSW Sequence	5-127	VFL Controls
5-17	Set Program Mask and Supervisor Call Sequence	5-128	Block Operation
5-18	Set System Mask Sequence	5-129	Cancelled Operation Processing
5-19	Insert Storage Key and Set Storage Key Sequences (2 sheets)	5-130	Timer Operation
5-20	Read, Write Direct Sequence	5-131	Address Exception Interrupt
5-21	Diagnose Sequence	5-132	Fixed-Point Trigger List (3 sheets)
5-22	Insert Character, Store Character, and Test and Set Sequence		35 (,
5-23	Load Address Sequence	FIOATI	ING-POINT OPERATIONS
5-24	Shift Sequence	ILOAII	ING-FORT CIERATIONS
5-25	Convert Sequence	5-200	Floating-Point Operation
5-26	Timer Update Sequence	5-201	FLOS Controls
5-27	I/O Sequence (2 sheets)	5-202	FLOS OP Decode-Go Generation
5-28	LM, STM Sequence (3 sheets)	5-203	FLOS R1 and R2 Decode
5-29	TR, TRT Sequence (5 sheets)	5-204	FLR Precision Match
5-30	NOXCM Sequence (3 sheets)	5-205	FLR Availability
5-31	PUMO Sequence (3 sheets)	5-206	FLR Outgating
5-32	ED, EDMK Sequence (4 sheets)	5-207	FLBB Priority and FLB Outgating (2 sheets)
5-33	Interrupt Signals (3 sheets)	5-208	Unit Selection
5-34	Interrupt Sequencing (2 sheets)	5-209	Reservation Station Ingating
5-35	MOP Definitions	5-210	FAU Execution Fraction and Exponent
5-36	I-Unit Trigger List (3 sheets)	5-211	FAU Sign Control
	,	5-212	FAU and ZET Condition Code Control
	•	5-213	FMDU Unit First Selection
FIXED-F	POINT OPERATIONS	5-214	FMDU Normalize Control
		5-215	Multiply Execution (2 sheets)
5-100	Add and Subtract	5-216	Divide Execution (6 sheets)
5-101	Multiply (3 sheets)	5-217 •	FMDU Sign Control
5-102:	Divide (4 sheets)	5-218	FMDU Exponent Execution
5-103	Compare	5-219	FMDU Post Decoding and Post Shifting
5-104	Loads	5-220	Outgates to CDB (2 sheets)
5-105	AND, OR, and EXCLUSIVE OR	5-221	Multiply/Divide Error Checking
5-106	Store, Store Halfword, and Store Character	5-222	FLP M/D Residue Checking (3 sheets)

ABBREVIATIONS

A	AND	CPU	Central Processing Unit
AC	Address Check	C QUICK T	Conditional Quick Trigger
Acc	Access; Accumulator	CR	Control Register
Acpt	Accept	Crip	Cripple
Acptng Addr	Accepting	CSA	Carry Save Adder
Adr	Address Address	CSW	Channel Status Word
Adv	Advance	Ctl	Control
AE	Address Exception	Ctr	Counter
ALD	Automated Logic Diagram	Ctrl	Control
Altr	Alteration	CV	Converter
Amt	Amount	CVB	(Mnemonic) Convert to Binary (RX)
AOC	Array Out Counter	CVD CXR	(Mnemonic) Convert to Decimal (RF)
AR	Amplifier	CAR	Console Auxiliary Register
Arg	Argument	D	Displacement
Arg Wd	Argument Doubleword	Dbl	Double
AS	Accept Stack	DC	Data Check; Display Check
ASLT	Advanced Solid Logic Technology	Dcd	Decode Decode
ATI	Auxiliary Tape Input	Dcdr	Decoder
Avail	Available	Des	Designation
		Det	Detection; Detector
В	Bit	DG	Display Gate
BAB	Byte Address Buffer	Diag	Diagnose
BAC	Buffer Address Counter	D I G	Data Ingate
BAL	(Mnemonic)Branch and Link (RX)	Disp	Displacement
BALR	(Mnemonic) Branch and Link (RR)	Dist	Distributor
BAR	Byte Address Register	Div	Divide
BB BC	Bank Bit	Dly	Delay, Delayed
BC R	(Mnemonic) Branch on Condition; Bus Control	Dlyd	Delayed
BCQT	(Mnemonic) Branch on Condition (RR) Branch on Condition Quick Trigger	DM	Diagnostic Monitor
BCT	(Mnemonic) Branch on Count (RX)	DOG	Data Outgate
BCTR	(Mnemonic) Branch on Count (RR)	DPC	Display Parity Check
BCU	Bus Control Unit	Dsbl Dt	Disable
BCUNCONT	Unconditional Branch Trigger	DW	Data Doubleword
Bd	Board	DWC	Doubleword Counter
Bdy	Boundary	DWCR	Doubleword Count Register
Bfr	Buffer		Double Hotal Count Register
BIA	Branch In Array	EBA	Ending Byte Address
BIAT	Back in Array Trigger	EBAR	Ending Byte Address Register
BOM	Basic Operating Memory	EBCDIC	Extended Binary Coded Decimal Interchange Code
Br	Branch	EC	Engineering Change
BRT	Branch Trigger	ECAD	Error Check Analysis Diagram
BSM	Basic Storage Module	ED	(Mnemonic) Edit (SS)
Bsy	Busy	EDMK	(Mnemonic) Edit and Mark (SS)
BXH	(Mnemonic) Branch on Index High (RS)	EMS	Extended Main Storage (Same as LCS)
BXLE	(Mnemonic) Branch on Index Low or Equal (RS)	Eq	Equals
BXQT BZ	Branch on Index Quick Trigger	Err	Error
BZTP	Busy Busy-to-Priority	EX	(Mnemonic) Execute (RX)
BZTPSCE	Busy-to-PSCE	Excpn	Exception
BZTTSCE	Busy-to-Request	Exce Exp	Execute Exponent
22111	Day to request	шхр	Exponent
CAB	Channel Address Bus	FAU	Floating Point Add Unit
CAR	Console Address Register;	FE	Field Engineering
CAR	Channel Address Register	FEMDM	Field Engineering Maintenance Diagram Manual
CAW	Channel Address Word	FETOM	Field Engineering Theory of Operation Manual
C BACKL8 T	Condition Back Less than Eight Trigger	FIFO	First-In, First-Out
C BIA T	Conditional Back in Array Trigger	Fir	First
CBR	Console Buffer Register	FIWADFO	First-In-With-Available-Data, First-Out
CC	Command Counter; Condition Code	FIWAMFO	First-In-With-Available-Memory, First-Out
CCC	Common Channel Control	FLA	Floating Point Area
CCW	Channel Command Word	FLB	Floating Point Buffer
CD	Chain Data	FLBB	Floating Point Buffer Bus
CDB	Common Data Bus	Fld	Field
CDBI	Console Data Bus In	FLEU	Floating Point Execution Unit
CDBO	Console Data Bus Out	FLIU	Floating Point Instruction Unit
Ch	Channel	FLOS	Floating Point Op Stack
Chan Ch Fr	Channel Channel Frame	FLP	Floating Point
Chk	Check	FLR FLRB	Floating Point Register Floating Point Register Bus
Ck	Check	FLU	Floating Point Unit
Chn	Chain	FMDU	Floating Point Multiply/Divide Unit
CIn	Carry In	FP	Fetch Protect
CLC	(Mnemonic) Compare Logical (SS)	FPA	Floating Point Area
Clk	Clock	Frm	Frame
CM	Conditional Mode; Console Mode; Cripple Mode	Frac	Fraction
Cncl	Cancel	FS	False Start
Cndl	Conditional	FSB	Fixed Store Bus
Cnt	Count	Fth	Fetch
со	Conditional Op	Fwd	Forward; Forwarding
Comp	Compare; Comparator	FXA	Fixed Point/VFL Area
Cond	Condition	FXB	Fixed Point Buffer
COut	Carry Out	FXEU	Fixed Point Execution Unit
CPA	Carry Propagate Adder	FXIU	Fixed Point Instruction Unit
CPC	Cyclic Program Counter	FXOS	Fixed Point Op Stack
CPE Cpr	Central Processing Element	FXP	Fixed Point
Cp.	Computer		







DIAGRAM 5-1. INSTRUCTION FETCH











DIAGRAM 5-4. AOC INVALID ADDRESS, VALID TRIGGER TURN OFF AND TURN OFF LOOP MODE






DIAGRAM 5-6. PIPELINE 2 AND 3 CONTROL

Objectives:








DIAGRAM 5-7. DECODE CYCLE (STATE 0) BASIC INTERLOCK CHECK











Objectives: 1. Decode and process a BC instruction. 2. Check all interlocks which may cancel the execution of this instruction. 3. Establish condition mode if the condition code is not immediately valid. 4. Establish an unconditional branch when the M1 (four bit mask) field in the BC instruction format contains all ones. Start see Diagram 5–7 for decode cycle basic interlock che all ones. 5. If conditions permit, establish loop mode. Decode Go Signal Yes When all 4 mask bits are zero or when the R2 field in the RR Decode BC Insn format contains zero, the branch instruction is equivalent to a Yes o-operation No Op M1 = 0000No RR Insn Format No No Op and Pipeline Drain R2 = 0000No PpIn Empty NP319 Yes R1 Inv Tgr On Wait for completion of data move; this ensures that the prefetching to be accomplished will not override valid information currently SIIS or Store A No No Temp Fetch 2 Tgr O (G74) in the temp bfrs 1. Step IR NP319 No End of Operation PpIn Ready Yes RR Insn Format GPR Specified by Does RUA for this GPR = 0 Yes B Avail Yes Does RUA for this GPR = 0 GPR Specified by R2/X Avail Sto into array interlock ck Diagram 5–5 Yes SIIS or Store A No No M1 = 1111 oranch Yes Exec B Tgr On (G106) Cond Mode Igr On (G101 RR Insn Format BC is target RR Insn of Exec Wait for Gate D to D Bfr No Format resolution of 2. Gate D Bfr to Adder 3. Gate GPR Specified by B to Adder Yes branch on condition test .Gate D to D Bfr Yes Gate D Bfr to Adder Gate GPR Specified by B to Adder NP341 . Gate GPR NP341 Specified by R2/X to Ad-der NP341 Loop Tgr Or (E102) 1.Gate GPR Specified by R2/X to Adde Yes Exec B Tgr On (G106) NP341 IR = SLCIR Did this BC Loop Mode On (E102) CC Valid (G102) Yes RR Insn Format Gate LB Reg to Adder Gate IRCTR to Adder No IR = SLCIR Yes is same insn that caused . Gate D to D Bfr . Gate D Bfr to Adder . Gate GPR Specified Cond Mode Tgr On (G101) NP33 Br Taken Addr Gen New IC (used if no branch) by B to Adder NP341 IRCTR 25 : LB25 (F104) 1. Gate SLT Reg to AOC 2. Set Op Reg Empty 3. Gate SLT Reg to IR (This action also causes NIAT to turn on) NP333 CBIA Tgr On (J103) Temp 1 and Temp 2 Fth Tags Off Yes No Νo (F74, G74) Gate GPR Specified by R2/X to Adder NP341 Gate +1 to Adder 25 Yes CB<8 Tgr On (J103) 1. Step IR Loop Tgr On (E102) NP333 NP333 Gate R1 to CC Mask Reg Tof IF Tgr (D70) 1. Ton BC Uncond Tgr (E103) 2. Tof IF Tgr (D70) 3. Set State 2 (D102) 1. Ton BC Uncond Tgr (E103) 2. Tof IF Tgr (D70) 3. Set State 1 (D103) 2. Tof IF Tgr (D/U) 3. Set State 1 (D103) NP333 State 2• no temp fetching State 1• State 1 · BC cond NP333 NP333 A End of Operation B Sheet 2 C End of Operation Sheet 2









DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 4 OF 5)



Notes:

```
1. Reset Og to Adder = GPR Reset and Hot 1s Reset
2. GPR Reset = (a) Tof R1 Og Tgrs
(b) Tof X/R2; B; D; Og Tgrs
(b) Tot X/R2; B; D; Og Igrs
(c) Tof WR Og Tgrs
(d) Tof Temp Reg Og Tgrs

3. Hot is Reset = (a) Set T/C Tgr to T
(b) Tof +1 to Adder 31; 29; 28; TAT; and 25
(c) Tof SVIR Og Tgr
(d) Tof LB Og Tgr
(e) Tof IRCTR Og Tgr


4. Br Tar Reset = (a) Tof Br Tar
                                                           (e) Tof IRCTR Og Tgr
(a) Tof Br Tgr
(b) Tof BIA Tgr
(c) Tof BIA 1 Tgr
(d) Tof BSR Tgr
(e) Tof Exec Tgr
(f) Tof BCUNCON Tgr
(a) Tof Cond Tgr
(b) Tof CBIA Tgr
(c) Tof CBSR Tgr
(d) Tof CQUick Tgr
(e) Tof CTFM Tgr
  4. Br Tgr Reset =
 5. C Tgr Reset =
                                                             (e) Tof TFM Tgr
```


DIAGRAM 5-11. BRANCH ON CONDITION SEQUENCE (SHEET 5 OF 5)


Objectives:

Wait for completion of data moves;

- 1. Decode and process a BCT instruction.
- Check all interlocks which may cancel the execution of this instruction.
 Condition mode must be removed before processing of the BCT instruction can be completed.
- 4. The BCT instruction can either break, establish, or retain a loop mode of operation.













DIAGRAM 5-12. BRANCH ON COUNT SEQUENCE (SHEET 4 OF 5)



Sheets 2, 4

DIAGRAM 5-12. BRANCH AND COUNT SEQUENCE (SHEET 5 OF 5)










DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 3 OF 6)









DIAGRAM 5-13. BRANCH ON INDEX SEQUENCE (SHEET 6 OF 6)










DIAGRAM 5-14. BRANCH AND LINK SEQUENCE (SHEET 2 OF 2)















DIAGRAM 5-17. SET PROGRAM MASK AND SUPERVISOR CALL SEQUENCE



execution.

- The byte located at the B1 and D1 instruction fields replaces system mask of current PSW.
- VFLEU does byte selection for storage operand.
 Correct system mask is stored because I/O and external interrupts are inhibited during instruction








DIAGRAM 5-19. INSERT STORAGE KEY AND SET STORAGE KEY SEQUENCES (SHEET 2 OF 2)

- 1. Decode and issue a RDD or WRD instruction.
- Check all interlocks that can detain or cancel these instructions.
 RDD Generate address and test for valid storage; check for FXOS and SAR availability; issue instruction to FXA; wait for FXA completion of this instruction before proceeding to decode cycle.




DIAGRAM 5-20. READ, WRITE DIRECT SEQUENCE

Start Objectives: Decode and issue diagnose instruction. Set MCW register which controls CPE and channel functions. Verification of proper CPU equipment functions. See Diagram 5-7 for decode cycle basic interlock No Decode Go Signal Yes Store A Sto into array interlock check No Diagram 5-5 PpIn Ready Yes B Avail Yes Yes Cond Mode Yes Any Int Tgr On Wait for No resolution of Any Sto in PpIn or No branch on condition test SIIS No 1. Tof IF Diag Decode No NM141 1. Add → WR 2. Set State 3 Yes Priv interrupt NM135 MSCE Acptng No Supervisor State D State 3 Yes (D102, D103) Yes Diagram 5-33 IF Off Yes No R1 Invalid Tgr Address in WR Invalid Yes Yes Address E 1/0 or interrupt Diag Op No No Diagram 5-33 SPM B = Save R1 Dbl Length Yes Specification in WR Specification interrupt (Type A 1. Gate per B 1. Gate WR to Adder for B NP377 B precise) $\mathsf{Exec}\ \mathsf{B}$ to Adder NP341 1. Ton Stop Tgr 2. Set State 4 Yes Start MC 1. Gate SVIR stop sequence to IR Set State 1 Gate Op Reg D → D Bfr Gate D Bfr → Adder NP323 NM141 NP341 NP341 State 4 1. Set State 0 (D101) 2. Tof Loop 3. Tof Exec B 4. Gate Tof + 1 to Adder 25 Gate SVIR to Adder Gate Tof LB to Adder 12 field to MC Signal MCW Diagnose to MC Gate Bit 1 to Ppln 3 Op Sk Adr Gate Dbl to Ppln 3 Op Fetch MCW; set NM141 sink address equal to MC Diag Decode End of 4. Gate Fetch to PpIn 3 Op Operation NM135 5. Set State 5 Yes (D103) (D101, D103) Yes Yes PpIn Empty 1. Set State 0 2. True Step IR End of

Operation

DIAGRAM 5-21. DIAGNOSE SEQUENCE





DIAGRAM 5-22. INSERT CHARACTER, STORE CHARACTER, AND TEST AND SET SEQUENCE









DIAGRAM 5-24. SHIFT SEQUENCE










DIAGRAM 5-27. I/O SEQUENCE (SHEET 2 OF 2)

- 1. Decode and issue LM or STM instruction.
- Decode and issue LM or STM instruction.
 Check all interlocks that might detain or cancel the instruction.
 LM Fetch a doubleword; inform FXA of the FLB assigned for this fetch, the position of the data within the doubleword; and the GPR(s) that the data should fill.
 STM Set up a store for a doubleword; inform FXA of the SAR assigned for this store, the position of the data within the doubleword, and the GPR(s) to be used as source(s) for the data.





DIAGRAM 5-28. LM, STM SEQUENCE (SHEET 1 OF 3)






DIAGRAM 5-28. LM, STM SEQUENCE (SHEET 3 OF 3)

- 1. Decode and issue TR or TRT instruction.
 2. Check all interlocks that might detain or cancel the instruction.
 3. TR-Fetch and set up store for argument double word(s), and inform FXA of the assigned FLB(s) and SAR(s); suppress MSCE multi-accessing; fetch table word(s), and inform FXA of the assigned FLB(s).
- 4. TRT-Fetch argument double word(s), and inform FXA of the assigned FLB(s); fetch table word(s) and inform FXA of the assigned FLB(s); generate required argument byte address and save it in GPR 1.




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 1 OF 5)




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 2 OF 5)




DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 3 OF 5)





DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 4 OF 5)






DIAGRAM 5-29. TR, TRT SEQUENCE (SHEET 5 OF 5)





DIAGRAM 5-30. NOXCM SEQUENCE (SHEET 1 OF 3)







DIAGRAM 5-30. NOXCM SEQUENCE (SHEET 3 OF 3)


Decode and issue the following instructions: Pack, Unpack, and Move With Ofset


	F2	L1	L2	B1	D1		B2	D2	
Pack	0	78 11	12 15	16 19	20	31	32 35	36	47
	F3	L1	L2	В1	DI		B2	D2	
Unpack	0	78 11	12 15	16 19	20	31	32 35	36	47
	F1	L1	L2	B1	D1		B2	D2	
MVO	0	7 8 11	12 15	16 19	20	31	32 35	36	47



See Diagram 5–7 for decode cycle basic interlock check R1 Inv Yes No Tgr On B = Save R1 Yes Gate GPR Gate WR to Specified by ${\sf B}$ Adder for B to Adder NP341 NP377 L-Reg Full Tgr On Yes Decode Go to MOP Signal NP341 Decode Go to MOP Yes 1. Reset DWCR 2. Gate Op Reg to L-Reg 3. Ton MOP Tgr NM271 NM271 NM271 NM271 4. Set MOP State 1 5. Tof Insn Fetch Tgr NP325 6. Ton R1 Dbl Sk Tgr
7. Ton R1 Og Inh Tgr
8. Og B2-D2 Op Reg Fld
9. Set State 7 NP325 NM271 NP325 NP325 Decode PUMO Insn Yes 1. Ton L-Reg Full Tgr 2. Ton Mark Tgr NM271 End of Operation

DIAGRAM 5-31. PUMO SEQUENCE (SHEET 1 OF 3)





- 1. Decode and issue an ED or EDMK instruction.
- 2. Check all interlocks that may detain or cancel the instruction.
- Initially fetch two pattern and source words for VFLEU.
 After first pattern (or source) word is requested by VFLEU, a subsequent reference for a pattern (or source) word is made each time the VFLEU finishes processing a pattern (or source) word.
- 5. VFLEU steps off an Op whenever it requests a pattern word, and the I-Box issues an op whenever
- it references a pattern word.

 6. EDMK Record byte address for first significant result digit by forming byte address and causing this byte address to be stored in GPR1.




DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 1 OF 4)





DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 2 OF 4)







DIAGRAM 5-32. ED, EDMK SEQUENCE (SHEET 4 OF 4)






Diagram 5-34 (Sheet 1)


Diagram 5–33 (Sheet 2)

DIAGRAM 5-33. INTERRUPT SIGNALS (SHEET 3 OF 3)

H

Diagram 5–33 (Sheet 2)

Diagram 5-34 (Sheet 1)






DIAGRAM 5-34. INTERRUPT SEQUENCING (SHEET 2 OF 2)

- 1. Tof MOP Og Tgrs This line turns off the following outgate triggers: DWCR; Byte Buffer; R1 to R1 OR; L1; L2; and L-L03.
- 2. Tof Og Tgrs to Adder This line turns off the following outgate triggers: all "B" and "X" outgate triggers; D-Bfr; Temp to Adder A; Temp to Adder B; WR to Adder A; WR to Adder B.
- 3. Gate B1 (B2) to Adder This line turns on the B outgate trigger which is specified by a decode of the B-field outgated from the Instruction Register.
- 4. Gate D1 (D2) to Adder This line turns on the D-Bfr outgate trigger and ingates to the D-Bfr the D-Field which is outgated from the Instruction Register.
- 5. Gate B1 (B2) and D1 (D2) to Adder This line combines the functions of the lines described in items 3 and 4.
- 6. Lf to Rt Olap This signal is used in the NOXCM sequence to indicate an overlapping condition between the sink and source operand fields which requires special handling by the VFLEU. This line is conditioned by: 0 < [Sink Starting Address (to byte level) Source Starting Address (to byte level)] < 8; i.e., 0 < [(B1 + D1) (B2 + D2)] < 8.
- 7. MVO Olap This signal is used in the PUMO sequence to indicate an overlapping condition between the sink and source operand fields which requires special handling by the VFLEU. This line is conditioned by: 0 < D < 8, where D = [(B2 + D2 + L2) (B1 + D1 + L1)] = (Source Starting Address Sink Starting Address).</p>
- 8. Possible Olap in PACK or UNPK This signal is used in the PUMO sequence to indicate an overlapping condition between the sink and source operand fields which may require special handling by the VFLEU. (See also item 9.) This line is conditioned by the following logical relationship: (Decode UNPK) ($-8 \le D \le 0$) or (0 < D < 16). (D is defined in item 7.) This condition will prompt the PUMO sequence to go into a special "hand-in-hand" relationship with the VFLEU.
- 9. PACK or UNPK Olap This signal is used in the PUMO sequence to indicate that a particular source doubleword has the same address as a particular sink doubleword and that special handling of this pair of operands is required in the VFLEU. This line is conditioned when: (-8 ≤ D < 8) (Sink Dbl Wd Adr Bit, Bit 28) = (Source Dbl Wd Adr Bit, Bit 28); i.e., Sink Double Word Address = Source Double Wd Address. (D is defined in item 7.)</p>
- 10. LO3, B, D, L Carry This signal is used as operand fetching is begun, to aid in determining how many doublewords are involved in a particular operand stream. A three-bit sum is determined by the addition of the low-order three bits of the register specified by B to the low-order three bits of the D field. This sum is then added to the low-order three bits of the L-field; a carry out of the high-order position of this three-bit add is known as an "LO3, B, D, L Carry".
- 11. Block Og of Byte Adr from WR to Adder A When this line is conditioned, it suppresses the outgating of bits 29-31 from the WR which would otherwise take place when the WR to Adder A Og Tar is on.
- 12. MALS Data Not Needed This line signals the MSCE that the data for a fetch are not needed.
- 13. Arg Byte Accp This signal is generated by the MOP sequence for TR and TRT. Its presence indicates to the VFLEU that any argument byte which is presently on the Byte Bus may be taken off. Note that this signal consists of two lines to the VFLEU the signal is present only when both lines are negative.
- 14. Blk End Cancel This line is conditioned by the MOP logic whenever the Term Tgr is on. It is used in connection with the op cancelling process. When the line is conditioned, it prevents the VFLEU from completing its cancelling process until the MOP sequence can guarantee that no more ops will be issued to the FXOS.
- 15. Byte Bus Valid This signal from the VFLEU indicates to the TR or TRT sequence that a valid argument byte is on the Byte Bus, or to the ED or EDMK sequence that a byte count is on the Byte Bus
- 16. CLC Complete This signal is generated by the VFLEU when it finds that the operands in a CLC instruction are equal. The signal is used in the NOXCM sequence as part of the control for the Blk CLC Tgr.
- 17. CLC Term This signal is generated by the VFLEU based on the fact that a pair of CLC operand bytes are unequal. If the unequal byte pair is compared during cycle n, this signal is transmitted to the I-Box during cycle (n+1). CLC Term is used in the NOXCM sequence to prevent further operand accessing and as part of the control for the Blk CLC Tgr.

DIAGRAM 5-35. MOP DEFINITIONS

- 18. EDMK Byte Adr Accp This signal is generated by the MOP sequence for ED and EDMK. Its presence indicates that the byte count has been gated into the Byte Buffer.
- 19. EDMK Complete This signal is generated by the VFLEU and is transmitted to the I-Box in parallel with the transmission of the last pattern word to an SDB. It causes the ED or EDMK sequence to turn on the Term Tgr which will then lead to an exit from the sequence. This communication relative to the completion of EDMK execution is necessary since the I-Box must stand-by until there is no further chance that a byte address may have to be generated and stored in GPR1.
- 20. End of Olap PACK or UNPK This signal is generated by the VFLEU in connection with the special approach used for particular overlap situations in PACK and UNPK. It is transmitted to the I-Box in parallel with the transmission of the last sink word to an SDB and is used in the PUMO sequence to motivate an exit.
- 21. End of Sr Wd This signal, generated by the VFLEU, is used only in certain overlapped PACK or UNPK situations. It is transmitted to the I-Box during the cycle following the outgate of the last byte from the source word and is used in the PUMO sequence to initiate the fetch for the next source word and the setting up of another store for the present sink word.
- 22. End of Sk Wd This signal, generated by the VFLEU, is used only in certain overlapped PACK or UNPK situations. It is transmitted to the I-Box during the cycle following the ingate of the last byte into the sink word, and is used in the PUMO sequence to initiate a store for the next sink word.
- 23. GPR Accept This signal is the output of the GPR Accept Trigger which is a part of the GPR ingate priority scheme in the FXA. If the GPR Accept Tgr is turned on at the start of cycle n, data from the I-Box are gated into an addressed GPR at the start of cycle (n+2).
- 24. Ig Adr to GPR This line is conditioned by the MOP logic whenever the MOP Tgr is on to block the ingate to the addressed GPR of the high-order eight bits from the I-Box. This covers the byte-address-saving situations which arise in TRT and EDMK, and requires the high-order eight bits of GPRI to remain unchanged.
- 25. Last Arg Byte This signal accompanies the last argument byte to be sent from the VFLEU to the I-Box in the course of a TR or TRT instruction.
- 26. TRT Complete This signal is generated by the VFLEU when there is no non-zero function byte in the course of a TRT instruction. It is transmitted to the I-Box during the cycle following the examination of the last function byte and causes an exit from the TR or TRT sequence.
- 27. TRT Term This signal is generated by the VFLEU based on the fact that a non-zero function byte has been found. It is transmitted to the I-Box during the cycle following the examination of the non-zero function byte, and in parallel with the transmission to the I-Box of the byte count necessary for the generation of the culprit argument byte address. TRT Term is recorded by the Term Tgr, and motivates argument byte address generation and storing into GPR1. It then leads to an exit from the TR or TRT sequence.
- 28. <u>VFLEU</u> This signal is sent to the I-Box from the FXA during the FXOS decode cycle for an SS instruction. Its presence will cause the L-Reg Full Tgr to be turned off.
- 29. VFL Req ED Sr This signal is sent to the I-Box by the VFLEU whenever, in the course of an ED or EDMK, it makes a request for a source word from an FLB. VFL Req ED Sr is recorded by MOP in the Req ED Sr Tgr and motivates the fetch of the next source word.
- 30. VFL Req Ptrn or Arg Tgr This signal is generated by the VFLEU in connection with pattern word requests in ED or EDMK and argument word requests in TR or TRT. The signal is recorded by Req Ptrn or Arg Tgr. The TR or TRT sequence is notified for all argument word requests except the first; and the Req Ptrn or Arg Tgr initiates the fetch of the next argument word. The ED or EDMK sequence receives this signal for all pattern word requests except the first (and in one case the end of the pattern word from the "END" Op); and the Req Ptrn or Arg Tgr initiates the fetch of the next pattern word.
- 31. Ton SAR Valid Tgr Associated with each of the three SARs is a valid trigger. A SAR is set "Valid" when a new address is set into the SAR. Once the SAR is valid, its address is compared with all incoming addresses. Situations arise in the multiple op sequences for handling TR and PACK or UNPK in which an address may be set into a SAR before it is desirable to subject it to comparisons. In such cases it becomes necessary to modify the general procedure for setting a SAR valid. The logic used to accomplish this modification makes use of the signals: Suppress Ton SAR Valid Tgr, and Ton SAR Valid Tgr per Op Stage SAR Field. The flow chart below shows how these special signals interact with the general procedure for setting a SAR valid.

Instruction Fetch Control Triggers

Array Fetch Protect Tags (Array Words 0-7, Temp 1 and 2) - NN161-167, 181-187, 207 Indicate when an instruction fetch has violated a protected block of storage. There are ten array protect tags corresponding to the 8 array doublewords and the two temp locations. Should an attempt be made to decode any portion of an array or a temp doubleword with a protect tag on, a fetch protect interrupt results. The tags are turned on or off respectively, as a storage return which violates or satisfies fetch protect is gated to the associated array word.

Array Fetch Tags (Array Words 0-7, Temp 1 and 2) - NN161-167, 181-187, 201 Indicate when a fetch for the corresponding doubleword of instruction array has been made and the data has not yet returned from storage. There are ten fetch tags, corresponding to the 8 array doublewords and the two temp locations. The tags are turned on by the instruction fetch mechanism and turned off on the same cycle that the data from the memory bus is ingated.

Initial Fetch - NN177

Used to gate a zero into the UBCTR, allowing an unmodified transfer of the UB register contents to the UBCTR output. This requirement is necessary because instruction fetching is initiated via the UB register even though the next instruction fetch address is always taken after UB is updated by the UBCTR output. The initial fetch trigger is used to gate a zero into the UBCTR. This allows an unmodified transfer of the UB register contents through the UBCTR and back to UB.

Instruction Fetch Trigger (IFT) - NM115

Master control trigger for instruction fetch logic. This trigger must be on for any fetches that take place using the UB register.

Instruction From Memory Request Trigger (IMRT) - NN225

Signals MSCE of an instruction fetch. This signal also inhibits operand fetching to give instruction fetching CPU priority to the address bus to storage. Initiating an instruction fetch turns IMRT on; MSCE accepting to the CPU turns IMRT off.

ISR Protect Tag - NN249

This trigger is turned on or off by the MSCE to indicate that the immediately following storage return to the 1-Box has violated protected storage. It is used to turn on or off the appropriate array or execute protect tags.

Store Interlock Trigger (SIT) - NN230

Set on when it is detected that a store instruction in the ppln 3 op register has stored within the UB and LB boundaries. SIT effectively cancels the affected instruction array word by initiating a fetch to storage for the doubleword stored into. The trigger is turned off when the re-fetch has been initiated.

Store Into Array Trigger (SIAT) - NN231

On SS format store operation or a store multiple doubleword, if the store falls within UB and LB, multiple instruction array words may become invalid. SIAT simplifies the recovery control by initializing the whole array starting with the current instruction address. SIAT is turned on by the detection of a store between the UB and LB bounds when processing an SS store or a store multiple instruction. It goes off following the completion of the instruction and completion of the reinitialization.

Temp Fetch Trigger - NN226

This trigger is turned on when the instruction fetch area is initialized following a branch that did temp fetching. The trigger causes the updating of the UB without initiating storage fetches, thereby preventing re–fetching of branch targets already fetched to the temp 1 and temp 2 locations. The UBCTR output is then correctly positioned to fetch the instruction word after the doubleword fetched for temp 2. The temp fetch trigger goes off on completion of the UB update.

Temp Fetch 1 and 2 - NN205

Signify that the respective instruction array doubleword (temp 1 and temp 2) has been activated by a branch decision and is to be gated to the op register and also to the instruction array word designated by the AOC register. The triggers are turned on as a result of a successful branch that did temp

Pipeline Stage 1 (Instruction Decode) Control Triggers

Fixed Buffer Busy Counter - NP139

A three-bit control register that properly sequences the releasing of fixed operand buffers when an instruction requiring more than one of these buffers is encountered. These instructions require the fetching of 64 bit operands and therefore utilize the floating buffers as well as the fixed buffers. The fixed buffer busy counter is required when these instructions are stacked.

Fixed Buffer Busy Tags A-F (FXB-BSY) - NP343-353

A set of six triggers, one for each 32 bit fixed storage operand buffer, utilized to control allocation of buffers to storage fetches initiated for fixed operations. A buffer is made busy by turning its tag on as a fetch to the buffer is initiated. The tag is turned off when the fixed area utilizes the buffer contents, whereupon the buffer becomes available for re-assignment.

Fixed Operation Stack Count (FXOS) - NP131

A three-bit control register interlock on issuing to the fixed area. As an instruction is issued to the fixed area, the FXOS counter is incremented; when an instruction is completed by fixed execution, the counter is decremented. A maximum of six operations can be outstanding prior to the interlock preventing more issuing.

Floating Buffer Busy Tags 1-6 (FLB-BSY) - NP357-361

A set of six triggers, one for each 64 bit floating storage operand buffer, identical in function to the fixed buffer busy tags, except applying to the floating buffers.

Floating Operation Stack Count (FLOS) - NP135

A four-bit control register identical in function to the FXOS, except applying to the floating area. A maximum of eight operations can be outstanding prior to the interlock preventing more issuing.

New Instruction Address Trigger (NIAT) - NN227

Sets the op register outgate triggers according to the value in IR after a new instruction address has initialized the array counters and IR.

Op Register Outgate Triggers (2 per halfword) – NP009–015

Used to control the outgating of the op register.

Op Register Valid Triggers (one per halfword) - NN244-247

Used to indicate which of the four halfwords of the op register are valid and available for decoding. A particular valid trigger is turned on by ingating new data to its associated op register halfword and turned off when the instruction processing has utilized that halfword.

Register Unavailable For Addressing (RUA Tags) - NP145-285 Order is: UAO, 1; RUM 0, 1; RUA 2, 3; RUM 2, 3; etc.

A set of sixteen (one for each GPR) 3-bit control tags used to guarantee logically correct address generation by the I-Box. As an operation is issued to the fixed area, any GPR altered by that operation (R1) has its RUA tag incremented. The fixed area will decrement the tag upon execution of the operation. A nonzero tag indicates to any subsequent decode that the associated GPR is unavailable as an address generating parameter. Three bits are required to cover the number of operations that can be outstanding in the fixed area.

Register Unavailable For Modification (RUM Tags) - NP145-285 Order is: RUA 0, 1; RUM 0, 1; RUA 2. 3-RUM 2. 3: etc.

A set of sixteen (one for each GPR) 3-bit control tags used in conjunction with the RUA tags to guarantee the proper sequencing of I-Box results into the GPRs. As an operation is issued to the fixed area, any GPR required as a source parameter by that operation (R2) has its RUM tag incremented. The fixed area decrements the tag upon execution of the operation. A nonzero RUM or RUA indicates to any subsequent decode that the I-Box cannot change this register, as an outstanding operation requires the current contents. Three bits are required to cover the number of possible outstanding fixed area operations.

DIAGRAM 5-36. I-UNIT TRIGGER LIST (SHEET 1 OF 3)

R1 Double Sink Trigger - NM117

Set by the decoder during all MOP instructions. It is meaningful only for LM and STM, double length shifts, and multiply/divide. It is used to make the R1 equal SLCX and R1 equal SLCB comparator compare not only R1 but R1 plus one, if R1 is even.

State Triggers (3) - NM083

General sequence control triggers. S0 is the decode state of all instructions. S7 is entered at the start of a multi-op instruction. MOP logic uses its own state triggers. The interrupt sequences are executed in S0 and have their own sequence triggers.

Store Address Register Busy Tags (SAR-BSY) - NP369

A set of three triggers, one for each store address buffer register. As a store is issued, one of the buffers is assigned to hold its address until executed. The buffer is freed following execution and becomes available for reassignment.

SVR1 Invalid Trigger (R1 Invalid) - NM113

Indicates, for one cycle, to the decoder that the GPR addressed by SVR1 has just been changed by the I-Box. If the address generate following this decode cycle used this GPR, the SVR1 invalid trigger substitutes the WR contents (WR contains the address parameter) for the GPR (which has not

Pipeline Stage 2 - Adder and Execution Staging Control Triggers

B Outgate Triggers - NP435-441

Sixteen triggers, one for each value of B. Allows gating the associated 32-bit GPR quantity to the A adder input 0-31.

D Outgate Trigger - NP473

Enables gating the 12-bit D buffer quantity to the D adder input 0-11.

Fixed Valid Trigger - NP385

Notifies the fixed area that the staging register contains an instruction for the fixed area. The trigger is turned on when an instruction is set into the stage and remains on for one cycle.

Floating Valid Trigger - NP385

Notifies the floating area that the staging register contains a floating point instruction. The trigger is turned on when an instruction is set into the stage and remains on for one cycle.

Hot Ones Triggers - NP467-481

Four triggers that allow gating particular single bit entries to the adder. The entry positions are into the D adder input.

- 1. Bit 31
- 3. Bit 28 4. Bit 25

IR Counter Outgate - NP471

Gates the five IR counter bits (26-30) to D adder input positions 26-30.

LB Outgate - NP471

Gates LB 8–25 to A adder input positions 8–25.

Set Condition Code Trigger - NP385

Notifies the execution areas that a condition code affecting instruction has just been issued or handled by the I-Box. The signal inhibits any outstanding instructions from changing the code. It is a one-cycle signal.

SVIR Outgate Trigger - NP479

Gates the five SVIR bits to the A adder input positions 26-30.

Temp Outgate Triggers - NP477

Two triggers allowing the 24-bit temp quantity to be gated to either the A or B adder inputs 8-31.

Timer Address Trigger (TAT) - NP483

Forces the address of the timer storage location into the adder when a timer update is required. Feeds hot inputs to D input positions 25 and 27.

True/Complement Trigger - NP467

Enables complementing the data gated to the B adder input 0-31.

WR Outgate Triggers - NP469 Two triggers allowing the 32-bit WR quantity to be gated to either the A or B adder inputs 0-31.

X Outgate Triggers - NP447-457

Sixteen triggers, one for each value of X. Allows gating the associated 32-bit GPR quantity to the B adder input 0-31.

Pipeline Stage 3 - Interface with Storage Control Triggers

MSCE Not Accepting - NL551

Indicates that no CPU address will be taken on the following cycle. Controlled by the MSCE.

Branch Control Triggers

Activate Trigger - NM091

Set for one cycle when test of CC shows branch condition guess is correct. It notifies both stacks to start processing conditional ops, i.e., render them normal.

Back Less Than Eight Trigger (BACK8T) - NM103

Indicates that the target of the current branch is back less than 8 doublewords. It can be set in two ways: (1) When LB \leq WR \leq UB and WR \leq IR or (2) When the adder output indicates back less than 8 (LB plus IRCTR minus the target).

BAL Trigger - NM111

Indicates a BAL op has entered state 6.

BCQ Trigger - NM119

Set during the decode of a quick loop BCT instruction (loop trigger on and IR equals SLCIR). Branch In Array Trigger (BIAT) - NM107

Indicates the target of a branch (not BC) is in the array. It is set by the LB \leq WR \leq UB comparator after the first temp fetch is made.

Branch In Array 1 Trigger (BIA1T) - NM107 Similar to BIAT but set when a temp fetch sequence has not been used.

Branch Trigger (BRT) - NM107 Indicates whether the branch in process will be taken. It is set according to the adder output and the op (BXLE, BXH, BCT).

BXLE Trigger - NM103

Turned on during the decode of a BXLE instruction, off by the decode of BXH. It tells the branch sequences how to interpret the adder output, i.e., whether a plus or D sum indicates branch or whether a minus sum indicates branch.

BXQ Trigger - NM118

Set during the decode of a quick loop BX instruction (loop trigger on and IR equals SLCIR). It is also used for BX ops in loop (but not quick) mode.

Cancel GPR Request Trigger - NM109

A store in the instruction stream may occur after the request GPR priority trigger has been turned on. The cancel GPR request trigger allows the request GPR priority trigger to be turned off without ingating the GPRs.

Cancel Trigger - NM091

Set for one cycle when test of CC shows BC guess is wrong. It notifies both stacks, FXOS and FLOS, and MSCE to destroy all outstanding conditional ops.

CC Valid - NM095

Tells test sequence when CC is available for testing. It is a data trigger and is kept off by (1) any CC op outstanding in the FXA or FLA, (2) a CC bit on in the op stage and not conditional mode, and (3) by the turn on of the activate trigger for one cycle (set to on again if a CC bit was issued in conditional mode).

Conditional BACK8T - NM093

On during conditional mode caused by a BC operation whose target is back less than 8 doublewords.

Conditional BIAT - NM093

On during conditional mode caused by a BC whose target is in the instruction array.

Conditional Quick Trigger – NM089 On during conditional mode caused by a BC closing a loop in the instruction array .

Conditional Trigger - NM095

Indicates machine is in conditional mode, i.e., the I-Box has processed a BC op but the test of the CC has not yet been made.

Loop Trigger - NM087

Indicates machine in loop mode. May be reset by decode of any fixed op that changes the GPR pointed to by SLCB or SLCX.

R1 Outgate Inhibit Trigger - NP019

Inhibits the op register R1 fields from being outgated to the R1 decoder when a substitute field is utilizing the decode hardware.

Request GPR Priority Trigger - NM117

Requests the FXA to give the I-Box priority on ingating into the GPRs. The turn off of this trigger causes the WR to be set into the GPR addressed by the SVR1 register.

SVR1 Outgate Trigger - NM109

Outgates SVR1 to the R1 OR. It is set and reset by the XEC and BAL sequences.

Temp Fetch Made Trigger (TFMT) - NM089

Indicates that two temp fetches have been made for the branch in process. (Target is out of

Unconditional Branch Trigger (BCUNCONT) - NM118

Set during the decode of a BC with an all ones mask field to distinguish it from a conditional branch.

Execute Control Triggers

Execute A Trigger - NM152

Indicates that an execute instruction is being processed. Required because the op register will be changed by the target fetch during the processing. This trigger is reset after target returns from

Execute B Trigger - NM103

Indicates that the op in process is the target of an XEC instruction.

Execute C Trigger - NN249

Controls housekeeping following the completion of an execute target that has not resulted in a branch being taken. It controls the adjusting of the AOC and IR register contents to point to the instruction subsequent to the execute instruction, and activates instruction fetching. It is turned on for one cycle as a result of the completion of the target.

Execute Fetch Protect Tags - NN209

Two execute fetch protect tags are turned on as a result of fetching the execute target from a protected array. An interrupt will result from an attempt to use any portion of a protected word. Turn on and off is identical to that of the array protect tags.

Execute 1 and 2 Fetch Tags - NN203

Indicate outstanding fetches for the execute target. When the data arrives, it will be routed only to the op register and not to any array location. Two fetches may be required because the XEC target may cross a doubleword boundary.

Execute 1 Invalid Trigger - NM152

Turned on when the fetch for an execute target is to an invalid address.

Execute 2 Invalid - NM155

Indicates the second fetch for execute target is invalid. This fetch is made because the target instruction may cross a doubleword boundary. No action results from this indicator unless the fetch is utilized.

Plus 2 To IRCTR Trigger - NN197

Used to set the IRCTR to the correct value after an execute has been processed. The IR must be updated by two halfwords following the target completion irrespective of the target length. It is turned on for one cycle following the completion of the execute target.

Interrupt Control Triggers

Channel Release Trigger - NM383

Captures the release signal from the channels to provide a timing base on which to terminate I/O instructions and I/O interrupts. Trigger is off whenever there is no turn-on signal.

External Identity Triggers

Set of eight triggers used to indicate which of the external, interrupt key, and timer interrupts are currently being processed

Inhibit WR Address Trigger - NM551

Blocks the output of the WR from the address bus to MSCE during interrupt sequencing. This action allows the PSW addresses to be forced via the same bus.

Interrupt Fetch/Store Trigger - NM153

Indicates and causes the PSW fetch or store address to be formed based on the interrupt class being sequenced.

Interrupt Sequence B Trigger - NM160

Indicates a precise interrupt is currently being processed. Enables imprecise interrupts that occur during the process to usurp the control and cancel the precise interrupt.

Interrupt Sequence 1 and 2 Triggers - NM151

Provide clocking for handling interrupt sequencing.

I/O Interrupt Taken Trigger - NM158

Signals the channels that an I/O interrupt has been honored and that status may be stored.

I/O Interrupt Triggers - NM391-397

Set of seven triggers, one for each channel, turned on when the associated channel signals interrupt.

DIAGRAM 5-36. I-UNIT TRIGGER LIST (SHEET 2 OF 3)

Pipeline Not Empty Trigger - NM158

Used whenever logical correctness demands a pipeline drain. The requirements for pipeline

- 1. FXOS and FLOS empty
- 2. I-Box state zero
- 3. All FXBs, FLBs, and SARs available
- 4. Not step IR
- 5. FLRs not busy
- 6. No FXA execution in process
- 7. Instruction fetch trigger on
- 8. All SDBs empty
- Ppln empty from PSCE
 No CPE request in CPE buffer
 - b. No active CPU request in any queue register.
- 10. CC valid

Program A Interrupt Triggers

Set of triggers identifying the various imprecise interrupts. In order of priority the imprecise interrupts are:

- 1. Data NM417
- 2. Fixed Overflow NM417
- 3. Divide NM407
- 4. Exponent Overflow NM407
- 5. Exponent Underflow NM409 6. Significance - NM409
 7. Floating Divide - NM411
- 8. Protect NM411
- Specification A NM413
 Address A NM413

Two additional triggers indicate imprecise interrupts on conditionally issued instructions. These triggers turn on the normal program A interrupt triggers if the conditional instructions are activated.

- Conditional Specification A NM415
- 2. Conditional Address A NM415

Program B Interrupt Triggers

Set of triggers identifying the various program exceptions and the supervisor call exception, all of which are precise. In order of priority:

- 1. Operation NM385
- 2. Specification B NM385
- 3. Privileged Op NM387
- 4. Execute NM387
- Address B NM389
- Supervisor Call NM389

Program B Interrupt Trigger - NM154

Indicates a precise interrupt condition has been signaled. Establishes correct timing platform on which to begin sequencing the interrupt.

PSW Stored Trigger - NM157

Indicates that the PSW has been stored to prevent a second store for a single interrupt.

Multiple Operation (MOP) and Timer Control Triggers

Block CLC Trigger (BLK CLCT) - NM259

Used to block the MOP sequence for CLC (the NOXCM sequence) in case a prior CLC has not yet been terminated or completed. It is turned on when a MOP sequence completes a CLC prior to its completion or termination by the VFLEU. It is turned off when the VFLEU signals completion or termination.

Byte Buffer Outgate Trigger - NM319 Outgates the 8 bits of the byte buffer to input B, bits 24-31 of the address adder. This outgate function is used in the TR or TRT, ED, EDMK and PUMO sequences.

Byte Buffer Valid Trigger - NM301 Turned on whenever the byte bus is gated into the byte buffer and the byte bus valid line from the VFLEU is conditioned. This trigger goes off whenever the data in the byte buffer has been used and no new data has been gated in. TR, TRT (in TR or TRT sequence) and EDMK (in ED, EDMK sequence) instructions make use of this trigger.

DWCR To Adder Outgate Trigger - NM319 Outgates the 5 bits of the doubleword count register to input B, bits 24-28 of the address adder. This outgate function is used in the NOXCM and ED, EDMK sequences.

Inhibit Advance to Working Register Trigger - NM248

Prevents ingating the address adder sum to the working register (or temp). This trigger is turned on whenever an address is ingated to the WR but the associated ppln op bits are not set into the ppln 3 register. This condition occurs during operand accessing whenever advance to WR is present but advance is not. The trigger is turned off as the ppln op bits are set into the ppln 3 op register.

Last or SBA Carry Trigger (LAST) - NM247

Used in three contexts. It is used in the TR or TRT sequence to record the last argument byte signal which accompanies the last byte of the argument stream from the VFLEU to the I-Box. It is used in the ED, EDMK sequence to aid in sequencing and addressing the last pattern word fetch. It is used in the PUMO sequence to record the occurrence of a LO3 B, D, L, carry to set the one more source trigger or the one more sink trigger correctly.

Outgates the L1 field from the L register (bits 0-3) to input B, bits 28-31 of the address adder, and also gates the low-order 3 bits of the L1 field to the LO3 carry propagate logic (see LO3, B, D, L, carry in the MOP definitions - Diagram 5-35, item 10). This outgate function is used in the PUMO sequence (covering all MOP instructions which have two 4-bit L fields, L1 and L2).

Outgates the L2 field from the L register (bits 4-7) to input B, bits 28-31 of the address adder and also gates the low-order 3 bits of the L2 field to the LO3 carry propagate logic (see LO3, B, D, L, carry in the MOP definitions – Diagram 5–35, item 10). This outgate function is used in the PUMO sequence (covering all MOP instructions which have two 4-bit L fields, L1 and L2).

L-LO3 Outgate - NM201

Outgates the low-order 3 bits of the L register to the carry propagate logic (see LO3, B, D, L, carry in the MOP definitions - Diagram 5-35, item 10). This outgate function is used in the TR or TRT, NOXCM and ED, EDMK sequences (covering all MOP instructions which have a single 8-bit

L Register Full Trigger – NM245 Turned on when the L (or L1-L2) field is set into the L register at the beginning of each MOP sequence except LM or STM. While on, it serves as an interlock to prevent the I-Box from beginning a subsequent MOP instruction. It is turned off on the cycle following the FXOS decode of the first op of the associated MOP instruction.

Mark Trigger - NM243

Provides an assortment of special functions in all MOP sequences except LM or STM.

Multiple Op State Triggers - NM305

Define the 3 major states used in the MOP (multiple op) sequences. There are five MOP sequences: LM or STM; TR or TRT; NOXCM which covers NC, OC, XC, CLC, MVC, MVZ and MVN; ED, EDMK; and PUMO which covers PACK, UNPK, and MVO. Each of the sequences is entered in MOP state 1 and is completed in MOP state 3.

- 1. MOP State 1 This trigger defines state 1 for each MOP sequence.
- 2. MOP State 2 This trigger defines state 2 for all MOP sequences. (Note that the LM or STM sequence does not use state 2.)
- 3. MOP State 3 This trigger defines state 3 for all MOP sequences.

Multiple Op Trigger - NM239

Turned on as each MOP sequence is entered and is turned off as each MOP sequence is completed. While on, it: aids in control of ingating to the op stage and ppln 3 op; modifies the handling of the store into instruction array situation; and calls for partial (24-bit address field only) GPR ingating whenever required.

New Argument Binary Trigger (NABT) - NM260

Used in TRT to aid in the cancellation of an unused argument buffer in case the TRT instruction terminates rather than completes. The NABT is off as the I-Box TRT sequence initiates the first argument fetch and is then alternately turned on and off as succeeding argument doubleword fetches are initiated. When NABT is on, it forces a bit to op stage position 13 (in the POSE field).

One More Sink Trigger - NM253

Used in all MOP sequences except LM or STM as an aid in counting the doublewords involved in the sink operand field.

One More Source Trigger - NM251

Used in NOXCM and PUMO sequences as an aid in counting the doublewords involved in the source operand field. This trigger is also used in the TR or TRT sequence as described on the TR and TRT flowchart (Diagram 5-126).

Operand Access Trigger - NM241

Used in all MOP sequences except LM or STM. It derives its name from its use in the NOXCM and ED or EDMK sequences wherein it is used (in conjunction with one more source trigger and one more sink trigger) as a part of the operand doubleword fetching mechanism. In this context, the operand access trigger will be on as fetching is begun and will be turned off when operand accessing is almost complete. In the TR or TRT and PUMO sequences, this trigger provides general sequencing functions.

DIAGRAM 5-36. I-UNIT TRIGGER LIST (SHEET 3 OF 3)

Overlap Trigger (OLAPT) - NM257

Used as an aid to handle certain overlapping operand situations that may be discovered during the NOXCM and PUMO sequences. It is turned on whenever the operand fields overlap in such a way that special handling will be (or may be, in case of PACK and UNPK) necessary in the VFLEU.

Request Edit Source Trigger - NM301

Used in the ED, EDMK sequence to record that the VFLEU has requested a source word from an FLB. When on, it causes the ED, EDMK sequence to fetch the next source doubleword.

Request Pattern or Argument Trigger - NM301

Used in the TR or TRT sequence to record that the VFLEU has requested an argument word from an FLB. When on, it causes a fetch for the next argument word. This trigger is used in the ED, EDMK sequence to record that the VFLEU has requested a pattern word from an FLB; and then it causes the fetching of the next pattern doubleword, and the issuance of an associated op to the FXOS .

R1 to R1 OR Outgate Trigger - NM201

Used only in the LM or STM sequence. Gates the R1 field from the L register (bits 0–3) to the R1 OR. The decoded output of this 4-bit OR is used to step the appropriate RUA counter(s) when stepping is signaled by the LM or STM sequence.

Terminate Trigger (TERMT) - NM255

Used to record a termination (not to be confused with the architecturally defined termination) signal from the VFLEU. Termination of a TRT or a CLC instruction prevents further operand accessing. This trigger is also used to record an EDMK execution complete signal from the VFLEU in the ED, EDMK sequence; and for a special sequence function for handling PACK or UNPK overlap situations (in the PUMO sequence).

Timer Go Trigger - NM157
Turned on when basic interlocks for issuing the timer instruction are satisfied. When the trigger is on, it initiates the issuance of the instruction and the formation of the proper address.


Timer T1 and T2 Triggers - NM158

Indicates timer update signal has been received. (The two triggers guarantee only one update per signal .)

MOP Definitions and Control Lines Between MOP Sequences and Fixed Area

Refer to MOP Definitions, Diagram 5-35.


(3/68) 5-36 (3 of 3)



- 1. R1 Field Data (RR and RX Formats).
- 2. R2 Field Data (RR Format Only).
- 3. FXB Field Data (RX Format Only).

- l. Add and subtract operations gate data from the GPRs or storage (FXB) to the carry propagate adder.
- 2. Adder circuits perform all the add and subtract functions.
- 3. Results are placed back in the R1 GPR.
- 4. Logical operations treat the data as 32 bit values without signs.

In halfword operations, 16 bits of data from the FXB are gated to the adder. The high-order bits of the word are changed to agree with the halfword sign. Normal execution time for ops 1A, 1B, 1E, and 1F is one machine cycle. Ops 4A,4B,5A,5B,5E, and 5F require an undetermined number of machine cycles because input Decode Add data must come from storage via an FXB. or Subtract Diagram 5-128 Block Op Condition (E55)Hardware Error No Cycle GPR Specified by R1 Field 1 Trigger (D53).Set R1 to GPR Step Op Sink Register Contents of GPR R1 Go to (E56-63) NK169 NK339 Set R1 to B Bus NK165 B Input of Adder Use FXBs, and Data from Operation Op Select FXOS Set CC Bit NK135 (F46-51) Turn On FX Set CC No Trigger Op Code 4X Ops 4A and 4B Gate a NK167 Halfword from Set Circuit Gates Set 16 Bit



accumulator instead of a GPR.


DIAGRAM 5-100. ADD AND SUBTRACT

Operation

2 FXBs 2 3 0-31 5 9 (Note 2) 10 11 12 13 A Bus 14 15 0-31 **GPRs** 0-31 B Bus 0-31 T/C Mult Gates GR1 Wired Right four (4) 31 X1 AI0 LEFT A 0 RIGHT LEFT ACCUMULATOR В (c) CSA 31 31 31 0 Accumulator 31 | 0 Left Right 27 28 30 30 32 Mul Dec String C Decoder (Note 1) 31 32 63 DA 0 31 32 63 Shifter 31,32 Decoded Group 1* Value T/C Mult Gate Selection 31 32 63 2. RX Format Only. 000 63 +4 001 +1 010 +4 +12 011 +2 +8 101 110 111 * True and complement form indicated by (+) and (-), respectively. Numbers indicate effective multiplications made for a particular decoded T/C Multiply Gate Decoding

The condition code remains unchanged during multiply ops

1C MR MULTIPLY (RR)




5C M MULTIPLY (RX) 4C MH MULTIPLY HALFWORD (RX)


	0		7	8	11	12	15	16	18	19	20
RX		5C, 4C		R1				FXB			

- 1. During MULTIPLY operations, information from GPR's or Storage (FXB's) is multiplied and the product placed in a GPR.
- 2. The multiplicand is specified by the R1 field.
- 3. The multiplier is specified by the R2 field for RR multiply and by the FXB field for RX multiply or multiply halfword.
- 4. Actual multiplication is performed by the True/Complement multiply gates at the input of the carry save adder (CSA), Each hex digit of the multiplier is decoded in turn. The decoded gates determine the multiplied value of the multiplicand entered into the partial product during each iteration.
- 5. T/C Mult. gates multiply by shifting the multiplicand 0, 1, 2 or 3 positions as it is gated into the CSA. By gating into the CSA in true or complement form and shifting the correct number of positions, any value of multiplication can be produced from 0 to 16 (the binary value of the multiplier hex digit).
- 6. The partial product is held in the left side of the accumulator and shifted right 4 positions for each iteration. The final product occupies both the left and right sides of the accumulator.
- 7. At the end of the multiply operation the final product is transferred to the GPR's.
- 8. Multiply operations can be performed in less than the normal 8 iterations (11 cycles) if the multiplier high order positions are an unbroken string of 9 or 17 zero bits or one bits.
- 9. During the last cycle the product is shifted the correct number of bits to position it in the sink GPR's.

DIAGRAM 5-101. MULTIPLY (SHEET 1 OF 3)

With No Leading String Cycles 2 3 4 5 6 7 8 9 10 11 12 13 ١. Multiply Trigger 2. Begun Trigger Multiplier is Gated to the Adder from GPR R2 or FXB GPR R1+1 to B Bus (Multiplicand) Shift Right 4 Note 1 Note 2 Adder to Right Accumulator 10 7. Adder to Left Accumulator 10 8. Shifter to Right Accumulator Shifter Stage 0 Final Product from Shifter to GPRs 2 2 2 2 2 2 2 2 2 11. Step Iteration Counter 11 Ingate GPRs R1 and R1+1





Notes:

- 1. Depends on previous op.
- 2. Depends on following op.

DIAGRAM 5-101. MULTIPLY (SHEET 3 OF 3)

- Objectives:

 1. During divide operations the value in GPR R1 and R1+1 (Dividend) is divided by the value (Divisor) in either GPR R2 (RR) or an assigned FXB (RX). The results are placed back in GPR R1 (Remainder) and GPR R1+1 (Quotient).

 2. Division is performed by repetitively subtracting the divisor from the dividend and at the same time shifting 1 bit position for each of 32 iterations.

 3. The quotient is constructed bit by bit from the results of each subtraction.

 4. In the last iteration, subtraction may cause the remainder to go negative (less than zero). In this case the divisor must be added back in once to correct the remainder.

 5. Remainder, Divisor and Dividend signs determine the ending sequence which adjusts the results to conform to standard mathematical sign rules.

 6. During the ending sequence the quotient is transferred to GPR R1+1 and the remainder is transferred to GPR R1.

 7. Divide operations may be aborted if the factors exceed the capacity of machine circuits.

 8. A complete divide operation requires 36 or 37 machine cycles depending on how many cycles are required in the ending sequence.






DIAGRAM 5-102. DIVIDE (SHEET 1 OF 4)





Divide Timing

Cycles Function 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 1. Divide Trigger Note 1 2. Begun Trigger Not 3. GPR R1+1 to the A Bus (Odd Half of Dividend) 4. GPR R1 to the A Bus (Even Half of Dividend) Note 1 5. FXB or GPR R2 to the A Bus (Dvr from Stor or GPR R2) 1111 Note 3 6. Carry Out Note 1 7. Adder to Right Accumulator 8. Adder to Left Accumulator 9. Shift Left 1 10. Shifter to Right Accumulator 11. Sign Save Trigger 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 12. Step Iteration Counter 13. Shifter Stage 0 Note 2 Note 1 14. Straight Out Right Accumulator to A Note 6 15. Straight Out Right Accumulator to B 16. Adder to GPR R1+1 (Ingate Quotient into R1+1) Note 9 Note 1 17. Adder to GPR R1 (Ingate Remainder into R1) Ш Note 8 Note 1. On only for cases 7 and 8. 2. On only for cases 1 to 4.

- 3. On only if there is a carry between halves of the dividend.
- 4. Depends on previous op.
- On only if dividend is negative (Not reset at end of op.)
- 6. On only for cases 5 to 8.
- 7. Wait during this cycle until data is available.
- 8. Last iteration into the accumulator occurs at this cycle boundary.
- 9. On only for cases 1 to 6.


DIAGRAM 5-102. DIVIDE (SHEET 4 OF 4)

Case	Remainder	Dividend	Divisor	Action
	Positive	Positive	Positive	None
2	Positive	Positive	Negative	CQ
3	Positive	Negative	Negative	CR
. 4	Positive	Negative	Positive	CQ CR
5	Negative	Positive	Positive	CC
6	Negative	Positive	Negative	CQ CC
7	Negative	Negative	Negative	CC CR
8	Negative	Negative	Positive	CQ CC C

CQ - Complement Quotient

CR - Complement Remainder

CC - Correction Cycle



Notes:

- 1. R1 Field Data (RR and RX Formats).
- 2. R2 Field Data (RR Format Only).
- 3. FXB Field Data (RX Format Only).
- 4. Results set the CC but are not gated back to a GPR.

- Condition Code 15 CLR Compare Logical 19 CR 0 = Operands are equal 1 = First Operand is low 11 12 15 16 2 = First operand is high 15,19 RI R2 Compare Halfword CH 55 CL Compare Logical 59 11 12 15 16 18 19 20 RX FXB 49,55,59 R1
- 1. Compare operations gate data from the GPR's or Storage (FXB) to the carry propagate adder.
- The value of R2 is subtracted from the value of R1 and the results set the condition code.
 Operands are not changed by the compare operations.
- 4. Logical compares treat the data as 32 bit values without signs.
- 5. During halfword compare, 16 bits of data from the FXB are gated to the adder. The high order bits of the word are changed to agree with the halfword sign.
- 6. Normal execution time for ops 15 and 19 is 1 machine cycle.
- 7. Ops 49, 55 and 59 require an undetermined number of machine cycles because input data must come from storage via an FXB.




DIAGRAM 5-103. COMPARE




DIAGRAM 5-104. LOADS




DIAGRAM 5-105. AND, OR, AND EXCLUSIVE OR





DIAGRAM 5-106. STORE, STORE HALFWORD AND STORE CHARACTER



- 1. Insert operations move a byte of information from storage into bits 24-31 of GPR R1.
- 2. ISK obtains the information from storage protect memory (a 5 bit storage key).
- 3. IC fetches a byte from a storage address.

Insert Storage Key

09

Hardware

Error

ISK

- 4. Data path for the information is from storage through the FXB, VFL logic unit, digit shifter (straight through), and the result bus into GPR R1.
- 5. Insert ops require an undetermined number of machine cycles because data







DIAGRAM 5-107. INSERT





CVB Timing, Sign Minus



– Request Floating Point Buffer


CVB Timing, Sign Plus


CVB T	iming, Sign Plus																								
	Function												Су	cles											
		1	2	3	4	.5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1.	CVB Trigger																			10					
2.	Begun Trigger			4																10					
3.	CVB Delayed		1																	Νo	+ 1				
4.	Data Available																								
5.	Shift Left 1			4																10					
6.	Shift Left 3			5															No	5					
7.	Adder to Left Accumulator			4																10					
8.	Adder to Right Accumulator	No	te 4																					No	ote 5
9.	Ingate GPR																		10	Not	1				
	Cour	nt 15	15	15	15	14	13	12	11	10	9	8	7	6	5	4	3	2							
10.	Step Iteration Counter				0	2	2	4	4	6	6	8	8	10	10	12	12	14	14						
11.	FC/FD Characters to Digit Shifter	-			1	3	3	5	5	7	7	9	9	11	11	13	13	15	15						
12.	Decoder Digit Ingate		_	_	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14						
		First Cycle of Iteration — Transfer Floating Point Buffer to FXB FC-FD (See Note 2) — Priority Cycle — Request Floating Point Buffer									.e														


Notes:


- These triggers are turned on during last possible case of a FXA divide interrupt (overflow situation).
- This operation occurs if data is available in the floating point buffer; if data is not available, second logical cycle continues indefinitely until data becomes available.
- 3. Occurs only if operand is negative.
- 4. Depends on previous op.
- 5. Depends on following op.

DIAGRAM 5-108. CONVERT TO BINARY (SHEET 2 OF 2)










- Conditional upon the sign of the number converted. Is turned on only for negative number and is not reset at end of operation. (Updating occurs only at beginning of an operation.)
- The numbers show the counter value for each cycle. The counter is always initialized at 28. The first decrement (after step ICTR goes on) decrements the counter to the starting value appropriate for the leading string of zeros. All subsequent decrements are -1.
- The starting time for CVD fixup is always as shown, however, CVD fixup cannot turn off until one cycle after CVD outgate is turned on. CVD outgate cannot turn on until at least one cycle after CVD fixup turns on and until an SDB is available. The representation of CVD fixup and CVD outgate shown here is the optimum case (SDB available immediately).
- 4. Depends on previous op.

DIAGRAM 5-109. CONVERT TO DECIMAL (SHEET 2 OF 2)



	98		LM		Load	1				Mul	tiple				
		0		7	8	11	12	13	14	15	16	1	18	19	20
CC Remains Unchanged	RS		98		R1		L	R	S	Е		FLB			

- $1.\,$ Load multiple transmits data from storage through the floating point buffers, the fixed buffers, and the adder, to the GPRs.
- 2. Any number of GPRs , from 1 to 16 can be loaded with one LM operation .
- 3. I-unit issues pseudo op to the fixed area for each doubleword of data fetched from storage.
- 4. Start (S) or end (E) bits indicate the first and last pseudo ops of the operation.
- 5. The first and last pseudo ops may transmit only one word of data. In these cases the left (L) and the right (R) bits indicate which half of the doubleword fetch is to be used.
- 6. FXB A-B and C-D are used as doubleword pairs to accept data from the specified FLB. FXB E and F are not used for LM.
- 7. FXB are outgated, one at a time, through the adder to each GPR in sequence.




DIAGRAM 5-110. LOAD MULTIPLE (SHEET 1 OF 2)





DIAGRAM 5-110. LOAD MULTIPLE (SHEET 2 OF 2)



	0 7	8 11	12	13	14 18	19 20
RS	90	R1	L	R		S AR N AME

- 1. A block of data is transferred from the GPR's to storage via the fixed area
- 2. The R1 field specifies the first GPR of the block to be stored.
- 3. A pseudo-op will be issued, by the I-unit, for each doubleword of the data block.
- 4. Singleword stores can occur during the first and last pseudo-ops. The L (left) and R (right) bits indicate which half of the doubleword is to be stored.
- 5. During a singleword store two GPR's are gated out to MSCE but only one is actually stored. I-unit notifies MSCE which half of the doubleword to store.
- 6. Normal execution time is 1 machine cycle for each pseudo-op.





DIAGRAM 5-111. STORE MULTIPLE



E DIAGRAM 5-112. SHIFT INSTRUCTIONS (SHEET 1 OF 3)

5-112 (1 of 3)

Shift Right Single Logical Shift Left Single Logical Shift Right Single (Arithmetic) Shift Left Single (Arithmetic) SRL 8A 8B 8C 8D 8E SRA SLA Shift Right Double Logical Shift Left Double Logical SRDL SLDL Shift Right Double (Arithmetic) Shift Left Double (Arithmetic) SRDA SLDA 11 12 13 18 19 20 88, 89, 8A, 8B R 1 Shift Amoun 8C, 8D, 8E, 8F

7

 \blacksquare

Objectives:

1. Data in the GPR specified by R1 is shifted right or left the specified amount and replaced in the GPR.

 \blacksquare

- 2. Logical shifts move bits 0 to 31 as an unsigned value.
- Arithmetic shifts move bits 1 to 31 and treat position 0 as a fixed sign.
 Single shifts move the data from a single GPR.
 Double shifts move the data from an even odd pair of
- GPRs as one value.

 6. Data path for shift operations is from the GPRs through
- the carry propagate adder, the accumulator, and shifter back to the GPRs.

 7. The shift amount generates gates to control the shifter.
- 8. Single shift operations are completed in two machine cycles with some ending functions performed in the first cycle of the following operation (Cycle 3).
- Double shift operations are completed in three machine cycles if the shift amount is more than 32. Some ending functions are performed in the first cycle of the following operation (Cycles 4 or 5).

Condition code remains unchanged for logical shift operations

Condition code is set as follows for arithmetic shift operations:

CC Condition Result is zero Result is less than zero Result is greater than zero Overflow * (SLA and SLDA only) * Overflow detection circuits are attached to the left end of the shifter. (See data flow)





DIAGRAM 5-112. SHIFT INSTRUCTIONS (SHEET 2 OF 3)



Single Shift Timing

Function

- 1. Shift Trigger
- 2. Begun Trigger
- GPR R1 to B Bus 3.
- 4. Note 1 Adder to Left Accumulator
- 4. Note 2 Adder to Left Accumulator
- 5. Note 1 Adder to Right Accumulator
- 5. Note 3 Adder to Right Accumulator
- Shifter to GPR

						Cycle	S		
	1			2	Merch Male	3	4	5	
		2							
	-	ı				6	,		
		_		M.					
				100					
		1				2			
				111					
		1				2			
Not	te 4		1		2		No	te 5	
No	te 4						No	ote 5	
		8							
				1		Not	1		

Double Shift Timing

Function

- 1. Note 6 Shift Trigger
- 1. Note 7 Shift Trigger
- 2. Note 6 Begun Trigger
- 2. Note 7 Begun Trigger
- GPR R1 to B Bus 3.
- GPR R1+1 to B Bus
- Adder to Left Accumulator 5.
- Adder to Right Accumulator 6.
- 7. Note 7 Shifter to Right Accumulator
- 8. Note 6 Shifter to GPR
- 8. Note 7 Shifter to GPR

Cycles 2 3 4 5 Note 5 Note 4 Not 1

Notes:

- 1. Address of sink GPR is even.

- 3. Address of sink GPR is odd.
- 4. Depends on previous op.
- 5. Depends on following op.
- Address of sink GPR is odd during an arithmetic left shift.
- 6. Shift amount is equal to or less than 32. 7. Shift amount is more than 32.

DIAGRAM 5-112. SHIFT INSTRUCTIONS (SHEET 3 OF 3)


AND, OR, Exclusive OR NI, OI, XI

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | | FXOS | SI | 94,96,97 | I Field | FXB | Name | Name

- NI,OI, or XI Condition Codes: 0-Result is 0 1-Result is not 0 2-(Not applicable)
- 2-(Not applicable) 3-(Not applicable)
- 1. Specified FXB byte is ANDed (94), ORed (96) or Exclusive ORed (97) with immediate data field
- in VFL Logic Unit.
- 2. FXB data and immediate data are gated to VFL $\,$
- Logic Unit over opposite buses (Sk or Sr).

 3. Results are outgated to specified SDB.

Data Flow



Flow Chart




DIAGRAM 5-113. NI, OI, AND XI INSTRUCTIONS

Test Under Mask

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | l Field FXB

- 1. State of bits in FXB byte selected by mask in immediate data field is used to set condition code.
- 2. Mask bit of 1 indicates corresponding FXB bit is to be tested; mask bit of 0 indicates corresponding
- bit is to be ignored.

 3. FXB data and immediate data are gated to VFL Logic Unit over opposite buses (Sk or Sr).
- TM Condition Code:
 - 0 Selected bits and mask are all 0 1 Selected bits are mixed 0 and 1
 - 2 (Not applicable)
- 3 Selected bits are all 1

Compare Logical CLI


0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | FXOS

- 1. Specified FXB byte is compared with immediate data field in VFL Logic Unit.
- 2. FXB data and immediate data are gated to VFL Logic Unit over opposite buses (Sk or Sr).

 3. Results of operation are indicated in
- condition code.
- CLI Condition Code:
- 0 Operands are equal

- 1 FXB data is low 2 FXB data is high 3 (Not applicable)

TM Data Flow



CLI Data Flow





DIAGRAM 5-114. TM AND CLI INSTRUCTIONS (SHEET 1 OF 2)




Move MVI

0 11 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 FXOS SI

- IDR data are moved to a specified SDB
 IDR data are gated onto store bus positions
 through 55 and 56 through 63.
- MVI Condition Code: Code remains unchanged

Data Flow



Flow Chart




DIAGRAM 5-115. MVI INSTRUCTION

Test and Set

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


1. VFLEU only performs part of instruction. MSCE performs other part. MSCE outgates a word from storage and (1) sends it to VFLEU, and (2) sets specified byte of word to all 1s and places it back in storage.

2. Specified byte is gated from FXB to VFL Logic Unit where bit 0 of byte is tested for a 0 or 1 condition. Condition code is set accordingly.

TS Condition Code:

- 0 Bit 0 of specified byte is zero
- 1 Bit 1 of specified byte is one
- 2 (Not applicable) 3 (Not applicable)

Data Flow



Flow Chart




DIAGRAM 5-116. TS INSTRUCTION

Set System Mask SSM




Byte in specified FXB replaces system mask bits in current PSW.
 FXB byte is sent to I-Box via byte bus.


FXB byte is sent to I-Box via byte bus.
 FX complete signal is sent to I-Box causing current PSW to ingate new mask byte.

SSM Condition Code: Code remains unchanged

Data Flow




Flow Chart




Read Direct RDD

to specified SDB.



- IDR data are made available as signal-out timing signals; direct-in data are placed in IDR for subsequent transfer to specified SDB.
 IDR data are gated to singleshots and direct-in data are set into IDR via result bus after singleshots are activated.
 Direct-in data are transferred from IDR
- RDD Condition Code: Code remains unchanged

Data Flow







DIAGRAM 5-118. RDD INSTRUCTION




Objectives: AND, OR, Exclusive OR, Move Numerics, Move Zones NC, OC, XC, MVN, MVZ 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 1 2 3 4 SS D4, D6, D7, D1, D3 FLB Sink FLB Source P 0 Simplified Flow Decode and Sink and source doublewords are gated from FLBs to FXBs FA/FB and FC/FD, respectively.
 Sink and source bytes are gated to the VFL logic unit and are processed. Start Decode Op D1, D2, D3, D4, D6, D7 Sheet 3 AND (NC) – Logical product is obtained between the sink and source bytes. OR (OC) – Logical sum is obtained between the sink and source bytes. Exclusive OR (XC) – Module–two sum is obtained between the sink and Start Move Numerics (MVN) – LOD of source byte is placed in LOD position of sink byte. Move Zones (MVZ) – HOD of source byte is placed in HOD of sink byte.

3. Resultant bytes are placed in specified positions of sink FXB (FA/FB). When FA/FB are filled with processed bytes, FA/FB data are stored in a specified SDB. State 1. Request First Sink and Source Operands 2. Initialize Ingate Counter 3. Prepare to Outgate First Sink and Source Bytes
4. Determine Ending Byte Address Data Available Opnds No Avail for Execution Yes Execute Sheet 5 1. Process Sink and Source Bytes 2. Ingate Processed Byte into Sink Buffer 3. Outgate Next Sink and Source Bytes Request Sheet 6 Source No Operand Yes Request Next Operand Request Sheet 7 Sink No Operand Used Yes 1. Store Processed Sink Operand 2. Request Next Sink Operand Sheet 8 End of Instruction Yes

DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 1 OF 8)

 Store Last Sink Operand
 Set Condition Code
 Reset Execution Controls

> End of Operation






DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 2 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 3 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 4 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 5 OF 8)

Sheet 7

DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 6 OF 8)

trigger




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 7 OF 8)




DIAGRAM 5-120. NC, OC, XC, MVN, AND MVZ INSTRUCTIONS (SHEET 8 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 1 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 2 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 3 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 4 OF 8)




DIAGRAM 5-121. CLC INSTRUCTION (SHEET 5 OF 8)





DIAGRAM 5-121. CLC INSTRUCTION (SHEET 6 OF 8)







DIAGRAM 5-121. CLC INSTRUCTION (SHEET 8 OF 8)

Objectives: Move Character MVC

	0		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
ss		D2						FLB Name			Р	0	s	Ε	St By	artii te A	ng Adr	SAI	R ime			

- Specified FLB is gated to FA/FB and FC/FD during parallel operation (P bit = 1) or FC/FD only during serial operation (P bit = 0).
 Data is moved one byte at a time from FC/FD to FA/FB during serial operation.
 When all byte positions of FA/FB are filled, FA/FB data is gated to specified SDB.



Notes:

1. Parallel processing only





DIAGRAM 5-122. MVC INSTRUCTION (SHEET 1 OF 8)






DIAGRAM 5-122. MVC INSTRUCTION (SHEET 3 OF 8)




DIAGRAM 5-122. MVC·INSTRUCTION (SHEET 4 OF 8)

DIAGRAM 5-122. MVC INSTRUCTION (SHEET 5 OF 8)




DIAGRAM 5-122. MVC INSTRUCTION (SHEET 6 OF 8)

DIAGRAM 5-122. MVC INSTRUCTION (SHEET 7 OF 8)





DIAGRAM 5-122. MVC INSTRUCTION (SHEET 8 OF 8)




- Instruction offsets source word one digit position toward high-order-byte position.

 First result byte: Low-order digit of sink byte is combined with high-order digit of source byte (digits retain same relative digit position).

 Subsequent result bytes: Low-order digit of source byte is combined with high-order digit of sourced byte.

 Bytes are processed until sink and source fields are used; however, if sink is used first, resultant sink word is stored and cancel mode is initiated. If source word is used first, zeros are placed in remaining sink word byte positions and resultant sink word is stored.

 First op specifies sink and source operand; subsequent ops specify source operands only.






DIAGRAM 5-123. MVO INSTRUCTION (SHEET 1 OF 7)

Byte Processing Sheet 4 Sink Store



Overlap Sheet 6




DIAGRAM 5-123. MVO INSTRUCTION (SHEET 3 OF 7)




DIAGRAM 5-123. MVO INSTRUCTION (SHEET 4 OF 7)




DIAGRAM 5-123. MVO INSTRUCTION (SHEET 5 OF 7)





DIAGRAM 5-123. MVO INSTRUCTION (SHEET 6 OF 7)



Sheet 2

DIAGRAM 5-123. MVO INSTRUCTION (SHEET 7 OF 7)

Objectives: Pack and Unpack PACK, UNPK 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | FLB Name F2, F3 Byte A


- 1. Source words are transferred from a specified FLB (FLB name) to source buffer (FC/FD).

 2. Bytes are processed one at a time. During overlap processing result bytes are placed in sink and source buffers.

 3. Processing is as follows:
 Pack The LOD from two adjacent bytes are combined into a single, all digit result byte.
 HOD from these bytes (zone bits) are dropped.
 Unpack The HOD and LOD of a byte are separated and placed in the LOD positions of two result bytes.
 The HOD of the result bytes (zone bits) are supplied by circuits within the VFLEU.

 4. Processing continues until both fields (sink and source) are used.

Data Flow






DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 1 OF 7)




DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 2 OF 7)






DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 3 OF 7)





DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 4 OF 7)






DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 6 OF 7)





DIAGRAM 5-124. PACK AND UNPACK INSTRUCTIONS (SHEET 7 OF 7)

Objectives: Edit, Edit and Mark ED, EDMK

,	0 1 2 3 4 5 6 7	8 9 10 11 12 13 14	15 16 17 18	19 20
SS	DE, DF	FLB Name (Source)	E FLB Name (Sink)	SAR Name

- 1. Source data are changed from packed to zone format and are edited under control of a pattern word (sink).
 2. Edit and mark sends byte address of first significant result digit to 1-box.
 3. During editing process:
 a. Source digit is expended to zone format.
 b. Pattern byte is left unchanged.
 c. Fill character from fill register (first sink byte) is used.






DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 1 OF 8)




DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 2 OF 8)





DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 3 OF 8)






DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 5 OF 8)




DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 6 OF 8)




DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 7 OF 8)




DIAGRAM 5-125. ED AND EDMK INSTRUCTION (SHEET 8 OF 8)

*First op only **Subsequent ops ***P bit not present in end op Data bytes from the argument word are used to reference data bytes in the tableword.
 TR operation replaces the original argument bytes with the tableword bytes.
 TRT operation checks tableword bytes for zero/nonzero condition. Nonzero condition causes instruction to terminate.
4. Basic operation is as follows: 4. pasic operation is as tollows:

a. Argument bytes are sent to I-box to form address of tableword containing desired table bytes.

b. Addressed tablewords are alternately gated to FC and FD.

c. Desired table bytes are outgated from tablewords in FC and FD to VFL logic unit.

in TR operation, these bytes replace the argument word. In TRT operation, these bytes are checked and the condition code is set accordingly.

Condition Code: TR - Code remains TRT - 0 All function bytes are zero Nonzero function byte
 before the first operand is exhausted unchanged <u>Data Flow</u> 2 Last function byte is nonzero 32-43 (FL38) 0-21 (FL38) Byte Address Buffers BAR A-B Ctr BAR C-D On BAR B BAR D Byte Counter FA FC FB FD 31 31 31 OR SC Bus VFL Logic Unit Digit Shifter Note 2 EBA Adder State 2 Notes: 1. TRT only 2. TR only EBA Reg Store Bus 31 32 63 Counter Sheet Layout Α T_{Sheet 5} Sheet 4 Sheet 3 Source Byte Processing Argument Byte Processing Decode and Start Sink Request Decode TR or TRT Sink TR or TRT TR or TRT Data Available TRT All Sink Bytes TRT Gate the Function (Tableword) Byte First No Yes Pseudo-Op through VFLEU to Sink (A-B) Gate the Next Last Sink (Argument) Byte to I-Box Sink Byte Outgated Yes Yes Function Byte = 0 Set Up Circuits for Yes TR or TRT. Request Sink and Source Data Store the Sink Doubleword in A-B Send the "Byte Bus Valid" Signal to I–Box Νo Increment Counters E Last Data Available of Sink Data Sink Byte Sheet 8 Terminate and Cancel Yes Yes Gate the First Sink (Argument) Byte to 1–Box Send the "Last Α c Argument Byte" Signal to I-Box ment Byte" Sheet 6 Tableword Reques Source Byte Outgated c c TRT has found a Yes 4, 5 and 6 nonzero function byte from the table Function Byte in GPR2 and Send the Sheet 7 Ending Sequence Request Next Source Byte (Tableword) Byte Count to I-Box End of Was that the Last Function Byte TRT TR or TRT Yes Set the Condition Code to 1 and Ton VFL Cancel Step the Fixed Op Stack TR TRT Yes TR or TRT Set the Condition Code to 2 TR Function Request Sink and Source Data Until Byte = 0Store the Last Sink Doublework All Reserved Registers Are Free Yes Set Condition Code to 0 Reset Circuits Reset Circuits End of Operation End of TRT Sheet 8 Terminate and Cancel

Objectives:

TR, TRT

* \$\$

SS

Translate, Translate and Test

DC, DD

DC, DD

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20

FLB Name

(Tableword)

FLB Name (Argument)

FLB Name

(Argument)

SAR Name

(TR Only)

SAR Name (TR Only)

DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 1 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 2 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 3 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 4 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 5 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 6 OF 8)




DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 7 OF 8)







DIAGRAM 5-126. TR AND TRT INSTRUCTION (SHEET 8 OF 8)

Objectives:

- FA/FB Request sequence is executed whenever a sink word request is generated.
 FC/FD Request sequence is executed whenever a source request or TWC/TWD (TRT instruction only) request is generated.
 Cycle Control sequence is executed each time FXOS is stepped.
 SDB Available sequence is used to determine which SDB is available for receiving data from the VFL area.
 VFL Reset sequence is executed to reset various VFL control triggers.
 Block VFL sequence prohibits VFL operations when certain conditions exist.









Cycle 3

Yes





Objectives:

- 1. As each operation is decoded from the op stack, a sequence of conditions must be checked to see if the
- operation will proceed or be blocked.

 2. If no interfering conditions exist, the operation can proceed with decoding and processing.

 3. If any block condition exists, the block op trigger is turned on and the operation must wait until the block condition is cleared before proceeding.





DIAGRAM 5-128. BLOCK OPERATION







DIAGRAM 5-129. CANCELLED OPERATION PROCESSING






DIAGRAM 5-131. ADDRESS EXCEPTION INTERRUPT

A Bus Sign - NH857

Defines the sign of the A bus into the adder.

Used to define an abort condition in divide or convert to binary. In divide, quotient has overflowed; in convert to binary, the definition of the decimal digit processed is incorrect.

Add Logical, Subtract Logical - NH853

Defines conditions used to set the condition code on the cycle following the execution cycle.

Add, Subtract, Logical - NK173

Defines execution cycle of AL, ALR, SL, and SLR for CC setting.

Adder Carry Out - NH855

Defines a carry out of bit 0 in the adder.

Adder Output All Zeros - NH859

Set when the adder output is all zeros. Used for condition code setting.

Adder Output Sign - NH863

Defines the adder output sign.

Adder Overflow - NH855

Defines an overflow out of the adder.

Adder to Accumulator, Left - NJ625

Gates the adder output into the left accumulator.

Adder to Accumulator, Right - NJ627

Gates the adder output into the right accumulator.

AE Interrupt - NK541

One cycle trigger to signal an AE interrupt to the I-Box.

AND - NG927

Defines the execution time of N, NR, O, OR.

AND, EXOR - NH851

Defines instructions that set condition code.

BAR AB - NRO61, 063

Byte address register AB initially contains the starting byte address of the sink operand, and thereafter holds the encoded value (0-7) of the sink byte position being used. BAR AB is a three-bit register.

BAR B - NR125

Byte address register B is a two-bit register that contains the byte position of FB to be used in

BAR CD - NR103, 105

Byte address register CD initially contains the starting byte address of the source operand, and thereafter holds the encoded value (0-7) of the source byte position being used. It is a four-bit register, with the extra bit being added for the execution of TR.

Byte address register D is a three-position register that contains the byte position of FD to be used in execution.

BAR E2 - NK643

Byte address register, 2 bit of FXB E.

BAR F2 - NK 643

Byte address register, 2 bit of FXB F.

B Bus Sign - NH857

Used to define the sign of the B bus input to the ${\it adder}$.

Defines second through last cycle of multicycle ops (i.e., divide, multiply, shift, CVB, CVD, and timer).

Block B Bus - NK543 Blocks the bus from GPRs to CPA B bus.

Block Buffer A Bus - NK545

Blocks the bus from FXBs to CPA A bus.

Block GPR A Bus - NK545 Blocks the bus from GPRs to CPA A bus.

Block One Trigger - NR303

Used to force the ingate counter from counting up or down. In particular, it is used for executing overlapping TR.

Block Step Trigger - NR222

Prevents the FXOS from stepping.

Byte Address Buffers - NR021, 026

The byte address buffers (BABs) are a group of six three-bit buffers. Each BAB is associated with a specific floating buffer, and holds the byte address associated with the data contained in that buffer.

Byte Address Buffer Outgates - NR021, 026

Six triggers, one associated with each byte address buffer. These triggers control the outgating of one of six BABs to the byte address registers.

Byte Counter - NR004, 007

The byte counter is an eight-bit counter used for the execution of TRT and EDMK. It is initially set to zero and then incremented by one every time a result byte is processed.

Byte Counter Outgate - NR002

Outgates the byte counter to the byte bus.

Records a carry error in byte 1.

Carry Error Byte 2 - NH775

Records a carry error in byte 2. Carry Error Byte 3 - NH777

Records a carry error in byte 3.

Carry Error Byte 4 - NH779

Records a carry error in byte 4.

CC Add Group 1 - NK171

Defines execution cycle of LPR, LNR, LTR, LCR, A, AH, AR, S, SH, and SR for CC setting.

CC Overflow Group 1 - NK169

Defines execution cycle of LPR, LCR, A, AH, AR, S, SH, and SR for CC setting.

CLI - NK413

Defines compare immediate execution time.

Compare Arithmetic - NH853

Defines instruction used to set condition code on the cycle following the execution cycle.

Compare Logical - NH851

Defines instruction to set condition code on the cycle following the execution cycle.

DIAGRAM 5-132. FIXED POINT TRIGGER LIST (SHEET 1 OF 3)

Compare Arithmetic - NK171

Defines execution cycle of C, CH, and CR for CC setting.

Complement - NH203

Used to complement the A input of the adder.

Complement if Feedback Sign Negative - NH201

Used to complement the A input of the adder if the feedback from the adder on the previous cycle was negative

Complement if Feedback Sign Plus - NH201

Used to complement the A adder input if the feedback from the adder on the previous cycle was

Compare Logical - NK173

Defines execution cycle of CL and CLR for CC setting.

Complete - NR424

Notifies the I-Box of completion as opposed to termination of a VFL instruction.

Conditional Overflow - NH867

Used in divide and CVB to remember a conditional overflow whose ambiguity will be resolved on a later cycle.

CVB - NJ611

Defines duration of convert to binary.

CVB Delayed - NH863

Comes on one cycle after CVB is turned on and goes off one cycle after CVB goes off. Used in setting overflow interrupt for CVB.

CVB Sign Negative - NJ645

Remembers that the sign digit in CVB is negative.

Defines duration of fixed point convert to decimal (CVD).

CVD Fixup - NJ647

Allows a cycle delay in CVD to fix up parity on result before sending the result to the store bus.

CVD Outgate - NJ649

Outgates left accumulator bits F-31 and right accumulator bits (0-3) to the store bus at the end

Cycle 1 - NK105

Defines the decode cycle of any op.

Cycle 2 - NK107

One-cycle trigger defining the cycle after the decode cycle provided there is no step op.

One-cycle trigger defining the cycle after cycle 2 provided there is no step op.

Data Available - NK335 Defines that all operands are available for FXP and S1 executions.

Data Interrupt - NH867

Used to define one cycle data interrupt signal to the I-Box. May be set by CVB and VFL

Double Ingate - NG897

Decoder Error - NH771

Defines that an even-odd pair of GPRs are to be ingated.

Divide - NJ613

Defines duration of fixed point divide. EBAR - NR064, 065

position of the last sink byte to be processed.

End Fetch - NK443 Defines that the last memory operand has been fetched for LM.

FA-FB Data Available Trigger - NR305

Used to record a multiply decode error.

Indicates the availability of registers FA-FB for processing. For instructions that fetch the sink word, it means that data is available. For instructions that do not fetch the sink word, it means that the register is not filled with result bytes. Therefore, processing of bytes may continue.

The ending byte address register is a three-bit register that contains (in an encoded form) the

FA-FB Request Out - NR407

Indicates that there is an outstanding FLB request with a sink address of registers FA-FB.

FC End Trigger (FD End Trigger) - NR225

Indicates that the last table word will be in register FC (FD).

FC-FD Data Available Trigger - NR321 Indicates the availability of data in registers FC-FD for processing. When executing TR or TRT,

it indicates the availability of data in register FC. FC-FD Request Out - NR406

Indicates that there is an outstanding FLB request with a sink address of registers FC-FD or register FC.

FC Next (FD Next) - NR221, 226 Indicates the priority of table word requests.

FD Data Availability Trigger - NR322 Indicates the availability of data in register FD. Used only when executing TR or TRT .

FD Request Out - NR405

dicates an outstanding FLB request with a sink address of register FD.

Feedback Sign - NH203 Used to record the sign output of the adder on the previous cycle.

Defines which FXB pair (FA-FB or FC-FD) is next to receive data from the FLBs for LM.

Fill Register - NR042, 044

The fill register is a nine-bit register (including parity) that saves the first byte of the sink field for ED and EDMK instructions. The contents of the fill register are outgated to the result bus when necessary.

Fill Register Outgate Trigger - NR184 Outgates the fill register to the result bus.

Fixed Divide Interrupt - NJ653 A one-cycle trigger that signals an interrupt to I-Box if divide or CVB overflows.

FLB Request Trigger - NR403, 404

Six triggers, one associated with each FLB, used to notify the floating buffer controls to outgate one of the six buffers to the VFLEU.

FLB Sk Address Trigger - NR409 Two triggers that hold (in an encoded form) the sink address information that accompanies the FLB request signal.

Fetch Protect Interrupt - NK541

One-cycle trigger to signal a fetch protect interrupt to the I-box.

FXA A CC - NK469

One-cycle trigger (to I-Box) that sets the CC from the CC A bus. (For shift operations.)

FXA B CC - NK467

One-cycle trigger (to I-Box) that sets the CC from the CC B bus. (For all FXP operations, but not shift VFL operation.

FXA In Process - NK379

One-cycle trigger continually sampling 'FXP in process' and 'VFL in process.' Needed to extend 'in process' condition by one cycle.

FXB AE – NK533, 535, 565 Three triggers (for FA, FC, FD) that indicate an address exception (AE) violation for the data

currently in the FXB. Condition can only come from the FLB bus.

FXB Divisor - NG933 Defines RX divide execution time.

FXB/FLB Register - NK501, 503

 $\label{thm:continuous} The \ FXB/FLB \ register \ is \ a \ three-bit \ register \ used for \ the \ execution \ of \ TRT. \ It \ holds \ the \ binary \ value$ signifying which floating buffer (1-6) the current argument word came from.

FXB FP - NK531, 575

Six triggers (one per FXB) used to indicate a fetch protect (FP) violation for the data currently in the FXB.

FXB Full - NK531, 575

Six triggers (one per FXB) that define when there is data in the FXB.

FXB SNB - NK531, 575

Six triggers (one per FXB) called the 'signal not busy' triggers. Used to turn off the FXB busy trigger in the I-Box

FXP Error Generate - NK105

FXP In Process - NK367

One-cycle trigger used to invert parity of selected bytes of the CPA during RX load (58).

Defines when FXP op is being executed when execution is longer than one cycle.

FXOS Conditional - NK071, 083

Six triggers (one per FXOS position) to define the status of that FXOS position.

FXOS Decrement - NK109

One-cycle trigger to decrement the FXOS counter in the I-Box.

FXOS Full - NK071, 083

Six triggers (one per FXOS position) to define the status of that FXOS position.

FXOS Outgate Ring - NK041, 057 Six triggers making an outgate ring to outgate the FXOS (one FXOS position at any one time).

FXOS Parity Error - NK205

Three triggers to hold parity error conditions from the FXOS.

FXOS Set CC - NK041, 057

Six triggers (one per FXOS position) to define the set CC (condition code) ability of that op.

FXP Complete - NK419

A two-cycle signal to the I-Box at the end of SSM and RDD execution.

FXP Overlap - NK371

Defines that portion of a multicycle FXP execution (MPY, DIV, SHIFT) during which a VFL op (not DD, DF) could be issued.

FXP Set CC - NK469

Defines that the FXP op in process is to set the ${\sf CC}$.

GPR Accept - NG931

Signals the I-Box that it has been given control for ingates to the GPRs.

GPR A Bus Outgates - NG801, 869

Sixteen outgate triggers (one per GPR) to outgate bits 0-31 of the GPR to bit positions 0-31 of the

GPR B Bus Outgates - NG801, 869

Sixteen outgate triggers (one per GPR) to outgate bits 0-31 of the GPR to bit positions 0-31 of the

GPR Sk Register - NG881, 897

Eight triggers that hold the address of the GPR pair (even-odd pair) that will be the sink of the current op in execution.

Half-Sum Error Byte 0 - NH523

Used to record a half-sum error in byte 0.

Half-Sum Error Byte 1 - NH521

Used to record a half-sum error in byte 1.

Half-Sum Error Byte 2 - NH521

Used to record a half-sum error in byte 2.

Half-Sum Error Byte 3 - NH519 Used to record a half-sum error in byte 3.

Half-Sum Error Byte 4 - NH519 Used to record a half-sum error in byte 4.

Halfword Op - NK515

Defines execution time of halfword ops.

Turned on (if not disabled) by a fixed point error. When on the trigger prevents starting the next

HO Cross Outgates - NK 601, 613

Six outgate triggers (one per FXB) to outgate bits 0-15 of the FXB to bit positions 16-31 of the A bus.

HOD Trigger - NR302

Indicates that the high-order digit of the source field is being processed.

HO Straight Outgates - NK601, 613

Six outgate triggers (one per FXB) to outgate bits 0-15 of the FXB to bit positions 0-15 of the A bus.

The 2⁰bit of the iteration counter.

I Counter Bit 2 - NJ551 The 2 bit of the iteration counter.

I Counter Bit 4 - NJ553 The 2² bit of the iteration counter.

I Counter Bit 8 - NJ553

The 2³ bit of the iteration counter.

DIAGRAM 5-132. FIXED POINT TRIGGER LIST (SHEET 2 OF 3)

I Counter Bit 16 - NJ555

The 2⁴ bit of the iteration counter.

I Counter Bit 32 - NJ557

The 2⁵ bit of the iteration counter.

Defines the cycle of IC or ISK execution that gates data to the GPRs.

IC-ISK - NK415

Ingate Control - NR167, 169

The ingate counter is a three-bit counter that points to the byte position to be ingated next. The counter is initially set with the sink starting byte address, and then decremented or incremented by one depending on the instruction.

Ingate GPR - NR373

One-cycle trigger that causes a GPR ingate.

I Priority - NG931

One-cycle trigger continually sampling the GPR request line from the I-Box.

Immediate Data Register - NR001, 003

The immediate data register holds the immediate field before an SI instruction is executed, and contains the result byte after processing of the instruction is completed. It is a nine-bit register (including parity) and has outgates to (1) the source bus, (2) the sink bus, (3) the store data bus, and (4) the singleshots.

Instruction Triggers - NR381, 385

Fourteen triggers, one per instruction. These triggers indicate which SS instruction the VFLEU is currently executing

Last Op Trigger - NR424

Indicates that the last op of the instruction currently being executed has been passed.

Data trigger to define left shifts (off defines right shifts).

LM End - NK437 Defines the last two cycles of a LM execution.

LM Process - NK439

One-cycle trigger that defines the transfer of one FXB to a GPR for LM.

Load Complement, Load Negative, Load and Test, Add, Subtract, Load Positive - NH853 Defines specific operations used to set the condition code on the cycle following the execution cycle.

Load Multiple - NK437

Defines LM execution time.

LOD Trigger - NR302

Indicates that the low-order digit of the source field is being processed.

Logical - NG925

Data trigger to define logical shifts (off defines arithmetic shifts).

LO Straight Outgates - NK601, 613

Six outgate triggers (one per FXB) to outgate bits 16-31 of the FXB to bit positions 16-31 of the A bus.

L Register - NR067, 068, 101, 102

The L register is an eight-bit register and counter combination. The register is initially set with the length field, and for all the VFL instructions except for the double L type, the low-order three bits are used to determine the ending byte address. For the double L type instructions, the eight-bit unit is broken into two four-bit counters, one counter for the sink length field and the other for the source length field. The counters are decremented by one when necessary during execution.

Make Request - NK443

Remembers that an operand fetch (for LM) is required (happens if there is a break in the string

MALS Trigger C (MALS Trigger D) - NR427 Indicates that the table word in register FC (FD) is from the argument word currently being

processed (overlapping TR).

The mark field controls which bytes of the resulting sink doubleword are to be stored. The mark

field is an eight-bit field, one trigger in control of each result byte. Multiply Decode of Zero, Group 1/2 - NH001

Used in checking multiply decode. Multiply Decode of Zero, Group 4/8 - NH013

Used in checking multiply decode. Multiply Decode 1 Complement - NH003

Multiply Decode 2 Complement - NH005

Multiply Decode 4 Complement - NH009

Used to record multiplier decode.

Multiply Decode 1 True - NH003 Used to record multiplier decode.

Used to record multiplier decode.

Multiply Decode 2 True - NH005 Used to record multiplier decode.

Used to record multiplier decode.

Multiply Decode 4 True - NH009 Used to record multiplier decode

Multiply Decode 8 Complement - NH011 Used to record multiplier decode

Multiply Decode 8 True - NH011 Used to record multiplier decode.

Multiply - NJ609

Defines duration of fixed point multiply (MUL).

MVC Serial Trigger – NR201 Indicates that MVC should be executed serially.

Nonzero Trigger - NR301 Indicates that during the execution, a nonzero result byte (s) was generated. (Used to set the

NOX - NK413 Defines execution time of NI, OI, XI.

Odd - NG891

Defines which GPR of the even-odd pair is to be ingated.

Outgate A-B To SDB - NK463 Outgates the A and B bus to the SDBs.

Outgate GPR Byte To_SDB - NK463 Outgates B bus 24-31 to bit positions 48-55 and 56-63 of the SDBs. Outgate ID To Source - NK507

Outgates ID register to the source bus.

Outgate ID To SDB - NK461

Outgates ID register to bit positions 48-55 and 56-63 of the SDBs.

Outgate ID To Sink - NK 507

Outgates ID register to the sink bus.

Outgate ID To SS - NK461

Outgates ID register to fire the signal out singleshots in the PSCE.

Overlap Process Trigger - NR242

Defines the cycle during which an overlapped byte is handled when executing TR.

Overlap Tags - NR087, 088

The overlap tags facilitate the processing of overlap in VFL. There are eight tags (triggers), one associated with each source byte. An overlap tag on blocks the ingating of its respective byte into FC-FD from the floating buffer bus.

Overlap Trigger - NR305

Indicates overlapping source and sink fields.

Op Reset - NK367

Defines the last cycle of most RR and RX ops. It also defines a cancel op cycle.

Parity Error Byte 0 - NH787

Used to record a parity error in byte 0.

Parity Error Byte 1 - NH787

Used to record a parity error in byte 1.

Parity Error Byte 2 - NH787 Used to record a parity error in byte 2.

Parity Error Byte 3 - NH787 Used to record a parity error in byte 3.

Parity Error Byte 4 - NH787 Used to record a parity error in byte 4.

Process Counter - NK433

Two-position counter that identifies which FXB is being processed for LM execution.

P Trigger - NR387

Indicates that bit 12 in FXOS was on.

RDD Sample - NK417

Used to define a single cycle during which the 'direct in' lines are to be sampled.

Request FC Trigger (FD Trigger) - NR223, 224

Indicates that as soon as the FXOS goes not empty, a request with a sink address of FC (FD) should

Right Accumulator Bit 32 - NH013

Used to save one bit of the multiplier for decode overlap.

RUA Response - NG893

One-cycle trigger to condition RUA response lines.

RUM Response - NG903 One-cycle trigger to condition RUM response lines.

SAR Name Register - NR410 The SAR name register is a two-bit register that holds FXOS bits 19 and 20.

SBO Fetch Protect - NK541

One-cycle trigger continually sampling SBO fetch protect (FP) bit. (FP bit leads data by one

cycle.)

SBO Sink Bit - NK509

Three-bit register (sink bits 3, 4, and 5) continually sampling SBO sink bus. (Sink address leads data by one cycle.)

Set Outgate - NR388

Defines the cycle during which the first source and/or sink outgate triggers are turned on.

Shift - NJ625

Defines duration of fixed point shift instruction.

Shifter Output All Zeros - NJ483

Defines the shifter output as all zeros on a shift instruction.

Shifter Overflow - NJ485 Defines a shifter overflow on a shift instruction.

Shifter Sign Out - NJ483

Defines the sign output of the shifter.

Shifter Stage 0 - NJ599

Used to define shift of zero in the first stage of the shifter.

Shifter to Accumulator, Right - NJ627 Gates the shifter output (bits 32-63) into the right accumulator.

Shifter to GPR - NJ615

Gates output of shifter (64 bits) to GPRs.

Shift Left 1 - NJ595

Gates the left accumulator, shifted left 1, into the B input of the adder.

Gates the left accumulator, shifted right 4, into the carry save adder.

SI End Op - NK415 Defines the last cycle of all SI executions.

Sign-Save - NH205

Used to remember the sign of the dividend in divide and the sign of the operand in CVD.

Single Byte - NG897

Defines that only bits 24-31 of the GPR are to be ingated.

Single Pulse Control - NH771

Used in single pulse mode to force the hardstop trigger on and off to give single sample pulses.

Sink Bus Outgates - NR121, 124

Eight triggers, one associated with each sink byte, used to control the outgating of one of eight bytes from registers FA-FB to the execution unit.

Sink End Trigger - NR264

Indicates, that for a double L op (PACK, UNPK, MVO), the L1 field is depleted.

Sink Notify Trigger - NR303

Notifies the I-Box that another pattern or argument word has been requested by the VFLEU while executing ED, EDMK, TR or TRT.

Sink Request Trigger - NR323

Indicates, that as soon as the FXOS goes not empty, a request should be made with sink address of FA-FB.

DIAGRAM 5-132. FIXED POINT TRIGGER LIST (SHEET 3 OF 3)

Sink Used Trigger - NR324

Indicates that the sink doubleword and/or SAR name from the outgated op has been used.

Sink Wraparound Trigger - NR201

Indicates one more byte to be processed in the sink word in registers FA-FB.

Skew Register - NR151, 152

The skew register is a four-bit register used for the execution of pack, unpack, and move with offset. It saves either the HOD or the LOD portion of the source byte for one cycle, and then outgates it onto the LOD portion of the result bus.

Skew Register Outgate - NR141

Outgates the skew register to the result bus.

Skip 1 - NJ587

Used in CVD to remember a leading string of 5 zeros (right accumulator bits 0-4).

Skip 2/Limit Equals 2 - NJ589

Used in CVD to remember a leading string of 9 zeros (right accumulator bits 0-8). Also used in multiply to remember a leading string of 9 zeros or 9 ones (right accumulator bits 0-8).

Used in CVD to remember a leading string of 13 zeros (right accumulator bits 0-12).

Skip 4/Limit Equals 4 - NJ593

Used in CVD to remember leading string of 17 zeros (right accumulator bits 0-16).

Used in multiply to remember a leading string of 17 zeros or 17 ones (right accumulator bits 0-16).

Source Bus Outgates - NR106, 108

Eight triggers, one associated with each source byte. These triggers control the outgating of one of eight bytes from registers FC-FD to the execution unit.

Source End Trigger - NR264 Indicates, that for a double L op (PACK, UNPK, MVO), the L2 field is depleted.

Source Notify Trigger - NR304 Notifies the I-Box that another source word has been requested by the VFLEU while executing ED

or EDMK.

Source Request Trigger - NR301

Indicates, that as soon as the FXOS goes not empty, a request should be made with sink address of FC-FD.

Source Used Trigger - NR324

Indicates that the source doubleword from the outgated op has been used (requested).

Source Wraparound Trigger - NR284

Indicates one byte left to be processed in the source word in registers FC-FD.

Start Execute Trigger - NR326

Defines the first execution cycle.

Start Request FC Trigger (FD Trigger) - NR425 Indicates that a request must be made after start as soon as the FXOS goes not empty.

S Trigger - NR183 Defines start of significant data during edit operation.

Store Trigger - NR325

Indicates that registers FA-FB should be stored as soon as the SDB becomes available.

Straight Out Accumulator, Right to A - NJ641 Gates the right accumulator unshifted into the A adder input.

Straight Out Accumulator, Right to B - NJ643

Gates the right accumulator unshifted into the B adder input.

Terminate Trigger - NR423 Indicates the termination (as opposed to completion) of TRT and CLC.

Timer - NJ605 Defines duration of timer update.

Timer Interrupt - NH855

Defines timer interrupt signal (one cycle) to the I-Box. Timer Outgate - NJ651

Outgates left accumulator (bits 0-31) to store bus at end of CVD.

Defines test under mask execution time.

Tof Overlap Tags - NR306

Defines the cycle during which all 8 overlap tags are turned off.

T and S - NK411 Defines test and set execution time.

TW Counter - NR085, 086 The table word counter is a three-bit counter used in the execution of TR and TRT. It is initially set with the sink starting byte address, and then incremented by one when necessary during

Use FC Trigger (FD Trigger) - NR241

Indicates that the next table byte should be processed from register FC (FD).

Valid Trigger - NR243 Notifies the I-Box that there is a valid byte on the byte bus.

VFL Cancel Trigger - NR304 Indicates that the I-Box fetched operands that have not been used during execution and must be canceled. (Associated FLB must be freed.)

VFL End Trigger - NR363

Indicates that the last byte has been processed.

VFL In Process - NK373 Defines when VFL op is being executed when execution is longer than 1 cycle.

VFL Outgate To SDB - NR426 Outgates registers FA-FB to the SDB.

VFL Overlap - NK371

Defines the last op portion of VFL ops (not DD, DF) during which some FXP ops can be issued.

VFL Set CC - NK467 Defines that the VFL op in process is to set the CC.

VFL Start - NR322 Defines the cycles between the decode cycle and the first execute cycle.


WRD - NK419 Defines write direct execution time.

Write Direct Register - NR161, 162

The write direct register is an eight-bit register that holds the direct-out static signals for the write direct instruction.

XOR - NG927

Defines the execution time of O. OR, X, XR.









DIAGRAM 5-200. FLOATING POINT OPERATIONS










DIAGRAM 5-204. FLR PRECISION MATCH






DIAGRAM 5-205. FLR AVAILABILITY








DIAGRAM 5-207. FLBB PRIORITY AND FLB OUTGATING (SHEET 2 OF 2)




DIAGRAM 5-208. UNIT SELECTION





DIAGRAM 5-209. RESERVATION STATION INGATING AND TAG FORWARDING







DIAGRAM 5-211. FAU SIGN CONTROL






DIAGRAM 5-213. FMDU UNIT FIRST SELECTION






DIAGRAM 5-214. FMDU NORMALIZE CONTROL





Multiply Sequencing and Outgate Controls








DIAGRAM 5-215. MULTIPLY EXECUTION (SHEET 2 OF 2)














Note:
Functions generated through the delay train, shown in execute cycle 9, extend into execute cycle 10.

DIAGRAM 5-216. DIVIDE EXECUTION (SHEET 5 OF 6)

Title	ALD Page	Select or Normalize Cycle	Execute Cycle 1	Execute Cycle 2	Execute Cycle 3	Execute Cycle 4	Execute Cycle 5	Execute Cycle 6	Execute Cycle 7	Execute Cycle 8	Execute Cycle 9	CDB Cycle
Unit Full											43	
Sk and Sr Normalized	1											
	NE162	1 • 2 • Clk	4 • Clk									
RO S: to Shifter Bus Unit Execute Tgr	NE226		• 2 • Clk								40 • Sh Op Div • Clk	
Start Div Osc Tgr	NE304		4 • Clk							98 Div Ring		
+ Divide Osc Pulses	NE306											
- Divide Osc Pulses	NE306											
-Divide 10 ns	NE306											
-Divide 17.5 ns	NE306											
-Divide Divider 1			4 • 9 • 10	4 • 9 • 10	4 • 9 • 10	4 • 9 • 10					43	
Divide Ring			IA IB	2A 2B	3A 3B	4A 4B 5A	5B 6A	6B 7A	78 8A 8B	9A 9B	43	
Gt Bit Shift Latch	NE364 (1A Div Ring									
Sr on Shifter Bus	1	3	15									
Bit Shift Latches (3)	NC313		(Set if Sr fraction contains high-order z	zero bit)							42 • Clk	
Force Sk on Shifter Bus	NE 180		1A Div Ring	28 Div Ring								
Gt Right Shift Latch	NE364		18 Div Ring	2A Div Ring								
Right Shift Latch	NC314			(Set only if bit shift latch is on and Si	traction overflows)						42 ● Clk	
Sel Mul Dec from TLU Div 1	NE342			2A Div Ring								
Sel Mul Dec from PA Div 2	NE342		2A C	I Div Ring	 	4A Div Ring						
Sel Mul Dec from PA Div 3	NE342				4A Div Ring		6A Div Ring					
Sel Mul Dec from PA Div 4	NE342						6A Div Ring		8A Div Ring			
Gt Sk Div 5	NE372		/pn\		(R1)	/00		(02)	8A Div Ring	9A Div Ring		
Gt Mul Decoder	NC753-777		9 • 10 • 18 (RO) (from TLU)	9 • 10	19 (from Result Reg)	9 • 10 • 20 (R2	71	9 • 10 • 21 (R3)				
Gt Sel Moand Div 1 Bit Sh	NE354		5 5		3A Div Ring							
Gt Sel Mcand Div 2	NE354			3A Div	Ring	5A D	v Ring					
Gt Sel Mcand Div 3	NE354		<u> </u>			5A Div Ring		7A Div Ring	•			
Gt Sel Mcand Div 4	NE354							7A Div Ring		9A Div Ring		
Gt Sel Mcand Div 5	NE354		(00)	(N0)	(D1)	(N1)	(D2) (h	12) (D3)	(N3)	Div Ring		
Gt Mul Gates (MG)	NE330		9 delayed (D0)									
Gt CSAC	-		8 delayed	D1 N	D2	N2	D3	N3	D4	N4		
Reset PSD			8 delayed									
Reset Result Reg	-		31 delayed		1		110		NI2			
Gate Result (RI)			32 delayed	D	1 NI	D2	N2	D3	N3	D4	N4	+
Gate PSD	-		33 delayed									
Gate PA Lookahead		X 1 .	34 delayed									
Gate Tree to PA Loop	NE364		18 Div Ring							A. A. A.	41 	
Gate Div X1 to MG4-6	NE350				ling delayed					9A Div Ring		
Cycle Counter Sw	NE434 5-		Even	Even Count ◆ Clk Odd	Count ● Clk Even	Even Count ◆ Clk Odd •	Count ● CIk Even	Even Count • Clk Odd C	ount • Clk Even	Even Count • Clk Odd 6	Count • Clk	
Step Cycle Counter	NE434	Cycle		Cycle Counter 2	Cycle Counter 3	Cycle Counter 4	Cycle Counter 5		Cycle Counter 7	Cycle Counter 8	Cycle Counter 9	Cycle Counter 1
Cycle Counter Tgrs	NE436-437											
Last Cycle Tgr	NE 422									40 • Sh Op Div • Clk ■		ik cu
Unit Reset Tgr	NE414									41 • Cl		Cik
Reset Div Ctr and Divider	NE314										42 • Clk	
Reset FS Reset Tgr	NE302											
Cycle 4 Tgr	NE422									40 •		53 • Clk
Result Full Tgr	NE140	Annual Commerce Comme		,					40 ◆ Clk		49 • Clk	53 • Clk
M/D CDB Accept Tgr	NE430	(FLIU CDB Priority)								7 • Priority • Clk	Cik	
Unit Req Latch	NQ501	(FLIO COB PRIORITY)							1		I	CIL
FLIU CDB Accept Tgr	NQ502									48 • Cik 		• Člk
Reset Residue Assigned Tgrs	\ 										49	
Reset Unit Busy	NE148										49	
Outgate Sk Tags	NQ503									49	49	
Unit CDB Accept	NE432			+	 			+	+		49 • Clk	
RO Fraction and Exp Tgrs	NE410							1	l .		53 • Clk	i

 $\underline{\text{Note:}}$ Because of circuit delays, the timing shown is approximate.





DIAGRAM 5-217. FMDU SIGN CONTROL






DIAGRAM 5-219. FMDU POST-SHIFT DECODING AND POST SHIFTING







DIAGRAM 5 - 220. OUTGATES TO CDB (SHEET 1 OF 2)




Fraction Residue and Parity



Exponent Error Checks








DIAGRAM 5-222. FLP M/D RESIDUE CHECKING (SHEET 2 OF 3)




DIAGRAM 5-222. FLP M/D RESIDUE CHECKING (SHEET 3 OF 3)

```
Gen
                     General; Generate
                                                                                   N
                                                                                                      Inverter
  GP Acpt
                    General Purpose Register Accept
                                                                                   NC
                                                                                                      Mnemonic AND (SS)
  GPR
                                                                                                      Negative
                    General Purpose Register
                                                                                   Neg
  \operatorname{Gr}
                    Group
                                                                                   NIAT
                                                                                                      New Instruction Address Trigger
  Gt
                    Gate
                                                                                   No.
                                                                                                      Number
  Gtd
                    Gated
                                                                                   N Op
                                                                                                      No Operation
 GWFCDB
                    Go When Full Common Data Bus
                                                                                   Norm
                                                                                                      Normalize
 GWFFLBB
                    Go When Full Floating Buffer Bus
                                                                                   NOXCM
                                                                                                      (Mnemonic) NC (AND)
                                                                                                                  OC (OR)
  HIO
                     (Mnemonic) Halt I/O (SI)
                                                                                                                  XC (Exclusive OR)
                     High Performance Main Storage
 HPMS
                                                                                                                  CLC (Compare Logical)
 HOD
                     High Order Digit
                                                                                                                  MVC (Move)
 HS
                     Half Sum
                                                                                                                  MV7 (Move Zone)
 HSB
                    High Speed Bus
                                                                                                                  MVN (Move Numeric)
 HW
                    Halfword
                                                                                  Ns
                                                                                                      Nanosecond
                                                                                  NSI
                                                                                                      Next Sequential Instruction
                     Instruction
                                                                                  NUBAT
                                                                                                      New Upper Bound Address Trigger
 Ι
                     Instruction Processor
 I-Box
 IC
                     (Mnemonic)Insert Character (RX); Instruction Count
                                                                                   OC
                                                                                                      (Mnemonic) OR (SS)
 IDR
                     Immediate Data Register
                                                                                   Oflo
                                                                                                      Overflow
 IF
                     Instruction Fetch
                                                                                                      Outgate
                                                                                   Og
 IFT
                                                                                  Olap
                     Instruction Fetch Trigger
                                                                                                      Overlap
                                                                                                      Operation
                     Ingate
                                                                                  O_{\mathbf{p}}
 Ιg
  ILC
                     Instruction Length Code
                                                                                  Opnd
                                                                                                      Operand
                     Instruction from Memory Request Trigger
                                                                                  OR
 IMRT
                                                                                                      Outring (Line Name Only)
                                                                                  Out Pri
                                                                                                      Output Priority
                     Increment
 Incr
                                                                                  Ord
                                                                                                      Order
 Ind
                     Indication; Indicator
 Inh
                     Inhibit
                                                                                  Osc
                                                                                                      Oscillator
                     Initialize
                                                                                  Ovrd
                                                                                                      Override
 Init
                                                                                  Ovrlp
                     Input Priority
                                                                                                      Overlap
 In Pri
                     Instruction
 Insn
                                                                                  P
                                                                                                      Parity; Position; Priority
  Int
                     Internal
                                                                                  PA
                                                                                                      Propagate Adder
 Intr
                     Interrupt
                                                                                  PACK
                     Invalid
                                                                                                     (Mnemonic) Pack (SS)
 Inv
                                                                                  Par
 I/O
                     Input/Output
                                                                                                      Parity
                                                                                  PAR
                                                                                                     Position Address Register
 IOC
                     I/O Channel
 IPL
                     Initial Program Load
                                                                                  PA W
                                                                                                      Position Address Word
                     Instruction Register
                                                                                  PC
                                                                                                      Parity Check
  IR
                                                                                  PDU
                                                                                                     Power Distribution Unit
                     Instruction Register Counter
  IRCTR
                     (Mnemonic) Insert Storage Key (RR)
                                                                                  PG
                                                                                                     Parity Generate
  ISK
                                                                                  PH
                                                                                                     Polarity Hold
  ISR
                     Instruction Sink Register
                                                                                  PK
  IWC
                     Indicator Word Counter
                                                                                                     Protection Key
                                                                                  PM
                                                                                                     Program Mask; Protect Memory (Same as PS)
                     Thousand
  K
                                                                                  Pos
                                                                                                     Position; Positive
                                                                                  PPE
                                                                                                     Peripheral Processor Element
  L
                     Operand Length
                                                                                  PPln
                                                                                                     Pipeline
  LA
                     (Mnemonic) Load Address (RX)
                                                                                  Prec
                                                                                                     Precision
  Last
                     Last Trigger
                                                                                  Pred
                                                                                                     Predict
                     Lower Bound; Loop Block
  LB
                                                                                  Pri
                                                                                                     Primary; Priority
  LBCTR
                     Lower Bound Counter
                                                                                  Prob
                                                                                                     Problem
 L Cnt
                     Length Count
                                                                                  Prog
                                                                                                     Program
 LCS
                     Large Capacity Storage (Same as EMS)
                                                                                  Prop
                                                                                                     Propagate
 Ld
                     Load
                                                                                  Prot
                                                                                                     Protect; Protection
  LM
                     (Mnemonic) Load Multiple (RS)
                                                                                  PS
                                                                                                     Protect Storage (Same as PM); Power Supply
 LO
                     Low Order
                                                                                  PSCE
                                                                                                     Peripheral Storage Control Element
 LOD
                     Low Order Digit
                                                                                  PSW
                                                                                                     Program Status Word
 LPSW
                     (Mnemonic) Load PSW (SI)
                                                                                  Ptrn
                                                                                                     Pattern
                     Load Multiple (LM), Store Multiple (STM), and
 LSN
                                                                                  Pty
                                                                                                     Parity
                      NOXCM Instructions
                                                                                  PUMO
                                                                                                     (Mnemonic) PACK (Pack)
 Lth
                     Latch
                                                                                                                 UNPK (Unpack)
                     Multi-Access
 MA
                                                                                                                 MVO (Move with Offset)
 MAC
                     Multi-Access Code
                                                                                  PV
                                                                                                     Protection Violation
                     Multi-Access Link Suppressed
 MALS
                                                                                  Pwd
                                                                                                     Powered
                     Manual
 Man
                     Memory Address Register (Same as SAR)
 MAR
                                                                                  Q
                                                                                                     Queue
                                                                                                     Queue (any number)
 MAT
                    Multi-Access Trigger
                                                                                  Qх
                     Maintenance Console; Megacycle; Marginal Checking
 MC
                     Multiplicand
  Mcand
                                                                                                     Ready
 MCW
                    Maintenance Control Word
                                                                                  Rd
                                                                                                     Read
 M/D
                    Multiply/Divide
                                                                                  RDD
                                                                                                     (Mnemonic) Read Direct (SI)
 MDR
                    Memory Data Register (Same as SDR)
                                                                                  Rdy
                                                                                                     Ready
ME
                    Multiply (Short)
                                                                                  Rec
                                                                                                     Record
 Mem
                    Memory
                                                                                  Reg
                                                                                                     Register
                    Motor Generator; Multiple Gate
 MG
                                                                                  Rel
                                                                                                     Release
 MOP
                    Multiple Operation
                                                                                                     Request
                                                                                  Req
 Mplr
                    Multiplier
                                                                                  Res
                                                                                                     Reset; Residue
                    Multiple
 Mple
                                                                                  Resd
                                                                                                     Reserved
                    Modifier
                                                                                                     Response
 Mod
                                                                                  Resp
                    Muliply
                                                                                                     Regenerate; Regeneration
 Mply
                                                                                  Rgen
                    Main Storage (Same as MWS)
 MS
                                                                                                     Read In
                                                                                  RI
                    Medium Speed Bus
                                                                                                     Remote/Local
 MSB
                                                                                  R/L
                    Monolithic Storage Cell
                                                                                                     Read Out
 MSC
                                                                                  RO
                    Main Storage Control Element
                                                                                                     (Instruction Format) Both Operands from GPR's
                                                                                  RR
 MSCE
                    Main Storage Module
                                                                                  RS
                                                                                                     Request Stack; (Instruction Format) One Operand from
 MSM
                    Mean Time Between Failures
                                                                                                      a GPR, the Other from Storage
 MTBF
                    Multiplier Decoder
 Mul Dec
                                                                                  Rslt
                                                                                                     Result
 MVC
                    (Mnemonic) Move (SS)
                                                                                  Rsrvtn
                                                                                                     Reservation
                    (Mnemonic) Move Numerics (SS)
 MVN
                                                                                  Rt
                                                                                                     Right
                    (Mnemonic) Move with Offset (SS)
 MVO
                                                                                  Rtn
                                                                                                     Return
                                                                                                     Register Unavailable for Address Generation
 MVZ
                    (Mnemonic) Move Zones (SS)
                                                                                  RUA
```

RUM


MWS

Main Working Storage (Same as MS)

Register Unavailable for Modification


RX	(Instruction Format) One Operand from a GPR,	SVIR	Save Instruction Register
	the Other from an Indexed Storage Location	SVRi	Save R1 Register
SO	State Zero	Sw	Switch; Switch Enabled
SA	Sink Address	SW Syl	Single Word Syllable
SAA	Storage Address Alteration	Sync	Synchronize
SAB	Storage Address Bus	Sys	System
SAP	Storage Address Protection	· · · · · · · · · · · · · · · · · · ·	•
SAR	Storage Address Register (Same as MAR); Store	T	Time
	Address Register	TAT	Time Address Trigger
SB	Sink Address Bus	Tbl Wd TCH	Table Word
SBI	Storage Bus In	T/CT	(Mnemonic) Test Channel (SI) True/Complement Trigger
SBO SC	Storage Bus Out	TD	Time Delay
Sc	Single-Cycle; Storage Channel; Sequence Complete Source	Temp	Temporary
SDB	Storage Data Buffer	TERMT	Terminate Trigger
SDE	Storage Distribution Element	TFMT	Temporary Fetch Made Trigger
SDR	Storage Data Register (Same as MAR)	Tgr	Trigger
Sel	Select	ΤΙ	Terminate Immediate
SERR	CPE Status Recording Program	TIO	(Mnemonic) Test I/O (SI)
SEVA	Systems Evaluation Program	TM	(Mnemonic) Test under Mask (SI)
S/F	Store/Fetch	Tof Ton	Turn Off Turn on
Sh	Shift	Tot	Total
Shftr	Shifter	TR	(Mnemonic) Translate (SS)
SI	(Instruction Format) One Operand from Storage, the	Trans	Transpose
SIAT	Other Is Immediate	Trnsps	Transpose
SIIS	Store Into Array Trigger Store into Instruction Stream	TRT	(Mnemonic) Translate and Test (SS)
SIO	(Mnemonic) Start I/O (SI)	TS	(Mnemonic) Test and Set (SI); Timing Stack
SIT	Store Interlock Trigger	T&S	Test and Set
SK	Storage Key		
Sk	Sink	U1	Unit 1
S/L	Short/Long Precision	U2	Unit 2
SLA	(Mnemonic) Shift Left Single (RS)	UB	Upper Bound
SLCB	Save Loop Close B Register	UABI UABO	Unit Address Bus In Unit Address Bus Out
SLC	Save Loop Close	UBCTR	Upper Bound Counter
SLCIR	Save Loop Close Instruction Register	UCC	Unit Communications Control
SLDA	(Mnemonic) Shift Left Double (RS)	Ucndl	Unconditional
SLCX	Save Loop Close - X Register	Uncond	Uncondition
SLI SLT	Suppress-Length-Indication Save Loop Target; Solid Logic Technology	UNPK	(Mnemonic) Unpack (SS)
SM	Storage Module		
SMAL	Suppress Multi-Access Link	Val	Valid
Sng	Single	Var	Variable
so	Storage Operand	VFL	Variable Field Length
SP	Storage Protect; Single Pulse	VFLEU	Variable Field Length Execution Unit
SPAD	Select Parity and Display Counter	Viol	Violate; Violation
SPAR	Storage Protect Address Register	WAM	With Available Memory
SPC	Storage Protect Check	WC	Word Counter
SPF	Storage Protect Feature	Wd	Word
SPM	(Mnemonic) Set Program Mask (RR); Storage Protect	Wd Bdy	Word Boundary
SP91	Memory Protect Storage for System/360 Model 91	WR	Working Register
Sr	Source	WRD	(Mnemonic) Write Direct (SI)
SRA	(Mnemonic) Shift Right Single (RS)		
SRDA	(Mnemonic) Shift Right Double (RS)	XC	(Mnemonic) Exclusive OR (SS)
SS	Snapshot Register; Storage-to-Storage; Stepping Switch	Xec	Execute
S/S	Source/Sink	XOR	Exclusive OR
SSC	Selector Subchannel	ZAP	(Mnemonic) Zero and Add (SS)
SSK	(Mnemonic) Set Storage Key (RR)	ZE T	Zero Test Unit
SSM	(Mnemonic) Set System Mask (SI)		
ST	(Mnemonic) Store (RX)	1A2	SAR 1 Loaded after SAR 2
Stat	Station (Manuscrip) Store Character (RV)	1B2	RS 1 Loaded before RS 2
STC Sta	(Mnemonic) Store Character (RX)	1B3	RS 1 Loaded before RS 3
Stg Stk	Stage; Storage Stack	1B4 1C2	RS 1 Loaded before RS 4 SAR 1 Address Compares with SAR 2 Address
Sto	Store; Storage	2A3	SAR 1 Address Compares with SAR 2 Address SAR 2 Loaded after SAR 3
STOOP	Storage Operation	2B3	RS 2 Loaded before RS 3
Stor	Store; Storage	2B4	RS 2 Loaded before RS 4
Stp	Stop	2C3	SAR 2 Address Compares with SAR 3 Address
STR	Source Tag Register	3A1	SAR 3 Loaded after SAR 1
Sup	Suppress	3B4	RS 3 Loaded before RS 4
SVC	(Mnemonic) Supervisor Call (RR)	3C1	SAR 3 Address Compares with SAR 1 Address

1. Data Flow Diagrams



Register, Counter

Heavy line indicates input side of a functional unit that can store information. A partial transfer of contents is shown by numbered input/output lines. An input or output line connected directly to the register denotes a complete transfer of contents. An X placed in an input or an output line means that a gating condition is required to activate the transfer path. A number in a transfer path denotes the number of lines. A bar in the upper right corner means that the status of register positions is shown in indicator lights. An ALD page reference is given under the indicator bar. The bottom line within a register gives either the register position numbers or a single number indicating register size. Where register position numbers are given, a symbol such as (+3P) indicates that the register also contains 3 parity bits.



Adder, Incrementer


Notches across top divide logical inputs. T/C indicates that the associated input can be entered in either true or complement form.

Functional or Switching OR

Parity Generate, Parity Check

Residue Generate, Residue Check

2. Positive Logic Diagrams



AND
The output is active only when all inputs are active.

OR
The output is active if one or more inputs is active.

Exclusive OR The output is active only when one input is a active and the other is not.

Even
The output is active only when an even num-

ber of inputs is active.


Odd
The output is active only when an odd number

of inputs is active.

Singleshot, Time Delay, Oscillator

Inverter, or Negator The output is active only when the input is

Amplifier, Signal Mode Converter




Flip Latch

Input side is denoted by thick line. Bar means that an indicator is connected to this latch. The number in the lower right corner means that this symbol represents 8 actual flip latches in the machine. An ALD page reference may be given below the block. A set input activates the on output and deactivates the off output; a reset input activates the off output and deactivates the on output. The device holds its outputs between active inputs. Simultaneous set and reset inputs activate both on and off outputs until one input is deactivated.


Flip-Flop

Same as flip latch except that an active complement input causes the device to switch to the opposite state. Also, on and off outputs can never be active simultaneously: Simultaneous set and reset inputs are equivalent to a complement input.



Polarity Hold

3. Simplified Logic Diagrams




Input wedges mean that the more negative line level is required to activate the circuit; output wedges mean that the more negative line level is present when the circuit is activated. Lack of wedges indicate the more positive level. Blocks may have more than one output line. All line titles are preceded by + or - to indicate line level.


Note: Additional SLD symbology used only on ECAD's is shown in Volume 1.

The PH output follows the data input when the control (release) input is activated. Between control inputs, the PH holds the previously sampled state of the data line. The reset input (when used) deactivates the output.





5. Timing Charts



Heavy bar indicates active state. Numbers at beginning and end of the bar identify the signal (s) (also on the same chart) that activate and deactivate this line. "Not" preceding a number means that the deactive signal conditions this line.

6. General



On-Page Connector

Indicates connection between two points on the same diagram. Arrow leaving symbol points to symbol with the same number.


Diagram 4-402 Diagram

Off-Page Connector

Indicates connection between two points located on separate pages. Where the connection is between two pages of a multipage diagram, a reference such as "Sheet 2" is given instead of a diagram number.



Text Reference Point (Reference from FETOM)



Multiple Line Transfer

Add (FLA) 5-210	Load Complement 5-210
Add Halfword Operation (FXA) 5-100	Load Negative 5-210
Add Logical Operation (FXA) 5-100	Load Positive 5-210
Add Operation (FXA) 5-100	Multiply 5-215
Address Exception Interrupt 5-131	Store 5-209
AND Operation	Subtract 5-210
FXP 5-105	Issue Sequence (I Unit) 5-8
VFL 5-120	FLOS
SI 5-113	Controls 5-201
AOC Invalid Address (I Unit) 5-4	Go Generation 5-202
Array Protect Tag Turn Off 5-2	Op Decode 5-202
Array Word Outgate 5-3	R1 and R2 Decode 5-203
Availability, FLR 5-205	FLP M/D Residue Checking 5-222
D : 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1	FLR
Basic Interlock Check (I Unit) 5-7	Availability 5-205
Block Operation (FXA) 5-128	Outgating 5-206
Branch and Link Sequence 5-14	Precision Match 5-204
Branch On Condition Sequence 5-11	FMDU
Branch On Count Sequence 5-12	Exponent Execution 5-218 Normalize Control 5-214
Branch On Index Sequence 5-13	Unit First Selection 5-213
Cancelled Operation Processing (FXA) 5-129	Fraction Error Checks (FMDU) 5-221
	Full Word Issue Sequence, Fixed Point (I Unit) 5-9
CDB Pagnet 4.220	run word issue sequence, rixed roint (1 omt) 3-9
CDB Request 4-220 Chapling Posidue (FLP M/D) 5-222	Generate Go (FLA) 5-202
Checking, Residue (FLP M/D) 5-222 Compare (FLA) 5-210	Generate Go (TEA) 3-202
	Halve (FLA) 5-210
Compare Halfword Operation (FXA) 5-103	Harve (FLA) 3-210
Compare Logical Operations	Ingeting FI A Personnetion Stations 5 200
EXP 5-103	Ingating, FLA Reservation Stations 5-209
VFL 5-121	Insert Character
SI 5-114	Issue Sequence (I Unit) 5-10
Compare Operations (FXA) 5-103	Operation (FXA) 5-107
Condition Code, FAU and ZET 5-212	Sequence (I Unit) 5-22
Condition Mode Controls (I Unit) 5-6	Insert Storage Key
Controls (VFL) 5-127	Operation (FXA) 5-107 Sequence (I Unit) 5-19
Convert to Binary Operation (FXA) 5-108	Instruction Fetch (I Unit) 5-1
Convert to Decimal Operation (FXA) 5-109	Instruction Fetch (Foliat) 5-2
Convert Sequence (I Unit) 5-25	Interrupt, Address Exception 5-131
Decede Branch on Condition E 11	Interrupt Sequencing (I Unit) 5-34
Decode Branch on Condition 5-11	Interrupt Signals (I Unit) 5-34
Branch on Count 5-12	I/O Sequence (I Unit) 5-27
Branch on Index 5-13	
Cycle State 0 (I Unit) 5-7	Issue Sequence
FLOS-Op 5-202	Fixed Point Full Word (I Unit) 5-9
R1 and R2 (FLOS) 5-203	Fixed Point Halfword (I Unit) 5-10
Diagnose Sequence (I Unit) 5-21	Insert Character (I Unit) 5-10
Divide Operations (FXA) · 5-102	Store Character (I Unit) 5-10
Edit and Mark	Load
Operation (VFL) 5-125	Positive 5-210
Sequence (I Unit) 5-32	Negative 5-210
Edit	Complement 5-210
Operation (VFL) 5-125	Load Address Sequence (I Unit) 5-23
Sequence (I Unit) 5-32	Load and Test (FLA) 5-212
Error Checks	Load and Test Operation (FXA) 5-104
FLA Multiply/Divide 5-221	Load Complement Operation (FXA) 5-104
FMDU Fraction 5-221	Load Halfword Operation (FXA) 5-104
FMDU Exponent 5-221	Load Multiple Operation (FXA) 5-110 (sheets 1 and 2)
Execute Sequence (I Unit) 5-15	Load Multiple Sequence (I Unit) 5-28
Exclusive OR Operation	Load Negative Operation (FXA) 5-104
FXP 5-105	Load Operations (FXA) 5-104
VFL 5-120	Load Positive Operation (FXA) 5-104
SI 5-113	Load PSW Sequence (I Unit) 5-16
Execution, FAU 5-210	Doug 1011 ocquence (1 omis) o 10
Execution, Multiply (FLA) 5-215	MOP Definitions (I Unit) 5-35
Exponent Error Checks (FMDU) 5-221	Move Character Operation (VFL) 5-122
Exponent Execution (FMDU) 5-218	Move Numerics Operation (VFL) 5-120
Exponent Excounted (111120) of E20	Move Operation (SI) 5-115
FAU	Move With Offset Operation (VFL) 5-123
Condition Code Control 5-212	Move Zones Operation (VFL) 5-120
Execution 5-210	Multiply/Divide Error Checking (FLA) 5-221
Sign Control 5-211	Multiply Execution (FLA) 5-225
Fetch Protect Interrupt (I Unit) 5-3	Multiply (FLA) 5-215
Fixed Point Decode Sequence (I Unit) 5-9	Multiply (FEA) 5-215 Multiply Halfword Operation (FXA) 5-101
Fixed Point Full Word Issue Sequence (I Unit) 5-9	Mutliply Operations (FXA) 5-101
Fixed Point Halfword Issue Sequence (I Unit) 5-10	Multiply Sequencing (FLA) 4-215
FLBB Priority 5-207	
FLB Outgating 5-207	Normalize Control (FMDU) 5-214
Floating Point	NOXCM Sequence (I Unit) 5-30
Add 5-210	*** *** *** *** *** *** *** *** *** **
Compare 5-210	Op Register Ingate Controls (I Unit) 5-2
Halve 5-210	OR Operation
Load and Test 5-212	FXP 5-105

OR Operation (Cont)
VFL 5-120
SI 5-113
Outgates to CDB (FLA) 5-220
Outgating, FLB 5-207
Outgating, FLR 5-206

Pack Operation (VFL) 5-124
Pipeline Ready (I Unit) 5-6
Pipeline 2 and 3 Control 5-6
Precision Match, FLR 5-204
Priority, FLB's 5-207
PUMO Sequence (I Unit) 5-31

Read Direct

Operation (FXA) 5-118
Sequence (I Unit) 5-20
Reservation Station Ingating (FLA) 5-209
Residue Checking, FLP M/D 5-22
R1 and R2 Decode (FLOS) 5-203

Select, FLA Unit 5-208 Set Program Mask Sequence (I Unit) 5-17 Set Storage Key Sequence (I Unit) 5-19 Set System Mask Operation (FXA) 5-117 Sequence (I Unit) 5-18 ShiftOperations (FXA) 5-112 Sequence (I Unit) 5-24 Sign Control, FAU 5-211 State 0 Decode Cycle (I Unit) 5-7 Step AOC (I Unit) 5-2 Store Character Operation (FXA) 5-106 Issue Sequence (I Unit) 5-10 Sequence (I Unit) 5-22 Store (FLA) 5-209 Store Halfword Operation (FXA) 5-106 Store Into Array Interlock (I Unit) 5-5

Store Multiple
Operation (FXA) 5-111
Sequence (I Unit) 5-28
Store Operation (FXA) 5-106
Subtract (FLA) 5-210
Subtract Halfword Operation (FXA) 5-100
Subtract Logical Operation (FXA) 5-100
Subtract Operation (FXA) 5-100
Subtract Operation (FXA) 5-100
Supervisor Call Sequence (I Unit) 5-17

Test and Set Operation (FXA) 5-116 Sequence (I Unit) 5-22 Test Under Mask Operation (FXA) 5-114 Timer Operation (FXA) 5-130 Timer Update Sequence (I Unit) 5-26 Timing Charts (FXA) CVB 5-108 (sheet 2) CVD 5-109 (sheet 2) Divide 5-102 (sheet 4) Multiply 5-101 (sheet 3) Shift 5-112 (sheet 3) Translate and Test Operation (FXA) 5-126 Sequence (I Unit) 5-29 Trigger Lists Fixed Point 5-132 I Unit 5-36

Unit First Selection (FMDU) 5-213 Unit Selection (FLA) 5-208 Unpack Operation (VFL) 5-214

Valid Trigger Turn Off (I Array) 5-4 VFL Controls 5-127

Write Direct
Operation (FXA) 5-119
Sequence (I Unit) 5-20

ZET Condition Code Control (FLA) 5-212

READER'S COMMENT FORM

How did you use this publication?	•					
As a reference source						
As a classroom text						
As						
Based on your own experience, r	ate this publicat	ion				
As a reference source:	•••••					
			Fair	Poor	Verv	
	Very	Good	rair	1 001	very	
	Very Good	Good	rair	1 001	Poor	
As a text:		Good			•	
	Good				Poor	

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

READER'S COMMENT FORM

BM 2091 Processing Unit — Volume 4 FXP, FLP Operations, FEMDM						Y22-6674-1
• How did you use this publication?						
As a reference source As a classroom text As						
• Based on your own experience, rate	this publicat	ion				
As a reference source:	 Very Good	 Good	 Fair	 Poor	 Very Poor	
As a text:	 Very Good	Good	 Fair	Poor	Very Poor	
• What is your occupation?						

where appropriate. If you wish a reply, be sure to include your name and address.

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

YOUR COMMENTS PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

fold

FIRST CLASS PERMIT NO. 419 POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95

fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N. Y. 10601

YOUR COMMENTS PLEASE . . .

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

fold fold

FIRST CLASS PERMIT NO. 419 POUGHKEEPSIE, N.Y.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM CORPORATION
P.O. BOX 390
POUGHKEEPSIE, N.Y. 12602

ATTENTION: FE MANUALS, DEPT. B95

fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N.Y. 10601



System S/360 Model 91

Re: Form No. Y22-6674-1

This Supplement No. Y22-6730

Date June 14, 1968

Previous Supplement Nos. None

Field Engineering Maintenance Diagrams Manual, Volume 4 IBM System/360 Model 91

This supplement provides replacement pages and figures for IBM System/360 Model 91 FE Maintenance Diagrams Manual, Volume 4, Form Y22-6674-1. Pages and figures to be inserted and/or removed are listed below:

REMOVE **INSERT** Contents Contents Abbreviations Abbreviations 5-19 (sheet 2) and 5-20 5-19 (sheet 2) and 5-20 5-118 5-118 5-132 (sheet 3) through 5-212 5-132 (sheet 3) through 5-212 5-214 through 5-216 (sheet 1) 5-214 through 5-216 (sheet 1) 5-216 (sheet 4) and 5-216 (sheet 5) 5-216 (sheet 4) and 5-216 (sheet 5) 5-219 through 5-221 5-219 through 5-221

New and changed diagrams are indicated by a FES notice in the upper outside corner, a page date of 6/68, and by a bar on the revised contents page.

Summary of Amendments

Minor changes to diagrams have been made throughout these pages.

File this cover letter at the back of the manual to provide a record of changes.

Y22-6674-1

Printed in U.S.A. Y22-6674-1