

**Restricted Distribution** 

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

# 2030 Processing Unit System/360 Model 30

### PREFACE

This manual contains Condensed Logic Flow charts to be used for recall or instructional purposes.

The EC Level of the CAS Logic Diagrams (CLD) for the basic machine is 128062. The Level for the 1400 Compatibility section is 128122.

The charts in this manual were drawn to show the general logic and flow ot the microprogram used by the 2030. The charts contain the CAS logic diagram page numbers where the exact process can be located and followed.

#### Fifth Edition (June 1967)

This edition, Y24-3466-2, is a major revision of and obsoletes the previous edition, Y24-3466-1, and the Supplement Y24-3490. Principal changes include the addition of the diagnostic techniques charts and information pertaining to ROAR stop.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. 171, P. O. Box 6, Endicott, N. Y. 13760. Send comments concerning the manual to this address.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. 171, PO 6, Endicott, New York 13760 Address comments concerning the manual to this address.

## Contents

## CONDENSED LOGIC FLOW CHARTS

c c

I-Cycles, Sheet 1	CLF 001	1400 I-Cycle Er
I-Cycles, Sheet 2	CLF 002	1400 Reader, Pu
r-cycles, sheer z		1400 1402-1403
RR-RX Fixed Point, Multiple Codes 1	CLF 003	1402 Read Data
RR-RX Fixed Point, Multiple Codes 2	CLF 004	1402 Punch 140
RR-RX Fixed Point, Multiple Codes 3	CLF 005	1402 Read Obje
RR-RX Fixed Point, Multiple Codes 4	CLF 006	1402 Redd Obje 1402 Punch Obj
RR Supervisor Call, Interrupts and		1402 Punch Ob
•		
System Reset	CLF 007	1403 Form and I
RR-RX Binary Multiply	CLF 008	
RR-RX Binary Divide	CLF 009	1400 Tape Com
RR–RX Binary Divide Example	CLF 010	1400 Multiplexe
RX Convert to Binary	CLF 011	1400 Multiplex
RX Convert To Decimal	CLF 012	1400 Multiplex
RS Shifts (Logical and Algebraic)	CLF 013	1400 TapeMu
RSMultiple Codes	CLF 014	Ending
		1400 TapeSel
		1400 TapeSel
SS Multiple Codes	CLF 015	1400 TapeSel
SS Translate, Translate and Test	CLF 016	1400 TapeSel
SS Edit, Edit and Mark	CLF 017	
SS Edit Example	CLF 017	1400 TapeSel
SS Pack, Unpack, and Move With Offset	CLF 018	Branch on Err
	CLF UI7	1400 FileSee
SS Decimal-Add, Subtract, Compare,		1400 FileSeel
and Zero Add	CLF 020	1400 FileR/W
SS Decimal-Add, Subtract Example	CLF 021	1400 FileR/W
SS Decimal-Multiply	CLF 022	1400 FileWrit
SS Decimal-Multiply Example	CLF 023	Loop
SS Decimal-Divide	CLF 024	1400 FileWrit
SS Decimal–Divide Example	CLF 025	LoopSheet
		1400 FileRead
		Loop
RR-RX Floating Point-Halve, Store	CLF 026	1400 FileRead
RR–RX Floating Point–Multiple Codes	CLF 027	LoopSheet
RR–RX Floating Point––Add, Subtract		1400 FileAlte
and Compare	CLF 028	1400 FileAlte
RR-RX Floating PointAdd Example	CLF 029	Sheet 2
RR-RX Floating Point-Multiply	CLF 030	1400 FileRetu
RR-RX Floating PointMultiply Example	CLF 031	1400 FileSens
RR-RX Floating PointDivide	CLF 032	1400 FileR/W
RR-RX Floating PointDivide Example	CLF 033	
	01	1400 FileR/W
		Objectives
I/O Ops Initialization and Test		1400 FileOps
ChannelSelector Channel	CLF 034	1400 FileOps
•		Objectives
Start I/O––Selector Channel	CLF 035	1400 FileRBC
	01, 000	Objectives
Test I/OSelector Channel	CLF 036	1400 FileRBC
		Objectives
Halt I/OSelector Channel	CLF 037	1400 FileRBC
		Objectives
I/O Sheet 3IPL and MPX Start		1400 FileRBC
I/O 1	CLF 038	Objectives
,	CLF 038 CLF 039	1400 FileSca
I/O Sheet 4––MPX Data Loop		14001116300

1 2	1400 I–Cycle End 1400 Reader, Punch, Printer Ops Decode 1400 1402–1403 Ops	CLF CLF CLF	108
3	1402 Read Data Loop	CLF	110
4	1402 Punch 1403 Print Data Loops	CLF	
5	1402 Read Objectives	CLF	
6	1402 Punch Objectives	CLF	
7	1403 Form and Print Objectives	CLF	114
8			
9	1400 Tape Common, Branch on EOF	CLF	
0	1400 Multiplexor Tape Objective	CLF	
1	1400 Multiplexor Setup, Branch on Error	CLF	
2	1400 Multiplexor Read	CLF	118
3	1400 TapeMultiplexor Write, Tape		
4	Ending	CLF	
	1400 TapeSelector Tape Objectives	CLF	120
	1400 TapeSelector Setup	CLF	121
5	1400 TapeSelector Read	CLF	122
5	1400 TapeSelector Write	CLF	123
6 7 3 9	1400 TapeSelector Tape Ending,		
3	Branch on Error	CLF	124
9	1400 FileSeek Op	CLF	125
	1400 FileSeek Objective	CLF	126
С	1400 FileR/W With Addresses	CLF	
1	1400 FileR/W With AddressesSheet 2	CLF	
2	1400 FileWrite With Addresses Data		
3	Loop	CLF	129
0 1 2 3 4 5	1400 FileWrite With Addresses Data		
5	LoopSheet 2	CLF	130
	1400 FileRead With Addresses Data		
	Loop	CLF	131
6	1400 FileRead With Addresses Data		
7	LoopSheet 2	CLF '	132
	1400 FileAlternate Track Seek	CLF	133
8	1400 FileAlternate Track Seek		
9	Sheet 2	CLF '	134
0	1400 FileReturn to Original Track	CLF '	135
1	1400 FileSense Command for Unit Check	CLF	136
2	1400 FileR/W With Addresses Objectives		
3	1400 FileR/W With Addresses		
	ObjectivesSheet 2	CLF	138
	1400 FileOps 1, 2, and 5 Objectives	CLF	139
4	1400 FileOps 1, 2, and 5		
	ObjectivesSheet 2	CLF	140
5	1400 FileRBC With Addresses		
	Objectives	CLF	141
6	1400 FileRBC With Addresses		
	ObjectivesSheet 2	CLF	142
7	1400 FileRBC for 1, 2, and 5 Ops		
	Objectives	CLF	143
	1400 FileRBC for 1, 2, and 5 Ops		
8	ObjectivesSheet 2	CLF	
9	1400 FileScan Op Objectives	CLF	145

1/01	CLF 038	ObjectivesSheet 2	CLF 144
I/O Sheet 4MPX Data Loop	CLF 039	1400 FileScan Op Objectives	CLF 145
I/O Sheet 5Test I/O, Interrupt to		1400 FileScan Op Objectives	
Store CSW	CLF 040	Sheet 2	CLF 146
I/O Sheet 6Test I/O 2	CLF 041	1400Console and 1050	CLF 147
I/O Sheet 7MPX Halt I/O, Test		1400––Console and 1050, Branch on	
Channel	CLF 042	Inquiry	CLF 148
I/O Sheet 8––MPX Chaining, Transfer			
in Channel and Share Request	CLF 043	1442Read Objectives	CLF 149
I/O Sheet 9MPX Error Routines	CLF 044	1442Punch Objectives	CLF 150
1050 OperationSheet 1	CLF 045	1442––Stacker Select Objective	CLF 151
1050 OperationSheet 2	CLF 046	1442–1443 Branch on Condition	CLF 152
1050Write Operation	CLF 047		
1050––Read Reader–2 Operation	CLF 048	1443 Print Objective	CLF 153
1050––Read Inquiry Operation	CLF 049	1443 Form Ops Objectives	CLF 154
		1400 Stops, Interrupts, Resets and IPL	CLF 155
1400 I–Cycles, Address Example	CLF 101		
1400 I-Cycles Start	CLF 102	Mode Switching, 99 Op	CLF 156
1400 I-Cycles A and B Address Setup	CLF 103	CFMT, CFMF, CFLT and CFLF	
Invalid Address Convert	CLF 104	Instruction, Sheet 1	CLF 157
1400 Index Example	CLF 105	CFMT, CFMF, CFLT and CFLF	
1400 Address Indexing	CLF 106	Instruction, Sheet 2	CLF 158


## DIAGNOSTIC TECHNIQUES CHARTS


Action Index	DT Chart A	4	Machine Language (Macro Program)	DT Chart	L
Diagnostic Check Out	DT Chart B	3	Loops		
CPU Checks	DT Chart C	2	Multiplexor Channel	DT Chart	Μ
Device Chart	DT Chart D	)	Multiplexor Catalog Numbers	DT Chart	Ν
Operators Console Check Out	DT Chart E	-	Program Checks	DT Chart	Ρ
1400 Compatibility Oriented	DT Chart F	=	Missing Records or Wrong Results	DT Chart	R
Hang Ups, Loops, and Stops	DT Chart H	-1	Selector Channel	DT Chart	S
Last Initiated Address	DT Chart H	1	Wait and/or Error Message,	DT Chart \	WХ
IPL	DT Chart	I	Unexpected External Interrupt		
CF Stops and Special One Word Loops	DT Chart J	J	Power and LP Light	DT Chart	ΥZ

## ROAR STOP CHARTS


IPL Three Card Hex LoaderMPX	RS Chart	1	1400 Compatibility Tape Selector	RS Chart 13
Channel Burst Mode			Setup-Tape Write Op 9 Track Drive	
Selector Channel––Tape and File IPL	RS Chart	2	1400 Compatibility Tape Read	RS Chart 14
Objective Approach to Channels	RS Chart	3	Operation TMPXR	
MPXSIO Input/Output Burst or	RS Chart	4	1400 Compatibility-Tapes on MPX	RS Chart 15
Byte Mode			Set UpTape Write Op 9 Track	
Selector Channel	RS Chart	5	Drive	
Selector Channel TIO and SIO	RS Chart	6	1400 File Compatibility	RS Chart 16
1400 Compatibility I Cycle	RS Chart	7	1400 Sector Read/Write/RBC	RS Chart 17
1401 Compatibility Punch Operation	RS Chart	8	1400 Sector Read/Write With Address	RS Chart 18
1401 Compatibility Read Operation	RS Chart	9	Initial Selection File Commands	RS Chart 19
1401 Compatibility Print Operation	RS Chart 1	0	Head Seek 1B	RS Chart 20
1400 Tape Operation-Tapes on MPX	RS Chart 1	1	Search ID31 Command	RS Chart 21
Channel or Selector Channel			Sense Command04	RS Chart 22
I Cycles			Seek Operation	RS Chart 23
1400 Compatibility Tape Read	RS Chart 1	2	Alternate Track Entry and Exit	RS Chart 24
OperationSelector Channel			Objective	

iv





OP	Name	Chart		Op	Name
04	Set Program Mask	007		3C	Multiply
05	Branch and Link	006	1 1	3D	Divide
06	Branch on Count	004	1	3E	Add U
07	Branch on Condition	004	1	3F	Subtract U
08	Set Key	003	1 1	40	Store
09	Insert Key	003	1	41	Load Addres
0A	Supervisor Call	007	1 1	42	Store Charac
10	Load Positive	003	1	43	Insert Chara
11	Load Negative	003	1 1	44	Execute
12	Load and Test	003	1	45	Branch and I
13	Load Complement	027	1	46	Branch on C
14	AND	004	1	47	Branch on C
15	Compare Logical	004	1	48	Load
16	OR	004	1	49	Compare
17	Exclusive OR	004	1	4A	Add
18	Load	003	1	4B	Subtract
19	Compare	005	1	4C	Multiply
1A	Add	005	1	4E	Convert - D
1B	Subtract	005	1	4F	Convert - D Convert - Bi
1C	Multiply	008	1 1	50	Store
1D	Divide	009	1	54	AND
1E	Add Logical	_005	1	55	Compare Log
IF	Subtract Logical	005	1	56	OR
20	Load Positive	003		57	Execlusive (
21	Load Negative	003	1	58	Load
22	Load and Test	003	1	59	Compare
23	Load Complement	027	1 1	5A	Add
24	Halve	026	1	5B	Subtract
28	Load	027	1	5C	Multiply
29	Compare	028	1	5D	Divide
2A	Add N	028	1	5E	Add Logical
2B	Subtract N	028	1 1	5F	Subtract Log
2C	Multiply	030	1	60	Store
2D	Divide	032		68	Load
2E	Add U	028	1	69	Compare
2F	Subtract U	028	1	6A	Add N
30	Load Positive	003	1	6B	Subtract N
31	Load Negative	003	1	6C	Multiply
32	Load and Test	003	1	6D	Divide
33	Load Complement	027	1	6E	Add U
34	Halve	026	1	6F	Subtract U
38	Load	027	1	70	Store
39	Compore	028	1	78	Load
3A	Add N	028	1	79	Compare
3B	Subtract N	028	1	7A	Add N



~





	Chart
	030
	032
	028
	028
	003
255	003
acter	
acter	003
acter	003
	006
Link	006
Count	004
Condition	004
	003
	005
	005
	005
	008
Decimal	012
Binary	011
	003
	004
ogical	004
	004
OR	004
	003
	005
	005
	005
	003
al	009
ogical	005
gicai	
	026
	027
	028
	028
1	028
	030
	032
	028
	028
	026
	027
	028
	028


Op         Name         Chart           70         Subtract N         028           72         Multiply         030           7D         Divide         032           7E         Add U         028           7E         Add U         032           7E         Add U         028           80         Set System Mask         007           82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           84         Shift Left SL         013           85         Shift Left DL         013           86         Shift Left DL         013           87         Shift Left DL         013           88         Shift Left DL         013           80         Shift Right D         013           81         Store Multiple         014           92         Move         014           <			
7C         Multiply         930           7D         Divide         032           7E         Add U         928           80         Set System Mask         907           81         No Chart            84         No Chart            85         No Chart            86         Branch/Low Equal         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Left SL         013           80         Shift Left DL         013           81         Shift Right D         013           82         Shift Right D         013           85         Shift Left DL         013           86         Shift Left DL         013           87         Shift Left DL         013           88         Shift Left DL         013           89         Shift Left DL         013           90         Store Multiple         014           91         Test and Set         014           92         Move         00	Ор	Name	Chart
7C         Multiply         930           7D         Divide         032           7E         Add U         028           80         Set System Mask         007           82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            86         Branch/Low Equal         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Right D         013           81         Shift Left DL         013           82         Shift Right D         013           85         Shift Left DL         013           86         Shift Right D         013           87         Shift Right D         013           88         Shift Right D         013           89         Shift Right D         013           90         Store Multiple         014           91         Test and Set         014           92         Move         004 <td>7B</td> <td>Subtract N</td> <td>028</td>	7B	Subtract N	028
7D         Divide         032           7E         Add U         928           7F         Subtract U         028           80         Set System Mask         007           81         No Chart            84         No Chart            85         No Chart            86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Left DL         013           80         Shift Left DL         013           81         Shift Right D         013           82         Shift Right DL         013           85         Shift Left DL         013           86         Shift Right D         013           87         Shift Left DL         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         004           95         Compare Logical         004           96         Dad Multiple			030
TE         Add U         228           7F         Subtract U         028           80         Set System Mask         007           82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Right DL         013           80         Shift Right DL         013           80         Shift Right DL         013           81         Shift Right DL         013           82         Shift Right DL         013           83         Shift Left DL         013           84         Shift Right DL         013           85         Shift Left DL         013           86         Sontre Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set		Divide	
7F         Subtract U         Q28           80         Set System Mask         007           82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            85         No Chart            86         Branch/Low Equal         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Left DL         013           80         Shift Left DL         013           81         Shift Left DL         013           82         Shift Left DL         013           85         Shift Left DL         013           86         Shift Left DL         013           87         Branck Mask         014           91         Test and Set         014           92         Move         004           93         Test and Set         014           94         AND         004           95         Compare Logical         004 <td></td> <td></td> <td></td>			
80         Set System Mask         007           82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           80         Shift Right SL         013           81         Shift Right DL         013           82         Shift Right DL         013           83         Shift Right DL         013           84         Shift Right DL         013           85         Shift Right DL         013           86         Shift Right DL         013           87         Shift Right DL         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         004           93         Test Logical         004           94         AND         004           95         Compare Logical         004           96         OR         0		Subtract U	
82         Load PSW         007           83         No Chart            84         No Chart            85         No Chart            86         Branch/Ligh         006           87         Branch/Ligh         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Left S         013           80         Shift Right DL         013           80         Shift Left S         013           80         Shift Left D         013           81         Shift Right DL         013           82         Shift Right D         013           85         Shift Left D         013           86         Shift Left D         013           87         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004		Set System Mask	
83         No Chort            84         No Chort            85         No Chort            86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Right S         013           81         Shift Right D         013           82         Shift Left S         013           83         Shift Right D         013           85         Shift Left D         013           86         Shift Right D         013           87         Shift Left D         013           88         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         Res U/O         034           97         Exclusive OR         005 <td>82</td> <td>Lood PSW</td> <td></td>	82	Lood PSW	
84         No Chart		No Chart	
B5         No Chort	84	No Chart	
86         Branch/High         006           87         Branch/Low Equal         006           88         Shift Right SL         013           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Left S         013           80         Shift Left SL         013           80         Shift Left SL         013           80         Shift Left DL         013           80         Shift Left DL         013           81         Shift Left DL         013           82         Shift Left DL         013           83         Shift Left DL         013           84         Shift Left DL         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple			
87         Branch/Low Equal         006           88         Shift Right SL         013           89         Shift Left SL         013           80         Shift Right S         013           80         Shift Right S         013           81         Shift Right S         013           82         Shift Right DL         013           80         Shift Left S         013           81         Shift Left D         013           82         Shift Right DL         013           84         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           91         Test I/O         034           92         Halt I/O         034			006
88         Shift Right SL         013           89         Shift Left SL         013           8A         Shift Right SL         013           8B         Shift Right SL         013           8B         Shift Right SL         013           8C         Shift Right D         013           8D         Shift Right D         013           8D         Shift Left DL         013           8E         Shift Left D         013           90         Store Multiple         014           91         Test under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           90         Test I/O         034           91         Move Numeric         015           03         Move Zone         015           04         AND         015		Branch/Low Equal	
89         Shift Left SL         013           8A         Shift Right S         013           8B         Shift Right S         013           8C         Shift Right DL         013           8C         Shift Right DL         013           8D         Shift Right DL         013           8E         Shift Right D         013           8E         Shift Left D         013           8F         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Test and Set         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           97         Test Channel         034           98         Halt I/O         034           99         Test Channel         015      015         D3         Move Zone	88	Shift Right SL	
BA         Shift Right S         013           8B         Shift Left S         013           8C         Shift Right DL         013           8D         Shift Right DL         013           8D         Shift Right DL         013           8E         Shift Right DL         013           8E         Shift Right DL         013           8F         Shift Left D         013           9F         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           90         Test 1/O         034           91         Test Channel         034           91         Move Zone         015           03         Move Zone         015           04         AND         015           05         Compare Logical         015           05         Compare Logical         015     <		Shift Left SL	
88         Shift Left S         013           8C         Shift Right DL         013           8D         Shift Left DL         013           8E         Shift Left DL         013           8E         Shift Left D         013           8F         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           90         Test I/O         034           91         Test Channel         035           01         Move Zone         015           03         Move Zone         015           04         AND         015           05         Compare Logical         015           04         AND         015			
BC         Shift Right DL         013           8D         Shift Left DL         013           8E         Shift Right D         013           8F         Shift Right D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           96         OR         004           97         Exclusive OR         004           97         Exclusive OR         004           90         Test I/O         034           91         Test I/O         034           95         Test Channel         034           91         Move Zone         015           02         Move         015           03         Move Zone         015           04         AND         015           05         Oppare Logical         015           05 <td></td> <td>Shift Left S</td> <td></td>		Shift Left S	
BD         Shift Left DL         013           8E         Shift Left D         013           8F         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           97         Exclusive OR         004           97         Exclusive OR         004           90         Test 1/O         034           90         Test 1/O         034           90         Test 1/O         034           91         Move Numeric         015           02         Move Zone         015           03         Move Zone         015           04         AND         015           05         Compare Logical         015           05         Compare Logical         015           05         Compare Logical         015			
BE         Shift Right D         013           8F         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Start I/O         034           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           91         Test I/O         034           92         Holt I/O         034           94         Fast Channel         034           95         Operatore Logical         015           92         Move Zone         015           93         Move Zone         015           94         AND         015           95         Opgrate Logical         015		Shift Left DL	
BF         Shift Left D         013           90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           90         Test I/O         034           91         Move Interviewe         015           02         Move Zone         015           03         Move Zone         015           04         AND         015           05         Compare Logical         015           05         Opmare Logical         015           05         Opmare Logical         015           05         Opmare Logical         015		Shift Right D	
90         Store Multiple         014           91         Test Under Mask         014           92         Move         014           93         Test and Set         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           90         Test I/O         034           90         Test I/O         034           91         Test Channel         034           95         Compare Logical         015           03         Move Zone         015           04         AND         015           05         Compare Logical         015           04         AND         015           05         OR         015           05         OR         015           06         OR         015           05         Translate and Test         016           05         Co			
91         Test Under Mask         014           92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           97         Exclusive OR         004           97         Exclusive OR         004           97         Exclusive OR         004           98         Load Multiple         014           92         Start I/O         034           95         Test I/O         034           96         Rave         015           02         Move Zone         015           03         Move Zone         015           04         AND         015           05         Ompare Logical         015           04         OR         015           05         Translate         016           0D         Translate and Test         016           0D         Translate and Mark         017           05         D5         016			
92         Move         014           93         Test and Set         014           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           90         Test l/O         034           9D         Test I/O         034           9F         Test Channel         034           9F         Test Channel         034           9F         Test Channel         034           9E         Move Numeric         015           02         Move Zone         015           05         Compare Logical         015           05         Compare Logical         015           05         Compare Logical         015           05         Compare Logical         015           05         Translate and Test         016           05         Edit         017           05         Edit and Mark         017			
93         Test and Set         0.14           94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           97         Exclusive OR         004           98         Load Multiple         014           97         Exclusive OR         004           98         Load Multiple         014           90         Test I/O         034           9F         Test Channel         034           9F         Test Channel         034           91         Move Numeric         015           02         Move Zone         015           04         AND         015           05         OR we Zone         015           06         OR         015           05         OC Translate OR         015           0D         Translate and Test         016           0D         Translate and Test         016           0F         Edit and Mark         017			
94         AND         004           95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           9C         Start I/O         034           9D         Test I/O         034           9F         Test Channel         034           9F         Test Channel         034           91         Move Numeric         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           D6         Translate         016           DD         Translate and Test         016           DE         Edit and Mark         017			
95         Compare Logical         004           96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           9C         Start I/O         034           9D         Test I/O         034           9E         Halt I/O         034           9F         Test I/O         034           9F         Test I/O         034           D1         Mave Numeric         015           D2         Mave Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           D6         D7         Translate and Test         016           DD         Translate and Test         016         DF         Edit and Mark         017			
96         OR         004           97         Exclusive OR         004           98         Load Multiple         014           9C         Start I/O         034           9D         Test I/O         034           9D         Test I/O         034           9F         Halt I/O         034           9F         Test Channel         034           9F         Test Channel         034           9D         Move Numeric         015           D3         Move Zone         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           D6         OR         015           D6         Translate         016           DD         Translate and Test         016           DF         Edit and Mark         017			
97         Exclusive OR         004           98         Load Multiple         014           9C         Start I/O         034           9D         Test I/O         034           9E         Halt I/O         034           9F         Test Channel         034           01         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           D6         OR         015           D7         Exclusive oR         015           D6         Translate         016           DD         Translate and Test         016           DF         Edit and Mark         017			
78         Load Multiple         014           9C         Start I/O         034           9D         Test I/O         034           9E         Halt I/O         034           9F         Test I/O         034           9F         Test I/O         034           9F         Test I/O         034           9F         Test I/Connel         034           9D         Move Numeric         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate and Test         016           DE         Edit and Mark         017           DF         Edit and Mark         017	97	Exclusive OR	
9C         Start I/O         034           9D         Test I/O         034           9E         Halt I/O         034           9F         Test I/O         034           9F         Halt I/O         034           9F         Test Channel         034           D1         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DE         Edit         016           DE         Edit         017           DF         Edit and Mark         017		Load Multiple	
PD         Test I/O         034           9E         Halt I/O         034           9F         Test Channel         034           D1         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           D7         Exclusive OR         015           D7         Translate         016           D8         Edit         017           DF         Edit and Mark         017		Start I/O	
9E         Halt I/O         034           9F         Test Channel         034           D1         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit and Mark         017           DF         Edit and Mark         017		Test I/O	
9F         Test Channel         034           D1         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D5         Compare Logical         015           D6         OR         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DE         Edit         016           DF         Edit         017           DF         Edit and Mark         017	9E	Halt I/O	
D1         Move Numeric         015           D2         Move         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit and Mark         017           DF         Edit and Mark         017	9F	Test Channel	
D2         Move         015           D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017			
D3         Move Zone         015           D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017		Move	015
D4         AND         015           D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017			
D5         Compare Logical         015           D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017		AND	
D6         OR         015           D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017			
D7         Exclusive OR         015           DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017		OR	015
DC         Translate         016           DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017		Exclusive OR	015
DD         Translate and Test         016           DE         Edit         017           DF         Edit and Mark         017		Translate	016
DE Edit 017 DF Edit and Mark 017		Translate and Test	
DF Edit and Mark 017			
	<u>نن</u>		

Ор	Name	Chart
F2	Pack	019
F3	Unpack	019
F8	Zero and Add	020
F9	Compare	020
FΑ	Add	020
FB	Subtract	020
FC	Multiply	022
FD	Divide	024

#### Notes: Codes Not Shown Are Invalid and Cause a Program Interrupt .



Byte 1	Byte 2	Byte 3	Byte 4
08	R1 R2	$\vee$	
 09	R1 R2		
40	R1 X2	B2 D2	D2
 41	R] X2	B2 i D2	D2
42	R1 X2	B2 D2	D2
 43	R1 X2	B2   D2	



Byte 4

Op Format	Byte 1	Byte 2	Byte 3	Byte 4
RR Compare	19	R1R2	$\backslash$	/
RR Add	1A	R1 <sup>1</sup> R2		1
RR Subtract	1 B	R1 R2		$\langle -$
RR Add Logical	1E	R1 R2		
RR Subtract Log.	1F	R1 R2	/	
RX Half Compare	49	R1 X2	82 D2	D2
RX Half Add	4A	R1 X2	B2 D2	D2
RX Half Subtract	4B	R1 X2	82 D2	D2
RX Compare	59	R1 X2	B2 D2	D2
RX Add	5A	R1 X2	B2 D2	D2
RX Subtract	5B	R1 X2	B2D2	D2
RX Add Logical	5E	R1 X2	B2 D2	D2
RX Sybtract Log.	5F	R1 X2	B2 D2	D2

#### Objective:


and the sum is placed in the first operand location.
--


Add Logical - Same as Add. The difference is in the setting of the condition code.

- Subtract The second operand is subtracted from the first operand, and the difference is placed in the first operand location.
- Subtract Log. Same as Subtract. The difference is in the setting of the condition code.

Compare

 The first operand is compared with the second operand, and the result determines the setting of the condition code.






	lst Operar	nd	Increment	Comparand
Start	00 00 02 0	4	00 00 00 60	00 00 02 12
Finish	00 00 02 6	4	00 00 00 60	00 00 02 12
Low Order Byte Addre		23	43	53


Readout Low-Order Bytes, Add A to C, Subtract Sum of A+C from B. Replace 1st Operand Byte with Sum of A + C.

lst Operand Address	Increment Address	Comparand Address	Register A	Register B	Register C	lst Operand
2 3	4 3	53	-	-	-	00 00 02 04
	Readout 4 3		60			
		Readout 5 3		12		
Readout 2 3				No Carry A E	04	00 00 02 64
2 2	4 2	52				
Readout Nex	t Byte, Repeat	Routine				
	Readout 4 2		0 0			
		Readout 5 2		02		
Readout 22				No Carry F F	02	00 00 02 64
2 1	4 1	5 1				
Readout Nex	t Byte, Repeat	Routine				
	Readout 4 1		0 0			
		Readout 5 1		0 0		
Readout 2 1				No Carry F F	0 0	00 00 02 64
2 0	4 0	5 0				
Readout Nex	t (Last) Byte, R	epeat Routine				
	Readout 4 0		0 0			
		Readout 5 0		0 0		
Readout 2 0				No Carry F F	0 0	00 00 02 64
		l (in Example, 1 Last Compare,			)	
Branch High 86 = 1000			Branch Low/ 87 = 1000	'Equal	Carry	
Adder Carry 0111	0110		Adder, Carry 0111		·	

Branches are Now Taken on Result of this Add, Adder Carry and Op Bit 7, to Determine if the Branch is to be Taken. If a Carry from Bit 1 had Occurred then the Branch is Determined by Op Bit 0 and Op Bit 7 ofter the Add.



CLF 007 RR Supervisor Call, Interrupts and System Reset



 $\mathbf{O}$ 

R1 R2	2]		The Multiplier i
vord Multiply	-		Main Storage .
RI X	2 B2	D2 D2	The General Rec
er is 32 Bits L			Register. The A
cand is 32 Bit			R1. Example:
is 64 Bits Lon	g, Using	Both R1 and R1+1.	cand is in Gene
en Register	R 1+ 1	Odd Register	The Product Rep
			<u></u>

 32 Bits (Nor Used)
 S
 31 Bits
 S
 31 Bits

 Multiplicand
 Multiplicand
 Multiplier

To do a Full Word Multiply, Two Partial Products are Developed, then Added together to Form the Product. Example of Full Word Multiply. Multiplier = 00100024 Multiplicand = 00300904

 Readout Multiplier, Complement if Minus. Put the High-Order 16 Bits into the 16 High-Order Bits of General Register Addressed by R1. Put Low-Order 16 Bits into Hardware Registers. Set a Copy of the Multiplicand into Local Storage.

Hardwar

	<u>R1+1</u>	Registers	Local Storage
10 XX XX	00 30 09 04	00 24	00 30 09 04
-	$\sim$		
h 16 Bits of	Multiplicand	Low 16 Bits of	Copy of Multiplicand
Itiplier		Multiplier	

2. Setup in Local Storage and Hardware Register 1 Times and 2 Times the Low 16 Bits of the Multiplier 1X = 0024 2X = 0048

3. Develop the First Partial Product by Reading Out the Multiplicand, Decoding each Digit and Adding or Subtracting the 1X or 2X of the Low Multiplier. The Product Digits Replace the Multiplicand and the Low-Order 16 Bits of the Even Register. Put High 16 Bits of the Multiplier in the Hardward Registers.

R1	R1 + 1	Hardware Registers
00 10 00 00	06 C1 44 96	00 10
High 16 Bits	First Partial	High 16 Bits of
of Multiplier	Product	Multiplier

4. Setup in Local Storage and Hardware Registers 1 Times and 2 Times the Hihg 16 Bits of the Multipl:  $_{L}$  1X = 0010 2X - 0020

5. Develop the Second Partial Product by Reading Out the Copy of the Multiplicand, Decoding Each Digit and Adding or Subtracting the 1X or 2X of the High Multiplier. The Second Product Digits Replaces the Multiplicand Copy and the High 16 Bits are Stored in Hardware Registers.

 Hardware
 Register
 Local Storage

 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0<

High 16 Bits of Second Partial Product. Low 32 Bits of Second Partial Product.

 Add the Second Partial Product to the First Partial Product. The Second Partial Product is Shifted the Correct Amount. Result is Set into the Even and Odd Registers Selected by R1.


 00
 00
 06
 C 1
 44
 96
 First Partial Product

 +00
 00
 03
 00
 90
 40
 Second Partial Product

R1 R1+1 00 00 03 00 97 01 44 96 The Multiplier is Found in R2 or at the Effective Address in Main Storage.

The General Register Addressed by R1 must be an Even Number Register. The Multiplicand is Found in the Odd Register After R1. Example: R1 Addresses General Register 6, the Multiplicand is in General Register 7.

The Product Replaces the Multiplicand.




CLF 009 RR-RX Binary Divide

- Note: For this example, assume a divisor of 16 bits and a dividend of 32 bits. This is done to shorten the example but still show how the auotient is developed.
- The divisor is readout of its General Register or Main Storage lacation and capied into Locat Storage and a hardware register . 1. Divisor = 1 0 5 2
- Signs. Check sign of divisor and dividend and set quotient sing. In example, both signs are plus, so the quotient sign is plus.
- end = 07 35 FB 0A Even Odd The dividend is located in two General Registers. The high dividend in the even-numbered register and the low dividend in the odd-numbered register. The dividend is located in two General Registers. The high dividend in the even-numbered register and the low are copied into Local Storage and hardware registers. 3. Dividend = 07 35 FB 0A
- Quotient. The quotient is developed 1 bit at a time and set into a hardware register until the end of a minor loop. Then it is placed in local storage.
- Shifting of the dividend uses the copy in local storage work area. The 4 low bits of a hardware register are set to F to be used in the minor loop count. When the 4 low bits equal 7, the minor loop is ended. Note:

#### Note: Setup to start as in case 1.


- Set high byte of low dividend into a hardware register.
   Shift byte left 1 bit.
- 7. Add carry in high dividend, shift left 1 bit and do 1's complement. 8. Add complemented high dividend to divisor to compute quotient
- bit and new high dividend. Case 1, Carry aut = Quotient bit 0 and do case 2. Shift byte left 1 bit and set quotient bit in low-order position, 9.
- subtract 1 from count. 10. Add carry in high dividend, shift left 1 bit.
- 11. Subtract dividend from divisor.
- Case 2, Carry out = Quotient bit 1 and do case 1. 12. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 13. Add carry in high dividend, shift left 1 bit.
- 14. Subtract dividend from divisor.
- Case 1, No Carry = Quotient bit 1 and do case 3. 15. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 16. Add carry in high dividend, Shift left 1 bit.
- 17. Add dividend to divisor.
- Case 3, No carry = Quotient bit 1 and do case 3. 18. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 19. Add carry in high dividend, Shift left 1 bit.
- 20. Add dividend to divisor.
- Case 3, Carry out = Quotient bit 0 and do case 2.
- 21. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 22. Shift high dividend left 1 bit.
- 23. Subtract dividend from divisor.
- Case 2, No Carry = Quotient bit 0 and do case 4. 24. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 25. Add carry in high dividend, Shift left 1 bit.
- 26. Add dividend to divisor.
- Case 4, No Carry = Quotient bit 0 and do case 4. Shift byte left 1 bit and set quotient bit in . Subtract 1 from count. 27.
- 28. Add carry in high dividend, Shift left 1 bit.
- 29. Add dividend to divisor.
- Case 4, Carry out ~ Quotient bit 1 and do case 1. 30. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 31. Count has gone to 7. End of minor loop. A quotient byte is in the hardware register. The quotient byte is set into local storage replacing the high byte of the low dividend copy. The low byte of the low dividend is placed in the hardware register for shifting and the count is set to F for the next minor loop.
- 32. Shift high dividend left 1 bit.
- 33. Subtract dividend from divisor.
- Case 1, Carry out = Quotient bit 0 and do case 2 34. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 35. Shift high dividend left 1 bit.
- 36. Subtract dividend from divisor.
- Case 2, No Carry = Quotient bit 0 and do case 4. 37. Shift byte left 1 bit and set quotient bit in . Subtract 1 from count.
- 38. Shift high dividend left 1 bit.

Case 4, No Carry = Quotient bit 0 and do case 4.




- Do case 4, Shift byte left 1 bit. Set quotient bit in and subtract 1 from count. 40. 41. Shift high dividend left 1 bit. Add dividend to divisor. 42. Case 4, Carry out = Quotient bit 1 and do case 1. Shift byte left 1 bit. Set quotient bit in and subtract 1 from count. 44. Shift highdivided left 1 bit. 45. Subtract dividend from divisor. Case 1, No Carry = Quotient bit 1 and do case 3. Shift byte left 1 bit. Set quotient bit in and subtract 1 from count. 47. Shift high dividend left 1 bit. Add dividend to divisor. 48. Case 3, No Carry = Quotient bit 1 and do case 3, Shift byte left 1 bit. Set quotient bit in and subtract 1 from count. 49. 50. Shift high dividend left 1 bit 51. Add dividend to divisor. Case 3, Carry out = Quotient bit 0 and do case 2. Shift byte left 1 bit, Set quotient bit in and subtract 1 from count. 5Ż. 53. Shift high dividend left 1 bit.
- 54. Subtract dividend from divisor
- 55.
- Case 2, No Carry = Quotient bit 0 and do case 4. Shift byte left 1 bit. Set quotient bit in and subtract 1 from count. Count has gone to 7. End of minor loop. Set quotient byte into low byte of low dividend. Address of low quotient byte has been reached indicating and of major loop. Check signs and set the quotient into the odd numbered general register. 56. 57.
- 58. The remainder is developed and set into the The remainder is developed and set into the even numbered general register. The correct sign is set for the reaminder. In the example, we ended in case 4. Case 4 causes the high dividend that has been developed to be added to the divisor. The result is the remainder.
  - The even/add general registers have been set with the remainder and quotient with proper sign and divide is ended.
  - Note: The divisor and dividend in actual form would be:

Divisor	00	00	10	52				
Dividend	00	00	00	00	07	35	F8	0A
The Quotient would be:	-	E	/en	-		~	) Ddd	-
Quotient	00	00	00	12	00	00	71	1C



Divisor 10 52 High Dividend + EF C0 Remainder C+00 12 Even Odd 0012 711C

CLF 010 RR-RX Binary Divide Example




Format	Byte O	Byte 1	Byte 2	Byte
RX	ΔF	R1 X2	B2 D	2

irst Op	erand			·
Start	хх	хх	хх	xx
Finish	00	00	11	61

Byte	Byte O	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Digits	00	00	00	00	00	04	14	90

Nork Ar	ea - Lo	cal Store	age					
Load	00	00	00	00	00	04	44	9C
Finish	00	00	00	00	00	00	00	0C

The convert to binary routine works something like a manual conversion of decimal to binary (hexadecimal). Example:



(Hex) 1161 0001 0001 0110 0001 (Binary) By successively dividing the decimal number by 16 and using the remainder the hexadecimal number 1161 is developed.

The 2030 converts a decimal number to a binary number by multiplying each digit by binary 10 and then adding the next digit to the product. Then this result is divided by 16. The Quotient is stored and the Re-mainder is multiplied by 10. This continues until the number has been converted.

In the example to the right, the register numbers are for example only. The work area has been loaded and R4 has the location of the first high-order non-zero byte.

To multiply a digit by binary 10, shift the number left 3 times (by adding). Then add the result of the first shift to the third shift----Examples: 04 0000 0100



To divide a digit by 16, the digit is shifted 1 digit to the right. Example:



In Example R1, 2, and 3 are used to convert the number. R4 retains the work area byte with the first significant digit. R5 hold the low four bits of each convert byte for storing complete byte.

Comments

Set R1 to 00 and set byte 5 in R2. Note The R1 high digit is called Quotient (Q1) and t R1 low digit is called the Remainder.

The R2 1st digit is added to the Remainder. Q1 2nd R2 next digit are set into R3. A test for sign digit is made. Multiply by 10 if the byte does not contain a sign digit. Add next digit to the product.

And next digit to the product. Divide by 16. This is done by shifting the high digit right 1 digit. Store Q1 and the Quotient (Q2 of this divide in the work area. If bytes stored equot zero, chonge R4. Readout next byte. Multiply the Remainder by

The Product and 1st digit are added. Q1 and

next digit are set into R3. Test for sign.

Multiply remainder by 10.

Add next digit.

Divide by 16, store Q1 and Q2, test for Zero. Readout next byte. Multiply Remainder by 10.

Add 1st digit. Set the Quotient and next digit in R3, test for Sign is found, set remainder in R5 and set R3 in byte of work area.

Set R1 to 00 and set byte 6 in R2 Add 1st digit to Remainder. Set Q1 and next digit in R3, test for sign. Multiply Remainder by 10.

Add next digit. Divide by 16, store Q1 and Q2, test for zero q

Readout next byte. Multiply Remainder by 10. Add 1st digit.

Set the Quotient and next digit in R3, test for s Sign is found. Store the remainder and low dig R5 in the First Operand byte 3, store R3 in the of the work area.

Set R1 to 00 and set byte 6 in R2. Add 1st digit. Set Q1 and next digit in R3, test for sign. multiply Remainder by 10.

Divide by 16, store Q1 and Q2, test for zero Zeros found. Change R4. Readout next byte. Multiple Remainder by 10.


Add 1st digit. Set the Quotient and next digit in R3, test for Sign is found. Set the Remainder in R5 and se low byte of the work area.

Set R1 to 00 and set byte 7 in R2.

Set Q1 and next digit in R3, test for sign. Sign is found. Store remainder and law digit in R5 in the First Operand byte 2, store R3 in law byte of the work area.

The number has been converted, but the loop continues until the first operand remaining bytes have been set to 00.

					ork Are					First Opera	nd
	RÌ	R2	R3	Byte 5	Byte 6	Byte 7	R4	R5	Byte 1	Byte 2	Byte 3
the Quotient- Remainder		lst - 4 Next - 1		04	44	9C	5		00	00	00
21	00 -0 00		Г 04								
:	$\frac{\times A}{00}$										
h it	$\frac{-4}{04}$			00	44	9C	6				
у	لـــــ 04	44									
	×A 28 +4										
	2C 0C ×A		24								
	$\begin{array}{c} 0C \\ \times \overline{78} \\ +4 \\ \overline{70} \\ \end{array} \\ \begin{array}{c} +4 \\ \overline{70} \\ \end{array} \\ \begin{array}{c} 0C \\ \times \overline{78} \\ \overline{78} \\ +9 \\ \overline{81} \end{array}$										
	У 0С	9C		00	27		6				
	78 +9		8C								
r sign. into low	Ľ_		ەر 	00	27	8C	6	ı,			
	00 +2 02	27		00	27	8C					
	02 ×A 14 +7		07								
quotients.	۲ <sup>β</sup>			00	01	8C	6			$\backslash$	
	ОВ ×А 67	8C									
r sign . ligit in	×8 76		7C						00	00	
e low byte				00	01	7C	6				
	$\frac{00}{00}$	01	01								
	×A 00		01								
quotient.				00	00	7C	7				
	0A	7C									
ersign. et R3 in	$\frac{+7}{11}$		1C								
	00	۱C		00	00	1C		1~			
	$\frac{+1}{01}$	ιL	0C						00	11	61
in R5 in the the work area.	L			00	00	0C					



1	010         0000           010         0000           0100         0000           0100         0000           1000         0000           1000         0000           0000         0000	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	Readout Byte 3		00000000000000000000000000000000000000
	0110 0001 0110 0001 1100 0010	1 7 $\frac{1 7}{3 4}$	
1	100 0010	3 4 1	
1	<u>1000 0100</u> 0000 1000	69 69	
	0000 1000 1	<del>39</del> 39	
	0001 0001	7 8	
		7 8 5 6	
	0100 0101 0100 0101	5 6	
1	1000 1011 1000 1011 0001 0110	$     \begin{array}{c}       1 & 2 \\       \hline       2 & 4 \\       2 & 4 \\       \hline       1 & - 1 \\       \hline       1 & - 1 \\       \hline       1       \end{array} $	
	0001 0110 0010 1100 End of Add Loop, Not the	4 9 e End of 2nd Operand	0000000000000049 Loop
	0010 1100	0 0	
	0101 100	00	
	0101 1000	0 0	
1	<u>1011 0000</u> 0110 0000	0 0 1	
	0110 0000 1100 0000 1100 0000		
1	1000 0000	0 2	
1	1000 0000	05 05 1	
	0000 0000 0000 0000 0000 0000 0000 0000	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	000000000004449

Storage – 8 Bytes 2nd Operand

Decimal Add

Register Y

0 0

0 0

 $\begin{array}{c|cccc} 0 & 0 \\ \hline 1 \\ 0 & 1 \\ \hline 0 & 1 \\ \hline 0 & 1 \\ \hline 0 & 2 \\ \hline 0 & 2 \\ \hline \end{array}$ 

Carry

Binary Add

Register X

0001 0001

0001 0001 0010 0010

0010 0010


0100 0100

1 000 1000 1 0001 0000

0001 0000 0010 0000

Carry

0000 0000						
0000 0000						
End of Add Loop, End of 2nd	Operand	Loop, a	and Result	of	Binary	Add
Last Byte Read Out was Byte	3					



000000000004449

Register X	Register Y	Register Z	Storage
F C	4 9	4 9	0000000000004449
0 4	9 C		000000000000449C
0 4	4 4	4 4	
04	4 4		000000000000449C
	0 0	0 0	
0 0	0 4		000000000004449C
End of Shift Lo	ор		

To Manually Convert the Hexadecimal Number 1161 to Decimal, multiply each Digit by 16, then Add the Next Digit to the Product. The Sum is Multiplied by 16 and the Next Digit Added, etc.

Byte 3 Byte 4

04

44

00 00

00 00

00 00

Example:

Zeroed

Added Shifted Byte O

00 00

00

Byte I

00

00


00

Byte 2

00

00

00



Set Sign in RX, RY to RZ; RX Low to RY Low; RZ Low to RY High;


Byte 5 Byte 6 Byte 7 00 00 00 00 44 49

9C

RZ High to RX Low; RY to RZ, etc. until the Shift of the Decimal Number is Completed.

> The Operation in the 2030 is Similar to the Manual Operation. Each Byte is Doubled Eight Times. Whenever a Carry Occurs from the ALU During the Binary Add, it is Set into a Register and is Decimally Added to Itself. Any Carry during a Decimal Add is Added to the Result of the Next Binary Add. This Continues until the Binary Number is Converted to a Decimal Number. The Decimal Number is then Shifted Left One Digit so the Correct Sign can be Stored in the Low Order Digit of the Low Order Byte.

> In the Example at the Right, the Register Numbers are for this Example Only. The 2nd Operand has been Set to all Zeros and the 1st Significant Byte of the 1st Operand is in R1. Note: RX is shown in Binary Form while RY and the 2nd Operand are shown in Decimal.



ngle		0000	0000	0000	0101	0110	0001 0001 1001	00 10 <b>*</b>	Transfer to Work Area Direct. Shift of 3 is Accomplished by Adding the Byte to Itself. Three Times and Remembering Carries.
iea	0000	0000	0000	0010	1011	0000		0000	
+	0000	0000	0000	0001	0110	1000	0111	0001	Transfer to Work Area Direct but Shift 8 Bits.
	0000	0001	0110	1000	0111	000	0000	0000	Add on 1 Byte of Zeros. Transfer Back to General
ned	0000	0101	1010	0001	1100	0100	0000	0000	Register, Shifted 2 Bits.
-	1111	m	ш	1111	1001	00-10	1101	1011	Transfer to Work Area Skewed Shifted 12 Bits.
ned	+ + 1111 + 1111		0010 0010				0000	0000 0000 <b>†</b>	Add Low-Order Zeros. Register Direct.
									-
ingle	0000	0000	0000	0000	0101	0110	0001 L	r 00 10 1	 These Four Bits are held in a Hardware Register after First Shift. Transfer to Work Area Skewed.
	0000	0000	0000	0000	0000	0101	0110	000	Low 4 Bits Shifted Out. Add High-Order Zeros.
hed	0000	0000	0000	0000	0000	10 10	1100	0010	Transfer Back to General Register, Shifted 1 Bit.
ic -	1111	1111	1111	1111	1001		<b>7</b> 1101	1011	These Four Bits are held in a Hardware
	Ľ				ĺ			<u>-</u>	Register. Transfer to Work Area Skiewed.
	$\mathbf{I}^{\mathbf{n}\mathbf{n}}$	1111	1111	hπ	1111	1111	1111	1001	Shift 12 Bits. Add High-Order Ones.
hed	<b>,</b> 111	111	1111	1111	1111	1111	1111	1001	-
Single	0000	0000	_0000	1001	1110	000	1 <sub>1010</sub>	1001	This Byte held in a Hardware Register.
	0000	0000	8000	0000	0000	1001	1110	000	Transfer to Work Area Direct but Shifted 8 Bits. Add High-Order Zeros.
hed	0000	0000	0000	0000	0100	111	0000	1101	Transfer Back to General Register. Shift Left 3 Bits. Three Low-Order Bits are Determined by Byte in Hardware Register.

Op Format	Byte 1	Byte 2	Byte 3	Byte 4
Right Single Log .	88	RI	32 D2	D2
eft Single Log.	89	R1	82 D2	D2
Right Single Alg .	8 A	R1	B2 D2	D2
eft Single Alg.	8 B	R )	B2 D2	D2
Right Double Log.	8 C	Rl	B2 D2	D2
eft Double Log	8 D	R1	B2D2	D2
Right Double Alg	8 E	RI	B2 D2	D2
eft Double Alg	8 F	RT	82 D2	D2

Objective

Shifts - To Obtain a Binary Value of the Second Operand Effective Address Low Order Six Bits, Example -001011 - 11. Then shift the First Operand

Either Left or Right that Amount. If the Shift is Algebraic, the Condition Code is Set.





Chart 1



- Test the high-order bit of the byte at the effective address and set condition code.

12

12

12

Byte 2 Byte 3 Byte 4

BIDI

BIDI

BIDI

DI

Dì

D1

Byte 1

91

92


93


- Test Under Mask The byte of immediate data, 12, is used as a eight-bit mask. The bits of the mask are made to correspond one for one with the bits of the byte in storage specified by the first operand effective address.
- Move Character The second operand, one eight-bit byte, is placed at the effective address of the first operand.

Op Format	Byte 1	Byte 2	Byte 3	Byte 4
Store Multiple	90	R1IR3	B2 D2	D2
Load Multiple	98	R1IR3	82 D2	D2

The information in the general register starting with the register specified by R1 and ending with the register specified by R3 is stored at the locations designated by the effective second

The information at the effective second operand address is loaded into general register starting with the one specified by R1 and ending with the one






Op Format	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
SS Move Numeric	D1	L	BIIDI	DI	B2ID2	D2
SS Move	D2	L	B1 D1	DI	B2 D2	D2
SS Move Zones	D3	L	B1 D1	DI	B2 D2	D2

Objectives:

Move Numeric - The low-order four bits of each byte in the second operand field are placed in the loworder bit positions of the corresponding bytes in the first operand field. Movement is storage to storage, left to right.

Move – The second operand is placed in the first operand location . Movement is storage to storage, left to right .

Move Zones - The high-order four bits of each byte in the second opeand field are placed in the highorder four bit postions of the corresponding bytes in the first operand field. Movement is storage to storage, left to right.



thus selected from the list is used to determine the continuation of the operation. When the function byte is a zero, the operation proceeds by fetching and translating the next argument byte. When the function byte is nonzero, the operation is completed by inserting the related argument address in general register 1, and by inserting the function byte in general register 2. The first operand is not changed.

 $\Box$ 

Translate and Test

Assume that an assembly-language statement, located at 3000 – 3016, is to be scanned for various punctuation marks. A translate and test table is constructed with zeros in all positions except where punctuation marks are assigned.

Assume:

Reg I (before) Reg 2 (before) Reg 12 Reg 15	00 00 00 00 00 00 00 00 00 00 30 00 00 00 20 00 00 00 20 00
Loc 3000-3016	UNPK PROUT (9), WORD(5)
The instruction is:	

 Op Code
 L
 B1
 D1
 B2
 D2

 TRT
 16
 C
 0
 F
 0
 0

 Reg 1 (after)
 .
 00
 00
 30
 0B
 Reg 2 (after)
 00
 00
 00
 20


Condition code = 1; scan not completed.

Translate and Test Table

	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
200X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
201X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
202X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
203X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
204X	0	0	0	0	0	0	0	0	0	0	0	10	15	20	25	0
205X	0	0	0	0	0	0	0	0	0	0	0	30	35	40	45	0
206 X	0	0	0	0	0	0	0	0	0	0	0	50	55	0	0	0
207X	0	0	0	0	0	0	0	0	0	0	0	60	65	70	75	0
208X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
209X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
208X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20CX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20DX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20EX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20FX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note:


If all possible combinations of eight bits (i.e., 256 combinations) cannot appec in the statement being scanned, then a table less than 256 bytes can be used.



#### Edit, and Edit and Mark

The format of the source (second operand) is changed from packed to zoned and is edited under control of the pattern (first operand). The edited result replaces the pattern.

The Edit and Mark also performs the operation of storing the byte address of the first significant digit. The address is not inserted when significance is forced by the significance start character of the pattern.



9. Read out next pattern character, digit select. Read out source byte. This byte contains plus sign, turn off significance status. If sign had been minus, significance status would have been left on. Store high source digit with proper zone at pattern digit location. Store fill characters for remainder of field. source byte 6

Zone 2,

Zone 5 Zone 7 b Edited field replacing Zone 4 Zone 2 b b b b Zone 2 Zone 6 pattern field

Zone 7

Zone 4


Zone 2


Set condition register


- 0 = Result field is source
- 1 = Result field is less than zero
- 2 = Result field is greater than zero

b

b








Move with Offset

 Source Field
 7
 2
 4
 8
 3
 2
 3
 4

 Destination Field
 9
 2
 8
 7
 5
 4
 6

 Destination Field
 8
 3
 2
 3
 4
 5
 4



CLF 020 SS Decimal-Add, Subtract, Compare, and Zero Add

Sign analysis is done first and will indicate if the operands will be true or complement added.

Operation	First Operand Sign	Second Operand Sign	True or Complement
Add	Plus	Plus	True
Add	Minus	Plus	Complement
Add	Minus	Minus	True
Add	Plus	Minus	Complement
Subtract	Plus	Plus	Complement
Subtract	Minus	Plus	True
Subtract	Minus	Minus	Complement
Subtract	Plus	Minus	True

Eight conditions may occur as shown in the following table:

After sign analysis, the operation for both add and subtract are the same.

Decimal Add

	lst Operand = Destination field 2nd Operand = Source field	0 4 6 + 0 0 1 3 4 -	
	Read out low source byte. Read out low destination byte.	4 - 6 +	
3.	Decimal add the digits. Complement add indicated.	6 @ 5 9's complement of 4 1 Insert carry Carry C 2 Converts 9's complement to 10's complement	nt
	Insert Destination Sign.	Intermediate sum = 2 + 1 Carry from previous cycle	
4.	Read out source digits. Read out destination digits. Complement add.	04 @86 9's complement of destination byte. NC 91	
5.	Destination field ended. There was no carry from high-order significant addition, indicating recomplementing will be necessary.	Intermediate sum 9 1 2 +	
6.	Read out source digits. Complement add to zero. 9's must result or overflow will be indicated.	00 @99 <del>9</del> 9	
7.	Source field ended, recomplement answer and change sign.	Intermediate sum 99912+ Result stored in destination field 088 –	

Cases when the source field is longer than the destination and a complement addition is being performed.

 Destination ends and no carry results from last addition; all further adds must produce 9's or an overflow results.

2. Destination ends, with a carry resulting from last addition:


The answer produced so far is zero and all further adds must produce zeros. The answer produced so far is not zero; examine carry from the addition following the one in which the destination ended. If there was a carry, the result just produced must be zero; if there was no carry, the result just produced must be 9's. In either case, all further cycles must produce the same result as the first.

When doing a true add, all cycles after the destination field ends must produce zeros.

Overflow when doing a complement add causes a recomplement, then a branch to overflow case when setting condition register. Overflow when doing a true add forces overflow when setting condition register.

Condition Code 0 = Result is zero 1 = Result less than zero 2 = Result greater than zero 3 = Overflow





Decimal Multiply

The product of the multiplier (second operand) and the multiplicand (first operand) replaces the multiplicand. The multiplicand must have high-order zero digits for at least a field size equal to the multiplier field.

multiplicand	0	0	0	0	7	2	4	+
multiplier					3	4	6	+

1. Make 2 copies of the multiplier, with sign stripped out, into local storage. One copy straight and one copy skewed right.

straight copy of multiplier	3	4	6	0	
skewed copy of multiplier	0	3	4	6	

- 2. Test for enought zeros in multiplicand field.
- 3. Move the most significant byte and following byes of the multiplicand to the high-order byte of the multiplicand. Supply zeros for vacated bytes, sign is stripped out.

4. Start compute loop. First cycle will be a straight cycle. The first low significant digit of the multiplicand is tested. If over 4, a straight subtract will be done. If under 5, a straight true add will be done.

					×	<u> </u>			ligit	to determine operation straight add
			7	2		•	•	0	0 0	
	The 90 byte supplied by -	+			9	0	3	4	60	
	microprogram.	Ĩ	7	2	3_	0	3	4	60	- this digit tested for 0, keep
	The high 2 digits do not	+			9	0	3	4	60	•adding until 0 reached
	participate this cycle and	-	7	2	2	0	6	9	2 0	5
	are not affected by carries.	ł			9	0	3	4	60	
	, )		7	2	1	1	0	3	8 0	
	-	ł			9	0	3	4	60	
		-	7	2	0	1	3	8	4 0	
					X					- Reached O, switch cycles.
5.	Cycle now will be a skewed cycle, test digit t	0		~				- 1	est o	ligit, under 5, operation add.
5.	determine add or subtract		7	2	0	1	3	8	4 0	•
		+			0					
	microprogram	-	7		~	_	8		4 0	
			, n	_	Ŭ		4	- <u>-</u>	<u>+                                    </u>	- digit tested for 0, keep
							•	<u>~</u>	4 0	_ adding.
			/	<u> </u>	<u> </u>	0	<u> </u>	0	4 0	_digit 0, switch cycles.
4	Cycle new will be a straight evale test digit t	-								
6.	Cycle now will be a straight cycle, test digit t		7	0	0	8	3	^	4 0	- Test digit over 4, subtract cycles to
	determine add or subtract								4 0	be taken. Set subtract status.
					3		_		4 0	
				9		3		-	4 0	Test this digit for 9, continue
		-	9	0	3	4	6	0		subtracting.
			8		3				4 0	
		_			3					
			9	9	0	4	5	0	4 0	
			•							-digit reached 9, stop operation.
7.	Operation stopped with subtract status on; the									
	skewed multiplier must be added to partial		9	9	0	4	5	0	40	
	product to obtain correct product.	ł	0	3	4	6				
		1	0	2	5	0	5	0	4 0	
		Γ.								
8.	Insert sign and end operation		0	2	5	0	5	0	4 +	sign inserted, final product.
	Product located in first operand location.	L				L				

SS Decimal-Multiply Example CLF 023




Op Format SS Divide Decimal


The dividend (first operand) is divided by the divisor (second operand) and replaced by the quotient and remainder.

The quotient field is placed in the left portion of the dividend field. The remainder is the same size as the divisor and occupies the low-order bytes of the dividend field.

The sign of the quotient is determined by the rules of algebra from the dividend and divisor sign.



Refer to Decimal Divide Example for Divide Loop




CLF 024 SS Decimal-Divide

## Decimal Divide

The dividend (first operand) is divded by the divisor (second operand) and replaced by the quotient and remainder.

	Dividend equal Divisor equals		0 1 2 3 5 6 8 + 8 5 2 +
1.	Copy divisor into local storage, with sign stripped out, in straight form and skewed right one digit.		8 5 2 0 straight 0 8 5 2 skewed
2.	Setup data for trial subtract using skewed divisor. A carry out of the high-order position on the trial subtract would indicate a divide check. If divide check occurred, the skewed divisor is added back to restore dividend and a divide check taken.	Dividend Skewed divisor Operand in storage	0 1 2 3 5 6 8 + - <u>0 8 5 2</u> 9 2 7 1 5 6 8 0
3.	Add straight divisor to operand in working storage until indicated digit goes to zero.	Operand supplied by Microprogram Not zero,add again	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
4.	Subtract skewed divisor from result until indicated digit goes to nine .	Stop straight add, digit now zero This digit does not participate. This digit supplied by Microprogram to skewed divisor. This digit not 9, subtract again.	$ \begin{array}{c} + & 9 & 0 & 8 & 5 & 2 & 0 \\ \hline 1 & 0 & 3 & 8 & 3 & 6 & 8 & 0 \\ \hline 1 & 0 & 3 & 8 & 3 & 6 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 1 & 2 & 9 & 8 & 4 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 2 & 2 & 1 & 3 & 2 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 3 & 1 & 2 & 8 & 0 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 3 & 1 & 2 & 8 & 0 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 4 & 0 & 4 & 2 & 8 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 4 & 0 & 4 & 2 & 8 & 8 & 0 \\ \hline 9 & 0 & 8 & 5 & 2 \\ \hline 1 & 4 & 0 & 4 & 2 & 8 & 8 & 0 \\ \hline \end{array} $
5.	Add straight divisor to result will indicated digit goes to zero.	Stop skewed subtract digit = 9. These digits do not participate. This digit not zero, add again.	$ \begin{array}{c}                                     $



6. Insert dividend sign into low-order 4 bits. Insert quotient sign into low-order quotient 4 bits. Quotient and remainder have now replaced dividend.


> CLF 025 SS Decimal-Divide Example

OP Format	Byte 1	Byte 2	Byte 3	Byte 4
RX FP Store Double	60	R1 X2	B2 D2	D2
RX FP Store Single	70	R1 X2	B2 D2	D2

Floating Point Store RX Format Single and Double Precision .

Single Precision; the Low Order Half of the First Operand Register is Ignored.





Op Format	Byte 1	Byte 2
RR FP Halve, Double	24	R1 R2
RR FP Halve, Single	34	R1 R2

Floating Point Halve RR Format Single and Double Precision. Single Precision, the Low Order Half of the Result Register Remains Unchanged.

The Second Operand is Divided by 2 and the Quotient is Placed in the First Operand Location. Second Operand Sign and Characteristic is Stored without Change.

Mnemonics HDR HER

QB371

Q A001

 $\overset{\wedge}{\checkmark}$ 

Chart 1


Out Fraction Byte from

Store at Second Operand

QB371

First Operand


Address



Op Format	Byte 1	Byte 2	Byte 3	Byte 4
RR FP Load, Double	28	R1 R2	$\overline{\ }$	
RR FP Load, Single	38	R1 R2		
RX FP Load, Double	68	R1X2	B2 D2	D2
RX FP Load, Single	78	R1 X2	B2 D2	D2

Load RR and RX Formats Single or Double Precision

Second Operand is Placed in First Operand Location . In Single Precision the Low Half of the Destination Operand Remains Unchanged.




Load and Test; the Second Operand is Placed in the First Operand Location. Condition Codes are Set.


Load Complement; the Second Operand is Placed in the First Operand Location with the Sign Changed.


Load Positive; the Second Operand is Placed in the First Operand Location with the Sign Forced Positive.


Load Negative; the Second Operand is Placed in the First Operand Location with the Sign Forced Minus.


Op Format	Byte 1	Byte 2
RR FP Load Positive	20	R1 R2
RR FP Load Positive	30	R1 R2
RR FP Lood Negative	21	R1 R2
RR FP Load Negative	31	R1 R2
RR FP Load and Test	22	R1 R2
RR FP Load and Test	32	R1 R2
RR FP Load Complement	23	R1 R2
RR FP Load Complement	33	R1 R2












CLF 028 RR-RX Floating Point - Add, Subtract and Compare




significant, add in guard digit as low–order result digit.

- QB351 Condition register is set to indicate:
  - Code
    - 0 = Result fraction is zero
    - 1 = Result fraction less than zero
    - 2 = Result fraction greater than zero
    - 3 = Result exponent overflows

CLF 029 RR-RX Floating Point - Add Example

Characteristic is decremented 1 for every hexadecimal digit


shifted left.





Floating Point Multiply RR, RX Formats

Mnemonics MER ME MDR MD

The Normalized Product of the Multiplier (Second Operand) and Multiplicand (First Operand) Replaces the Multiplicand







Q B 34 1

CLF 030 RR-RX Floating Point - Multiply

## Floating Point Multiply, Single Precision

The two 24-bit fractions are multiplied together and form a 56-bit product. The product replaces the first operand (multiplicand). The product characteristic is the sum of the two characteristics minus 64.

Q B40 1	1. Prenormalized the multiplier fraction into
QB411	the work area of storage.
	2. Make two prenormalized copies of the
	multiplicand into the work area of storage.

- QB431 3. Compute product sign, store it until product is computed.
- QB451 4. Compute product characteristic, test for underflow. Store into local storage until product is computed.
- QB451 5. Load 16 bits of the multiplier into hardware registers. The first time through this preparation step, only 8 multiplier bits are loaded. Zeros are loaded into the other hardware register. Second time through, the next 16 multiplier bits are loaded into hardware registers.
- QA521
   6. Generate multiples of the multiplier to be used in the compute loop. Store multiples into working storage and hardware registers. Two separate multiply loops will be done, each using 16 bits of the multiplier and all bits of the multiplicand.

Each multiply loop will produce a 40bit partial product, the partial products are stored over the copies of the multiplicand.

- 7. Decode and operate on the multiplicand, one digit at a time. Decoding the multiplicand digits sets up branching conditions in the microprogram, which will cause the correct combinations of multiples to be added or subtracted to form a partial product.
- After a digit is decoded and operated on, the low digit in the product accumulator is stored as a digit in the partial product location. Each multiplicand digit decoded, and operated on, produces one partial product digit.
- Multiply loop continues until two partial products are produced. Align the two partial products and add to produce a 56-bit product. Normalize if needed. Insert characteristic and sign.

	Characteristic	F	raction	
R1 (multiplicand)	2 4	7 2	2 A 9 B 0	6
R2 (multiplier)	37	24	1312	2

	2	2 4	4	=	multiplicand characteristic
	+ 3	3 2	7	Ŧ	multiplier characteristic
	-5	5	B		
Minus binary 64 equals	]		В	=	product characteristic

Low 8 bits of multiplier into hardware register.	1	2		
Zeros loaded into another register.			0	0
1st 16 bits of multiplier	1	2	0	0

	For 1st multiply
	1X = 1 2 0 0
For 2nd multiply	2X = 2 4 0 0
$1X = 2 \ 4 \ 1 \ 3$	
2X = 4 8 2 6	

Example: 1st multiplicand digit = 6

6 decodes as 2X, 2X, 2X this means, the multiplier times 2 is added 3 times into the product accumulator.

$$2X = 2 \ 4 \ 0 \ 0$$
  
+ 
$$2X = \frac{2 \ 4 \ 0 \ 0}{4 \ 8 \ 0 \ 0}$$
  
+ 
$$2X = \frac{2 \ 4 \ 0 \ 0}{6 \ C \ 0 \ 0}$$

Store low digit at low-digit location of 1st partial product. Shift digits right one digit in product accumulator and await next decode product accumulator 0 6 C 0


lst partial pr 2nd partial p product			8	6	0	3	0	8	2	C C	
Insert characteristic Insert sign	B B										


CLF 031 RR-RX Floating Point - Multiply Example



Floating Point Divide RR, RX Formats Single and Double Precision Mnemonics DER DE DDR DD

The First Operand is Divided by the Second Operand, the Quotient Replaces the First Operand






QB351

			Floating P	oint Div	ide		All numbers :	shown are in hexadecimal
			Characteristi	c	Fracti	on		
First Oper	rand is the perand is the	Dividend Divisor	25 19		72E			The divisor in this example is a normalized number and will not be prenormalized. The dividend is prenormalized with the
The ch	haracteristics ar on at all times.	e carried in ex		7 1	54 Б	J		high-order digit equal to zero. In this example, the dividend will be shifted right one digit to accomplish this. The
Page No.								low-order digit will be shifted out into the hardware register in which the
- Q B27 1	bit is adde position (si will now be was minus,	aracteristic is re d to the high-o gn). The chard e without sign i or effectively 8 higher if it w	rder acteristic if it have a	Divis	or Charc 1 9 <u>+8 0</u> 9 9		stic Sign was plus, characteristic is now expressed in excess 192. If sign were minus it would still be expressed in excess 64.	quotient will be formed. The first time through the divide loop, only 4 quotient digits will be computed and stored. The next divide loops will produce 8 quotient digits until the operation is completed.
Q B40 1		racteristic has		Divis	or Chara	acteri	stic	
	depending If the sign	or subtracted f on the sign pos had been plus, tracted from it;	ition. 64		99 +C0 59	-	Subtracting 64 is done by adding C to high order .	
	was minus, characteris numeric va	64 is added. tic now represe lue of the expo 64 as it usuall	The ents the ment +128		59 +FF 58	-		c leaving it expressed in excess 127. ne fact that the dividend is shifted
QB431		haracteristic is tested. 128 is		Divid	lend Cha 2 5	iracte	eristic	
		ristic; it now ro d exponent +19			$\frac{+8 0}{A 5}$		Sign was plus; characteristic is now expressed in excess 192.	
	lf signs are	uotient sign and alike, quotien signs are unlik minus.	t sign will					
Q B42 1		ved dividend p torage and har	dware	9 6	end Frac			
		tion is loaded or hardware and		ge 0 9	672	E	A 0 hardware register	
QB441	characterist	e Quotient ic. The divisc ic is compleme lend characteri	ent added	+ c	A 5 A 7 1 	_		
	sensed. Th	e quotient regi		et to zei			duce a carry, an underflow would ogram would return to I-cycles or	
QA621 QA631	2 pages. T at a time in time throug produced ar the quotien loops, 8 qu	he quotient is p to a hardware h the divide lo nd stored in the t register. In e otient bits are	formed on these produced one b register. The f op, 4 quotient high-order ad each of the foll produced and s as been comput	it irst bits are dress of owing rored				Fraction 1 5 4 3 8 5
	high-order If the high- dicate high contain hig	byte must be cl order byte is z -order zero. 1 h-order digit)t	necked to see if ero, the charac f the high-orde the quotient is t	the qua teristic byte c ight shi	otient ch is storec ontains o fted one	narac d thei a low digi	he quotient register. The teristic may be stored there. e decremented by 1 to in- -order digit, (can never t, the low quotient digit is eristic is always checked,	


lost, and the characteristic is stored unchanged. The characteristic is always checked, before storing, for overflow and underflow. If overflow, go to program interrupt. If underflow, set the quotient register to zero, test for trap, and go to normal I-cycles or

program interrupt.


CLF 033 RR-RX Floating Point - Divide Example




CLF 034 I/O Ops Initialization and Test Channel - Selector Channel




CLF 035 Start I/O - Selector Channel




## CLF 036 Test I/O and Traps-Selector Channel




CLF 037 Halt I/O - Selector Channel




CLF 038 MPX Start I/O 1








CLF 040 Test I/O - Interrupt to Store CSW





CLF 041 Test I/O 2



















CLF 047 1050 Write Operation




٠

During this routine the TA-Register will be Reset and HM RDR SI and RDR-2 On will be Reset. This will Drop Read Mode and the Hold RDR 2 Line will be Active. The Attachment Stops and the Micro Program will Exit Using ROBAR

CLF 048 1050 - Read Reader-2 Operation



CLF 049 1050 - Read Inquiry Operation




Example for A-Star or B-Star Address Development During I-Phase of 1401 Compatibility Feature on the 2030.

Assume the 2030 has 16,384 Positions of Storage and the 1401 Program is for a 12,000 Positions of Storage 1401. The Bias is 1120

Instruction is <u>B</u> Y14 E <u>A</u>


- 1. Read Op Code
- 2. Readout Hundreds Byte
- 3. Setup Address for Table Lookup by Emitting a Digit and Using the Hundreds Digit. Set Address into Low B-Star.
- Readout Tens Byte and Test Hundreds Zone to Determine Thousands Digit. This Example has Zone of 10 for 1 Thousand (Hex Equivalent is 3E8). Set Tens Digit and Thousands High Hex Digit into the High B-Star.
- 5. Set Remaining Two Hex Digits (Emitted) into a Hardware Register.
- Readout Low Bias Plus Hundreds Digit Hex Equivalent Byte from Table in CPU Storage Low B-Star has Address of Position in Table. For this Example Table Readout is 04.
- 7. A Test is made on the Tens Byte for Zones. If Tens Byte is Zoned, Indexing is Required. For Example Tens Digit is not Zoned. Add Low Bias Plus Hundreds Digit Hex Equivalent Byte (Remember this Byte is Crossed in the Storage Table) to Digits in the Hardware Register. Retain any Carry in the Carry Latch.



- Readout the High Bias Plus Hundreds Digit Hex Equivalent Byte from Table in MPX Storage. Use Same Address as Used for Low Bias. For this Example Table Readout is 14.
- Setup Table Address for Tens Digit Hex Equivalent by Setting the Tens Digit from the High B-Star to the Low B-Star and Emitting a Digit to the Low B-Star.
- Add High Hex Thousands Digit in High B-Star and High Bias Plus Hundreds Digit Hex. Equivalent Byte and any Carry from Low Bias Addition to Thousand Digit. Set Sum into B-Star.

11. Readout Units Byte.


- 12. Add Units Digit to Amount in the Hardware Register.
- Test Zone Bits of Units Byte to Determine Remaining Thousands Address. For this Example Units Zone is 11 (No Zone) for 0 Thousands.
- 14. Readout the Hex Equivalent Byte of the Tens Digit from the Table in CPU Storage Using The Address Developed in the Low B-Stor. The Digits in the Byte are Crossed in the Storage Table. For this Example Table Readout is A0.
- Add the Hex Equivalent Byte (Uncrossed) to the Amount in the Hardware Register and Set the Sum into the Low B-Star. Any Carry is Added to the High B-Star.
- 16. The B-Star Now Contains the Required Hex Equivalent Address for the Address Y14 for the Condition in the Example. The B-Star is Transferred to the A-Star and I-Phase Continues. If Instruction has a B-Address the B-Star is Developed in Same Manner.





04 - Low Bias X 40

Carry

Crossed









.


CLF 104 Invalid Address Convert






Example for A-Star or B-Star Development with Indexing During I-Phase of 1401 Compatibility Feature on the 2030. Program is for a 16,000 Positions of Storage 1401 and the 2030 Has 65,536 Positions of Storage .


- Instruction is <u>A</u> UAC 456 <u>B</u>. Index Register 3 has U62 Stored.
- 1. Recognize Indexing Required (Tens Byte Zoned).
- 2. Set Tens Digit from High B-Star to the High 4-Bits of Hardware Register 1.
- 3. Readout Hundreds Byte Again. If Special Character, Do Table Lookup of BCD Equivalent. For this Example Invert High 4 Bits and Set Byte into High A-Star
- 4. Readout Tens Byte Again. If Special Character, Do Table Lookup of BCD Equivalent. Set Character into Low B-Star
- 5. Readout Low Bias from CPU Storage (Address is Emitted). Bias is Crossed in Storage Table, For this Example Readout 08
- Test Zone Bits of Tens Character to Determine Index Register. For this Example Zone is 00 (Index Register 3), 1401 Index Register 3 Address is 0097 (Hex Equivalent is 61). Add the Hex Value to Low Bias and Set into Low B-Star.
- Readout High Bias from MPX Storage (Same Address as Low Bias). For this Example Readout CO. Set High Bias into High B-Star
- Address of Index Register Hundreds Byte in B-Star. Readout Hundreds Byte from Index Register. If Special Character, Do BCD Table Lookup. For this Example Character is U, Invert High 4 Bits and Set into Low A-Star
- Read Tens Byte from Index Register. Decimal Add Index Hundreds and Address Hundreds Bytes and Set Sum into High A-Star
- If Tens Byte is Special Character, Do Table Lookup for BCD Equivalent. Decimal Add Index Tens Digit (6) and Address Tens Digit (1) and Set Sum into High 4 Bits of Hardware Register 1.
- Readout Units Byte from Index Register. If Special Character, Do BCD Table Lookup. For this Example Units Character is 2. Set Index Register Units Digit in the Low 4 Bits of Hardware Register 1.
- 12. Readout Units Byte for Address. If Special Character, Do BCD Table Lookup. Check Index Units Byte for Zone Bits; For Example Bits are 11 (No Zone) for 0 Thousands. Decimal Add Index Units Digit and Address Units Digit. Set Sum into Low 4 Bits of Hardware Register 1.
- Decimal Add Any Carry (from Units or Tens Acdition) to Combined Hundreds Digit and Set into High B-Star. For this Example No Carry. Emitt a 9 to Force a High Carry Should Low Digits Give a Carry.
- 14. Check Units Address Zone Bits. For Example Zone Bits are 00 (12,000). This Adds a C (Hex) to Accumulated Zones in High A-Star. Accumulated Zones are in High 4 Bits of the High A Star.
- 15. Setup Address for Table Lookup of Low Bias + Hundreds Digit Hex Equivalent Digit in Low A-Star. Set Total Zone Digit into Low 4 Bits of Hardware Register 2. Readout Low Bias + Hundreds Byte from CPU Storage. For this Example 0A is Readout Because 3yte is Crossed in Storage Table.
- Add Low Bias Plus Hundreds Digit Hex Equivalent to Total Units Digit and Set into High A-Star. Set a Carry into High B-Star. For this Example No Carry.




Test Total Hundreds Zone to Determine Correct Hex Digits to Add to High A-Star and High B-Star. For this Example Bits are 10 (Hex Digits are 7D0). Add D0 to High A-Star, Any Carry from A-Star is Added to High B-Star. Add the 7 to High B-Star.




- Test Total Units Zone to Determine Correct Hex Digits to Add to High A-Star and High B-Star. For this Example Bits are 11 (Hex Digits are 2EE0). Add E0 to High A-Star, Any Carry from A-Star is Added to High B-Star. Add 2E to High B-Star
- Readout Total Tens Hex Equivalent Digit from CPI Storage. For this Example Readout 64. Remember Byte is Crossed in Storage Table.
- Add Tens Hex Byte (Uncrossed) to High A-Star and Set Sum in Low B-Star. Any Carry is Added to High B-Star.
- 22. End of Indexing this Address Continue I-Phase. If Address Being Indexed was the A-Star, Transfer A-Star to B-Star. If Address Being Indexed was B-Star, Restore the A-Star from Local Storage. For Example Set B-Star into A Star.







Row	Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch.	Row	Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch		Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch.		Significant Op Byte	Instruction Name		CLF Ch.
0	0000 0010	Halt	•		1	0001 0010	Move Digit	D		2	0010 0000	Control (Note 1)	υ	108	3	0011 0100	Invalid		155
0	0000 0100	Set Wordmark	,		1	0001 0011	Move Zone	Y		2	0010 0001	*Read	1	108	3	0011 1010	Branch on WM/Zone	V	
0	0000 0101	Clear	1		1	0001 0100	Address Modify	#		2	0100 0100	*Print	2	108	3	0011 1011	Bit Test	W	
0	0000 0110	Νο Ορ	N		1	0001 0101	Clear Wordmark	п		2	0010 0011	*Read-Print	3	108	3	1011 0001	Store A-Star	н	
0	0110 0000	Early Read (Note 2)	8		1	0001 0110	Edit	E		2	0010 0100	*Punch	4	108	3	1111 0001	Store B-Star	Q	
0	0000 0110	Early Punch (Note 2)	9		1	0001 0111	Move Zero Suppress	Z		2	0010 0101	*Read-Punch	5	108					
0	0000 0110	Branch	8		1	0001 1000	Add	A		2	0010 0110	*Print-Punch	6	108					
0	1000 0000	Move (Note 1)	M		1	0001 1001	Subtract	S		2	0010 0111	*Read-Punch-Print	7	108					
0	1000 0000	Move, Column Bin.	M		1	0001 1010	Multiply			2	0010 0100	*Punch Feed Read	4R	108					
0	1000 0000	Move, Sterling	м		1	0001 1011	Divide	°'0		2	0010 1001	Stacker Select	к	108					
					1	0001 1100	Reset Add	?		2	0010 1010	Form	F	108					
					1	0001 1101	Reset Subtract	!		2	0010 1100	Control	υ	115					T
			1		1	0001 1110	Move Record	Р		2	0010 1101	Move	M	115					
					1	0001 1111	Compare	C		2	0010 1110	Load	L	115					
					1	1001 0000	Load (Note 1)	L											
									1			*Note 3							

Note 1. If I. O Operation Change Op Code L to 0010 1110, M to 0010,1101, and U to 0010 1100
 Note 2. These Op Codes are Handled as No Ops.
 Note 3. This Op Codes Start with Bit Significant Byte as Shown. As the Op is Performed the Op Code is Changed to Indicate the First Pass or the Op Code has a D-Modifier, Also to Indicate when a Combination Op is Finished.





1400 I-Cycle End CLF 107




 Print, Read (3)
 Starts as 23, at End of Print Data Loop Changes to 21 unless Operational In Drops During Loop. The 21 Causes a Read Routine to Start. End of Read Data Loop Change to 20 Unless Error Exists.


 Punch (4)
 Starts as 24, at End of Punch Data Loop Code Changes to 20 Unless Operational In Dropped During Data Loop or Last Card Punch had an Error Then Op Code Stays 24.


 Read, Punch (5)
 Starts as 25, End of Read Data Loop Code Changes to 24. If an Error has Occurred and I/O Stop


	Switch is On Op Code is Changed to 25 Again and Stops. No Error the 24 Cause a Punch Operation. If Operational End Drops During Data Loop or Last Card Punched had an Error Code Stays 24, Otherwise Changes to 20.								
Print, Punch (6)	Starts as 26, End of Print Data Loop Unless an Error Occurs the Op Code Changes to 24 and a Punch Operation is Performed. The 24 Changes to 20 Unless Operational In Drops During the Data Loop or Last Card Punch was in Error.								
Print, Read, Punch (7)	Starts as 27, End of Print Data Loop the Op Code Changes to 25 Unless an Error has Occurred. The 25 Starts a Read Operation; at the End of the Read Data Loop the Op Code is Changed to 24 Unless an Error has Occurred and the I/O Stop Switch is On. The 24 Causes a Punch Operation to Start, at the End of the Punch Data Loop the Op Code Changes to 20 Unless an Error has Occurred								
Punch Feed Read (4R)	Starts as 24, the d-Modifier Causes the Op Code to Change to A4 then a Normal Punch Routine is Started. At the End of the Punch Data Loop if an Error Situation has Occurred the Op Code Stays as A4 and a Stop Occurs. No Error, the A4 Changes to 28 which Cause a Read Operation to be Performed. If no Errors Occur During Read Operation the Op Code Changes to 20. If Error Occurred and I/O Switch On, Stop with Op Code 20.								
Read Col Binary (1C-2540)	Starts as 21. Note: Column Binary Read on a 2540 Requires Two Passes through the Read Data Loop: At the End of the First Pass (Information Entered into 401–480 and 501–580) the Op Code is Changed to 71, if an Error Occurred on the First Pass and the 1/O Stop Switch is On the Op Code is Changed to 61 and then F1. No Error or 1/O Stop Switch Off Op Code Stays 71. The Second Pass is Made Entering Some Information or Blanks into 0001–0080. Now if the Op Code had Changed to F1 it will be Changed to 61 and a Stop Occurs, but if the Op Code was 71 Entering the Second Pass the Op Code Changes to 00.								
Read Col Binary (1C-2501/2520)	Starts as 21 and is Changed to 31 to Indicate 2501/2520 which Only take One Pass to Enter Information (Only Enters 401-480 and 501 to 580). At End of Read Data Loop for Column Binary First Pass the Op Code is Changed to 30. If an Error Occurred During the First Pass the and the I/O Stop Switch is On the Op Code is Changed to 21 and a Stop Occurs.								


CLF 108 1400 Reader, Punch, Printer Ops Decode
















0


Instruction - 4, 4AAA, 4R, or 4AAAR... Device - 2540




 $\cap$ 


Device - 2540










## CLF 115 1400 Tape Common, Branch on EOF














CLF 119 1400 Tape - Multiplexor Write, Tape Ending




CLF 120 1400 Tape - Selector Tape Objectives







CLF 122 1400 Tape - Selector Read



CLF 123 1400 Tape - Selector Write



CLF 124 1400 Tape – Selector Tape Ending, Branch on Error




CLF 125 1400 File - Seek Op

Seek Objectives:

- Decode the Disk Control Field for Module and Cylinder Values. Select the Module, Issue Seek Command (07), and Develop the Return to Home Seek Value to Send to the Control Unit. Send the Return to Home Value to the Control Unit and Check Unit Status. Direct Seek:
- Decode the Disk Control Field for Module and Cylinder Values. Select the Module, Issue Seek Command (07), and Develop the Return to Home Seek Value to Send to the Control Unit. Send the Return to Home Value to the Control Unit and Check Unit Status. Return to Home;


Return to Home

- Decode the Disk Control Field for Module and Cylinder Values. Issue a Restore Command (13), when Device End is Found Issue a Seek Command, and Develop the Return to Home Seek Value to Send to the Control Unit. Send Return to Home Value to the Control Unit and Check Unit Status. After a Unequal Address Compare;
- Note: The Cylinder Value is Increased by One Because Cylinder 0 is Reserved for IPL on 2311's. The format to Send Cylinder Value to the Control Unit is: Bin Bin Cylinder Cylinder Head Head 00 00 00 XX 00 0X The Cylinder Value is Developed, the Head Value is whatever is in Head Location in MPX Storage. A Head Seek is Given on all Read or Write Operation so the Head Selected at this Time is not Important.




٢


CLF 126 1400 File - Seek Objective




CLF 127 1400 File - R/W With Addresses




CLF 128 1400 File - R/W With Addresses - Sheet 2




CLF 129 1400 File - Write With Addresses Data Loop




CLF 130 1400 File - Write With Addresses Data Loop - Sheet 2








CLF 132 1400 File - Read With Addresses Data Loop - Sheet 2



CLF 133 1400 File – Alternate Track Seek










are Set to 1, Setup to Set File Branch Byte Bit 5 (Not Ready). QH511 Test Bit 6 of Sense Byte 0, if a 1 (on) Set a Indicator for Alternate Track Op	Byte to 1. It 51/2 is Set to a 1, Set Up to Set the File Branch Byte Bits 0 and 2 (No Address Compare and Wrong Length Record). Test Bit 1. If Set to a 1, Set Up to Set File Branch Byte Bit 5 (Not Ready)	(Bit 7 Should Always Be 0). If Any are Set to a 1, Setup to Set File Branch Byte Bit 5 (Not Ready)	2-Charge Tag Line Check 3-Check 4-2841 All Check 5-Not Tested (Unused) 6-Not Tested (Unused) 7-Tested But Not Used
	· · · · · · · · · · · · · · · · · · ·		


CLF 136 1400 File – Sense Command for Unit Check








139 1400 File . SdO ,--2 and S Objectives



 $\cap$ 



QH381

After Last Character is

Transferred Wait for Status In. Check Status

for Device End or Chann End; One or the Other

Should be Received. If

Not go to General Stop

If DF or CE are Up. Cher

for Unit Check. If UC

Exist go to General Stop

No

Unit Check

DE, CE, or Have a

General Stor

QH381

YES

NO

Mode).

0100

2980

Search to Record O

Hex

0064 0BA4

Otherwise Set the File

Branch Byte to Busy and

any Disk Condition, then

Restore the A, B, and I Stars and Return to I-Cycles

Unit Check or Unit

Exception Or

Sense Command

. Device End

or Control End


Up


To I-Cycles

NO


QH361

YES






 $\cap$ 





143 1400 File - RBC for 1, 2, and 5 Ops Objectives

CLF




0





0



	[	0	0			01			10							
	00	01	10	11		00	01	10	11		00	01	10	11	00	01
0000						SP	&	-							?	!
0001								1							А	J
0010															В	к
0011															с	L
0100															D	м
0101															E	Ν
0110															F	0
0111															G	Ρ
1000															н	Q
1001															Т	R
1010									15							
1011						•	\$	,	#							
1100						П	*	%	@							
1 10 1						Ε	ב	$\sim$	:							
1110						<	;	$\mathbf{N}$	>							
m						ŧ	Δ	##	v-							
	Chart 1. 2030 Bit Format															

	00				10					
	00	01	10	11		00	01	10	11	
D						SP	&	-		
1								1		
0										
1										
0										
ĩ	нт	NL								
0										
ĩ										
0										
-										
0									ъ	
1						•	\$	,	#	
0						ц	*	%	@	
1						Ľ	נ	{	:	
0						<	;	1	>	
1						ŧ	Δ	##	~	
	Chart 2. Bit Format form and to 1050									

01							
00	01	10	11				
А	J						
В	к	s					
с	L	т					
D	м	υ					
E	Ν	v					
F	0	w x					
G	Р	X					
н	Q	Y Z					
T	R	z					

11								
10	01	10 11						
			0					
			1					
			2					
			3					
			4					
(	Y	)	5					
( Ь	=	$\mathbf{v}$	6 7					
?	!	#	7					
			8					
	*		9					

10 11 ‡ 0

 1

 S
 2

 T
 3

 U
 4


 V
 5


 W
 6


 X
 7


 Y
 '8


 Z
 9



















CLF 151 1442 – Stacker Select Objective


















156 Mode Switching, 66 Q

CLF

Op Code 99 Objectives


Bytes Defined	W2 LS'A'	W2 LS'B'
80 through 83	0	8
84 through 87	1	9
88 through 8B	2	A
8C through 8F	3	В
90 through 93	4	c
94 through 97	5	D
98 through 98	6	E
9C through 9F	7	F

99	W1	W2	B1	D1
CFIM	0	*	Main	Storage
CFMS	1	*	Ad	dress
CFSV	3	*1		
CFLV	2	*2		
CFSC	9	*3		
CFSC	D	*4		
CFLC	8	*5		
CFLC	С	*6		



## CLF 157

CFMT, CFMF, CFLT, and CFLF Instructions, Sheet 1




CLF 158 CFMT, CFMF, CFLT, and CFLF Instructions, Sheet 2


.


How to Use . 1. Initial entry can be by: Starting on this chart (chart A) find a symptom α. and find which chart shows the required action needed. Knowing the symptom and which chart shows b. Start the required action, go directly to that chart. 2. If a chart is entered directly, be aware that some information is assumed because a previous chart CE Call was bypassed. 3. If directed to a diagnostic test and while running the test an error is detected, the user is expected Power On Light Off or LP Console Red Light On to analyze and repair the failure. to analyze and repair the ratione.
If at any time the user has developed an approach which is faster or better than provided in the charts, he should leave the charts and link back only if more information is needed. Also, send Power or LP Light YES Т ZA YA NO the procedure to the publication department of this LP Light Chart YZ, Sheet 2 Power Chart YZ, Sheet 1 manual for possible inclusion. 5. Most failures are considered hardware until proven Wait Light On and/or Error Message otherwise. YES Wait or Message WA NO Wait and/or Error Message Chart Chart W Examples: 1. Print Check 2. Reader Checks 3. Tape In Column Program Check Selector Unexpected External Channel Machir Check Device Error Multiplexa Channel Interrupts YES Obvious 1/O Device Problems DA PA XA NO Device Chart Chart D Unexpected External Program Checks Chart P Interrupts Chart W, Sheet 3 Console Red Lights MPX Channe YES CPU Checks Selecto MA NO Multiplexor Channel Chart Chart M CPU Checks Chart C NA Multiplexor Catalog Number Chart Chart N Console Red Lights YES Selctor Channel Ц Checks SA Unsuccessful Initial Pro-NO gram Load Selector Channel Chart Chart S YES IPL Oriented IA NO IPL Chart Chart I YES 1401 Compatibility Oriented FA NO 1401 Compatibility Oriented Chart Chart F CPU Results in a Locked State YES Hang-Ups, Loops and Stops NO НА Hang-Ups, Loops, and LA Stops Chart H AL Machine Language (Macro Program) Loops Chart L CF Stops and Special

Diagnostic Techniques Charts.




DT Chart A Action Index








DT Chart B Diagnostic Check Out (Sheet 1




DT Chart B Diagnostic Check Out (Sheet 2)






DT Chart B Diagnostic Check Out (Sheet 3)




and Electrical Devices to Decrease or Increase Failures
15. Beware of Room Temperatures Above 98° and Humidity Below 20%.
16. Is It Always the Same Shift or Operator When Failure' Occurs
17. Check the Last Control Unit on Every Channel for the Interface Terminator
18. Spot-Check Voltage Levels on CPU Boards, CCROS, Storage, and the 1/2 Board 01F.
For the 1050 Interface +6v--Pin B11 +3v--Pin D03 Ground--Pin D08 -3--Pin B06 Note: For 1/2 Board Voltages, Refer to ALD PF571
19. Check All Single-Shot Settings. The Following Is A List of the Single-Shots in the CPU


Single-Shots in CPU			
ALD	Function		
DM051	Metering		
FA101	MPX Channel Operation-Out Reset		
GA021	Selector Channel 1 Operation-Out Reset		
GA021	Selector Channel 1 Hold-Out Interlock		
HA 021	Selector Channel 2 Operation-Out Reset		
HA021	Selector Channel 2 Hold-Out Interlock		
PF 042	1052 Carrier Return Line Feed		
PF043	1050 Restore (Reset)		
PF 07 1	1050 Attention (Request)		
PF251	Audible Alarm (Optional)		




DT Chart C CPU Checks (Sheet 1)



DT Chart C CPU Checks (Sheet 2)



DT Chart C CPU Checks (Sheet 3)




ible Ott-Line. A Quick Attempt Off-Line May Prove Beneficial

DT Chart D Device Chart


Don't Be too Sure Unless

You Have Previously Run the Channel Diag-


nostics



## DT Chart E Operators Console Check Out (Sheet 1)



DT Chart E Operators Console Check Out (Sheet 2)




trol Bits. If These Bits Are Off, the W-Register 3 Bit Should Never Be Turned Off with Normal Processing. Single Cycle and Determine Where and How W3 Is Being Reset Send Address-In or Request-In After the Device went from Not-Ready to Ready or Request-In was Not Recognized By the Processor . This Can Be Checked By Scoping MPX Request-In Signal (Page FA041). The Normal Sequence of Events Is: Request-In to Cause Select-Out/Hold-Out to Be Propogated . When the Device Recognizes Select-Out/ Hold-Out, the Device Should Send Address-In . The Micro Program Uses Address-In to Restart the Previously Attempted I/O Operations

Chart F, Sheet 2

Step through Desired Operation . ROS Word 1033 Can Be Found on CAS Logic QE692

DT Chart F 1400 Compatibility Oriented (Sheet 1)



DT Chart F 1400 Compatibility Oriented (Sheet 2)

On all stops at ROS address 10FF, a coded digit is displayed in the Main Storage Data Register. In the case of a set IC operation, the contents of the main storage location to which the instruction counter has been set are displayed. In the case of a sense switch operation, the resulting sense switch byte (98 of Aux. Stor. A) is displayed. In all other cases, the displayed digit has the significance shown in the R-Register Decode chart.

In addition to the coded digits which are detailed below, the following 1400 addresses are available on a 10FF halt.

- (1) The decimal instruction address is displayed in the BA-registers.
- (2) The decimal A-storage-address register is displayed by the MSDR lights.
- (3) The decimal B-storage-address register is contained in the U-and V- registers and must be displayed manually.

FC Chart H, Sheet 1

The hexadecimal equivalents of these storage-address registers are also available and can be obtained by displaying the following Aux. Stor. A locations:

 The hexadecimal 1400 instruction address in locations 88 and 89.

(2) The hexadecimal 1400 A-storage-address register in locations 8A and 8B.

(3) The hexadecimal 1400 B-storage-address register in locations 8C and 8D.

The S-register is stored in byte 8F of Aux. Stor. A. If either S6 or S7 or both S6 and S7 equal 1, the respective 1400 storage-address register, A or B or both A and B, is displayed in hexadecimal rather than decimal form. A 1 for S6 or S7 denotes an involid address for addressing storage. No hexadecimal-decimal conversion is attempted on an invalid address. For example: <u>M%U1500R</u>; - the contents of the A-storage-address register (%U1) is considered an invalid A-address.

igit Displayed n MSDR	Reason For Halt	Comments		
00	Normal stop. Appears when the stop is caused by pressing the stop key, ending an instruction executed in instruction-step mode, or a match occurs in SAR Delayed-Stop mode.		2	22
01	The program attempts to use an invalid 1400 B- address.	The address displayed in the BA-register lights is the address of the next instruction character which has a word mark. Working back from this next instruction, assemble the failing instruction and attempt to de- termine why the B-address was invalid. Use a pro- gram listing if one is available. Was the instruction read into storage improperly?		
02	The program attempted to use an invalid 1400 A- address .	Same comments apply as for character 01 halt.		
04	The program attempted to use an invalid 1400 opera- tion code.	The decimal address displayed in the BA-register lights is the address of the next character with a word mark. Working back from this address, de- termine the failing op-code. From a program listing, attempt to determine what the op code should be. Also investigate for a misplaced word mark.		
05	An invalid I/O operation was attempted; either the unit selection or the unit number was invalid.	Check the A-field of the previous op-code. The address of the previous op-code should be 7 less than the address displayed in the BA-lights. This halt identifies a problem with the hundreds and/or units position of the A-field. In the case of M%UI500R, the difficulty would be with the U or the 1.		23
06	A storage-wrap condition occurred when an address outside of the system capacity was used to address core storage.	Check the op-code to ensure that valid addresses are being used. If these addresses are valid, check the storage size as defined in the CID. Cards 0320, 0390, 0420, 0500, and the last card of the IBM Standard CID contain references to storage size. If these addresses are invalid, attempt to determine what the address should be from a program listing.		
07	Storage protection occurred in 1400 mode.	Check the Q-register. Bits 0 through 3 should be either 0000 or equal to bits 4 thru 7. If these bits do not compare as indicated above, check the pro- tection key in the last loaded PSW. This key must be equal to Q-register bits 4 thru 7. If these two differ, call for programming assistance. Check that the conditions specified by the last loaded PSW exist while the machine is operating in 1400 mode. If the key in the PSW is 0000 or equal to bits 4 thru 7 of the Q-register and this halt occurs, a hardware mal- function has probably occurred. See Chart P-PE (Storage Protection).		31
08	An attempt was made to switch to 2030 mode without the PMS feature . May also be caused by erroneous interrupts .	Check the PMS control bytes for proper definition. Bytes 9C and 9D of Aux. Storage A contain bits that define the program-mode-switch subfeature. If the feature is not installed on the machine, these defi- nition bits must be zero. The bytes are 9C 9D		3F
		0.     Mode Sw On Inv I/O Ops       1.     Mode Sw On Console Ops       2.     Mode Sw On Printer Ops       3.     Mode Sw On Inv Ops       4.     Mode Sw On Tape Ops       5.     Mode Sw On Tape Ops       6.     Mode Sw On File Ops       7.     Mode Sw On Error Stops		41
		Also check if an erroneous interrupt is forcing a branch to word 1102 (CAS logic page QE601). ROAR stop- ping on this word and displaying the F-register indi- cates what type of interrupt has occurred. Note: All bits of the F-reg are normally on. Bit 0 being off indicates a timer interrupt. Bits 2-7 indicate that an external interrupt has occurred.		
09	An invalid source or destination address was specified on one of the following special 2030 PMS instructions:	The third byte of the source and or destination ad- dress is non-zero. The next Basic 2030 instruction should be stored in Basic 2030 LS A9 and AA. Work-		
	CFMT - 0E R1, R2 - COMPAT FEAT MOVE TO CFMF - 0F R1, R2 - COMPAT FEAT MOVE FROM CFLT - 0C R1, R2 - COMPAT FEAT LOAD TO CFLF - 0D R1, R2 - COMPAT FEAT LOAD FROM	ing back from that address, check the specified reg- isters to determine why the addresses are invalid.		
0A	The microprogram attempted to convert to BCD an address that was less than the bias address. This occurred during execution of a clear-storage or store-	This situation usually appears when the execution of an operation is attempted where the A- and/or B- fields are obtained from the backup locations; for		42

Digit Displayed In MS <del>DR</del>	Reason For Halt	Comments
11	Some device other than the 1050 attempted to take a multiplexor-channel data-cycle while preparing to enter the 1050 data loop.	While waiting for TREQ to come up, another device sent its address in an attempt to take a data cycle. CAS logic page QG121, ROS word 1944 detects the Address-In signal. This routine is normally used to stack any outstanding status so that the channel is free to operate with the 1050. Check to ensure that this data-transfer request is not from a device which was initiated in Basic 2030 mode prior to a mode switch to 1400 mode. This is defined as an invalid operation in the PMS portion of the IBM System/360 Model 30 1401/1440/1460 Compatibility Feature Systems Reference Libary. If the operation was initiated in 1400 mode, a hardware problem probably exists with the device whose address was sent in. Also check that the proper signals are re- ceived by the device which was forced to stack its status.
21	A word mark was missing from the 1400 op-code dur- ing I-Cycles.	Usually occurs when a branch is made to a location not containing a word mark. The decimal BA- address points 1 beyond this location. There is no easy method to determine the branch from address. Several steps which may be taken in order to further define the problem include: (1) SAR stopping on the location to which the branch has occurred to determine how it is changed dur- ing program initialization and execution. (2) Determine the operation when the failure occurs
		(perform the operation when the failure access (performs through observing an I/O operation prior to the failure) and then operating in in- struction mode to pinpoint the failing instruction.
22	A wrong address was sent back from the channel during initial selection of a tape operation.	Restart the operation. If tapes are on the multi- plexor channel, ROAR stop on address 1AA0 (CAS logic page QG761). The desired unit address can be found in the D-register. Execute the next micro word 1AA4; this sends Address-Out. Check the TCU to determine that the proper address was received. Place rate switch to process mode and early ROAR stop on word 1A93. If entry to 1A93 is via 1A92, Address-In came up. This address may be deter- mined by displaying FI. If this address is different than the contents of the D-Register, a TCU problem probably exists. If entry to 1A93 is via 1A41, an invalid channel condition exists; for example: Op- in and Select-In up simultaneously. If an address- mismatch condition does not exist at this time, single-cycle through the next several words to ensure that the proper address-compare branch takes place in word 1A98 or 1A99. If topes are on a selector channel, ROAR stop on word 1A94 (CAS logic page QH021). The desired unit address can be found in the MSDR. This ad- dress is sent out to the TCU with the execution of ROS word 1A97. In word 1AA0 the address sent from the channel is compared to the address sent from the channel is compare branch takes place in word 1A42.
23	GMWM in first position of tape write field.	A tape write command was issued. The first char- acter to be written was a GMWM, which terminated the operation. Check the first data location to de- termine if there actually was a GMWM in this po- sition. The decimal address in UV at this halt points 1 beyond the GMWM location. The B-field of the previous op-code points at the first data location. Determine how this GMWM was inserted in this field. Suspect tape drive failure or invalid programming. If the same situation were to occur on a 1400 system, the tape drive would have 'run away'. Check that this is not a delibertate operation by the customer.
31	A word mark was detected in the A-address of an I/O instruction, for example: <u>M%U1</u> 500R	SAR stops on the main storage location containing the erroneous word mark. Determine when and why it is being set. Remember when SAR-stopping in compatibility mode, the hexadecimal Basic 2030 main storage address must be used rather than the 1400 decimal address. This can be obtained by per- forming a set IC operation to the decimal address and reading the hexadecimal address in the MN- register lights.
ЗF	A 2540 or 2501 reader error, a 2520 PFR error, or an invalid character has occurred.	Check the read-in area (001-080); any invalid characters have been replaced by a blank. Check the last card in the stacker for an error. If no invalid character has occurred, then unit check has been sent with the channel-end status from the reader; this means that an equipment-check condi- tion, such as a hole-count error, has been detected.
41	An 8F character was detected at an address other than the bias address while in 1400 mode. For a 65K machine, this may indicate a 1400 high-wrap condition because 256 8F characters are placed between the upper limits of 1400 storage and the highest core address.	Detecting this character while in 1400 mode forces a microprogram trap to ROS word 1002. The dis- plays at WX = 10FF cannot be guaranteed with this halt. In order to determine the location of the 8F character, check the BA-address and determine if it contains a valid address. Is there a word mark in the BA-address location? If BA contains a valid instruction address, determine what the failing op- code was; this may define the storage areas where the 8F was detected. Also check the A and B stars; these may point directly at the BF character or 1 position on either side of it. If these methods fail, ROAR stop on word 1002. When a match occurs, the failing location is displayed in the MN lights in hexadecimal form and the previous instruction address is in bytes 88 and 89 of Aux. Storage A (in hexadecimal). Once the failing address is known, SAR stopping on this should point out how the 8F was generated. It may occur as a result of a disk- out-of-sync condition or it may be read in via a Basic 2030 prepared tope where 8F is a valid char- acter.
42	Invalid channel status was detected following a tape-read operation (Selector Channel only).	ROS word 1A30 gates the GJ-assembler containing the channel status on to the Z-bus. The following word branches on Z = 0; if Z is non-zero, this halt occurs. The bit configuration of GJ at word 1A30 is:

	address-register operation.	example, $\underline{M}$ <u>H</u> aca. When execution of the Move operation is attempted, the A- and B-addresses are fetched from LT and UV backup locations. These addresses are in hexadecimal format. When the clear-or store-star operation is attempted, these addresses are converted to BCD. If the address is less than the bias, the OA-holt occurs. When the PMS feature is installed, the programmer can alter these locations. Therefore, checking the 2030 op- code which can access these locations may point to the error. These op-codes are of the SI format: <u>99 W1;W2 B1;D1</u>			is: 0 - Program controlled interruption 1 - Incorrect length 2 - Program check 3 - Protection check 4 - Channel data check 5 - Channel control check 6 - Interface control check 7 - Chaining check If this halt occurs while operating in 1400 mode, a channel hardware problem probably exists. Check the selector channel chart. Chart S at SA.
OB	Storage wrap low; the 2030 storage location 1 less than 1400 000 was addressed.	The BA-register may be invalid at this halt, ie., it may not contain the decimal address of the next instruction. If this is the case, repeat the job and ROAR stop on word 1002. When a match accurs, the next instruction address may be obtained by display- ing bytes 83 and 84 of Aux. Storage A. Working back from this instruction, determine the failing operation. Suspect misplaced wordmarks.	4F	1442 Reader or Punch intervention required.	This stop indicates that a Not Ready condition exists at the 1442. This condition usually results from: (1) an empty hopper (2) a full stacker, or (3) an open cover.
OE	The program attempted to index without advanced programming being defined by CID.	Check bit 1 of byte 9C in Aux. Storage A. This bit should equal 1. Card 0390 of the standard CID contains this definition.			

igit Displayed n MSDR	Reason For Halt	Comments
51	The program attempted to perform an I/O operation on a device for which the compatibility feature is not installed.	Working back from the BA-address, determine what the invalid operation is, for example, $\underline{M}^{\otimes}$ Y1201W for a machine with 1402/1403 subfeature. If this occurs while running a diagnostic test, check the TAD(s) to determine that the proper types of 1/O devices are described. If this occurs while loading CID, the LJ backup locations that point to the first 1400 instruction may be erroneously set. Columns 28 and 29 of card 0380 specify the Basic 2030 main storage locations from which the first 1400 instruction is read. This instruction is contained on card 00A0 or 00B0 of the CID and is loaded into the 2030 main storage. If the halt occurs while attempting a 1729, 1402, or 1442 load, the card-load or tope-load LJ address specified in bytes 90 through 93 of Aux. Storage A may be erroneously set. These locations are used to set LJ when 1729, 1402, or 1442 load is attempted. These locations should contain the addresses of a card-read or tope-read instruction located in Basic 2030 storage. These addresses are loaded if one card 0390 and are contained in columns 6, 7, 8, and 9
52	A device-end signal was received before a GMWM was encountered on a tape-write operation. This halt can occur on both selector and multiplexor channels.	for card load and 11, 12, 13, and 14 for tape load. This is probably a tape-drive or control-unit problem. If tapes are on a selector channel, refer to CAS logic page QH071. Word 17A3 branches on Status- In and Service-In. If Status-In occurs before the group-mark word-mark, which normally terminates the operation, this error halt occurs. If tapes are on the multiplexor channel, refer to CAS logic page QG791. Word 1A40 or 19C4 branches on Status-In and Service-In. Do not attempt to ROAR stop on a word containing the Status-In, Service-In branch, these are part of the data loop and cause overrun conditions, etc., when the match occurs.
55	A 1400 start reset function was performed.	
62	For tapes on the selector channel, this stop means that Status-In and Service-In came up at the same time during a tape-write operation.	This is probably a TCU problem. CAS logic page QH071 contains the word where the branch is made.
62	For tapes on the multiplexor channel, this stop means that the TCU disconnected during a tape-write operation.	This is probably a hardware problem. ROS word 1A40 or 19C4 (CAS logic page Q G791) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
7F	The program has issued a stacker-select command to a 2540 more than 6 ms after the previous card-read instruction was issued.	Check the program to determine if a lengthy $1/O$ op was issued between the Read command and the stacker select. Also check the 2821 to ensure that the attention bit is sent to the processor during the 6 ms provisional feed time.
80	If this halt is used in conjunction with the 1403/2540 or 2501/2520/1403, it means either that there was no address compare (Address–In was not the same as Address–Out) or that a punch–transfer error occurred.	Early ROAR stop on word 1892. If the previous address displayed is 181B, a punch-transfer error has accurred, that is, an error occurred while filling the punch buffer. It can either be a Bus-Out check or an error internal to the punch which would result in bad parity data being transferred into the buffer. If the previous address was either 1896 or 1897, a no-compare condition exists between Address-Out and Address-In. This is probably a hardware problem in either the channel or the device. Check that the proper address was sent out and received by the device. Address-Out is sent during the execution of word 1801 (CAS logic page QG531). Also check that the address sent in to verify the comparison and branch executed by the microprogram. The address compare is made in ROS word 1898 (CAS logic page QG531) and the branch is made in the following word.
80	<ul> <li>When this halt occurs on a machine that has the 1442/ 1443 compatibility subfeature installed, one of the following situations has occurred:</li> <li>(1) A no-compare condition exists between Address- Out and Address-In.</li> <li>(2) A data-transfer error has occurred during a printer operation.</li> <li>(3) The print field was not terminated by a GMWM.</li> </ul>	Repeat the operation and ROAR stop on ROS address 188A (CAS logic page QG261). If a match occurs, Address-In does not match Address-Out. The ad- dress sent out is contained in R-Register in its crossed form at this point. The address sent in can be dis- played in FI. This is probably an I/O hardware problem. Check that Address-Out is properly re- ceived and decoded by the device; Address-Out is sent in word 1821 (CAS logic page QG311) and the address comparison is made in ROS word 1887 (CAS logic page QG301). If a match does not occur, there has been an error during data transmission, a unit check has occurred at channel end. This is probably either a Bus-Out error or a device error associated with receiving the data. This stop is set up on CAS logic page QG351 word 1842. Also, check if a GMWM (OF Hex) is in the print field; the absence of this character can also result in a unit check at channel end.
82	For tapes on the selector channel, this stop means that Status-In and Service-In came up simultaneously on a read-move operation.	This is probably a TCU problem. CAS logic page QH081 contains the word where the branch takes place.
8F	Tape-unit intervention is required for tapes on the multiplexor channel or on the selector channel. At this halt, JJ has been decremented to the op just attempted. BA points to this decimal address. Press- ing START allows the operation to be tried again.	Unit check is in the status response to Command-Out during initial selection. Check that the TCU is on- line, that the desired tape drive is ready, that Aux. Storage properly defines the drives and control unit. (See the description for the 92 halt for proper defi- nition), that a write operation is not being attempted on a file-protected drive.
90	The program has attempted to use an involid d-modifier on a 1442/1443 operation.	Check the program residing in core storage to de- termine if the d-modifier is actually valid. If it is invalid, attempt to determine how it was introduced into the instruction stream. If it is valid, check the micropragram decode. The stop code is set in ROS words 1816, 1888 and 1893 (CAS logic page QG261).
90	Operational-In disconnect on 2540 or 2501 reader.	Op-in dropped during a read operation. This is probably a hardware problem. ROS word 18CD (CAS logic page QG561) contains the branching

)

1

)

)

it Displayed MSDR	Reason For Halt	Comments	Digit Displayed In MSDR	Reason For Halt	Comments
51	The program attempted to perform an I/O operation on a device for which the compatibility feature is not installed.	Working back from the BA-address, determine what the invalid operation is, for example, <u>M</u> %Y1201W for a machine with 1402/1403 subfeature. If this occurs while running a diagnostic test, check the TAD(s) to determine that the proper types of I/O devices are described. If this occurs while loading CID, the 1J backup locations that point to the first 1400 instruction may be erroneously set. Columns 28 and 29 of card 0380 specify the Basic 2030 main storage locations from which the first 1400 instruction is read. This instruction is contained on card 00A0 or 0080 of the CID and is loaded into the 2030 main storage. If the halt occurs while attempting a 1729, 1402, or 1442 load, the card-load or tope-load IJ address specified in bytes 90 through 93 of Aux. Storage A may be erroneously set. These locations are used to set IJ when 1729, 1402, or 1442 load is attempted. These locations should contain the addresses of a card-read or tape-read instruction located in Basic 2030 storage. These addresses are loaded from card 0390 and rea contained in columns 6, 7, 8, and 9 for card load and 11, 12, 13, and 14 for tape load.	92	A tape error occurred on a tape initial program load.	A unit check is contained in the read ending-stat. of a 1729 tape load. This end status can be locat by displaying FI after executing word I A46 (CAS logic page QG802) when the tapes are on the mu plexor channel. When the tapes are on the selec channel, this ending status is displayed in GR foi- lowing the execution of word 19D5 (CAS logic pa QH081). When performing a tape IPL (1729 in switches FGHJPress SYSTEM RESET - ROAR RESET - STA the machine is forced to ROS word 1729 (CAS log page QE521). This routine loads IJ-backup with contents of tape-load-IJ (bytes 92 and 93 of Aux Stor A). The instruction located at the address specified by tape-load-IJ is LS0U1001R and is read into the machine from card 00A0 of the CID. After performing a start-reset function, the mic program IJ-backup is loaded into IJ, and I-cycle are entered. After completing the read, JJ is for to 1400 storage location 001 and processing of the data just read begins. Check that this is done con rectly if the 92 halt occurs. Also check that the proper drive assignments have been made. Byte 8
52	A device-end signal was received before a GMWM was encountered on a tape-write operation. This halt can occur on both selector and multiplexor channels.	This is probably a tape-drive or control-unit problem. If tapes are on a selector channel, refer to CAS logic page QH071. Word 1763 branches on Status- In and Service-In. If Status-In accurs before the group-mark word-mark, which normally terminates the operation, this error halt occurs. If tapes are on the multiplexor channel, refer to CAS logic page QG791. Word 1A40 or 19C4 branches on Status-In and Service-In. Do not attempt to ROAR stop on a word containing the Status-In, Service-In branch; these are part of the data loop and cause overrun conditions, etc., when the match occurs.			of Aux. Stor. A must properly define the Basic 20 drive containing the initial program: Bits 0 and 1 00 - 7-track @ 200 bpi 01 - 7-track @ 200 bpi 10 - 7-track @ 800 bpi 11 - 9-track Bits 2 and 3 should be zeros. Bits 4 - 7 contain the Basic 2030 drive number wh is to be assigned as 1400 drive #1. Bits 4 - 7 of Byte 80 of Aux. Stor. A contains the TCU address In addition, bytes 97 and 88 of Aux. Stor. A con 7- or 9-track status information and must be initi ized as follows: Bit 0 of each byte has 7- or 9-tr
55	A 1400 start reset function was performed.				status for tape unit 0; bit 1 of both bytes is used this status for tape unit 1, etc. If a bit of the fi
62 62	For tapes on the selector channel, this stop means that Status-In and Service-In came up at the same time during a tape-write operation. For tapes on the multiplexor channel, this stop means that the TCU disconnected during a tape-write operation.	This is probably a TCU problem. CAS logic page QH071 contains the word where the branch is made. This is probably a hardware problem. ROS word 1A40 or 19C4 (CAS logic page QG791) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather			byte (position 97) is set to 1, the associated tapp unit is equipped with 9-track read/write facilitie The unit is a 7-track drive if the associated bit in position 97 is set to 0. If the corresponding bit the second byte (position BB) is set to 1, the asso ated tape unit is a 9-track phase-encoded drive v density set at 1800 bpi. If this bit is set to 0, th associated tape unit has a density setting of 800 l and is either a 7-track or 9-track unit.
7F	The program has issued a stacker-select command to a 2540 more than 6 ms after the previous card-read instruction was issued.	that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA. Check the program to determine if a lengthy I/O op was issued between the Read command and the stacker select. Also check the 2821 to ensure that the attention bit is sent to the processor during the 6 ms provisional feed time.	AO	An Operational–In disconnect occurred during a 1403 print operation.	Op-in dropped during the data-transfer portion o a print operation. This is probably a hardware p lem. ROS word 188C (CAS logic page QG551) tains the branching conditions which detects this foilure. Taking the 1,1 branch does not mean th Status-In and Service-In came up simultaneously but rather that Op-In dropped. Check the appli- hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
80	If this halt is used in conjunction with the 1403/2540 or 2501/2520/1403, it means either that there was no address compare (Address–In was not the same as Address–Out) or that a punch–transfer error occurred.	address displayed is 1818, a punch-transfer error has accurred; that is, an error occurred while filling the punch buffer. It can either be a Bus-Out check or an error internal to the punch which would result in bad parity data being transferred into the buffer. If the previous address was either 1896 or 1897, a no-compare condition exists between Address-Out and Address-In. This is probably a hardware problem in either the channel or the device. Check that the proper address was sent out and received by the device. Address-Out is sent during the execution of word 1801 (CAS logic page QG531). Also check the address sent in to verify the comparison and branch executed by the microprogram. The address compare is made in ROS word 1898 (CAS logic page QG531) and the branch is made in the following	AO	There was no GMWM in storage to terminate a 1442 read operation.	On a 1442 read operation, a GMWM (0F hex) is quired to terminate the operation. Manually ch the read-in area for this character; if there is a GMWM in read-in area, this is probably a hard- ware problem with the GMWM detection latch ( page M8031). If this halt occurs after mode switching from Basic 2030 mode to 1400 mode du initialization, check CID card 0384, columns 22 29 and card 0390, columns 8 and 9. These colu should each contain AD. Also check card 37. non-65K mach, columns 18 and 19 should be 09 For 65K machines, check card 38, columns 18 an 19. These should also contain 09. These cards cause a GMWM to be inserted in storage locatio 0082 of 1400 storage when compatibility mode is initialized via the 99 op code.
80	<ul> <li>When this halt occurs on a machine that has the 1442/1443 compatibility subfeature installed, one of the following situations has occurred:</li> <li>(1) A no-compare condition exists between Address-Out and Address-In.</li> <li>(2) A data-transfer error has occurred during a printer operation.</li> <li>(3) The print field was not terminated by a GMWM.</li> </ul>	word. Repeat the operation and ROAR stop on ROS address 188A (CAS logic page QG261). If a match occurs, Address-In does not match Address-Out. The ad- dress sent out is contained in R-Register in its crossed form at this point. The address sent in can be dis- played in F1. This is probably an 1/O hardware problem. Check that Address-Out is properly re- ceived and decoded by the device; Address-Out is sent in word 1821 (CAS logic page QG311) and the address comparison is made in ROS word 1887 (CAS logic page QG301).	Α2	Invalid selector-channel status was received on a 1400 branch-if-tape-error instruction.	Non-zero channel status was sent back from the channel on a TIO; Word 1A12 gates channel stat on to the Z-bus (QH111). This is probably a chc hardware problem. Also check that the proper mand was sent to the channel. Command-Out sent during the execution of word 1AA4 (CAS log page QH021). The command byte sent should be 00. Word 1 (CAS logic page QH021) should reset GR prior th issuing Command-Out in word 1AA4. Check the selector channel chart (Chart S at SA) for addi- tional assistance.
		If a match does not occur, there has been an error during data transmission, a unit check has occurred at channel end. This is probably either a Bus-Out error or a device error associated with receiving the data. This stop is set up on CAS logic page Q G351 word 1842. Also, check if a GMWM (OF Hex) is in the print field; the absence of this character can also result in a unit check at channel end.	во	An Operational–In disconnect occurred during a 2520 or 2540 punch command.	Op-in dropped during the data-transfer portion of punch operation. This is probably a hardware pr lem. ROS word 1820 (CAS logic page QG521) tains the branching conditions which detects this failure. Taking the 1,1 branch does not mean the Status-In and Service-In came up simultaneously but rather that Op-In dropped. Check the appli- hardware on ALD pages FA092 and FA041. Also
82	For tapes on the selector channel, this stop means that Status-In and Service-In came up simultaneously on a read-move operation.	This is probably a TCU problem. CAS logic page QH081 contains the word where the branch takes place.	во	A printer error on a print operation or a 1442 error on	refer to Chart D at DA. If on a read command, this signifies either an eq
8F	Tape-unit intervention is required for tapes on the multiplexor channel or on the selector channel. At this halt, IJ has been decremented to the op just attempted. BA points to this decimal address. Press- ing START allows the operation to be tried again.	Unit check is in the status response to Command-Out during initial selection. Check that the TCU is on- line, that the desired tape drive is ready, that Aux. Storage properly defines the drives and control unit. (See the description for the 92 halt for proper defi- nition), that a write operation is not being attempted on a file-protected drive.		a read or punch operation has been detected.	ment check or an invalid card code. For the pu command, this halt identifies an equipment-che condition. ROAR stopping on word 1877 (CAS I page Q G281) allows displaying the sense byte i G-register. The sense byte makeup is: 0 - Command reject 1 - Not ready 2 - Bus-Out check 3 - Equip check
90	The program has attempted to use an invalid d-modifier on a 1442/1443 operation.	Check the program residing in core storage to de- termine if the d-modifier is actually valid. If it is invalid, attempt to determine how it was introduced into the instruction stream. If it is valid, check the microprogram decode. The stop code is set in ROS words 1816, 1888 and 1893 (CAS logic page QG261).			<ul> <li>(a) reader check</li> <li>(b) punch check</li> <li>(c) invalid card code punched</li> <li>(d) data error at channel end</li> <li>4 - Data Check - invalid card code on read</li> <li>5 - Overrun check</li> </ul>
90	Operational-In disconnect on 2540 or 2501 reader.	Op-in dropped during a read operation. This is probably a hardware problem. ROS word 18CD (CAS logic page QG561) contains the branching conditions which detects this foilure. Taking the 1,1 branch does not mean that Status-In and Service- In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware an ALD pages FA092 and FA041. Also refer to Chart D at DA.			If performing a print operation, the sense byte m be displayed in the G-register by ROAR stopping word 1876 (CAS logic page QG361). The sense content is: 0 - Command reject 1 - Intervention requiredprinter not ready beck forms check, stop key, or carriage-stop key pressed, or cover interlock open. 2 - Bus-Out parity check 3 - Equipment check 4 and 5 - Typebar selection 6 - Channel 9 7 - Chonnel 12 If a 1403 is operated with the 1443 microprogram the sense byte is: 0 - Command Reject 1 - Intervention ReaduredNot Ready
					<ol> <li>I - Intervention RequiredNot Keady</li> <li>Bus-out Parity Check</li> <li>Equipment CheckParity Error in CU or dev</li> <li>4 - Data Check</li> <li>5 - Not Used</li> <li>6 - Channel 9</li> <li>7 - Channel 12</li> </ol>


## DT Chart F 1400 Compatibility Oriented (Sheet 4)

igit Displayed MSDR	Reason For Halt	Comments
B2	Status—In and Service—In occurred simultaneously on a 1400 read–load operation, for example: L%UXBBBR This halt is valid only when tapes are on the selector channel.	ROS word 1A63 (CAS logic page QH091) has this branch. Both Status-In and Service-In up at the same time probably indicates a channel or device hardware problem. Also check the set and reset of S4 and S5. These are the status indicators on which the branch is made. Use the selector channel chart (Chart S at SA) for checking the channel.
Q	Operational-In disconnect on a multiplexor channel tape-read operation.	Op-in dropped on a tape-read aperation. For a read- move operation, the branch is found on CAS logic page QG801; for a read-load operation (page QG802 This is probably a channel or device hardware prob- lem. Also check the Status-In and Service-In branch Taking the 1, 1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hard- ware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
CE	This halt indicates that a premature data disconnect occurred on a read aperation. Pressing the start key causes processing at the next sequential instruction but loses the record just read. To re-read, the oper- ator must set the instruction counter to the address of a backspace-re-read routine.	<ul> <li>The following conditions have occurred when this halt is reached:</li> <li>(1) Unit check in read end-status.</li> <li>(2) 12 or fewer characters have been transferred into storage.</li> <li>(3) The noise bit has been set in the TCU and has been recognized as bit 0 of the 2nd sense byte sent from the TCU. The noise bit being turned on implies that after the data-disconnect additional bits were found before the IRG was detected. Tape movement was continued until an IRG was recognized. Therefore, the data encountered ofter data transfer was halted has been skipped over.</li> </ul>
		This halt generally indicates a problem with the tape drives. Check the following: (1) IRG (2) Start/Stop adjustment (3) Dirty idlers/prolays (4) Ungrounded or improperly grounded drives.
CF	1050 intervention is required.	Check for an out-of-paper, power-off, or off-line condition. Bit 5 of the 1050 tags indicates this intervention-required condition. These tags are gated to the G-register in ROS word 1946 (CAS logic page QG121). Branch on G5 to check for the intervention-required condition (CAS logic page QG141 word 197A).
D2	A microprogram initiated sense operation was pre- maturely ended. This halt can only occur if tapes are on the multiplexor channel.	This is probably a hardware problem. ROS word 1A81 (CAS logic page QG781) contains the branching conditions which detects this failure. Taking the 1, 1 branch does not mean that Status-In and Service- in came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
E2	Operational-In disconnected on a microprogram- initiated mode-set operation with tapes on the multi- plexor channel. This mode-set command is issued in order to send the track-in-error byte previously stored to the TCU.	ROS word 1A6C (CAS page QG781) contains the Status-In and Service-In branches for the track in- error mode-set command. If Op-In drops, this error halt occurs. This is probably a channel or device hardware problem. Taking the 1, 1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
FO	A 1400 halt instruction has been properly executed.	Not an error halt.
Fl	A 1400 halt instruction with an invalid B-address has been successfully executed.	Not an error halt.
F2	A 1400 halt instruction with an invalid A-address has been successfully executed.	Not an error halt.
F3	A 1400 halt instruction with an invalid A- and B- address has been successfully executed.	Not an error halt .
FF	A 1400 halt-and-branch instruction has been properly	Not an error halt.


[	r	
Digit Displayed In MSDR	Reason For Halt	Comments
10	Read-back check stop. A disk write instruction was followed by a disk instruction other than a read-back check.	If the I/O stop was caused by operator intervention, press SYSTEM RESET to clear the read-back check interlock, set IC to the beginning of the write oper- ation, and press START to continue processing. If the I/O stop is caused by programminga write disk without a subsequent read-back checkthe program is invalid and should be corrected.
20	Channel-end or device-end not received during ending status.	This condition is tested for on QH381, location J3. At this time, a 2030 disk command should have been completed, and ending status posted by the file control unit. Ending status was detected at location J1 on QH381. The last 2030 disk command issued can be read from the B Aux. Storage XXBE. To recreate the 1400 disk operation that led to this coded stop, find the address of the next se- quential instruction displayed in the B-star and A-star registers. The beginning of the disk instruc- tion is this address minus 8. It is necessary to set up the disk control field correctly each time before executing the 1400 disk operation. To set up the disk control field prior to executing the operation, a disk control field can be moved into its working location with a move data or load data op-code. Note: If the disk operation is a multi-sector oper- ation, a microprogram stop at the J3 location (QH381) causes time disorientation. It is necessary to reset and restart at the beginning of the disk operation.
30	Wrong address sent back from the channel during initial selection.	This stop is probably caused by a hardware malfunction in the multiplexor channel bus cabling or associated hardware. A test I/O instruction to the 2311 in question can be used to determine if the problem exists in Basic 2030 mode. The 2841 file control unit hardware that receives the Address-Out from the processor is located on page GA071 (2841 ALD Page). The 2841 FCU initial selection microprogram is on QB010. During initial selection, the microprogram moves from location E2 to A6, where Address-In is raised. It is possible to single-step both the processor and the 2841 microprograms through the initial selection sequence. The disk compatibility initial selection micro- program is on page QH341 (2030 CLD Page), locations G5 through L8.
40	Unit-check status response to seek command, following address transfer.	<ul> <li>This stop happens if the seek address sent to the file control unit is outside the range of addresses acceptable to the FCU.</li> <li>The address-transfer portion of a full seek is decoded to binary and stored in the B-auxiliary storage in addresses XXAD, E, F, and XXB0. The bytes stored in these locations for a seek operation are the CCHH values. The highest legitimate value that can be stored, is hex 00 CB 00 09, which represents cylinder 203, head 9.</li> <li>If for any reason, a previous read operation placed non-zero values in addresses XXAD or XXAF, which were not removed by a built-in microprogram house-keeping program, the seek check can be removed, as an interim measure, by manually performing the following steps:</li> <li>Note the B-and A-reg display of the 1400 program next address.</li> <li>Press SYSTEM RESET to clear 2841 microprogram notation.</li> <li>Set the processor to 1400 mode.</li> <li>Set IC to I-next minus 8.</li> <li>Press START to retry the seek operation.</li> <li>This type of stop has been eliminated for all known cases used by customer programs.</li> </ul>
50	Operational interlock	This stop occurs when the control unit is disconnected from the processor, and the processor microprogram is at a microaddress, where it should be only when the two boxes are logically connected. The pro- cessor disk-compatibility microprogram can exit to the 50 stop from several places. This exit is taken whenever the processor microprogram is at a 4-way branch, waiting for service-in or status-in. If the control unit is disconnected, the 11 branch is taken to the 50-coded stop. During the execution of disk operations, the file control unit should stay connected until the operation is completed. The most probable time at which this stop can occur is when the disk compat- ibility feature is updated and a wrong EC level or incorrect CCROSS card is inserted. A wrong next- address in a microprogram block can put the micro- program into one of the 4-way branch blocks that leads to a 50-coded stop. It might be possible to correct this condition rap- ridly by checking the EC level and version of CCROSS cards installed during change activity. Another approach is to use EARLY ROAR STOP on the pro- cessor, and work back to the wrong CCROSS card. This approach is based on the assumption that 2030 disk diagnostics had run successfully, and that the file control unit is working correctly. Disk compat- ibility CCROSS cards are from location 79-0 to 84-7.
60	Module overflow detected. The disk module value in Aux. Storage B B011, 2, 3, 4, or 5 is different from the module value specified by the disk control field of the disk instruction.	(Limited Usage). Change disk packs, if program depends upon module overflow to indicate pack replacement. All others: Set BO10 Aux. Storage B to 40 hex. Set IC to 1400 displayed address -8, press console START to continue. In the <u>IBM</u> System/360, Mod 30 1401/1440/1460, Compatibility Feature Manual, Form No. A24-3255, see Appendix F card 410 - Disk File Functions, to determine whether this stop can be disabled for customer ap- plication. See Appendix D, Storage B Byte 10


	plication. See <u>Appendix D</u> , Storage B Byte 10 Bit 1 on Module–Overflow Detection usage. Most users can disable this stop, and <u>must</u> disable this stop if they use labels on drives other than drive 0.

DT Chart F 1400 Compatibility Oriented (Sheet 5)




DT Chart H Hang Ups, Loops, and Stops (Sheet 1)






DT Chart H Hang Ups, Loops, and Stops (Sheet 2)




DT Chart H1 Last Initiated Address



Card Did Any Cards Reader Feed? Tape Did the Tape Drive Move Tape Away From Load Point Disk Before Pressing IPL, Manually Place the Read- Write Head Assembly at Some Cylinder Other Than Zero After IPL, Did the Head Seek Cylinder Zero	IPL Device	Mechanical Action	If Improper Disk Seek Takes Place, Attempt Create Same Conditio
pe Drive Move Tape Away From Load Point Before Pressing IPL, Manually Place the Read- Write Head Assembly at Some Cylinder Other Than Zero. After IPL, Did the Head Seek Cylinder			Off-Line Using an "C
IPL, Manually       Place the Read-       Write Head       Assembly at       Some Cylinder       Other Than       Zero. After IPL,       Did the Head       Seek Cylinder	Tape	Drive Move Tape Away From Load	
	Disk	IPL, Manually Place the Read- Write Head Assembly at Some Cylinder Other Than Zero. After IPL, Did the Head Seek Cylinder	

( AL )

DT Chart I IPL (Sheet 1)



DT Chart I IPL (Sheet 2)

JA Chart I, Sheet 1 Chart H, Sheet 1


.

r -


Note 1: All CPU CF stops are listed except diagnostic test stops and 1620 feature stops. \* For additional aid in locating IPL failures, use a three-card hex loader in a 2540 and follow the step-by-step ROAR-STOP procedure on the IPL three-card hex loader flowchart located on ROAR stop Chart 1

WX Type CLD Normal Cause Page No		Normal Cause	Hints and Aids		
00B2	DB2 Stop QA961 A second machine check occurred with check control switch not in stop, before the first machine check could be logged.			Check control switch to stop; try again or go directly to CPU check . Chart C, Sheet 1 at CA	
00FF	Stop	QA941	Soft stop occurred because STOP key was pressed . Rate switch was in instruction step, or match occurred using SAR delayed stop mode .	Check process stop latch on ALD KC081	
0328	Stop	QA951	System reset followed by pressing the START key once basic test BFF has run successfully 128 times.	If IPL initiated, suspect the multiplexor channel . Trap was not taken at previous WX 00EA , best action run priority controls repop micro test 3447	
0578	IPL Stop	QC091	Attempted to IPL to an unavailable or non-existent device on the multiplexor channel, Sølect-In re- ceived in response to Select-Out.	Suspect: 1. Desired unit is off line 2. Desired unit does not recognize its address 3. Wrong address being sent out on channel Do: ROAR stop on ROS address 05A0 - QC051 Check Bus-Out and control unit statically	
0649	IPL Stop	QC061	IPL was attempted to a non-ready device on the multiplexor channel .	Suspect: Control unit answers busy to initial selectic Do: ROAR stop on address 05AC, rate switch to single cycle, press START, A-Register now contains status from device.	
0682	IPL Loop	QC351	<ol> <li>During IPL on the multiplexor channel, the control unit failed to send Request-In or the CPU did not recognize Request-In, which is necessary to cause a multiplexor channel share request trap</li> <li>First card read did not have proper IPL data or data read in was blank. This is one way of causing a program check that causes this loop</li> </ol>	<ul> <li>Suspect:</li> <li>1. If only one card fed into the stacker, suspect that it is not the proper IPL card</li> <li>2. Request-In from control unit not getting to CPU. Check Request-In on ALD FA082</li> <li>3. CPU failure to take multiplexor channel trap to WX 0010.</li> <li>4. Operational-In appeared dropped to CPU</li> <li>5. Reader clutch failed to energize</li> <li>Do: Run priority controls micro repop diagnostic test 3447 and multiplexor channel repop test 3346 (Vol 41)</li> </ul>	
06FF	IPL Stop	QC351	Bad final status received from source unit during IPL on the multiplexor or selector channel	Do: Go to Chart J, Sheet 2 at JB	
08EC	IPL Stop	QC511	IPL attempted using address assigned to the 1052 console KB-Printer	<ol> <li>ROAR stop on WX Address 00EA - QA951 and IPL again - If no match, place rate switch to single cycle and IPL again, scope diagnostic latch on DK011. This latch is not on while executing basic test causing a premature IPL trap to 0002</li> <li>If a match occurred in 1, ROAR stop on 053A - QCO41 and single-cycle through address forma- tion for clues</li> </ol>	
0954	IPL Loop	QD091	Selector channel wait loop, waiting for selector channel chaining trap or share cycles .	Suspect: 1. CPU foiled to take selector channel trap 2. Control unit failed to bring up Status-In or Service-In 3. Selector channel poll control problem Do: Run priority controls micro repop diagnostic test 3447 and selector FLT 3447 - 344A (Vol 41)	
095E	IPL Stop	QD 181	<ol> <li>Initial internal channel status not equal to zero on selector channel IPL; or</li> <li>Program check occurred during IPL on selector channel.</li> </ol>	Do: Go to Chart J, Sheet 2 at JC	
0981	IPL Stop	QD011	<ol> <li>Initial status from source unit during IPL on selector channel is non zero, or</li> <li>IPL attempted to non existent or unavailable selector channel</li> </ol>	Do: Go to Chart J, Sheet 2 at JD	
0A 15	IPL Stop	QD121	Non-zero channel status detected at completion of IPL on the selector channel	ROAR stop on WX Address 0A01 – QD121, rate switch to single-cycle press START. R-Register now contains ending channel status	
0A7A	IPL Loop	QC451	1. A machine check occurred during IPL while check control switch was in process     2. A multiplexor channel control check occurred dur- ing IPL     3. Interface time-out occurred during IPL		
10FF	Stop	QE691	1401 Compatibility coded stop, R-Register hexadecimal character determines cause	Do: Go to Chart F, Sheet 3	
12F4	Stop	QE561	<ol> <li>Machine check occurred in Compatibility mode with check control switch in process; or</li> <li>Second machine check occurred in Compatibility mode using mode switch on machine checks</li> </ol>	Place in stop mode and catch error when it occurs, or go to Chart C, Sheet 1 at CA	
1E4F	Stop	QG532	An RPQ operation (branch on next card column binary) was attempted but reader was not ready	Ready reader or ROAR stop on WX Address IE4E – CLD QG532 and observe Status-In in multiplexor channel and control unit	

DT Chart J CF Stops and Special One Word Loops (Sheet 1)




DT Chart J CF Stops and Special One Word Loops (Sheet 2)






DT Chart L Machine Language (Macro Program) Loops (Sheet 1)





DT Chart L Machine Language (Macro Program) Loops (Sheet 2)





DT Chart M Multiplexor Channel (Sheet 1)






DT Chart M Multiplexor Channel (Sheet 2)

L-Register	CLD Page	Early ROAR Stop at	Do WX Registers Read at	Hints
01	QC021	0A 89	052C	<ol> <li>Zero count in CCW Byte 6 and 7 Check CCW display DL-Registers now holding the count.</li> </ol>
02	QC021	0A89	0590	<ol> <li>Invalid flags in Byte 4 of CCW.</li> <li>Display L-Register.</li> <li>Low-order three bits must be zero.</li> </ol>
04	QC021	0A89	0515	1. Initial operation has a TIC or
				2. Two TICs in a row.
				3. Inspect CCW string for this condition .
05	QC021	0A89	051D	1. Invalid command Byte, check Byte 0 of CCW.
06	QX021	051E	051B	<ol> <li>Byte 1 of CCW is not zero.</li> <li>Check CCW for this Condition.</li> </ol>
07	QC011	058A	0572	1. Protection error in CCW.
				2. CCW address too big for memory size .
				3. Byte 0049 must be zero for 2030.
				<ol> <li>Check CAW format using CE Handbook or SRL Manual.</li> </ol>
08	QC021	0A8B	0517	<ol> <li>Two successive TICs . I- and J-Registers now have address of CCW that had the second TIC as its command . Inspect CCW string for this condition .</li> </ol>
09	QC011	0526	0522	<ol> <li>The new CCW address designated by a TIC command was not located on a doubleword boundary.</li> </ol>
0A	QC061	0A8F	0611/ 0613	<ol> <li>Memory wrap when CCW was being updated during a chaining operation</li> </ol>
ОВ	QC101	0A8B	069C	<ol> <li>Zero count detected while data chaining or invalid flag Byte.</li> </ol>
				2. Check L- and D-Registers for count.
				<ol> <li>Check S-Register for 5 bit being on. If 5 bit is off, an invalid flag Byte was detected.</li> </ol>
				4. Check CCW for these conditions.
0C	QC101	058B	053C	1. Memory wrap on next CCW address while CDA.
				2. I– and J–Registers now should indicate zero.
0D	QC021	0A8F	052D	<ol> <li>Zero count detected during a command chain.</li> <li>Check L- and D-Registers for count.</li> </ol>
				2. Check CCW string for these conditions.
OE	QC031	0A 8F	052A	1. Invalid flag Byte while command chining.
		[		2. L-Register contains flag Byte.
				3. Check CCW string for this condition
ΙF	QC131	0A8F	06BC	<ol> <li>Memory wrap detected while command chaining. Next CCW was located outside of memory.</li> <li>I- and J-Registers are 0000.</li> </ol>
				<ol> <li>Check CCW string for a CCW located in the last 8 locations in memory. This one is chaining out of memory.</li> </ol>
2F	QC131	0A8F		<ol> <li>Command Byte all zeros detected while command chaining. U-Register now holds the command.</li> </ol>
				<ol> <li>I- and J-Registers now contain the failing CCW address plus</li> </ol>
				<ol> <li>Check CCW string for this address and the indicated error condition.</li> </ol>


DT Chart M Multiplexor Channel (Sheet 3)




Internal Trouble. Suspect Operation-In Circuits. Logic Page FA092 01A-A3C5-B3 FA091 01A-A3F2 AL061 01A-B2D6

NB Chart N Sheet 2


DT Chart N Multiplexor Catalog Numbers (Sheet 1)




DT Chart N Multiplexor Catalog Numbers (Sheet 2)




DT Chart P Program Checks (Sheet 1)






1

DT Chart P Program Checks (Sheet 2)











DT Chart R Missing Records or Wrong Results (Sheet 1)







DT Chart R Missing Records or Wrong Results (Sheet 2)


Chart R, Sheet 2			r		······		r
Unit Description	Symptom or Cause	Notes and Hints	Suggested Minimum Quick Check	Unit Description	Symptom or Cause	Notes and Hints	Suggested Minimum Quick Check
1052 Key Board	<ol> <li>Missing characters caused by console attachment failing to read punch-1-clutch signal</li> <li>Extra character in storage</li> <li>Wrong data in storage; good data on 1052 printer</li> <li>Wrong data on printer; good data in storage</li> </ol>	Check interface cables in the 1051, the half board 01F-A1, and in the CPU on boards 01A-C2 and C3 (ALD PF 521) Console request-in line may not be resetting properly (ALD PF021) Check PT & T to EBDIC Translate starting at PF 291 through PF 331 Definite 1051 or 1052 printer failure	Run the read inquiry macro diagnostic 902 Vol 43	2540 Reader	<ol> <li>Two cards feeding piggy-back through reader</li> <li>Interface or 2821 failure causing data record to be cut short</li> <li>Any error check circuit not functioning would fail to catch input errors</li> <li>Multiple pick or drop in reader buffer</li> <li>Cards way off registration</li> </ol>	Check reader throat adjustment; if near .020", this is a possibility Running cards with one set of brushes removed will check one possibility Very remote	Run macro diagnostics 1. F821 routine 1 (punch 27 cards) 2821 Vol 8 2. F811 routine 1 (read same 27 cards) 2821 Vol 8
1051 home loop timer running slower than the console attach- ment clock-or console attach- ment clock faster than 1051 timer       refer to note on ALD PF011       Run the basic write function macro diagnostic 900 Vol 43         2. Only one character of a message prints. This may also be the wrong first character       Posssible that 1050 -Request-in line not being reset (ALD PF071)       Run the basic write function macro diagnostic 900 Vol 43         3. 1050 intervention required would cause no message to be accepted by 1052 printer (indicator on lower right of console under CPU status)       1. Is printer paper under interlock 2. Is CPU switch off. Type A through Z. If incorrect character prints, 1051 or 1052	2540 Punch	<ol> <li>Failure to give dummy write to punch at end of job allows one card to be left in punch. This card is not checked when nonprocess runout key is pressed</li> <li>Using EOF key on other than PFR can cause a missing record when cards are allowed to run out, new ones placed in hopper, and job continued</li> <li>Punch check circuit failure in conjunction with valid punch check</li> <li>See No. 2 on reader</li> </ol>	Check program for proper punch end procedure Use EOF on PFR operations only 1. Lift punch brushes, check for errors when punched cards are fed 2. Check the PCH BRUSH CL <u>DELAY INT</u> signal	Same as 2540 Reader			
		is at fault 2. On-line check the EBCDIC to PT & Translate on ALD PF 191 through 222 2841/2311 Files 1. Intermittently missing data or Files 1. Intermittently missing data or Files 1. Intermittently missing data or Files 1. Intermittently missing data or Files 1. Intermittently missing data or Files 2. On-line check the EBCDIC to PT & Translate on ALD PF 1. Intermittently missing data or Files 2. On-line check the EBCDIC to Files 2. On-line check the EBCDIC to 5. On-line check the EBCDIC to 5. On-l	Head alignment problems can cause this. But if adjustment is	1. Run the 2841 nonresiden			
1403 Printer	<ol> <li>Wrong chain on 1403 or wrong UCB image</li> <li>Hammer check circuit malfunction not catching extra or missing hammer fire, or failure to receive data check on unprintable UCS character</li> <li>Interface or 2821 failure causing data record to be cut short</li> <li>Multiple pick or drop of bits in UCB</li> <li>Multiple pick or drop of bits in print buffer</li> <li>UCB parity-check circuit failure</li> <li>Print buffer parity-check circuit failure</li> <li>End-of-forms indication mal- function</li> <li>Failure to recognize data checks could be caused by the BLOCK DATA CHECK LATCH or the FOLDING LATCH in 2821 (in UCB only)</li> <li>Missing slug on chain or broken hammer</li> <li>1401 compatibility missing last 32 positions of print line</li> </ol>	Check job for proper chain and UCB deck Diagnostic F832 will check this Reinitialize UCB To ensure back in sync, open and close T-casting or initialize the UCB. Test off-line Diagnostic F832 will check this One character or one print position Missing bit 0 in COMP AUX storage-B of byte 8C. This bit is reset on 8K machines if operator presses the load key with 1402 in the F, G, H, and J switches; then does system reset, ROAR reset, and start			<ol> <li>Missing records resulting in no-record-found</li> <li>Missing or short-length records with no indications</li> </ol>	<ul> <li>cause this. But if adjustment is made beware of causing new problems while trying to read packs written before adjustment</li> <li>I. Have customer temporarily add a patch to his program to do a read-back check after every file-write command</li> <li>Suggested programming procedure after no-recordfound</li> <li>a. Read home address to ensure correct cylinder</li> <li>b. If not correct cylinder, a recolibrate command should be issued</li> <li>c. If correct cylinder, retry the original record at least 10 times</li> <li>Note: STEP C may have to be patched in some operating systems</li> <li>Address marker detection circuit failure</li> <li>1. Run 2841 in check-stop mode to ensure the caught and handled</li> <li>2841 metering-in line is not forcing CPU metering-out when the CPU is stopped and the file command is still being executed. Check -0 channel</li> </ul>	micro testread/write 100 address marks. 2. Run the 2841 macro test 602 (MDP Vol A02) 3. Run the 2841 interchang ability macro test 613 (MDP Vol A01)
2400 Tapes	<ol> <li>Drive start-stop time maladjust- ment</li> <li>Check to see if the forward stop delay noise trigger ever comes on. Records can be skipped if it does</li> <li>Tape being used was generated bad at a previous date, possibly on another system</li> <li>Detected hard errors not being handled</li> <li>Failures in special recognition circuits and command codes such as single tope mark records, noise bits, EOF, erase, back- space and forward space commands</li> <li>1400-compatibility mode: check the operation of the GMWM latch on CPU ALD MB 022</li> <li>Failures with data convert, translate, and densities, either hardware or program failure</li> </ol>	Most probable cause This is usually a result of malad- justed drive start-stop times Check tape source, and the age and condition of the tape Run job with error hold plugged on TAU	Run the following macro diagnostics to check tape start-stop times: 16K systemsF521 and F522 8K Systems3523 and 3524 only All systemsfor Diagnostic Check F510 All tests are in MDP Tape/TCU (Vol 3)		<ol> <li>1400-compatibility count fields and data fields located on the wrong cylinder.</li> </ol>	The compare-disable bit 1400 AUX storage B UCW (XX10) bit 0 was possibly on when data records were written. This bit should be on only during the original 1400 formatting of the disk	

DT Chart R Missing Records or Wrong Results (Sheet 3)


•









DT Chart S Selector Channel (Sheet 1)







DT Chart S Selector Channel (Sheet 2)





DT Chart S Selector Channel (Sheet 3)






DT Chart WX Wait and/or Error Messages, Unexpected External Interrupt (Sheet 1)







1




DT Chart WX Wait and/or Error Messages, Unexpected External Interrupt (Sheet 2)







DT Chart WX Wait and/or Error Messages, Unexpected External Interrupt (Sheet 3)



DT Chart YZ Power and LP Light (Sheet 1)





DT Chart YZ Power and LP Light (Sheet 2)

DETAILED SEQUENCE FOR 1st CARD

ROS ADDRESS LOGIC PAGE


- - QC011


588 -

INFORMATION


MPX or SEL Channel


S2=1=Sel S2=0=Mpx






IPL Three Card Hex Loader--MPX Channel Burst Mode RS Chart 1 (Sheet 1)







.

IPL Three Card Hex Loader--MPX Channel Burst Mode RS Chart 1 (Sheet 2)



Selector Channel--- Tape and File IPL RS Chart 2 (Sheet 1)





## NOTE:

- File Control Unit Decodes the 02 as a Read IPL
- 2. Control Unit Causes a Seek to Cylinder Zero
- 3. Selects Head Zero
- 4. Search Address Mark on Record One
- 5. Reads Record One Data Field (24 Byte Loader)
- 6. Present Ending Status
- 7. Channel takes an 00B Trap if Chaining is designated in the Selector Channel GF Register

Selector Channel--Tape and File IPL RS Chart 2 (Sheet 2)

# I OBJECTIVE APPROACH TO CHANNELS

A. Enter the following program using the illustrated variables desired to simulate your failure. Enter the program by using either manual store or BF6.

NOTE: Clear Memory using BF8 prior to entering program.

Review of BF6 procedure:

- 1. System Reset
- 2. Set IC to 1st Address to be Altered
- 3. Roar Reset to BF6
- 4. Start
- 5. Set Switches HJ to Desired Character
- 6. Start
- 7. Repeat Step 5 & 6 until Data Entry is Complete
- 8. Set IC to 500; Depress Start

By insertion of the following instructions in front of the I/O program, we can simulate customer operation. This is accomplished by introducing a time constant prior to execution of the I/O program.

MAIN	STORAGE	ADDRESS
TATTA	DIOIMOL	TID DI LIDO

Load Reg	04F8	41	10	01	00			
Branch on Count	04FC	46	10	04	FC			
	0500 - Beginning of I/O							


Program

In the above example, we load register 1 with a value of Hex 100 which in turn causes the Branch on Count instruction to cycle 256 times prior to entering the I/O program. It should be noted that by changing the address in the Load Reg instruction varies the cycle time on the Branch on Count instruction.

## MAIN STORAGE ADDRESS

Test I/O	0500	9D	00	0X	XX					
	0504	47	70	05	00			Channel Device A		
Start I/O	0508	9C	00	0X	XX					
	050C	47	70	05	08					
	0510	47	FO	05	00					
CAW	0048	00	00	06	00					
CCW	0600	XX	00	07	01	20	00	00	xx	
Command Code	•						Count	•		
Write		01							30	Less Than Buffer Size
Read		02							50	Buffer Size
Write/Space	e	09							30 50	Less Than Buffer Size
										Buffer Size Less Than Buffer Size
									30 84	Buffer Size
									04	borrer Size

PROGRAM FLOW IN INSTRUCTION STEP FOR SELECTOR/MPX CHANNELS





Address of Next Instruc-	MPX - Channel		1         0         0         0           00         00         08         08           08         04         04         04         04         04         04							
tion Displayed in A & B Reg in Instruction Step.	Address Trace	500	504	500	504	500	504	508	50C	
	Condition Code	1		1		0		0		
NOTE: Initial Test I/O	Interrupt – Buffer	00		00		00		08		
after System Reset has:	CSW – Byte 44	08	08	04	04	04	04	04	04	04
CC = 0, IB = 00	CSW – Byte 45	00	00	00	00	00	00	00	00	00
CSW = 00						_				

Condition Code settings shown in charts are after execution of instruction.

SEL- Channel							
Address Trace	500	504	500	504	508	50C	510
Condition Code	1		1	0	0	0	0
CSW - Byte 44	0C	0C	0C	0C	0C	0C	0C
CSW – Byte 45	00	00	<u>)</u> 0	00	00	00	00

Objective Approach to Channels RS Chart 3 (Sheet 1)







Exit to Proper Routine is Dependent on the Count Fld and Mode Setting

Objective Approach to Channels RS Chart 3 (Sheet 2)


## MPX - SIO INPUT/OUTPUT BURST OR BYTE MODE CHART REPRESENTS = TO AND LESS THAN BUFFER SIZE






MPX--SIO Input/Output Burst or Byte Mode RS Chart 4 (Sheet 1)

MPX - SIO INPUT/OUTPUT OR BYTE MODE CHART REPRESENTS = TO AND LESS THAN BUFFER SIZE



MPX--SIO Input/Output Burst or Byte Mode RS Chart 4 (Sheet 2)


### SELECTOR CHANNEL




Return to I Cycles

Selector Channel RS Chart 5 (Sheet 1)

### TRAP, CHAINING ON SELECTOR CHANNEL




Selector Channel RS Chart 5 (Sheet 2)




Selector Channel TIO and SIO RS Chart 6 (Sheet 1)

-




1400 Compatibility | Cycle RS Chart 7 (Sheet 1)

#### 1401 COMPATIBILITY PUNCH OPERATION - I-CYCLES FOR 4 OP




1401 Compatibility Punch Operation RS Chart 8 (Sheet 1)




1401 Compatibility Punch Operation RS Chart 8 (Sheet 2)

1401 COMPATIBILITY READ OPERATION

# 444 1






Op In - Addr In Sel Out

189A - - QG531

1401 Compatibility Read Operation RS Chart 9 (Sheet 1)

## 1401 COMPATIBILITY READ OPERATION



1401 Compatibility Read Operation RS Chart 9 (Sheet 2)


1401 COMPATIBILITY PRINT OPERATION

# 444 2


# 445 <u>B</u> 444

449

OVER-ALL SEQUENCE DETAILED SEQUENCE INFORMATION ROS ADDRESS LOGIC PAGE I - Cycle Start 11CD 1401 Op Code Dis-QE001 played in R-Reg Get Bit Significant Op Bit Significant Op 111F2 QE001 Code From Bump Storage Code Displayed in R-Reg Start Op Decoding 11CB QE081 Test for PMS on This Op 17A0 QG021 1824 QG581 Do I/O Common Set Up QG531 Issue Sense Command Address Out 1898 FI Should be Either Op In - Addr Out 1898 QG531 Initial 00 or 14 Sel Out Stat of Sense 2nd time Yes Comm Has Busy On Op In - Addr In 189A QG531 Sel Out 2nd time No Previous Yes Comm A 188C Op In – Stat In QG531 Skip Sel Out No 182C QG621 Clear Chans 9 and 12 Indicators Test for Channel 12 18D7 QG621 Set Chan 12 if On In 18D4 QG621 Stat Byte FI = 14 This Way 18FA QG591 Issue Serv Out to Op In – Stat In Reset Stat In FI = 00 This Way Issue Serv Out to Stat In Op In – Stat In 18A9 QG531 Op In - Sel Out Serv In FI = 00 1871 QG531 Serv In Comes Up Check Sense Byte 1843 Set S-Reg Bits If QG531 Sense Byte Has Bit 7 On Send Serv Out 18A9 QG531 Wait For Stat In Op In - Sel Out 1872 QG531 FI = 0C Stat In - FI = OC Issue Serv Out to Stat In Op In – Stat In -18FA QG591 All Tags Off 18F4 QG591 Initial Sel Seq for Start I/O Addr Out 1898 QG531 Addr Out - Op In 1898 QG531 Sel Out 2nd time Op In - Addr In QG531 189A Sel Out 2nd time



1401 Compatibility Print Operation RS Chart 10 (Sheet 1)




1401 Compatibility Print Operation RS Chart 10 (Sheet 2)

1400 TAPE OPERATION - TAPES ON MPX CHANNEL OR SELECTOR CHANNEL - I CYCLES


DETAILED SEQUENCE

444 M %U 1 500W 452 B 444 456 -OVER-ALL SEQUENCE

INFORMATION ROS ADDRESS LOGIC PAGE Op No Code Has Go to Error Routine a WM Yes Set-up Addr to Readout 11CD QE001 Bit Significant Op Code Readout Bit Significant Op Code = 80 1170 QE001 Op Code, Check for Invalid Op 11F2 -QE001 Set Status Bit to Denote Bit Significant Op Special Op Code Should be in R-Reg -1110 - QE011 Store B Star in Local UV has B Star,Put Store it into UV Backup 111B -— — QE011 Readout Hundreds Byte of Hundreds pos of A-Field, Check for a M, A-Addr in R-Reg L, or U Op Check if Hundreds Byte=% 1125 QE021 1121 QE021 Set Hundreds Byte into a Hundreds Character Hardware Reg and Readwill go in D-Reg Should be Displayed out Tens Byte in R-Reg Changes Low Order 11C0 QE021 Start to Change Op Code Bits of G-Reg to D to 2D Tens Pos of A-Addr in R-Reg 11BD QE021 Readout Units Byte and Set Tens Byte into B Star Check Tens Char for WM Units Position of A-QE081 11C5 Set Units Byte into B Star Addr in R-Reg,After Check Unit Byte for a WM execution of this word the V-Reg has the tens & units addr 112B QE081 Store Hundreds Byte into A-Hundred Backup in MP> Storage High Order Bits of 116E QE081 Complete change of OP G-Reg set to Hex 2 Code to 2D QE061 Check if A-Field was Also reads out 1198 just finished Hundreds pos B-Addi Transfer B Star to A Star Transfers V-Reg to T-119E QE061 Reg, Check for WM in hundreds pos of B-Field, Hundreds pos of B-Field is in R-Reg Check Hundreds Byte of Checking for a 11A5 QE071 possible invalid add "B" Address For Bit 0 on Transfers U-Reg to L-Reg



1400 Tape Operation-Tapes on MPX Channel or Selector Channel--I Cycles RS Chart 11 (Sheet 1)




1400 Tape Operation-Tapes on MPX Channel or Selector Channel--I Cycles RS Chart 11 (Sheet 2)


## 444 <u>M</u> % U1 500R 452 <u>B</u> 444 456 <u>-</u> OVER-ALL SEQUENCE

INFORMATION ROS ADDRESS LOGIC PAGE QH001 1A81 Store Device Addr in MPX Set Channel 1 Latch 6 1A45 QH001 Turn on Sel Channel Re-5 quest Latch, Reset Channel, Turn on Supp Out,Set Device into a Hardware Reg 1A85 -– --- QH011 Attempt to set Poll Ctrl Op In - Addr In and Sel Out Could be up at this time if a CE and/or a DE is pending Supp Out is Up. 1A87 Check if Stat In is Up QH011 Poll Ctrl would have been set if the device and the control unit were free. Op In & Sel Out up would have Yes Poll prevented it from setting 1A43 QH011 Control On Νo Set Poll Control 1A85 QH011 QH011 Check if Addr In is Up Op In - Addr In 1A89 Sel Out - Supp Out Should be Up Send Comm Out 1A86 QH011 1A8B QH011 Wait for Stat In to come up Op In – Stat In Sel Out QH011 Reset Sel Out 1A8A SendComm Out Queue Stat Comm Out Issued 1A91 QH011 Stack Status 1A8C QH011 Wait for Op In – Stat In to fail Reset Supp Out 1A84 QH021 No Control Unit Busy Yes Set Up Last Tape Unit 1A94 QH021 Used Device Addr Store Device Addr in 1A95 QH021 MPX Storage Send Addr Out 131F QH021 Set Sel Out Op In - Addr In 1AA1 QH021 Sel Out Device Addr in GR Wait for Addr In 1A9D QH021

DETAILED SEQUENCE




1400 Compatibility Tape Read Operation--Selector Channel RS Chart 12 (Sheet 1)




1400 Compatibility Tape Read Operation--Selector Channel RS Chart 12 (Sheet 2)


OVER-ALL SEQUENCE

DETAILED SEQUENCE







1400 Compatibility Tape Read Operation – Selector Channel RS 12 (Sheet 3)




1400 Compatibility Tape Selector Setup-Tape Write Op 9 Track Drive RS Chart 13 (Sheet 1)






1400 Compatibility Tape Selector Setup-Tape Write Op 9 Track Drive RS Chart 13 (Sheet 2)



1400 Compatibility Tape Selector Setup-Tape Write Op 9 Track Drive RS Chart 13 (Sheet 3)

1400 COMPATIBILITY TAPE READ OPERATION TMPXR 444 M % U I 500R 452 B 417 L 457 B 400 461 Ū % U I B 466 <u>B</u> 400 470 ÷ ROS LOGIC INFORMATION ADDRESS OVER-ALL SEQUENCE PAGE 1A00 QG041 Read Op 9 TR Tape Unit 1A19 -- QG051 Set up to a Req Tie if last 1A20 - QG051 Op to this unit was a Bksp A Mode Set CMD will be done on all Write Ops No Mode Set needed 1A84 - QG051 and 7 TR Read Ops 1A78 – QG761 Turn on Command Start Block Sel Chan Traps 1AA1 - QG761 Turn on H5 2 1AA0 - QG761 Set Device Addr in R Reg Set Bus Out, Addr Out Begin Initial Selection - 1AA4 - QG761 Op In Sel In 1A41 – QG761 Sel In Device not Available Op In Reset Addr Out 1A92 - QG761 Wait for Addr In Addr No 1A93 🗕 – QG761 Match Go to Tape Stop Rtn Yes Bus Out Read Command - 1A9B - QG761 Command Out Wait for Status In 1A58 - QG761 Status will be Zero unless last Op was a Control Op No Status or a Write Op. Status is - 1A30 - QG761 Zero stacked on Write Ops, DE is pending on Ctrl Ops Svc Out, Go back to Initial Selection Yes 2 SIO with Zero Status 1AAB - QG771 If last Op was a Bksp to Req Tie Yes this Drive and this is 9 1A6A - QG771 Needed TR, a Req Tie will be 3 executed first No Service Out, Accept Stat 1A3D - QG771 Go to QG801 for Move Op, Go to QG802 for QG801 Read Data Loop Load Op. QG802 ROAR stopping in Data Loop will cause Overruns




1400 Compatibility Tape Read Operation TMPXR RS Chart 14 (Sheet 1)


#### 1400 COMPATIBILITY TAPE READ OPERATION TMPXR

OVER-ALL SEQUENCE		ROS LOGIC ADDRESS PAGE
1 7 or 9 TR		-1A80 - QG811
9 TR Store Stat 1401 MPX 00BC	Stored during Sense Op	
	Stored during Sense Op	
Do Sense Command Initial Selection	Same as any SIO	
Wait for Third Sense Byte (Tie)		[1A70][0G781]
Store Tie Byte	- <u></u>	
Send Service Out Read Out 1401 MPX 00BC	Accept Status from Sense Command. Read Ending Status is restored to the G Reg.	
End Sense Command		
Set UE Bit in TU Ctrl Byte if UE in Status or First Char TM		
Go to Common MPX Tape End		
Allow Yes		
No Turn Off H5, H6, CMD Start		

1400 Compatibility Tape Read Operation TMPXR RS Chart 14 (Sheet 2)

# 1400 COMPATIBILITY TAPE READ OPERATION TMPXR







1400 Compatibility Tape Read Operation TMPXR RS Chart 14 (Sheet 3)

1400 COMPATIBILITY - TAPES ON MPX SET UP - TAPE WRITE OP 9 TRACK DRIVE


			LOGIC
OVER-ALL SEQUENCE	INFORMATION	ADDRESS	PAGE






1400 Compatibility-Tapes on MPX Set Up--Tape Write Op 9 Track Drive RS Chart 15 (Sheet 1)

#### 1400 COMPATIBILITY TAPES ON MPX SET UP - TAPE WRITE OP 9 TRACK DRIVE





1400 Compatibility-Tapes on MPX Set Up--Tape Write Op 9 Track Drive RS Chart 15 (Sheet 2)

#### I 1400 FILE COMPATIBILITY

- A. To allow proper operation of the included programs and stop words, the following initial preparation is necessary.
  - 1. Initialize Disc Pack in 360 Mode writing Home addresses and record zero on all tracks using UT069.

Surface analysis should also be done to flag defective tracks.

- Load Auxiliary Storage using either CID or 3F00.
- 3. Write 1400 addresses with Clear Disc Program.

Item 3 can be bypassed if 1400 Write Address Operation is to be performed first with Compare Disable Bit on. This will write addresses on a given track and allow other tests to be run on that track.

- B. When restarting any of the example programs, a second error may occur if the following is not performed.
  - 1. Do 1400 Start Reset
  - 2. Start program at an instruction that will restore the DCF.
- C. A Validity Check during Read or Write will break chaining. This will force a Sector Count 000 Indicator (Bit .7 of Operation Register). The number of sectors not processed will be indicated in the 1400 DCF.
- D. Sector Read and Write with addresses will post a No Address Compare (X) if the last Record Address is not 16 or greater. This test is made to check for missing 2311 address marks. (QH531, Word 1D1D).

This may cause confusion if a Validity Check breaks chaining before 16 records are processed. Result is that X and V are posted when V is the actual cause.

#### 1311 DISK INSTRUCTION FORMAT


M/L % F n BBB R/W d - MODIFIER R — read operation W— write operation B --- ADDRESS address of the high order storage location of the disk address control field UNIT NUMBER CHARACTER 0 — seek 1 — sector mode 2 - track record mode 3 - write disk check 4 — not used 5 — sector count overlay 6 --- track sector mode (with addresses) - scan disk (low or equal) 8 — scan disk (equal)

- E. If an Alternate Track is assigned, the 2311 Carriage will be restored at the end of each completed 1400 Operation or 20 Sectors. This means that a RBC following a Write Operation will have to seek to the Alternate Track and return as did the Write Operation. Also, if a number of tracks are to be processed (sector count greater than 020) and more than one is flagged, the 2311 Carriage will be restored after each Alternate Track Read or Write is completed. Therefore, an Alternate Track Seek can occur more than once during a single 1400 Operation.
- F. Auxiliary Storage B 90,92,94,96 and 98 (File Unit Addresses) must be in sequence when doing Address Operations or Alternate Track Operations or a No Address Compare will occur. The data in these addresses is always stored in K29 MPX on Initial Selection. When the above two operations are performed, a table look-up is done using the value in K29 MPX to determine the Auxiliary Storage Address that the actual cylinder value is stored in 91,93,95,97 or 99. An Out of Sequence Unit Address will result in looking up cylinder value for the wrong file. This procedure is necessary because some program applications use other than normal addresses on certain cylinders, such as labels. If addresses are abnormal, it becomes impossible to read 360 Record 0 or return to the proper track.

G. Module Protect Check is defined on Head Seek flow chart.

H. STOP CHECK is indicated on several flow charts. This is the first stop point since 1BB0 of the search command that will allow continuation of the operation without an overrun. Check FI = CE · DE, Op In and Stat In up, command code in Aux B - BE, updated CCHHR stored in Aux B - AD thru B1.

9 — scan disk (high or equal)



# 1311 ADDRESS CONTROL FIELD

Gate Value	1	2	3	4	5	6	7	
Decimal Address	*/N	D1	D2	D3	D4	D5	D6	
BCD Format	B84/ 8421	82	8 4 2 1	8421	842,1	8 4 2,1	8421	
							Units	) Disk Sector
							Tens	)
							Units	)
						- 	Tens	) ÷ 2 = Head
							Units	
							Tens	$\div 2 = Cylinder$
							Hundreds	)
						Alt	ernate code if	first character is *
								Zero – Not Used
l							Alte	rnate code if not *

# PERMANENT FILE AUXILIARY STORAGE LOCATIONS

	AUXILIARY STORAGE B															
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0	0 TLU for Head and Cylinder 10's Decode 00 05 01 06 02 07 03 08 04 09															
	00	05	01	06	02	0/	03	08	04	09						
1	Note 1	File Mod 00	File Mod 02	File Mod 04	File Mod 06	File Mod 08										
8	0	Sense 1	Bytes 2	3												
9	File Addr 00	Unit 0 Cyl Loc	File Addr 01	Unit 1 Cyl Loc	File Addr 02		File ( Addr 03		File Addr 04	Unit 4 Cyl Loc	Note 2					
			TLU fo	r Cylin	der 100 meric	)'s Decc	ode				Pre-				lways (	0-
A	00	50	10	60	20	70	30	80	40	90	vious				Cul	♦ Head
	00	32	0A	3C	1ex 14	46	1E	50	28	5A	File Op			Cyl 00	Cyl	00
В	Head	Re- cord	к	D	D				Note 5	1400 File Mod No.				File Unit Addr Init Sel	Last File Comm and	Scan Cond Note 3

### AUXILIARY STORAGE A


	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
										Scan						

9									Re- sult Note 3	Note 4				
A			ick Add agged	dr Read Track										
	Cyl	Cyl	Head	Head										
NOTE 2	- COMF - MOD	PROTE PROTE HAS EMENTE	BLE CT	S	K3LL CAN L CAN E CAN H	Q 8	H L Q H L Q H L Q H L Q Q H L Q Q H L Q Q H L Q Q H L Q Q H L Q Q H L Q Q H L Q Q M Q M Q M Q M Q M Q M Q M Q M Q M	K9H C RESUL 12 6 1 12 6 1 12 6 1 12 6 1	PU SCA T WT	0 - NO 1 - BUS 2 - WL 3 - AN 4 - PAF 5 - NO 6 - RBC 7 - ON	R BYTE ADDR ( SY R Y RITY T RDY C - Checke rate See	COMP	original value in is store	rnate peration, cylinder h AE(K22)

1400 File Compatibility RS Chart 16 (Sheet 2)

#### FILE READ/WRITE GENERAL ADDRESS FLOW

Details on the following address are on the individual charts for each operation.



II SECTOR OPERATIONS IN COMPATIBILITY MODE

Note the following characteristics of Sector OPs in compatibility mode:

- 1. Sector address is incremented in 360 CCHHR not 1400 DCF.
- 2. Updated CCHHR is not converted and stored in DCF until sector count 000 is detected.
- 3. Sector count is decremented in 1400 DCF.
- 4. In event of error sector count could appear de- $\ensuremath{\mathsf{creased}}$  and  $\ensuremath{\mathsf{sector}}$  address may not be increased in the DCF. CCHHR in aux. B - AD thru B1 should be checked for actual sector address value.
- 5. DCF incremented bit aux. B-9 A-Bit 3 Bit 3 = 1 indicates CCHHR has been incremented (sector count more than one) therefore CCHHR must be converted 1400 format and zone bits stripped. 6. Zone bits will remain in DCF only if initial sector count is 001.

III SECTOR OPERATIONS - READ/WRITE/RBC


The following programs should be used when possible as they are tested and provide predictable results:


Read Op

	Seek Read Restore DCF Branch on any condition Loop
500 <u>M</u> % F 0 800 R	Seek
508 <u>M</u> % F 1 800 W	Write

516 M 709 809	Restore DCF
523 M % F 3 800 R	RBC
531 M 709 809	Restore DCF
538 <u>B</u> 557 Y	Branch on any condition
543 <u>B</u> 508	Loop
547 _ 500	
551 _	
700 - * 010000 001	Can be increased from 1
800 - <u>*</u> 010000 00 <u>1</u>	thru 20 depending on the
910 -  圭	number of sector opera-
Ŧ	tions desired.
Add 100 addresses	for each sector over
one (1) to be processed.	

#### SECTOR OPERATIONS READ/WRITE/RBC





1400 Sector Read/Write/RBC RS Chart 17 (Sheet 2)

#### PROGRAM EXAMPLE FOR SECTOR WRITE WITH ADDRESSES (Write 20 Sectors with Addresses)

SECTOR READ WRITE WITH ADDRESSES - OBJECTIVES

Yes

· 1C1D- - QH391

11CD

Sector Is Count 000 Yes

Stop Check


Return to I-Cycles

No

11A8

Aux B

AD thru B1



1400 Sector Read/Write/With Address RS Chart 18 (Sheet 1)


#### WRITE ADDRESS OPERATION 1D

Initial File Address to be Written Has Been Developed with the Cylinder and Record Count Incremented Plus 1 to Conform to 360 Format and Stored as CCHHRKDD in Aux B AD thru B4.


OVER-ALL SEQUENCE

DETAILED SEQUENCE


INFORMATION ROS ADDRESS LOGIC PAGE




1400 Sector Read/Write/With Address RS Chart 18 (Sheet 2)




ъ.




Initial Selection File Commands RS Chart 19 (Sheet 1)




Head Seek 1B RS Chart 20 (Sheet 1)





Search ID--31 Command RS Chart 21 (Sheet 1)



Sense Command--04 RS Chart 22 (Sheet 1)

IV SEEK OPERATION

A. Initialize Auxiliary Storage

- B. Enter following program
- C Ready the 1st File
- D. 1400 Start Reset
- E. Start Program (Set 1C to 500)


F. Execute program in single cycle or Roar Stop on address provided in flow chart for Seek Operation.


This program should do repetitive seeks between 1400 cylinders 000 and 050. The actual physical location on the Disc Pack are cylinders 001 and 051. The compatibility feature increments all 1400 cylinders plus one because cylinder 000 is reserved for 360 use.

#### SEEK OPERATION -07

OVER-ALL SEQUENCE

DETAILED SEQUENCE







Seek Operation RS Chart 23 (Sheet 1)


#### ALTERNATE TRACK ENTRY AND EXIT OBJECTIVE

Refer to Individual Flow Charts for Details on the Following Command Codes.




Alternate Track Entry and Exit Objective RS Chart 24 (Sheet 1)





#### FIGURE 011. SELECTOR CHANNEL DATA FLOW

ż







FIGURE 014. CPU MICROPROGRAM FLOW CHART (CHANNEL DATA SERVICE NOT SHOWN)

CHAINING ACCOUNT FOR CHAN CHAINED DATA SERVICE NOT SHO



# Index

	<u>Chart</u>			Chart
A- and B-Address Setup, 1400 Add Decimal, Example Add Decimal, SS Add Example, Floating Point Add Logical, RR Add Logical, RX Add NormalizedDouble, Floating PointRI Add NormalizedDouble, Floating PointRI Add NormalizedSingle, Floating PointRX Add, NormalizedSingle, Floating PointRX Add, RR Add, RX Add, RX Add, RX Halfword Add UnnormalizedDouble, Floating PointRR	103 021 020 029 005 005 028 028 028 028 028 028 028 028 028 025 005 005 005 028	Decimal Multiply Example Decimal Multiply, SS Decimal Subtract, SS Decimal Zero and Add, SS Device Errors Device Symptoms Diagnostic Check Out Divide Decimal, Example Divide Decimal, SS DivideDouble, Floating PointRR DivideDouble, Floating PointRX Divide Example, Floating Point Divide Example, RR-RX Divide, RR Divide, RR	DT DT DT	023 022 020 020 D R B 025 024 032 032 032 033 010 009 009
Add Unnormalized––Double, Floating Point––RX	028	Divide––Single, Floating Point––RR Divide––Single, Floating Point––RX		032 032
Add UnnormalizedSingle, Floating PointRR Add UnnormalizedSingle, Floating PointRX Air Pressure Check Out DT	028 028 YZ	Edit and Mark, SS Edit Example Edit, SS Error Messages	DT	017 018 017 WX
Alternate Track1400 RS AND, RR AND, RS AND, RX AND, SS Auxiliary Storage Location, Permanent RS	24 004 004 004 015 16	Exclusive RO, RR Exclusive OR, RS Exclusive OR, RX Exclusive OR, SS Execute, RX Halfword External Interrupt		004 004 015 006 007
File 1400		External InterruptUnexpected	DT	WX
Branch, 1442–, 1443–1400 Branch and Link, RR Branch and Link, RX Branch Index High, RX Branch Index Low/Equal, RS Branch on Condition, RR Branch on Condition, RX Branch on Count, RR Branch on Count, RX	152 006 006 006 006 004 004 004 004	File Op 1, 2, and 5 File RBC 1, 2, and 5, 1400 File RBC with Address, 1400 File R/W, 1400 FileRead/Write/RBC Sector Op 1400 File Scan, 1400 File Seek, 1400 File Stop Codes1400 Floating Point InstructionSee Instruc Name	DT	139 143 141 137 17 145 125 F
		Forms, 1443-1400		154
Catalog NumbersMultiplexorDTCFMT, CFMF, CFLT, and CFLF InstructionsCF StopsDTChannelsObjective ApproachRSCheck Out Operators ConsoleDTCommand Chain, MPX RoutineCompare Decimal, SSCompare-Double, Floating PointRRCompare-Double, Floating PointRX	N 157 J 3 E 043 020 028 028	Forms Op, 1403–1400 Halt I/O, MPX Routine Halt I/O, S1 HalveDouble, Floating PointRR HalveDouble, Floating PointRX Hang Ups, Loops, and Stops Hex LoaderThree Card Head Seek1400	DT RS RS	114 042 037 026 026 H 1 20
Compare Logical, RR Compare Logical, RS Compare, Logical, RX Compare Logical, SS Compare, RR Compare, RX Compare, RX Halfword CompareSingle, Floating PointRR CompareSingle, Floating PointRX Console, 1400 Convert to Binary, RX Convert to Decimal, RX CPU Checks DT	010 010 015 005 005 028 028 148 010 012 C	I-Cycles I-Cycle End, 1400 I-Cycles, 1400 Compatibility Index, 1400 Initial Program Load Initial Selection Initial Selection Initial Selection 1400 File Command Input/OutputMPXSIO Insert Character, RX Insert Key, RR Interrupts Interrupt, 1400	RS RS RS	001 107 101 7 105 034 5 19 4 003 003 003 007 155
Data Chain, MPX Routine Data Loops, 1402–, 1403–1400 Decimal Add Example Decimal Add, SS Decimal Compare, SS Decimal Divide, Example Decimal Divide, SS	043 111 021 020 020 025 024	Invalid Address, 1400 IPL, 1400 IPL Check IPL Stops IPLTape and FileSelector Channel IPL Three Card Hex Loader I/O Interrupt I/O Interrupt to Store CSW	DT DT RS RS	104 155 J 2 1 007 007

		_
Last Initiated Address	DT	ł
Load Address, RX Load and TestDouble, Floating Point-	RR	0 0:
Load and Test, RR Load and TestSingle, Floating Point-	-RR	0
Load ComplementDouble, Floating Pa		0
Load Complement, RR Load ComplementSingle, Floating Po	intRR	0) 0)
LoadDouble, Floating PointRR LoadDouble, Floating PointRX		02
Load Multiple, RS		0
Load NegativeDouble, Floating Poin Load Negative, RR	tRR	02
Load NegativeSingle, Floating Point	RR	0
Load Positive, RR Load PositiveSingle, Floating Point	-RR	0 0:
Load PSW, RS Load, RR		0
Load, RX		0
Load, RX Halfword Load––Single, Floating Point––RR		00
LoadSingle, Floating PointRX		0
Machine Check	<b></b>	0
Machine Language Loops Missing Records	DT DT	
Mode Switching Move Character, S1		1: 0
Move Numeric, SS		0
Move, SS Move With Offset, SS		0 0
Move Zone, SS		0
MPX Channel Machine Check Routine MPX Channel Share Request	RS	0
MPX Data Loop MPX Errors		0
MPX Share Loop		04
MPX Share Routine MPXSIOInitial Selection	RS	0-
MPXSIOInput/Output	RS	
MPXTest I/O Multiplexor Catalog Numbers	RS DT	
Multiplexor Checks Multiply Decimal, Example	DT	0;
Multiply Decimal, SS		0
MultiplyDouble, Floating PointRR MultiplyDouble, Floating PointRX		0:
Multiply Example, Floating Point Multiply, RR		0:
Multiply, RX		0
Multiply, RX Halfword MultiplySingle, Floating PointRR		0
MultiplySingle, Floating PointRX		0
OR, RR		0
OR, RS OR, RX		0
OR, SS Objective Approach to Channels	RS	0
Objective Approach to Channels	2	

	<u>(</u>	<u>Chart</u>			<u>Chart</u>
Last Initiated Address	DT	Н1	1403		114
Load Address, RX		003	Read, 1402		112
Load and TestDouble, Floating Point-	RR	027	1402 Read		112
Load and Test, RR		003	Punch, 1402		113
Load and Test-Single, Floating Point-		027	1402 Punch		113
Load ComplementDouble, Floating Po Load Complement, RR		027	Tape Selector Tape MPX		121 116
Load ComplementSingle, Floating Poi	intRR	027	Seek, File		125
LoadDouble, Floating PointRR		027	File Seek		125
Load––Double, Floating Point––RX		027	Scan, File		145
Load Multiple, RS		014	File Scan		145
Load NegativeDouble, Floating Point	tRR	027	RBC with Address		141
Load Negative, RR Load NegativeSingle, Floating Point-	DD	003 027	File RBC with Address		141
Load Positive, RR	\( \( \)	0027	File R/W RBC, File Op 1, 2, and 5		137 143
Load PositiveSingle, Floating Point	RR	027	File RBC 1, 2, and 5		143
Load PSW, RS		007	File Op 1, 2, and 5		139
Load, RR		004	Console		148
Load, RX		003	Operator Console Checkout	DT	E
Load, RX Halfword		003			
LoadSingle, Floating PointRR		027	Pack, SS		019
Load––Single, Floating Point––RX		027	Power Check Out	DT	YZ
Machine Check		007	Print, 1403–1400 Print, 1443–1400		114 153
Machine Language Loops	DT	007	Print Operation1401 Compatibility	RS	10
Missing Records	DT	R	Program Checks	DT	P
Mode Switching	21	156	Program Error in MPX Channel		044
Move Character, S1		014	Program Interrupt		007
Move Numeric, SS		015	Punch Operation 1400I-Cycles	RS	8
Move, SS		015	Punch Operation 1400––Execute	RS	8
Move With Offset, SS		019	Punch, 1402-1400		113
Move Zone, SS		015	Punch, 1442-1400		150
MPX Channel Machine Check Routine	DC	044	D 1 102 100		110
MPX Channel Share Request MPX Data Loop	RS	4 039	Read, 1402-1400	DC	112 18
MPX Errors		037	Read Address––1400 File Op Read Data Loop 1402–1400	RS	110
MPX Share Loop		043	Read Operation1401 Compatibility	RS	9
MPX Share Routine		043	Read, Punch, Print Op Decode, 1400	110	108
MPXSIOInitial Selection	RS	3	RBC, 1, 2, and 5, 1400		143
MPXSIOInput/Output	RS	4	RBC With Address, 1400		141
MPXTest I/O	RS	3	Read/Write With Address1400 File	RS	18
Multiplexor Catalog Numbers	DT	N	Sector Op		
Multiplexor Checks	DT	M 023	ROAR Reset, 1400		155
Multiply Decimal, Example Multiply Decimal, SS		023	Sec. 1400		145
Multiply-Double, Floating PointRR		030	Scan, 1400 Search ID1400 File	RS	145 21
MultiplyDouble, Floating PointRX		030	Sector Op1400 File Read/Write/RBC		17
Multiply Example, Floating Point		031	Sector OpRead/Write With Addresses		18
Multiply, RR		008	1400		
Multiply, RX		008	Seek, 1400		125
Multiply, RX Halfword		008	Seek Operation1400 File	RS	23
Multiply-Single, Floating PointRR		030	Selector Channel		034
MultiplySingle, Floating PointRX		030	Selector Channel Checks	DT	S
OR, RR		004	Selector Channel TIO and SIO Sense Command––1400 File	RS RS	6 22
OR, RS		004	Set Key, RR	12	003
OR, RX		004	Set Program Mask, RS		007
OR, SS		015	Set System Mask, RS		007
Objective Approach to Channels	RS	3	Share Request MPX Channel	RS	4
Objective Flow Charts (1400)			Shift Left, DoubleRS		013
IPL		155	Shift Left Logical, DoubleRS		013
Interrupt		155	Shift Left Logical, SingleRS		013
ROAR Reset		155	Shift Left, SingleRS		013
Print, 1443 1443 Print		153 153	Shift Right, DoubleRS		013
Forms, 1443		153	Shift Right Logical, Double––RS Shift Right Logical, Single––RS		013 013
1443 Forms		154	Shift Right, SingleRS		013
Stacker Select, 1442		151	SIOInitial SelectionMPX	RS	3
1442 Stacker Select		151	Special 1 Word Loops	DT	J
1442 Read		149	Stacker Select,1442–1400		151
Punch, 1442		150	Start I/O, MPX Routine		038
1442 Punch		150	Start I/O, S1		035
Branch, 1442–1443		152	Start Load PSW		007 E
1442–1443 Branch Brint 1402		152	Stop Codes—1400 Stops	DT DT	F J
Print, 1403 Forms, Op, 1403		114 114	Store Character, RX	וט	003
		114			

		Chart			Chart
Store––Double, Floating Point––RX		026	TIO and SIO Selector Channel	RS	6
Store Multiple, RS		014	Translate and Test, SS	K)	016
Store, RX		003	Translate, SS		016
StoreSingle, Floating PointRX		026	· · · · · · · · · · · · · · · · · · ·	RS	5
Subtract Decimal, SS		020	Trap, Chaining on Selector Channel	КЭ	J
Subtract Logical, RR		020	Live and SC		010
Subtract Logical, RX		005	Unpack, SS		019
Subtract NormalizedDouble, Floati	na	028		БТ	
PointRR	ng	020	Wait Messages Write Address—1400 File Op	DT RS	WX 18
Subtract NormalizedDouble, Floati PointRX	ng	028	Wrong Results	DT	R
Subtract NormalizedSingle, Floatir	ng	028	Zero and Add Decimal, SS		020
PointRR		020	22.2		1.57
Subtract NormalizedSingle, Floatir	ig	028	99 Op		156
PointRX		005	1050 Console Routines		045
Subtract, RR		005	1311 Address Control Field	RS	16
Subtract, RX		005	1311 Disk Instruction Format	RS	16
Subtract, RX Halfword		005	1400 Compatibility Diagnostic	DT	F7
Subtract UnnormalizedDouble, Floo	ating	028	Techniques		
PointRR			1400 Compatibility I–Cycle	RS	7
Subtract UnnormalizedDouble, Floo	ating	028	1400 Compatibility Tape Read	RS	12
PointRX	_		Operation Sel. Ch.		
Subtract UnnormalizedSingle, Floa PointRR	ting	028	1400 Compatibility Tape Read–– TMPXR	RS	14
Subtract UnnormalizedSingle, Floa	ting	028	1400 FileAlternate Track	RS	24
PointRX	Ũ		1400 File Auxiliary Storage Locations	RS	16
Supervisor Call, RR		007	1400 File Compatibility	RS	16
			1400 FileHead Seek	RS	20
			1400 File-Initial Selection	RS	19
Tape, MPX 1400		116	1400 FileRead/Write/RBC Sector Op	RS	17
TapeMPX Ch., Tape Write,	RS	15	1400 File Search ID	RS	21
9 Track 1400	NJ	15	1400 FileSeek Operation	RS	23
Tape Operation1400 I-Cycle	RS	11	1400 FileSense Command	RS	23
TapeRead 1400 Compatibility	RS	14	1400 File Stop Codes	DT	F
TapeRead Operation1400	RS	12	1400 I-Cycles		101
Compatibility Sel., Ch.	ĸJ	12	1400 Invalid Address		101
Tape Sel. Ch., 1400		121	1400 Stop Codes	DT	F
TapeSel.Ch. Tape Write, 9 Track	RS	12	1400 Tape Operation––1 Cycles	RS	11
1400	NJ	12	1401 CompatibilityPrint Operation	RS	
Tape SetupMPX Channel, Tape	RS	15	1401 CompatibilityPunch Operation	RS	10
Write 9 Track 1400	K3	15	1401 Compatibility Read Operation	RS	8 9
Tape SetupSelector Channel,	RS	12	1402-, 1403-1400 Data Loops	NJ	111
Tape Write 9 Track 1400			1402-, 1403-1400 Ops		109
Test and Set, S1		014	1402–1400 Punch		113
Test Channel, MPX Routine		042	1402–1400 Read		112
Test Channel, S1		034	1403-1400		114
Test I/OMPXPrinterReader	RS	3	1442–1400 Punch		150
Punch		0	1442-1400 Read		130
Test I/O, MPX Routine		041	1442–1400 Reda 1442–1400 Stacker Select		
Test I/O, S1		036			151
Test Under Mask, S1		038	1442-, 1443-1400 Branch		152
Three Card Hex Loader	RS	1	1443–1400 Forms 1443–1400 Print		154
HINCE CARE HEX LOUDER	11.2	I			153

Y24-3466-2

• Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.

		Yes	No	
٠	Does this publication meet your needs?			
٠	Did you find the material:			
	Easy to read and understand?			
	Organized for convenient use?			
	Complete?			
	Well illustrated?			
	Written for your technical level?			
•	What is your occupation?			
•	How do you use this publication?			
	As an introduction to the subject?		As an instructor in a clas	ss? 🗀
	For advanced knowledge of the subject?		As a student in a class?	
	For information about operating procedu	res? 🗔	As a reference manual?	

#### Other\_

• Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

COMMENTS:

IBM 2030 Processing Unit System/360 Model 30 Field Engineering Diagram Manual

- of IBM.
- Does this publication meet your ne
- Did you find the material: Easy to read and understand? Organized for convenient use? Complete? Well illustrated? Written for your technical level
- What is your occupation?\_\_\_\_
- How do you use this publication? As an introduction to the subject For advanced knowledge of the For information about operating

#### Other\_\_\_

If you wish a reply, be sure to include your name and address.

#### Y24-3466-2

• Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property

eeds?	Yes	No
?		
t? subject? g procedu	ures?	As an instructor in a class?

• Please give specific page and line references with your comments when appropriate.

#### COMMENTS:

Thank you for your cooperation. No postage necessary if mailed in the U.S.A

